/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/ctype.css */
/*    -t h                                                                 */
/*    /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr */
/*    -I/home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen      */
/*    -I/home/vsinha/asic1/pen_src_master1/capri/design/common -O          */
/*                                                                         */
/* Input files:                                                            */
/*    /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr */
/*                                                                         */
/* Included files:                                                         */
/*    /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr */
/*    /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_scratch.csr.pp */
/*    /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/ctype.css */
/*                                                                         */
/* Generated on: Tue Jun 26 12:40:37 2018                                  */
/*           by: vsinha                                                    */
/*                                                                         */

#ifndef _PR_H_
#define _PR_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_pr_csr                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1781 */
/* Addressmap: cap_pr_csr.psp                                              */
#define CAP_PR_CSR_PSP_ADDRESS 0x0
#define CAP_PR_CSR_PSP_BYTE_ADDRESS 0x0
/* Register: cap_pr_csr.psp.base                                           */
#define CAP_PR_CSR_PSP_BASE_ADDRESS 0x0
#define CAP_PR_CSR_PSP_BASE_BYTE_ADDRESS 0x0
/* Register: cap_pr_csr.psp.cfg_debug_port                                 */
#define CAP_PR_CSR_PSP_CFG_DEBUG_PORT_ADDRESS 0x1
#define CAP_PR_CSR_PSP_CFG_DEBUG_PORT_BYTE_ADDRESS 0x4
/* Register: cap_pr_csr.psp.cfg_profile                                    */
#define CAP_PR_CSR_PSP_CFG_PROFILE_ADDRESS 0x2
#define CAP_PR_CSR_PSP_CFG_PROFILE_BYTE_ADDRESS 0x8
/* Register: cap_pr_csr.psp.cfg_profile_almost_full_timer                  */
#define CAP_PR_CSR_PSP_CFG_PROFILE_ALMOST_FULL_TIMER_ADDRESS 0x3
#define CAP_PR_CSR_PSP_CFG_PROFILE_ALMOST_FULL_TIMER_BYTE_ADDRESS 0xc
/* Wide Register: cap_pr_csr.psp.sta                                       */
#define CAP_PR_CSR_PSP_STA_ADDRESS 0x4
#define CAP_PR_CSR_PSP_STA_BYTE_ADDRESS 0x10
/* Register: cap_pr_csr.psp.sta.sta_0_2                                    */
#define CAP_PR_CSR_PSP_STA_STA_0_2_ADDRESS 0x4
#define CAP_PR_CSR_PSP_STA_STA_0_2_BYTE_ADDRESS 0x10
/* Register: cap_pr_csr.psp.sta.sta_1_2                                    */
#define CAP_PR_CSR_PSP_STA_STA_1_2_ADDRESS 0x5
#define CAP_PR_CSR_PSP_STA_STA_1_2_BYTE_ADDRESS 0x14
/* Register: cap_pr_csr.psp.sta_fifo                                       */
#define CAP_PR_CSR_PSP_STA_FIFO_ADDRESS 0x6
#define CAP_PR_CSR_PSP_STA_FIFO_BYTE_ADDRESS 0x18
/* Wide Register: cap_pr_csr.psp.cfg_qstate_map_req                        */
#define CAP_PR_CSR_PSP_CFG_QSTATE_MAP_REQ_ADDRESS 0x8
#define CAP_PR_CSR_PSP_CFG_QSTATE_MAP_REQ_BYTE_ADDRESS 0x20
/* Register: cap_pr_csr.psp.cfg_qstate_map_req.cfg_qstate_map_req_0_2      */
#define CAP_PR_CSR_PSP_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_ADDRESS 0x8
#define CAP_PR_CSR_PSP_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_BYTE_ADDRESS 0x20
/* Register: cap_pr_csr.psp.cfg_qstate_map_req.cfg_qstate_map_req_1_2      */
#define CAP_PR_CSR_PSP_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_ADDRESS 0x9
#define CAP_PR_CSR_PSP_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_BYTE_ADDRESS 0x24
/* Register: cap_pr_csr.psp.cfg_qstate_map_rsp                             */
#define CAP_PR_CSR_PSP_CFG_QSTATE_MAP_RSP_ADDRESS 0xa
#define CAP_PR_CSR_PSP_CFG_QSTATE_MAP_RSP_BYTE_ADDRESS 0x28
/* Register: cap_pr_csr.psp.cfg_npv_values                                 */
#define CAP_PR_CSR_PSP_CFG_NPV_VALUES_ADDRESS 0xb
#define CAP_PR_CSR_PSP_CFG_NPV_VALUES_BYTE_ADDRESS 0x2c
/* Register: cap_pr_csr.psp.cfg_npv_cos_to_tm_iq_map                       */
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_IQ_MAP_ADDRESS 0x10
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_IQ_MAP_BYTE_ADDRESS 0x40
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_IQ_MAP_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_IQ_MAP_ARRAY_COUNT 0x10
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_IQ_MAP_ARRAY_INDEX_MAX 0xf
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_IQ_MAP_ARRAY_INDEX_MIN 0x0
/* Register: cap_pr_csr.psp.cfg_npv_cos_to_tm_oq_map                       */
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_OQ_MAP_ADDRESS 0x20
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_OQ_MAP_BYTE_ADDRESS 0x80
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_OQ_MAP_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_OQ_MAP_ARRAY_COUNT 0x10
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_OQ_MAP_ARRAY_INDEX_MAX 0xf
#define CAP_PR_CSR_PSP_CFG_NPV_COS_TO_TM_OQ_MAP_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_pr_csr.psp.cfg_npv_flit_values                       */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_ADDRESS 0x30
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_BYTE_ADDRESS 0xc0
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_0_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_ADDRESS 0x30
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_BYTE_ADDRESS 0xc0
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_1_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_ADDRESS 0x31
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_BYTE_ADDRESS 0xc4
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_2_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_ADDRESS 0x32
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_BYTE_ADDRESS 0xc8
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_3_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_ADDRESS 0x33
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_BYTE_ADDRESS 0xcc
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_4_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_ADDRESS 0x34
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_BYTE_ADDRESS 0xd0
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_5_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_ADDRESS 0x35
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_BYTE_ADDRESS 0xd4
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_6_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_ADDRESS 0x36
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_BYTE_ADDRESS 0xd8
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_7_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_ADDRESS 0x37
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_BYTE_ADDRESS 0xdc
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_8_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_ADDRESS 0x38
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_BYTE_ADDRESS 0xe0
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_9_16   */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_ADDRESS 0x39
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_BYTE_ADDRESS 0xe4
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_10_16  */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_ADDRESS 0x3a
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_BYTE_ADDRESS 0xe8
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_11_16  */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_ADDRESS 0x3b
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_BYTE_ADDRESS 0xec
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_12_16  */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_ADDRESS 0x3c
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_BYTE_ADDRESS 0xf0
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_13_16  */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_ADDRESS 0x3d
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_BYTE_ADDRESS 0xf4
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_14_16  */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_ADDRESS 0x3e
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_BYTE_ADDRESS 0xf8
/* Register: cap_pr_csr.psp.cfg_npv_flit_values.cfg_npv_flit_values_15_16  */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_ADDRESS 0x3f
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_BYTE_ADDRESS 0xfc
/* Wide Register: cap_pr_csr.psp.cfg_npv_flit_override                     */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_ADDRESS 0x40
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_BYTE_ADDRESS 0x100
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_0_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_ADDRESS 0x40
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_BYTE_ADDRESS 0x100
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_1_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_ADDRESS 0x41
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_BYTE_ADDRESS 0x104
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_2_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_ADDRESS 0x42
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_BYTE_ADDRESS 0x108
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_3_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_ADDRESS 0x43
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_BYTE_ADDRESS 0x10c
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_4_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_ADDRESS 0x44
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_BYTE_ADDRESS 0x110
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_5_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_ADDRESS 0x45
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_BYTE_ADDRESS 0x114
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_6_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_ADDRESS 0x46
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_BYTE_ADDRESS 0x118
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_7_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_ADDRESS 0x47
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_BYTE_ADDRESS 0x11c
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_8_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_ADDRESS 0x48
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_BYTE_ADDRESS 0x120
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_9_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_ADDRESS 0x49
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_BYTE_ADDRESS 0x124
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_10_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_ADDRESS 0x4a
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_BYTE_ADDRESS 0x128
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_11_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_ADDRESS 0x4b
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_BYTE_ADDRESS 0x12c
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_12_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_ADDRESS 0x4c
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_BYTE_ADDRESS 0x130
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_13_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_ADDRESS 0x4d
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_BYTE_ADDRESS 0x134
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_14_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_ADDRESS 0x4e
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_BYTE_ADDRESS 0x138
/* Register: cap_pr_csr.psp.cfg_npv_flit_override.cfg_npv_flit_override_15_16 */
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_ADDRESS 0x4f
#define CAP_PR_CSR_PSP_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_BYTE_ADDRESS 0x13c
/* Wide Memory: cap_pr_csr.psp.dhs_psp_phv_mem                             */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ADDRESS 0x800
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_BYTE_ADDRESS 0x2000
/* Wide Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry                     */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ADDRESS 0x800
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_BYTE_ADDRESS 0x2000
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ARRAY_COUNT 0x30
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ARRAY_INDEX_MAX 0x2f
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_0_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_ADDRESS 0x800
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x2000
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_1_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_ADDRESS 0x801
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x2004
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_2_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_ADDRESS 0x802
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x2008
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_3_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_ADDRESS 0x803
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x200c
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_4_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_ADDRESS 0x804
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x2010
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_5_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_ADDRESS 0x805
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x2014
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_6_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_ADDRESS 0x806
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x2018
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_7_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_ADDRESS 0x807
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x201c
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_8_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_ADDRESS 0x808
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x2020
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_9_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_ADDRESS 0x809
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x2024
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_10_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_ADDRESS 0x80a
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x2028
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_11_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_ADDRESS 0x80b
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x202c
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_12_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_ADDRESS 0x80c
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x2030
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_13_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_ADDRESS 0x80d
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x2034
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_14_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_ADDRESS 0x80e
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x2038
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_15_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_ADDRESS 0x80f
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x203c
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_16_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ADDRESS 0x810
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x2040
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_17_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_ADDRESS 0x811
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x2044
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_18_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_ADDRESS 0x812
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x2048
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_19_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_ADDRESS 0x813
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x204c
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_20_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_ADDRESS 0x814
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x2050
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_21_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_ADDRESS 0x815
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x2054
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_22_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_ADDRESS 0x816
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x2058
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_23_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_ADDRESS 0x817
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x205c
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_24_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_ADDRESS 0x818
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x2060
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_25_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_ADDRESS 0x819
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x2064
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_26_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_ADDRESS 0x81a
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x2068
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_27_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_ADDRESS 0x81b
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x206c
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_28_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_ADDRESS 0x81c
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x2070
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_29_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_ADDRESS 0x81d
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x2074
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_30_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_ADDRESS 0x81e
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x2078
/* Register: cap_pr_csr.psp.dhs_psp_phv_mem.entry.entry_31_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_ADDRESS 0x81f
#define CAP_PR_CSR_PSP_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x207c
/* Register: cap_pr_csr.psp.cfg_psp_phv_mem                                */
#define CAP_PR_CSR_PSP_CFG_PSP_PHV_MEM_ADDRESS 0x1000
#define CAP_PR_CSR_PSP_CFG_PSP_PHV_MEM_BYTE_ADDRESS 0x4000
/* Register: cap_pr_csr.psp.sta_psp_phv_mem                                */
#define CAP_PR_CSR_PSP_STA_PSP_PHV_MEM_ADDRESS 0x1001
#define CAP_PR_CSR_PSP_STA_PSP_PHV_MEM_BYTE_ADDRESS 0x4004
/* Register: cap_pr_csr.psp.cfw_psp_phv_mem                                */
#define CAP_PR_CSR_PSP_CFW_PSP_PHV_MEM_ADDRESS 0x1002
#define CAP_PR_CSR_PSP_CFW_PSP_PHV_MEM_BYTE_ADDRESS 0x4008
/* Wide Memory: cap_pr_csr.psp.dhs_psp_out_mem                             */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ADDRESS 0x1200
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_BYTE_ADDRESS 0x4800
/* Wide Register: cap_pr_csr.psp.dhs_psp_out_mem.entry                     */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ADDRESS 0x1200
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_BYTE_ADDRESS 0x4800
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ARRAY_COUNT 0x10
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ARRAY_INDEX_MAX 0xf
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_0_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_ADDRESS 0x1200
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x4800
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_1_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_ADDRESS 0x1201
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x4804
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_2_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_ADDRESS 0x1202
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x4808
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_3_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_ADDRESS 0x1203
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x480c
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_4_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_ADDRESS 0x1204
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x4810
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_5_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_ADDRESS 0x1205
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x4814
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_6_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_ADDRESS 0x1206
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x4818
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_7_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_ADDRESS 0x1207
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x481c
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_8_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_ADDRESS 0x1208
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x4820
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_9_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_ADDRESS 0x1209
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x4824
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_10_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_ADDRESS 0x120a
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x4828
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_11_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_ADDRESS 0x120b
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x482c
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_12_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_ADDRESS 0x120c
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x4830
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_13_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_ADDRESS 0x120d
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x4834
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_14_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_ADDRESS 0x120e
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x4838
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_15_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_ADDRESS 0x120f
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x483c
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_16_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ADDRESS 0x1210
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x4840
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_17_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_ADDRESS 0x1211
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x4844
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_18_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_ADDRESS 0x1212
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x4848
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_19_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_ADDRESS 0x1213
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x484c
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_20_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_ADDRESS 0x1214
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x4850
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_21_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_ADDRESS 0x1215
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x4854
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_22_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_ADDRESS 0x1216
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x4858
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_23_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_ADDRESS 0x1217
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x485c
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_24_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_ADDRESS 0x1218
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x4860
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_25_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_ADDRESS 0x1219
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x4864
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_26_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_ADDRESS 0x121a
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x4868
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_27_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_ADDRESS 0x121b
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x486c
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_28_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_ADDRESS 0x121c
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x4870
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_29_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_ADDRESS 0x121d
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x4874
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_30_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_ADDRESS 0x121e
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x4878
/* Register: cap_pr_csr.psp.dhs_psp_out_mem.entry.entry_31_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_ADDRESS 0x121f
#define CAP_PR_CSR_PSP_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x487c
/* Register: cap_pr_csr.psp.cfg_psp_out_mem                                */
#define CAP_PR_CSR_PSP_CFG_PSP_OUT_MEM_ADDRESS 0x1400
#define CAP_PR_CSR_PSP_CFG_PSP_OUT_MEM_BYTE_ADDRESS 0x5000
/* Register: cap_pr_csr.psp.sta_psp_out_mem                                */
#define CAP_PR_CSR_PSP_STA_PSP_OUT_MEM_ADDRESS 0x1401
#define CAP_PR_CSR_PSP_STA_PSP_OUT_MEM_BYTE_ADDRESS 0x5004
/* Register: cap_pr_csr.psp.cfw_psp_out_mem                                */
#define CAP_PR_CSR_PSP_CFW_PSP_OUT_MEM_ADDRESS 0x1402
#define CAP_PR_CSR_PSP_CFW_PSP_OUT_MEM_BYTE_ADDRESS 0x5008
/* Wide Memory: cap_pr_csr.psp.dhs_psp_pkt_mem                             */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ADDRESS 0x1600
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_BYTE_ADDRESS 0x5800
/* Wide Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry                     */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ADDRESS 0x1600
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_BYTE_ADDRESS 0x5800
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ARRAY_COUNT 0x10
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ARRAY_INDEX_MAX 0xf
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_0_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_ADDRESS 0x1600
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x5800
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_1_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_ADDRESS 0x1601
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x5804
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_2_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_ADDRESS 0x1602
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x5808
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_3_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_ADDRESS 0x1603
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x580c
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_4_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_ADDRESS 0x1604
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x5810
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_5_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_ADDRESS 0x1605
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x5814
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_6_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_ADDRESS 0x1606
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x5818
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_7_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_ADDRESS 0x1607
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x581c
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_8_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_ADDRESS 0x1608
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x5820
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_9_32               */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_ADDRESS 0x1609
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x5824
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_10_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_ADDRESS 0x160a
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x5828
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_11_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_ADDRESS 0x160b
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x582c
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_12_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_ADDRESS 0x160c
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x5830
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_13_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_ADDRESS 0x160d
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x5834
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_14_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_ADDRESS 0x160e
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x5838
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_15_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_ADDRESS 0x160f
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x583c
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_16_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ADDRESS 0x1610
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x5840
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_17_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_ADDRESS 0x1611
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x5844
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_18_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_ADDRESS 0x1612
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x5848
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_19_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_ADDRESS 0x1613
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x584c
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_20_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_ADDRESS 0x1614
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x5850
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_21_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_ADDRESS 0x1615
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x5854
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_22_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_ADDRESS 0x1616
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x5858
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_23_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_ADDRESS 0x1617
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x585c
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_24_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_ADDRESS 0x1618
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x5860
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_25_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_ADDRESS 0x1619
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x5864
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_26_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_ADDRESS 0x161a
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x5868
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_27_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_ADDRESS 0x161b
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x586c
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_28_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_ADDRESS 0x161c
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x5870
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_29_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_ADDRESS 0x161d
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x5874
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_30_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_ADDRESS 0x161e
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x5878
/* Register: cap_pr_csr.psp.dhs_psp_pkt_mem.entry.entry_31_32              */
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_ADDRESS 0x161f
#define CAP_PR_CSR_PSP_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x587c
/* Register: cap_pr_csr.psp.cfg_psp_pkt_mem                                */
#define CAP_PR_CSR_PSP_CFG_PSP_PKT_MEM_ADDRESS 0x1800
#define CAP_PR_CSR_PSP_CFG_PSP_PKT_MEM_BYTE_ADDRESS 0x6000
/* Register: cap_pr_csr.psp.sta_psp_pkt_mem                                */
#define CAP_PR_CSR_PSP_STA_PSP_PKT_MEM_ADDRESS 0x1801
#define CAP_PR_CSR_PSP_STA_PSP_PKT_MEM_BYTE_ADDRESS 0x6004
/* Register: cap_pr_csr.psp.cfw_psp_pkt_mem                                */
#define CAP_PR_CSR_PSP_CFW_PSP_PKT_MEM_ADDRESS 0x1802
#define CAP_PR_CSR_PSP_CFW_PSP_PKT_MEM_BYTE_ADDRESS 0x6008
/* Register: cap_pr_csr.psp.sat_lif_table_ecc_err                          */
#define CAP_PR_CSR_PSP_SAT_LIF_TABLE_ECC_ERR_ADDRESS 0x1803
#define CAP_PR_CSR_PSP_SAT_LIF_TABLE_ECC_ERR_BYTE_ADDRESS 0x600c
/* Register: cap_pr_csr.psp.sat_lif_table_qid_err                          */
#define CAP_PR_CSR_PSP_SAT_LIF_TABLE_QID_ERR_ADDRESS 0x1804
#define CAP_PR_CSR_PSP_SAT_LIF_TABLE_QID_ERR_BYTE_ADDRESS 0x6010
/* Wide Register: cap_pr_csr.psp.cnt_sw_xns                                */
#define CAP_PR_CSR_PSP_CNT_SW_XNS_ADDRESS 0x1806
#define CAP_PR_CSR_PSP_CNT_SW_XNS_BYTE_ADDRESS 0x6018
/* Register: cap_pr_csr.psp.cnt_sw_xns.cnt_sw_xns_0_2                      */
#define CAP_PR_CSR_PSP_CNT_SW_XNS_CNT_SW_XNS_0_2_ADDRESS 0x1806
#define CAP_PR_CSR_PSP_CNT_SW_XNS_CNT_SW_XNS_0_2_BYTE_ADDRESS 0x6018
/* Register: cap_pr_csr.psp.cnt_sw_xns.cnt_sw_xns_1_2                      */
#define CAP_PR_CSR_PSP_CNT_SW_XNS_CNT_SW_XNS_1_2_ADDRESS 0x1807
#define CAP_PR_CSR_PSP_CNT_SW_XNS_CNT_SW_XNS_1_2_BYTE_ADDRESS 0x601c
/* Wide Register: cap_pr_csr.psp.cnt_sw_sop                                */
#define CAP_PR_CSR_PSP_CNT_SW_SOP_ADDRESS 0x1808
#define CAP_PR_CSR_PSP_CNT_SW_SOP_BYTE_ADDRESS 0x6020
/* Register: cap_pr_csr.psp.cnt_sw_sop.cnt_sw_sop_0_2                      */
#define CAP_PR_CSR_PSP_CNT_SW_SOP_CNT_SW_SOP_0_2_ADDRESS 0x1808
#define CAP_PR_CSR_PSP_CNT_SW_SOP_CNT_SW_SOP_0_2_BYTE_ADDRESS 0x6020
/* Register: cap_pr_csr.psp.cnt_sw_sop.cnt_sw_sop_1_2                      */
#define CAP_PR_CSR_PSP_CNT_SW_SOP_CNT_SW_SOP_1_2_ADDRESS 0x1809
#define CAP_PR_CSR_PSP_CNT_SW_SOP_CNT_SW_SOP_1_2_BYTE_ADDRESS 0x6024
/* Register: cap_pr_csr.psp.cnt_sw_eop                                     */
#define CAP_PR_CSR_PSP_CNT_SW_EOP_ADDRESS 0x180a
#define CAP_PR_CSR_PSP_CNT_SW_EOP_BYTE_ADDRESS 0x6028
/* Wide Register: cap_pr_csr.psp.cnt_pb_pbus_xns                           */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_XNS_ADDRESS 0x180c
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_XNS_BYTE_ADDRESS 0x6030
/* Register: cap_pr_csr.psp.cnt_pb_pbus_xns.cnt_pb_pbus_xns_0_2            */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_ADDRESS 0x180c
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_BYTE_ADDRESS 0x6030
/* Register: cap_pr_csr.psp.cnt_pb_pbus_xns.cnt_pb_pbus_xns_1_2            */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_ADDRESS 0x180d
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_BYTE_ADDRESS 0x6034
/* Wide Register: cap_pr_csr.psp.cnt_pb_pbus_sop                           */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_SOP_ADDRESS 0x180e
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_SOP_BYTE_ADDRESS 0x6038
/* Register: cap_pr_csr.psp.cnt_pb_pbus_sop.cnt_pb_pbus_sop_0_2            */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_ADDRESS 0x180e
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_BYTE_ADDRESS 0x6038
/* Register: cap_pr_csr.psp.cnt_pb_pbus_sop.cnt_pb_pbus_sop_1_2            */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_ADDRESS 0x180f
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_BYTE_ADDRESS 0x603c
/* Register: cap_pr_csr.psp.cnt_pb_pbus_eop                                */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_EOP_ADDRESS 0x1810
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_EOP_BYTE_ADDRESS 0x6040
/* Wide Register: cap_pr_csr.psp.cnt_pb_pbus_no_data                       */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_ADDRESS 0x1812
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_BYTE_ADDRESS 0x6048
/* Register: cap_pr_csr.psp.cnt_pb_pbus_no_data.cnt_pb_pbus_no_data_0_2    */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_ADDRESS 0x1812
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_BYTE_ADDRESS 0x6048
/* Register: cap_pr_csr.psp.cnt_pb_pbus_no_data.cnt_pb_pbus_no_data_1_2    */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_ADDRESS 0x1813
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_BYTE_ADDRESS 0x604c
/* Register: cap_pr_csr.psp.sat_pb_pbus_sop_err                            */
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_SOP_ERR_ADDRESS 0x1814
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_SOP_ERR_BYTE_ADDRESS 0x6050
/* Register: cap_pr_csr.psp.sat_pb_pbus_eop_err                            */
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_EOP_ERR_ADDRESS 0x1815
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_EOP_ERR_BYTE_ADDRESS 0x6054
/* Register: cap_pr_csr.psp.sat_pb_pbus_err                                */
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_ERR_ADDRESS 0x1816
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_ERR_BYTE_ADDRESS 0x6058
/* Register: cap_pr_csr.psp.sat_pb_pbus_dummy                              */
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_DUMMY_ADDRESS 0x1817
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_DUMMY_BYTE_ADDRESS 0x605c
/* Register: cap_pr_csr.psp.sat_pb_pbus_nopkt                              */
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_NOPKT_ADDRESS 0x1818
#define CAP_PR_CSR_PSP_SAT_PB_PBUS_NOPKT_BYTE_ADDRESS 0x6060
/* Wide Register: cap_pr_csr.psp.cnt_ma_xns                                */
#define CAP_PR_CSR_PSP_CNT_MA_XNS_ADDRESS 0x181a
#define CAP_PR_CSR_PSP_CNT_MA_XNS_BYTE_ADDRESS 0x6068
/* Register: cap_pr_csr.psp.cnt_ma_xns.cnt_ma_xns_0_2                      */
#define CAP_PR_CSR_PSP_CNT_MA_XNS_CNT_MA_XNS_0_2_ADDRESS 0x181a
#define CAP_PR_CSR_PSP_CNT_MA_XNS_CNT_MA_XNS_0_2_BYTE_ADDRESS 0x6068
/* Register: cap_pr_csr.psp.cnt_ma_xns.cnt_ma_xns_1_2                      */
#define CAP_PR_CSR_PSP_CNT_MA_XNS_CNT_MA_XNS_1_2_ADDRESS 0x181b
#define CAP_PR_CSR_PSP_CNT_MA_XNS_CNT_MA_XNS_1_2_BYTE_ADDRESS 0x606c
/* Wide Register: cap_pr_csr.psp.cnt_ma_sop                                */
#define CAP_PR_CSR_PSP_CNT_MA_SOP_ADDRESS 0x181c
#define CAP_PR_CSR_PSP_CNT_MA_SOP_BYTE_ADDRESS 0x6070
/* Register: cap_pr_csr.psp.cnt_ma_sop.cnt_ma_sop_0_2                      */
#define CAP_PR_CSR_PSP_CNT_MA_SOP_CNT_MA_SOP_0_2_ADDRESS 0x181c
#define CAP_PR_CSR_PSP_CNT_MA_SOP_CNT_MA_SOP_0_2_BYTE_ADDRESS 0x6070
/* Register: cap_pr_csr.psp.cnt_ma_sop.cnt_ma_sop_1_2                      */
#define CAP_PR_CSR_PSP_CNT_MA_SOP_CNT_MA_SOP_1_2_ADDRESS 0x181d
#define CAP_PR_CSR_PSP_CNT_MA_SOP_CNT_MA_SOP_1_2_BYTE_ADDRESS 0x6074
/* Register: cap_pr_csr.psp.cnt_ma_eop                                     */
#define CAP_PR_CSR_PSP_CNT_MA_EOP_ADDRESS 0x181e
#define CAP_PR_CSR_PSP_CNT_MA_EOP_BYTE_ADDRESS 0x6078
/* Wide Register: cap_pr_csr.psp.cnt_ma_recirc                             */
#define CAP_PR_CSR_PSP_CNT_MA_RECIRC_ADDRESS 0x1820
#define CAP_PR_CSR_PSP_CNT_MA_RECIRC_BYTE_ADDRESS 0x6080
/* Register: cap_pr_csr.psp.cnt_ma_recirc.cnt_ma_recirc_0_2                */
#define CAP_PR_CSR_PSP_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_ADDRESS 0x1820
#define CAP_PR_CSR_PSP_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_BYTE_ADDRESS 0x6080
/* Register: cap_pr_csr.psp.cnt_ma_recirc.cnt_ma_recirc_1_2                */
#define CAP_PR_CSR_PSP_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_ADDRESS 0x1821
#define CAP_PR_CSR_PSP_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_BYTE_ADDRESS 0x6084
/* Wide Register: cap_pr_csr.psp.cnt_ma_no_data                            */
#define CAP_PR_CSR_PSP_CNT_MA_NO_DATA_ADDRESS 0x1822
#define CAP_PR_CSR_PSP_CNT_MA_NO_DATA_BYTE_ADDRESS 0x6088
/* Register: cap_pr_csr.psp.cnt_ma_no_data.cnt_ma_no_data_0_2              */
#define CAP_PR_CSR_PSP_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_ADDRESS 0x1822
#define CAP_PR_CSR_PSP_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_BYTE_ADDRESS 0x6088
/* Register: cap_pr_csr.psp.cnt_ma_no_data.cnt_ma_no_data_1_2              */
#define CAP_PR_CSR_PSP_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_ADDRESS 0x1823
#define CAP_PR_CSR_PSP_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_BYTE_ADDRESS 0x608c
/* Wide Register: cap_pr_csr.psp.cnt_ma_collapsed                          */
#define CAP_PR_CSR_PSP_CNT_MA_COLLAPSED_ADDRESS 0x1824
#define CAP_PR_CSR_PSP_CNT_MA_COLLAPSED_BYTE_ADDRESS 0x6090
/* Register: cap_pr_csr.psp.cnt_ma_collapsed.cnt_ma_collapsed_0_2          */
#define CAP_PR_CSR_PSP_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_ADDRESS 0x1824
#define CAP_PR_CSR_PSP_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_BYTE_ADDRESS 0x6090
/* Register: cap_pr_csr.psp.cnt_ma_collapsed.cnt_ma_collapsed_1_2          */
#define CAP_PR_CSR_PSP_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_ADDRESS 0x1825
#define CAP_PR_CSR_PSP_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_BYTE_ADDRESS 0x6094
/* Wide Register: cap_pr_csr.psp.cnt_ma_drop                               */
#define CAP_PR_CSR_PSP_CNT_MA_DROP_ADDRESS 0x1826
#define CAP_PR_CSR_PSP_CNT_MA_DROP_BYTE_ADDRESS 0x6098
/* Register: cap_pr_csr.psp.cnt_ma_drop.cnt_ma_drop_0_2                    */
#define CAP_PR_CSR_PSP_CNT_MA_DROP_CNT_MA_DROP_0_2_ADDRESS 0x1826
#define CAP_PR_CSR_PSP_CNT_MA_DROP_CNT_MA_DROP_0_2_BYTE_ADDRESS 0x6098
/* Register: cap_pr_csr.psp.cnt_ma_drop.cnt_ma_drop_1_2                    */
#define CAP_PR_CSR_PSP_CNT_MA_DROP_CNT_MA_DROP_1_2_ADDRESS 0x1827
#define CAP_PR_CSR_PSP_CNT_MA_DROP_CNT_MA_DROP_1_2_BYTE_ADDRESS 0x609c
/* Register: cap_pr_csr.psp.sat_ma_sop_err                                 */
#define CAP_PR_CSR_PSP_SAT_MA_SOP_ERR_ADDRESS 0x1828
#define CAP_PR_CSR_PSP_SAT_MA_SOP_ERR_BYTE_ADDRESS 0x60a0
/* Register: cap_pr_csr.psp.sat_ma_eop_err                                 */
#define CAP_PR_CSR_PSP_SAT_MA_EOP_ERR_ADDRESS 0x1829
#define CAP_PR_CSR_PSP_SAT_MA_EOP_ERR_BYTE_ADDRESS 0x60a4
/* Wide Register: cap_pr_csr.psp.cnt_pr_pbus_xns                           */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_XNS_ADDRESS 0x182a
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_XNS_BYTE_ADDRESS 0x60a8
/* Register: cap_pr_csr.psp.cnt_pr_pbus_xns.cnt_pr_pbus_xns_0_2            */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_ADDRESS 0x182a
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_BYTE_ADDRESS 0x60a8
/* Register: cap_pr_csr.psp.cnt_pr_pbus_xns.cnt_pr_pbus_xns_1_2            */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_ADDRESS 0x182b
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_BYTE_ADDRESS 0x60ac
/* Wide Register: cap_pr_csr.psp.cnt_pr_pbus_sop                           */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_SOP_ADDRESS 0x182c
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_SOP_BYTE_ADDRESS 0x60b0
/* Register: cap_pr_csr.psp.cnt_pr_pbus_sop.cnt_pr_pbus_sop_0_2            */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_ADDRESS 0x182c
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_BYTE_ADDRESS 0x60b0
/* Register: cap_pr_csr.psp.cnt_pr_pbus_sop.cnt_pr_pbus_sop_1_2            */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_ADDRESS 0x182d
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_BYTE_ADDRESS 0x60b4
/* Register: cap_pr_csr.psp.cnt_pr_pbus_eop                                */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_EOP_ADDRESS 0x182e
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_EOP_BYTE_ADDRESS 0x60b8
/* Wide Register: cap_pr_csr.psp.cnt_pr_pbus_recirc                        */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_RECIRC_ADDRESS 0x1830
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_RECIRC_BYTE_ADDRESS 0x60c0
/* Register: cap_pr_csr.psp.cnt_pr_pbus_recirc.cnt_pr_pbus_recirc_0_2      */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_ADDRESS 0x1830
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_BYTE_ADDRESS 0x60c0
/* Register: cap_pr_csr.psp.cnt_pr_pbus_recirc.cnt_pr_pbus_recirc_1_2      */
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_ADDRESS 0x1831
#define CAP_PR_CSR_PSP_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_BYTE_ADDRESS 0x60c4
/* Register: cap_pr_csr.psp.sat_pr_pbus_sop_err                            */
#define CAP_PR_CSR_PSP_SAT_PR_PBUS_SOP_ERR_ADDRESS 0x1832
#define CAP_PR_CSR_PSP_SAT_PR_PBUS_SOP_ERR_BYTE_ADDRESS 0x60c8
/* Register: cap_pr_csr.psp.sat_pr_pbus_eop_err                            */
#define CAP_PR_CSR_PSP_SAT_PR_PBUS_EOP_ERR_ADDRESS 0x1833
#define CAP_PR_CSR_PSP_SAT_PR_PBUS_EOP_ERR_BYTE_ADDRESS 0x60cc
/* Register: cap_pr_csr.psp.sat_pr_pbus_err                                */
#define CAP_PR_CSR_PSP_SAT_PR_PBUS_ERR_ADDRESS 0x1834
#define CAP_PR_CSR_PSP_SAT_PR_PBUS_ERR_BYTE_ADDRESS 0x60d0
/* Register: cap_pr_csr.psp.cnt_pr_pkt_ff_almost_full                      */
#define CAP_PR_CSR_PSP_CNT_PR_PKT_FF_ALMOST_FULL_ADDRESS 0x1835
#define CAP_PR_CSR_PSP_CNT_PR_PKT_FF_ALMOST_FULL_BYTE_ADDRESS 0x60d4
/* Wide Register: cap_pr_csr.psp.cnt_pr_resub_pbus_xns                     */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_XNS_ADDRESS 0x1836
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_XNS_BYTE_ADDRESS 0x60d8
/* Register: cap_pr_csr.psp.cnt_pr_resub_pbus_xns.cnt_pr_resub_pbus_xns_0_2 */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_ADDRESS 0x1836
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_BYTE_ADDRESS 0x60d8
/* Register: cap_pr_csr.psp.cnt_pr_resub_pbus_xns.cnt_pr_resub_pbus_xns_1_2 */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_ADDRESS 0x1837
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_BYTE_ADDRESS 0x60dc
/* Wide Register: cap_pr_csr.psp.cnt_pr_resub_pbus_sop                     */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_SOP_ADDRESS 0x1838
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_SOP_BYTE_ADDRESS 0x60e0
/* Register: cap_pr_csr.psp.cnt_pr_resub_pbus_sop.cnt_pr_resub_pbus_sop_0_2 */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_ADDRESS 0x1838
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_BYTE_ADDRESS 0x60e0
/* Register: cap_pr_csr.psp.cnt_pr_resub_pbus_sop.cnt_pr_resub_pbus_sop_1_2 */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_ADDRESS 0x1839
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_BYTE_ADDRESS 0x60e4
/* Register: cap_pr_csr.psp.cnt_pr_resub_pbus_eop                          */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_EOP_ADDRESS 0x183a
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_PBUS_EOP_BYTE_ADDRESS 0x60e8
/* Register: cap_pr_csr.psp.sat_pr_resub_pbus_sop_err                      */
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_PBUS_SOP_ERR_ADDRESS 0x183b
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_PBUS_SOP_ERR_BYTE_ADDRESS 0x60ec
/* Register: cap_pr_csr.psp.sat_pr_resub_pbus_eop_err                      */
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_PBUS_EOP_ERR_ADDRESS 0x183c
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_PBUS_EOP_ERR_BYTE_ADDRESS 0x60f0
/* Register: cap_pr_csr.psp.sat_pr_resub_pbus_err                          */
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_PBUS_ERR_ADDRESS 0x183d
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_PBUS_ERR_BYTE_ADDRESS 0x60f4
/* Wide Register: cap_pr_csr.psp.cnt_pr_resub_xns                          */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_XNS_ADDRESS 0x183e
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_XNS_BYTE_ADDRESS 0x60f8
/* Register: cap_pr_csr.psp.cnt_pr_resub_xns.cnt_pr_resub_xns_0_2          */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_ADDRESS 0x183e
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_BYTE_ADDRESS 0x60f8
/* Register: cap_pr_csr.psp.cnt_pr_resub_xns.cnt_pr_resub_xns_1_2          */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_ADDRESS 0x183f
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_BYTE_ADDRESS 0x60fc
/* Wide Register: cap_pr_csr.psp.cnt_pr_resub_sop                          */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_SOP_ADDRESS 0x1840
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_SOP_BYTE_ADDRESS 0x6100
/* Register: cap_pr_csr.psp.cnt_pr_resub_sop.cnt_pr_resub_sop_0_2          */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_ADDRESS 0x1840
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_BYTE_ADDRESS 0x6100
/* Register: cap_pr_csr.psp.cnt_pr_resub_sop.cnt_pr_resub_sop_1_2          */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_ADDRESS 0x1841
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_BYTE_ADDRESS 0x6104
/* Register: cap_pr_csr.psp.cnt_pr_resub_eop                               */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_EOP_ADDRESS 0x1842
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_EOP_BYTE_ADDRESS 0x6108
/* Wide Register: cap_pr_csr.psp.cnt_pr_resub_no_data                      */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_NO_DATA_ADDRESS 0x1844
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_NO_DATA_BYTE_ADDRESS 0x6110
/* Register: cap_pr_csr.psp.cnt_pr_resub_no_data.cnt_pr_resub_no_data_0_2  */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_ADDRESS 0x1844
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_BYTE_ADDRESS 0x6110
/* Register: cap_pr_csr.psp.cnt_pr_resub_no_data.cnt_pr_resub_no_data_1_2  */
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_ADDRESS 0x1845
#define CAP_PR_CSR_PSP_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_BYTE_ADDRESS 0x6114
/* Register: cap_pr_csr.psp.sat_pr_resub_sop_err                           */
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_SOP_ERR_ADDRESS 0x1846
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_SOP_ERR_BYTE_ADDRESS 0x6118
/* Register: cap_pr_csr.psp.sat_pr_resub_eop_err                           */
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_EOP_ERR_ADDRESS 0x1847
#define CAP_PR_CSR_PSP_SAT_PR_RESUB_EOP_ERR_BYTE_ADDRESS 0x611c
/* Register: cap_pr_csr.psp.cnt_psp_csr_read_access                        */
#define CAP_PR_CSR_PSP_CNT_PSP_CSR_READ_ACCESS_ADDRESS 0x1848
#define CAP_PR_CSR_PSP_CNT_PSP_CSR_READ_ACCESS_BYTE_ADDRESS 0x6120
/* Register: cap_pr_csr.psp.cnt_psp_csr_write_access                       */
#define CAP_PR_CSR_PSP_CNT_PSP_CSR_WRITE_ACCESS_ADDRESS 0x1849
#define CAP_PR_CSR_PSP_CNT_PSP_CSR_WRITE_ACCESS_BYTE_ADDRESS 0x6124
/* Register: cap_pr_csr.psp.sat_psp_csr_read_access_err                    */
#define CAP_PR_CSR_PSP_SAT_PSP_CSR_READ_ACCESS_ERR_ADDRESS 0x184a
#define CAP_PR_CSR_PSP_SAT_PSP_CSR_READ_ACCESS_ERR_BYTE_ADDRESS 0x6128
/* Register: cap_pr_csr.psp.sat_psp_csr_write_access_err                   */
#define CAP_PR_CSR_PSP_SAT_PSP_CSR_WRITE_ACCESS_ERR_ADDRESS 0x184b
#define CAP_PR_CSR_PSP_SAT_PSP_CSR_WRITE_ACCESS_ERR_BYTE_ADDRESS 0x612c
/* Wide Register: cap_pr_csr.psp.cnt_psp_prd_phv_valid                     */
#define CAP_PR_CSR_PSP_CNT_PSP_PRD_PHV_VALID_ADDRESS 0x184c
#define CAP_PR_CSR_PSP_CNT_PSP_PRD_PHV_VALID_BYTE_ADDRESS 0x6130
/* Register: cap_pr_csr.psp.cnt_psp_prd_phv_valid.cnt_psp_prd_phv_valid_0_2 */
#define CAP_PR_CSR_PSP_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_ADDRESS 0x184c
#define CAP_PR_CSR_PSP_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_BYTE_ADDRESS 0x6130
/* Register: cap_pr_csr.psp.cnt_psp_prd_phv_valid.cnt_psp_prd_phv_valid_1_2 */
#define CAP_PR_CSR_PSP_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_ADDRESS 0x184d
#define CAP_PR_CSR_PSP_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_BYTE_ADDRESS 0x6134
/* Register: cap_pr_csr.psp.cnt_ptd_npv_phv_full                           */
#define CAP_PR_CSR_PSP_CNT_PTD_NPV_PHV_FULL_ADDRESS 0x184e
#define CAP_PR_CSR_PSP_CNT_PTD_NPV_PHV_FULL_BYTE_ADDRESS 0x6138
/* Register: cap_pr_csr.psp.csr_intr                                       */
#define CAP_PR_CSR_PSP_CSR_INTR_ADDRESS 0x184f
#define CAP_PR_CSR_PSP_CSR_INTR_BYTE_ADDRESS 0x613c
/* Group: cap_pr_csr.psp.int_groups                                        */
#define CAP_PR_CSR_PSP_INT_GROUPS_ADDRESS 0x1850
#define CAP_PR_CSR_PSP_INT_GROUPS_BYTE_ADDRESS 0x6140
/* Register: cap_pr_csr.psp.int_groups.intreg                              */
#define CAP_PR_CSR_PSP_INT_GROUPS_INTREG_ADDRESS 0x1850
#define CAP_PR_CSR_PSP_INT_GROUPS_INTREG_BYTE_ADDRESS 0x6140
/* Register: cap_pr_csr.psp.int_groups.int_enable_rw_reg                   */
#define CAP_PR_CSR_PSP_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x1851
#define CAP_PR_CSR_PSP_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x6144
/* Register: cap_pr_csr.psp.int_groups.int_rw_reg                          */
#define CAP_PR_CSR_PSP_INT_GROUPS_INT_RW_REG_ADDRESS 0x1852
#define CAP_PR_CSR_PSP_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x6148
/* Group: cap_pr_csr.psp.int_info                                          */
#define CAP_PR_CSR_PSP_INT_INFO_ADDRESS 0x1854
#define CAP_PR_CSR_PSP_INT_INFO_BYTE_ADDRESS 0x6150
/* Register: cap_pr_csr.psp.int_info.intreg                                */
#define CAP_PR_CSR_PSP_INT_INFO_INTREG_ADDRESS 0x1854
#define CAP_PR_CSR_PSP_INT_INFO_INTREG_BYTE_ADDRESS 0x6150
/* Register: cap_pr_csr.psp.int_info.int_test_set                          */
#define CAP_PR_CSR_PSP_INT_INFO_INT_TEST_SET_ADDRESS 0x1855
#define CAP_PR_CSR_PSP_INT_INFO_INT_TEST_SET_BYTE_ADDRESS 0x6154
/* Register: cap_pr_csr.psp.int_info.int_enable_set                        */
#define CAP_PR_CSR_PSP_INT_INFO_INT_ENABLE_SET_ADDRESS 0x1856
#define CAP_PR_CSR_PSP_INT_INFO_INT_ENABLE_SET_BYTE_ADDRESS 0x6158
/* Register: cap_pr_csr.psp.int_info.int_enable_clear                      */
#define CAP_PR_CSR_PSP_INT_INFO_INT_ENABLE_CLEAR_ADDRESS 0x1857
#define CAP_PR_CSR_PSP_INT_INFO_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x615c
/* Group: cap_pr_csr.psp.int_err                                           */
#define CAP_PR_CSR_PSP_INT_ERR_ADDRESS 0x1858
#define CAP_PR_CSR_PSP_INT_ERR_BYTE_ADDRESS 0x6160
/* Register: cap_pr_csr.psp.int_err.intreg                                 */
#define CAP_PR_CSR_PSP_INT_ERR_INTREG_ADDRESS 0x1858
#define CAP_PR_CSR_PSP_INT_ERR_INTREG_BYTE_ADDRESS 0x6160
/* Register: cap_pr_csr.psp.int_err.int_test_set                           */
#define CAP_PR_CSR_PSP_INT_ERR_INT_TEST_SET_ADDRESS 0x1859
#define CAP_PR_CSR_PSP_INT_ERR_INT_TEST_SET_BYTE_ADDRESS 0x6164
/* Register: cap_pr_csr.psp.int_err.int_enable_set                         */
#define CAP_PR_CSR_PSP_INT_ERR_INT_ENABLE_SET_ADDRESS 0x185a
#define CAP_PR_CSR_PSP_INT_ERR_INT_ENABLE_SET_BYTE_ADDRESS 0x6168
/* Register: cap_pr_csr.psp.int_err.int_enable_clear                       */
#define CAP_PR_CSR_PSP_INT_ERR_INT_ENABLE_CLEAR_ADDRESS 0x185b
#define CAP_PR_CSR_PSP_INT_ERR_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x616c
/* Group: cap_pr_csr.psp.int_fatal                                         */
#define CAP_PR_CSR_PSP_INT_FATAL_ADDRESS 0x185c
#define CAP_PR_CSR_PSP_INT_FATAL_BYTE_ADDRESS 0x6170
/* Register: cap_pr_csr.psp.int_fatal.intreg                               */
#define CAP_PR_CSR_PSP_INT_FATAL_INTREG_ADDRESS 0x185c
#define CAP_PR_CSR_PSP_INT_FATAL_INTREG_BYTE_ADDRESS 0x6170
/* Register: cap_pr_csr.psp.int_fatal.int_test_set                         */
#define CAP_PR_CSR_PSP_INT_FATAL_INT_TEST_SET_ADDRESS 0x185d
#define CAP_PR_CSR_PSP_INT_FATAL_INT_TEST_SET_BYTE_ADDRESS 0x6174
/* Register: cap_pr_csr.psp.int_fatal.int_enable_set                       */
#define CAP_PR_CSR_PSP_INT_FATAL_INT_ENABLE_SET_ADDRESS 0x185e
#define CAP_PR_CSR_PSP_INT_FATAL_INT_ENABLE_SET_BYTE_ADDRESS 0x6178
/* Register: cap_pr_csr.psp.int_fatal.int_enable_clear                     */
#define CAP_PR_CSR_PSP_INT_FATAL_INT_ENABLE_CLEAR_ADDRESS 0x185f
#define CAP_PR_CSR_PSP_INT_FATAL_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x617c
/* Wide Memory: cap_pr_csr.psp.dhs_lif_qstate_map                          */
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ADDRESS 0x2000
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_BYTE_ADDRESS 0x8000
/* Wide Register: cap_pr_csr.psp.dhs_lif_qstate_map.entry                  */
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ADDRESS 0x2000
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_BYTE_ADDRESS 0x8000
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_COUNT 0x800
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_INDEX_MAX 0x7ff
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pr_csr.psp.dhs_lif_qstate_map.entry.entry_0_4             */
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_ADDRESS 0x2000
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_BYTE_ADDRESS 0x8000
/* Register: cap_pr_csr.psp.dhs_lif_qstate_map.entry.entry_1_4             */
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_ADDRESS 0x2001
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_BYTE_ADDRESS 0x8004
/* Register: cap_pr_csr.psp.dhs_lif_qstate_map.entry.entry_2_4             */
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_ADDRESS 0x2002
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_BYTE_ADDRESS 0x8008
/* Register: cap_pr_csr.psp.dhs_lif_qstate_map.entry.entry_3_4             */
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ADDRESS 0x2003
#define CAP_PR_CSR_PSP_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_BYTE_ADDRESS 0x800c
/* Register: cap_pr_csr.psp.cfg_ecc_disable_lif_qstate_map                 */
#define CAP_PR_CSR_PSP_CFG_ECC_DISABLE_LIF_QSTATE_MAP_ADDRESS 0x4000
#define CAP_PR_CSR_PSP_CFG_ECC_DISABLE_LIF_QSTATE_MAP_BYTE_ADDRESS 0x10000
/* Register: cap_pr_csr.psp.sta_ecc_lif_qstate_map                         */
#define CAP_PR_CSR_PSP_STA_ECC_LIF_QSTATE_MAP_ADDRESS 0x4001
#define CAP_PR_CSR_PSP_STA_ECC_LIF_QSTATE_MAP_BYTE_ADDRESS 0x10004
/* Register: cap_pr_csr.psp.cfg_lif_table_sram_bist                        */
#define CAP_PR_CSR_PSP_CFG_LIF_TABLE_SRAM_BIST_ADDRESS 0x4002
#define CAP_PR_CSR_PSP_CFG_LIF_TABLE_SRAM_BIST_BYTE_ADDRESS 0x10008
/* Register: cap_pr_csr.psp.sta_lif_table_sram_bist                        */
#define CAP_PR_CSR_PSP_STA_LIF_TABLE_SRAM_BIST_ADDRESS 0x4003
#define CAP_PR_CSR_PSP_STA_LIF_TABLE_SRAM_BIST_BYTE_ADDRESS 0x1000c
/* Group: cap_pr_csr.psp.int_lif_qstate_map                                */
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_ADDRESS 0x4004
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_BYTE_ADDRESS 0x10010
/* Register: cap_pr_csr.psp.int_lif_qstate_map.intreg                      */
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_INTREG_ADDRESS 0x4004
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_INTREG_BYTE_ADDRESS 0x10010
/* Register: cap_pr_csr.psp.int_lif_qstate_map.int_test_set                */
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_INT_TEST_SET_ADDRESS 0x4005
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_INT_TEST_SET_BYTE_ADDRESS 0x10014
/* Register: cap_pr_csr.psp.int_lif_qstate_map.int_enable_set              */
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ADDRESS 0x4006
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_BYTE_ADDRESS 0x10018
/* Register: cap_pr_csr.psp.int_lif_qstate_map.int_enable_clear            */
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ADDRESS 0x4007
#define CAP_PR_CSR_PSP_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x1001c
/* Register: cap_pr_csr.psp.cfg_sw_phv_global                              */
#define CAP_PR_CSR_PSP_CFG_SW_PHV_GLOBAL_ADDRESS 0x4008
#define CAP_PR_CSR_PSP_CFG_SW_PHV_GLOBAL_BYTE_ADDRESS 0x10020
/* Register: cap_pr_csr.psp.cfg_sw_phv_control                             */
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONTROL_ADDRESS 0x4010
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONTROL_BYTE_ADDRESS 0x10040
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONTROL_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONTROL_ARRAY_COUNT 0x8
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONTROL_ARRAY_INDEX_MAX 0x7
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONTROL_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_pr_csr.psp.cfg_sw_phv_config                         */
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_ADDRESS 0x4020
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_BYTE_ADDRESS 0x10080
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_ARRAY_COUNT 0x8
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_ARRAY_INDEX_MAX 0x7
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_ARRAY_INDEX_MIN 0x0
/* Register: cap_pr_csr.psp.cfg_sw_phv_config.cfg_sw_phv_config_0_4        */
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_ADDRESS 0x4020
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_BYTE_ADDRESS 0x10080
/* Register: cap_pr_csr.psp.cfg_sw_phv_config.cfg_sw_phv_config_1_4        */
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_ADDRESS 0x4021
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_BYTE_ADDRESS 0x10084
/* Register: cap_pr_csr.psp.cfg_sw_phv_config.cfg_sw_phv_config_2_4        */
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_ADDRESS 0x4022
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_BYTE_ADDRESS 0x10088
/* Register: cap_pr_csr.psp.cfg_sw_phv_config.cfg_sw_phv_config_3_4        */
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_ADDRESS 0x4023
#define CAP_PR_CSR_PSP_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_BYTE_ADDRESS 0x1008c
/* Wide Register: cap_pr_csr.psp.sta_sw_phv_state                          */
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_ADDRESS 0x4040
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_BYTE_ADDRESS 0x10100
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_ARRAY_ELEMENT_SIZE 0x4
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_ARRAY_COUNT 0x8
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_ARRAY_INDEX_MAX 0x7
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_ARRAY_INDEX_MIN 0x0
/* Register: cap_pr_csr.psp.sta_sw_phv_state.sta_sw_phv_state_0_3          */
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_ADDRESS 0x4040
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_BYTE_ADDRESS 0x10100
/* Register: cap_pr_csr.psp.sta_sw_phv_state.sta_sw_phv_state_1_3          */
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_ADDRESS 0x4041
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_BYTE_ADDRESS 0x10104
/* Register: cap_pr_csr.psp.sta_sw_phv_state.sta_sw_phv_state_2_3          */
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_ADDRESS 0x4042
#define CAP_PR_CSR_PSP_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_BYTE_ADDRESS 0x10108
/* Wide Memory: cap_pr_csr.psp.dhs_sw_phv_mem                              */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ADDRESS 0x4200
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_BYTE_ADDRESS 0x10800
/* Wide Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry                      */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ADDRESS 0x4200
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_BYTE_ADDRESS 0x10800
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ARRAY_COUNT 0x10
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ARRAY_INDEX_MAX 0xf
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ARRAY_INDEX_MIN 0x0
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_0_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_ADDRESS 0x4200
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x10800
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_1_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_ADDRESS 0x4201
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x10804
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_2_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_ADDRESS 0x4202
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x10808
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_3_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_ADDRESS 0x4203
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x1080c
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_4_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_ADDRESS 0x4204
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x10810
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_5_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_ADDRESS 0x4205
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x10814
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_6_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_ADDRESS 0x4206
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x10818
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_7_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_ADDRESS 0x4207
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x1081c
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_8_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_ADDRESS 0x4208
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x10820
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_9_32                */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_ADDRESS 0x4209
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x10824
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_10_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_ADDRESS 0x420a
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x10828
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_11_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_ADDRESS 0x420b
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x1082c
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_12_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_ADDRESS 0x420c
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x10830
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_13_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_ADDRESS 0x420d
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x10834
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_14_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_ADDRESS 0x420e
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x10838
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_15_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_ADDRESS 0x420f
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x1083c
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_16_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ADDRESS 0x4210
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x10840
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_17_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_ADDRESS 0x4211
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x10844
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_18_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_ADDRESS 0x4212
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x10848
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_19_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_ADDRESS 0x4213
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x1084c
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_20_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_ADDRESS 0x4214
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x10850
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_21_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_ADDRESS 0x4215
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x10854
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_22_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_ADDRESS 0x4216
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x10858
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_23_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_ADDRESS 0x4217
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x1085c
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_24_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_ADDRESS 0x4218
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x10860
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_25_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_ADDRESS 0x4219
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x10864
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_26_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_ADDRESS 0x421a
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x10868
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_27_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_ADDRESS 0x421b
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x1086c
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_28_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_ADDRESS 0x421c
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x10870
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_29_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_ADDRESS 0x421d
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x10874
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_30_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_ADDRESS 0x421e
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x10878
/* Register: cap_pr_csr.psp.dhs_sw_phv_mem.entry.entry_31_32               */
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_ADDRESS 0x421f
#define CAP_PR_CSR_PSP_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x1087c
/* Register: cap_pr_csr.psp.cfg_sw_phv_mem                                 */
#define CAP_PR_CSR_PSP_CFG_SW_PHV_MEM_ADDRESS 0x4400
#define CAP_PR_CSR_PSP_CFG_SW_PHV_MEM_BYTE_ADDRESS 0x11000
/* Register: cap_pr_csr.psp.sta_sw_phv_mem                                 */
#define CAP_PR_CSR_PSP_STA_SW_PHV_MEM_ADDRESS 0x4401
#define CAP_PR_CSR_PSP_STA_SW_PHV_MEM_BYTE_ADDRESS 0x11004
/* Group: cap_pr_csr.psp.int_sw_phv_mem                                    */
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_ADDRESS 0x4404
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_BYTE_ADDRESS 0x11010
/* Register: cap_pr_csr.psp.int_sw_phv_mem.intreg                          */
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_INTREG_ADDRESS 0x4404
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_INTREG_BYTE_ADDRESS 0x11010
/* Register: cap_pr_csr.psp.int_sw_phv_mem.int_test_set                    */
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_INT_TEST_SET_ADDRESS 0x4405
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_INT_TEST_SET_BYTE_ADDRESS 0x11014
/* Register: cap_pr_csr.psp.int_sw_phv_mem.int_enable_set                  */
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_INT_ENABLE_SET_ADDRESS 0x4406
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_INT_ENABLE_SET_BYTE_ADDRESS 0x11018
/* Register: cap_pr_csr.psp.int_sw_phv_mem.int_enable_clear                */
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ADDRESS 0x4407
#define CAP_PR_CSR_PSP_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x1101c
/* Register: cap_pr_csr.psp.sta_flow                                       */
#define CAP_PR_CSR_PSP_STA_FLOW_ADDRESS 0x4408
#define CAP_PR_CSR_PSP_STA_FLOW_BYTE_ADDRESS 0x11020
/* Register: cap_pr_csr.psp.sta_fsm                                        */
#define CAP_PR_CSR_PSP_STA_FSM_ADDRESS 0x4409
#define CAP_PR_CSR_PSP_STA_FSM_BYTE_ADDRESS 0x11024
/* Memory: cap_pr_csr.psp.dhs_debug_trace                                  */
#define CAP_PR_CSR_PSP_DHS_DEBUG_TRACE_ADDRESS 0x440a
#define CAP_PR_CSR_PSP_DHS_DEBUG_TRACE_BYTE_ADDRESS 0x11028
/* Register: cap_pr_csr.psp.dhs_debug_trace.entry                          */
#define CAP_PR_CSR_PSP_DHS_DEBUG_TRACE_ENTRY_ADDRESS 0x440a
#define CAP_PR_CSR_PSP_DHS_DEBUG_TRACE_ENTRY_BYTE_ADDRESS 0x11028
/* Wide Register: cap_pr_csr.psp.sta_debug_trace                           */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_ADDRESS 0x440c
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_BYTE_ADDRESS 0x11030
/* Register: cap_pr_csr.psp.sta_debug_trace.sta_debug_trace_0_2            */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_ADDRESS 0x440c
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_BYTE_ADDRESS 0x11030
/* Register: cap_pr_csr.psp.sta_debug_trace.sta_debug_trace_1_2            */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_ADDRESS 0x440d
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_BYTE_ADDRESS 0x11034
/* Wide Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt                    */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_ADDRESS 0x4420
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_BYTE_ADDRESS 0x11080
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_0_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_ADDRESS 0x4420
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_BYTE_ADDRESS 0x11080
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_1_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_ADDRESS 0x4421
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_BYTE_ADDRESS 0x11084
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_2_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_ADDRESS 0x4422
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_BYTE_ADDRESS 0x11088
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_3_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_ADDRESS 0x4423
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_BYTE_ADDRESS 0x1108c
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_4_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_ADDRESS 0x4424
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_BYTE_ADDRESS 0x11090
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_5_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_ADDRESS 0x4425
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_BYTE_ADDRESS 0x11094
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_6_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_ADDRESS 0x4426
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_BYTE_ADDRESS 0x11098
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_7_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_ADDRESS 0x4427
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_BYTE_ADDRESS 0x1109c
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_8_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_ADDRESS 0x4428
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_BYTE_ADDRESS 0x110a0
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_9_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_ADDRESS 0x4429
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_BYTE_ADDRESS 0x110a4
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_10_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_ADDRESS 0x442a
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_BYTE_ADDRESS 0x110a8
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_11_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_ADDRESS 0x442b
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_BYTE_ADDRESS 0x110ac
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_12_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_ADDRESS 0x442c
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_BYTE_ADDRESS 0x110b0
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_13_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_ADDRESS 0x442d
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_BYTE_ADDRESS 0x110b4
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_14_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_ADDRESS 0x442e
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_BYTE_ADDRESS 0x110b8
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_15_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_ADDRESS 0x442f
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_BYTE_ADDRESS 0x110bc
/* Register: cap_pr_csr.psp.sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_16_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_ADDRESS 0x4430
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_BYTE_ADDRESS 0x110c0
/* Wide Register: cap_pr_csr.psp.sta_debug_trace_lb_phv                    */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_ADDRESS 0x4440
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_BYTE_ADDRESS 0x11100
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_0_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_ADDRESS 0x4440
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_BYTE_ADDRESS 0x11100
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_1_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_ADDRESS 0x4441
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_BYTE_ADDRESS 0x11104
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_2_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_ADDRESS 0x4442
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_BYTE_ADDRESS 0x11108
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_3_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_ADDRESS 0x4443
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_BYTE_ADDRESS 0x1110c
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_4_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_ADDRESS 0x4444
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_BYTE_ADDRESS 0x11110
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_5_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_ADDRESS 0x4445
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_BYTE_ADDRESS 0x11114
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_6_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_ADDRESS 0x4446
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_BYTE_ADDRESS 0x11118
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_7_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_ADDRESS 0x4447
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_BYTE_ADDRESS 0x1111c
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_8_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_ADDRESS 0x4448
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_BYTE_ADDRESS 0x11120
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_9_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_ADDRESS 0x4449
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_BYTE_ADDRESS 0x11124
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_10_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_ADDRESS 0x444a
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_BYTE_ADDRESS 0x11128
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_11_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_ADDRESS 0x444b
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_BYTE_ADDRESS 0x1112c
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_12_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_ADDRESS 0x444c
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_BYTE_ADDRESS 0x11130
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_13_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_ADDRESS 0x444d
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_BYTE_ADDRESS 0x11134
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_14_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_ADDRESS 0x444e
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_BYTE_ADDRESS 0x11138
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_15_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_ADDRESS 0x444f
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_BYTE_ADDRESS 0x1113c
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_16_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_ADDRESS 0x4450
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_BYTE_ADDRESS 0x11140
/* Wide Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt                    */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_ADDRESS 0x4460
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_BYTE_ADDRESS 0x11180
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_0_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_ADDRESS 0x4460
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_BYTE_ADDRESS 0x11180
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_1_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_ADDRESS 0x4461
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_BYTE_ADDRESS 0x11184
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_2_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_ADDRESS 0x4462
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_BYTE_ADDRESS 0x11188
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_3_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_ADDRESS 0x4463
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_BYTE_ADDRESS 0x1118c
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_4_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_ADDRESS 0x4464
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_BYTE_ADDRESS 0x11190
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_5_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_ADDRESS 0x4465
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_BYTE_ADDRESS 0x11194
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_6_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_ADDRESS 0x4466
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_BYTE_ADDRESS 0x11198
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_7_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_ADDRESS 0x4467
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_BYTE_ADDRESS 0x1119c
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_8_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_ADDRESS 0x4468
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_BYTE_ADDRESS 0x111a0
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_9_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_ADDRESS 0x4469
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_BYTE_ADDRESS 0x111a4
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_10_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_ADDRESS 0x446a
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_BYTE_ADDRESS 0x111a8
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_11_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_ADDRESS 0x446b
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_BYTE_ADDRESS 0x111ac
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_12_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_ADDRESS 0x446c
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_BYTE_ADDRESS 0x111b0
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_13_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_ADDRESS 0x446d
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_BYTE_ADDRESS 0x111b4
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_14_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_ADDRESS 0x446e
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_BYTE_ADDRESS 0x111b8
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_15_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_ADDRESS 0x446f
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_BYTE_ADDRESS 0x111bc
/* Register: cap_pr_csr.psp.sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_16_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_ADDRESS 0x4470
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_BYTE_ADDRESS 0x111c0
/* Wide Register: cap_pr_csr.psp.sta_debug_trace_ma_phv                    */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_ADDRESS 0x4480
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_BYTE_ADDRESS 0x11200
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_0_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_ADDRESS 0x4480
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_BYTE_ADDRESS 0x11200
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_1_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_ADDRESS 0x4481
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_BYTE_ADDRESS 0x11204
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_2_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_ADDRESS 0x4482
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_BYTE_ADDRESS 0x11208
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_3_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_ADDRESS 0x4483
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_BYTE_ADDRESS 0x1120c
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_4_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_ADDRESS 0x4484
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_BYTE_ADDRESS 0x11210
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_5_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_ADDRESS 0x4485
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_BYTE_ADDRESS 0x11214
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_6_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_ADDRESS 0x4486
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_BYTE_ADDRESS 0x11218
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_7_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_ADDRESS 0x4487
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_BYTE_ADDRESS 0x1121c
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_8_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_ADDRESS 0x4488
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_BYTE_ADDRESS 0x11220
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_9_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_ADDRESS 0x4489
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_BYTE_ADDRESS 0x11224
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_10_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_ADDRESS 0x448a
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_BYTE_ADDRESS 0x11228
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_11_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_ADDRESS 0x448b
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_BYTE_ADDRESS 0x1122c
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_12_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_ADDRESS 0x448c
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_BYTE_ADDRESS 0x11230
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_13_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_ADDRESS 0x448d
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_BYTE_ADDRESS 0x11234
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_14_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_ADDRESS 0x448e
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_BYTE_ADDRESS 0x11238
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_15_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_ADDRESS 0x448f
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_BYTE_ADDRESS 0x1123c
/* Register: cap_pr_csr.psp.sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_16_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_ADDRESS 0x4490
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_BYTE_ADDRESS 0x11240
/* Wide Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt                    */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_ADDRESS 0x44a0
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_BYTE_ADDRESS 0x11280
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_0_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_ADDRESS 0x44a0
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_BYTE_ADDRESS 0x11280
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_1_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_ADDRESS 0x44a1
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_BYTE_ADDRESS 0x11284
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_2_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_ADDRESS 0x44a2
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_BYTE_ADDRESS 0x11288
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_3_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_ADDRESS 0x44a3
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_BYTE_ADDRESS 0x1128c
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_4_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_ADDRESS 0x44a4
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_BYTE_ADDRESS 0x11290
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_5_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_ADDRESS 0x44a5
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_BYTE_ADDRESS 0x11294
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_6_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_ADDRESS 0x44a6
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_BYTE_ADDRESS 0x11298
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_7_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_ADDRESS 0x44a7
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_BYTE_ADDRESS 0x1129c
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_8_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_ADDRESS 0x44a8
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_BYTE_ADDRESS 0x112a0
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_9_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_ADDRESS 0x44a9
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_BYTE_ADDRESS 0x112a4
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_10_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_ADDRESS 0x44aa
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_BYTE_ADDRESS 0x112a8
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_11_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_ADDRESS 0x44ab
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_BYTE_ADDRESS 0x112ac
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_12_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_ADDRESS 0x44ac
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_BYTE_ADDRESS 0x112b0
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_13_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_ADDRESS 0x44ad
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_BYTE_ADDRESS 0x112b4
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_14_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_ADDRESS 0x44ae
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_BYTE_ADDRESS 0x112b8
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_15_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_ADDRESS 0x44af
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_BYTE_ADDRESS 0x112bc
/* Register: cap_pr_csr.psp.sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_16_17 */
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_ADDRESS 0x44b0
#define CAP_PR_CSR_PSP_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_BYTE_ADDRESS 0x112c0
/* Wide Register: cap_pr_csr.psp.cnt_pb_pbus_no_data_hw_set                */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_SET_ADDRESS 0x44c0
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_SET_BYTE_ADDRESS 0x11300
/* Register: cap_pr_csr.psp.cnt_pb_pbus_no_data_hw_set.cnt_pb_pbus_no_data_hw_set_0_2 */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_ADDRESS 0x44c0
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_BYTE_ADDRESS 0x11300
/* Register: cap_pr_csr.psp.cnt_pb_pbus_no_data_hw_set.cnt_pb_pbus_no_data_hw_set_1_2 */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_ADDRESS 0x44c1
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_BYTE_ADDRESS 0x11304
/* Wide Register: cap_pr_csr.psp.cnt_pb_pbus_no_data_hw_reset              */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_RESET_ADDRESS 0x44c2
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_RESET_BYTE_ADDRESS 0x11308
/* Register: cap_pr_csr.psp.cnt_pb_pbus_no_data_hw_reset.cnt_pb_pbus_no_data_hw_reset_0_2 */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_ADDRESS 0x44c2
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_BYTE_ADDRESS 0x11308
/* Register: cap_pr_csr.psp.cnt_pb_pbus_no_data_hw_reset.cnt_pb_pbus_no_data_hw_reset_1_2 */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_ADDRESS 0x44c3
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_BYTE_ADDRESS 0x1130c
/* Wide Register: cap_pr_csr.psp.cnt_pb_pbus_min_phv_drop                  */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_MIN_PHV_DROP_ADDRESS 0x44c4
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_MIN_PHV_DROP_BYTE_ADDRESS 0x11310
/* Register: cap_pr_csr.psp.cnt_pb_pbus_min_phv_drop.cnt_pb_pbus_min_phv_drop_0_2 */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_ADDRESS 0x44c4
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_BYTE_ADDRESS 0x11310
/* Register: cap_pr_csr.psp.cnt_pb_pbus_min_phv_drop.cnt_pb_pbus_min_phv_drop_1_2 */
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_ADDRESS 0x44c5
#define CAP_PR_CSR_PSP_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_BYTE_ADDRESS 0x11314
/* Addressmap: cap_pr_csr.prd                                              */
#define CAP_PR_CSR_PRD_ADDRESS 0x8000
#define CAP_PR_CSR_PRD_BYTE_ADDRESS 0x20000
/* Register: cap_pr_csr.prd.base                                           */
#define CAP_PR_CSR_PRD_BASE_ADDRESS 0x8000
#define CAP_PR_CSR_PRD_BASE_BYTE_ADDRESS 0x20000
/* Register: cap_pr_csr.prd.csr_intr                                       */
#define CAP_PR_CSR_PRD_CSR_INTR_ADDRESS 0x8001
#define CAP_PR_CSR_PRD_CSR_INTR_BYTE_ADDRESS 0x20004
/* Group: cap_pr_csr.prd.int_groups                                        */
#define CAP_PR_CSR_PRD_INT_GROUPS_ADDRESS 0x8004
#define CAP_PR_CSR_PRD_INT_GROUPS_BYTE_ADDRESS 0x20010
/* Register: cap_pr_csr.prd.int_groups.intreg                              */
#define CAP_PR_CSR_PRD_INT_GROUPS_INTREG_ADDRESS 0x8004
#define CAP_PR_CSR_PRD_INT_GROUPS_INTREG_BYTE_ADDRESS 0x20010
/* Register: cap_pr_csr.prd.int_groups.int_enable_rw_reg                   */
#define CAP_PR_CSR_PRD_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x8005
#define CAP_PR_CSR_PRD_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x20014
/* Register: cap_pr_csr.prd.int_groups.int_rw_reg                          */
#define CAP_PR_CSR_PRD_INT_GROUPS_INT_RW_REG_ADDRESS 0x8006
#define CAP_PR_CSR_PRD_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x20018
/* Group: cap_pr_csr.prd.int_ecc                                           */
#define CAP_PR_CSR_PRD_INT_ECC_ADDRESS 0x8008
#define CAP_PR_CSR_PRD_INT_ECC_BYTE_ADDRESS 0x20020
/* Register: cap_pr_csr.prd.int_ecc.intreg                                 */
#define CAP_PR_CSR_PRD_INT_ECC_INTREG_ADDRESS 0x8008
#define CAP_PR_CSR_PRD_INT_ECC_INTREG_BYTE_ADDRESS 0x20020
/* Register: cap_pr_csr.prd.int_ecc.int_test_set                           */
#define CAP_PR_CSR_PRD_INT_ECC_INT_TEST_SET_ADDRESS 0x8009
#define CAP_PR_CSR_PRD_INT_ECC_INT_TEST_SET_BYTE_ADDRESS 0x20024
/* Register: cap_pr_csr.prd.int_ecc.int_enable_set                         */
#define CAP_PR_CSR_PRD_INT_ECC_INT_ENABLE_SET_ADDRESS 0x800a
#define CAP_PR_CSR_PRD_INT_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x20028
/* Register: cap_pr_csr.prd.int_ecc.int_enable_clear                       */
#define CAP_PR_CSR_PRD_INT_ECC_INT_ENABLE_CLEAR_ADDRESS 0x800b
#define CAP_PR_CSR_PRD_INT_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x2002c
/* Group: cap_pr_csr.prd.int_fifo                                          */
#define CAP_PR_CSR_PRD_INT_FIFO_ADDRESS 0x800c
#define CAP_PR_CSR_PRD_INT_FIFO_BYTE_ADDRESS 0x20030
/* Register: cap_pr_csr.prd.int_fifo.intreg                                */
#define CAP_PR_CSR_PRD_INT_FIFO_INTREG_ADDRESS 0x800c
#define CAP_PR_CSR_PRD_INT_FIFO_INTREG_BYTE_ADDRESS 0x20030
/* Register: cap_pr_csr.prd.int_fifo.int_test_set                          */
#define CAP_PR_CSR_PRD_INT_FIFO_INT_TEST_SET_ADDRESS 0x800d
#define CAP_PR_CSR_PRD_INT_FIFO_INT_TEST_SET_BYTE_ADDRESS 0x20034
/* Register: cap_pr_csr.prd.int_fifo.int_enable_set                        */
#define CAP_PR_CSR_PRD_INT_FIFO_INT_ENABLE_SET_ADDRESS 0x800e
#define CAP_PR_CSR_PRD_INT_FIFO_INT_ENABLE_SET_BYTE_ADDRESS 0x20038
/* Register: cap_pr_csr.prd.int_fifo.int_enable_clear                      */
#define CAP_PR_CSR_PRD_INT_FIFO_INT_ENABLE_CLEAR_ADDRESS 0x800f
#define CAP_PR_CSR_PRD_INT_FIFO_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x2003c
/* Group: cap_pr_csr.prd.int_grp1                                          */
#define CAP_PR_CSR_PRD_INT_GRP1_ADDRESS 0x8010
#define CAP_PR_CSR_PRD_INT_GRP1_BYTE_ADDRESS 0x20040
/* Register: cap_pr_csr.prd.int_grp1.intreg                                */
#define CAP_PR_CSR_PRD_INT_GRP1_INTREG_ADDRESS 0x8010
#define CAP_PR_CSR_PRD_INT_GRP1_INTREG_BYTE_ADDRESS 0x20040
/* Register: cap_pr_csr.prd.int_grp1.int_test_set                          */
#define CAP_PR_CSR_PRD_INT_GRP1_INT_TEST_SET_ADDRESS 0x8011
#define CAP_PR_CSR_PRD_INT_GRP1_INT_TEST_SET_BYTE_ADDRESS 0x20044
/* Register: cap_pr_csr.prd.int_grp1.int_enable_set                        */
#define CAP_PR_CSR_PRD_INT_GRP1_INT_ENABLE_SET_ADDRESS 0x8012
#define CAP_PR_CSR_PRD_INT_GRP1_INT_ENABLE_SET_BYTE_ADDRESS 0x20048
/* Register: cap_pr_csr.prd.int_grp1.int_enable_clear                      */
#define CAP_PR_CSR_PRD_INT_GRP1_INT_ENABLE_CLEAR_ADDRESS 0x8013
#define CAP_PR_CSR_PRD_INT_GRP1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x2004c
/* Group: cap_pr_csr.prd.int_grp2                                          */
#define CAP_PR_CSR_PRD_INT_GRP2_ADDRESS 0x8014
#define CAP_PR_CSR_PRD_INT_GRP2_BYTE_ADDRESS 0x20050
/* Register: cap_pr_csr.prd.int_grp2.intreg                                */
#define CAP_PR_CSR_PRD_INT_GRP2_INTREG_ADDRESS 0x8014
#define CAP_PR_CSR_PRD_INT_GRP2_INTREG_BYTE_ADDRESS 0x20050
/* Register: cap_pr_csr.prd.int_grp2.int_test_set                          */
#define CAP_PR_CSR_PRD_INT_GRP2_INT_TEST_SET_ADDRESS 0x8015
#define CAP_PR_CSR_PRD_INT_GRP2_INT_TEST_SET_BYTE_ADDRESS 0x20054
/* Register: cap_pr_csr.prd.int_grp2.int_enable_set                        */
#define CAP_PR_CSR_PRD_INT_GRP2_INT_ENABLE_SET_ADDRESS 0x8016
#define CAP_PR_CSR_PRD_INT_GRP2_INT_ENABLE_SET_BYTE_ADDRESS 0x20058
/* Register: cap_pr_csr.prd.int_grp2.int_enable_clear                      */
#define CAP_PR_CSR_PRD_INT_GRP2_INT_ENABLE_CLEAR_ADDRESS 0x8017
#define CAP_PR_CSR_PRD_INT_GRP2_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x2005c
/* Group: cap_pr_csr.prd.int_intf                                          */
#define CAP_PR_CSR_PRD_INT_INTF_ADDRESS 0x8018
#define CAP_PR_CSR_PRD_INT_INTF_BYTE_ADDRESS 0x20060
/* Register: cap_pr_csr.prd.int_intf.intreg                                */
#define CAP_PR_CSR_PRD_INT_INTF_INTREG_ADDRESS 0x8018
#define CAP_PR_CSR_PRD_INT_INTF_INTREG_BYTE_ADDRESS 0x20060
/* Register: cap_pr_csr.prd.int_intf.int_test_set                          */
#define CAP_PR_CSR_PRD_INT_INTF_INT_TEST_SET_ADDRESS 0x8019
#define CAP_PR_CSR_PRD_INT_INTF_INT_TEST_SET_BYTE_ADDRESS 0x20064
/* Register: cap_pr_csr.prd.int_intf.int_enable_set                        */
#define CAP_PR_CSR_PRD_INT_INTF_INT_ENABLE_SET_ADDRESS 0x801a
#define CAP_PR_CSR_PRD_INT_INTF_INT_ENABLE_SET_BYTE_ADDRESS 0x20068
/* Register: cap_pr_csr.prd.int_intf.int_enable_clear                      */
#define CAP_PR_CSR_PRD_INT_INTF_INT_ENABLE_CLEAR_ADDRESS 0x801b
#define CAP_PR_CSR_PRD_INT_INTF_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x2006c
/* Register: cap_pr_csr.prd.sta_fifo                                       */
#define CAP_PR_CSR_PRD_STA_FIFO_ADDRESS 0x801c
#define CAP_PR_CSR_PRD_STA_FIFO_BYTE_ADDRESS 0x20070
/* Register: cap_pr_csr.prd.cfg_debug_port                                 */
#define CAP_PR_CSR_PRD_CFG_DEBUG_PORT_ADDRESS 0x801d
#define CAP_PR_CSR_PRD_CFG_DEBUG_PORT_BYTE_ADDRESS 0x20074
/* Register: cap_pr_csr.prd.cfg_profile                                    */
#define CAP_PR_CSR_PRD_CFG_PROFILE_ADDRESS 0x8020
#define CAP_PR_CSR_PRD_CFG_PROFILE_BYTE_ADDRESS 0x20080
#define CAP_PR_CSR_PRD_CFG_PROFILE_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PR_CSR_PRD_CFG_PROFILE_ARRAY_COUNT 0x8
#define CAP_PR_CSR_PRD_CFG_PROFILE_ARRAY_INDEX_MAX 0x7
#define CAP_PR_CSR_PRD_CFG_PROFILE_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_pr_csr.prd.cfg_ctrl                                  */
#define CAP_PR_CSR_PRD_CFG_CTRL_ADDRESS 0x8028
#define CAP_PR_CSR_PRD_CFG_CTRL_BYTE_ADDRESS 0x200a0
/* Register: cap_pr_csr.prd.cfg_ctrl.cfg_ctrl_0_2                          */
#define CAP_PR_CSR_PRD_CFG_CTRL_CFG_CTRL_0_2_ADDRESS 0x8028
#define CAP_PR_CSR_PRD_CFG_CTRL_CFG_CTRL_0_2_BYTE_ADDRESS 0x200a0
/* Register: cap_pr_csr.prd.cfg_ctrl.cfg_ctrl_1_2                          */
#define CAP_PR_CSR_PRD_CFG_CTRL_CFG_CTRL_1_2_ADDRESS 0x8029
#define CAP_PR_CSR_PRD_CFG_CTRL_CFG_CTRL_1_2_BYTE_ADDRESS 0x200a4
/* Register: cap_pr_csr.prd.cfg_bkp_dbg                                    */
#define CAP_PR_CSR_PRD_CFG_BKP_DBG_ADDRESS 0x802a
#define CAP_PR_CSR_PRD_CFG_BKP_DBG_BYTE_ADDRESS 0x200a8
/* Register: cap_pr_csr.prd.sta_id                                         */
#define CAP_PR_CSR_PRD_STA_ID_ADDRESS 0x802b
#define CAP_PR_CSR_PRD_STA_ID_BYTE_ADDRESS 0x200ac
/* Register: cap_pr_csr.prd.axi_attr                                       */
#define CAP_PR_CSR_PRD_AXI_ATTR_ADDRESS 0x802c
#define CAP_PR_CSR_PRD_AXI_ATTR_BYTE_ADDRESS 0x200b0
/* Wide Register: cap_pr_csr.prd.cfg_xoff                                  */
#define CAP_PR_CSR_PRD_CFG_XOFF_ADDRESS 0x8030
#define CAP_PR_CSR_PRD_CFG_XOFF_BYTE_ADDRESS 0x200c0
/* Register: cap_pr_csr.prd.cfg_xoff.cfg_xoff_0_3                          */
#define CAP_PR_CSR_PRD_CFG_XOFF_CFG_XOFF_0_3_ADDRESS 0x8030
#define CAP_PR_CSR_PRD_CFG_XOFF_CFG_XOFF_0_3_BYTE_ADDRESS 0x200c0
/* Register: cap_pr_csr.prd.cfg_xoff.cfg_xoff_1_3                          */
#define CAP_PR_CSR_PRD_CFG_XOFF_CFG_XOFF_1_3_ADDRESS 0x8031
#define CAP_PR_CSR_PRD_CFG_XOFF_CFG_XOFF_1_3_BYTE_ADDRESS 0x200c4
/* Register: cap_pr_csr.prd.cfg_xoff.cfg_xoff_2_3                          */
#define CAP_PR_CSR_PRD_CFG_XOFF_CFG_XOFF_2_3_ADDRESS 0x8032
#define CAP_PR_CSR_PRD_CFG_XOFF_CFG_XOFF_2_3_BYTE_ADDRESS 0x200c8
/* Wide Register: cap_pr_csr.prd.CNT_ma                                    */
#define CAP_PR_CSR_PRD_CNT_MA_ADDRESS 0x8034
#define CAP_PR_CSR_PRD_CNT_MA_BYTE_ADDRESS 0x200d0
/* Register: cap_pr_csr.prd.CNT_ma.CNT_ma_0_3                              */
#define CAP_PR_CSR_PRD_CNT_MA_CNT_MA_0_3_ADDRESS 0x8034
#define CAP_PR_CSR_PRD_CNT_MA_CNT_MA_0_3_BYTE_ADDRESS 0x200d0
/* Register: cap_pr_csr.prd.CNT_ma.CNT_ma_1_3                              */
#define CAP_PR_CSR_PRD_CNT_MA_CNT_MA_1_3_ADDRESS 0x8035
#define CAP_PR_CSR_PRD_CNT_MA_CNT_MA_1_3_BYTE_ADDRESS 0x200d4
/* Register: cap_pr_csr.prd.CNT_ma.CNT_ma_2_3                              */
#define CAP_PR_CSR_PRD_CNT_MA_CNT_MA_2_3_ADDRESS 0x8036
#define CAP_PR_CSR_PRD_CNT_MA_CNT_MA_2_3_BYTE_ADDRESS 0x200d8
/* Wide Register: cap_pr_csr.prd.CNT_ps_resub_pkt                          */
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PKT_ADDRESS 0x8038
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PKT_BYTE_ADDRESS 0x200e0
/* Register: cap_pr_csr.prd.CNT_ps_resub_pkt.CNT_ps_resub_pkt_0_3          */
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_ADDRESS 0x8038
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_BYTE_ADDRESS 0x200e0
/* Register: cap_pr_csr.prd.CNT_ps_resub_pkt.CNT_ps_resub_pkt_1_3          */
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_ADDRESS 0x8039
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_BYTE_ADDRESS 0x200e4
/* Register: cap_pr_csr.prd.CNT_ps_resub_pkt.CNT_ps_resub_pkt_2_3          */
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ADDRESS 0x803a
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_BYTE_ADDRESS 0x200e8
/* Wide Register: cap_pr_csr.prd.CNT_ps_resub_phv                          */
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PHV_ADDRESS 0x803c
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PHV_BYTE_ADDRESS 0x200f0
/* Register: cap_pr_csr.prd.CNT_ps_resub_phv.CNT_ps_resub_phv_0_3          */
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_ADDRESS 0x803c
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_BYTE_ADDRESS 0x200f0
/* Register: cap_pr_csr.prd.CNT_ps_resub_phv.CNT_ps_resub_phv_1_3          */
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_ADDRESS 0x803d
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_BYTE_ADDRESS 0x200f4
/* Register: cap_pr_csr.prd.CNT_ps_resub_phv.CNT_ps_resub_phv_2_3          */
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ADDRESS 0x803e
#define CAP_PR_CSR_PRD_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_BYTE_ADDRESS 0x200f8
/* Wide Register: cap_pr_csr.prd.CNT_ps_pkt                                */
#define CAP_PR_CSR_PRD_CNT_PS_PKT_ADDRESS 0x8040
#define CAP_PR_CSR_PRD_CNT_PS_PKT_BYTE_ADDRESS 0x20100
/* Register: cap_pr_csr.prd.CNT_ps_pkt.CNT_ps_pkt_0_3                      */
#define CAP_PR_CSR_PRD_CNT_PS_PKT_CNT_PS_PKT_0_3_ADDRESS 0x8040
#define CAP_PR_CSR_PRD_CNT_PS_PKT_CNT_PS_PKT_0_3_BYTE_ADDRESS 0x20100
/* Register: cap_pr_csr.prd.CNT_ps_pkt.CNT_ps_pkt_1_3                      */
#define CAP_PR_CSR_PRD_CNT_PS_PKT_CNT_PS_PKT_1_3_ADDRESS 0x8041
#define CAP_PR_CSR_PRD_CNT_PS_PKT_CNT_PS_PKT_1_3_BYTE_ADDRESS 0x20104
/* Register: cap_pr_csr.prd.CNT_ps_pkt.CNT_ps_pkt_2_3                      */
#define CAP_PR_CSR_PRD_CNT_PS_PKT_CNT_PS_PKT_2_3_ADDRESS 0x8042
#define CAP_PR_CSR_PRD_CNT_PS_PKT_CNT_PS_PKT_2_3_BYTE_ADDRESS 0x20108
/* Wide Register: cap_pr_csr.prd.CNT_phv                                   */
#define CAP_PR_CSR_PRD_CNT_PHV_ADDRESS 0x8044
#define CAP_PR_CSR_PRD_CNT_PHV_BYTE_ADDRESS 0x20110
/* Register: cap_pr_csr.prd.CNT_phv.CNT_phv_0_4                            */
#define CAP_PR_CSR_PRD_CNT_PHV_CNT_PHV_0_4_ADDRESS 0x8044
#define CAP_PR_CSR_PRD_CNT_PHV_CNT_PHV_0_4_BYTE_ADDRESS 0x20110
/* Register: cap_pr_csr.prd.CNT_phv.CNT_phv_1_4                            */
#define CAP_PR_CSR_PRD_CNT_PHV_CNT_PHV_1_4_ADDRESS 0x8045
#define CAP_PR_CSR_PRD_CNT_PHV_CNT_PHV_1_4_BYTE_ADDRESS 0x20114
/* Register: cap_pr_csr.prd.CNT_phv.CNT_phv_2_4                            */
#define CAP_PR_CSR_PRD_CNT_PHV_CNT_PHV_2_4_ADDRESS 0x8046
#define CAP_PR_CSR_PRD_CNT_PHV_CNT_PHV_2_4_BYTE_ADDRESS 0x20118
/* Register: cap_pr_csr.prd.CNT_phv.CNT_phv_3_4                            */
#define CAP_PR_CSR_PRD_CNT_PHV_CNT_PHV_3_4_ADDRESS 0x8047
#define CAP_PR_CSR_PRD_CNT_PHV_CNT_PHV_3_4_BYTE_ADDRESS 0x2011c
/* Register: cap_pr_csr.prd.CNT_pkt                                        */
#define CAP_PR_CSR_PRD_CNT_PKT_ADDRESS 0x8048
#define CAP_PR_CSR_PRD_CNT_PKT_BYTE_ADDRESS 0x20120
/* Register: cap_pr_csr.prd.cfg_spare_dbg                                  */
#define CAP_PR_CSR_PRD_CFG_SPARE_DBG_ADDRESS 0x8049
#define CAP_PR_CSR_PRD_CFG_SPARE_DBG_BYTE_ADDRESS 0x20124
/* Register: cap_pr_csr.prd.cfg_rdata_mem                                  */
#define CAP_PR_CSR_PRD_CFG_RDATA_MEM_ADDRESS 0x804a
#define CAP_PR_CSR_PRD_CFG_RDATA_MEM_BYTE_ADDRESS 0x20128
/* Register: cap_pr_csr.prd.sta_rdata_mem                                  */
#define CAP_PR_CSR_PRD_STA_RDATA_MEM_ADDRESS 0x804b
#define CAP_PR_CSR_PRD_STA_RDATA_MEM_BYTE_ADDRESS 0x2012c
/* Register: cap_pr_csr.prd.cfg_pkt_mem                                    */
#define CAP_PR_CSR_PRD_CFG_PKT_MEM_ADDRESS 0x804c
#define CAP_PR_CSR_PRD_CFG_PKT_MEM_BYTE_ADDRESS 0x20130
/* Wide Register: cap_pr_csr.prd.sta_pkt_mem                               */
#define CAP_PR_CSR_PRD_STA_PKT_MEM_ADDRESS 0x804e
#define CAP_PR_CSR_PRD_STA_PKT_MEM_BYTE_ADDRESS 0x20138
/* Register: cap_pr_csr.prd.sta_pkt_mem.sta_pkt_mem_0_2                    */
#define CAP_PR_CSR_PRD_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDRESS 0x804e
#define CAP_PR_CSR_PRD_STA_PKT_MEM_STA_PKT_MEM_0_2_BYTE_ADDRESS 0x20138
/* Register: cap_pr_csr.prd.sta_pkt_mem.sta_pkt_mem_1_2                    */
#define CAP_PR_CSR_PRD_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDRESS 0x804f
#define CAP_PR_CSR_PRD_STA_PKT_MEM_STA_PKT_MEM_1_2_BYTE_ADDRESS 0x2013c
/* Register: cap_pr_csr.prd.cfg_phv_mem                                    */
#define CAP_PR_CSR_PRD_CFG_PHV_MEM_ADDRESS 0x8050
#define CAP_PR_CSR_PRD_CFG_PHV_MEM_BYTE_ADDRESS 0x20140
/* Register: cap_pr_csr.prd.sta_phv_mem                                    */
#define CAP_PR_CSR_PRD_STA_PHV_MEM_ADDRESS 0x8051
#define CAP_PR_CSR_PRD_STA_PHV_MEM_BYTE_ADDRESS 0x20144
/* Register: cap_pr_csr.prd.cfg_lat_mem                                    */
#define CAP_PR_CSR_PRD_CFG_LAT_MEM_ADDRESS 0x8052
#define CAP_PR_CSR_PRD_CFG_LAT_MEM_BYTE_ADDRESS 0x20148
/* Register: cap_pr_csr.prd.sta_lat_mem                                    */
#define CAP_PR_CSR_PRD_STA_LAT_MEM_ADDRESS 0x8053
#define CAP_PR_CSR_PRD_STA_LAT_MEM_BYTE_ADDRESS 0x2014c
/* Register: cap_pr_csr.prd.cfg_ffence_mem                                 */
#define CAP_PR_CSR_PRD_CFG_FFENCE_MEM_ADDRESS 0x8054
#define CAP_PR_CSR_PRD_CFG_FFENCE_MEM_BYTE_ADDRESS 0x20150
/* Register: cap_pr_csr.prd.sta_ffence_mem                                 */
#define CAP_PR_CSR_PRD_STA_FFENCE_MEM_ADDRESS 0x8055
#define CAP_PR_CSR_PRD_STA_FFENCE_MEM_BYTE_ADDRESS 0x20154
/* Register: cap_pr_csr.prd.cfg_dfence_mem                                 */
#define CAP_PR_CSR_PRD_CFG_DFENCE_MEM_ADDRESS 0x8056
#define CAP_PR_CSR_PRD_CFG_DFENCE_MEM_BYTE_ADDRESS 0x20158
/* Register: cap_pr_csr.prd.sta_dfence_mem                                 */
#define CAP_PR_CSR_PRD_STA_DFENCE_MEM_ADDRESS 0x8057
#define CAP_PR_CSR_PRD_STA_DFENCE_MEM_BYTE_ADDRESS 0x2015c
/* Wide Register: cap_pr_csr.prd.sta_rcv                                   */
#define CAP_PR_CSR_PRD_STA_RCV_ADDRESS 0x8058
#define CAP_PR_CSR_PRD_STA_RCV_BYTE_ADDRESS 0x20160
/* Register: cap_pr_csr.prd.sta_rcv.sta_rcv_0_3                            */
#define CAP_PR_CSR_PRD_STA_RCV_STA_RCV_0_3_ADDRESS 0x8058
#define CAP_PR_CSR_PRD_STA_RCV_STA_RCV_0_3_BYTE_ADDRESS 0x20160
/* Register: cap_pr_csr.prd.sta_rcv.sta_rcv_1_3                            */
#define CAP_PR_CSR_PRD_STA_RCV_STA_RCV_1_3_ADDRESS 0x8059
#define CAP_PR_CSR_PRD_STA_RCV_STA_RCV_1_3_BYTE_ADDRESS 0x20164
/* Register: cap_pr_csr.prd.sta_rcv.sta_rcv_2_3                            */
#define CAP_PR_CSR_PRD_STA_RCV_STA_RCV_2_3_ADDRESS 0x805a
#define CAP_PR_CSR_PRD_STA_RCV_STA_RCV_2_3_BYTE_ADDRESS 0x20168
/* Wide Register: cap_pr_csr.prd.sta_rdreq                                 */
#define CAP_PR_CSR_PRD_STA_RDREQ_ADDRESS 0x805c
#define CAP_PR_CSR_PRD_STA_RDREQ_BYTE_ADDRESS 0x20170
/* Register: cap_pr_csr.prd.sta_rdreq.sta_rdreq_0_2                        */
#define CAP_PR_CSR_PRD_STA_RDREQ_STA_RDREQ_0_2_ADDRESS 0x805c
#define CAP_PR_CSR_PRD_STA_RDREQ_STA_RDREQ_0_2_BYTE_ADDRESS 0x20170
/* Register: cap_pr_csr.prd.sta_rdreq.sta_rdreq_1_2                        */
#define CAP_PR_CSR_PRD_STA_RDREQ_STA_RDREQ_1_2_ADDRESS 0x805d
#define CAP_PR_CSR_PRD_STA_RDREQ_STA_RDREQ_1_2_BYTE_ADDRESS 0x20174
/* Wide Register: cap_pr_csr.prd.sta_wr                                    */
#define CAP_PR_CSR_PRD_STA_WR_ADDRESS 0x8060
#define CAP_PR_CSR_PRD_STA_WR_BYTE_ADDRESS 0x20180
/* Register: cap_pr_csr.prd.sta_wr.sta_wr_0_7                              */
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_0_7_ADDRESS 0x8060
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_0_7_BYTE_ADDRESS 0x20180
/* Register: cap_pr_csr.prd.sta_wr.sta_wr_1_7                              */
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_1_7_ADDRESS 0x8061
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_1_7_BYTE_ADDRESS 0x20184
/* Register: cap_pr_csr.prd.sta_wr.sta_wr_2_7                              */
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_2_7_ADDRESS 0x8062
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_2_7_BYTE_ADDRESS 0x20188
/* Register: cap_pr_csr.prd.sta_wr.sta_wr_3_7                              */
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_3_7_ADDRESS 0x8063
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_3_7_BYTE_ADDRESS 0x2018c
/* Register: cap_pr_csr.prd.sta_wr.sta_wr_4_7                              */
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_4_7_ADDRESS 0x8064
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_4_7_BYTE_ADDRESS 0x20190
/* Register: cap_pr_csr.prd.sta_wr.sta_wr_5_7                              */
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_5_7_ADDRESS 0x8065
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_5_7_BYTE_ADDRESS 0x20194
/* Register: cap_pr_csr.prd.sta_wr.sta_wr_6_7                              */
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_6_7_ADDRESS 0x8066
#define CAP_PR_CSR_PRD_STA_WR_STA_WR_6_7_BYTE_ADDRESS 0x20198
/* Register: cap_pr_csr.prd.CNT_wr                                         */
#define CAP_PR_CSR_PRD_CNT_WR_ADDRESS 0x8068
#define CAP_PR_CSR_PRD_CNT_WR_BYTE_ADDRESS 0x201a0
/* Register: cap_pr_csr.prd.sta_rdrsp                                      */
#define CAP_PR_CSR_PRD_STA_RDRSP_ADDRESS 0x8069
#define CAP_PR_CSR_PRD_STA_RDRSP_BYTE_ADDRESS 0x201a4
/* Register: cap_pr_csr.prd.sta_wrrsp                                      */
#define CAP_PR_CSR_PRD_STA_WRRSP_ADDRESS 0x806a
#define CAP_PR_CSR_PRD_STA_WRRSP_BYTE_ADDRESS 0x201a8
/* Register: cap_pr_csr.prd.sta_rd                                         */
#define CAP_PR_CSR_PRD_STA_RD_ADDRESS 0x806b
#define CAP_PR_CSR_PRD_STA_RD_BYTE_ADDRESS 0x201ac
/* Register: cap_pr_csr.prd.sta_wrreq                                      */
#define CAP_PR_CSR_PRD_STA_WRREQ_ADDRESS 0x806c
#define CAP_PR_CSR_PRD_STA_WRREQ_BYTE_ADDRESS 0x201b0
/* Register: cap_pr_csr.prd.sta_lpbk                                       */
#define CAP_PR_CSR_PRD_STA_LPBK_ADDRESS 0x806d
#define CAP_PR_CSR_PRD_STA_LPBK_BYTE_ADDRESS 0x201b4
/* Wide Register: cap_pr_csr.prd.sta_xoff                                  */
#define CAP_PR_CSR_PRD_STA_XOFF_ADDRESS 0x8070
#define CAP_PR_CSR_PRD_STA_XOFF_BYTE_ADDRESS 0x201c0
/* Register: cap_pr_csr.prd.sta_xoff.sta_xoff_0_3                          */
#define CAP_PR_CSR_PRD_STA_XOFF_STA_XOFF_0_3_ADDRESS 0x8070
#define CAP_PR_CSR_PRD_STA_XOFF_STA_XOFF_0_3_BYTE_ADDRESS 0x201c0
/* Register: cap_pr_csr.prd.sta_xoff.sta_xoff_1_3                          */
#define CAP_PR_CSR_PRD_STA_XOFF_STA_XOFF_1_3_ADDRESS 0x8071
#define CAP_PR_CSR_PRD_STA_XOFF_STA_XOFF_1_3_BYTE_ADDRESS 0x201c4
/* Register: cap_pr_csr.prd.sta_xoff.sta_xoff_2_3                          */
#define CAP_PR_CSR_PRD_STA_XOFF_STA_XOFF_2_3_ADDRESS 0x8072
#define CAP_PR_CSR_PRD_STA_XOFF_STA_XOFF_2_3_BYTE_ADDRESS 0x201c8
/* Register: cap_pr_csr.prd.cfg_debug_ctrl                                 */
#define CAP_PR_CSR_PRD_CFG_DEBUG_CTRL_ADDRESS 0x8074
#define CAP_PR_CSR_PRD_CFG_DEBUG_CTRL_BYTE_ADDRESS 0x201d0
/* Wide Register: cap_pr_csr.prd.cfg_debug_bus                             */
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_ADDRESS 0x8078
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_BYTE_ADDRESS 0x201e0
/* Register: cap_pr_csr.prd.cfg_debug_bus.cfg_debug_bus_0_8                */
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_ADDRESS 0x8078
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BYTE_ADDRESS 0x201e0
/* Register: cap_pr_csr.prd.cfg_debug_bus.cfg_debug_bus_1_8                */
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_ADDRESS 0x8079
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BYTE_ADDRESS 0x201e4
/* Register: cap_pr_csr.prd.cfg_debug_bus.cfg_debug_bus_2_8                */
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_ADDRESS 0x807a
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BYTE_ADDRESS 0x201e8
/* Register: cap_pr_csr.prd.cfg_debug_bus.cfg_debug_bus_3_8                */
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_ADDRESS 0x807b
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BYTE_ADDRESS 0x201ec
/* Register: cap_pr_csr.prd.cfg_debug_bus.cfg_debug_bus_4_8                */
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_ADDRESS 0x807c
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BYTE_ADDRESS 0x201f0
/* Register: cap_pr_csr.prd.cfg_debug_bus.cfg_debug_bus_5_8                */
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_ADDRESS 0x807d
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BYTE_ADDRESS 0x201f4
/* Register: cap_pr_csr.prd.cfg_debug_bus.cfg_debug_bus_6_8                */
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_ADDRESS 0x807e
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BYTE_ADDRESS 0x201f8
/* Register: cap_pr_csr.prd.cfg_debug_bus.cfg_debug_bus_7_8                */
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_ADDRESS 0x807f
#define CAP_PR_CSR_PRD_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BYTE_ADDRESS 0x201fc
/* Register: cap_pr_csr.prd.cfg_dhs_dbg_mem                                */
#define CAP_PR_CSR_PRD_CFG_DHS_DBG_MEM_ADDRESS 0x8080
#define CAP_PR_CSR_PRD_CFG_DHS_DBG_MEM_BYTE_ADDRESS 0x20200
/* Wide Memory: cap_pr_csr.prd.dhs_dbg_mem                                 */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ADDRESS 0x80a0
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_BYTE_ADDRESS 0x20280
/* Wide Register: cap_pr_csr.prd.dhs_dbg_mem.entry                         */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ADDRESS 0x80a0
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_BYTE_ADDRESS 0x20280
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_0_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_0_32_ADDRESS 0x80a0
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_0_32_BYTE_ADDRESS 0x20280
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_1_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_1_32_ADDRESS 0x80a1
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_1_32_BYTE_ADDRESS 0x20284
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_2_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_2_32_ADDRESS 0x80a2
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_2_32_BYTE_ADDRESS 0x20288
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_3_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_3_32_ADDRESS 0x80a3
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_3_32_BYTE_ADDRESS 0x2028c
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_4_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_4_32_ADDRESS 0x80a4
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_4_32_BYTE_ADDRESS 0x20290
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_5_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_5_32_ADDRESS 0x80a5
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_5_32_BYTE_ADDRESS 0x20294
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_6_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_6_32_ADDRESS 0x80a6
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_6_32_BYTE_ADDRESS 0x20298
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_7_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_7_32_ADDRESS 0x80a7
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_7_32_BYTE_ADDRESS 0x2029c
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_8_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_8_32_ADDRESS 0x80a8
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_8_32_BYTE_ADDRESS 0x202a0
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_9_32                   */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_9_32_ADDRESS 0x80a9
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_9_32_BYTE_ADDRESS 0x202a4
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_10_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_10_32_ADDRESS 0x80aa
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_10_32_BYTE_ADDRESS 0x202a8
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_11_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_11_32_ADDRESS 0x80ab
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_11_32_BYTE_ADDRESS 0x202ac
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_12_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_12_32_ADDRESS 0x80ac
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_12_32_BYTE_ADDRESS 0x202b0
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_13_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_13_32_ADDRESS 0x80ad
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_13_32_BYTE_ADDRESS 0x202b4
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_14_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_14_32_ADDRESS 0x80ae
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_14_32_BYTE_ADDRESS 0x202b8
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_15_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_15_32_ADDRESS 0x80af
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_15_32_BYTE_ADDRESS 0x202bc
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_16_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_16_32_ADDRESS 0x80b0
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_16_32_BYTE_ADDRESS 0x202c0
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_17_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_17_32_ADDRESS 0x80b1
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_17_32_BYTE_ADDRESS 0x202c4
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_18_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_18_32_ADDRESS 0x80b2
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_18_32_BYTE_ADDRESS 0x202c8
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_19_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_19_32_ADDRESS 0x80b3
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_19_32_BYTE_ADDRESS 0x202cc
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_20_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_20_32_ADDRESS 0x80b4
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_20_32_BYTE_ADDRESS 0x202d0
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_21_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_21_32_ADDRESS 0x80b5
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_21_32_BYTE_ADDRESS 0x202d4
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_22_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_22_32_ADDRESS 0x80b6
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_22_32_BYTE_ADDRESS 0x202d8
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_23_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_23_32_ADDRESS 0x80b7
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_23_32_BYTE_ADDRESS 0x202dc
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_24_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_24_32_ADDRESS 0x80b8
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_24_32_BYTE_ADDRESS 0x202e0
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_25_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_25_32_ADDRESS 0x80b9
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_25_32_BYTE_ADDRESS 0x202e4
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_26_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_26_32_ADDRESS 0x80ba
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_26_32_BYTE_ADDRESS 0x202e8
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_27_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_27_32_ADDRESS 0x80bb
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_27_32_BYTE_ADDRESS 0x202ec
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_28_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_28_32_ADDRESS 0x80bc
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_28_32_BYTE_ADDRESS 0x202f0
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_29_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_29_32_ADDRESS 0x80bd
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_29_32_BYTE_ADDRESS 0x202f4
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_30_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_30_32_ADDRESS 0x80be
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_30_32_BYTE_ADDRESS 0x202f8
/* Register: cap_pr_csr.prd.dhs_dbg_mem.entry.entry_31_32                  */
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_31_32_ADDRESS 0x80bf
#define CAP_PR_CSR_PRD_DHS_DBG_MEM_ENTRY_ENTRY_31_32_BYTE_ADDRESS 0x202fc
/* Register: cap_pr_csr.prd.cfg_fence                                      */
#define CAP_PR_CSR_PRD_CFG_FENCE_ADDRESS 0x80c0
#define CAP_PR_CSR_PRD_CFG_FENCE_BYTE_ADDRESS 0x20300
/* Register: cap_pr_csr.prd.CNT_axi_wr                                     */
#define CAP_PR_CSR_PRD_CNT_AXI_WR_ADDRESS 0x80c1
#define CAP_PR_CSR_PRD_CNT_AXI_WR_BYTE_ADDRESS 0x20304
/* Register: cap_pr_csr.prd.CNT_axi_rd                                     */
#define CAP_PR_CSR_PRD_CNT_AXI_RD_ADDRESS 0x80c2
#define CAP_PR_CSR_PRD_CNT_AXI_RD_BYTE_ADDRESS 0x20308
/* Register: cap_pr_csr.csr_intr                                           */
#define CAP_PR_CSR_CSR_INTR_ADDRESS 0x8100
#define CAP_PR_CSR_CSR_INTR_BYTE_ADDRESS 0x20400
/* Group: cap_pr_csr.int_groups                                            */
#define CAP_PR_CSR_INT_GROUPS_ADDRESS 0x8104
#define CAP_PR_CSR_INT_GROUPS_BYTE_ADDRESS 0x20410
/* Register: cap_pr_csr.int_groups.intreg                                  */
#define CAP_PR_CSR_INT_GROUPS_INTREG_ADDRESS 0x8104
#define CAP_PR_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x20410
/* Register: cap_pr_csr.int_groups.int_enable_rw_reg                       */
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x8105
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x20414
/* Register: cap_pr_csr.int_groups.int_rw_reg                              */
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x8106
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x20418
/* Group: cap_pr_csr.int_reg1                                              */
#define CAP_PR_CSR_INT_REG1_ADDRESS 0x8108
#define CAP_PR_CSR_INT_REG1_BYTE_ADDRESS 0x20420
/* Register: cap_pr_csr.int_reg1.intreg                                    */
#define CAP_PR_CSR_INT_REG1_INTREG_ADDRESS 0x8108
#define CAP_PR_CSR_INT_REG1_INTREG_BYTE_ADDRESS 0x20420
/* Register: cap_pr_csr.int_reg1.int_test_set                              */
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_ADDRESS 0x8109
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_BYTE_ADDRESS 0x20424
/* Register: cap_pr_csr.int_reg1.int_enable_set                            */
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_ADDRESS 0x810a
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_BYTE_ADDRESS 0x20428
/* Register: cap_pr_csr.int_reg1.int_enable_clear                          */
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_ADDRESS 0x810b
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x2042c
/* Register: cap_pr_csr.base                                               */
#define CAP_PR_CSR_BASE_ADDRESS 0x810c
#define CAP_PR_CSR_BASE_BYTE_ADDRESS 0x20430
/* Register: cap_pr_csr.cfg_uid2sidLL                                      */
#define CAP_PR_CSR_CFG_UID2SIDLL_ADDRESS 0x810d
#define CAP_PR_CSR_CFG_UID2SIDLL_BYTE_ADDRESS 0x20434
/* Wide Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit0               */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_ADDRESS 0x810e
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_BYTE_ADDRESS 0x20438
/* Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_ADDRESS 0x810e
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_BYTE_ADDRESS 0x20438
/* Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_ADDRESS 0x810f
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_BYTE_ADDRESS 0x2043c
/* Wide Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit1               */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_ADDRESS 0x8110
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_BYTE_ADDRESS 0x20440
/* Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_ADDRESS 0x8110
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_BYTE_ADDRESS 0x20440
/* Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_ADDRESS 0x8111
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_BYTE_ADDRESS 0x20444
/* Wide Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit2               */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_ADDRESS 0x8112
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_BYTE_ADDRESS 0x20448
/* Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_ADDRESS 0x8112
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_BYTE_ADDRESS 0x20448
/* Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_ADDRESS 0x8113
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_BYTE_ADDRESS 0x2044c
/* Wide Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit3               */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_ADDRESS 0x8114
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_BYTE_ADDRESS 0x20450
/* Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_ADDRESS 0x8114
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_BYTE_ADDRESS 0x20450
/* Register: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_ADDRESS 0x8115
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_BYTE_ADDRESS 0x20454


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_pr_csr                                             */
/* Addressmap template: cap_pr_csr                                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1649 */
#define CAP_PR_CSR_SIZE 0x10000
#define CAP_PR_CSR_BYTE_SIZE 0x40000
/* Addressmap member: cap_pr_csr.psp                                       */
/* Addressmap type referenced: cap_psp_csr                                 */
/* Addressmap template referenced: cap_psp_csr                             */
#define CAP_PR_CSR_PSP_OFFSET 0x0
#define CAP_PR_CSR_PSP_BYTE_OFFSET 0x0
#define CAP_PR_CSR_PSP_READ_ACCESS 1
#define CAP_PR_CSR_PSP_WRITE_ACCESS 1
/* Addressmap member: cap_pr_csr.prd                                       */
/* Addressmap type referenced: cap_prd_csr                                 */
/* Addressmap template referenced: cap_prd_csr                             */
#define CAP_PR_CSR_PRD_OFFSET 0x8000
#define CAP_PR_CSR_PRD_BYTE_OFFSET 0x20000
#define CAP_PR_CSR_PRD_READ_ACCESS 1
#define CAP_PR_CSR_PRD_WRITE_ACCESS 1
/* Register member: cap_pr_csr.csr_intr                                    */
/* Register type referenced: cap_pr_csr::csr_intr                          */
/* Register template referenced: cap_pr_csr::csr_intr                      */
#define CAP_PR_CSR_CSR_INTR_OFFSET 0x8100
#define CAP_PR_CSR_CSR_INTR_BYTE_OFFSET 0x20400
#define CAP_PR_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PR_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PR_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PR_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PR_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PR_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_pr_csr.int_groups                                     */
/* Group type referenced: cap_pr_csr::int_groups                           */
/* Group template referenced: cap_pr_csr::intgrp_status                    */
#define CAP_PR_CSR_INT_GROUPS_OFFSET 0x8104
#define CAP_PR_CSR_INT_GROUPS_BYTE_OFFSET 0x20410
#define CAP_PR_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PR_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_pr_csr.int_reg1                                       */
/* Group type referenced: cap_pr_csr::int_reg1                             */
/* Group template referenced: cap_pr_csr::intgrp                           */
#define CAP_PR_CSR_INT_REG1_OFFSET 0x8108
#define CAP_PR_CSR_INT_REG1_BYTE_OFFSET 0x20420
#define CAP_PR_CSR_INT_REG1_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_WRITE_ACCESS 1
/* Register member: cap_pr_csr.base                                        */
/* Register type referenced: cap_pr_csr::base                              */
/* Register template referenced: cap_pr_csr::base                          */
#define CAP_PR_CSR_BASE_OFFSET 0x810c
#define CAP_PR_CSR_BASE_BYTE_OFFSET 0x20430
#define CAP_PR_CSR_BASE_READ_ACCESS 1
#define CAP_PR_CSR_BASE_WRITE_ACCESS 1
#define CAP_PR_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_PR_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_PR_CSR_BASE_READ_MASK 0xffffffff
#define CAP_PR_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_pr_csr.cfg_uid2sidLL                               */
/* Register type referenced: cap_pr_csr::cfg_uid2sidLL                     */
/* Register template referenced: cap_pr_csr::cfg_uid2sidLL                 */
#define CAP_PR_CSR_CFG_UID2SIDLL_OFFSET 0x810d
#define CAP_PR_CSR_CFG_UID2SIDLL_BYTE_OFFSET 0x20434
#define CAP_PR_CSR_CFG_UID2SIDLL_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_RESET_VALUE 0x00000000
#define CAP_PR_CSR_CFG_UID2SIDLL_RESET_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_READ_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit0        */
/* Wide Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0 */
/* Wide Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_OFFSET 0x810e
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_BYTE_OFFSET 0x20438
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_WRITE_ACCESS 1
/* Register member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_OFFSET 0x810e
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_BYTE_OFFSET 0x20438
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_RESET_VALUE 0x11111100
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_RESET_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_READ_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0.cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_OFFSET 0x810f
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_BYTE_OFFSET 0x2043c
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_RESET_VALUE 0x00000011
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_RESET_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_READ_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit1        */
/* Wide Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1 */
/* Wide Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_OFFSET 0x8110
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_BYTE_OFFSET 0x20440
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_WRITE_ACCESS 1
/* Register member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_OFFSET 0x8110
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_BYTE_OFFSET 0x20440
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_RESET_VALUE 0x22222200
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_RESET_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_READ_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1.cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_OFFSET 0x8111
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_BYTE_OFFSET 0x20444
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_RESET_VALUE 0x00000022
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_RESET_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_READ_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit2        */
/* Wide Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2 */
/* Wide Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_OFFSET 0x8112
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_BYTE_OFFSET 0x20448
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_WRITE_ACCESS 1
/* Register member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_OFFSET 0x8112
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_BYTE_OFFSET 0x20448
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_RESET_VALUE 0x44444400
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_RESET_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_READ_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2.cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_OFFSET 0x8113
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_BYTE_OFFSET 0x2044c
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_RESET_VALUE 0x00000044
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_RESET_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_READ_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pr_csr.cfg_uid2sidLL_hbm_hash_msk_bit3        */
/* Wide Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3 */
/* Wide Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_OFFSET 0x8114
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_BYTE_OFFSET 0x20450
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_WRITE_ACCESS 1
/* Register member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_OFFSET 0x8114
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_BYTE_OFFSET 0x20450
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_RESET_VALUE 0x88888800
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_RESET_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_READ_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3.cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Register type referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Register template referenced: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_OFFSET 0x8115
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_BYTE_OFFSET 0x20454
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_RESET_VALUE 0x00000088
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_RESET_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_READ_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_WRITE_MASK 0x000000ff

/* Addressmap type: cap_psp_csr                                            */
/* Addressmap template: cap_psp_csr                                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 5 */
#define CAP_PSP_CSR_SIZE 0x8000
#define CAP_PSP_CSR_BYTE_SIZE 0x20000
/* Register member: cap_psp_csr.base                                       */
/* Register type referenced: cap_psp_csr::base                             */
/* Register template referenced: cap_psp_csr::base                         */
#define CAP_PSP_CSR_BASE_OFFSET 0x0
#define CAP_PSP_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_BASE_READ_ACCESS 1
#define CAP_PSP_CSR_BASE_WRITE_ACCESS 1
#define CAP_PSP_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_PSP_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_BASE_READ_MASK 0xffffffff
#define CAP_PSP_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr.cfg_debug_port                             */
/* Register type referenced: cap_psp_csr::cfg_debug_port                   */
/* Register template referenced: cap_psp_csr::cfg_debug_port               */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_OFFSET 0x1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00001c20
#define CAP_PSP_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x0000ffff
/* Register member: cap_psp_csr.cfg_profile                                */
/* Register type referenced: cap_psp_csr::cfg_profile                      */
/* Register template referenced: cap_psp_csr::cfg_profile                  */
#define CAP_PSP_CSR_CFG_PROFILE_OFFSET 0x2
#define CAP_PSP_CSR_CFG_PROFILE_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_CFG_PROFILE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_RESET_VALUE 0x200202b0
#define CAP_PSP_CSR_CFG_PROFILE_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PROFILE_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PROFILE_WRITE_MASK 0x7fffffff
/* Register member: cap_psp_csr.cfg_profile_almost_full_timer              */
/* Register type referenced: cap_psp_csr::cfg_profile_almost_full_timer    */
/* Register template referenced: cap_psp_csr::cfg_profile_almost_full_timer */
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_OFFSET 0x3
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_WRITE_MASK 0xffffffff
/* Wide Register member: cap_psp_csr.sta                                   */
/* Wide Register type referenced: cap_psp_csr::sta                         */
/* Wide Register template referenced: cap_psp_csr::sta                     */
#define CAP_PSP_CSR_STA_OFFSET 0x4
#define CAP_PSP_CSR_STA_BYTE_OFFSET 0x10
#define CAP_PSP_CSR_STA_READ_ACCESS 1
#define CAP_PSP_CSR_STA_WRITE_ACCESS 0
/* Register member: cap_psp_csr::sta.sta_0_2                               */
/* Register type referenced: cap_psp_csr::sta::sta_0_2                     */
/* Register template referenced: cap_psp_csr::sta::sta_0_2                 */
#define CAP_PSP_CSR_STA_STA_0_2_OFFSET 0x4
#define CAP_PSP_CSR_STA_STA_0_2_BYTE_OFFSET 0x10
#define CAP_PSP_CSR_STA_STA_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_STA_STA_0_2_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_STA_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_STA_0_2_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta.sta_1_2                               */
/* Register type referenced: cap_psp_csr::sta::sta_1_2                     */
/* Register template referenced: cap_psp_csr::sta::sta_1_2                 */
#define CAP_PSP_CSR_STA_STA_1_2_OFFSET 0x5
#define CAP_PSP_CSR_STA_STA_1_2_BYTE_OFFSET 0x14
#define CAP_PSP_CSR_STA_STA_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_STA_STA_1_2_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_STA_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_STA_1_2_RESET_MASK 0xfffffff8
#define CAP_PSP_CSR_STA_STA_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_STA_1_2_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr.sta_fifo                                   */
/* Register type referenced: cap_psp_csr::sta_fifo                         */
/* Register template referenced: cap_psp_csr::sta_fifo                     */
#define CAP_PSP_CSR_STA_FIFO_OFFSET 0x6
#define CAP_PSP_CSR_STA_FIFO_BYTE_OFFSET 0x18
#define CAP_PSP_CSR_STA_FIFO_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_FIFO_RESET_MASK 0xfffff800
#define CAP_PSP_CSR_STA_FIFO_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_FIFO_WRITE_MASK 0x00000000
/* Wide Register member: cap_psp_csr.cfg_qstate_map_req                    */
/* Wide Register type referenced: cap_psp_csr::cfg_qstate_map_req          */
/* Wide Register template referenced: cap_psp_csr::cfg_qstate_map_req      */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_OFFSET 0x8
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_BYTE_OFFSET 0x20
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cfg_qstate_map_req.cfg_qstate_map_req_0_2 */
/* Register type referenced: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2 */
/* Register template referenced: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_OFFSET 0x8
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_BYTE_OFFSET 0x20
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_qstate_map_req.cfg_qstate_map_req_1_2 */
/* Register type referenced: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_1_2 */
/* Register template referenced: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_1_2 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_OFFSET 0x9
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_BYTE_OFFSET 0x24
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_WRITE_MASK 0x000001ff
/* Register member: cap_psp_csr.cfg_qstate_map_rsp                         */
/* Register type referenced: cap_psp_csr::cfg_qstate_map_rsp               */
/* Register template referenced: cap_psp_csr::cfg_qstate_map_rsp           */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_OFFSET 0xa
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_BYTE_OFFSET 0x28
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_RESET_VALUE 0x00000008
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_WRITE_MASK 0x0000003f
/* Register member: cap_psp_csr.cfg_npv_values                             */
/* Register type referenced: cap_psp_csr::cfg_npv_values                   */
/* Register template referenced: cap_psp_csr::cfg_npv_values               */
#define CAP_PSP_CSR_CFG_NPV_VALUES_OFFSET 0xb
#define CAP_PSP_CSR_CFG_NPV_VALUES_BYTE_OFFSET 0x2c
#define CAP_PSP_CSR_CFG_NPV_VALUES_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_VALUES_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_VALUES_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_VALUES_WRITE_MASK 0x3fffffff
/* Register member: cap_psp_csr.cfg_npv_cos_to_tm_iq_map                   */
/* Register type referenced: cap_psp_csr::cfg_npv_cos_to_tm_iq_map         */
/* Register template referenced: cap_psp_csr::cfg_npv_cos_to_tm_iq_map     */
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_OFFSET 0x10
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_BYTE_OFFSET 0x40
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_WRITE_MASK 0x0000001f
/* Register member: cap_psp_csr.cfg_npv_cos_to_tm_oq_map                   */
/* Register type referenced: cap_psp_csr::cfg_npv_cos_to_tm_oq_map         */
/* Register template referenced: cap_psp_csr::cfg_npv_cos_to_tm_oq_map     */
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_OFFSET 0x20
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_BYTE_OFFSET 0x80
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_WRITE_MASK 0x0000001f
/* Wide Register member: cap_psp_csr.cfg_npv_flit_values                   */
/* Wide Register type referenced: cap_psp_csr::cfg_npv_flit_values         */
/* Wide Register template referenced: cap_psp_csr::cfg_npv_flit_values     */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_OFFSET 0x30
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_BYTE_OFFSET 0xc0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_0_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_0_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_0_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_OFFSET 0x30
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_BYTE_OFFSET 0xc0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_1_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_1_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_1_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_OFFSET 0x31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_BYTE_OFFSET 0xc4
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_2_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_2_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_2_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_OFFSET 0x32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_BYTE_OFFSET 0xc8
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_3_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_3_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_3_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_OFFSET 0x33
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_BYTE_OFFSET 0xcc
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_4_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_4_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_4_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_OFFSET 0x34
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_BYTE_OFFSET 0xd0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_5_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_5_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_5_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_OFFSET 0x35
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_BYTE_OFFSET 0xd4
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_6_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_6_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_6_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_OFFSET 0x36
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_BYTE_OFFSET 0xd8
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_7_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_7_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_7_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_OFFSET 0x37
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_BYTE_OFFSET 0xdc
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_8_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_8_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_8_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_OFFSET 0x38
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_BYTE_OFFSET 0xe0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_9_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_9_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_9_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_OFFSET 0x39
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_BYTE_OFFSET 0xe4
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_10_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_10_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_10_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_OFFSET 0x3a
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_BYTE_OFFSET 0xe8
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_11_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_11_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_11_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_OFFSET 0x3b
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_BYTE_OFFSET 0xec
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_12_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_12_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_12_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_OFFSET 0x3c
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_BYTE_OFFSET 0xf0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_13_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_13_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_13_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_OFFSET 0x3d
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_BYTE_OFFSET 0xf4
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_14_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_14_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_14_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_OFFSET 0x3e
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_BYTE_OFFSET 0xf8
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_values.cfg_npv_flit_values_15_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_15_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_15_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_OFFSET 0x3f
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_BYTE_OFFSET 0xfc
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_WRITE_MASK 0xffffffff
/* Wide Register member: cap_psp_csr.cfg_npv_flit_override                 */
/* Wide Register type referenced: cap_psp_csr::cfg_npv_flit_override       */
/* Wide Register template referenced: cap_psp_csr::cfg_npv_flit_override   */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_OFFSET 0x40
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_BYTE_OFFSET 0x100
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_0_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_0_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_0_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_OFFSET 0x40
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_BYTE_OFFSET 0x100
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_1_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_1_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_1_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_OFFSET 0x41
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_BYTE_OFFSET 0x104
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_2_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_2_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_2_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_OFFSET 0x42
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_BYTE_OFFSET 0x108
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_3_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_3_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_3_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_OFFSET 0x43
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_BYTE_OFFSET 0x10c
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_4_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_4_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_4_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_OFFSET 0x44
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_BYTE_OFFSET 0x110
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_5_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_5_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_5_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_OFFSET 0x45
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_BYTE_OFFSET 0x114
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_6_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_6_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_6_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_OFFSET 0x46
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_BYTE_OFFSET 0x118
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_7_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_7_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_7_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_OFFSET 0x47
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_BYTE_OFFSET 0x11c
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_8_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_8_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_8_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_OFFSET 0x48
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_BYTE_OFFSET 0x120
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_9_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_9_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_9_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_OFFSET 0x49
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_BYTE_OFFSET 0x124
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_10_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_10_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_10_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_OFFSET 0x4a
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_BYTE_OFFSET 0x128
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_11_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_11_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_11_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_OFFSET 0x4b
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_BYTE_OFFSET 0x12c
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_12_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_12_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_12_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_OFFSET 0x4c
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_BYTE_OFFSET 0x130
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_13_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_13_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_13_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_OFFSET 0x4d
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_BYTE_OFFSET 0x134
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_14_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_14_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_14_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_OFFSET 0x4e
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_BYTE_OFFSET 0x138
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_npv_flit_override.cfg_npv_flit_override_15_16 */
/* Register type referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_15_16 */
/* Register template referenced: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_15_16 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_OFFSET 0x4f
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_BYTE_OFFSET 0x13c
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_WRITE_MASK 0xffffffff
/* Wide Memory member: cap_psp_csr.dhs_psp_phv_mem                         */
/* Wide Memory type referenced: cap_psp_csr::dhs_psp_phv_mem               */
/* Wide Memory template referenced: cap_psp_csr::dhs_psp_phv_mem           */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_OFFSET 0x800
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_BYTE_OFFSET 0x2000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_WRITE_ACCESS 1
/* Register member: cap_psp_csr.cfg_psp_phv_mem                            */
/* Register type referenced: cap_psp_csr::cfg_psp_phv_mem                  */
/* Register template referenced: cap_psp_csr::cfg_psp_phv_mem              */
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_OFFSET 0x1000
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BYTE_OFFSET 0x4000
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_WRITE_MASK 0x00000003
/* Register member: cap_psp_csr.sta_psp_phv_mem                            */
/* Register type referenced: cap_psp_csr::sta_psp_phv_mem                  */
/* Register template referenced: cap_psp_csr::sta_psp_phv_mem              */
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_OFFSET 0x1001
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BYTE_OFFSET 0x4004
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RESET_MASK 0xffffc000
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr.cfw_psp_phv_mem                            */
/* Register type referenced: cap_psp_csr::cfw_psp_phv_mem                  */
/* Register template referenced: cap_psp_csr::cfw_psp_phv_mem              */
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFSET 0x1002
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_BYTE_OFFSET 0x4008
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WRITE_MASK 0x00003fff
/* Wide Memory member: cap_psp_csr.dhs_psp_out_mem                         */
/* Wide Memory type referenced: cap_psp_csr::dhs_psp_out_mem               */
/* Wide Memory template referenced: cap_psp_csr::dhs_psp_out_mem           */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_OFFSET 0x1200
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_BYTE_OFFSET 0x4800
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_WRITE_ACCESS 1
/* Register member: cap_psp_csr.cfg_psp_out_mem                            */
/* Register type referenced: cap_psp_csr::cfg_psp_out_mem                  */
/* Register template referenced: cap_psp_csr::cfg_psp_out_mem              */
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_OFFSET 0x1400
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BYTE_OFFSET 0x5000
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_WRITE_MASK 0x00000003
/* Register member: cap_psp_csr.sta_psp_out_mem                            */
/* Register type referenced: cap_psp_csr::sta_psp_out_mem                  */
/* Register template referenced: cap_psp_csr::sta_psp_out_mem              */
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_OFFSET 0x1401
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BYTE_OFFSET 0x5004
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RESET_MASK 0xfffffc00
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr.cfw_psp_out_mem                            */
/* Register type referenced: cap_psp_csr::cfw_psp_out_mem                  */
/* Register template referenced: cap_psp_csr::cfw_psp_out_mem              */
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFSET 0x1402
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_BYTE_OFFSET 0x5008
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WRITE_MASK 0x000003ff
/* Wide Memory member: cap_psp_csr.dhs_psp_pkt_mem                         */
/* Wide Memory type referenced: cap_psp_csr::dhs_psp_pkt_mem               */
/* Wide Memory template referenced: cap_psp_csr::dhs_psp_pkt_mem           */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_OFFSET 0x1600
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_BYTE_OFFSET 0x5800
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_WRITE_ACCESS 1
/* Register member: cap_psp_csr.cfg_psp_pkt_mem                            */
/* Register type referenced: cap_psp_csr::cfg_psp_pkt_mem                  */
/* Register template referenced: cap_psp_csr::cfg_psp_pkt_mem              */
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_OFFSET 0x1800
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BYTE_OFFSET 0x6000
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_WRITE_MASK 0x00000003
/* Register member: cap_psp_csr.sta_psp_pkt_mem                            */
/* Register type referenced: cap_psp_csr::sta_psp_pkt_mem                  */
/* Register template referenced: cap_psp_csr::sta_psp_pkt_mem              */
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_OFFSET 0x1801
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BYTE_OFFSET 0x6004
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RESET_MASK 0xfffffc00
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr.cfw_psp_pkt_mem                            */
/* Register type referenced: cap_psp_csr::cfw_psp_pkt_mem                  */
/* Register template referenced: cap_psp_csr::cfw_psp_pkt_mem              */
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFSET 0x1802
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_BYTE_OFFSET 0x6008
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WRITE_MASK 0x000003ff
/* Register member: cap_psp_csr.sat_lif_table_ecc_err                      */
/* Register type referenced: cap_psp_csr::sat_lif_table_ecc_err            */
/* Register template referenced: cap_psp_csr::sat_lif_table_ecc_err        */
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_OFFSET 0x1803
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_BYTE_OFFSET 0x600c
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_lif_table_qid_err                      */
/* Register type referenced: cap_psp_csr::sat_lif_table_qid_err            */
/* Register template referenced: cap_psp_csr::sat_lif_table_qid_err        */
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_OFFSET 0x1804
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_BYTE_OFFSET 0x6010
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_sw_xns                            */
/* Wide Register type referenced: cap_psp_csr::cnt_sw_xns                  */
/* Wide Register template referenced: cap_psp_csr::cnt_sw_xns              */
#define CAP_PSP_CSR_CNT_SW_XNS_OFFSET 0x1806
#define CAP_PSP_CSR_CNT_SW_XNS_BYTE_OFFSET 0x6018
#define CAP_PSP_CSR_CNT_SW_XNS_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_XNS_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_sw_xns.cnt_sw_xns_0_2                 */
/* Register type referenced: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_0_2       */
/* Register template referenced: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_0_2   */
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_OFFSET 0x1806
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_BYTE_OFFSET 0x6018
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_sw_xns.cnt_sw_xns_1_2                 */
/* Register type referenced: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_1_2       */
/* Register template referenced: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_1_2   */
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_OFFSET 0x1807
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_BYTE_OFFSET 0x601c
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_sw_sop                            */
/* Wide Register type referenced: cap_psp_csr::cnt_sw_sop                  */
/* Wide Register template referenced: cap_psp_csr::cnt_sw_sop              */
#define CAP_PSP_CSR_CNT_SW_SOP_OFFSET 0x1808
#define CAP_PSP_CSR_CNT_SW_SOP_BYTE_OFFSET 0x6020
#define CAP_PSP_CSR_CNT_SW_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_SOP_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_sw_sop.cnt_sw_sop_0_2                 */
/* Register type referenced: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_0_2       */
/* Register template referenced: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_0_2   */
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_OFFSET 0x1808
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_BYTE_OFFSET 0x6020
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_sw_sop.cnt_sw_sop_1_2                 */
/* Register type referenced: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_1_2       */
/* Register template referenced: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_1_2   */
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_OFFSET 0x1809
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_BYTE_OFFSET 0x6024
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_sw_eop                                 */
/* Register type referenced: cap_psp_csr::cnt_sw_eop                       */
/* Register template referenced: cap_psp_csr::cnt_sw_eop                   */
#define CAP_PSP_CSR_CNT_SW_EOP_OFFSET 0x180a
#define CAP_PSP_CSR_CNT_SW_EOP_BYTE_OFFSET 0x6028
#define CAP_PSP_CSR_CNT_SW_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_EOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_EOP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_SW_EOP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_SW_EOP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_SW_EOP_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pb_pbus_xns                       */
/* Wide Register type referenced: cap_psp_csr::cnt_pb_pbus_xns             */
/* Wide Register template referenced: cap_psp_csr::cnt_pb_pbus_xns         */
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_OFFSET 0x180c
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_BYTE_OFFSET 0x6030
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pb_pbus_xns.cnt_pb_pbus_xns_0_2       */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_0_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_OFFSET 0x180c
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_BYTE_OFFSET 0x6030
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pb_pbus_xns.cnt_pb_pbus_xns_1_2       */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_1_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_OFFSET 0x180d
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_BYTE_OFFSET 0x6034
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pb_pbus_sop                       */
/* Wide Register type referenced: cap_psp_csr::cnt_pb_pbus_sop             */
/* Wide Register template referenced: cap_psp_csr::cnt_pb_pbus_sop         */
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_OFFSET 0x180e
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_BYTE_OFFSET 0x6038
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pb_pbus_sop.cnt_pb_pbus_sop_0_2       */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_0_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_OFFSET 0x180e
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_BYTE_OFFSET 0x6038
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pb_pbus_sop.cnt_pb_pbus_sop_1_2       */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_1_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_OFFSET 0x180f
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_BYTE_OFFSET 0x603c
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_pb_pbus_eop                            */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_eop                  */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_eop              */
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_OFFSET 0x1810
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_BYTE_OFFSET 0x6040
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pb_pbus_no_data                   */
/* Wide Register type referenced: cap_psp_csr::cnt_pb_pbus_no_data         */
/* Wide Register template referenced: cap_psp_csr::cnt_pb_pbus_no_data     */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_OFFSET 0x1812
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_BYTE_OFFSET 0x6048
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pb_pbus_no_data.cnt_pb_pbus_no_data_0_2 */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_0_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_OFFSET 0x1812
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_BYTE_OFFSET 0x6048
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pb_pbus_no_data.cnt_pb_pbus_no_data_1_2 */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_1_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_OFFSET 0x1813
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_BYTE_OFFSET 0x604c
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pb_pbus_sop_err                        */
/* Register type referenced: cap_psp_csr::sat_pb_pbus_sop_err              */
/* Register template referenced: cap_psp_csr::sat_pb_pbus_sop_err          */
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_OFFSET 0x1814
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_BYTE_OFFSET 0x6050
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pb_pbus_eop_err                        */
/* Register type referenced: cap_psp_csr::sat_pb_pbus_eop_err              */
/* Register template referenced: cap_psp_csr::sat_pb_pbus_eop_err          */
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_OFFSET 0x1815
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_BYTE_OFFSET 0x6054
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pb_pbus_err                            */
/* Register type referenced: cap_psp_csr::sat_pb_pbus_err                  */
/* Register template referenced: cap_psp_csr::sat_pb_pbus_err              */
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_OFFSET 0x1816
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_BYTE_OFFSET 0x6058
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pb_pbus_dummy                          */
/* Register type referenced: cap_psp_csr::sat_pb_pbus_dummy                */
/* Register template referenced: cap_psp_csr::sat_pb_pbus_dummy            */
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_OFFSET 0x1817
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_BYTE_OFFSET 0x605c
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pb_pbus_nopkt                          */
/* Register type referenced: cap_psp_csr::sat_pb_pbus_nopkt                */
/* Register template referenced: cap_psp_csr::sat_pb_pbus_nopkt            */
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_OFFSET 0x1818
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_BYTE_OFFSET 0x6060
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_ma_xns                            */
/* Wide Register type referenced: cap_psp_csr::cnt_ma_xns                  */
/* Wide Register template referenced: cap_psp_csr::cnt_ma_xns              */
#define CAP_PSP_CSR_CNT_MA_XNS_OFFSET 0x181a
#define CAP_PSP_CSR_CNT_MA_XNS_BYTE_OFFSET 0x6068
#define CAP_PSP_CSR_CNT_MA_XNS_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_XNS_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_ma_xns.cnt_ma_xns_0_2                 */
/* Register type referenced: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_0_2       */
/* Register template referenced: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_0_2   */
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_OFFSET 0x181a
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_BYTE_OFFSET 0x6068
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_ma_xns.cnt_ma_xns_1_2                 */
/* Register type referenced: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_1_2       */
/* Register template referenced: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_1_2   */
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_OFFSET 0x181b
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_BYTE_OFFSET 0x606c
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_ma_sop                            */
/* Wide Register type referenced: cap_psp_csr::cnt_ma_sop                  */
/* Wide Register template referenced: cap_psp_csr::cnt_ma_sop              */
#define CAP_PSP_CSR_CNT_MA_SOP_OFFSET 0x181c
#define CAP_PSP_CSR_CNT_MA_SOP_BYTE_OFFSET 0x6070
#define CAP_PSP_CSR_CNT_MA_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_SOP_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_ma_sop.cnt_ma_sop_0_2                 */
/* Register type referenced: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_0_2       */
/* Register template referenced: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_0_2   */
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_OFFSET 0x181c
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_BYTE_OFFSET 0x6070
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_ma_sop.cnt_ma_sop_1_2                 */
/* Register type referenced: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_1_2       */
/* Register template referenced: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_1_2   */
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_OFFSET 0x181d
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_BYTE_OFFSET 0x6074
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_ma_eop                                 */
/* Register type referenced: cap_psp_csr::cnt_ma_eop                       */
/* Register template referenced: cap_psp_csr::cnt_ma_eop                   */
#define CAP_PSP_CSR_CNT_MA_EOP_OFFSET 0x181e
#define CAP_PSP_CSR_CNT_MA_EOP_BYTE_OFFSET 0x6078
#define CAP_PSP_CSR_CNT_MA_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_EOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_EOP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_MA_EOP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_EOP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_EOP_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_ma_recirc                         */
/* Wide Register type referenced: cap_psp_csr::cnt_ma_recirc               */
/* Wide Register template referenced: cap_psp_csr::cnt_ma_recirc           */
#define CAP_PSP_CSR_CNT_MA_RECIRC_OFFSET 0x1820
#define CAP_PSP_CSR_CNT_MA_RECIRC_BYTE_OFFSET 0x6080
#define CAP_PSP_CSR_CNT_MA_RECIRC_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_RECIRC_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_ma_recirc.cnt_ma_recirc_0_2           */
/* Register type referenced: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_0_2 */
/* Register template referenced: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_0_2 */
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_OFFSET 0x1820
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_BYTE_OFFSET 0x6080
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_ma_recirc.cnt_ma_recirc_1_2           */
/* Register type referenced: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_1_2 */
/* Register template referenced: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_1_2 */
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_OFFSET 0x1821
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_BYTE_OFFSET 0x6084
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_ma_no_data                        */
/* Wide Register type referenced: cap_psp_csr::cnt_ma_no_data              */
/* Wide Register template referenced: cap_psp_csr::cnt_ma_no_data          */
#define CAP_PSP_CSR_CNT_MA_NO_DATA_OFFSET 0x1822
#define CAP_PSP_CSR_CNT_MA_NO_DATA_BYTE_OFFSET 0x6088
#define CAP_PSP_CSR_CNT_MA_NO_DATA_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_NO_DATA_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_ma_no_data.cnt_ma_no_data_0_2         */
/* Register type referenced: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_0_2 */
/* Register template referenced: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_0_2 */
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_OFFSET 0x1822
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_BYTE_OFFSET 0x6088
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_ma_no_data.cnt_ma_no_data_1_2         */
/* Register type referenced: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_1_2 */
/* Register template referenced: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_1_2 */
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_OFFSET 0x1823
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_BYTE_OFFSET 0x608c
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_ma_collapsed                      */
/* Wide Register type referenced: cap_psp_csr::cnt_ma_collapsed            */
/* Wide Register template referenced: cap_psp_csr::cnt_ma_collapsed        */
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_OFFSET 0x1824
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_BYTE_OFFSET 0x6090
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_ma_collapsed.cnt_ma_collapsed_0_2     */
/* Register type referenced: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_0_2 */
/* Register template referenced: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_0_2 */
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_OFFSET 0x1824
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_BYTE_OFFSET 0x6090
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_ma_collapsed.cnt_ma_collapsed_1_2     */
/* Register type referenced: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_1_2 */
/* Register template referenced: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_1_2 */
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_OFFSET 0x1825
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_BYTE_OFFSET 0x6094
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_ma_drop                           */
/* Wide Register type referenced: cap_psp_csr::cnt_ma_drop                 */
/* Wide Register template referenced: cap_psp_csr::cnt_ma_drop             */
#define CAP_PSP_CSR_CNT_MA_DROP_OFFSET 0x1826
#define CAP_PSP_CSR_CNT_MA_DROP_BYTE_OFFSET 0x6098
#define CAP_PSP_CSR_CNT_MA_DROP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_DROP_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_ma_drop.cnt_ma_drop_0_2               */
/* Register type referenced: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_0_2     */
/* Register template referenced: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_0_2 */
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_OFFSET 0x1826
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_BYTE_OFFSET 0x6098
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_ma_drop.cnt_ma_drop_1_2               */
/* Register type referenced: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_1_2     */
/* Register template referenced: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_1_2 */
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_OFFSET 0x1827
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_BYTE_OFFSET 0x609c
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_ma_sop_err                             */
/* Register type referenced: cap_psp_csr::sat_ma_sop_err                   */
/* Register template referenced: cap_psp_csr::sat_ma_sop_err               */
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_OFFSET 0x1828
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_BYTE_OFFSET 0x60a0
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_ma_eop_err                             */
/* Register type referenced: cap_psp_csr::sat_ma_eop_err                   */
/* Register template referenced: cap_psp_csr::sat_ma_eop_err               */
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_OFFSET 0x1829
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_BYTE_OFFSET 0x60a4
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pr_pbus_xns                       */
/* Wide Register type referenced: cap_psp_csr::cnt_pr_pbus_xns             */
/* Wide Register template referenced: cap_psp_csr::cnt_pr_pbus_xns         */
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_OFFSET 0x182a
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_BYTE_OFFSET 0x60a8
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pr_pbus_xns.cnt_pr_pbus_xns_0_2       */
/* Register type referenced: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_0_2 */
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_OFFSET 0x182a
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_BYTE_OFFSET 0x60a8
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pr_pbus_xns.cnt_pr_pbus_xns_1_2       */
/* Register type referenced: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_1_2 */
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_OFFSET 0x182b
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_BYTE_OFFSET 0x60ac
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pr_pbus_sop                       */
/* Wide Register type referenced: cap_psp_csr::cnt_pr_pbus_sop             */
/* Wide Register template referenced: cap_psp_csr::cnt_pr_pbus_sop         */
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_OFFSET 0x182c
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_BYTE_OFFSET 0x60b0
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pr_pbus_sop.cnt_pr_pbus_sop_0_2       */
/* Register type referenced: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_0_2 */
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_OFFSET 0x182c
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_BYTE_OFFSET 0x60b0
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pr_pbus_sop.cnt_pr_pbus_sop_1_2       */
/* Register type referenced: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_1_2 */
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_OFFSET 0x182d
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_BYTE_OFFSET 0x60b4
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_pr_pbus_eop                            */
/* Register type referenced: cap_psp_csr::cnt_pr_pbus_eop                  */
/* Register template referenced: cap_psp_csr::cnt_pr_pbus_eop              */
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_OFFSET 0x182e
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_BYTE_OFFSET 0x60b8
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pr_pbus_recirc                    */
/* Wide Register type referenced: cap_psp_csr::cnt_pr_pbus_recirc          */
/* Wide Register template referenced: cap_psp_csr::cnt_pr_pbus_recirc      */
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_OFFSET 0x1830
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_BYTE_OFFSET 0x60c0
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pr_pbus_recirc.cnt_pr_pbus_recirc_0_2 */
/* Register type referenced: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_0_2 */
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_OFFSET 0x1830
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_BYTE_OFFSET 0x60c0
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pr_pbus_recirc.cnt_pr_pbus_recirc_1_2 */
/* Register type referenced: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_1_2 */
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_OFFSET 0x1831
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_BYTE_OFFSET 0x60c4
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pr_pbus_sop_err                        */
/* Register type referenced: cap_psp_csr::sat_pr_pbus_sop_err              */
/* Register template referenced: cap_psp_csr::sat_pr_pbus_sop_err          */
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_OFFSET 0x1832
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_BYTE_OFFSET 0x60c8
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pr_pbus_eop_err                        */
/* Register type referenced: cap_psp_csr::sat_pr_pbus_eop_err              */
/* Register template referenced: cap_psp_csr::sat_pr_pbus_eop_err          */
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_OFFSET 0x1833
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_BYTE_OFFSET 0x60cc
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pr_pbus_err                            */
/* Register type referenced: cap_psp_csr::sat_pr_pbus_err                  */
/* Register template referenced: cap_psp_csr::sat_pr_pbus_err              */
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_OFFSET 0x1834
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_BYTE_OFFSET 0x60d0
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_pr_pkt_ff_almost_full                  */
/* Register type referenced: cap_psp_csr::cnt_pr_pkt_ff_almost_full        */
/* Register template referenced: cap_psp_csr::cnt_pr_pkt_ff_almost_full    */
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_OFFSET 0x1835
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_BYTE_OFFSET 0x60d4
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pr_resub_pbus_xns                 */
/* Wide Register type referenced: cap_psp_csr::cnt_pr_resub_pbus_xns       */
/* Wide Register template referenced: cap_psp_csr::cnt_pr_resub_pbus_xns   */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_OFFSET 0x1836
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_BYTE_OFFSET 0x60d8
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pr_resub_pbus_xns.cnt_pr_resub_pbus_xns_0_2 */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_0_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_OFFSET 0x1836
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_BYTE_OFFSET 0x60d8
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pr_resub_pbus_xns.cnt_pr_resub_pbus_xns_1_2 */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_1_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_OFFSET 0x1837
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_BYTE_OFFSET 0x60dc
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pr_resub_pbus_sop                 */
/* Wide Register type referenced: cap_psp_csr::cnt_pr_resub_pbus_sop       */
/* Wide Register template referenced: cap_psp_csr::cnt_pr_resub_pbus_sop   */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_OFFSET 0x1838
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_BYTE_OFFSET 0x60e0
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pr_resub_pbus_sop.cnt_pr_resub_pbus_sop_0_2 */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_0_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_OFFSET 0x1838
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_BYTE_OFFSET 0x60e0
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pr_resub_pbus_sop.cnt_pr_resub_pbus_sop_1_2 */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_1_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_OFFSET 0x1839
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_BYTE_OFFSET 0x60e4
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_pr_resub_pbus_eop                      */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_pbus_eop            */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_pbus_eop        */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_OFFSET 0x183a
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_BYTE_OFFSET 0x60e8
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pr_resub_pbus_sop_err                  */
/* Register type referenced: cap_psp_csr::sat_pr_resub_pbus_sop_err        */
/* Register template referenced: cap_psp_csr::sat_pr_resub_pbus_sop_err    */
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_OFFSET 0x183b
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_BYTE_OFFSET 0x60ec
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pr_resub_pbus_eop_err                  */
/* Register type referenced: cap_psp_csr::sat_pr_resub_pbus_eop_err        */
/* Register template referenced: cap_psp_csr::sat_pr_resub_pbus_eop_err    */
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_OFFSET 0x183c
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_BYTE_OFFSET 0x60f0
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pr_resub_pbus_err                      */
/* Register type referenced: cap_psp_csr::sat_pr_resub_pbus_err            */
/* Register template referenced: cap_psp_csr::sat_pr_resub_pbus_err        */
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_OFFSET 0x183d
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_BYTE_OFFSET 0x60f4
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pr_resub_xns                      */
/* Wide Register type referenced: cap_psp_csr::cnt_pr_resub_xns            */
/* Wide Register template referenced: cap_psp_csr::cnt_pr_resub_xns        */
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_OFFSET 0x183e
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_BYTE_OFFSET 0x60f8
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pr_resub_xns.cnt_pr_resub_xns_0_2     */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_0_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_OFFSET 0x183e
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_BYTE_OFFSET 0x60f8
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pr_resub_xns.cnt_pr_resub_xns_1_2     */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_1_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_OFFSET 0x183f
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_BYTE_OFFSET 0x60fc
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pr_resub_sop                      */
/* Wide Register type referenced: cap_psp_csr::cnt_pr_resub_sop            */
/* Wide Register template referenced: cap_psp_csr::cnt_pr_resub_sop        */
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_OFFSET 0x1840
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_BYTE_OFFSET 0x6100
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pr_resub_sop.cnt_pr_resub_sop_0_2     */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_0_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_OFFSET 0x1840
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_BYTE_OFFSET 0x6100
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pr_resub_sop.cnt_pr_resub_sop_1_2     */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_1_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_OFFSET 0x1841
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_BYTE_OFFSET 0x6104
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_pr_resub_eop                           */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_eop                 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_eop             */
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_OFFSET 0x1842
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_BYTE_OFFSET 0x6108
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pr_resub_no_data                  */
/* Wide Register type referenced: cap_psp_csr::cnt_pr_resub_no_data        */
/* Wide Register template referenced: cap_psp_csr::cnt_pr_resub_no_data    */
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_OFFSET 0x1844
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_BYTE_OFFSET 0x6110
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pr_resub_no_data.cnt_pr_resub_no_data_0_2 */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_0_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_OFFSET 0x1844
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_BYTE_OFFSET 0x6110
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pr_resub_no_data.cnt_pr_resub_no_data_1_2 */
/* Register type referenced: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_1_2 */
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_OFFSET 0x1845
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_BYTE_OFFSET 0x6114
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pr_resub_sop_err                       */
/* Register type referenced: cap_psp_csr::sat_pr_resub_sop_err             */
/* Register template referenced: cap_psp_csr::sat_pr_resub_sop_err         */
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_OFFSET 0x1846
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_BYTE_OFFSET 0x6118
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_pr_resub_eop_err                       */
/* Register type referenced: cap_psp_csr::sat_pr_resub_eop_err             */
/* Register template referenced: cap_psp_csr::sat_pr_resub_eop_err         */
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_OFFSET 0x1847
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_BYTE_OFFSET 0x611c
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_psp_csr_read_access                    */
/* Register type referenced: cap_psp_csr::cnt_psp_csr_read_access          */
/* Register template referenced: cap_psp_csr::cnt_psp_csr_read_access      */
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_OFFSET 0x1848
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_BYTE_OFFSET 0x6120
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_psp_csr_write_access                   */
/* Register type referenced: cap_psp_csr::cnt_psp_csr_write_access         */
/* Register template referenced: cap_psp_csr::cnt_psp_csr_write_access     */
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_OFFSET 0x1849
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_BYTE_OFFSET 0x6124
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_psp_csr_read_access_err                */
/* Register type referenced: cap_psp_csr::sat_psp_csr_read_access_err      */
/* Register template referenced: cap_psp_csr::sat_psp_csr_read_access_err  */
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_OFFSET 0x184a
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_BYTE_OFFSET 0x6128
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.sat_psp_csr_write_access_err               */
/* Register type referenced: cap_psp_csr::sat_psp_csr_write_access_err     */
/* Register template referenced: cap_psp_csr::sat_psp_csr_write_access_err */
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_OFFSET 0x184b
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_BYTE_OFFSET 0x612c
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_psp_prd_phv_valid                 */
/* Wide Register type referenced: cap_psp_csr::cnt_psp_prd_phv_valid       */
/* Wide Register template referenced: cap_psp_csr::cnt_psp_prd_phv_valid   */
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_OFFSET 0x184c
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_BYTE_OFFSET 0x6130
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_psp_prd_phv_valid.cnt_psp_prd_phv_valid_0_2 */
/* Register type referenced: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_0_2 */
/* Register template referenced: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_0_2 */
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_OFFSET 0x184c
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_BYTE_OFFSET 0x6130
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_psp_prd_phv_valid.cnt_psp_prd_phv_valid_1_2 */
/* Register type referenced: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_1_2 */
/* Register template referenced: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_1_2 */
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_OFFSET 0x184d
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_BYTE_OFFSET 0x6134
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.cnt_ptd_npv_phv_full                       */
/* Register type referenced: cap_psp_csr::cnt_ptd_npv_phv_full             */
/* Register template referenced: cap_psp_csr::cnt_ptd_npv_phv_full         */
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_OFFSET 0x184e
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_BYTE_OFFSET 0x6138
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_WRITE_MASK 0x000000ff
/* Register member: cap_psp_csr.csr_intr                                   */
/* Register type referenced: cap_psp_csr::csr_intr                         */
/* Register template referenced: cap_psp_csr::csr_intr                     */
#define CAP_PSP_CSR_CSR_INTR_OFFSET 0x184f
#define CAP_PSP_CSR_CSR_INTR_BYTE_OFFSET 0x613c
#define CAP_PSP_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PSP_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PSP_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_psp_csr.int_groups                                    */
/* Group type referenced: cap_psp_csr::int_groups                          */
/* Group template referenced: cap_psp_csr::intgrp_status                   */
#define CAP_PSP_CSR_INT_GROUPS_OFFSET 0x1850
#define CAP_PSP_CSR_INT_GROUPS_BYTE_OFFSET 0x6140
#define CAP_PSP_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_psp_csr.int_info                                      */
/* Group type referenced: cap_psp_csr::int_info                            */
/* Group template referenced: cap_psp_csr::intgrp                          */
#define CAP_PSP_CSR_INT_INFO_OFFSET 0x1854
#define CAP_PSP_CSR_INT_INFO_BYTE_OFFSET 0x6150
#define CAP_PSP_CSR_INT_INFO_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_WRITE_ACCESS 1
/* Group member: cap_psp_csr.int_err                                       */
/* Group type referenced: cap_psp_csr::int_err                             */
/* Group template referenced: cap_psp_csr::intgrp                          */
#define CAP_PSP_CSR_INT_ERR_OFFSET 0x1858
#define CAP_PSP_CSR_INT_ERR_BYTE_OFFSET 0x6160
#define CAP_PSP_CSR_INT_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_WRITE_ACCESS 1
/* Group member: cap_psp_csr.int_fatal                                     */
/* Group type referenced: cap_psp_csr::int_fatal                           */
/* Group template referenced: cap_psp_csr::intgrp                          */
#define CAP_PSP_CSR_INT_FATAL_OFFSET 0x185c
#define CAP_PSP_CSR_INT_FATAL_BYTE_OFFSET 0x6170
#define CAP_PSP_CSR_INT_FATAL_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_WRITE_ACCESS 1
/* Wide Memory member: cap_psp_csr.dhs_lif_qstate_map                      */
/* Wide Memory type referenced: cap_psp_csr::dhs_lif_qstate_map            */
/* Wide Memory template referenced: cap_psp_csr::dhs_lif_qstate_map        */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_OFFSET 0x2000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_BYTE_OFFSET 0x8000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_WRITE_ACCESS 1
/* Register member: cap_psp_csr.cfg_ecc_disable_lif_qstate_map             */
/* Register type referenced: cap_psp_csr::cfg_ecc_disable_lif_qstate_map   */
/* Register template referenced: cap_psp_csr::cfg_ecc_disable_lif_qstate_map */
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_OFFSET 0x4000
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_BYTE_OFFSET 0x10000
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_WRITE_MASK 0x00000007
/* Register member: cap_psp_csr.sta_ecc_lif_qstate_map                     */
/* Register type referenced: cap_psp_csr::sta_ecc_lif_qstate_map           */
/* Register template referenced: cap_psp_csr::sta_ecc_lif_qstate_map       */
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_OFFSET 0x4001
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_BYTE_OFFSET 0x10004
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_RESET_MASK 0xffe00000
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr.cfg_lif_table_sram_bist                    */
/* Register type referenced: cap_psp_csr::cfg_lif_table_sram_bist          */
/* Register template referenced: cap_psp_csr::cfg_lif_table_sram_bist      */
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_OFFSET 0x4002
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_BYTE_OFFSET 0x10008
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_WRITE_MASK 0x00000001
/* Register member: cap_psp_csr.sta_lif_table_sram_bist                    */
/* Register type referenced: cap_psp_csr::sta_lif_table_sram_bist          */
/* Register template referenced: cap_psp_csr::sta_lif_table_sram_bist      */
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_OFFSET 0x4003
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_BYTE_OFFSET 0x1000c
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_READ_ACCESS 1
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_RESET_MASK 0xfffffffc
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_WRITE_MASK 0x00000000
/* Group member: cap_psp_csr.int_lif_qstate_map                            */
/* Group type referenced: cap_psp_csr::int_lif_qstate_map                  */
/* Group template referenced: cap_psp_csr::intgrp                          */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_OFFSET 0x4004
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_BYTE_OFFSET 0x10010
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_WRITE_ACCESS 1
/* Register member: cap_psp_csr.cfg_sw_phv_global                          */
/* Register type referenced: cap_psp_csr::cfg_sw_phv_global                */
/* Register template referenced: cap_psp_csr::cfg_sw_phv_global            */
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_OFFSET 0x4008
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_BYTE_OFFSET 0x10020
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_RESET_VALUE 0x00000001
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_WRITE_MASK 0x00000003
/* Register member: cap_psp_csr.cfg_sw_phv_control                         */
/* Register type referenced: cap_psp_csr::cfg_sw_phv_control               */
/* Register template referenced: cap_psp_csr::cfg_sw_phv_control           */
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_OFFSET 0x4010
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_BYTE_OFFSET 0x10040
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_WRITE_MASK 0x0000007f
/* Wide Register member: cap_psp_csr.cfg_sw_phv_config                     */
/* Wide Register type referenced: cap_psp_csr::cfg_sw_phv_config           */
/* Wide Register template referenced: cap_psp_csr::cfg_sw_phv_config       */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_OFFSET 0x4020
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_BYTE_OFFSET 0x10080
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cfg_sw_phv_config.cfg_sw_phv_config_0_4   */
/* Register type referenced: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4 */
/* Register template referenced: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_OFFSET 0x4020
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_BYTE_OFFSET 0x10080
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_sw_phv_config.cfg_sw_phv_config_1_4   */
/* Register type referenced: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4 */
/* Register template referenced: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_OFFSET 0x4021
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_BYTE_OFFSET 0x10084
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_sw_phv_config.cfg_sw_phv_config_2_4   */
/* Register type referenced: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4 */
/* Register template referenced: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_OFFSET 0x4022
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_BYTE_OFFSET 0x10088
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cfg_sw_phv_config.cfg_sw_phv_config_3_4   */
/* Register type referenced: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4 */
/* Register template referenced: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_OFFSET 0x4023
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_BYTE_OFFSET 0x1008c
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_psp_csr.sta_sw_phv_state                      */
/* Wide Register type referenced: cap_psp_csr::sta_sw_phv_state            */
/* Wide Register template referenced: cap_psp_csr::sta_sw_phv_state        */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_OFFSET 0x4040
#define CAP_PSP_CSR_STA_SW_PHV_STATE_BYTE_OFFSET 0x10100
#define CAP_PSP_CSR_STA_SW_PHV_STATE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_WRITE_ACCESS 0
/* Register member: cap_psp_csr::sta_sw_phv_state.sta_sw_phv_state_0_3     */
/* Register type referenced: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_0_3 */
/* Register template referenced: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_0_3 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_OFFSET 0x4040
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_BYTE_OFFSET 0x10100
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_sw_phv_state.sta_sw_phv_state_1_3     */
/* Register type referenced: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_1_3 */
/* Register template referenced: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_1_3 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_OFFSET 0x4041
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_BYTE_OFFSET 0x10104
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_sw_phv_state.sta_sw_phv_state_2_3     */
/* Register type referenced: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_2_3 */
/* Register template referenced: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_2_3 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_OFFSET 0x4042
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_BYTE_OFFSET 0x10108
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_RESET_MASK 0xffe00000
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_WRITE_MASK 0x00000000
/* Wide Memory member: cap_psp_csr.dhs_sw_phv_mem                          */
/* Wide Memory type referenced: cap_psp_csr::dhs_sw_phv_mem                */
/* Wide Memory template referenced: cap_psp_csr::dhs_sw_phv_mem            */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_OFFSET 0x4200
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_BYTE_OFFSET 0x10800
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_WRITE_ACCESS 1
/* Register member: cap_psp_csr.cfg_sw_phv_mem                             */
/* Register type referenced: cap_psp_csr::cfg_sw_phv_mem                   */
/* Register template referenced: cap_psp_csr::cfg_sw_phv_mem               */
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_OFFSET 0x4400
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BYTE_OFFSET 0x11000
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_WRITE_MASK 0x0000000f
/* Register member: cap_psp_csr.sta_sw_phv_mem                             */
/* Register type referenced: cap_psp_csr::sta_sw_phv_mem                   */
/* Register template referenced: cap_psp_csr::sta_sw_phv_mem               */
#define CAP_PSP_CSR_STA_SW_PHV_MEM_OFFSET 0x4401
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BYTE_OFFSET 0x11004
#define CAP_PSP_CSR_STA_SW_PHV_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_SW_PHV_MEM_RESET_MASK 0xf0000000
#define CAP_PSP_CSR_STA_SW_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_SW_PHV_MEM_WRITE_MASK 0x00000000
/* Group member: cap_psp_csr.int_sw_phv_mem                                */
/* Group type referenced: cap_psp_csr::int_sw_phv_mem                      */
/* Group template referenced: cap_psp_csr::intgrp                          */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_OFFSET 0x4404
#define CAP_PSP_CSR_INT_SW_PHV_MEM_BYTE_OFFSET 0x11010
#define CAP_PSP_CSR_INT_SW_PHV_MEM_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_WRITE_ACCESS 1
/* Register member: cap_psp_csr.sta_flow                                   */
/* Register type referenced: cap_psp_csr::sta_flow                         */
/* Register template referenced: cap_psp_csr::sta_flow                     */
#define CAP_PSP_CSR_STA_FLOW_OFFSET 0x4408
#define CAP_PSP_CSR_STA_FLOW_BYTE_OFFSET 0x11020
#define CAP_PSP_CSR_STA_FLOW_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_FLOW_RESET_MASK 0xfffc0000
#define CAP_PSP_CSR_STA_FLOW_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_FLOW_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr.sta_fsm                                    */
/* Register type referenced: cap_psp_csr::sta_fsm                          */
/* Register template referenced: cap_psp_csr::sta_fsm                      */
#define CAP_PSP_CSR_STA_FSM_OFFSET 0x4409
#define CAP_PSP_CSR_STA_FSM_BYTE_OFFSET 0x11024
#define CAP_PSP_CSR_STA_FSM_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_FSM_RESET_MASK 0xffff8000
#define CAP_PSP_CSR_STA_FSM_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_FSM_WRITE_MASK 0x00000000
/* Memory member: cap_psp_csr.dhs_debug_trace                              */
/* Memory type referenced: cap_psp_csr::dhs_debug_trace                    */
/* Memory template referenced: cap_psp_csr::dhs_debug_trace                */
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_OFFSET 0x440a
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_BYTE_OFFSET 0x11028
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_READ_MASK 0x1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_WRITE_MASK 0x1
/* Wide Register member: cap_psp_csr.sta_debug_trace                       */
/* Wide Register type referenced: cap_psp_csr::sta_debug_trace             */
/* Wide Register template referenced: cap_psp_csr::sta_debug_trace         */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_OFFSET 0x440c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_BYTE_OFFSET 0x11030
#define CAP_PSP_CSR_STA_DEBUG_TRACE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_WRITE_ACCESS 0
/* Register member: cap_psp_csr::sta_debug_trace.sta_debug_trace_0_2       */
/* Register type referenced: cap_psp_csr::sta_debug_trace::sta_debug_trace_0_2 */
/* Register template referenced: cap_psp_csr::sta_debug_trace::sta_debug_trace_0_2 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_OFFSET 0x440c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_BYTE_OFFSET 0x11030
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace.sta_debug_trace_1_2       */
/* Register type referenced: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2 */
/* Register template referenced: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_OFFSET 0x440d
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_BYTE_OFFSET 0x11034
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_RESET_MASK 0xffe00000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_psp_csr.sta_debug_trace_pb_pkt                */
/* Wide Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt      */
/* Wide Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt  */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_OFFSET 0x4420
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_BYTE_OFFSET 0x11080
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_WRITE_ACCESS 0
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_0_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_0_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_0_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_OFFSET 0x4420
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_BYTE_OFFSET 0x11080
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_1_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_1_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_1_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_OFFSET 0x4421
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_BYTE_OFFSET 0x11084
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_2_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_2_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_2_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_OFFSET 0x4422
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_BYTE_OFFSET 0x11088
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_3_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_3_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_3_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_OFFSET 0x4423
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_BYTE_OFFSET 0x1108c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_4_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_4_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_4_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_OFFSET 0x4424
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_BYTE_OFFSET 0x11090
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_5_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_5_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_5_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_OFFSET 0x4425
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_BYTE_OFFSET 0x11094
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_6_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_6_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_6_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_OFFSET 0x4426
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_BYTE_OFFSET 0x11098
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_7_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_7_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_7_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_OFFSET 0x4427
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_BYTE_OFFSET 0x1109c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_8_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_8_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_8_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_OFFSET 0x4428
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_BYTE_OFFSET 0x110a0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_9_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_9_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_9_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_OFFSET 0x4429
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_BYTE_OFFSET 0x110a4
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_10_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_10_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_10_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_OFFSET 0x442a
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_BYTE_OFFSET 0x110a8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_11_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_11_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_11_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_OFFSET 0x442b
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_BYTE_OFFSET 0x110ac
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_12_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_12_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_12_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_OFFSET 0x442c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_BYTE_OFFSET 0x110b0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_13_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_13_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_13_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_OFFSET 0x442d
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_BYTE_OFFSET 0x110b4
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_14_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_14_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_14_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_OFFSET 0x442e
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_BYTE_OFFSET 0x110b8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_15_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_15_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_15_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_OFFSET 0x442f
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_BYTE_OFFSET 0x110bc
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pb_pkt.sta_debug_trace_pb_pkt_16_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_16_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_16_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_OFFSET 0x4430
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_BYTE_OFFSET 0x110c0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_RESET_MASK 0xfffffe00
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_WRITE_MASK 0x00000000
/* Wide Register member: cap_psp_csr.sta_debug_trace_lb_phv                */
/* Wide Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv      */
/* Wide Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv  */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_OFFSET 0x4440
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_BYTE_OFFSET 0x11100
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_WRITE_ACCESS 0
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_0_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_0_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_0_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_OFFSET 0x4440
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_BYTE_OFFSET 0x11100
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_1_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_1_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_1_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_OFFSET 0x4441
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_BYTE_OFFSET 0x11104
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_2_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_2_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_2_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_OFFSET 0x4442
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_BYTE_OFFSET 0x11108
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_3_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_3_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_3_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_OFFSET 0x4443
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_BYTE_OFFSET 0x1110c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_4_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_4_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_4_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_OFFSET 0x4444
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_BYTE_OFFSET 0x11110
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_5_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_5_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_5_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_OFFSET 0x4445
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_BYTE_OFFSET 0x11114
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_6_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_6_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_6_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_OFFSET 0x4446
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_BYTE_OFFSET 0x11118
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_7_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_7_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_7_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_OFFSET 0x4447
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_BYTE_OFFSET 0x1111c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_8_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_8_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_8_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_OFFSET 0x4448
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_BYTE_OFFSET 0x11120
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_9_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_9_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_9_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_OFFSET 0x4449
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_BYTE_OFFSET 0x11124
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_10_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_10_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_10_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_OFFSET 0x444a
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_BYTE_OFFSET 0x11128
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_11_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_11_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_11_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_OFFSET 0x444b
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_BYTE_OFFSET 0x1112c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_12_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_12_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_12_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_OFFSET 0x444c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_BYTE_OFFSET 0x11130
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_13_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_13_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_13_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_OFFSET 0x444d
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_BYTE_OFFSET 0x11134
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_14_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_14_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_14_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_OFFSET 0x444e
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_BYTE_OFFSET 0x11138
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_15_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_15_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_15_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_OFFSET 0x444f
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_BYTE_OFFSET 0x1113c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_phv.sta_debug_trace_lb_phv_16_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_16_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_16_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_OFFSET 0x4450
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_BYTE_OFFSET 0x11140
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_RESET_MASK 0xfffffffc
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_WRITE_MASK 0x00000000
/* Wide Register member: cap_psp_csr.sta_debug_trace_lb_pkt                */
/* Wide Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt      */
/* Wide Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt  */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_OFFSET 0x4460
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_BYTE_OFFSET 0x11180
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_WRITE_ACCESS 0
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_0_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_0_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_0_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_OFFSET 0x4460
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_BYTE_OFFSET 0x11180
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_1_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_1_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_1_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_OFFSET 0x4461
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_BYTE_OFFSET 0x11184
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_2_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_2_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_2_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_OFFSET 0x4462
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_BYTE_OFFSET 0x11188
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_3_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_3_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_3_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_OFFSET 0x4463
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_BYTE_OFFSET 0x1118c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_4_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_4_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_4_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_OFFSET 0x4464
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_BYTE_OFFSET 0x11190
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_5_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_5_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_5_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_OFFSET 0x4465
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_BYTE_OFFSET 0x11194
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_6_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_6_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_6_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_OFFSET 0x4466
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_BYTE_OFFSET 0x11198
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_7_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_7_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_7_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_OFFSET 0x4467
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_BYTE_OFFSET 0x1119c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_8_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_8_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_8_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_OFFSET 0x4468
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_BYTE_OFFSET 0x111a0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_9_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_9_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_9_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_OFFSET 0x4469
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_BYTE_OFFSET 0x111a4
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_10_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_10_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_10_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_OFFSET 0x446a
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_BYTE_OFFSET 0x111a8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_11_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_11_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_11_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_OFFSET 0x446b
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_BYTE_OFFSET 0x111ac
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_12_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_12_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_12_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_OFFSET 0x446c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_BYTE_OFFSET 0x111b0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_13_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_13_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_13_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_OFFSET 0x446d
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_BYTE_OFFSET 0x111b4
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_14_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_14_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_14_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_OFFSET 0x446e
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_BYTE_OFFSET 0x111b8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_15_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_15_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_15_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_OFFSET 0x446f
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_BYTE_OFFSET 0x111bc
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_lb_pkt.sta_debug_trace_lb_pkt_16_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_16_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_16_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_OFFSET 0x4470
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_BYTE_OFFSET 0x111c0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_RESET_MASK 0xfffffe00
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_WRITE_MASK 0x00000000
/* Wide Register member: cap_psp_csr.sta_debug_trace_ma_phv                */
/* Wide Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv      */
/* Wide Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv  */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_OFFSET 0x4480
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_BYTE_OFFSET 0x11200
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_WRITE_ACCESS 0
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_0_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_0_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_0_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_OFFSET 0x4480
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_BYTE_OFFSET 0x11200
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_1_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_1_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_1_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_OFFSET 0x4481
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_BYTE_OFFSET 0x11204
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_2_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_2_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_2_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_OFFSET 0x4482
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_BYTE_OFFSET 0x11208
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_3_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_3_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_3_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_OFFSET 0x4483
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_BYTE_OFFSET 0x1120c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_4_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_4_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_4_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_OFFSET 0x4484
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_BYTE_OFFSET 0x11210
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_5_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_5_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_5_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_OFFSET 0x4485
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_BYTE_OFFSET 0x11214
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_6_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_6_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_6_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_OFFSET 0x4486
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_BYTE_OFFSET 0x11218
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_7_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_7_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_7_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_OFFSET 0x4487
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_BYTE_OFFSET 0x1121c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_8_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_8_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_8_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_OFFSET 0x4488
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_BYTE_OFFSET 0x11220
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_9_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_9_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_9_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_OFFSET 0x4489
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_BYTE_OFFSET 0x11224
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_10_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_10_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_10_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_OFFSET 0x448a
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_BYTE_OFFSET 0x11228
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_11_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_11_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_11_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_OFFSET 0x448b
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_BYTE_OFFSET 0x1122c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_12_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_12_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_12_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_OFFSET 0x448c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_BYTE_OFFSET 0x11230
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_13_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_13_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_13_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_OFFSET 0x448d
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_BYTE_OFFSET 0x11234
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_14_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_14_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_14_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_OFFSET 0x448e
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_BYTE_OFFSET 0x11238
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_15_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_15_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_15_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_OFFSET 0x448f
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_BYTE_OFFSET 0x1123c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_ma_phv.sta_debug_trace_ma_phv_16_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_16_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_16_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_OFFSET 0x4490
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_BYTE_OFFSET 0x11240
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_RESET_MASK 0xfffffffc
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_WRITE_MASK 0x00000000
/* Wide Register member: cap_psp_csr.sta_debug_trace_pr_pkt                */
/* Wide Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt      */
/* Wide Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt  */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_OFFSET 0x44a0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_BYTE_OFFSET 0x11280
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_WRITE_ACCESS 0
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_0_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_0_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_0_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_OFFSET 0x44a0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_BYTE_OFFSET 0x11280
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_1_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_1_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_1_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_OFFSET 0x44a1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_BYTE_OFFSET 0x11284
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_2_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_2_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_2_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_OFFSET 0x44a2
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_BYTE_OFFSET 0x11288
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_3_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_3_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_3_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_OFFSET 0x44a3
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_BYTE_OFFSET 0x1128c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_4_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_4_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_4_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_OFFSET 0x44a4
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_BYTE_OFFSET 0x11290
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_5_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_5_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_5_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_OFFSET 0x44a5
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_BYTE_OFFSET 0x11294
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_6_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_6_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_6_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_OFFSET 0x44a6
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_BYTE_OFFSET 0x11298
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_7_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_7_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_7_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_OFFSET 0x44a7
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_BYTE_OFFSET 0x1129c
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_8_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_8_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_8_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_OFFSET 0x44a8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_BYTE_OFFSET 0x112a0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_9_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_9_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_9_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_OFFSET 0x44a9
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_BYTE_OFFSET 0x112a4
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_10_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_10_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_10_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_OFFSET 0x44aa
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_BYTE_OFFSET 0x112a8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_11_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_11_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_11_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_OFFSET 0x44ab
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_BYTE_OFFSET 0x112ac
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_12_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_12_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_12_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_OFFSET 0x44ac
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_BYTE_OFFSET 0x112b0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_13_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_13_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_13_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_OFFSET 0x44ad
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_BYTE_OFFSET 0x112b4
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_14_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_14_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_14_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_OFFSET 0x44ae
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_BYTE_OFFSET 0x112b8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_15_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_15_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_15_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_OFFSET 0x44af
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_BYTE_OFFSET 0x112bc
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::sta_debug_trace_pr_pkt.sta_debug_trace_pr_pkt_16_17 */
/* Register type referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17 */
/* Register template referenced: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_OFFSET 0x44b0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_BYTE_OFFSET 0x112c0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_READ_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_WRITE_MASK 0x00000000
/* Wide Register member: cap_psp_csr.cnt_pb_pbus_no_data_hw_set            */
/* Wide Register type referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_set  */
/* Wide Register template referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_set */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_OFFSET 0x44c0
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_BYTE_OFFSET 0x11300
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pb_pbus_no_data_hw_set.cnt_pb_pbus_no_data_hw_set_0_2 */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_0_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_OFFSET 0x44c0
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_BYTE_OFFSET 0x11300
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pb_pbus_no_data_hw_set.cnt_pb_pbus_no_data_hw_set_1_2 */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_1_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_OFFSET 0x44c1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_BYTE_OFFSET 0x11304
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pb_pbus_no_data_hw_reset          */
/* Wide Register type referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset */
/* Wide Register template referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_OFFSET 0x44c2
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_BYTE_OFFSET 0x11308
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset.cnt_pb_pbus_no_data_hw_reset_0_2 */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_0_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_OFFSET 0x44c2
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_BYTE_OFFSET 0x11308
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset.cnt_pb_pbus_no_data_hw_reset_1_2 */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_1_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_OFFSET 0x44c3
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_BYTE_OFFSET 0x1130c
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_psp_csr.cnt_pb_pbus_min_phv_drop              */
/* Wide Register type referenced: cap_psp_csr::cnt_pb_pbus_min_phv_drop    */
/* Wide Register template referenced: cap_psp_csr::cnt_pb_pbus_min_phv_drop */
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_OFFSET 0x44c4
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_BYTE_OFFSET 0x11310
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_WRITE_ACCESS 1
/* Register member: cap_psp_csr::cnt_pb_pbus_min_phv_drop.cnt_pb_pbus_min_phv_drop_0_2 */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_0_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_0_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_OFFSET 0x44c4
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_BYTE_OFFSET 0x11310
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::cnt_pb_pbus_min_phv_drop.cnt_pb_pbus_min_phv_drop_1_2 */
/* Register type referenced: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_1_2 */
/* Register template referenced: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_1_2 */
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_OFFSET 0x44c5
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_BYTE_OFFSET 0x11314
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_READ_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_WRITE_MASK 0x000000ff

/* Register type: cap_psp_csr::base                                        */
/* Register template: cap_psp_csr::base                                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_psp_csr::base.scratch_reg                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_PSP_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_PSP_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_PSP_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_PSP_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_PSP_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_PSP_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_PSP_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_PSP_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_debug_port                              */
/* Register template: cap_psp_csr::cfg_debug_port                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 131 */
/* Field member: cap_psp_csr::cfg_debug_port.srst                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_MSB 15
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_LSB 15
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_FIELD_MASK 0x00008000
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_GET(x) (((x) & 0x00008000) >> 15)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_SET(x) (((x) << 15) & 0x00008000)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SRST_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_psp_csr::cfg_debug_port.fix_no_data_int               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_MSB 14
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_LSB 14
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_FIELD_MASK 0x00004000
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_INT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_psp_csr::cfg_debug_port.fix_no_data_recirc            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_MSB 13
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_LSB 13
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_RECIRC_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::cfg_debug_port.fix_no_data_pb                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_MSB 12
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_LSB 12
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_RESET 0x1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_NO_DATA_PB_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::cfg_debug_port.fix_error_bits_pb             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_MSB 11
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_LSB 11
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_RESET 0x1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_FIX_ERROR_BITS_PB_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::cfg_debug_port.elam_trace                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_MSB 10
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_LSB 10
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_RESET 0x1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_TRACE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::cfg_debug_port.elam_pr_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_MSB 9
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_LSB 9
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PR_PKT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::cfg_debug_port.elam_ma_phv                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_MSB 8
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_LSB 8
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_MA_PHV_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::cfg_debug_port.elam_lb_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_MSB 7
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_LSB 7
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PKT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::cfg_debug_port.elam_lb_phv                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_MSB 6
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_LSB 6
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_LB_PHV_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::cfg_debug_port.elam_pb_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_MSB 5
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_LSB 5
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_RESET 0x1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_PB_PKT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::cfg_debug_port.elam_enable                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_MSB 4
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_LSB 4
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ELAM_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::cfg_debug_port.select                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_MSB 3
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_LSB 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 3
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x0000000e
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_GET(x) (((x) & 0x0000000e) >> 1)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_SET(x) (((x) << 1) & 0x0000000e)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: cap_psp_csr::cfg_debug_port.enable                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_MSB 0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_LSB 0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfg_profile                                 */
/* Register template: cap_psp_csr::cfg_profile                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 148 */
/* Field member: cap_psp_csr::cfg_profile.phv_min_drop_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_MSB 30
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_LSB 30
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_FIELD_MASK 0x40000000
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_DROP_ENABLE_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_psp_csr::cfg_profile.phv_min                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_MSB 29
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_LSB 24
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_WIDTH 6
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_RESET 0x20
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_FIELD_MASK 0x3f000000
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_GET(x) (((x) & 0x3f000000) >> 24)
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_SET(x) (((x) << 24) & 0x3f000000)
#define CAP_PSP_CSR_CFG_PROFILE_PHV_MIN_MODIFY(r, x) \
   ((((x) << 24) & 0x3f000000) | ((r) & 0xc0ffffff))
/* Field member: cap_psp_csr::cfg_profile.nopkt_enable                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_MSB 23
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_LSB 23
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_FIELD_MASK 0x00800000
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PSP_CSR_CFG_PROFILE_NOPKT_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_psp_csr::cfg_profile.dummy_enable                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_MSB 22
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_LSB 22
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_FIELD_MASK 0x00400000
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PSP_CSR_CFG_PROFILE_DUMMY_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_psp_csr::cfg_profile.pr_frame_size_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_MSB 21
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_LSB 21
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_FIELD_MASK 0x00200000
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PSP_CSR_CFG_PROFILE_PR_FRAME_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_psp_csr::cfg_profile.phv_out_fifo_max_depth           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_MSB 20
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_LSB 16
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_WIDTH 5
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_RESET 0x02
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_FIELD_MASK 0x001f0000
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_GET(x) \
   (((x) & 0x001f0000) >> 16)
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_SET(x) \
   (((x) << 16) & 0x001f0000)
#define CAP_PSP_CSR_CFG_PROFILE_PHV_OUT_FIFO_MAX_DEPTH_MODIFY(r, x) \
   ((((x) << 16) & 0x001f0000) | ((r) & 0xffe0ffff))
/* Field member: cap_psp_csr::cfg_profile.fsm_err_enable                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_MSB 15
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_LSB 15
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_FIELD_MASK 0x00008000
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PSP_CSR_CFG_PROFILE_FSM_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_psp_csr::cfg_profile.ma_err_enable                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_MSB 14
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_LSB 14
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_FIELD_MASK 0x00004000
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PSP_CSR_CFG_PROFILE_MA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_psp_csr::cfg_profile.pb_err_enable                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_MSB 13
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_LSB 13
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_CFG_PROFILE_PB_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::cfg_profile.collapse_onfull_enable           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_MSB 12
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_LSB 12
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ONFULL_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::cfg_profile.collapse_enable                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_MSB 11
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_LSB 11
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_CFG_PROFILE_COLLAPSE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::cfg_profile.error_enable                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_MSB 10
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_LSB 10
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_CFG_PROFILE_ERROR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::cfg_profile.swphv_enable                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_MSB 9
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_LSB 9
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_RESET 0x1
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_CFG_PROFILE_SWPHV_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::cfg_profile.flush_enable                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_MSB 8
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_LSB 8
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_CFG_PROFILE_FLUSH_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::cfg_profile.input_enable                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_MSB 7
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_LSB 7
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_RESET 0x1
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_CFG_PROFILE_INPUT_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::cfg_profile.recirc_rst_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_MSB 6
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_LSB 6
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_RST_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::cfg_profile.recirc_inc_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_MSB 5
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_LSB 5
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_RESET 0x1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_INC_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::cfg_profile.recirc_max_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_MSB 4
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_LSB 4
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_RESET 0x1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::cfg_profile.recirc_max                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_MSB 3
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_LSB 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_WIDTH 3
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_FIELD_MASK 0x0000000e
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_GET(x) (((x) & 0x0000000e) >> 1)
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_SET(x) (((x) << 1) & 0x0000000e)
#define CAP_PSP_CSR_CFG_PROFILE_RECIRC_MAX_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: cap_psp_csr::cfg_profile.ptd_npv_phv_full_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_MSB 0
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_LSB 0
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_PROFILE_PTD_NPV_PHV_FULL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfg_profile_almost_full_timer               */
/* Register template: cap_psp_csr::cfg_profile_almost_full_timer           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 173 */
/* Field member: cap_psp_csr::cfg_profile_almost_full_timer.max            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_MSB 31
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_LSB 0
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_WIDTH 32
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_RESET 0x00000000
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_PROFILE_ALMOST_FULL_TIMER_MAX_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_psp_csr::sta                                    */
/* Wide Register template: cap_psp_csr::sta                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 179 */
#define CAP_PSP_CSR_STA_SIZE 0x2
#define CAP_PSP_CSR_STA_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::sta::sta_0_2                                */
/* Register template: cap_psp_csr::sta::sta_0_2                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 179 */
/* Field member: cap_psp_csr::sta::sta_0_2.phv_inflight_12_0               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_STA_0_2_PHV_INFLIGHT_12_0_MSB 31
#define CAP_PSP_CSR_STA_STA_0_2_PHV_INFLIGHT_12_0_LSB 19
#define CAP_PSP_CSR_STA_STA_0_2_PHV_INFLIGHT_12_0_WIDTH 13
#define CAP_PSP_CSR_STA_STA_0_2_PHV_INFLIGHT_12_0_READ_ACCESS 1
#define CAP_PSP_CSR_STA_STA_0_2_PHV_INFLIGHT_12_0_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_STA_0_2_PHV_INFLIGHT_12_0_FIELD_MASK 0xfff80000
#define CAP_PSP_CSR_STA_STA_0_2_PHV_INFLIGHT_12_0_GET(x) \
   (((x) & 0xfff80000) >> 19)
#define CAP_PSP_CSR_STA_STA_0_2_PHV_INFLIGHT_12_0_SET(x) \
   (((x) << 19) & 0xfff80000)
#define CAP_PSP_CSR_STA_STA_0_2_PHV_INFLIGHT_12_0_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000) | ((r) & 0x0007ffff))
/* Field member: cap_psp_csr::sta::sta_0_2.pkt_inflight                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_STA_0_2_PKT_INFLIGHT_MSB 18
#define CAP_PSP_CSR_STA_STA_0_2_PKT_INFLIGHT_LSB 3
#define CAP_PSP_CSR_STA_STA_0_2_PKT_INFLIGHT_WIDTH 16
#define CAP_PSP_CSR_STA_STA_0_2_PKT_INFLIGHT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_STA_0_2_PKT_INFLIGHT_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_STA_0_2_PKT_INFLIGHT_FIELD_MASK 0x0007fff8
#define CAP_PSP_CSR_STA_STA_0_2_PKT_INFLIGHT_GET(x) (((x) & 0x0007fff8) >> 3)
#define CAP_PSP_CSR_STA_STA_0_2_PKT_INFLIGHT_SET(x) \
   (((x) << 3) & 0x0007fff8)
#define CAP_PSP_CSR_STA_STA_0_2_PKT_INFLIGHT_MODIFY(r, x) \
   ((((x) << 3) & 0x0007fff8) | ((r) & 0xfff80007))
/* Field member: cap_psp_csr::sta::sta_0_2.phv_empty                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_STA_0_2_PHV_EMPTY_MSB 2
#define CAP_PSP_CSR_STA_STA_0_2_PHV_EMPTY_LSB 2
#define CAP_PSP_CSR_STA_STA_0_2_PHV_EMPTY_WIDTH 1
#define CAP_PSP_CSR_STA_STA_0_2_PHV_EMPTY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_STA_0_2_PHV_EMPTY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_STA_0_2_PHV_EMPTY_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_STA_STA_0_2_PHV_EMPTY_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_STA_STA_0_2_PHV_EMPTY_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_STA_STA_0_2_PHV_EMPTY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::sta::sta_0_2.pkt_empty                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_STA_0_2_PKT_EMPTY_MSB 1
#define CAP_PSP_CSR_STA_STA_0_2_PKT_EMPTY_LSB 1
#define CAP_PSP_CSR_STA_STA_0_2_PKT_EMPTY_WIDTH 1
#define CAP_PSP_CSR_STA_STA_0_2_PKT_EMPTY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_STA_0_2_PKT_EMPTY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_STA_0_2_PKT_EMPTY_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_STA_0_2_PKT_EMPTY_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_STA_0_2_PKT_EMPTY_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_STA_0_2_PKT_EMPTY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta::sta_0_2.empty                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_STA_0_2_EMPTY_MSB 0
#define CAP_PSP_CSR_STA_STA_0_2_EMPTY_LSB 0
#define CAP_PSP_CSR_STA_STA_0_2_EMPTY_WIDTH 1
#define CAP_PSP_CSR_STA_STA_0_2_EMPTY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_STA_0_2_EMPTY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_STA_0_2_EMPTY_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_STA_0_2_EMPTY_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_STA_0_2_EMPTY_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_STA_0_2_EMPTY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta::sta_1_2                                */
/* Register template: cap_psp_csr::sta::sta_1_2                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 179 */
/* Field member: cap_psp_csr::sta::sta_1_2.phv_inflight_15_13              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_STA_1_2_PHV_INFLIGHT_15_13_MSB 2
#define CAP_PSP_CSR_STA_STA_1_2_PHV_INFLIGHT_15_13_LSB 0
#define CAP_PSP_CSR_STA_STA_1_2_PHV_INFLIGHT_15_13_WIDTH 3
#define CAP_PSP_CSR_STA_STA_1_2_PHV_INFLIGHT_15_13_READ_ACCESS 1
#define CAP_PSP_CSR_STA_STA_1_2_PHV_INFLIGHT_15_13_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_STA_1_2_PHV_INFLIGHT_15_13_FIELD_MASK 0x00000007
#define CAP_PSP_CSR_STA_STA_1_2_PHV_INFLIGHT_15_13_GET(x) ((x) & 0x00000007)
#define CAP_PSP_CSR_STA_STA_1_2_PHV_INFLIGHT_15_13_SET(x) ((x) & 0x00000007)
#define CAP_PSP_CSR_STA_STA_1_2_PHV_INFLIGHT_15_13_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_psp_csr::sta_fifo                                    */
/* Register template: cap_psp_csr::sta_fifo                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 188 */
/* Field member: cap_psp_csr::sta_fifo.sv21_pr_pkt_srdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_SV21_PR_PKT_SRDY_MSB 10
#define CAP_PSP_CSR_STA_FIFO_SV21_PR_PKT_SRDY_LSB 10
#define CAP_PSP_CSR_STA_FIFO_SV21_PR_PKT_SRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_SV21_PR_PKT_SRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_SV21_PR_PKT_SRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_SV21_PR_PKT_SRDY_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_STA_FIFO_SV21_PR_PKT_SRDY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_STA_FIFO_SV21_PR_PKT_SRDY_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_STA_FIFO_SV21_PR_PKT_SRDY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::sta_fifo.pkt_order_pop_srdy                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_PKT_ORDER_POP_SRDY_MSB 9
#define CAP_PSP_CSR_STA_FIFO_PKT_ORDER_POP_SRDY_LSB 9
#define CAP_PSP_CSR_STA_FIFO_PKT_ORDER_POP_SRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_PKT_ORDER_POP_SRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_PKT_ORDER_POP_SRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_PKT_ORDER_POP_SRDY_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_STA_FIFO_PKT_ORDER_POP_SRDY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_STA_FIFO_PKT_ORDER_POP_SRDY_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_STA_FIFO_PKT_ORDER_POP_SRDY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::sta_fifo.sv21_ma_phv_srdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_SV21_MA_PHV_SRDY_MSB 8
#define CAP_PSP_CSR_STA_FIFO_SV21_MA_PHV_SRDY_LSB 8
#define CAP_PSP_CSR_STA_FIFO_SV21_MA_PHV_SRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_SV21_MA_PHV_SRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_SV21_MA_PHV_SRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_SV21_MA_PHV_SRDY_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_STA_FIFO_SV21_MA_PHV_SRDY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_STA_FIFO_SV21_MA_PHV_SRDY_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_STA_FIFO_SV21_MA_PHV_SRDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::sta_fifo.out_phv_empty                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_OUT_PHV_EMPTY_MSB 7
#define CAP_PSP_CSR_STA_FIFO_OUT_PHV_EMPTY_LSB 7
#define CAP_PSP_CSR_STA_FIFO_OUT_PHV_EMPTY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_OUT_PHV_EMPTY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_OUT_PHV_EMPTY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_OUT_PHV_EMPTY_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_STA_FIFO_OUT_PHV_EMPTY_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_STA_FIFO_OUT_PHV_EMPTY_SET(x) (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_STA_FIFO_OUT_PHV_EMPTY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::sta_fifo.sv13_lb_pkt_srdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_SV13_LB_PKT_SRDY_MSB 6
#define CAP_PSP_CSR_STA_FIFO_SV13_LB_PKT_SRDY_LSB 6
#define CAP_PSP_CSR_STA_FIFO_SV13_LB_PKT_SRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_SV13_LB_PKT_SRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_SV13_LB_PKT_SRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_SV13_LB_PKT_SRDY_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_STA_FIFO_SV13_LB_PKT_SRDY_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_STA_FIFO_SV13_LB_PKT_SRDY_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_STA_FIFO_SV13_LB_PKT_SRDY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::sta_fifo.lpbk_phv_ff_empty                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_LPBK_PHV_FF_EMPTY_MSB 5
#define CAP_PSP_CSR_STA_FIFO_LPBK_PHV_FF_EMPTY_LSB 5
#define CAP_PSP_CSR_STA_FIFO_LPBK_PHV_FF_EMPTY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_LPBK_PHV_FF_EMPTY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_LPBK_PHV_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_LPBK_PHV_FF_EMPTY_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_STA_FIFO_LPBK_PHV_FF_EMPTY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_STA_FIFO_LPBK_PHV_FF_EMPTY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_STA_FIFO_LPBK_PHV_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::sta_fifo.sv12_dc_pkt_srdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PKT_SRDY_MSB 4
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PKT_SRDY_LSB 4
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PKT_SRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PKT_SRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PKT_SRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PKT_SRDY_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PKT_SRDY_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PKT_SRDY_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PKT_SRDY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::sta_fifo.sv12_dc_phv_srdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PHV_SRDY_MSB 3
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PHV_SRDY_LSB 3
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PHV_SRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PHV_SRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PHV_SRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PHV_SRDY_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PHV_SRDY_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PHV_SRDY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_STA_FIFO_SV12_DC_PHV_SRDY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::sta_fifo.sv10_ff_rsp_srdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_RSP_SRDY_MSB 2
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_RSP_SRDY_LSB 2
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_RSP_SRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_RSP_SRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_RSP_SRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_RSP_SRDY_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_RSP_SRDY_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_RSP_SRDY_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_RSP_SRDY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::sta_fifo.sv10_ff_pkt_srdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_PKT_SRDY_MSB 1
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_PKT_SRDY_LSB 1
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_PKT_SRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_PKT_SRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_PKT_SRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_PKT_SRDY_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_PKT_SRDY_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_PKT_SRDY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_FIFO_SV10_FF_PKT_SRDY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_fifo.bus_pkt_empty                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FIFO_BUS_PKT_EMPTY_MSB 0
#define CAP_PSP_CSR_STA_FIFO_BUS_PKT_EMPTY_LSB 0
#define CAP_PSP_CSR_STA_FIFO_BUS_PKT_EMPTY_WIDTH 1
#define CAP_PSP_CSR_STA_FIFO_BUS_PKT_EMPTY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FIFO_BUS_PKT_EMPTY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FIFO_BUS_PKT_EMPTY_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_FIFO_BUS_PKT_EMPTY_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_FIFO_BUS_PKT_EMPTY_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_FIFO_BUS_PKT_EMPTY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_psp_csr::cfg_qstate_map_req                     */
/* Wide Register template: cap_psp_csr::cfg_qstate_map_req                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 203 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_SIZE 0x2
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2  */
/* Register template: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 203 */
/* Field member: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2.qid_14_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_MSB 31
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_LSB 17
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_WIDTH 15
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_RESET 0x0000
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_FIELD_MASK 0xfffe0000
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_GET(x) \
   (((x) & 0xfffe0000) >> 17)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_SET(x) \
   (((x) << 17) & 0xfffe0000)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_14_0_MODIFY(r, x) \
   ((((x) << 17) & 0xfffe0000) | ((r) & 0x0001ffff))
/* Field member: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2.qid_override_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_MSB 16
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_LSB 16
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_FIELD_MASK 0x00010000
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QID_OVERRIDE_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2.qtype */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_MSB 15
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_LSB 13
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_WIDTH 3
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_RESET 0x0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_FIELD_MASK 0x0000e000
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_GET(x) \
   (((x) & 0x0000e000) >> 13)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_SET(x) \
   (((x) << 13) & 0x0000e000)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_MODIFY(r, x) \
   ((((x) << 13) & 0x0000e000) | ((r) & 0xffff1fff))
/* Field member: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2.qtype_override_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_MSB 12
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_LSB 12
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_QTYPE_OVERRIDE_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2.lif */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_MSB 11
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_LSB 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_WIDTH 11
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_RESET 0x000
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_FIELD_MASK 0x00000ffe
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_GET(x) \
   (((x) & 0x00000ffe) >> 1)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_SET(x) \
   (((x) << 1) & 0x00000ffe)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_MODIFY(r, x) \
   ((((x) << 1) & 0x00000ffe) | ((r) & 0xfffff001))
/* Field member: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_0_2.lif_override_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_MSB 0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_LSB 0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_0_2_LIF_OVERRIDE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_1_2  */
/* Register template: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 203 */
/* Field member: cap_psp_csr::cfg_qstate_map_req::cfg_qstate_map_req_1_2.qid_23_15 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_MSB 8
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_LSB 0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_WIDTH 9
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_RESET 0x000
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_FIELD_MASK 0x000001ff
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_GET(x) \
   ((x) & 0x000001ff)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_SET(x) \
   ((x) & 0x000001ff)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_REQ_CFG_QSTATE_MAP_REQ_1_2_QID_23_15_MODIFY(r, x) \
   (((x) & 0x000001ff) | ((r) & 0xfffffe00))

/* Register type: cap_psp_csr::cfg_qstate_map_rsp                          */
/* Register template: cap_psp_csr::cfg_qstate_map_rsp                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 212 */
/* Field member: cap_psp_csr::cfg_qstate_map_rsp.err_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_MSB 5
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_LSB 5
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::cfg_qstate_map_rsp.no_data_enable            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_MSB 4
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_LSB 4
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::cfg_qstate_map_rsp.addr_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_MSB 3
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_LSB 3
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_RESET 0x1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::cfg_qstate_map_rsp.qtype_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_MSB 2
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_LSB 2
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QTYPE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::cfg_qstate_map_rsp.qid_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_MSB 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_LSB 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_QID_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfg_qstate_map_rsp.enable                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_MSB 0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_LSB 0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_QSTATE_MAP_RSP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfg_npv_values                              */
/* Register template: cap_psp_csr::cfg_npv_values                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 221 */
/* Field member: cap_psp_csr::cfg_npv_values.tm_oq_map_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_MSB 29
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_LSB 29
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_FIELD_MASK 0x20000000
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MAP_ENABLE_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_psp_csr::cfg_npv_values.tm_iq_map_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_MSB 28
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_LSB 28
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_FIELD_MASK 0x10000000
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_IQ_MAP_ENABLE_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_psp_csr::cfg_npv_values.debug_trace                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_MSB 27
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_LSB 27
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_WIDTH 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_RESET 0x0
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_FIELD_MASK 0x08000000
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PSP_CSR_CFG_NPV_VALUES_DEBUG_TRACE_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_psp_csr::cfg_npv_values.dma_cmd_ptr                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_MSB 26
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_LSB 21
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_WIDTH 6
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_RESET 0x00
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_FIELD_MASK 0x07e00000
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_GET(x) \
   (((x) & 0x07e00000) >> 21)
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_SET(x) \
   (((x) << 21) & 0x07e00000)
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_CMD_PTR_MODIFY(r, x) \
   ((((x) << 21) & 0x07e00000) | ((r) & 0xf81fffff))
/* Field member: cap_psp_csr::cfg_npv_values.dma_fields_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_MSB 20
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_LSB 20
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_FIELD_MASK 0x00100000
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PSP_CSR_CFG_NPV_VALUES_DMA_FIELDS_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_psp_csr::cfg_npv_values.tm_oq                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MSB 19
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_LSB 15
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_WIDTH 5
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_RESET 0x00
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_FIELD_MASK 0x000f8000
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_GET(x) (((x) & 0x000f8000) >> 15)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_SET(x) (((x) << 15) & 0x000f8000)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OQ_MODIFY(r, x) \
   ((((x) << 15) & 0x000f8000) | ((r) & 0xfff07fff))
/* Field member: cap_psp_csr::cfg_npv_values.tm_oport                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_MSB 14
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_LSB 11
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_WIDTH 4
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_RESET 0x0
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_FIELD_MASK 0x00007800
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_GET(x) (((x) & 0x00007800) >> 11)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_SET(x) \
   (((x) << 11) & 0x00007800)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_OPORT_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800) | ((r) & 0xffff87ff))
/* Field member: cap_psp_csr::cfg_npv_values.tm_cpu                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_MSB 10
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_LSB 10
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_WIDTH 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_RESET 0x0
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_SET(x) (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_CPU_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::cfg_npv_values.tm_span_session               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_MSB 9
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_LSB 2
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_WIDTH 8
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_RESET 0x00
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_FIELD_MASK 0x000003fc
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_SPAN_SESSION_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_psp_csr::cfg_npv_values.tm_fields_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_MSB 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_LSB 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFG_NPV_VALUES_TM_FIELDS_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfg_npv_values.localtime_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_MSB 0
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_LSB 0
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_NPV_VALUES_LOCALTIME_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfg_npv_cos_to_tm_iq_map                    */
/* Register template: cap_psp_csr::cfg_npv_cos_to_tm_iq_map                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 235 */
/* Field member: cap_psp_csr::cfg_npv_cos_to_tm_iq_map.tm_iq               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_MSB 4
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_LSB 0
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_WIDTH 5
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_RESET 0x00
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_FIELD_MASK 0x0000001f
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_GET(x) ((x) & 0x0000001f)
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_SET(x) ((x) & 0x0000001f)
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_IQ_MAP_TM_IQ_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_psp_csr::cfg_npv_cos_to_tm_oq_map                    */
/* Register template: cap_psp_csr::cfg_npv_cos_to_tm_oq_map                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 239 */
/* Field member: cap_psp_csr::cfg_npv_cos_to_tm_oq_map.tm_oq               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_MSB 4
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_LSB 0
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_WIDTH 5
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_RESET 0x00
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_FIELD_MASK 0x0000001f
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_GET(x) ((x) & 0x0000001f)
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_SET(x) ((x) & 0x0000001f)
#define CAP_PSP_CSR_CFG_NPV_COS_TO_TM_OQ_MAP_TM_OQ_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Wide Register type: cap_psp_csr::cfg_npv_flit_values                    */
/* Wide Register template: cap_psp_csr::cfg_npv_flit_values                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_SIZE 0x10
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_BYTE_SIZE 0x40

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_0_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_0_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_0_16.phv_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_0_16_PHV_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_1_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_1_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_1_16.phv_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_1_16_PHV_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_2_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_2_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_2_16.phv_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_2_16_PHV_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_3_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_3_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_3_16.phv_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_3_16_PHV_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_4_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_4_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_4_16.phv_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_4_16_PHV_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_5_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_5_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_5_16.phv_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_5_16_PHV_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_6_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_6_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_6_16.phv_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_6_16_PHV_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_7_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_7_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_7_16.phv_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_7_16_PHV_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_8_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_8_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_8_16.phv_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_8_16_PHV_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_9_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_9_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_9_16.phv_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_9_16_PHV_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_10_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_10_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_10_16.phv_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_10_16_PHV_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_11_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_11_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_11_16.phv_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_11_16_PHV_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_12_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_12_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_12_16.phv_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_12_16_PHV_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_13_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_13_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_13_16.phv_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_13_16_PHV_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_14_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_14_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_14_16.phv_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_14_16_PHV_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_15_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_15_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
/* Field member: cap_psp_csr::cfg_npv_flit_values::cfg_npv_flit_values_15_16.phv_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_VALUES_CFG_NPV_FLIT_VALUES_15_16_PHV_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_psp_csr::cfg_npv_flit_override                  */
/* Wide Register template: cap_psp_csr::cfg_npv_flit_override              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_SIZE 0x10
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_BYTE_SIZE 0x40

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_0_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_0_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_0_16.phv_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_0_16_PHV_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_1_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_1_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_1_16.phv_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_1_16_PHV_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_2_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_2_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_2_16.phv_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_2_16_PHV_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_3_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_3_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_3_16.phv_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_3_16_PHV_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_4_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_4_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_4_16.phv_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_4_16_PHV_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_5_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_5_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_5_16.phv_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_5_16_PHV_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_6_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_6_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_6_16.phv_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_6_16_PHV_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_7_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_7_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_7_16.phv_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_7_16_PHV_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_8_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_8_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_8_16.phv_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_8_16_PHV_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_9_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_9_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_9_16.phv_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_9_16_PHV_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_10_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_10_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_10_16.phv_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_10_16_PHV_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_11_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_11_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_11_16.phv_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_11_16_PHV_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_12_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_12_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_12_16.phv_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_12_16_PHV_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_13_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_13_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_13_16.phv_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_13_16_PHV_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_14_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_14_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_14_16.phv_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_14_16_PHV_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_15_16 */
/* Register template: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_15_16 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
/* Field member: cap_psp_csr::cfg_npv_flit_override::cfg_npv_flit_override_15_16.phv_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_MSB 31
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_LSB 0
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_WIDTH 32
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_RESET 0x00000000
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CFG_NPV_FLIT_OVERRIDE_CFG_NPV_FLIT_OVERRIDE_15_16_PHV_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Memory type: cap_psp_csr::dhs_psp_phv_mem                          */
/* Wide Memory template: cap_psp_csr::dhs_psp_phv_mem                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 254 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_SIZE 0x800
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_BYTE_SIZE 0x2000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRIES 0x30
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_MSB 514
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_WIDTH 515
/* Wide Register member: cap_psp_csr::dhs_psp_phv_mem.entry                */
/* Wide Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry      */
/* Wide Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry  */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_0_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_0_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_0_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_1_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_1_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_1_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_2_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_2_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_2_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_3_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_3_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_3_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_4_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_4_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_4_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_5_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_5_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_5_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_6_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_6_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_6_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_7_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_7_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_7_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_8_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_8_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_8_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_9_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_9_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_9_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_10_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_10_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_10_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_11_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_11_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_11_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_12_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_12_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_12_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_13_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_13_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_13_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_14_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_14_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_14_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_15_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_15_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_15_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_16_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_16_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_16_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_RESET_MASK 0xfffffff8
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_WRITE_MASK 0x00000007
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_17_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_17_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_17_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_18_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_18_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_18_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_19_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_19_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_19_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_20_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_20_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_20_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_21_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_21_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_21_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_22_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_22_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_22_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_23_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_23_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_23_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_24_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_24_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_24_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_25_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_25_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_25_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_26_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_26_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_26_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_27_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_27_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_27_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_28_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_28_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_28_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_29_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_29_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_29_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_30_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_30_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_30_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_phv_mem::entry.entry_31_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_31_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_phv_mem::entry::entry_31_32 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_psp_csr::dhs_psp_phv_mem::entry                 */
/* Wide Register template: cap_psp_csr::dhs_psp_phv_mem::entry             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_SIZE 0x1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_0_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_0_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_0_32.data_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_1_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_1_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_1_32.data_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_2_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_2_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_2_32.data_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_3_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_3_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_3_32.data_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_4_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_4_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_4_32.data_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_5_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_5_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_5_32.data_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_6_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_6_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_6_32.data_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_7_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_7_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_7_32.data_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_8_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_8_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_8_32.data_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_9_32          */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_9_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_9_32.data_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_10_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_10_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_10_32.data_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_11_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_11_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_11_32.data_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_12_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_12_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_12_32.data_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_13_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_13_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_13_32.data_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_14_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_14_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_14_32.data_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_15_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_15_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_15_32.data_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_16_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_16_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_16_32.err      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ERR_MSB 2
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ERR_LSB 2
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ERR_WIDTH 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ERR_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ERR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ERR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_ERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_16_32.eop      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_EOP_MSB 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_EOP_LSB 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_EOP_WIDTH 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_EOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_EOP_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_EOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_EOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_EOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::dhs_psp_phv_mem::entry::entry_16_32.sop      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_SOP_MSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_SOP_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_SOP_WIDTH 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_SOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_SOP_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_SOP_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_SOP_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_DHS_PSP_PHV_MEM_ENTRY_ENTRY_16_32_SOP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_17_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_17_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_18_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_18_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_19_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_19_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_20_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_20_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_21_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_21_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_22_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_22_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_23_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_23_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_24_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_24_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_25_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_25_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_26_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_26_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_27_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_27_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_28_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_28_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_29_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_29_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_30_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_30_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::dhs_psp_phv_mem::entry::entry_31_32         */
/* Register template: cap_psp_csr::dhs_psp_phv_mem::entry::entry_31_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */

/* Register type: cap_psp_csr::cfg_psp_phv_mem                             */
/* Register template: cap_psp_csr::cfg_psp_phv_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 269 */
/* Field member: cap_psp_csr::cfg_psp_phv_mem.bist_run                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_MSB 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_LSB 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfg_psp_phv_mem.ecc_bypass                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_MSB 0
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_LSB 0
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_WIDTH 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_RESET 0x0
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_PSP_PHV_MEM_ECC_BYPASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta_psp_phv_mem                             */
/* Register template: cap_psp_csr::sta_psp_phv_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 275 */
/* Field member: cap_psp_csr::sta_psp_phv_mem.wptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WPTR_MSB 13
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WPTR_LSB 8
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WPTR_WIDTH 6
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WPTR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WPTR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WPTR_FIELD_MASK 0x00003f00
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WPTR_GET(x) (((x) & 0x00003f00) >> 8)
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WPTR_SET(x) (((x) << 8) & 0x00003f00)
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_WPTR_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_psp_csr::sta_psp_phv_mem.rptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RPTR_MSB 7
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RPTR_LSB 2
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RPTR_WIDTH 6
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RPTR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RPTR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RPTR_FIELD_MASK 0x000000fc
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RPTR_GET(x) (((x) & 0x000000fc) >> 2)
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RPTR_SET(x) (((x) << 2) & 0x000000fc)
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_RPTR_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: cap_psp_csr::sta_psp_phv_mem.bist_done_pass               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_psp_phv_mem.bist_done_fail               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_PSP_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfw_psp_phv_mem                             */
/* Register template: cap_psp_csr::cfw_psp_phv_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 283 */
/* Field member: cap_psp_csr::cfw_psp_phv_mem.wptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_MSB 13
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_LSB 8
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_WIDTH 6
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_RESET 0x00
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_FIELD_MASK 0x00003f00
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_GET(x) (((x) & 0x00003f00) >> 8)
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_SET(x) (((x) << 8) & 0x00003f00)
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_WPTR_MODIFY(r, x) \
   ((((x) << 8) & 0x00003f00) | ((r) & 0xffffc0ff))
/* Field member: cap_psp_csr::cfw_psp_phv_mem.rptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_MSB 7
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_LSB 2
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_WIDTH 6
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_RESET 0x00
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_FIELD_MASK 0x000000fc
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_GET(x) (((x) & 0x000000fc) >> 2)
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_SET(x) (((x) << 2) & 0x000000fc)
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_RPTR_MODIFY(r, x) \
   ((((x) << 2) & 0x000000fc) | ((r) & 0xffffff03))
/* Field member: cap_psp_csr::cfw_psp_phv_mem.flush                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_MSB 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_LSB 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_WIDTH 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_FLUSH_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfw_psp_phv_mem.offline                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_MSB 0
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_LSB 0
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_WIDTH 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFW_PSP_PHV_MEM_OFFLINE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_psp_csr::dhs_psp_out_mem                          */
/* Wide Memory template: cap_psp_csr::dhs_psp_out_mem                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 292 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_SIZE 0x200
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_BYTE_SIZE 0x800
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRIES 0x10
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_MSB 514
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_WIDTH 515
/* Wide Register member: cap_psp_csr::dhs_psp_out_mem.entry                */
/* Wide Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry      */
/* Wide Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry  */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_0_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_0_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_0_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_1_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_1_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_1_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_2_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_2_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_2_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_3_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_3_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_3_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_4_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_4_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_4_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_5_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_5_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_5_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_6_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_6_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_6_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_7_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_7_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_7_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_8_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_8_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_8_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_9_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_9_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_9_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_10_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_10_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_10_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_11_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_11_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_11_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_12_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_12_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_12_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_13_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_13_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_13_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_14_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_14_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_14_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_15_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_15_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_15_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_16_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_16_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_16_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_RESET_MASK 0xfffffff8
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_WRITE_MASK 0x00000007
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_17_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_17_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_17_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_18_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_18_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_18_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_19_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_19_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_19_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_20_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_20_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_20_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_21_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_21_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_21_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_22_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_22_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_22_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_23_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_23_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_23_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_24_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_24_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_24_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_25_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_25_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_25_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_26_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_26_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_26_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_27_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_27_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_27_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_28_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_28_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_28_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_29_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_29_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_29_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_30_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_30_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_30_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_out_mem::entry.entry_31_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_31_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_out_mem::entry::entry_31_32 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_psp_csr::dhs_psp_out_mem::entry                 */
/* Wide Register template: cap_psp_csr::dhs_psp_out_mem::entry             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_SIZE 0x1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_0_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_0_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_0_32.data_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_1_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_1_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_1_32.data_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_2_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_2_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_2_32.data_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_3_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_3_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_3_32.data_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_4_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_4_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_4_32.data_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_5_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_5_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_5_32.data_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_6_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_6_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_6_32.data_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_7_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_7_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_7_32.data_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_8_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_8_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_8_32.data_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_9_32          */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_9_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_9_32.data_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_10_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_10_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_10_32.data_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_11_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_11_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_11_32.data_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_12_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_12_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_12_32.data_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_13_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_13_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_13_32.data_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_14_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_14_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_14_32.data_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_15_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_15_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_15_32.data_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_16_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_16_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_16_32.err      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ERR_MSB 2
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ERR_LSB 2
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ERR_WIDTH 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ERR_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ERR_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ERR_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_ERR_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_16_32.eop      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_EOP_MSB 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_EOP_LSB 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_EOP_WIDTH 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_EOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_EOP_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_EOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_EOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_EOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::dhs_psp_out_mem::entry::entry_16_32.sop      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_SOP_MSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_SOP_LSB 0
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_SOP_WIDTH 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_SOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_SOP_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_SOP_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_SOP_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_DHS_PSP_OUT_MEM_ENTRY_ENTRY_16_32_SOP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_17_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_17_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_18_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_18_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_19_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_19_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_20_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_20_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_21_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_21_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_22_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_22_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_23_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_23_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_24_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_24_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_25_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_25_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_26_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_26_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_27_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_27_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_28_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_28_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_29_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_29_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_30_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_30_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::dhs_psp_out_mem::entry::entry_31_32         */
/* Register template: cap_psp_csr::dhs_psp_out_mem::entry::entry_31_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */

/* Register type: cap_psp_csr::cfg_psp_out_mem                             */
/* Register template: cap_psp_csr::cfg_psp_out_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 307 */
/* Field member: cap_psp_csr::cfg_psp_out_mem.bist_run                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_MSB 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_LSB 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_WIDTH 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_RESET 0x0
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfg_psp_out_mem.ecc_bypass                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_MSB 0
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_LSB 0
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_WIDTH 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_RESET 0x0
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_PSP_OUT_MEM_ECC_BYPASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta_psp_out_mem                             */
/* Register template: cap_psp_csr::sta_psp_out_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 313 */
/* Field member: cap_psp_csr::sta_psp_out_mem.wptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WPTR_MSB 9
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WPTR_LSB 6
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WPTR_WIDTH 4
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WPTR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WPTR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WPTR_FIELD_MASK 0x000003c0
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WPTR_GET(x) (((x) & 0x000003c0) >> 6)
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WPTR_SET(x) (((x) << 6) & 0x000003c0)
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_WPTR_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: cap_psp_csr::sta_psp_out_mem.rptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RPTR_MSB 5
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RPTR_LSB 2
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RPTR_WIDTH 4
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RPTR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RPTR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RPTR_FIELD_MASK 0x0000003c
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RPTR_GET(x) (((x) & 0x0000003c) >> 2)
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RPTR_SET(x) (((x) << 2) & 0x0000003c)
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_RPTR_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: cap_psp_csr::sta_psp_out_mem.bist_done_pass               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_psp_out_mem.bist_done_fail               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_PSP_OUT_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfw_psp_out_mem                             */
/* Register template: cap_psp_csr::cfw_psp_out_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 321 */
/* Field member: cap_psp_csr::cfw_psp_out_mem.wptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_MSB 9
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_LSB 6
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_WIDTH 4
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_FIELD_MASK 0x000003c0
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_GET(x) (((x) & 0x000003c0) >> 6)
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_SET(x) (((x) << 6) & 0x000003c0)
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_WPTR_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: cap_psp_csr::cfw_psp_out_mem.rptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_MSB 5
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_LSB 2
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_WIDTH 4
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_FIELD_MASK 0x0000003c
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_GET(x) (((x) & 0x0000003c) >> 2)
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_SET(x) (((x) << 2) & 0x0000003c)
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_RPTR_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: cap_psp_csr::cfw_psp_out_mem.flush                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_MSB 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_LSB 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_WIDTH 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_FLUSH_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfw_psp_out_mem.offline                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_MSB 0
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_LSB 0
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_WIDTH 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFW_PSP_OUT_MEM_OFFLINE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_psp_csr::dhs_psp_pkt_mem                          */
/* Wide Memory template: cap_psp_csr::dhs_psp_pkt_mem                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 330 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_SIZE 0x200
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_BYTE_SIZE 0x800
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRIES 0x10
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_MSB 520
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_WIDTH 521
/* Wide Register member: cap_psp_csr::dhs_psp_pkt_mem.entry                */
/* Wide Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry      */
/* Wide Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry  */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_0_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_0_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_0_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_1_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_1_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_1_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_2_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_2_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_2_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_3_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_3_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_3_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_4_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_4_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_4_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_5_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_5_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_5_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_6_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_6_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_6_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_7_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_7_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_7_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_8_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_8_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_8_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_9_32         */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_9_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_9_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_10_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_10_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_10_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_11_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_11_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_11_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_12_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_12_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_12_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_13_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_13_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_13_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_14_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_14_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_14_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_15_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_15_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_15_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_16_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_16_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_16_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_RESET_MASK 0xfffffe00
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_WRITE_MASK 0x000001ff
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_17_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_17_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_17_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_18_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_18_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_18_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_19_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_19_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_19_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_20_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_20_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_20_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_21_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_21_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_21_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_22_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_22_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_22_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_23_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_23_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_23_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_24_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_24_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_24_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_25_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_25_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_25_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_26_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_26_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_26_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_27_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_27_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_27_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_28_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_28_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_28_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_29_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_29_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_29_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_30_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_30_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_30_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_psp_pkt_mem::entry.entry_31_32        */
/* Register type referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_31_32 */
/* Register template referenced: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_31_32 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_psp_csr::dhs_psp_pkt_mem::entry                 */
/* Wide Register template: cap_psp_csr::dhs_psp_pkt_mem::entry             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_SIZE 0x1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_0_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_0_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_0_32.data_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_1_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_1_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_1_32.data_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_2_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_2_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_2_32.data_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_3_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_3_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_3_32.data_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_4_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_4_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_4_32.data_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_5_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_5_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_5_32.data_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_6_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_6_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_6_32.data_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_7_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_7_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_7_32.data_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_8_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_8_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_8_32.data_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_9_32          */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_9_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_9_32.data_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_10_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_10_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_10_32.data_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_11_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_11_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_11_32.data_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_12_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_12_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_12_32.data_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_13_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_13_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_13_32.data_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_14_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_14_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_14_32.data_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_15_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_15_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_15_32.data_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_16_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_16_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_16_32.err      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ERR_MSB 8
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ERR_LSB 8
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ERR_WIDTH 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ERR_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ERR_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ERR_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ERR_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_16_32.eop      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_EOP_MSB 7
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_EOP_LSB 7
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_EOP_WIDTH 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_EOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_EOP_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_EOP_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_EOP_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_EOP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_16_32.sop      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_SOP_MSB 6
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_SOP_LSB 6
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_SOP_WIDTH 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_SOP_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_SOP_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_SOP_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_SOP_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_SOP_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_16_32.data_517_512 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_DATA_517_512_MSB 5
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_DATA_517_512_LSB 0
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_DATA_517_512_WIDTH 6
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_DATA_517_512_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_DATA_517_512_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_DATA_517_512_FIELD_MASK 0x0000003f
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_DATA_517_512_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_DATA_517_512_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PSP_CSR_DHS_PSP_PKT_MEM_ENTRY_ENTRY_16_32_DATA_517_512_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_17_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_17_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_18_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_18_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_19_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_19_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_20_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_20_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_21_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_21_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_22_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_22_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_23_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_23_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_24_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_24_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_25_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_25_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_26_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_26_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_27_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_27_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_28_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_28_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_29_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_29_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_30_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_30_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_31_32         */
/* Register template: cap_psp_csr::dhs_psp_pkt_mem::entry::entry_31_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */

/* Register type: cap_psp_csr::cfg_psp_pkt_mem                             */
/* Register template: cap_psp_csr::cfg_psp_pkt_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 345 */
/* Field member: cap_psp_csr::cfg_psp_pkt_mem.bist_run                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_MSB 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_LSB 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_WIDTH 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_RESET 0x0
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfg_psp_pkt_mem.ecc_bypass                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_MSB 0
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_LSB 0
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_WIDTH 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_RESET 0x0
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_PSP_PKT_MEM_ECC_BYPASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta_psp_pkt_mem                             */
/* Register template: cap_psp_csr::sta_psp_pkt_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 351 */
/* Field member: cap_psp_csr::sta_psp_pkt_mem.wptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WPTR_MSB 9
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WPTR_LSB 6
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WPTR_WIDTH 4
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WPTR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WPTR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WPTR_FIELD_MASK 0x000003c0
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WPTR_GET(x) (((x) & 0x000003c0) >> 6)
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WPTR_SET(x) (((x) << 6) & 0x000003c0)
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_WPTR_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: cap_psp_csr::sta_psp_pkt_mem.rptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RPTR_MSB 5
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RPTR_LSB 2
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RPTR_WIDTH 4
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RPTR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RPTR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RPTR_FIELD_MASK 0x0000003c
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RPTR_GET(x) (((x) & 0x0000003c) >> 2)
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RPTR_SET(x) (((x) << 2) & 0x0000003c)
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_RPTR_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: cap_psp_csr::sta_psp_pkt_mem.bist_done_pass               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_psp_pkt_mem.bist_done_fail               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_PSP_PKT_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfw_psp_pkt_mem                             */
/* Register template: cap_psp_csr::cfw_psp_pkt_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 359 */
/* Field member: cap_psp_csr::cfw_psp_pkt_mem.wptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_MSB 9
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_LSB 6
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_WIDTH 4
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_FIELD_MASK 0x000003c0
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_GET(x) (((x) & 0x000003c0) >> 6)
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_SET(x) (((x) << 6) & 0x000003c0)
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_WPTR_MODIFY(r, x) \
   ((((x) << 6) & 0x000003c0) | ((r) & 0xfffffc3f))
/* Field member: cap_psp_csr::cfw_psp_pkt_mem.rptr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_MSB 5
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_LSB 2
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_WIDTH 4
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_FIELD_MASK 0x0000003c
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_GET(x) (((x) & 0x0000003c) >> 2)
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_SET(x) (((x) << 2) & 0x0000003c)
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_RPTR_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: cap_psp_csr::cfw_psp_pkt_mem.flush                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_MSB 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_LSB 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_WIDTH 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_FLUSH_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfw_psp_pkt_mem.offline                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 41 */
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_MSB 0
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_LSB 0
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_WIDTH 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_READ_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_RESET 0x0
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFW_PSP_PKT_MEM_OFFLINE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sat_lif_table_ecc_err                       */
/* Register template: cap_psp_csr::sat_lif_table_ecc_err                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 371 */
/* Field member: cap_psp_csr::sat_lif_table_ecc_err.value                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_LIF_TABLE_ECC_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_lif_table_qid_err                       */
/* Register template: cap_psp_csr::sat_lif_table_qid_err                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 376 */
/* Field member: cap_psp_csr::sat_lif_table_qid_err.value                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_LIF_TABLE_QID_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_sw_xns                             */
/* Wide Register template: cap_psp_csr::cnt_sw_xns                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 381 */
#define CAP_PSP_CSR_CNT_SW_XNS_SIZE 0x2
#define CAP_PSP_CSR_CNT_SW_XNS_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_0_2                  */
/* Register template: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_0_2              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 381 */
/* Field member: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_0_2.value_31_0        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_1_2                  */
/* Register template: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_1_2              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 381 */
/* Field member: cap_psp_csr::cnt_sw_xns::cnt_sw_xns_1_2.value_39_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_SW_XNS_CNT_SW_XNS_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_sw_sop                             */
/* Wide Register template: cap_psp_csr::cnt_sw_sop                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 386 */
#define CAP_PSP_CSR_CNT_SW_SOP_SIZE 0x2
#define CAP_PSP_CSR_CNT_SW_SOP_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_0_2                  */
/* Register template: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_0_2              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 386 */
/* Field member: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_0_2.value_31_0        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_1_2                  */
/* Register template: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_1_2              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 386 */
/* Field member: cap_psp_csr::cnt_sw_sop::cnt_sw_sop_1_2.value_39_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_SW_SOP_CNT_SW_SOP_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_sw_eop                                  */
/* Register template: cap_psp_csr::cnt_sw_eop                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 391 */
/* Field member: cap_psp_csr::cnt_sw_eop.value                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_SW_EOP_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pb_pbus_xns                        */
/* Wide Register template: cap_psp_csr::cnt_pb_pbus_xns                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 396 */
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_SIZE 0x2
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_0_2        */
/* Register template: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_0_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 396 */
/* Field member: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_1_2        */
/* Register template: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_1_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 396 */
/* Field member: cap_psp_csr::cnt_pb_pbus_xns::cnt_pb_pbus_xns_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_XNS_CNT_PB_PBUS_XNS_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pb_pbus_sop                        */
/* Wide Register template: cap_psp_csr::cnt_pb_pbus_sop                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 401 */
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_SIZE 0x2
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_0_2        */
/* Register template: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_0_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 401 */
/* Field member: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_1_2        */
/* Register template: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_1_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 401 */
/* Field member: cap_psp_csr::cnt_pb_pbus_sop::cnt_pb_pbus_sop_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_SOP_CNT_PB_PBUS_SOP_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_pb_pbus_eop                             */
/* Register template: cap_psp_csr::cnt_pb_pbus_eop                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 406 */
/* Field member: cap_psp_csr::cnt_pb_pbus_eop.value                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_EOP_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pb_pbus_no_data                    */
/* Wide Register template: cap_psp_csr::cnt_pb_pbus_no_data                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 411 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_SIZE 0x2
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_0_2 */
/* Register template: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 411 */
/* Field member: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_1_2 */
/* Register template: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 411 */
/* Field member: cap_psp_csr::cnt_pb_pbus_no_data::cnt_pb_pbus_no_data_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_CNT_PB_PBUS_NO_DATA_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pb_pbus_sop_err                         */
/* Register template: cap_psp_csr::sat_pb_pbus_sop_err                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 416 */
/* Field member: cap_psp_csr::sat_pb_pbus_sop_err.value                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_SOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pb_pbus_eop_err                         */
/* Register template: cap_psp_csr::sat_pb_pbus_eop_err                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 421 */
/* Field member: cap_psp_csr::sat_pb_pbus_eop_err.value                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_EOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pb_pbus_err                             */
/* Register template: cap_psp_csr::sat_pb_pbus_err                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 426 */
/* Field member: cap_psp_csr::sat_pb_pbus_err.value                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pb_pbus_dummy                           */
/* Register template: cap_psp_csr::sat_pb_pbus_dummy                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 431 */
/* Field member: cap_psp_csr::sat_pb_pbus_dummy.value                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_DUMMY_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pb_pbus_nopkt                           */
/* Register template: cap_psp_csr::sat_pb_pbus_nopkt                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 436 */
/* Field member: cap_psp_csr::sat_pb_pbus_nopkt.value                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PB_PBUS_NOPKT_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_ma_xns                             */
/* Wide Register template: cap_psp_csr::cnt_ma_xns                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 441 */
#define CAP_PSP_CSR_CNT_MA_XNS_SIZE 0x2
#define CAP_PSP_CSR_CNT_MA_XNS_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_0_2                  */
/* Register template: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_0_2              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 441 */
/* Field member: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_0_2.value_31_0        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_1_2                  */
/* Register template: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_1_2              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 441 */
/* Field member: cap_psp_csr::cnt_ma_xns::cnt_ma_xns_1_2.value_39_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_XNS_CNT_MA_XNS_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_ma_sop                             */
/* Wide Register template: cap_psp_csr::cnt_ma_sop                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 446 */
#define CAP_PSP_CSR_CNT_MA_SOP_SIZE 0x2
#define CAP_PSP_CSR_CNT_MA_SOP_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_0_2                  */
/* Register template: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_0_2              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 446 */
/* Field member: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_0_2.value_31_0        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_1_2                  */
/* Register template: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_1_2              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 446 */
/* Field member: cap_psp_csr::cnt_ma_sop::cnt_ma_sop_1_2.value_39_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_SOP_CNT_MA_SOP_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_ma_eop                                  */
/* Register template: cap_psp_csr::cnt_ma_eop                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 451 */
/* Field member: cap_psp_csr::cnt_ma_eop.value                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_EOP_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_ma_recirc                          */
/* Wide Register template: cap_psp_csr::cnt_ma_recirc                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 456 */
#define CAP_PSP_CSR_CNT_MA_RECIRC_SIZE 0x2
#define CAP_PSP_CSR_CNT_MA_RECIRC_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_0_2            */
/* Register template: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_0_2        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 456 */
/* Field member: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_0_2.value_31_0  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_1_2            */
/* Register template: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_1_2        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 456 */
/* Field member: cap_psp_csr::cnt_ma_recirc::cnt_ma_recirc_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_RECIRC_CNT_MA_RECIRC_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_ma_no_data                         */
/* Wide Register template: cap_psp_csr::cnt_ma_no_data                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 461 */
#define CAP_PSP_CSR_CNT_MA_NO_DATA_SIZE 0x2
#define CAP_PSP_CSR_CNT_MA_NO_DATA_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_0_2          */
/* Register template: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_0_2      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 461 */
/* Field member: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_1_2          */
/* Register template: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_1_2      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 461 */
/* Field member: cap_psp_csr::cnt_ma_no_data::cnt_ma_no_data_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_NO_DATA_CNT_MA_NO_DATA_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_ma_collapsed                       */
/* Wide Register template: cap_psp_csr::cnt_ma_collapsed                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 466 */
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_SIZE 0x2
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_0_2      */
/* Register template: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_0_2  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 466 */
/* Field member: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_1_2      */
/* Register template: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_1_2  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 466 */
/* Field member: cap_psp_csr::cnt_ma_collapsed::cnt_ma_collapsed_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_COLLAPSED_CNT_MA_COLLAPSED_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_ma_drop                            */
/* Wide Register template: cap_psp_csr::cnt_ma_drop                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 471 */
#define CAP_PSP_CSR_CNT_MA_DROP_SIZE 0x2
#define CAP_PSP_CSR_CNT_MA_DROP_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_0_2                */
/* Register template: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_0_2            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 471 */
/* Field member: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_0_2.value_31_0      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_1_2                */
/* Register template: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_1_2            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 471 */
/* Field member: cap_psp_csr::cnt_ma_drop::cnt_ma_drop_1_2.value_39_32     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_MA_DROP_CNT_MA_DROP_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_ma_sop_err                              */
/* Register template: cap_psp_csr::sat_ma_sop_err                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 476 */
/* Field member: cap_psp_csr::sat_ma_sop_err.value                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_MA_SOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_ma_eop_err                              */
/* Register template: cap_psp_csr::sat_ma_eop_err                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 481 */
/* Field member: cap_psp_csr::sat_ma_eop_err.value                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_MA_EOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pr_pbus_xns                        */
/* Wide Register template: cap_psp_csr::cnt_pr_pbus_xns                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 486 */
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_SIZE 0x2
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_0_2        */
/* Register template: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_0_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 486 */
/* Field member: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_1_2        */
/* Register template: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_1_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 486 */
/* Field member: cap_psp_csr::cnt_pr_pbus_xns::cnt_pr_pbus_xns_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PBUS_XNS_CNT_PR_PBUS_XNS_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pr_pbus_sop                        */
/* Wide Register template: cap_psp_csr::cnt_pr_pbus_sop                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 491 */
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_SIZE 0x2
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_0_2        */
/* Register template: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_0_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 491 */
/* Field member: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_1_2        */
/* Register template: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_1_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 491 */
/* Field member: cap_psp_csr::cnt_pr_pbus_sop::cnt_pr_pbus_sop_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PBUS_SOP_CNT_PR_PBUS_SOP_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_pr_pbus_eop                             */
/* Register template: cap_psp_csr::cnt_pr_pbus_eop                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 496 */
/* Field member: cap_psp_csr::cnt_pr_pbus_eop.value                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PBUS_EOP_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pr_pbus_recirc                     */
/* Wide Register template: cap_psp_csr::cnt_pr_pbus_recirc                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 501 */
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_SIZE 0x2
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_0_2  */
/* Register template: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 501 */
/* Field member: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_1_2  */
/* Register template: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 501 */
/* Field member: cap_psp_csr::cnt_pr_pbus_recirc::cnt_pr_pbus_recirc_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PBUS_RECIRC_CNT_PR_PBUS_RECIRC_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pr_pbus_sop_err                         */
/* Register template: cap_psp_csr::sat_pr_pbus_sop_err                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 506 */
/* Field member: cap_psp_csr::sat_pr_pbus_sop_err.value                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_PBUS_SOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pr_pbus_eop_err                         */
/* Register template: cap_psp_csr::sat_pr_pbus_eop_err                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 511 */
/* Field member: cap_psp_csr::sat_pr_pbus_eop_err.value                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_PBUS_EOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pr_pbus_err                             */
/* Register template: cap_psp_csr::sat_pr_pbus_err                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 516 */
/* Field member: cap_psp_csr::sat_pr_pbus_err.value                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_PBUS_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_pr_pkt_ff_almost_full                   */
/* Register template: cap_psp_csr::cnt_pr_pkt_ff_almost_full               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 521 */
/* Field member: cap_psp_csr::cnt_pr_pkt_ff_almost_full.value              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_PKT_FF_ALMOST_FULL_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pr_resub_pbus_xns                  */
/* Wide Register template: cap_psp_csr::cnt_pr_resub_pbus_xns              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 526 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_SIZE 0x2
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_0_2 */
/* Register template: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 526 */
/* Field member: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_1_2 */
/* Register template: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 526 */
/* Field member: cap_psp_csr::cnt_pr_resub_pbus_xns::cnt_pr_resub_pbus_xns_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_XNS_CNT_PR_RESUB_PBUS_XNS_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pr_resub_pbus_sop                  */
/* Wide Register template: cap_psp_csr::cnt_pr_resub_pbus_sop              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 531 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_SIZE 0x2
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_0_2 */
/* Register template: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 531 */
/* Field member: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_1_2 */
/* Register template: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 531 */
/* Field member: cap_psp_csr::cnt_pr_resub_pbus_sop::cnt_pr_resub_pbus_sop_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_SOP_CNT_PR_RESUB_PBUS_SOP_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_pr_resub_pbus_eop                       */
/* Register template: cap_psp_csr::cnt_pr_resub_pbus_eop                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 536 */
/* Field member: cap_psp_csr::cnt_pr_resub_pbus_eop.value                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_PBUS_EOP_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pr_resub_pbus_sop_err                   */
/* Register template: cap_psp_csr::sat_pr_resub_pbus_sop_err               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 541 */
/* Field member: cap_psp_csr::sat_pr_resub_pbus_sop_err.value              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_SOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pr_resub_pbus_eop_err                   */
/* Register template: cap_psp_csr::sat_pr_resub_pbus_eop_err               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 546 */
/* Field member: cap_psp_csr::sat_pr_resub_pbus_eop_err.value              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_EOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pr_resub_pbus_err                       */
/* Register template: cap_psp_csr::sat_pr_resub_pbus_err                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 551 */
/* Field member: cap_psp_csr::sat_pr_resub_pbus_err.value                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_PBUS_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pr_resub_xns                       */
/* Wide Register template: cap_psp_csr::cnt_pr_resub_xns                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 556 */
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_SIZE 0x2
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_0_2      */
/* Register template: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_0_2  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 556 */
/* Field member: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_1_2      */
/* Register template: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_1_2  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 556 */
/* Field member: cap_psp_csr::cnt_pr_resub_xns::cnt_pr_resub_xns_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_XNS_CNT_PR_RESUB_XNS_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pr_resub_sop                       */
/* Wide Register template: cap_psp_csr::cnt_pr_resub_sop                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 561 */
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_SIZE 0x2
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_0_2      */
/* Register template: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_0_2  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 561 */
/* Field member: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_1_2      */
/* Register template: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_1_2  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 561 */
/* Field member: cap_psp_csr::cnt_pr_resub_sop::cnt_pr_resub_sop_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_SOP_CNT_PR_RESUB_SOP_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_pr_resub_eop                            */
/* Register template: cap_psp_csr::cnt_pr_resub_eop                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 566 */
/* Field member: cap_psp_csr::cnt_pr_resub_eop.value                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_EOP_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pr_resub_no_data                   */
/* Wide Register template: cap_psp_csr::cnt_pr_resub_no_data               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 571 */
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_SIZE 0x2
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_0_2 */
/* Register template: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 571 */
/* Field member: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_1_2 */
/* Register template: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 571 */
/* Field member: cap_psp_csr::cnt_pr_resub_no_data::cnt_pr_resub_no_data_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PR_RESUB_NO_DATA_CNT_PR_RESUB_NO_DATA_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pr_resub_sop_err                        */
/* Register template: cap_psp_csr::sat_pr_resub_sop_err                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 576 */
/* Field member: cap_psp_csr::sat_pr_resub_sop_err.value                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_SOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_pr_resub_eop_err                        */
/* Register template: cap_psp_csr::sat_pr_resub_eop_err                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 581 */
/* Field member: cap_psp_csr::sat_pr_resub_eop_err.value                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PR_RESUB_EOP_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_psp_csr_read_access                     */
/* Register template: cap_psp_csr::cnt_psp_csr_read_access                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 586 */
/* Field member: cap_psp_csr::cnt_psp_csr_read_access.value                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PSP_CSR_READ_ACCESS_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_psp_csr_write_access                    */
/* Register template: cap_psp_csr::cnt_psp_csr_write_access                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 591 */
/* Field member: cap_psp_csr::cnt_psp_csr_write_access.value               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PSP_CSR_WRITE_ACCESS_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_psp_csr_read_access_err                 */
/* Register template: cap_psp_csr::sat_psp_csr_read_access_err             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 596 */
/* Field member: cap_psp_csr::sat_psp_csr_read_access_err.value            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PSP_CSR_READ_ACCESS_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::sat_psp_csr_write_access_err                */
/* Register template: cap_psp_csr::sat_psp_csr_write_access_err            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 601 */
/* Field member: cap_psp_csr::sat_psp_csr_write_access_err.value           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_MSB 7
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_LSB 0
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_WIDTH 8
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_RESET 0x00
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_SAT_PSP_CSR_WRITE_ACCESS_ERR_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_psp_prd_phv_valid                  */
/* Wide Register template: cap_psp_csr::cnt_psp_prd_phv_valid              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 606 */
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_SIZE 0x2
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_0_2 */
/* Register template: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 606 */
/* Field member: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_1_2 */
/* Register template: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 606 */
/* Field member: cap_psp_csr::cnt_psp_prd_phv_valid::cnt_psp_prd_phv_valid_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PSP_PRD_PHV_VALID_CNT_PSP_PRD_PHV_VALID_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cnt_ptd_npv_phv_full                        */
/* Register template: cap_psp_csr::cnt_ptd_npv_phv_full                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 611 */
/* Field member: cap_psp_csr::cnt_ptd_npv_phv_full.value                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_MSB 7
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_LSB 0
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_WIDTH 8
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_RESET 0x00
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_GET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_SET(x) ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PTD_NPV_PHV_FULL_VALUE_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::csr_intr                                    */
/* Register template: cap_psp_csr::csr_intr                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 115 */
/* Field member: cap_psp_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::csr_intr.dowstream                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_psp_csr::int_groups                                     */
/* Group template: cap_psp_csr::intgrp_status                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 99 */
#define CAP_PSP_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PSP_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_psp_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_psp_csr::int_groups::intreg               */
/* Register template referenced: cap_psp_csr::intreg_status                */
#define CAP_PSP_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_GROUPS_INTREG_RESET_MASK 0xffffffe0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_psp_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x0000001f
/* Register member: cap_psp_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_psp_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_psp_csr::intreg_status                */
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xffffffe0
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_psp_csr::int_groups::intreg                          */
/* Register template: cap_psp_csr::intreg_status                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 49 */
/* Field member: cap_psp_csr::intreg_status.int_sw_phv_mem_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_SW_PHV_MEM_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_status.int_lif_qstate_map_interrupt   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_LIF_QSTATE_MAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_status.int_fatal_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_FATAL_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_FATAL_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_FATAL_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_FATAL_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_FATAL_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_FATAL_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_FATAL_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_FATAL_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_FATAL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_status.int_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_status.int_info_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_GROUPS_INTREG_INT_INFO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.int_sw_phv_mem_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_MSB 4
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_LSB 4
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_SW_PHV_MEM_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_enable.int_lif_qstate_map_enable      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_MSB 3
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_LSB 3
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_LIF_QSTATE_MAP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_enable.int_fatal_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FATAL_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.int_err_enable                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.int_info_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INFO_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_groups::int_rw_reg                      */
/* Register template: cap_psp_csr::intreg_status                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 49 */
/* Field member: cap_psp_csr::intreg_status.int_sw_phv_mem_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_SW_PHV_MEM_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_status.int_lif_qstate_map_interrupt   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_LIF_QSTATE_MAP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_status.int_fatal_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_FATAL_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_FATAL_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_FATAL_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_FATAL_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_FATAL_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_FATAL_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_FATAL_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_FATAL_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_FATAL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_status.int_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_status.int_info_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_GROUPS_INT_RW_REG_INT_INFO_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_psp_csr::int_info                                       */
/* Group template: cap_psp_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 78 */
#define CAP_PSP_CSR_INT_INFO_SIZE 0x4
#define CAP_PSP_CSR_INT_INFO_BYTE_SIZE 0x10
/* Register member: cap_psp_csr::intgrp.intreg                             */
/* Register type referenced: cap_psp_csr::int_info::intreg                 */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_INFO_INTREG_OFFSET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_INFO_INTREG_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_INFO_INTREG_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_INFO_INTREG_WRITE_MASK 0x000001ff
/* Register member: cap_psp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_psp_csr::int_info::int_test_set           */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_OFFSET 0x1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_WRITE_MASK 0x000001ff
/* Register member: cap_psp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_psp_csr::int_info::int_enable_set         */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_WRITE_MASK 0x000001ff
/* Register member: cap_psp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_psp_csr::int_info::int_enable_clear       */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_WRITE_MASK 0x000001ff

/* Register type: cap_psp_csr::int_info::intreg                            */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm4_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_MSB 8
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_LSB 8
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM4_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm3_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_MSB 7
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_LSB 7
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM3_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm2_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_MSB 6
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_LSB 6
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM2_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm1_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_MSB 5
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_LSB 5
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM1_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm0_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_INFO_INTREG_PB_PBUS_FSM0_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg.pr_resub_pkt_before_phv_interrupt     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg.phv_srdy_collapsed_interrupt          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_INFO_INTREG_PHV_SRDY_COLLAPSED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.ptd_npv_phv_full_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_INFO_INTREG_PTD_NPV_PHV_FULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.pr_pkt_ff_almost_full_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_INFO_INTREG_PR_PKT_FF_ALMOST_FULL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_info::int_test_set                      */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm4_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_MSB 8
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_LSB 8
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm3_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_MSB 7
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_LSB 7
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm2_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_MSB 6
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_LSB 6
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm1_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_MSB 5
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_LSB 5
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm0_no_data_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg.pr_resub_pkt_before_phv_interrupt     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_RESUB_PKT_BEFORE_PHV_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg.phv_srdy_collapsed_interrupt          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PHV_SRDY_COLLAPSED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.ptd_npv_phv_full_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PTD_NPV_PHV_FULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.pr_pkt_ff_almost_full_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_INFO_INT_TEST_SET_PR_PKT_FF_ALMOST_FULL_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_info::int_enable_set                    */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm4_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_MSB 8
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_LSB 8
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm3_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_MSB 7
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_LSB 7
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm2_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_MSB 6
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_LSB 6
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm1_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_MSB 5
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_LSB 5
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm0_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_MSB 4
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_LSB 4
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_pkt_before_phv_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_MSB 3
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_LSB 3
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_RESUB_PKT_BEFORE_PHV_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_enable.phv_srdy_collapsed_enable      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PHV_SRDY_COLLAPSED_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.ptd_npv_phv_full_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PTD_NPV_PHV_FULL_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.pr_pkt_ff_almost_full_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_SET_PR_PKT_FF_ALMOST_FULL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_info::int_enable_clear                  */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm4_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_MSB 8
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_LSB 8
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm3_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_MSB 7
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_LSB 7
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm2_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_MSB 6
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_LSB 6
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm1_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_MSB 5
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_LSB 5
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm0_no_data_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_MSB 4
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_LSB 4
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_pkt_before_phv_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_MSB 3
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_LSB 3
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_RESUB_PKT_BEFORE_PHV_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_enable.phv_srdy_collapsed_enable      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PHV_SRDY_COLLAPSED_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.ptd_npv_phv_full_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PTD_NPV_PHV_FULL_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.pr_pkt_ff_almost_full_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_INFO_INT_ENABLE_CLEAR_PR_PKT_FF_ALMOST_FULL_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_psp_csr::int_err                                        */
/* Group template: cap_psp_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 78 */
#define CAP_PSP_CSR_INT_ERR_SIZE 0x4
#define CAP_PSP_CSR_INT_ERR_BYTE_SIZE 0x10
/* Register member: cap_psp_csr::intgrp.intreg                             */
/* Register type referenced: cap_psp_csr::int_err::intreg                  */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_ERR_INTREG_OFFSET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_ERR_INTREG_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_ERR_INTREG_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_ERR_INTREG_WRITE_MASK 0x00003fff
/* Register member: cap_psp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_psp_csr::int_err::int_test_set            */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_OFFSET 0x1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_WRITE_MASK 0x00003fff
/* Register member: cap_psp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_psp_csr::int_err::int_enable_set          */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_WRITE_MASK 0x00003fff
/* Register member: cap_psp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_psp_csr::int_err::int_enable_clear        */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_WRITE_MASK 0x00003fff

/* Register type: cap_psp_csr::int_err::intreg                             */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.lb_pkt_almost_full_timeout_err_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_MSB 13
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_LSB 13
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::intreg.lb_phv_almost_full_timeout_err_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_MSB 12
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_LSB 12
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_INT_ERR_INTREG_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::intreg.pb_pbus_min_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_MSB 11
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_LSB 11
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_MIN_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg.pb_pbus_nopkt_err_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_MSB 10
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_LSB 10
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_NOPKT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg.pb_pbus_dummy_err_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_MSB 9
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_LSB 9
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_DUMMY_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg.max_recir_count_err_interrupt         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_MSB 8
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_LSB 8
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_ERR_INTREG_MAX_RECIR_COUNT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg.psp_phv_eop_offset_err_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_MSB 7
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_LSB 7
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg.psp_phv_sop_offset_err_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_MSB 6
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_LSB 6
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg.psp_phv_larger_than_twelve_flits_err_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_MSB 5
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_LSB 5
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg.psp_csr_write_access_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg.psp_csr_read_access_err_interrupt     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_ERR_INTREG_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg.pr_resub_pbus_err_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_RESUB_PBUS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.pr_pbus_err_interrupt                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_ERR_INTREG_PR_PBUS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.pb_pbus_err_interrupt                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_ERR_INTREG_PB_PBUS_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_err::int_test_set                       */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.lb_pkt_almost_full_timeout_err_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_MSB 13
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_LSB 13
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::intreg.lb_phv_almost_full_timeout_err_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_MSB 12
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_LSB 12
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::intreg.pb_pbus_min_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_MSB 11
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_LSB 11
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_MIN_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg.pb_pbus_nopkt_err_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_MSB 10
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_LSB 10
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_NOPKT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg.pb_pbus_dummy_err_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_MSB 9
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_LSB 9
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_DUMMY_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg.max_recir_count_err_interrupt         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_MSB 8
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_LSB 8
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_MAX_RECIR_COUNT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg.psp_phv_eop_offset_err_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_MSB 7
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_LSB 7
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_EOP_OFFSET_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg.psp_phv_sop_offset_err_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_MSB 6
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_LSB 6
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_SOP_OFFSET_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg.psp_phv_larger_than_twelve_flits_err_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_MSB 5
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_LSB 5
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg.psp_csr_write_access_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_WRITE_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg.psp_csr_read_access_err_interrupt     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PSP_CSR_READ_ACCESS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg.pr_resub_pbus_err_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_RESUB_PBUS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.pr_pbus_err_interrupt                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PR_PBUS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.pb_pbus_err_interrupt                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_ERR_INT_TEST_SET_PB_PBUS_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_err::int_enable_set                     */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.lb_pkt_almost_full_timeout_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_MSB 13
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_LSB 13
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::intreg_enable.lb_phv_almost_full_timeout_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_MSB 12
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_LSB 12
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_min_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_MSB 11
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_LSB 11
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_MIN_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_nopkt_err_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_MSB 10
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_LSB 10
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_NOPKT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_dummy_err_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_MSB 9
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_LSB 9
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_DUMMY_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg_enable.max_recir_count_err_enable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_MSB 8
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_LSB 8
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_MAX_RECIR_COUNT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg_enable.psp_phv_eop_offset_err_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_MSB 7
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_LSB 7
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_EOP_OFFSET_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg_enable.psp_phv_sop_offset_err_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_MSB 6
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_LSB 6
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_SOP_OFFSET_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg_enable.psp_phv_larger_than_twelve_flits_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_MSB 5
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_LSB 5
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg_enable.psp_csr_write_access_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_MSB 4
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_LSB 4
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_enable.psp_csr_read_access_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_MSB 3
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_LSB 3
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PSP_CSR_READ_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_pbus_err_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_RESUB_PBUS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.pr_pbus_err_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PR_PBUS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_err_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_SET_PB_PBUS_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_err::int_enable_clear                   */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.lb_pkt_almost_full_timeout_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_MSB 13
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_LSB 13
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PKT_ALMOST_FULL_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::intreg_enable.lb_phv_almost_full_timeout_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_MSB 12
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_LSB 12
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_LB_PHV_ALMOST_FULL_TIMEOUT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_min_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_MSB 11
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_LSB 11
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_MIN_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_nopkt_err_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_MSB 10
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_LSB 10
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_NOPKT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_dummy_err_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_MSB 9
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_LSB 9
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_DUMMY_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg_enable.max_recir_count_err_enable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_MSB 8
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_LSB 8
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_MAX_RECIR_COUNT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg_enable.psp_phv_eop_offset_err_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_MSB 7
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_LSB 7
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_EOP_OFFSET_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg_enable.psp_phv_sop_offset_err_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_MSB 6
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_LSB 6
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_SOP_OFFSET_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg_enable.psp_phv_larger_than_twelve_flits_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_MSB 5
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_LSB 5
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_PHV_LARGER_THAN_TWELVE_FLITS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg_enable.psp_csr_write_access_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_MSB 4
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_LSB 4
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_WRITE_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_enable.psp_csr_read_access_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_MSB 3
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_LSB 3
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PSP_CSR_READ_ACCESS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_pbus_err_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_RESUB_PBUS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.pr_pbus_err_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PR_PBUS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_err_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_ERR_INT_ENABLE_CLEAR_PB_PBUS_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_psp_csr::int_fatal                                      */
/* Group template: cap_psp_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 78 */
#define CAP_PSP_CSR_INT_FATAL_SIZE 0x4
#define CAP_PSP_CSR_INT_FATAL_BYTE_SIZE 0x10
/* Register member: cap_psp_csr::intgrp.intreg                             */
/* Register type referenced: cap_psp_csr::int_fatal::intreg                */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_FATAL_INTREG_OFFSET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_FATAL_INTREG_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_FATAL_INTREG_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_FATAL_INTREG_WRITE_MASK 0x007fffff
/* Register member: cap_psp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_psp_csr::int_fatal::int_test_set          */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_OFFSET 0x1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_WRITE_MASK 0x007fffff
/* Register member: cap_psp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_psp_csr::int_fatal::int_enable_set        */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_WRITE_MASK 0x007fffff
/* Register member: cap_psp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_psp_csr::int_fatal::int_enable_clear      */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_WRITE_MASK 0x007fffff

/* Register type: cap_psp_csr::int_fatal::intreg                           */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.sw_phv_jabber_err_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_MSB 22
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_LSB 22
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_SW_PHV_JABBER_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_psp_csr::intreg.dc_pkt_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_MSB 21
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_LSB 21
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PKT_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_psp_csr::intreg.lb_pkt_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_MSB 20
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_LSB 20
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PKT_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_psp_csr::intreg.dc_phv_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_MSB 19
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_LSB 19
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_DC_PHV_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_psp_csr::intreg.lb_phv_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_MSB 18
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_LSB 18
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_LB_PHV_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_psp_csr::intreg.flit_cnt_oflow_err_interrupt          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_MSB 17
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_LSB 17
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_FLIT_CNT_OFLOW_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_psp_csr::intreg.lif_ind_table_rsp_err_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_MSB 16
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_LSB 16
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_LIF_IND_TABLE_RSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm5_pkt_too_small_err_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_MSB 15
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_LSB 15
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm4_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_MSB 14
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_LSB 14
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm3_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_MSB 13
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_LSB 13
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm2_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_MSB 12
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_LSB 12
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm1_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_MSB 11
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_LSB 11
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm0_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_MSB 10
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_LSB 10
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg.pr_resub_eop_err_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_MSB 9
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_LSB 9
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg.pr_resub_sop_err_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_MSB 8
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_LSB 8
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg.pr_resub_pbus_eop_err_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_MSB 7
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_LSB 7
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg.pr_resub_pbus_sop_err_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_MSB 6
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_LSB 6
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg.pr_pbus_eop_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_MSB 5
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_LSB 5
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg.pr_pbus_sop_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PR_PBUS_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg.ma_eop_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg.ma_sop_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_FATAL_INTREG_MA_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.pb_pbus_eop_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.pb_pbus_sop_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_FATAL_INTREG_PB_PBUS_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_fatal::int_test_set                     */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.sw_phv_jabber_err_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_MSB 22
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_LSB 22
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_SW_PHV_JABBER_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_psp_csr::intreg.dc_pkt_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_MSB 21
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_LSB 21
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PKT_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_psp_csr::intreg.lb_pkt_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_MSB 20
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_LSB 20
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PKT_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_psp_csr::intreg.dc_phv_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_MSB 19
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_LSB 19
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_DC_PHV_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_psp_csr::intreg.lb_phv_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_MSB 18
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_LSB 18
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LB_PHV_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_psp_csr::intreg.flit_cnt_oflow_err_interrupt          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_MSB 17
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_LSB 17
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_FLIT_CNT_OFLOW_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_psp_csr::intreg.lif_ind_table_rsp_err_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_MSB 16
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_LSB 16
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_LIF_IND_TABLE_RSP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm5_pkt_too_small_err_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_MSB 15
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_LSB 15
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm4_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_MSB 14
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_LSB 14
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM4_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm3_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_MSB 13
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_LSB 13
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM3_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm2_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_MSB 12
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_LSB 12
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM2_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm1_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_MSB 11
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_LSB 11
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM1_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg.pb_pbus_fsm0_no_data_err_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_MSB 10
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_LSB 10
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_FSM0_NO_DATA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg.pr_resub_eop_err_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_MSB 9
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_LSB 9
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg.pr_resub_sop_err_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_MSB 8
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_LSB 8
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg.pr_resub_pbus_eop_err_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_MSB 7
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_LSB 7
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg.pr_resub_pbus_sop_err_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_MSB 6
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_LSB 6
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_RESUB_PBUS_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg.pr_pbus_eop_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_MSB 5
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_LSB 5
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg.pr_pbus_sop_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PR_PBUS_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg.ma_eop_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg.ma_sop_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.pb_pbus_eop_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.pb_pbus_sop_err_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_FATAL_INT_TEST_SET_PB_PBUS_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_fatal::int_enable_set                   */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.sw_phv_jabber_err_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_MSB 22
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_LSB 22
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_FIELD_MASK 0x00400000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_SW_PHV_JABBER_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_psp_csr::intreg_enable.dc_pkt_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_MSB 21
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_LSB 21
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_FIELD_MASK 0x00200000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PKT_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_psp_csr::intreg_enable.lb_pkt_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_MSB 20
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_LSB 20
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_FIELD_MASK 0x00100000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PKT_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_psp_csr::intreg_enable.dc_phv_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_MSB 19
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_LSB 19
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_FIELD_MASK 0x00080000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_DC_PHV_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_psp_csr::intreg_enable.lb_phv_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_MSB 18
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_LSB 18
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_FIELD_MASK 0x00040000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LB_PHV_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_psp_csr::intreg_enable.flit_cnt_oflow_err_enable      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_MSB 17
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_LSB 17
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_FIELD_MASK 0x00020000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_FLIT_CNT_OFLOW_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_psp_csr::intreg_enable.lif_ind_table_rsp_err_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_MSB 16
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_LSB 16
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_FIELD_MASK 0x00010000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_LIF_IND_TABLE_RSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm5_pkt_too_small_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_MSB 15
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_LSB 15
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_FIELD_MASK 0x00008000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm4_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_MSB 14
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_LSB 14
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00004000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm3_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_MSB 13
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_LSB 13
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm2_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_MSB 12
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_LSB 12
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm1_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_MSB 11
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_LSB 11
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm0_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_MSB 10
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_LSB 10
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_eop_err_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_MSB 9
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_LSB 9
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_sop_err_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_MSB 8
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_LSB 8
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_pbus_eop_err_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_MSB 7
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_LSB 7
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_pbus_sop_err_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_MSB 6
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_LSB 6
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_RESUB_PBUS_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg_enable.pr_pbus_eop_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_MSB 5
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_LSB 5
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg_enable.pr_pbus_sop_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_MSB 4
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_LSB 4
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PR_PBUS_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_enable.ma_eop_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_MSB 3
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_LSB 3
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_enable.ma_sop_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_eop_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_sop_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_SET_PB_PBUS_SOP_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_fatal::int_enable_clear                 */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.sw_phv_jabber_err_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_MSB 22
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_LSB 22
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_FIELD_MASK 0x00400000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_SW_PHV_JABBER_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_psp_csr::intreg_enable.dc_pkt_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_MSB 21
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_LSB 21
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_FIELD_MASK 0x00200000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PKT_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_psp_csr::intreg_enable.lb_pkt_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_MSB 20
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_LSB 20
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_FIELD_MASK 0x00100000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PKT_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_psp_csr::intreg_enable.dc_phv_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_MSB 19
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_LSB 19
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_FIELD_MASK 0x00080000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_DC_PHV_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_psp_csr::intreg_enable.lb_phv_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_MSB 18
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_LSB 18
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_FIELD_MASK 0x00040000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LB_PHV_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_psp_csr::intreg_enable.flit_cnt_oflow_err_enable      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_MSB 17
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_LSB 17
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_FIELD_MASK 0x00020000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_FLIT_CNT_OFLOW_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_psp_csr::intreg_enable.lif_ind_table_rsp_err_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_MSB 16
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_LSB 16
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_FIELD_MASK 0x00010000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_LIF_IND_TABLE_RSP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm5_pkt_too_small_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_MSB 15
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_LSB 15
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_FIELD_MASK 0x00008000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM5_PKT_TOO_SMALL_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm4_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_MSB 14
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_LSB 14
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00004000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM4_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm3_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_MSB 13
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_LSB 13
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM3_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm2_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_MSB 12
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_LSB 12
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM2_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm1_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_MSB 11
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_LSB 11
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM1_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_fsm0_no_data_err_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_MSB 10
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_LSB 10
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_FSM0_NO_DATA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_eop_err_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_MSB 9
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_LSB 9
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_sop_err_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_MSB 8
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_LSB 8
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_pbus_eop_err_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_MSB 7
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_LSB 7
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg_enable.pr_resub_pbus_sop_err_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_MSB 6
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_LSB 6
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_RESUB_PBUS_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg_enable.pr_pbus_eop_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_MSB 5
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_LSB 5
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg_enable.pr_pbus_sop_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_MSB 4
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_LSB 4
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PR_PBUS_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_enable.ma_eop_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_MSB 3
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_LSB 3
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_enable.ma_sop_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_eop_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.pb_pbus_sop_err_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_FATAL_INT_ENABLE_CLEAR_PB_PBUS_SOP_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Memory type: cap_psp_csr::dhs_lif_qstate_map                       */
/* Wide Memory template: cap_psp_csr::dhs_lif_qstate_map                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 683 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_SIZE 0x2000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_BYTE_SIZE 0x8000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRIES 0x800
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_MSB 103
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_LSB 0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_WIDTH 104
/* Wide Register member: cap_psp_csr::dhs_lif_qstate_map.entry             */
/* Wide Register type referenced: cap_psp_csr::dhs_lif_qstate_map::entry   */
/* Wide Register template referenced: cap_psp_csr::dhs_lif_qstate_map::entry */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_OFFSET 0x0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_WRITE_ACCESS 1
/* Register member: cap_psp_csr::dhs_lif_qstate_map::entry.entry_0_4       */
/* Register type referenced: cap_psp_csr::dhs_lif_qstate_map::entry::entry_0_4 */
/* Register template referenced: cap_psp_csr::dhs_lif_qstate_map::entry::entry_0_4 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_OFFSET 0x0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_lif_qstate_map::entry.entry_1_4       */
/* Register type referenced: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4 */
/* Register template referenced: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_OFFSET 0x1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_lif_qstate_map::entry.entry_2_4       */
/* Register type referenced: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4 */
/* Register template referenced: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_OFFSET 0x2
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_lif_qstate_map::entry.entry_3_4       */
/* Register type referenced: cap_psp_csr::dhs_lif_qstate_map::entry::entry_3_4 */
/* Register template referenced: cap_psp_csr::dhs_lif_qstate_map::entry::entry_3_4 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_OFFSET 0x3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_RESET_MASK 0xffffff00
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_WRITE_MASK 0x000000ff

/* Wide Register type: cap_psp_csr::dhs_lif_qstate_map::entry              */
/* Wide Register template: cap_psp_csr::dhs_lif_qstate_map::entry          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 691 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_SIZE 0x1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_BYTE_SIZE 0x10

/* Register type: cap_psp_csr::dhs_lif_qstate_map::entry::entry_0_4        */
/* Register template: cap_psp_csr::dhs_lif_qstate_map::entry::entry_0_4    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 691 */
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_0_4.length1_0_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_MSB 31
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_LSB 31
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_WIDTH 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_FIELD_MASK 0x80000000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH1_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_0_4.size0   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_MSB 30
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_LSB 28
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_WIDTH 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_FIELD_MASK 0x70000000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_GET(x) \
   (((x) & 0x70000000) >> 28)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_SET(x) \
   (((x) << 28) & 0x70000000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_SIZE0_MODIFY(r, x) \
   ((((x) << 28) & 0x70000000) | ((r) & 0x8fffffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_0_4.length0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_MSB 27
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_LSB 23
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_WIDTH 5
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_FIELD_MASK 0x0f800000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_GET(x) \
   (((x) & 0x0f800000) >> 23)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_SET(x) \
   (((x) << 23) & 0x0f800000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_LENGTH0_MODIFY(r, x) \
   ((((x) << 23) & 0x0f800000) | ((r) & 0xf07fffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_0_4.qstate_base */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_MSB 22
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_LSB 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_WIDTH 22
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_FIELD_MASK 0x007ffffe
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_GET(x) \
   (((x) & 0x007ffffe) >> 1)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_SET(x) \
   (((x) << 1) & 0x007ffffe)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_QSTATE_BASE_MODIFY(r, x) \
   ((((x) << 1) & 0x007ffffe) | ((r) & 0xff800001))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_0_4.vld     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_MSB 0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_LSB 0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_WIDTH 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_0_4_VLD_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4        */
/* Register template: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 691 */
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4.length5_0_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_MSB 31
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_LSB 31
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_WIDTH 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_FIELD_MASK 0x80000000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH5_0_0_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4.size4   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_MSB 30
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_LSB 28
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_WIDTH 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_FIELD_MASK 0x70000000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_GET(x) \
   (((x) & 0x70000000) >> 28)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_SET(x) \
   (((x) << 28) & 0x70000000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE4_MODIFY(r, x) \
   ((((x) << 28) & 0x70000000) | ((r) & 0x8fffffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4.length4 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_MSB 27
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_LSB 23
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_WIDTH 5
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_FIELD_MASK 0x0f800000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_GET(x) \
   (((x) & 0x0f800000) >> 23)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_SET(x) \
   (((x) << 23) & 0x0f800000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH4_MODIFY(r, x) \
   ((((x) << 23) & 0x0f800000) | ((r) & 0xf07fffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4.size3   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_MSB 22
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_LSB 20
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_WIDTH 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_FIELD_MASK 0x00700000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_GET(x) \
   (((x) & 0x00700000) >> 20)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_SET(x) \
   (((x) << 20) & 0x00700000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE3_MODIFY(r, x) \
   ((((x) << 20) & 0x00700000) | ((r) & 0xff8fffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4.length3 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_MSB 19
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_LSB 15
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_WIDTH 5
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_FIELD_MASK 0x000f8000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_GET(x) \
   (((x) & 0x000f8000) >> 15)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_SET(x) \
   (((x) << 15) & 0x000f8000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH3_MODIFY(r, x) \
   ((((x) << 15) & 0x000f8000) | ((r) & 0xfff07fff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4.size2   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_MSB 14
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_LSB 12
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_WIDTH 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_FIELD_MASK 0x00007000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_GET(x) \
   (((x) & 0x00007000) >> 12)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_SET(x) \
   (((x) << 12) & 0x00007000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE2_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000) | ((r) & 0xffff8fff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4.length2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_MSB 11
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_LSB 7
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_WIDTH 5
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_FIELD_MASK 0x00000f80
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_GET(x) \
   (((x) & 0x00000f80) >> 7)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_SET(x) \
   (((x) << 7) & 0x00000f80)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH2_MODIFY(r, x) \
   ((((x) << 7) & 0x00000f80) | ((r) & 0xfffff07f))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4.size1   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_MSB 6
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_LSB 4
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_WIDTH 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_FIELD_MASK 0x00000070
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_GET(x) \
   (((x) & 0x00000070) >> 4)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_SET(x) \
   (((x) << 4) & 0x00000070)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_SIZE1_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070) | ((r) & 0xffffff8f))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_1_4.length1_4_1 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_MSB 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_LSB 0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_WIDTH 4
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_FIELD_MASK 0x0000000f
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_1_4_LENGTH1_4_1_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4        */
/* Register template: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 691 */
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4.spare   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_MSB 31
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_LSB 28
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_WIDTH 4
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_FIELD_MASK 0xf0000000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SPARE_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4.sched_hint_cos */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_MSB 27
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_LSB 24
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_WIDTH 4
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_FIELD_MASK 0x0f000000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_COS_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4.sched_hint_en */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_MSB 23
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_LSB 23
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_WIDTH 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_FIELD_MASK 0x00800000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SCHED_HINT_EN_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4.size7   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_MSB 22
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_LSB 20
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_WIDTH 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_FIELD_MASK 0x00700000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_GET(x) \
   (((x) & 0x00700000) >> 20)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_SET(x) \
   (((x) << 20) & 0x00700000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE7_MODIFY(r, x) \
   ((((x) << 20) & 0x00700000) | ((r) & 0xff8fffff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4.length7 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_MSB 19
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_LSB 15
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_WIDTH 5
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_FIELD_MASK 0x000f8000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_GET(x) \
   (((x) & 0x000f8000) >> 15)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_SET(x) \
   (((x) << 15) & 0x000f8000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH7_MODIFY(r, x) \
   ((((x) << 15) & 0x000f8000) | ((r) & 0xfff07fff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4.size6   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_MSB 14
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_LSB 12
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_WIDTH 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_FIELD_MASK 0x00007000
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_GET(x) \
   (((x) & 0x00007000) >> 12)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_SET(x) \
   (((x) << 12) & 0x00007000)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE6_MODIFY(r, x) \
   ((((x) << 12) & 0x00007000) | ((r) & 0xffff8fff))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4.length6 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_MSB 11
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_LSB 7
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_WIDTH 5
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_FIELD_MASK 0x00000f80
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_GET(x) \
   (((x) & 0x00000f80) >> 7)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_SET(x) \
   (((x) << 7) & 0x00000f80)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH6_MODIFY(r, x) \
   ((((x) << 7) & 0x00000f80) | ((r) & 0xfffff07f))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4.size5   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_MSB 6
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_LSB 4
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_WIDTH 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_FIELD_MASK 0x00000070
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_GET(x) \
   (((x) & 0x00000070) >> 4)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_SET(x) \
   (((x) << 4) & 0x00000070)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_SIZE5_MODIFY(r, x) \
   ((((x) << 4) & 0x00000070) | ((r) & 0xffffff8f))
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_2_4.length5_4_1 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_MSB 3
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_LSB 0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_WIDTH 4
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_FIELD_MASK 0x0000000f
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_2_4_LENGTH5_4_1_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_psp_csr::dhs_lif_qstate_map::entry::entry_3_4        */
/* Register template: cap_psp_csr::dhs_lif_qstate_map::entry::entry_3_4    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 691 */
/* Field member: cap_psp_csr::dhs_lif_qstate_map::entry::entry_3_4.ecc     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_MSB 7
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_LSB 0
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_WIDTH 8
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_DHS_LIF_QSTATE_MAP_ENTRY_ENTRY_3_4_ECC_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_psp_csr::cfg_ecc_disable_lif_qstate_map              */
/* Register template: cap_psp_csr::cfg_ecc_disable_lif_qstate_map          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 717 */
/* Field member: cap_psp_csr::cfg_ecc_disable_lif_qstate_map.dhs           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_MSB 2
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_LSB 2
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_WIDTH 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_RESET 0x0
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DHS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::cfg_ecc_disable_lif_qstate_map.det           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_MSB 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_LSB 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_WIDTH 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_RESET 0x0
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfg_ecc_disable_lif_qstate_map.cor           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_MSB 0
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_LSB 0
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_WIDTH 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_RESET 0x0
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_ECC_DISABLE_LIF_QSTATE_MAP_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta_ecc_lif_qstate_map                      */
/* Register template: cap_psp_csr::sta_ecc_lif_qstate_map                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 725 */
/* Field member: cap_psp_csr::sta_ecc_lif_qstate_map.addr                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_MSB 20
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_LSB 10
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_WIDTH 11
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_FIELD_MASK 0x001ffc00
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_GET(x) \
   (((x) & 0x001ffc00) >> 10)
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_SET(x) \
   (((x) << 10) & 0x001ffc00)
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x001ffc00) | ((r) & 0xffe003ff))
/* Field member: cap_psp_csr::sta_ecc_lif_qstate_map.syndrome              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_MSB 9
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_LSB 2
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_WIDTH 8
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_READ_ACCESS 1
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_psp_csr::sta_ecc_lif_qstate_map.correctable           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_MSB 1
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_LSB 1
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_WIDTH 1
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_ecc_lif_qstate_map.uncorrectable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_MSB 0
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_LSB 0
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_WIDTH 1
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_ECC_LIF_QSTATE_MAP_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfg_lif_table_sram_bist                     */
/* Register template: cap_psp_csr::cfg_lif_table_sram_bist                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 733 */
/* Field member: cap_psp_csr::cfg_lif_table_sram_bist.run                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_MSB 0
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_LSB 0
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_WIDTH 1
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_RESET 0x0
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_LIF_TABLE_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta_lif_table_sram_bist                     */
/* Register template: cap_psp_csr::sta_lif_table_sram_bist                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 739 */
/* Field member: cap_psp_csr::sta_lif_table_sram_bist.done_fail            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_MSB 1
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_LSB 1
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_lif_table_sram_bist.done_pass            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_MSB 0
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_LSB 0
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_WIDTH 1
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_LIF_TABLE_SRAM_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_psp_csr::int_lif_qstate_map                             */
/* Group template: cap_psp_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 78 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_SIZE 0x4
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_BYTE_SIZE 0x10
/* Register member: cap_psp_csr::intgrp.intreg                             */
/* Register type referenced: cap_psp_csr::int_lif_qstate_map::intreg       */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_OFFSET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_WRITE_MASK 0x00000007
/* Register member: cap_psp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_psp_csr::int_lif_qstate_map::int_test_set */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_OFFSET 0x1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_WRITE_MASK 0x00000007
/* Register member: cap_psp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_psp_csr::int_lif_qstate_map::int_enable_set */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_WRITE_MASK 0x00000007
/* Register member: cap_psp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_psp_csr::int_lif_qstate_map::int_enable_clear */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_WRITE_MASK 0x00000007

/* Register type: cap_psp_csr::int_lif_qstate_map::intreg                  */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.qid_invalid_interrupt                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_QID_INVALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.ecc_correctable_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.ecc_uncorrectable_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_lif_qstate_map::int_test_set            */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.qid_invalid_interrupt                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_QID_INVALID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.ecc_correctable_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.ecc_uncorrectable_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_lif_qstate_map::int_enable_set          */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.qid_invalid_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_QID_INVALID_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.ecc_correctable_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.ecc_uncorrectable_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_lif_qstate_map::int_enable_clear        */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.qid_invalid_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_QID_INVALID_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.ecc_correctable_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.ecc_uncorrectable_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_LIF_QSTATE_MAP_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfg_sw_phv_global                           */
/* Register template: cap_psp_csr::cfg_sw_phv_global                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 749 */
/* Field member: cap_psp_csr::cfg_sw_phv_global.err_enable                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_MSB 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_LSB 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfg_sw_phv_global.start_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_MSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_LSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_RESET 0x1
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_SW_PHV_GLOBAL_START_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::cfg_sw_phv_control                          */
/* Register template: cap_psp_csr::cfg_sw_phv_control                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 754 */
/* Field member: cap_psp_csr::cfg_sw_phv_control.qid_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_MSB 6
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_LSB 6
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::cfg_sw_phv_control.packet_len_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_MSB 5
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_LSB 5
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_PACKET_LEN_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::cfg_sw_phv_control.frame_size_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_MSB 4
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_LSB 4
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_FRAME_SIZE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::cfg_sw_phv_control.localtime_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_MSB 3
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_LSB 3
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_LOCALTIME_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::cfg_sw_phv_control.qid_repeat_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_MSB 2
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_LSB 2
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_QID_REPEAT_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::cfg_sw_phv_control.counter_repeat_enable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_MSB 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_LSB 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_COUNTER_REPEAT_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfg_sw_phv_control.start_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_MSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_LSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_SW_PHV_CONTROL_START_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_psp_csr::cfg_sw_phv_config                      */
/* Wide Register template: cap_psp_csr::cfg_sw_phv_config                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 764 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_SIZE 0x4
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_BYTE_SIZE 0x10

/* Register type: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4    */
/* Register template: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 764 */
/* Field member: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4.insertion_period_clocks_23_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_MSB 31
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_LSB 8
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_WIDTH 24
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_RESET 0x000000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_FIELD_MASK 0xffffff00
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_INSERTION_PERIOD_CLOCKS_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4.num_flits */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_MSB 7
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_LSB 4
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_WIDTH 4
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_FIELD_MASK 0x000000f0
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_NUM_FLITS_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_0_4.start_addr */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_MSB 3
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_LSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_WIDTH 4
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_FIELD_MASK 0x0000000f
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_0_4_START_ADDR_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4    */
/* Register template: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 764 */
/* Field member: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4.counter_max */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_MSB 31
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_LSB 18
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_WIDTH 14
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_RESET 0x0000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_FIELD_MASK 0xfffc0000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_GET(x) \
   (((x) & 0xfffc0000) >> 18)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_SET(x) \
   (((x) << 18) & 0xfffc0000)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_COUNTER_MAX_MODIFY(r, x) \
   ((((x) << 18) & 0xfffc0000) | ((r) & 0x0003ffff))
/* Field member: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_1_4.insertion_period_clocks_41_24 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_MSB 17
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_LSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_WIDTH 18
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_RESET 0x00000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_FIELD_MASK 0x0003ffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_GET(x) \
   ((x) & 0x0003ffff)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_SET(x) \
   ((x) & 0x0003ffff)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_1_4_INSERTION_PERIOD_CLOCKS_41_24_MODIFY(r, x) \
   (((x) & 0x0003ffff) | ((r) & 0xfffc0000))

/* Register type: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4    */
/* Register template: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 764 */
/* Field member: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4.qid_max_7_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_MSB 31
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_LSB 24
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_WIDTH 8
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_RESET 0x00
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_FIELD_MASK 0xff000000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MAX_7_0_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_2_4.qid_min */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_MSB 23
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_LSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_WIDTH 24
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_RESET 0x000000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_FIELD_MASK 0x00ffffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_GET(x) \
   ((x) & 0x00ffffff)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_SET(x) \
   ((x) & 0x00ffffff)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_2_4_QID_MIN_MODIFY(r, x) \
   (((x) & 0x00ffffff) | ((r) & 0xff000000))

/* Register type: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4    */
/* Register template: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 764 */
/* Field member: cap_psp_csr::cfg_sw_phv_config::cfg_sw_phv_config_3_4.qid_max_23_8 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_MSB 15
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_LSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_WIDTH 16
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_RESET 0x0000
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_FIELD_MASK 0x0000ffff
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PSP_CSR_CFG_SW_PHV_CONFIG_CFG_SW_PHV_CONFIG_3_4_QID_MAX_23_8_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_psp_csr::sta_sw_phv_state                       */
/* Wide Register template: cap_psp_csr::sta_sw_phv_state                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 773 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_SIZE 0x4
#define CAP_PSP_CSR_STA_SW_PHV_STATE_BYTE_SIZE 0x10

/* Register type: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_0_3      */
/* Register template: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_0_3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 773 */
/* Field member: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_0_3.current_insertion_period_30_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_MSB 31
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_LSB 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_WIDTH 31
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_FIELD_MASK 0xfffffffe
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_GET(x) \
   (((x) & 0xfffffffe) >> 1)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_SET(x) \
   (((x) << 1) & 0xfffffffe)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_CURRENT_INSERTION_PERIOD_30_0_MODIFY(r, x) \
   ((((x) << 1) & 0xfffffffe) | ((r) & 0x00000001))
/* Field member: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_0_3.done  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_MSB 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_LSB 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_WIDTH 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_0_3_DONE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_1_3      */
/* Register template: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_1_3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 773 */
/* Field member: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_1_3.current_qid_2_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_MSB 31
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_LSB 29
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_WIDTH 3
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_FIELD_MASK 0xe0000000
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_QID_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_1_3.current_flit */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_MSB 28
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_LSB 25
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_WIDTH 4
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_FIELD_MASK 0x1e000000
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_GET(x) \
   (((x) & 0x1e000000) >> 25)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_SET(x) \
   (((x) << 25) & 0x1e000000)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_FLIT_MODIFY(r, x) \
   ((((x) << 25) & 0x1e000000) | ((r) & 0xe1ffffff))
/* Field member: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_1_3.current_counter */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_MSB 24
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_LSB 11
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_WIDTH 14
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_FIELD_MASK 0x01fff800
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_GET(x) \
   (((x) & 0x01fff800) >> 11)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_SET(x) \
   (((x) << 11) & 0x01fff800)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_COUNTER_MODIFY(r, x) \
   ((((x) << 11) & 0x01fff800) | ((r) & 0xfe0007ff))
/* Field member: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_1_3.current_insertion_period_41_31 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_MSB 10
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_LSB 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_WIDTH 11
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_FIELD_MASK 0x000007ff
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_GET(x) \
   ((x) & 0x000007ff)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_SET(x) \
   ((x) & 0x000007ff)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_1_3_CURRENT_INSERTION_PERIOD_41_31_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_2_3      */
/* Register template: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_2_3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 773 */
/* Field member: cap_psp_csr::sta_sw_phv_state::sta_sw_phv_state_2_3.current_qid_23_3 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_MSB 20
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_LSB 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_WIDTH 21
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_FIELD_MASK 0x001fffff
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_GET(x) \
   ((x) & 0x001fffff)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_SET(x) \
   ((x) & 0x001fffff)
#define CAP_PSP_CSR_STA_SW_PHV_STATE_STA_SW_PHV_STATE_2_3_CURRENT_QID_23_3_MODIFY(r, x) \
   (((x) & 0x001fffff) | ((r) & 0xffe00000))

/* Wide Memory type: cap_psp_csr::dhs_sw_phv_mem                           */
/* Wide Memory template: cap_psp_csr::dhs_sw_phv_mem                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 781 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_SIZE 0x200
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_BYTE_SIZE 0x800
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRIES 0x10
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_MSB 534
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_WIDTH 535
/* Wide Register member: cap_psp_csr::dhs_sw_phv_mem.entry                 */
/* Wide Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry       */
/* Wide Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry   */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_OFFSET 0x0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_0_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_0_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_0_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_1_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_1_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_1_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_2_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_2_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_2_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_3_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_3_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_3_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_4_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_4_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_4_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_5_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_5_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_5_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_6_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_6_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_6_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_7_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_7_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_7_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_8_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_8_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_8_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_9_32          */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_9_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_9_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_10_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_10_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_10_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_11_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_11_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_11_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_12_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_12_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_12_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_13_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_13_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_13_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_14_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_14_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_14_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_15_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_15_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_15_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_16_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_16_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_16_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_RESET_MASK 0xff800000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_WRITE_MASK 0x007fffff
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_17_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_17_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_17_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_17_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_18_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_18_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_18_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_19_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_19_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_19_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_20_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_20_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_20_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_21_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_21_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_21_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_22_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_22_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_22_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_23_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_23_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_23_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_24_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_24_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_24_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_25_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_25_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_25_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_26_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_26_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_26_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_27_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_27_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_27_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_28_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_28_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_28_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_29_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_29_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_29_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_30_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_30_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_30_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_psp_csr::dhs_sw_phv_mem::entry.entry_31_32         */
/* Register type referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_31_32 */
/* Register template referenced: cap_psp_csr::dhs_sw_phv_mem::entry::entry_31_32 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_psp_csr::dhs_sw_phv_mem::entry                  */
/* Wide Register template: cap_psp_csr::dhs_sw_phv_mem::entry              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_SIZE 0x1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_0_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_0_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_0_32.data_31_0  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_1_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_1_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_1_32.data_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_2_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_2_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_2_32.data_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_3_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_3_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_3_32.data_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_4_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_4_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_4_32.data_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_5_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_5_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_5_32.data_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_6_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_6_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_6_32.data_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_7_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_7_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_7_32.data_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_8_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_8_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_8_32.data_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_9_32           */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_9_32       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_9_32.data_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_10_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_10_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_10_32.data_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_11_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_11_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_11_32.data_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_12_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_12_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_12_32.data_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_13_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_13_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_13_32.data_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_14_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_14_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_14_32.data_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_15_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_15_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_15_32.data_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_16_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_16_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_16_32.ecc       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_MSB 22
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_LSB 3
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_WIDTH 20
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_FIELD_MASK 0x007ffff8
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_GET(x) \
   (((x) & 0x007ffff8) >> 3)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_SET(x) \
   (((x) << 3) & 0x007ffff8)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_ECC_MODIFY(r, x) \
   ((((x) << 3) & 0x007ffff8) | ((r) & 0xff800007))
/* Field member: cap_psp_csr::dhs_sw_phv_mem::entry::entry_16_32.spare     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_MSB 2
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_LSB 0
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_WIDTH 3
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_FIELD_MASK 0x00000007
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_GET(x) \
   ((x) & 0x00000007)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_SET(x) \
   ((x) & 0x00000007)
#define CAP_PSP_CSR_DHS_SW_PHV_MEM_ENTRY_ENTRY_16_32_SPARE_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_17_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_17_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_18_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_18_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_19_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_19_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_20_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_20_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_21_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_21_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_22_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_22_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_23_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_23_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_24_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_24_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_25_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_25_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_26_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_26_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_27_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_27_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_28_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_28_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_29_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_29_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_30_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_30_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::dhs_sw_phv_mem::entry::entry_31_32          */
/* Register template: cap_psp_csr::dhs_sw_phv_mem::entry::entry_31_32      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */

/* Register type: cap_psp_csr::cfg_sw_phv_mem                              */
/* Register template: cap_psp_csr::cfg_sw_phv_mem                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 796 */
/* Field member: cap_psp_csr::cfg_sw_phv_mem.bist_run                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_MSB 3
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_LSB 3
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_SET(x) (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::cfg_sw_phv_mem.ecc_bypass                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_MSB 2
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_LSB 2
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_BYPASS_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::cfg_sw_phv_mem.ecc_correct                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_MSB 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_LSB 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_CORRECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::cfg_sw_phv_mem.ecc_detect                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_MSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_LSB 0
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_WIDTH 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_READ_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_WRITE_ACCESS 1
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_RESET 0x0
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_CFG_SW_PHV_MEM_ECC_DETECT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta_sw_phv_mem                              */
/* Register template: cap_psp_csr::sta_sw_phv_mem                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 805 */
/* Field member: cap_psp_csr::sta_sw_phv_mem.bist_done_pass                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_MSB 27
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_LSB 27
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x08000000
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_psp_csr::sta_sw_phv_mem.bist_done_fail                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_MSB 26
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_LSB 26
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x04000000
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_psp_csr::sta_sw_phv_mem.ecc_addr                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_ADDR_MSB 25
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_ADDR_LSB 22
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_ADDR_WIDTH 4
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_ADDR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_ADDR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_ADDR_FIELD_MASK 0x03c00000
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_ADDR_GET(x) (((x) & 0x03c00000) >> 22)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_ADDR_SET(x) \
   (((x) << 22) & 0x03c00000)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_ADDR_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: cap_psp_csr::sta_sw_phv_mem.ecc_syndrome                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_MSB 21
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_LSB 2
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_WIDTH 20
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_FIELD_MASK 0x003ffffc
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_GET(x) \
   (((x) & 0x003ffffc) >> 2)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_SET(x) \
   (((x) << 2) & 0x003ffffc)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x003ffffc) | ((r) & 0xffc00003))
/* Field member: cap_psp_csr::sta_sw_phv_mem.ecc_uncorrectable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_MSB 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_LSB 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_WIDTH 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_sw_phv_mem.ecc_correctable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_MSB 0
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_LSB 0
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_WIDTH 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_SW_PHV_MEM_ECC_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_psp_csr::int_sw_phv_mem                                 */
/* Group template: cap_psp_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 78 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_SIZE 0x4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_BYTE_SIZE 0x10
/* Register member: cap_psp_csr::intgrp.intreg                             */
/* Register type referenced: cap_psp_csr::int_sw_phv_mem::intreg           */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_OFFSET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_WRITE_MASK 0x00000fff
/* Register member: cap_psp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_psp_csr::int_sw_phv_mem::int_test_set     */
/* Register template referenced: cap_psp_csr::intreg                       */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_OFFSET 0x1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_WRITE_MASK 0x00000fff
/* Register member: cap_psp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_psp_csr::int_sw_phv_mem::int_enable_set   */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_WRITE_MASK 0x00000fff
/* Register member: cap_psp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_psp_csr::int_sw_phv_mem::int_enable_clear */
/* Register template referenced: cap_psp_csr::intreg_enable                */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_WRITE_MASK 0x00000fff

/* Register type: cap_psp_csr::int_sw_phv_mem::intreg                      */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.phv_done7_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_MSB 11
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_LSB 11
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg.phv_done6_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_MSB 10
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_LSB 10
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg.phv_done5_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_MSB 9
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_LSB 9
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg.phv_done4_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_MSB 8
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_LSB 8
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg.phv_done3_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_MSB 7
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_LSB 7
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg.phv_done2_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_MSB 6
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_LSB 6
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg.phv_done1_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_MSB 5
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_LSB 5
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg.phv_done0_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_DONE0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg.phv_invalid_data_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg.phv_invalid_sram_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_PHV_INVALID_SRAM_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.ecc_correctable_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.ecc_uncorrectable_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INTREG_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_sw_phv_mem::int_test_set                */
/* Register template: cap_psp_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 14 */
/* Field member: cap_psp_csr::intreg.phv_done7_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_MSB 11
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_LSB 11
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE7_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg.phv_done6_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_MSB 10
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_LSB 10
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE6_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg.phv_done5_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_MSB 9
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_LSB 9
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE5_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg.phv_done4_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_MSB 8
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_LSB 8
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE4_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg.phv_done3_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_MSB 7
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_LSB 7
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE3_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg.phv_done2_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_MSB 6
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_LSB 6
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg.phv_done1_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_MSB 5
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_LSB 5
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg.phv_done0_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_MSB 4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_LSB 4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_DONE0_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg.phv_invalid_data_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_MSB 3
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_LSB 3
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_DATA_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg.phv_invalid_sram_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_MSB 2
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_LSB 2
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_PHV_INVALID_SRAM_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg.ecc_correctable_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg.ecc_uncorrectable_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_TEST_SET_ECC_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_sw_phv_mem::int_enable_set              */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.phv_done7_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_MSB 11
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_LSB 11
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE7_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg_enable.phv_done6_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_MSB 10
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_LSB 10
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE6_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg_enable.phv_done5_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_MSB 9
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_LSB 9
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE5_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg_enable.phv_done4_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_MSB 8
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_LSB 8
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE4_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg_enable.phv_done3_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_MSB 7
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_LSB 7
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE3_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg_enable.phv_done2_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_MSB 6
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_LSB 6
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE2_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg_enable.phv_done1_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_MSB 5
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_LSB 5
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE1_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg_enable.phv_done0_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_MSB 4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_LSB 4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_DONE0_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_enable.phv_invalid_data_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_MSB 3
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_LSB 3
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_enable.phv_invalid_sram_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_PHV_INVALID_SRAM_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.ecc_correctable_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.ecc_uncorrectable_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_SET_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::int_sw_phv_mem::int_enable_clear            */
/* Register template: cap_psp_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 37 */
/* Field member: cap_psp_csr::intreg_enable.phv_done7_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_MSB 11
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_LSB 11
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE7_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::intreg_enable.phv_done6_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_MSB 10
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_LSB 10
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE6_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::intreg_enable.phv_done5_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_MSB 9
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_LSB 9
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE5_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::intreg_enable.phv_done4_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_MSB 8
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_LSB 8
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE4_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::intreg_enable.phv_done3_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_MSB 7
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_LSB 7
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE3_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::intreg_enable.phv_done2_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_MSB 6
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_LSB 6
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE2_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::intreg_enable.phv_done1_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_MSB 5
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_LSB 5
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE1_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::intreg_enable.phv_done0_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_MSB 4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_LSB 4
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_DONE0_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::intreg_enable.phv_invalid_data_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_MSB 3
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_LSB 3
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_DATA_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::intreg_enable.phv_invalid_sram_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_MSB 2
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_LSB 2
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_PHV_INVALID_SRAM_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::intreg_enable.ecc_correctable_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MSB 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_LSB 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::intreg_enable.ecc_uncorrectable_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_INT_SW_PHV_MEM_INT_ENABLE_CLEAR_ECC_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta_flow                                    */
/* Register template: cap_psp_csr::sta_flow                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 830 */
/* Field member: cap_psp_csr::sta_flow.ptd_npv_phv_full                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_PTD_NPV_PHV_FULL_MSB 17
#define CAP_PSP_CSR_STA_FLOW_PTD_NPV_PHV_FULL_LSB 17
#define CAP_PSP_CSR_STA_FLOW_PTD_NPV_PHV_FULL_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_PTD_NPV_PHV_FULL_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_PTD_NPV_PHV_FULL_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_PTD_NPV_PHV_FULL_FIELD_MASK 0x00020000
#define CAP_PSP_CSR_STA_FLOW_PTD_NPV_PHV_FULL_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PSP_CSR_STA_FLOW_PTD_NPV_PHV_FULL_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PSP_CSR_STA_FLOW_PTD_NPV_PHV_FULL_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_psp_csr::sta_flow.pr_pkt_ff_almost_full               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_PR_PKT_FF_ALMOST_FULL_MSB 16
#define CAP_PSP_CSR_STA_FLOW_PR_PKT_FF_ALMOST_FULL_LSB 16
#define CAP_PSP_CSR_STA_FLOW_PR_PKT_FF_ALMOST_FULL_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_PR_PKT_FF_ALMOST_FULL_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_PR_PKT_FF_ALMOST_FULL_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_PR_PKT_FF_ALMOST_FULL_FIELD_MASK 0x00010000
#define CAP_PSP_CSR_STA_FLOW_PR_PKT_FF_ALMOST_FULL_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PSP_CSR_STA_FLOW_PR_PKT_FF_ALMOST_FULL_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PSP_CSR_STA_FLOW_PR_PKT_FF_ALMOST_FULL_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_psp_csr::sta_flow.sv21_ma_phv_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV21_MA_PHV_DRDY_MSB 15
#define CAP_PSP_CSR_STA_FLOW_SV21_MA_PHV_DRDY_LSB 15
#define CAP_PSP_CSR_STA_FLOW_SV21_MA_PHV_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV21_MA_PHV_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV21_MA_PHV_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV21_MA_PHV_DRDY_FIELD_MASK 0x00008000
#define CAP_PSP_CSR_STA_FLOW_SV21_MA_PHV_DRDY_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PSP_CSR_STA_FLOW_SV21_MA_PHV_DRDY_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PSP_CSR_STA_FLOW_SV21_MA_PHV_DRDY_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_psp_csr::sta_flow.sv20_ma_phv_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV20_MA_PHV_DRDY_MSB 14
#define CAP_PSP_CSR_STA_FLOW_SV20_MA_PHV_DRDY_LSB 14
#define CAP_PSP_CSR_STA_FLOW_SV20_MA_PHV_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV20_MA_PHV_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV20_MA_PHV_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV20_MA_PHV_DRDY_FIELD_MASK 0x00004000
#define CAP_PSP_CSR_STA_FLOW_SV20_MA_PHV_DRDY_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PSP_CSR_STA_FLOW_SV20_MA_PHV_DRDY_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PSP_CSR_STA_FLOW_SV20_MA_PHV_DRDY_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_psp_csr::sta_flow.sv15_pr_pkt_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV15_PR_PKT_DRDY_MSB 13
#define CAP_PSP_CSR_STA_FLOW_SV15_PR_PKT_DRDY_LSB 13
#define CAP_PSP_CSR_STA_FLOW_SV15_PR_PKT_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV15_PR_PKT_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV15_PR_PKT_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV15_PR_PKT_DRDY_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_STA_FLOW_SV15_PR_PKT_DRDY_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_STA_FLOW_SV15_PR_PKT_DRDY_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_STA_FLOW_SV15_PR_PKT_DRDY_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::sta_flow.sv14_ma_phv_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV14_MA_PHV_DRDY_MSB 12
#define CAP_PSP_CSR_STA_FLOW_SV14_MA_PHV_DRDY_LSB 12
#define CAP_PSP_CSR_STA_FLOW_SV14_MA_PHV_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV14_MA_PHV_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV14_MA_PHV_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV14_MA_PHV_DRDY_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_STA_FLOW_SV14_MA_PHV_DRDY_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_STA_FLOW_SV14_MA_PHV_DRDY_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_STA_FLOW_SV14_MA_PHV_DRDY_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::sta_flow.sv11_in_pkt_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PKT_DRDY_MSB 11
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PKT_DRDY_LSB 11
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PKT_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PKT_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PKT_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PKT_DRDY_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PKT_DRDY_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PKT_DRDY_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PKT_DRDY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::sta_flow.sv11_in_phv_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PHV_DRDY_MSB 10
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PHV_DRDY_LSB 10
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PHV_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PHV_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PHV_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PHV_DRDY_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PHV_DRDY_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PHV_DRDY_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_STA_FLOW_SV11_IN_PHV_DRDY_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::sta_flow.sv04_lt_rsp_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_RSP_DRDY_MSB 9
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_RSP_DRDY_LSB 9
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_RSP_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_RSP_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_RSP_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_RSP_DRDY_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_RSP_DRDY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_RSP_DRDY_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_RSP_DRDY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::sta_flow.sv04_lt_ovr_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_OVR_DRDY_MSB 8
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_OVR_DRDY_LSB 8
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_OVR_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_OVR_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_OVR_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_OVR_DRDY_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_OVR_DRDY_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_OVR_DRDY_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_STA_FLOW_SV04_LT_OVR_DRDY_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::sta_flow.sv02_lb_pkt_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV02_LB_PKT_DRDY_MSB 7
#define CAP_PSP_CSR_STA_FLOW_SV02_LB_PKT_DRDY_LSB 7
#define CAP_PSP_CSR_STA_FLOW_SV02_LB_PKT_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV02_LB_PKT_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV02_LB_PKT_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV02_LB_PKT_DRDY_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_STA_FLOW_SV02_LB_PKT_DRDY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_STA_FLOW_SV02_LB_PKT_DRDY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_STA_FLOW_SV02_LB_PKT_DRDY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::sta_flow.sv01_lb_phv_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV01_LB_PHV_DRDY_MSB 6
#define CAP_PSP_CSR_STA_FLOW_SV01_LB_PHV_DRDY_LSB 6
#define CAP_PSP_CSR_STA_FLOW_SV01_LB_PHV_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV01_LB_PHV_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV01_LB_PHV_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV01_LB_PHV_DRDY_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_STA_FLOW_SV01_LB_PHV_DRDY_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_STA_FLOW_SV01_LB_PHV_DRDY_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_STA_FLOW_SV01_LB_PHV_DRDY_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::sta_flow.sv01_pb_pkt_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_SV01_PB_PKT_DRDY_MSB 5
#define CAP_PSP_CSR_STA_FLOW_SV01_PB_PKT_DRDY_LSB 5
#define CAP_PSP_CSR_STA_FLOW_SV01_PB_PKT_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_SV01_PB_PKT_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_SV01_PB_PKT_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_SV01_PB_PKT_DRDY_FIELD_MASK 0x00000020
#define CAP_PSP_CSR_STA_FLOW_SV01_PB_PKT_DRDY_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PSP_CSR_STA_FLOW_SV01_PB_PKT_DRDY_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PSP_CSR_STA_FLOW_SV01_PB_PKT_DRDY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_psp_csr::sta_flow.pr_resub_pbus_drdy                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_PBUS_DRDY_MSB 4
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_PBUS_DRDY_LSB 4
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_PBUS_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_PBUS_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_PBUS_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_PBUS_DRDY_FIELD_MASK 0x00000010
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_PBUS_DRDY_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_PBUS_DRDY_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_PBUS_DRDY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_psp_csr::sta_flow.pr_resub_drdy                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_DRDY_MSB 3
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_DRDY_LSB 3
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_DRDY_FIELD_MASK 0x00000008
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_DRDY_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_DRDY_SET(x) (((x) << 3) & 0x00000008)
#define CAP_PSP_CSR_STA_FLOW_PR_RESUB_DRDY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_psp_csr::sta_flow.pkt_order_push_drdy                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_PKT_ORDER_PUSH_DRDY_MSB 2
#define CAP_PSP_CSR_STA_FLOW_PKT_ORDER_PUSH_DRDY_LSB 2
#define CAP_PSP_CSR_STA_FLOW_PKT_ORDER_PUSH_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_PKT_ORDER_PUSH_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_PKT_ORDER_PUSH_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_PKT_ORDER_PUSH_DRDY_FIELD_MASK 0x00000004
#define CAP_PSP_CSR_STA_FLOW_PKT_ORDER_PUSH_DRDY_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PSP_CSR_STA_FLOW_PKT_ORDER_PUSH_DRDY_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PSP_CSR_STA_FLOW_PKT_ORDER_PUSH_DRDY_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_psp_csr::sta_flow.pb_pbus_drdy                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_PB_PBUS_DRDY_MSB 1
#define CAP_PSP_CSR_STA_FLOW_PB_PBUS_DRDY_LSB 1
#define CAP_PSP_CSR_STA_FLOW_PB_PBUS_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_PB_PBUS_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_PB_PBUS_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_PB_PBUS_DRDY_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_FLOW_PB_PBUS_DRDY_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_FLOW_PB_PBUS_DRDY_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_FLOW_PB_PBUS_DRDY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_flow.ma_drdy                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FLOW_MA_DRDY_MSB 0
#define CAP_PSP_CSR_STA_FLOW_MA_DRDY_LSB 0
#define CAP_PSP_CSR_STA_FLOW_MA_DRDY_WIDTH 1
#define CAP_PSP_CSR_STA_FLOW_MA_DRDY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FLOW_MA_DRDY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FLOW_MA_DRDY_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_FLOW_MA_DRDY_GET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_FLOW_MA_DRDY_SET(x) ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_FLOW_MA_DRDY_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_psp_csr::sta_fsm                                     */
/* Register template: cap_psp_csr::sta_fsm                                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 852 */
/* Field member: cap_psp_csr::sta_fsm.sv20_ma_phv_in_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_SV20_MA_PHV_IN_PKT_MSB 14
#define CAP_PSP_CSR_STA_FSM_SV20_MA_PHV_IN_PKT_LSB 14
#define CAP_PSP_CSR_STA_FSM_SV20_MA_PHV_IN_PKT_WIDTH 1
#define CAP_PSP_CSR_STA_FSM_SV20_MA_PHV_IN_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_SV20_MA_PHV_IN_PKT_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_SV20_MA_PHV_IN_PKT_FIELD_MASK 0x00004000
#define CAP_PSP_CSR_STA_FSM_SV20_MA_PHV_IN_PKT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PSP_CSR_STA_FSM_SV20_MA_PHV_IN_PKT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PSP_CSR_STA_FSM_SV20_MA_PHV_IN_PKT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_psp_csr::sta_fsm.sv15_pr_pkt_in_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_SV15_PR_PKT_IN_PKT_MSB 13
#define CAP_PSP_CSR_STA_FSM_SV15_PR_PKT_IN_PKT_LSB 13
#define CAP_PSP_CSR_STA_FSM_SV15_PR_PKT_IN_PKT_WIDTH 1
#define CAP_PSP_CSR_STA_FSM_SV15_PR_PKT_IN_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_SV15_PR_PKT_IN_PKT_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_SV15_PR_PKT_IN_PKT_FIELD_MASK 0x00002000
#define CAP_PSP_CSR_STA_FSM_SV15_PR_PKT_IN_PKT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PSP_CSR_STA_FSM_SV15_PR_PKT_IN_PKT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PSP_CSR_STA_FSM_SV15_PR_PKT_IN_PKT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_psp_csr::sta_fsm.sv13_lb_pkt_in_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PKT_IN_PKT_MSB 12
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PKT_IN_PKT_LSB 12
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PKT_IN_PKT_WIDTH 1
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PKT_IN_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PKT_IN_PKT_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PKT_IN_PKT_FIELD_MASK 0x00001000
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PKT_IN_PKT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PKT_IN_PKT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PKT_IN_PKT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_psp_csr::sta_fsm.sv13_lb_phv_in_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PHV_IN_PKT_MSB 11
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PHV_IN_PKT_LSB 11
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PHV_IN_PKT_WIDTH 1
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PHV_IN_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PHV_IN_PKT_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PHV_IN_PKT_FIELD_MASK 0x00000800
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PHV_IN_PKT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PHV_IN_PKT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PSP_CSR_STA_FSM_SV13_LB_PHV_IN_PKT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_psp_csr::sta_fsm.sv03_sw_req_in_progress              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PROGRESS_MSB 10
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PROGRESS_LSB 10
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PROGRESS_WIDTH 1
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PROGRESS_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PROGRESS_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PROGRESS_FIELD_MASK 0x00000400
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PROGRESS_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PROGRESS_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PROGRESS_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_psp_csr::sta_fsm.sv03_sw_req_in_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PKT_MSB 9
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PKT_LSB 9
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PKT_WIDTH 1
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PKT_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PKT_FIELD_MASK 0x00000200
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PKT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PKT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PSP_CSR_STA_FSM_SV03_SW_REQ_IN_PKT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_psp_csr::sta_fsm.sv03_lt_req_in_progress              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_SV03_LT_REQ_IN_PROGRESS_MSB 8
#define CAP_PSP_CSR_STA_FSM_SV03_LT_REQ_IN_PROGRESS_LSB 8
#define CAP_PSP_CSR_STA_FSM_SV03_LT_REQ_IN_PROGRESS_WIDTH 1
#define CAP_PSP_CSR_STA_FSM_SV03_LT_REQ_IN_PROGRESS_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_SV03_LT_REQ_IN_PROGRESS_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_SV03_LT_REQ_IN_PROGRESS_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_STA_FSM_SV03_LT_REQ_IN_PROGRESS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_STA_FSM_SV03_LT_REQ_IN_PROGRESS_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_STA_FSM_SV03_LT_REQ_IN_PROGRESS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::sta_fsm.sv01_pb_pkt_in_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_SV01_PB_PKT_IN_PKT_MSB 7
#define CAP_PSP_CSR_STA_FSM_SV01_PB_PKT_IN_PKT_LSB 7
#define CAP_PSP_CSR_STA_FSM_SV01_PB_PKT_IN_PKT_WIDTH 1
#define CAP_PSP_CSR_STA_FSM_SV01_PB_PKT_IN_PKT_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_SV01_PB_PKT_IN_PKT_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_SV01_PB_PKT_IN_PKT_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_STA_FSM_SV01_PB_PKT_IN_PKT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_STA_FSM_SV01_PB_PKT_IN_PKT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_STA_FSM_SV01_PB_PKT_IN_PKT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::sta_fsm.pkt_state                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_PKT_STATE_MSB 6
#define CAP_PSP_CSR_STA_FSM_PKT_STATE_LSB 5
#define CAP_PSP_CSR_STA_FSM_PKT_STATE_WIDTH 2
#define CAP_PSP_CSR_STA_FSM_PKT_STATE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_PKT_STATE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_PKT_STATE_FIELD_MASK 0x00000060
#define CAP_PSP_CSR_STA_FSM_PKT_STATE_GET(x) (((x) & 0x00000060) >> 5)
#define CAP_PSP_CSR_STA_FSM_PKT_STATE_SET(x) (((x) << 5) & 0x00000060)
#define CAP_PSP_CSR_STA_FSM_PKT_STATE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000060) | ((r) & 0xffffff9f))
/* Field member: cap_psp_csr::sta_fsm.phv_state                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_PHV_STATE_MSB 4
#define CAP_PSP_CSR_STA_FSM_PHV_STATE_LSB 3
#define CAP_PSP_CSR_STA_FSM_PHV_STATE_WIDTH 2
#define CAP_PSP_CSR_STA_FSM_PHV_STATE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_PHV_STATE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_PHV_STATE_FIELD_MASK 0x00000018
#define CAP_PSP_CSR_STA_FSM_PHV_STATE_GET(x) (((x) & 0x00000018) >> 3)
#define CAP_PSP_CSR_STA_FSM_PHV_STATE_SET(x) (((x) << 3) & 0x00000018)
#define CAP_PSP_CSR_STA_FSM_PHV_STATE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000018) | ((r) & 0xffffffe7))
/* Field member: cap_psp_csr::sta_fsm.split_state                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_FSM_SPLIT_STATE_MSB 2
#define CAP_PSP_CSR_STA_FSM_SPLIT_STATE_LSB 0
#define CAP_PSP_CSR_STA_FSM_SPLIT_STATE_WIDTH 3
#define CAP_PSP_CSR_STA_FSM_SPLIT_STATE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_FSM_SPLIT_STATE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_FSM_SPLIT_STATE_FIELD_MASK 0x00000007
#define CAP_PSP_CSR_STA_FSM_SPLIT_STATE_GET(x) ((x) & 0x00000007)
#define CAP_PSP_CSR_STA_FSM_SPLIT_STATE_SET(x) ((x) & 0x00000007)
#define CAP_PSP_CSR_STA_FSM_SPLIT_STATE_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Memory type: cap_psp_csr::dhs_debug_trace                               */
/* Memory template: cap_psp_csr::dhs_debug_trace                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 867 */
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_SIZE 0x1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_BYTE_SIZE 0x4
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRIES 0x1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_MSB 0
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_LSB 0
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_WIDTH 1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_MASK 0x01
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_GET(x) ((x) & 0x01)
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_SET(x) ((x) & 0x01)
/* Register member: cap_psp_csr::dhs_debug_trace.entry                     */
/* Register type referenced: cap_psp_csr::dhs_debug_trace::entry           */
/* Register template referenced: cap_psp_csr::dhs_debug_trace::entry       */
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_OFFSET 0x0
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_BYTE_OFFSET 0x0
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_RESET_VALUE 0x00
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_RESET_MASK 0xfe
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_READ_MASK 0xff
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_WRITE_MASK 0x01

/* Register type: cap_psp_csr::dhs_debug_trace::entry                      */
/* Register template: cap_psp_csr::dhs_debug_trace::entry                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 874 */
/* Field member: cap_psp_csr::dhs_debug_trace::entry.armed                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_ARMED_MSB 0
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_ARMED_LSB 0
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_ARMED_WIDTH 1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_ARMED_READ_ACCESS 1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_ARMED_WRITE_ACCESS 1
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_ARMED_FIELD_MASK 0x01
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_ARMED_GET(x) ((x) & 0x01)
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_ARMED_SET(x) ((x) & 0x01)
#define CAP_PSP_CSR_DHS_DEBUG_TRACE_ENTRY_ARMED_MODIFY(r, x) \
   (((x) & 0x01) | ((r) & 0xfe))

/* Wide Register type: cap_psp_csr::sta_debug_trace                        */
/* Wide Register template: cap_psp_csr::sta_debug_trace                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 879 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_SIZE 0x2
#define CAP_PSP_CSR_STA_DEBUG_TRACE_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::sta_debug_trace::sta_debug_trace_0_2        */
/* Register template: cap_psp_csr::sta_debug_trace::sta_debug_trace_0_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 879 */
/* Field member: cap_psp_csr::sta_debug_trace::sta_debug_trace_0_2.pb_pkt_timestamp_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_PB_PKT_TIMESTAMP_31_0_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_PB_PKT_TIMESTAMP_31_0_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_PB_PKT_TIMESTAMP_31_0_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_PB_PKT_TIMESTAMP_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_PB_PKT_TIMESTAMP_31_0_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_PB_PKT_TIMESTAMP_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_PB_PKT_TIMESTAMP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_PB_PKT_TIMESTAMP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_0_2_PB_PKT_TIMESTAMP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2        */
/* Register template: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 879 */
/* Field member: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2.pr_pkt_captured */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PR_PKT_CAPTURED_MSB 20
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PR_PKT_CAPTURED_LSB 20
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PR_PKT_CAPTURED_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PR_PKT_CAPTURED_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PR_PKT_CAPTURED_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PR_PKT_CAPTURED_FIELD_MASK 0x00100000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PR_PKT_CAPTURED_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PR_PKT_CAPTURED_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PR_PKT_CAPTURED_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2.ma_phv_captured */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_MA_PHV_CAPTURED_MSB 19
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_MA_PHV_CAPTURED_LSB 19
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_MA_PHV_CAPTURED_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_MA_PHV_CAPTURED_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_MA_PHV_CAPTURED_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_MA_PHV_CAPTURED_FIELD_MASK 0x00080000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_MA_PHV_CAPTURED_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_MA_PHV_CAPTURED_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_MA_PHV_CAPTURED_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2.lb_pkt_captured */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PKT_CAPTURED_MSB 18
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PKT_CAPTURED_LSB 18
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PKT_CAPTURED_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PKT_CAPTURED_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PKT_CAPTURED_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PKT_CAPTURED_FIELD_MASK 0x00040000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PKT_CAPTURED_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PKT_CAPTURED_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PKT_CAPTURED_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2.lb_phv_captured */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PHV_CAPTURED_MSB 17
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PHV_CAPTURED_LSB 17
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PHV_CAPTURED_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PHV_CAPTURED_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PHV_CAPTURED_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PHV_CAPTURED_FIELD_MASK 0x00020000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PHV_CAPTURED_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PHV_CAPTURED_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_LB_PHV_CAPTURED_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2.pb_pkt_captured */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_CAPTURED_MSB 16
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_CAPTURED_LSB 16
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_CAPTURED_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_CAPTURED_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_CAPTURED_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_CAPTURED_FIELD_MASK 0x00010000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_CAPTURED_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_CAPTURED_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_CAPTURED_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_psp_csr::sta_debug_trace::sta_debug_trace_1_2.pb_pkt_timestamp_47_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_TIMESTAMP_47_32_MSB 15
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_TIMESTAMP_47_32_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_TIMESTAMP_47_32_WIDTH 16
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_TIMESTAMP_47_32_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_TIMESTAMP_47_32_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_TIMESTAMP_47_32_FIELD_MASK 0x0000ffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_TIMESTAMP_47_32_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_TIMESTAMP_47_32_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_STA_DEBUG_TRACE_1_2_PB_PKT_TIMESTAMP_47_32_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_psp_csr::sta_debug_trace_pb_pkt                 */
/* Wide Register template: cap_psp_csr::sta_debug_trace_pb_pkt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_SIZE 0x20
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_BYTE_SIZE 0x80

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_0_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_0_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_0_17.sv01_pb_pkt_data_line_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_SV01_PB_PKT_DATA_LINE_31_0_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_SV01_PB_PKT_DATA_LINE_31_0_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_SV01_PB_PKT_DATA_LINE_31_0_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_SV01_PB_PKT_DATA_LINE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_SV01_PB_PKT_DATA_LINE_31_0_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_SV01_PB_PKT_DATA_LINE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_SV01_PB_PKT_DATA_LINE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_SV01_PB_PKT_DATA_LINE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_0_17_SV01_PB_PKT_DATA_LINE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_1_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_1_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_1_17.sv01_pb_pkt_data_line_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_SV01_PB_PKT_DATA_LINE_63_32_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_SV01_PB_PKT_DATA_LINE_63_32_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_SV01_PB_PKT_DATA_LINE_63_32_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_SV01_PB_PKT_DATA_LINE_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_SV01_PB_PKT_DATA_LINE_63_32_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_SV01_PB_PKT_DATA_LINE_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_SV01_PB_PKT_DATA_LINE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_SV01_PB_PKT_DATA_LINE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_1_17_SV01_PB_PKT_DATA_LINE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_2_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_2_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_2_17.sv01_pb_pkt_data_line_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_SV01_PB_PKT_DATA_LINE_95_64_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_SV01_PB_PKT_DATA_LINE_95_64_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_SV01_PB_PKT_DATA_LINE_95_64_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_SV01_PB_PKT_DATA_LINE_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_SV01_PB_PKT_DATA_LINE_95_64_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_SV01_PB_PKT_DATA_LINE_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_SV01_PB_PKT_DATA_LINE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_SV01_PB_PKT_DATA_LINE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_2_17_SV01_PB_PKT_DATA_LINE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_3_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_3_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_3_17.sv01_pb_pkt_data_line_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_SV01_PB_PKT_DATA_LINE_127_96_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_SV01_PB_PKT_DATA_LINE_127_96_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_SV01_PB_PKT_DATA_LINE_127_96_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_SV01_PB_PKT_DATA_LINE_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_SV01_PB_PKT_DATA_LINE_127_96_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_SV01_PB_PKT_DATA_LINE_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_SV01_PB_PKT_DATA_LINE_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_SV01_PB_PKT_DATA_LINE_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_3_17_SV01_PB_PKT_DATA_LINE_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_4_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_4_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_4_17.sv01_pb_pkt_data_line_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_SV01_PB_PKT_DATA_LINE_159_128_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_SV01_PB_PKT_DATA_LINE_159_128_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_SV01_PB_PKT_DATA_LINE_159_128_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_SV01_PB_PKT_DATA_LINE_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_SV01_PB_PKT_DATA_LINE_159_128_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_SV01_PB_PKT_DATA_LINE_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_SV01_PB_PKT_DATA_LINE_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_SV01_PB_PKT_DATA_LINE_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_4_17_SV01_PB_PKT_DATA_LINE_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_5_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_5_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_5_17.sv01_pb_pkt_data_line_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_SV01_PB_PKT_DATA_LINE_191_160_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_SV01_PB_PKT_DATA_LINE_191_160_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_SV01_PB_PKT_DATA_LINE_191_160_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_SV01_PB_PKT_DATA_LINE_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_SV01_PB_PKT_DATA_LINE_191_160_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_SV01_PB_PKT_DATA_LINE_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_SV01_PB_PKT_DATA_LINE_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_SV01_PB_PKT_DATA_LINE_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_5_17_SV01_PB_PKT_DATA_LINE_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_6_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_6_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_6_17.sv01_pb_pkt_data_line_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_SV01_PB_PKT_DATA_LINE_223_192_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_SV01_PB_PKT_DATA_LINE_223_192_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_SV01_PB_PKT_DATA_LINE_223_192_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_SV01_PB_PKT_DATA_LINE_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_SV01_PB_PKT_DATA_LINE_223_192_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_SV01_PB_PKT_DATA_LINE_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_SV01_PB_PKT_DATA_LINE_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_SV01_PB_PKT_DATA_LINE_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_6_17_SV01_PB_PKT_DATA_LINE_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_7_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_7_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_7_17.sv01_pb_pkt_data_line_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_SV01_PB_PKT_DATA_LINE_255_224_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_SV01_PB_PKT_DATA_LINE_255_224_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_SV01_PB_PKT_DATA_LINE_255_224_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_SV01_PB_PKT_DATA_LINE_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_SV01_PB_PKT_DATA_LINE_255_224_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_SV01_PB_PKT_DATA_LINE_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_SV01_PB_PKT_DATA_LINE_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_SV01_PB_PKT_DATA_LINE_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_7_17_SV01_PB_PKT_DATA_LINE_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_8_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_8_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_8_17.sv01_pb_pkt_data_line_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_SV01_PB_PKT_DATA_LINE_287_256_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_SV01_PB_PKT_DATA_LINE_287_256_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_SV01_PB_PKT_DATA_LINE_287_256_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_SV01_PB_PKT_DATA_LINE_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_SV01_PB_PKT_DATA_LINE_287_256_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_SV01_PB_PKT_DATA_LINE_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_SV01_PB_PKT_DATA_LINE_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_SV01_PB_PKT_DATA_LINE_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_8_17_SV01_PB_PKT_DATA_LINE_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_9_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_9_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_9_17.sv01_pb_pkt_data_line_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_SV01_PB_PKT_DATA_LINE_319_288_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_SV01_PB_PKT_DATA_LINE_319_288_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_SV01_PB_PKT_DATA_LINE_319_288_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_SV01_PB_PKT_DATA_LINE_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_SV01_PB_PKT_DATA_LINE_319_288_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_SV01_PB_PKT_DATA_LINE_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_SV01_PB_PKT_DATA_LINE_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_SV01_PB_PKT_DATA_LINE_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_9_17_SV01_PB_PKT_DATA_LINE_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_10_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_10_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_10_17.sv01_pb_pkt_data_line_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_SV01_PB_PKT_DATA_LINE_351_320_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_SV01_PB_PKT_DATA_LINE_351_320_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_SV01_PB_PKT_DATA_LINE_351_320_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_SV01_PB_PKT_DATA_LINE_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_SV01_PB_PKT_DATA_LINE_351_320_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_SV01_PB_PKT_DATA_LINE_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_SV01_PB_PKT_DATA_LINE_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_SV01_PB_PKT_DATA_LINE_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_10_17_SV01_PB_PKT_DATA_LINE_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_11_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_11_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_11_17.sv01_pb_pkt_data_line_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_SV01_PB_PKT_DATA_LINE_383_352_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_SV01_PB_PKT_DATA_LINE_383_352_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_SV01_PB_PKT_DATA_LINE_383_352_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_SV01_PB_PKT_DATA_LINE_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_SV01_PB_PKT_DATA_LINE_383_352_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_SV01_PB_PKT_DATA_LINE_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_SV01_PB_PKT_DATA_LINE_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_SV01_PB_PKT_DATA_LINE_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_11_17_SV01_PB_PKT_DATA_LINE_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_12_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_12_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_12_17.sv01_pb_pkt_data_line_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_SV01_PB_PKT_DATA_LINE_415_384_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_SV01_PB_PKT_DATA_LINE_415_384_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_SV01_PB_PKT_DATA_LINE_415_384_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_SV01_PB_PKT_DATA_LINE_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_SV01_PB_PKT_DATA_LINE_415_384_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_SV01_PB_PKT_DATA_LINE_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_SV01_PB_PKT_DATA_LINE_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_SV01_PB_PKT_DATA_LINE_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_12_17_SV01_PB_PKT_DATA_LINE_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_13_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_13_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_13_17.sv01_pb_pkt_data_line_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_SV01_PB_PKT_DATA_LINE_447_416_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_SV01_PB_PKT_DATA_LINE_447_416_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_SV01_PB_PKT_DATA_LINE_447_416_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_SV01_PB_PKT_DATA_LINE_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_SV01_PB_PKT_DATA_LINE_447_416_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_SV01_PB_PKT_DATA_LINE_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_SV01_PB_PKT_DATA_LINE_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_SV01_PB_PKT_DATA_LINE_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_13_17_SV01_PB_PKT_DATA_LINE_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_14_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_14_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_14_17.sv01_pb_pkt_data_line_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_SV01_PB_PKT_DATA_LINE_479_448_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_SV01_PB_PKT_DATA_LINE_479_448_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_SV01_PB_PKT_DATA_LINE_479_448_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_SV01_PB_PKT_DATA_LINE_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_SV01_PB_PKT_DATA_LINE_479_448_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_SV01_PB_PKT_DATA_LINE_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_SV01_PB_PKT_DATA_LINE_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_SV01_PB_PKT_DATA_LINE_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_14_17_SV01_PB_PKT_DATA_LINE_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_15_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_15_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_15_17.sv01_pb_pkt_data_line_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_SV01_PB_PKT_DATA_LINE_511_480_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_SV01_PB_PKT_DATA_LINE_511_480_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_SV01_PB_PKT_DATA_LINE_511_480_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_SV01_PB_PKT_DATA_LINE_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_SV01_PB_PKT_DATA_LINE_511_480_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_SV01_PB_PKT_DATA_LINE_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_SV01_PB_PKT_DATA_LINE_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_SV01_PB_PKT_DATA_LINE_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_15_17_SV01_PB_PKT_DATA_LINE_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_16_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_16_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_16_17.sv01_pb_pkt_data_sop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SOP_MSB 8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SOP_LSB 8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SOP_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SOP_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SOP_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SOP_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_16_17.sv01_pb_pkt_data_eop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_EOP_MSB 7
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_EOP_LSB 7
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_EOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_EOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_EOP_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_EOP_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_EOP_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_EOP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_16_17.sv01_pb_pkt_data_err */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_ERR_MSB 6
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_ERR_LSB 6
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_ERR_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_ERR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_ERR_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_ERR_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_ERR_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_ERR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::sta_debug_trace_pb_pkt::sta_debug_trace_pb_pkt_16_17.sv01_pb_pkt_data_size */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SIZE_MSB 5
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SIZE_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SIZE_WIDTH 6
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SIZE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SIZE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SIZE_FIELD_MASK 0x0000003f
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SIZE_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SIZE_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PB_PKT_STA_DEBUG_TRACE_PB_PKT_16_17_SV01_PB_PKT_DATA_SIZE_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Register type: cap_psp_csr::sta_debug_trace_lb_phv                 */
/* Wide Register template: cap_psp_csr::sta_debug_trace_lb_phv             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_SIZE 0x20
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_BYTE_SIZE 0x80

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_0_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_0_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_0_17.sv13_lb_phv_data_phv_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_SV13_LB_PHV_DATA_PHV_31_0_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_SV13_LB_PHV_DATA_PHV_31_0_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_SV13_LB_PHV_DATA_PHV_31_0_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_SV13_LB_PHV_DATA_PHV_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_SV13_LB_PHV_DATA_PHV_31_0_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_SV13_LB_PHV_DATA_PHV_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_SV13_LB_PHV_DATA_PHV_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_SV13_LB_PHV_DATA_PHV_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_0_17_SV13_LB_PHV_DATA_PHV_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_1_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_1_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_1_17.sv13_lb_phv_data_phv_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_SV13_LB_PHV_DATA_PHV_63_32_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_SV13_LB_PHV_DATA_PHV_63_32_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_SV13_LB_PHV_DATA_PHV_63_32_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_SV13_LB_PHV_DATA_PHV_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_SV13_LB_PHV_DATA_PHV_63_32_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_SV13_LB_PHV_DATA_PHV_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_SV13_LB_PHV_DATA_PHV_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_SV13_LB_PHV_DATA_PHV_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_1_17_SV13_LB_PHV_DATA_PHV_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_2_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_2_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_2_17.sv13_lb_phv_data_phv_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_SV13_LB_PHV_DATA_PHV_95_64_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_SV13_LB_PHV_DATA_PHV_95_64_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_SV13_LB_PHV_DATA_PHV_95_64_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_SV13_LB_PHV_DATA_PHV_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_SV13_LB_PHV_DATA_PHV_95_64_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_SV13_LB_PHV_DATA_PHV_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_SV13_LB_PHV_DATA_PHV_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_SV13_LB_PHV_DATA_PHV_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_2_17_SV13_LB_PHV_DATA_PHV_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_3_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_3_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_3_17.sv13_lb_phv_data_phv_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_SV13_LB_PHV_DATA_PHV_127_96_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_SV13_LB_PHV_DATA_PHV_127_96_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_SV13_LB_PHV_DATA_PHV_127_96_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_SV13_LB_PHV_DATA_PHV_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_SV13_LB_PHV_DATA_PHV_127_96_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_SV13_LB_PHV_DATA_PHV_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_SV13_LB_PHV_DATA_PHV_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_SV13_LB_PHV_DATA_PHV_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_3_17_SV13_LB_PHV_DATA_PHV_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_4_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_4_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_4_17.sv13_lb_phv_data_phv_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_SV13_LB_PHV_DATA_PHV_159_128_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_SV13_LB_PHV_DATA_PHV_159_128_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_SV13_LB_PHV_DATA_PHV_159_128_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_SV13_LB_PHV_DATA_PHV_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_SV13_LB_PHV_DATA_PHV_159_128_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_SV13_LB_PHV_DATA_PHV_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_SV13_LB_PHV_DATA_PHV_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_SV13_LB_PHV_DATA_PHV_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_4_17_SV13_LB_PHV_DATA_PHV_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_5_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_5_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_5_17.sv13_lb_phv_data_phv_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_SV13_LB_PHV_DATA_PHV_191_160_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_SV13_LB_PHV_DATA_PHV_191_160_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_SV13_LB_PHV_DATA_PHV_191_160_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_SV13_LB_PHV_DATA_PHV_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_SV13_LB_PHV_DATA_PHV_191_160_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_SV13_LB_PHV_DATA_PHV_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_SV13_LB_PHV_DATA_PHV_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_SV13_LB_PHV_DATA_PHV_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_5_17_SV13_LB_PHV_DATA_PHV_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_6_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_6_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_6_17.sv13_lb_phv_data_phv_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_SV13_LB_PHV_DATA_PHV_223_192_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_SV13_LB_PHV_DATA_PHV_223_192_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_SV13_LB_PHV_DATA_PHV_223_192_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_SV13_LB_PHV_DATA_PHV_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_SV13_LB_PHV_DATA_PHV_223_192_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_SV13_LB_PHV_DATA_PHV_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_SV13_LB_PHV_DATA_PHV_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_SV13_LB_PHV_DATA_PHV_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_6_17_SV13_LB_PHV_DATA_PHV_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_7_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_7_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_7_17.sv13_lb_phv_data_phv_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_SV13_LB_PHV_DATA_PHV_255_224_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_SV13_LB_PHV_DATA_PHV_255_224_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_SV13_LB_PHV_DATA_PHV_255_224_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_SV13_LB_PHV_DATA_PHV_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_SV13_LB_PHV_DATA_PHV_255_224_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_SV13_LB_PHV_DATA_PHV_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_SV13_LB_PHV_DATA_PHV_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_SV13_LB_PHV_DATA_PHV_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_7_17_SV13_LB_PHV_DATA_PHV_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_8_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_8_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_8_17.sv13_lb_phv_data_phv_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_SV13_LB_PHV_DATA_PHV_287_256_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_SV13_LB_PHV_DATA_PHV_287_256_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_SV13_LB_PHV_DATA_PHV_287_256_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_SV13_LB_PHV_DATA_PHV_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_SV13_LB_PHV_DATA_PHV_287_256_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_SV13_LB_PHV_DATA_PHV_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_SV13_LB_PHV_DATA_PHV_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_SV13_LB_PHV_DATA_PHV_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_8_17_SV13_LB_PHV_DATA_PHV_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_9_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_9_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_9_17.sv13_lb_phv_data_phv_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_SV13_LB_PHV_DATA_PHV_319_288_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_SV13_LB_PHV_DATA_PHV_319_288_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_SV13_LB_PHV_DATA_PHV_319_288_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_SV13_LB_PHV_DATA_PHV_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_SV13_LB_PHV_DATA_PHV_319_288_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_SV13_LB_PHV_DATA_PHV_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_SV13_LB_PHV_DATA_PHV_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_SV13_LB_PHV_DATA_PHV_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_9_17_SV13_LB_PHV_DATA_PHV_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_10_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_10_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_10_17.sv13_lb_phv_data_phv_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_SV13_LB_PHV_DATA_PHV_351_320_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_SV13_LB_PHV_DATA_PHV_351_320_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_SV13_LB_PHV_DATA_PHV_351_320_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_SV13_LB_PHV_DATA_PHV_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_SV13_LB_PHV_DATA_PHV_351_320_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_SV13_LB_PHV_DATA_PHV_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_SV13_LB_PHV_DATA_PHV_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_SV13_LB_PHV_DATA_PHV_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_10_17_SV13_LB_PHV_DATA_PHV_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_11_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_11_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_11_17.sv13_lb_phv_data_phv_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_SV13_LB_PHV_DATA_PHV_383_352_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_SV13_LB_PHV_DATA_PHV_383_352_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_SV13_LB_PHV_DATA_PHV_383_352_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_SV13_LB_PHV_DATA_PHV_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_SV13_LB_PHV_DATA_PHV_383_352_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_SV13_LB_PHV_DATA_PHV_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_SV13_LB_PHV_DATA_PHV_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_SV13_LB_PHV_DATA_PHV_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_11_17_SV13_LB_PHV_DATA_PHV_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_12_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_12_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_12_17.sv13_lb_phv_data_phv_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_SV13_LB_PHV_DATA_PHV_415_384_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_SV13_LB_PHV_DATA_PHV_415_384_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_SV13_LB_PHV_DATA_PHV_415_384_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_SV13_LB_PHV_DATA_PHV_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_SV13_LB_PHV_DATA_PHV_415_384_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_SV13_LB_PHV_DATA_PHV_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_SV13_LB_PHV_DATA_PHV_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_SV13_LB_PHV_DATA_PHV_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_12_17_SV13_LB_PHV_DATA_PHV_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_13_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_13_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_13_17.sv13_lb_phv_data_phv_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_SV13_LB_PHV_DATA_PHV_447_416_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_SV13_LB_PHV_DATA_PHV_447_416_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_SV13_LB_PHV_DATA_PHV_447_416_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_SV13_LB_PHV_DATA_PHV_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_SV13_LB_PHV_DATA_PHV_447_416_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_SV13_LB_PHV_DATA_PHV_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_SV13_LB_PHV_DATA_PHV_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_SV13_LB_PHV_DATA_PHV_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_13_17_SV13_LB_PHV_DATA_PHV_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_14_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_14_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_14_17.sv13_lb_phv_data_phv_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_SV13_LB_PHV_DATA_PHV_479_448_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_SV13_LB_PHV_DATA_PHV_479_448_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_SV13_LB_PHV_DATA_PHV_479_448_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_SV13_LB_PHV_DATA_PHV_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_SV13_LB_PHV_DATA_PHV_479_448_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_SV13_LB_PHV_DATA_PHV_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_SV13_LB_PHV_DATA_PHV_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_SV13_LB_PHV_DATA_PHV_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_14_17_SV13_LB_PHV_DATA_PHV_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_15_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_15_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_15_17.sv13_lb_phv_data_phv_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_SV13_LB_PHV_DATA_PHV_511_480_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_SV13_LB_PHV_DATA_PHV_511_480_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_SV13_LB_PHV_DATA_PHV_511_480_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_SV13_LB_PHV_DATA_PHV_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_SV13_LB_PHV_DATA_PHV_511_480_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_SV13_LB_PHV_DATA_PHV_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_SV13_LB_PHV_DATA_PHV_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_SV13_LB_PHV_DATA_PHV_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_15_17_SV13_LB_PHV_DATA_PHV_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_16_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_16_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_16_17.sv13_lb_phv_data_sop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_SOP_MSB 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_SOP_LSB 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_SOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_SOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_SOP_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_SOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_SOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_SOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_debug_trace_lb_phv::sta_debug_trace_lb_phv_16_17.sv13_lb_phv_data_eop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_EOP_MSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_EOP_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_EOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_EOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_EOP_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_EOP_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_EOP_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PHV_STA_DEBUG_TRACE_LB_PHV_16_17_SV13_LB_PHV_DATA_EOP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_psp_csr::sta_debug_trace_lb_pkt                 */
/* Wide Register template: cap_psp_csr::sta_debug_trace_lb_pkt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_SIZE 0x20
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_BYTE_SIZE 0x80

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_0_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_0_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_0_17.sv13_lb_pkt_data_line_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_SV13_LB_PKT_DATA_LINE_31_0_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_SV13_LB_PKT_DATA_LINE_31_0_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_SV13_LB_PKT_DATA_LINE_31_0_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_SV13_LB_PKT_DATA_LINE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_SV13_LB_PKT_DATA_LINE_31_0_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_SV13_LB_PKT_DATA_LINE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_SV13_LB_PKT_DATA_LINE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_SV13_LB_PKT_DATA_LINE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_0_17_SV13_LB_PKT_DATA_LINE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_1_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_1_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_1_17.sv13_lb_pkt_data_line_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_SV13_LB_PKT_DATA_LINE_63_32_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_SV13_LB_PKT_DATA_LINE_63_32_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_SV13_LB_PKT_DATA_LINE_63_32_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_SV13_LB_PKT_DATA_LINE_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_SV13_LB_PKT_DATA_LINE_63_32_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_SV13_LB_PKT_DATA_LINE_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_SV13_LB_PKT_DATA_LINE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_SV13_LB_PKT_DATA_LINE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_1_17_SV13_LB_PKT_DATA_LINE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_2_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_2_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_2_17.sv13_lb_pkt_data_line_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_SV13_LB_PKT_DATA_LINE_95_64_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_SV13_LB_PKT_DATA_LINE_95_64_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_SV13_LB_PKT_DATA_LINE_95_64_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_SV13_LB_PKT_DATA_LINE_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_SV13_LB_PKT_DATA_LINE_95_64_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_SV13_LB_PKT_DATA_LINE_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_SV13_LB_PKT_DATA_LINE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_SV13_LB_PKT_DATA_LINE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_2_17_SV13_LB_PKT_DATA_LINE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_3_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_3_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_3_17.sv13_lb_pkt_data_line_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_SV13_LB_PKT_DATA_LINE_127_96_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_SV13_LB_PKT_DATA_LINE_127_96_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_SV13_LB_PKT_DATA_LINE_127_96_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_SV13_LB_PKT_DATA_LINE_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_SV13_LB_PKT_DATA_LINE_127_96_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_SV13_LB_PKT_DATA_LINE_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_SV13_LB_PKT_DATA_LINE_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_SV13_LB_PKT_DATA_LINE_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_3_17_SV13_LB_PKT_DATA_LINE_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_4_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_4_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_4_17.sv13_lb_pkt_data_line_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_SV13_LB_PKT_DATA_LINE_159_128_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_SV13_LB_PKT_DATA_LINE_159_128_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_SV13_LB_PKT_DATA_LINE_159_128_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_SV13_LB_PKT_DATA_LINE_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_SV13_LB_PKT_DATA_LINE_159_128_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_SV13_LB_PKT_DATA_LINE_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_SV13_LB_PKT_DATA_LINE_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_SV13_LB_PKT_DATA_LINE_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_4_17_SV13_LB_PKT_DATA_LINE_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_5_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_5_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_5_17.sv13_lb_pkt_data_line_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_SV13_LB_PKT_DATA_LINE_191_160_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_SV13_LB_PKT_DATA_LINE_191_160_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_SV13_LB_PKT_DATA_LINE_191_160_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_SV13_LB_PKT_DATA_LINE_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_SV13_LB_PKT_DATA_LINE_191_160_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_SV13_LB_PKT_DATA_LINE_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_SV13_LB_PKT_DATA_LINE_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_SV13_LB_PKT_DATA_LINE_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_5_17_SV13_LB_PKT_DATA_LINE_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_6_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_6_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_6_17.sv13_lb_pkt_data_line_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_SV13_LB_PKT_DATA_LINE_223_192_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_SV13_LB_PKT_DATA_LINE_223_192_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_SV13_LB_PKT_DATA_LINE_223_192_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_SV13_LB_PKT_DATA_LINE_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_SV13_LB_PKT_DATA_LINE_223_192_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_SV13_LB_PKT_DATA_LINE_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_SV13_LB_PKT_DATA_LINE_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_SV13_LB_PKT_DATA_LINE_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_6_17_SV13_LB_PKT_DATA_LINE_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_7_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_7_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_7_17.sv13_lb_pkt_data_line_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_SV13_LB_PKT_DATA_LINE_255_224_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_SV13_LB_PKT_DATA_LINE_255_224_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_SV13_LB_PKT_DATA_LINE_255_224_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_SV13_LB_PKT_DATA_LINE_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_SV13_LB_PKT_DATA_LINE_255_224_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_SV13_LB_PKT_DATA_LINE_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_SV13_LB_PKT_DATA_LINE_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_SV13_LB_PKT_DATA_LINE_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_7_17_SV13_LB_PKT_DATA_LINE_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_8_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_8_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_8_17.sv13_lb_pkt_data_line_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_SV13_LB_PKT_DATA_LINE_287_256_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_SV13_LB_PKT_DATA_LINE_287_256_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_SV13_LB_PKT_DATA_LINE_287_256_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_SV13_LB_PKT_DATA_LINE_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_SV13_LB_PKT_DATA_LINE_287_256_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_SV13_LB_PKT_DATA_LINE_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_SV13_LB_PKT_DATA_LINE_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_SV13_LB_PKT_DATA_LINE_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_8_17_SV13_LB_PKT_DATA_LINE_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_9_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_9_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_9_17.sv13_lb_pkt_data_line_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_SV13_LB_PKT_DATA_LINE_319_288_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_SV13_LB_PKT_DATA_LINE_319_288_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_SV13_LB_PKT_DATA_LINE_319_288_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_SV13_LB_PKT_DATA_LINE_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_SV13_LB_PKT_DATA_LINE_319_288_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_SV13_LB_PKT_DATA_LINE_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_SV13_LB_PKT_DATA_LINE_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_SV13_LB_PKT_DATA_LINE_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_9_17_SV13_LB_PKT_DATA_LINE_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_10_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_10_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_10_17.sv13_lb_pkt_data_line_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_SV13_LB_PKT_DATA_LINE_351_320_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_SV13_LB_PKT_DATA_LINE_351_320_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_SV13_LB_PKT_DATA_LINE_351_320_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_SV13_LB_PKT_DATA_LINE_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_SV13_LB_PKT_DATA_LINE_351_320_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_SV13_LB_PKT_DATA_LINE_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_SV13_LB_PKT_DATA_LINE_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_SV13_LB_PKT_DATA_LINE_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_10_17_SV13_LB_PKT_DATA_LINE_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_11_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_11_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_11_17.sv13_lb_pkt_data_line_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_SV13_LB_PKT_DATA_LINE_383_352_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_SV13_LB_PKT_DATA_LINE_383_352_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_SV13_LB_PKT_DATA_LINE_383_352_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_SV13_LB_PKT_DATA_LINE_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_SV13_LB_PKT_DATA_LINE_383_352_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_SV13_LB_PKT_DATA_LINE_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_SV13_LB_PKT_DATA_LINE_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_SV13_LB_PKT_DATA_LINE_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_11_17_SV13_LB_PKT_DATA_LINE_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_12_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_12_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_12_17.sv13_lb_pkt_data_line_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_SV13_LB_PKT_DATA_LINE_415_384_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_SV13_LB_PKT_DATA_LINE_415_384_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_SV13_LB_PKT_DATA_LINE_415_384_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_SV13_LB_PKT_DATA_LINE_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_SV13_LB_PKT_DATA_LINE_415_384_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_SV13_LB_PKT_DATA_LINE_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_SV13_LB_PKT_DATA_LINE_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_SV13_LB_PKT_DATA_LINE_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_12_17_SV13_LB_PKT_DATA_LINE_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_13_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_13_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_13_17.sv13_lb_pkt_data_line_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_SV13_LB_PKT_DATA_LINE_447_416_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_SV13_LB_PKT_DATA_LINE_447_416_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_SV13_LB_PKT_DATA_LINE_447_416_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_SV13_LB_PKT_DATA_LINE_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_SV13_LB_PKT_DATA_LINE_447_416_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_SV13_LB_PKT_DATA_LINE_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_SV13_LB_PKT_DATA_LINE_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_SV13_LB_PKT_DATA_LINE_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_13_17_SV13_LB_PKT_DATA_LINE_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_14_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_14_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_14_17.sv13_lb_pkt_data_line_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_SV13_LB_PKT_DATA_LINE_479_448_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_SV13_LB_PKT_DATA_LINE_479_448_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_SV13_LB_PKT_DATA_LINE_479_448_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_SV13_LB_PKT_DATA_LINE_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_SV13_LB_PKT_DATA_LINE_479_448_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_SV13_LB_PKT_DATA_LINE_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_SV13_LB_PKT_DATA_LINE_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_SV13_LB_PKT_DATA_LINE_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_14_17_SV13_LB_PKT_DATA_LINE_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_15_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_15_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_15_17.sv13_lb_pkt_data_line_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_SV13_LB_PKT_DATA_LINE_511_480_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_SV13_LB_PKT_DATA_LINE_511_480_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_SV13_LB_PKT_DATA_LINE_511_480_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_SV13_LB_PKT_DATA_LINE_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_SV13_LB_PKT_DATA_LINE_511_480_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_SV13_LB_PKT_DATA_LINE_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_SV13_LB_PKT_DATA_LINE_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_SV13_LB_PKT_DATA_LINE_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_15_17_SV13_LB_PKT_DATA_LINE_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_16_17 */
/* Register template: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_16_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_16_17.sv13_lb_pkt_data_sop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SOP_MSB 8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SOP_LSB 8
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SOP_FIELD_MASK 0x00000100
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SOP_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SOP_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SOP_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_16_17.sv13_lb_pkt_data_eop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_EOP_MSB 7
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_EOP_LSB 7
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_EOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_EOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_EOP_FIELD_MASK 0x00000080
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_EOP_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_EOP_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_EOP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_16_17.sv13_lb_pkt_data_err */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_ERR_MSB 6
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_ERR_LSB 6
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_ERR_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_ERR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_ERR_FIELD_MASK 0x00000040
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_ERR_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_ERR_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_ERR_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_psp_csr::sta_debug_trace_lb_pkt::sta_debug_trace_lb_pkt_16_17.sv13_lb_pkt_data_size */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SIZE_MSB 5
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SIZE_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SIZE_WIDTH 6
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SIZE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SIZE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SIZE_FIELD_MASK 0x0000003f
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SIZE_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SIZE_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_LB_PKT_STA_DEBUG_TRACE_LB_PKT_16_17_SV13_LB_PKT_DATA_SIZE_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Register type: cap_psp_csr::sta_debug_trace_ma_phv                 */
/* Wide Register template: cap_psp_csr::sta_debug_trace_ma_phv             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_SIZE 0x20
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_BYTE_SIZE 0x80

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_0_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_0_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_0_17.sv21_ma_phv_data_phv_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_SV21_MA_PHV_DATA_PHV_31_0_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_SV21_MA_PHV_DATA_PHV_31_0_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_SV21_MA_PHV_DATA_PHV_31_0_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_SV21_MA_PHV_DATA_PHV_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_SV21_MA_PHV_DATA_PHV_31_0_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_SV21_MA_PHV_DATA_PHV_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_SV21_MA_PHV_DATA_PHV_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_SV21_MA_PHV_DATA_PHV_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_0_17_SV21_MA_PHV_DATA_PHV_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_1_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_1_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_1_17.sv21_ma_phv_data_phv_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_SV21_MA_PHV_DATA_PHV_63_32_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_SV21_MA_PHV_DATA_PHV_63_32_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_SV21_MA_PHV_DATA_PHV_63_32_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_SV21_MA_PHV_DATA_PHV_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_SV21_MA_PHV_DATA_PHV_63_32_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_SV21_MA_PHV_DATA_PHV_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_SV21_MA_PHV_DATA_PHV_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_SV21_MA_PHV_DATA_PHV_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_1_17_SV21_MA_PHV_DATA_PHV_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_2_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_2_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_2_17.sv21_ma_phv_data_phv_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_SV21_MA_PHV_DATA_PHV_95_64_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_SV21_MA_PHV_DATA_PHV_95_64_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_SV21_MA_PHV_DATA_PHV_95_64_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_SV21_MA_PHV_DATA_PHV_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_SV21_MA_PHV_DATA_PHV_95_64_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_SV21_MA_PHV_DATA_PHV_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_SV21_MA_PHV_DATA_PHV_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_SV21_MA_PHV_DATA_PHV_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_2_17_SV21_MA_PHV_DATA_PHV_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_3_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_3_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_3_17.sv21_ma_phv_data_phv_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_SV21_MA_PHV_DATA_PHV_127_96_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_SV21_MA_PHV_DATA_PHV_127_96_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_SV21_MA_PHV_DATA_PHV_127_96_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_SV21_MA_PHV_DATA_PHV_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_SV21_MA_PHV_DATA_PHV_127_96_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_SV21_MA_PHV_DATA_PHV_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_SV21_MA_PHV_DATA_PHV_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_SV21_MA_PHV_DATA_PHV_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_3_17_SV21_MA_PHV_DATA_PHV_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_4_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_4_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_4_17.sv21_ma_phv_data_phv_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_SV21_MA_PHV_DATA_PHV_159_128_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_SV21_MA_PHV_DATA_PHV_159_128_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_SV21_MA_PHV_DATA_PHV_159_128_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_SV21_MA_PHV_DATA_PHV_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_SV21_MA_PHV_DATA_PHV_159_128_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_SV21_MA_PHV_DATA_PHV_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_SV21_MA_PHV_DATA_PHV_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_SV21_MA_PHV_DATA_PHV_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_4_17_SV21_MA_PHV_DATA_PHV_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_5_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_5_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_5_17.sv21_ma_phv_data_phv_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_SV21_MA_PHV_DATA_PHV_191_160_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_SV21_MA_PHV_DATA_PHV_191_160_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_SV21_MA_PHV_DATA_PHV_191_160_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_SV21_MA_PHV_DATA_PHV_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_SV21_MA_PHV_DATA_PHV_191_160_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_SV21_MA_PHV_DATA_PHV_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_SV21_MA_PHV_DATA_PHV_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_SV21_MA_PHV_DATA_PHV_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_5_17_SV21_MA_PHV_DATA_PHV_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_6_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_6_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_6_17.sv21_ma_phv_data_phv_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_SV21_MA_PHV_DATA_PHV_223_192_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_SV21_MA_PHV_DATA_PHV_223_192_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_SV21_MA_PHV_DATA_PHV_223_192_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_SV21_MA_PHV_DATA_PHV_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_SV21_MA_PHV_DATA_PHV_223_192_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_SV21_MA_PHV_DATA_PHV_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_SV21_MA_PHV_DATA_PHV_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_SV21_MA_PHV_DATA_PHV_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_6_17_SV21_MA_PHV_DATA_PHV_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_7_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_7_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_7_17.sv21_ma_phv_data_phv_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_SV21_MA_PHV_DATA_PHV_255_224_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_SV21_MA_PHV_DATA_PHV_255_224_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_SV21_MA_PHV_DATA_PHV_255_224_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_SV21_MA_PHV_DATA_PHV_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_SV21_MA_PHV_DATA_PHV_255_224_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_SV21_MA_PHV_DATA_PHV_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_SV21_MA_PHV_DATA_PHV_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_SV21_MA_PHV_DATA_PHV_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_7_17_SV21_MA_PHV_DATA_PHV_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_8_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_8_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_8_17.sv21_ma_phv_data_phv_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_SV21_MA_PHV_DATA_PHV_287_256_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_SV21_MA_PHV_DATA_PHV_287_256_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_SV21_MA_PHV_DATA_PHV_287_256_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_SV21_MA_PHV_DATA_PHV_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_SV21_MA_PHV_DATA_PHV_287_256_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_SV21_MA_PHV_DATA_PHV_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_SV21_MA_PHV_DATA_PHV_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_SV21_MA_PHV_DATA_PHV_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_8_17_SV21_MA_PHV_DATA_PHV_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_9_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_9_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_9_17.sv21_ma_phv_data_phv_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_SV21_MA_PHV_DATA_PHV_319_288_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_SV21_MA_PHV_DATA_PHV_319_288_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_SV21_MA_PHV_DATA_PHV_319_288_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_SV21_MA_PHV_DATA_PHV_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_SV21_MA_PHV_DATA_PHV_319_288_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_SV21_MA_PHV_DATA_PHV_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_SV21_MA_PHV_DATA_PHV_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_SV21_MA_PHV_DATA_PHV_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_9_17_SV21_MA_PHV_DATA_PHV_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_10_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_10_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_10_17.sv21_ma_phv_data_phv_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_SV21_MA_PHV_DATA_PHV_351_320_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_SV21_MA_PHV_DATA_PHV_351_320_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_SV21_MA_PHV_DATA_PHV_351_320_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_SV21_MA_PHV_DATA_PHV_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_SV21_MA_PHV_DATA_PHV_351_320_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_SV21_MA_PHV_DATA_PHV_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_SV21_MA_PHV_DATA_PHV_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_SV21_MA_PHV_DATA_PHV_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_10_17_SV21_MA_PHV_DATA_PHV_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_11_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_11_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_11_17.sv21_ma_phv_data_phv_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_SV21_MA_PHV_DATA_PHV_383_352_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_SV21_MA_PHV_DATA_PHV_383_352_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_SV21_MA_PHV_DATA_PHV_383_352_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_SV21_MA_PHV_DATA_PHV_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_SV21_MA_PHV_DATA_PHV_383_352_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_SV21_MA_PHV_DATA_PHV_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_SV21_MA_PHV_DATA_PHV_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_SV21_MA_PHV_DATA_PHV_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_11_17_SV21_MA_PHV_DATA_PHV_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_12_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_12_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_12_17.sv21_ma_phv_data_phv_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_SV21_MA_PHV_DATA_PHV_415_384_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_SV21_MA_PHV_DATA_PHV_415_384_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_SV21_MA_PHV_DATA_PHV_415_384_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_SV21_MA_PHV_DATA_PHV_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_SV21_MA_PHV_DATA_PHV_415_384_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_SV21_MA_PHV_DATA_PHV_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_SV21_MA_PHV_DATA_PHV_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_SV21_MA_PHV_DATA_PHV_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_12_17_SV21_MA_PHV_DATA_PHV_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_13_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_13_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_13_17.sv21_ma_phv_data_phv_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_SV21_MA_PHV_DATA_PHV_447_416_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_SV21_MA_PHV_DATA_PHV_447_416_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_SV21_MA_PHV_DATA_PHV_447_416_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_SV21_MA_PHV_DATA_PHV_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_SV21_MA_PHV_DATA_PHV_447_416_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_SV21_MA_PHV_DATA_PHV_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_SV21_MA_PHV_DATA_PHV_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_SV21_MA_PHV_DATA_PHV_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_13_17_SV21_MA_PHV_DATA_PHV_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_14_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_14_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_14_17.sv21_ma_phv_data_phv_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_SV21_MA_PHV_DATA_PHV_479_448_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_SV21_MA_PHV_DATA_PHV_479_448_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_SV21_MA_PHV_DATA_PHV_479_448_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_SV21_MA_PHV_DATA_PHV_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_SV21_MA_PHV_DATA_PHV_479_448_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_SV21_MA_PHV_DATA_PHV_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_SV21_MA_PHV_DATA_PHV_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_SV21_MA_PHV_DATA_PHV_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_14_17_SV21_MA_PHV_DATA_PHV_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_15_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_15_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_15_17.sv21_ma_phv_data_phv_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_SV21_MA_PHV_DATA_PHV_511_480_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_SV21_MA_PHV_DATA_PHV_511_480_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_SV21_MA_PHV_DATA_PHV_511_480_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_SV21_MA_PHV_DATA_PHV_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_SV21_MA_PHV_DATA_PHV_511_480_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_SV21_MA_PHV_DATA_PHV_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_SV21_MA_PHV_DATA_PHV_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_SV21_MA_PHV_DATA_PHV_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_15_17_SV21_MA_PHV_DATA_PHV_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_16_17 */
/* Register template: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_16_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_16_17.sv21_ma_phv_data_sop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_SOP_MSB 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_SOP_LSB 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_SOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_SOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_SOP_FIELD_MASK 0x00000002
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_SOP_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_SOP_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_SOP_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_psp_csr::sta_debug_trace_ma_phv::sta_debug_trace_ma_phv_16_17.sv21_ma_phv_data_eop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_EOP_MSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_EOP_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_EOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_EOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_EOP_FIELD_MASK 0x00000001
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_EOP_GET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_EOP_SET(x) \
   ((x) & 0x00000001)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_MA_PHV_STA_DEBUG_TRACE_MA_PHV_16_17_SV21_MA_PHV_DATA_EOP_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_psp_csr::sta_debug_trace_pr_pkt                 */
/* Wide Register template: cap_psp_csr::sta_debug_trace_pr_pkt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_SIZE 0x20
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_BYTE_SIZE 0x80

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_0_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_0_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_0_17.sv21_pr_pkt_data_line_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_SV21_PR_PKT_DATA_LINE_31_0_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_SV21_PR_PKT_DATA_LINE_31_0_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_SV21_PR_PKT_DATA_LINE_31_0_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_SV21_PR_PKT_DATA_LINE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_SV21_PR_PKT_DATA_LINE_31_0_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_SV21_PR_PKT_DATA_LINE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_SV21_PR_PKT_DATA_LINE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_SV21_PR_PKT_DATA_LINE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_0_17_SV21_PR_PKT_DATA_LINE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_1_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_1_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_1_17.sv21_pr_pkt_data_line_63_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_SV21_PR_PKT_DATA_LINE_63_32_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_SV21_PR_PKT_DATA_LINE_63_32_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_SV21_PR_PKT_DATA_LINE_63_32_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_SV21_PR_PKT_DATA_LINE_63_32_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_SV21_PR_PKT_DATA_LINE_63_32_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_SV21_PR_PKT_DATA_LINE_63_32_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_SV21_PR_PKT_DATA_LINE_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_SV21_PR_PKT_DATA_LINE_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_1_17_SV21_PR_PKT_DATA_LINE_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_2_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_2_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_2_17.sv21_pr_pkt_data_line_95_64 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_SV21_PR_PKT_DATA_LINE_95_64_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_SV21_PR_PKT_DATA_LINE_95_64_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_SV21_PR_PKT_DATA_LINE_95_64_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_SV21_PR_PKT_DATA_LINE_95_64_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_SV21_PR_PKT_DATA_LINE_95_64_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_SV21_PR_PKT_DATA_LINE_95_64_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_SV21_PR_PKT_DATA_LINE_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_SV21_PR_PKT_DATA_LINE_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_2_17_SV21_PR_PKT_DATA_LINE_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_3_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_3_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_3_17.sv21_pr_pkt_data_line_127_96 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_SV21_PR_PKT_DATA_LINE_127_96_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_SV21_PR_PKT_DATA_LINE_127_96_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_SV21_PR_PKT_DATA_LINE_127_96_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_SV21_PR_PKT_DATA_LINE_127_96_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_SV21_PR_PKT_DATA_LINE_127_96_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_SV21_PR_PKT_DATA_LINE_127_96_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_SV21_PR_PKT_DATA_LINE_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_SV21_PR_PKT_DATA_LINE_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_3_17_SV21_PR_PKT_DATA_LINE_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_4_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_4_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_4_17.sv21_pr_pkt_data_line_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_SV21_PR_PKT_DATA_LINE_159_128_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_SV21_PR_PKT_DATA_LINE_159_128_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_SV21_PR_PKT_DATA_LINE_159_128_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_SV21_PR_PKT_DATA_LINE_159_128_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_SV21_PR_PKT_DATA_LINE_159_128_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_SV21_PR_PKT_DATA_LINE_159_128_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_SV21_PR_PKT_DATA_LINE_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_SV21_PR_PKT_DATA_LINE_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_4_17_SV21_PR_PKT_DATA_LINE_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_5_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_5_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_5_17.sv21_pr_pkt_data_line_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_SV21_PR_PKT_DATA_LINE_191_160_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_SV21_PR_PKT_DATA_LINE_191_160_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_SV21_PR_PKT_DATA_LINE_191_160_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_SV21_PR_PKT_DATA_LINE_191_160_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_SV21_PR_PKT_DATA_LINE_191_160_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_SV21_PR_PKT_DATA_LINE_191_160_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_SV21_PR_PKT_DATA_LINE_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_SV21_PR_PKT_DATA_LINE_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_5_17_SV21_PR_PKT_DATA_LINE_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_6_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_6_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_6_17.sv21_pr_pkt_data_line_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_SV21_PR_PKT_DATA_LINE_223_192_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_SV21_PR_PKT_DATA_LINE_223_192_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_SV21_PR_PKT_DATA_LINE_223_192_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_SV21_PR_PKT_DATA_LINE_223_192_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_SV21_PR_PKT_DATA_LINE_223_192_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_SV21_PR_PKT_DATA_LINE_223_192_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_SV21_PR_PKT_DATA_LINE_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_SV21_PR_PKT_DATA_LINE_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_6_17_SV21_PR_PKT_DATA_LINE_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_7_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_7_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_7_17.sv21_pr_pkt_data_line_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_SV21_PR_PKT_DATA_LINE_255_224_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_SV21_PR_PKT_DATA_LINE_255_224_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_SV21_PR_PKT_DATA_LINE_255_224_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_SV21_PR_PKT_DATA_LINE_255_224_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_SV21_PR_PKT_DATA_LINE_255_224_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_SV21_PR_PKT_DATA_LINE_255_224_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_SV21_PR_PKT_DATA_LINE_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_SV21_PR_PKT_DATA_LINE_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_7_17_SV21_PR_PKT_DATA_LINE_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_8_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_8_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_8_17.sv21_pr_pkt_data_line_287_256 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_SV21_PR_PKT_DATA_LINE_287_256_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_SV21_PR_PKT_DATA_LINE_287_256_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_SV21_PR_PKT_DATA_LINE_287_256_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_SV21_PR_PKT_DATA_LINE_287_256_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_SV21_PR_PKT_DATA_LINE_287_256_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_SV21_PR_PKT_DATA_LINE_287_256_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_SV21_PR_PKT_DATA_LINE_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_SV21_PR_PKT_DATA_LINE_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_8_17_SV21_PR_PKT_DATA_LINE_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_9_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_9_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_9_17.sv21_pr_pkt_data_line_319_288 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_SV21_PR_PKT_DATA_LINE_319_288_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_SV21_PR_PKT_DATA_LINE_319_288_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_SV21_PR_PKT_DATA_LINE_319_288_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_SV21_PR_PKT_DATA_LINE_319_288_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_SV21_PR_PKT_DATA_LINE_319_288_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_SV21_PR_PKT_DATA_LINE_319_288_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_SV21_PR_PKT_DATA_LINE_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_SV21_PR_PKT_DATA_LINE_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_9_17_SV21_PR_PKT_DATA_LINE_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_10_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_10_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_10_17.sv21_pr_pkt_data_line_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_SV21_PR_PKT_DATA_LINE_351_320_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_SV21_PR_PKT_DATA_LINE_351_320_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_SV21_PR_PKT_DATA_LINE_351_320_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_SV21_PR_PKT_DATA_LINE_351_320_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_SV21_PR_PKT_DATA_LINE_351_320_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_SV21_PR_PKT_DATA_LINE_351_320_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_SV21_PR_PKT_DATA_LINE_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_SV21_PR_PKT_DATA_LINE_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_10_17_SV21_PR_PKT_DATA_LINE_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_11_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_11_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_11_17.sv21_pr_pkt_data_line_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_SV21_PR_PKT_DATA_LINE_383_352_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_SV21_PR_PKT_DATA_LINE_383_352_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_SV21_PR_PKT_DATA_LINE_383_352_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_SV21_PR_PKT_DATA_LINE_383_352_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_SV21_PR_PKT_DATA_LINE_383_352_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_SV21_PR_PKT_DATA_LINE_383_352_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_SV21_PR_PKT_DATA_LINE_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_SV21_PR_PKT_DATA_LINE_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_11_17_SV21_PR_PKT_DATA_LINE_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_12_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_12_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_12_17.sv21_pr_pkt_data_line_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_SV21_PR_PKT_DATA_LINE_415_384_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_SV21_PR_PKT_DATA_LINE_415_384_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_SV21_PR_PKT_DATA_LINE_415_384_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_SV21_PR_PKT_DATA_LINE_415_384_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_SV21_PR_PKT_DATA_LINE_415_384_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_SV21_PR_PKT_DATA_LINE_415_384_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_SV21_PR_PKT_DATA_LINE_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_SV21_PR_PKT_DATA_LINE_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_12_17_SV21_PR_PKT_DATA_LINE_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_13_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_13_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_13_17.sv21_pr_pkt_data_line_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_SV21_PR_PKT_DATA_LINE_447_416_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_SV21_PR_PKT_DATA_LINE_447_416_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_SV21_PR_PKT_DATA_LINE_447_416_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_SV21_PR_PKT_DATA_LINE_447_416_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_SV21_PR_PKT_DATA_LINE_447_416_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_SV21_PR_PKT_DATA_LINE_447_416_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_SV21_PR_PKT_DATA_LINE_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_SV21_PR_PKT_DATA_LINE_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_13_17_SV21_PR_PKT_DATA_LINE_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_14_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_14_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_14_17.sv21_pr_pkt_data_line_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_SV21_PR_PKT_DATA_LINE_479_448_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_SV21_PR_PKT_DATA_LINE_479_448_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_SV21_PR_PKT_DATA_LINE_479_448_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_SV21_PR_PKT_DATA_LINE_479_448_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_SV21_PR_PKT_DATA_LINE_479_448_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_SV21_PR_PKT_DATA_LINE_479_448_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_SV21_PR_PKT_DATA_LINE_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_SV21_PR_PKT_DATA_LINE_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_14_17_SV21_PR_PKT_DATA_LINE_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_15_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_15_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_15_17.sv21_pr_pkt_data_line_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_SV21_PR_PKT_DATA_LINE_511_480_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_SV21_PR_PKT_DATA_LINE_511_480_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_SV21_PR_PKT_DATA_LINE_511_480_WIDTH 32
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_SV21_PR_PKT_DATA_LINE_511_480_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_SV21_PR_PKT_DATA_LINE_511_480_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_SV21_PR_PKT_DATA_LINE_511_480_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_SV21_PR_PKT_DATA_LINE_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_SV21_PR_PKT_DATA_LINE_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_15_17_SV21_PR_PKT_DATA_LINE_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17 */
/* Register template: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.sv21_pr_pkt_data_sop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SOP_MSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SOP_LSB 31
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SOP_FIELD_MASK 0x80000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SOP_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SOP_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SOP_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.sv21_pr_pkt_data_eop */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_EOP_MSB 30
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_EOP_LSB 30
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_EOP_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_EOP_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_EOP_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_EOP_FIELD_MASK 0x40000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_EOP_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_EOP_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_EOP_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.sv21_pr_pkt_data_err */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_ERR_MSB 29
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_ERR_LSB 29
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_ERR_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_ERR_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_ERR_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_ERR_FIELD_MASK 0x20000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_ERR_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_ERR_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_ERR_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.sv21_pr_pkt_recirc */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_RECIRC_MSB 28
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_RECIRC_LSB 28
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_RECIRC_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_RECIRC_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_RECIRC_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_RECIRC_FIELD_MASK 0x10000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_RECIRC_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_RECIRC_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_RECIRC_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.psp_prd_phv_valid_dly */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PSP_PRD_PHV_VALID_DLY_MSB 27
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PSP_PRD_PHV_VALID_DLY_LSB 27
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PSP_PRD_PHV_VALID_DLY_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PSP_PRD_PHV_VALID_DLY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PSP_PRD_PHV_VALID_DLY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PSP_PRD_PHV_VALID_DLY_FIELD_MASK 0x08000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PSP_PRD_PHV_VALID_DLY_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PSP_PRD_PHV_VALID_DLY_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PSP_PRD_PHV_VALID_DLY_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.ptd_npv_phv_full_dly */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PTD_NPV_PHV_FULL_DLY_MSB 26
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PTD_NPV_PHV_FULL_DLY_LSB 26
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PTD_NPV_PHV_FULL_DLY_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PTD_NPV_PHV_FULL_DLY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PTD_NPV_PHV_FULL_DLY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PTD_NPV_PHV_FULL_DLY_FIELD_MASK 0x04000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PTD_NPV_PHV_FULL_DLY_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PTD_NPV_PHV_FULL_DLY_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PTD_NPV_PHV_FULL_DLY_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.pr_pkt_ff_almost_full_dly */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PR_PKT_FF_ALMOST_FULL_DLY_MSB 25
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PR_PKT_FF_ALMOST_FULL_DLY_LSB 25
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PR_PKT_FF_ALMOST_FULL_DLY_WIDTH 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PR_PKT_FF_ALMOST_FULL_DLY_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PR_PKT_FF_ALMOST_FULL_DLY_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PR_PKT_FF_ALMOST_FULL_DLY_FIELD_MASK 0x02000000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PR_PKT_FF_ALMOST_FULL_DLY_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PR_PKT_FF_ALMOST_FULL_DLY_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_PR_PKT_FF_ALMOST_FULL_DLY_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.sv21_pr_pkt_tm_oq */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_TM_OQ_MSB 24
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_TM_OQ_LSB 20
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_TM_OQ_WIDTH 5
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_TM_OQ_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_TM_OQ_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_TM_OQ_FIELD_MASK 0x01f00000
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_TM_OQ_GET(x) \
   (((x) & 0x01f00000) >> 20)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_TM_OQ_SET(x) \
   (((x) << 20) & 0x01f00000)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_TM_OQ_MODIFY(r, x) \
   ((((x) << 20) & 0x01f00000) | ((r) & 0xfe0fffff))
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.sv21_pr_pkt_packet_len */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_PACKET_LEN_MSB 19
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_PACKET_LEN_LSB 6
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_PACKET_LEN_WIDTH 14
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_PACKET_LEN_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_PACKET_LEN_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_PACKET_LEN_FIELD_MASK 0x000fffc0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_PACKET_LEN_GET(x) \
   (((x) & 0x000fffc0) >> 6)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_PACKET_LEN_SET(x) \
   (((x) << 6) & 0x000fffc0)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_PACKET_LEN_MODIFY(r, x) \
   ((((x) << 6) & 0x000fffc0) | ((r) & 0xfff0003f))
/* Field member: cap_psp_csr::sta_debug_trace_pr_pkt::sta_debug_trace_pr_pkt_16_17.sv21_pr_pkt_data_size */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SIZE_MSB 5
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SIZE_LSB 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SIZE_WIDTH 6
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SIZE_READ_ACCESS 1
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SIZE_WRITE_ACCESS 0
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SIZE_FIELD_MASK 0x0000003f
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SIZE_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SIZE_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PSP_CSR_STA_DEBUG_TRACE_PR_PKT_STA_DEBUG_TRACE_PR_PKT_16_17_SV21_PR_PKT_DATA_SIZE_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Register type: cap_psp_csr::cnt_pb_pbus_no_data_hw_set             */
/* Wide Register template: cap_psp_csr::cnt_pb_pbus_no_data_hw_set         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 936 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_SIZE 0x2
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_0_2 */
/* Register template: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 936 */
/* Field member: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_1_2 */
/* Register template: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 936 */
/* Field member: cap_psp_csr::cnt_pb_pbus_no_data_hw_set::cnt_pb_pbus_no_data_hw_set_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_SET_CNT_PB_PBUS_NO_DATA_HW_SET_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset           */
/* Wide Register template: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 942 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_SIZE 0x2
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_0_2 */
/* Register template: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 942 */
/* Field member: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_1_2 */
/* Register template: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 942 */
/* Field member: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset::cnt_pb_pbus_no_data_hw_reset_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_NO_DATA_HW_RESET_CNT_PB_PBUS_NO_DATA_HW_RESET_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_psp_csr::cnt_pb_pbus_min_phv_drop               */
/* Wide Register template: cap_psp_csr::cnt_pb_pbus_min_phv_drop           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 948 */
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_SIZE 0x2
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_BYTE_SIZE 0x8

/* Register type: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_0_2 */
/* Register template: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 948 */
/* Field member: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_0_2.value_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_VALUE_31_0_MSB 31
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_VALUE_31_0_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_VALUE_31_0_WIDTH 32
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_VALUE_31_0_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_VALUE_31_0_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_VALUE_31_0_FIELD_MASK 0xffffffff
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_VALUE_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_VALUE_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_0_2_VALUE_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_1_2 */
/* Register template: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 948 */
/* Field member: cap_psp_csr::cnt_pb_pbus_min_phv_drop::cnt_pb_pbus_min_phv_drop_1_2.value_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_VALUE_39_32_MSB 7
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_VALUE_39_32_LSB 0
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_VALUE_39_32_WIDTH 8
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_VALUE_39_32_READ_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_VALUE_39_32_WRITE_ACCESS 1
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_VALUE_39_32_FIELD_MASK 0x000000ff
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_VALUE_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_VALUE_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PSP_CSR_CNT_PB_PBUS_MIN_PHV_DROP_CNT_PB_PBUS_MIN_PHV_DROP_1_2_VALUE_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Addressmap type: cap_prd_csr                                            */
/* Addressmap template: cap_prd_csr                                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 957 */
#define CAP_PRD_CSR_SIZE 0x100
#define CAP_PRD_CSR_BYTE_SIZE 0x400
/* Register member: cap_prd_csr.base                                       */
/* Register type referenced: cap_prd_csr::base                             */
/* Register template referenced: cap_prd_csr::base                         */
#define CAP_PRD_CSR_BASE_OFFSET 0x0
#define CAP_PRD_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_PRD_CSR_BASE_READ_ACCESS 1
#define CAP_PRD_CSR_BASE_WRITE_ACCESS 1
#define CAP_PRD_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_PRD_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_BASE_READ_MASK 0xffffffff
#define CAP_PRD_CSR_BASE_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr.csr_intr                                   */
/* Register type referenced: cap_prd_csr::csr_intr                         */
/* Register template referenced: cap_prd_csr::csr_intr                     */
#define CAP_PRD_CSR_CSR_INTR_OFFSET 0x1
#define CAP_PRD_CSR_CSR_INTR_BYTE_OFFSET 0x4
#define CAP_PRD_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PRD_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PRD_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_prd_csr.int_groups                                    */
/* Group type referenced: cap_prd_csr::int_groups                          */
/* Group template referenced: cap_prd_csr::intgrp_status                   */
#define CAP_PRD_CSR_INT_GROUPS_OFFSET 0x4
#define CAP_PRD_CSR_INT_GROUPS_BYTE_OFFSET 0x10
#define CAP_PRD_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_prd_csr.int_ecc                                       */
/* Group type referenced: cap_prd_csr::int_ecc                             */
/* Group template referenced: cap_prd_csr::intgrp                          */
#define CAP_PRD_CSR_INT_ECC_OFFSET 0x8
#define CAP_PRD_CSR_INT_ECC_BYTE_OFFSET 0x20
#define CAP_PRD_CSR_INT_ECC_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_WRITE_ACCESS 1
/* Group member: cap_prd_csr.int_fifo                                      */
/* Group type referenced: cap_prd_csr::int_fifo                            */
/* Group template referenced: cap_prd_csr::intgrp                          */
#define CAP_PRD_CSR_INT_FIFO_OFFSET 0xc
#define CAP_PRD_CSR_INT_FIFO_BYTE_OFFSET 0x30
#define CAP_PRD_CSR_INT_FIFO_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_WRITE_ACCESS 1
/* Group member: cap_prd_csr.int_grp1                                      */
/* Group type referenced: cap_prd_csr::int_grp1                            */
/* Group template referenced: cap_prd_csr::intgrp                          */
#define CAP_PRD_CSR_INT_GRP1_OFFSET 0x10
#define CAP_PRD_CSR_INT_GRP1_BYTE_OFFSET 0x40
#define CAP_PRD_CSR_INT_GRP1_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_WRITE_ACCESS 1
/* Group member: cap_prd_csr.int_grp2                                      */
/* Group type referenced: cap_prd_csr::int_grp2                            */
/* Group template referenced: cap_prd_csr::intgrp                          */
#define CAP_PRD_CSR_INT_GRP2_OFFSET 0x14
#define CAP_PRD_CSR_INT_GRP2_BYTE_OFFSET 0x50
#define CAP_PRD_CSR_INT_GRP2_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_WRITE_ACCESS 1
/* Group member: cap_prd_csr.int_intf                                      */
/* Group type referenced: cap_prd_csr::int_intf                            */
/* Group template referenced: cap_prd_csr::intgrp                          */
#define CAP_PRD_CSR_INT_INTF_OFFSET 0x18
#define CAP_PRD_CSR_INT_INTF_BYTE_OFFSET 0x60
#define CAP_PRD_CSR_INT_INTF_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_WRITE_ACCESS 1
/* Register member: cap_prd_csr.sta_fifo                                   */
/* Register type referenced: cap_prd_csr::sta_fifo                         */
/* Register template referenced: cap_prd_csr::sta_fifo                     */
#define CAP_PRD_CSR_STA_FIFO_OFFSET 0x1c
#define CAP_PRD_CSR_STA_FIFO_BYTE_OFFSET 0x70
#define CAP_PRD_CSR_STA_FIFO_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_FIFO_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.cfg_debug_port                             */
/* Register type referenced: cap_prd_csr::cfg_debug_port                   */
/* Register template referenced: cap_prd_csr::cfg_debug_port               */
#define CAP_PRD_CSR_CFG_DEBUG_PORT_OFFSET 0x1d
#define CAP_PRD_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x74
#define CAP_PRD_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x00000003
/* Register member: cap_prd_csr.cfg_profile                                */
/* Register type referenced: cap_prd_csr::cfg_profile                      */
/* Register template referenced: cap_prd_csr::cfg_profile                  */
#define CAP_PRD_CSR_CFG_PROFILE_OFFSET 0x20
#define CAP_PRD_CSR_CFG_PROFILE_BYTE_OFFSET 0x80
#define CAP_PRD_CSR_CFG_PROFILE_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_PROFILE_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_PROFILE_RESET_VALUE 0x00000100
#define CAP_PRD_CSR_CFG_PROFILE_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_PROFILE_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_PROFILE_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_prd_csr.cfg_ctrl                              */
/* Wide Register type referenced: cap_prd_csr::cfg_ctrl                    */
/* Wide Register template referenced: cap_prd_csr::cfg_ctrl                */
#define CAP_PRD_CSR_CFG_CTRL_OFFSET 0x28
#define CAP_PRD_CSR_CFG_CTRL_BYTE_OFFSET 0xa0
#define CAP_PRD_CSR_CFG_CTRL_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_WRITE_ACCESS 1
/* Register member: cap_prd_csr::cfg_ctrl.cfg_ctrl_0_2                     */
/* Register type referenced: cap_prd_csr::cfg_ctrl::cfg_ctrl_0_2           */
/* Register template referenced: cap_prd_csr::cfg_ctrl::cfg_ctrl_0_2       */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_OFFSET 0x28
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_BYTE_OFFSET 0xa0
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RESET_VALUE 0xe9b1c040
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_ctrl.cfg_ctrl_1_2                     */
/* Register type referenced: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2           */
/* Register template referenced: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2       */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_OFFSET 0x29
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_BYTE_OFFSET 0xa4
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RESET_VALUE 0x000fa1dd
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WRITE_MASK 0x0fffffff
/* Register member: cap_prd_csr.cfg_bkp_dbg                                */
/* Register type referenced: cap_prd_csr::cfg_bkp_dbg                      */
/* Register template referenced: cap_prd_csr::cfg_bkp_dbg                  */
#define CAP_PRD_CSR_CFG_BKP_DBG_OFFSET 0x2a
#define CAP_PRD_CSR_CFG_BKP_DBG_BYTE_OFFSET 0xa8
#define CAP_PRD_CSR_CFG_BKP_DBG_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_BKP_DBG_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_BKP_DBG_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_BKP_DBG_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_BKP_DBG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_BKP_DBG_WRITE_MASK 0x00000001
/* Register member: cap_prd_csr.sta_id                                     */
/* Register type referenced: cap_prd_csr::sta_id                           */
/* Register template referenced: cap_prd_csr::sta_id                       */
#define CAP_PRD_CSR_STA_ID_OFFSET 0x2b
#define CAP_PRD_CSR_STA_ID_BYTE_OFFSET 0xac
#define CAP_PRD_CSR_STA_ID_READ_ACCESS 1
#define CAP_PRD_CSR_STA_ID_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_ID_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_ID_RESET_MASK 0xffc00000
#define CAP_PRD_CSR_STA_ID_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_ID_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.axi_attr                                   */
/* Register type referenced: cap_prd_csr::axi_attr                         */
/* Register template referenced: cap_prd_csr::axi_attr                     */
#define CAP_PRD_CSR_AXI_ATTR_OFFSET 0x2c
#define CAP_PRD_CSR_AXI_ATTR_BYTE_OFFSET 0xb0
#define CAP_PRD_CSR_AXI_ATTR_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_RESET_VALUE 0x7802ff7b
#define CAP_PRD_CSR_AXI_ATTR_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_AXI_ATTR_READ_MASK 0xffffffff
#define CAP_PRD_CSR_AXI_ATTR_WRITE_MASK 0xffffffff
/* Wide Register member: cap_prd_csr.cfg_xoff                              */
/* Wide Register type referenced: cap_prd_csr::cfg_xoff                    */
/* Wide Register template referenced: cap_prd_csr::cfg_xoff                */
#define CAP_PRD_CSR_CFG_XOFF_OFFSET 0x30
#define CAP_PRD_CSR_CFG_XOFF_BYTE_OFFSET 0xc0
#define CAP_PRD_CSR_CFG_XOFF_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_WRITE_ACCESS 1
/* Register member: cap_prd_csr::cfg_xoff.cfg_xoff_0_3                     */
/* Register type referenced: cap_prd_csr::cfg_xoff::cfg_xoff_0_3           */
/* Register template referenced: cap_prd_csr::cfg_xoff::cfg_xoff_0_3       */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_OFFSET 0x30
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_BYTE_OFFSET 0xc0
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_xoff.cfg_xoff_1_3                     */
/* Register type referenced: cap_prd_csr::cfg_xoff::cfg_xoff_1_3           */
/* Register template referenced: cap_prd_csr::cfg_xoff::cfg_xoff_1_3       */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_OFFSET 0x31
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_BYTE_OFFSET 0xc4
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_RESET_VALUE 0xd9040200
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_xoff.cfg_xoff_2_3                     */
/* Register type referenced: cap_prd_csr::cfg_xoff::cfg_xoff_2_3           */
/* Register template referenced: cap_prd_csr::cfg_xoff::cfg_xoff_2_3       */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_OFFSET 0x32
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_BYTE_OFFSET 0xc8
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_RESET_VALUE 0x0000000e
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_WRITE_MASK 0x0000000f
/* Wide Register member: cap_prd_csr.CNT_ma                                */
/* Wide Register type referenced: cap_prd_csr::CNT_ma                      */
/* Wide Register template referenced: cap_prd_csr::CNT_ma                  */
#define CAP_PRD_CSR_CNT_MA_OFFSET 0x34
#define CAP_PRD_CSR_CNT_MA_BYTE_OFFSET 0xd0
#define CAP_PRD_CSR_CNT_MA_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_WRITE_ACCESS 1
/* Register member: cap_prd_csr::CNT_ma.CNT_ma_0_3                         */
/* Register type referenced: cap_prd_csr::CNT_ma::CNT_ma_0_3               */
/* Register template referenced: cap_prd_csr::CNT_ma::CNT_ma_0_3           */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_OFFSET 0x34
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_BYTE_OFFSET 0xd0
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_ma.CNT_ma_1_3                         */
/* Register type referenced: cap_prd_csr::CNT_ma::CNT_ma_1_3               */
/* Register template referenced: cap_prd_csr::CNT_ma::CNT_ma_1_3           */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_OFFSET 0x35
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_BYTE_OFFSET 0xd4
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_ma.CNT_ma_2_3                         */
/* Register type referenced: cap_prd_csr::CNT_ma::CNT_ma_2_3               */
/* Register template referenced: cap_prd_csr::CNT_ma::CNT_ma_2_3           */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_OFFSET 0x36
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_BYTE_OFFSET 0xd8
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_prd_csr.CNT_ps_resub_pkt                      */
/* Wide Register type referenced: cap_prd_csr::CNT_ps_resub_pkt            */
/* Wide Register template referenced: cap_prd_csr::CNT_ps_resub_pkt        */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_OFFSET 0x38
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_BYTE_OFFSET 0xe0
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_WRITE_ACCESS 1
/* Register member: cap_prd_csr::CNT_ps_resub_pkt.CNT_ps_resub_pkt_0_3     */
/* Register type referenced: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_0_3 */
/* Register template referenced: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_0_3 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_OFFSET 0x38
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_BYTE_OFFSET 0xe0
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_ps_resub_pkt.CNT_ps_resub_pkt_1_3     */
/* Register type referenced: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_1_3 */
/* Register template referenced: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_1_3 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_OFFSET 0x39
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_BYTE_OFFSET 0xe4
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_ps_resub_pkt.CNT_ps_resub_pkt_2_3     */
/* Register type referenced: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_2_3 */
/* Register template referenced: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_2_3 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_OFFSET 0x3a
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_BYTE_OFFSET 0xe8
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_prd_csr.CNT_ps_resub_phv                      */
/* Wide Register type referenced: cap_prd_csr::CNT_ps_resub_phv            */
/* Wide Register template referenced: cap_prd_csr::CNT_ps_resub_phv        */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_OFFSET 0x3c
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_BYTE_OFFSET 0xf0
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_WRITE_ACCESS 1
/* Register member: cap_prd_csr::CNT_ps_resub_phv.CNT_ps_resub_phv_0_3     */
/* Register type referenced: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_0_3 */
/* Register template referenced: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_0_3 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_OFFSET 0x3c
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_BYTE_OFFSET 0xf0
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_ps_resub_phv.CNT_ps_resub_phv_1_3     */
/* Register type referenced: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_1_3 */
/* Register template referenced: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_1_3 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_OFFSET 0x3d
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_BYTE_OFFSET 0xf4
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_ps_resub_phv.CNT_ps_resub_phv_2_3     */
/* Register type referenced: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_2_3 */
/* Register template referenced: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_2_3 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_OFFSET 0x3e
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_BYTE_OFFSET 0xf8
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_prd_csr.CNT_ps_pkt                            */
/* Wide Register type referenced: cap_prd_csr::CNT_ps_pkt                  */
/* Wide Register template referenced: cap_prd_csr::CNT_ps_pkt              */
#define CAP_PRD_CSR_CNT_PS_PKT_OFFSET 0x40
#define CAP_PRD_CSR_CNT_PS_PKT_BYTE_OFFSET 0x100
#define CAP_PRD_CSR_CNT_PS_PKT_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_WRITE_ACCESS 1
/* Register member: cap_prd_csr::CNT_ps_pkt.CNT_ps_pkt_0_3                 */
/* Register type referenced: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_0_3       */
/* Register template referenced: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_0_3   */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_OFFSET 0x40
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_BYTE_OFFSET 0x100
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_ps_pkt.CNT_ps_pkt_1_3                 */
/* Register type referenced: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_1_3       */
/* Register template referenced: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_1_3   */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_OFFSET 0x41
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_BYTE_OFFSET 0x104
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_ps_pkt.CNT_ps_pkt_2_3                 */
/* Register type referenced: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_2_3       */
/* Register template referenced: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_2_3   */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_OFFSET 0x42
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_BYTE_OFFSET 0x108
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_prd_csr.CNT_phv                               */
/* Wide Register type referenced: cap_prd_csr::CNT_phv                     */
/* Wide Register template referenced: cap_prd_csr::CNT_phv                 */
#define CAP_PRD_CSR_CNT_PHV_OFFSET 0x44
#define CAP_PRD_CSR_CNT_PHV_BYTE_OFFSET 0x110
#define CAP_PRD_CSR_CNT_PHV_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_WRITE_ACCESS 1
/* Register member: cap_prd_csr::CNT_phv.CNT_phv_0_4                       */
/* Register type referenced: cap_prd_csr::CNT_phv::CNT_phv_0_4             */
/* Register template referenced: cap_prd_csr::CNT_phv::CNT_phv_0_4         */
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_OFFSET 0x44
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_BYTE_OFFSET 0x110
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_phv.CNT_phv_1_4                       */
/* Register type referenced: cap_prd_csr::CNT_phv::CNT_phv_1_4             */
/* Register template referenced: cap_prd_csr::CNT_phv::CNT_phv_1_4         */
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_OFFSET 0x45
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_BYTE_OFFSET 0x114
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_phv.CNT_phv_2_4                       */
/* Register type referenced: cap_prd_csr::CNT_phv::CNT_phv_2_4             */
/* Register template referenced: cap_prd_csr::CNT_phv::CNT_phv_2_4         */
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_OFFSET 0x46
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_BYTE_OFFSET 0x118
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::CNT_phv.CNT_phv_3_4                       */
/* Register type referenced: cap_prd_csr::CNT_phv::CNT_phv_3_4             */
/* Register template referenced: cap_prd_csr::CNT_phv::CNT_phv_3_4         */
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_OFFSET 0x47
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_BYTE_OFFSET 0x11c
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr.CNT_pkt                                    */
/* Register type referenced: cap_prd_csr::CNT_pkt                          */
/* Register template referenced: cap_prd_csr::CNT_pkt                      */
#define CAP_PRD_CSR_CNT_PKT_OFFSET 0x48
#define CAP_PRD_CSR_CNT_PKT_BYTE_OFFSET 0x120
#define CAP_PRD_CSR_CNT_PKT_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PKT_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PKT_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CNT_PKT_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PKT_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PKT_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr.cfg_spare_dbg                              */
/* Register type referenced: cap_prd_csr::cfg_spare_dbg                    */
/* Register template referenced: cap_prd_csr::cfg_spare_dbg                */
#define CAP_PRD_CSR_CFG_SPARE_DBG_OFFSET 0x49
#define CAP_PRD_CSR_CFG_SPARE_DBG_BYTE_OFFSET 0x124
#define CAP_PRD_CSR_CFG_SPARE_DBG_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_SPARE_DBG_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_SPARE_DBG_RESET_VALUE 0xdeadbeef
#define CAP_PRD_CSR_CFG_SPARE_DBG_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_SPARE_DBG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_SPARE_DBG_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr.cfg_rdata_mem                              */
/* Register type referenced: cap_prd_csr::cfg_rdata_mem                    */
/* Register template referenced: cap_prd_csr::cfg_rdata_mem                */
#define CAP_PRD_CSR_CFG_RDATA_MEM_OFFSET 0x4a
#define CAP_PRD_CSR_CFG_RDATA_MEM_BYTE_OFFSET 0x128
#define CAP_PRD_CSR_CFG_RDATA_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_RDATA_MEM_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_RDATA_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_RDATA_MEM_WRITE_MASK 0x00000007
/* Register member: cap_prd_csr.sta_rdata_mem                              */
/* Register type referenced: cap_prd_csr::sta_rdata_mem                    */
/* Register template referenced: cap_prd_csr::sta_rdata_mem                */
#define CAP_PRD_CSR_STA_RDATA_MEM_OFFSET 0x4b
#define CAP_PRD_CSR_STA_RDATA_MEM_BYTE_OFFSET 0x12c
#define CAP_PRD_CSR_STA_RDATA_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDATA_MEM_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDATA_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_RDATA_MEM_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.cfg_pkt_mem                                */
/* Register type referenced: cap_prd_csr::cfg_pkt_mem                      */
/* Register template referenced: cap_prd_csr::cfg_pkt_mem                  */
#define CAP_PRD_CSR_CFG_PKT_MEM_OFFSET 0x4c
#define CAP_PRD_CSR_CFG_PKT_MEM_BYTE_OFFSET 0x130
#define CAP_PRD_CSR_CFG_PKT_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_PKT_MEM_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_PKT_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_PKT_MEM_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_PKT_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_PKT_MEM_WRITE_MASK 0x00000007
/* Wide Register member: cap_prd_csr.sta_pkt_mem                           */
/* Wide Register type referenced: cap_prd_csr::sta_pkt_mem                 */
/* Wide Register template referenced: cap_prd_csr::sta_pkt_mem             */
#define CAP_PRD_CSR_STA_PKT_MEM_OFFSET 0x4e
#define CAP_PRD_CSR_STA_PKT_MEM_BYTE_OFFSET 0x138
#define CAP_PRD_CSR_STA_PKT_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_WRITE_ACCESS 0
/* Register member: cap_prd_csr::sta_pkt_mem.sta_pkt_mem_0_2               */
/* Register type referenced: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_0_2     */
/* Register template referenced: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_0_2 */
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_OFFSET 0x4e
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_BYTE_OFFSET 0x138
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_pkt_mem.sta_pkt_mem_1_2               */
/* Register type referenced: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_1_2     */
/* Register template referenced: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_1_2 */
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_OFFSET 0x4f
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BYTE_OFFSET 0x13c
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_RESET_MASK 0xfffffe00
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.cfg_phv_mem                                */
/* Register type referenced: cap_prd_csr::cfg_phv_mem                      */
/* Register template referenced: cap_prd_csr::cfg_phv_mem                  */
#define CAP_PRD_CSR_CFG_PHV_MEM_OFFSET 0x50
#define CAP_PRD_CSR_CFG_PHV_MEM_BYTE_OFFSET 0x140
#define CAP_PRD_CSR_CFG_PHV_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_PHV_MEM_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_PHV_MEM_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_PHV_MEM_WRITE_MASK 0x00000001
/* Register member: cap_prd_csr.sta_phv_mem                                */
/* Register type referenced: cap_prd_csr::sta_phv_mem                      */
/* Register template referenced: cap_prd_csr::sta_phv_mem                  */
#define CAP_PRD_CSR_STA_PHV_MEM_OFFSET 0x51
#define CAP_PRD_CSR_STA_PHV_MEM_BYTE_OFFSET 0x144
#define CAP_PRD_CSR_STA_PHV_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PHV_MEM_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PHV_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_PHV_MEM_RESET_MASK 0xfffffffc
#define CAP_PRD_CSR_STA_PHV_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_PHV_MEM_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.cfg_lat_mem                                */
/* Register type referenced: cap_prd_csr::cfg_lat_mem                      */
/* Register template referenced: cap_prd_csr::cfg_lat_mem                  */
#define CAP_PRD_CSR_CFG_LAT_MEM_OFFSET 0x52
#define CAP_PRD_CSR_CFG_LAT_MEM_BYTE_OFFSET 0x148
#define CAP_PRD_CSR_CFG_LAT_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_LAT_MEM_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_LAT_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_LAT_MEM_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_LAT_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_LAT_MEM_WRITE_MASK 0x00000001
/* Register member: cap_prd_csr.sta_lat_mem                                */
/* Register type referenced: cap_prd_csr::sta_lat_mem                      */
/* Register template referenced: cap_prd_csr::sta_lat_mem                  */
#define CAP_PRD_CSR_STA_LAT_MEM_OFFSET 0x53
#define CAP_PRD_CSR_STA_LAT_MEM_BYTE_OFFSET 0x14c
#define CAP_PRD_CSR_STA_LAT_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_STA_LAT_MEM_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_LAT_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_LAT_MEM_RESET_MASK 0xfffffffc
#define CAP_PRD_CSR_STA_LAT_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_LAT_MEM_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.cfg_ffence_mem                             */
/* Register type referenced: cap_prd_csr::cfg_ffence_mem                   */
/* Register template referenced: cap_prd_csr::cfg_ffence_mem               */
#define CAP_PRD_CSR_CFG_FFENCE_MEM_OFFSET 0x54
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BYTE_OFFSET 0x150
#define CAP_PRD_CSR_CFG_FFENCE_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_FFENCE_MEM_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_FFENCE_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_FFENCE_MEM_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_FFENCE_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_FFENCE_MEM_WRITE_MASK 0x00000001
/* Register member: cap_prd_csr.sta_ffence_mem                             */
/* Register type referenced: cap_prd_csr::sta_ffence_mem                   */
/* Register template referenced: cap_prd_csr::sta_ffence_mem               */
#define CAP_PRD_CSR_STA_FFENCE_MEM_OFFSET 0x55
#define CAP_PRD_CSR_STA_FFENCE_MEM_BYTE_OFFSET 0x154
#define CAP_PRD_CSR_STA_FFENCE_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FFENCE_MEM_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FFENCE_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_FFENCE_MEM_RESET_MASK 0xfffffffc
#define CAP_PRD_CSR_STA_FFENCE_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_FFENCE_MEM_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.cfg_dfence_mem                             */
/* Register type referenced: cap_prd_csr::cfg_dfence_mem                   */
/* Register template referenced: cap_prd_csr::cfg_dfence_mem               */
#define CAP_PRD_CSR_CFG_DFENCE_MEM_OFFSET 0x56
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BYTE_OFFSET 0x158
#define CAP_PRD_CSR_CFG_DFENCE_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DFENCE_MEM_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DFENCE_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DFENCE_MEM_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DFENCE_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DFENCE_MEM_WRITE_MASK 0x00000001
/* Register member: cap_prd_csr.sta_dfence_mem                             */
/* Register type referenced: cap_prd_csr::sta_dfence_mem                   */
/* Register template referenced: cap_prd_csr::sta_dfence_mem               */
#define CAP_PRD_CSR_STA_DFENCE_MEM_OFFSET 0x57
#define CAP_PRD_CSR_STA_DFENCE_MEM_BYTE_OFFSET 0x15c
#define CAP_PRD_CSR_STA_DFENCE_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_STA_DFENCE_MEM_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_DFENCE_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_DFENCE_MEM_RESET_MASK 0xfffffffc
#define CAP_PRD_CSR_STA_DFENCE_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_DFENCE_MEM_WRITE_MASK 0x00000000
/* Wide Register member: cap_prd_csr.sta_rcv                               */
/* Wide Register type referenced: cap_prd_csr::sta_rcv                     */
/* Wide Register template referenced: cap_prd_csr::sta_rcv                 */
#define CAP_PRD_CSR_STA_RCV_OFFSET 0x58
#define CAP_PRD_CSR_STA_RCV_BYTE_OFFSET 0x160
#define CAP_PRD_CSR_STA_RCV_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_WRITE_ACCESS 0
/* Register member: cap_prd_csr::sta_rcv.sta_rcv_0_3                       */
/* Register type referenced: cap_prd_csr::sta_rcv::sta_rcv_0_3             */
/* Register template referenced: cap_prd_csr::sta_rcv::sta_rcv_0_3         */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_OFFSET 0x58
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_BYTE_OFFSET 0x160
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_rcv.sta_rcv_1_3                       */
/* Register type referenced: cap_prd_csr::sta_rcv::sta_rcv_1_3             */
/* Register template referenced: cap_prd_csr::sta_rcv::sta_rcv_1_3         */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_OFFSET 0x59
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_BYTE_OFFSET 0x164
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_rcv.sta_rcv_2_3                       */
/* Register type referenced: cap_prd_csr::sta_rcv::sta_rcv_2_3             */
/* Register template referenced: cap_prd_csr::sta_rcv::sta_rcv_2_3         */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_OFFSET 0x5a
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_BYTE_OFFSET 0x168
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RESET_MASK 0xff000000
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_WRITE_MASK 0x00000000
/* Wide Register member: cap_prd_csr.sta_rdreq                             */
/* Wide Register type referenced: cap_prd_csr::sta_rdreq                   */
/* Wide Register template referenced: cap_prd_csr::sta_rdreq               */
#define CAP_PRD_CSR_STA_RDREQ_OFFSET 0x5c
#define CAP_PRD_CSR_STA_RDREQ_BYTE_OFFSET 0x170
#define CAP_PRD_CSR_STA_RDREQ_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDREQ_WRITE_ACCESS 0
/* Register member: cap_prd_csr::sta_rdreq.sta_rdreq_0_2                   */
/* Register type referenced: cap_prd_csr::sta_rdreq::sta_rdreq_0_2         */
/* Register template referenced: cap_prd_csr::sta_rdreq::sta_rdreq_0_2     */
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_OFFSET 0x5c
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_BYTE_OFFSET 0x170
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_rdreq.sta_rdreq_1_2                   */
/* Register type referenced: cap_prd_csr::sta_rdreq::sta_rdreq_1_2         */
/* Register template referenced: cap_prd_csr::sta_rdreq::sta_rdreq_1_2     */
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_OFFSET 0x5d
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_BYTE_OFFSET 0x174
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RESET_MASK 0xffffff80
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WRITE_MASK 0x00000000
/* Wide Register member: cap_prd_csr.sta_wr                                */
/* Wide Register type referenced: cap_prd_csr::sta_wr                      */
/* Wide Register template referenced: cap_prd_csr::sta_wr                  */
#define CAP_PRD_CSR_STA_WR_OFFSET 0x60
#define CAP_PRD_CSR_STA_WR_BYTE_OFFSET 0x180
#define CAP_PRD_CSR_STA_WR_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_WRITE_ACCESS 0
/* Register member: cap_prd_csr::sta_wr.sta_wr_0_7                         */
/* Register type referenced: cap_prd_csr::sta_wr::sta_wr_0_7               */
/* Register template referenced: cap_prd_csr::sta_wr::sta_wr_0_7           */
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_OFFSET 0x60
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_BYTE_OFFSET 0x180
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_wr.sta_wr_1_7                         */
/* Register type referenced: cap_prd_csr::sta_wr::sta_wr_1_7               */
/* Register template referenced: cap_prd_csr::sta_wr::sta_wr_1_7           */
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_OFFSET 0x61
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_BYTE_OFFSET 0x184
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_wr.sta_wr_2_7                         */
/* Register type referenced: cap_prd_csr::sta_wr::sta_wr_2_7               */
/* Register template referenced: cap_prd_csr::sta_wr::sta_wr_2_7           */
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_OFFSET 0x62
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_BYTE_OFFSET 0x188
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_wr.sta_wr_3_7                         */
/* Register type referenced: cap_prd_csr::sta_wr::sta_wr_3_7               */
/* Register template referenced: cap_prd_csr::sta_wr::sta_wr_3_7           */
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_OFFSET 0x63
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_BYTE_OFFSET 0x18c
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_wr.sta_wr_4_7                         */
/* Register type referenced: cap_prd_csr::sta_wr::sta_wr_4_7               */
/* Register template referenced: cap_prd_csr::sta_wr::sta_wr_4_7           */
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_OFFSET 0x64
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_BYTE_OFFSET 0x190
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_wr.sta_wr_5_7                         */
/* Register type referenced: cap_prd_csr::sta_wr::sta_wr_5_7               */
/* Register template referenced: cap_prd_csr::sta_wr::sta_wr_5_7           */
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_OFFSET 0x65
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_BYTE_OFFSET 0x194
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_wr.sta_wr_6_7                         */
/* Register type referenced: cap_prd_csr::sta_wr::sta_wr_6_7               */
/* Register template referenced: cap_prd_csr::sta_wr::sta_wr_6_7           */
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_OFFSET 0x66
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_BYTE_OFFSET 0x198
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_RESET_MASK 0xffffffc0
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.CNT_wr                                     */
/* Register type referenced: cap_prd_csr::CNT_wr                           */
/* Register template referenced: cap_prd_csr::CNT_wr                       */
#define CAP_PRD_CSR_CNT_WR_OFFSET 0x68
#define CAP_PRD_CSR_CNT_WR_BYTE_OFFSET 0x1a0
#define CAP_PRD_CSR_CNT_WR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_WR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_WR_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CNT_WR_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_WR_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_WR_WRITE_MASK 0x00ffffff
/* Register member: cap_prd_csr.sta_rdrsp                                  */
/* Register type referenced: cap_prd_csr::sta_rdrsp                        */
/* Register template referenced: cap_prd_csr::sta_rdrsp                    */
#define CAP_PRD_CSR_STA_RDRSP_OFFSET 0x69
#define CAP_PRD_CSR_STA_RDRSP_BYTE_OFFSET 0x1a4
#define CAP_PRD_CSR_STA_RDRSP_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDRSP_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDRSP_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_RDRSP_RESET_MASK 0xfffffc00
#define CAP_PRD_CSR_STA_RDRSP_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_RDRSP_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.sta_wrrsp                                  */
/* Register type referenced: cap_prd_csr::sta_wrrsp                        */
/* Register template referenced: cap_prd_csr::sta_wrrsp                    */
#define CAP_PRD_CSR_STA_WRRSP_OFFSET 0x6a
#define CAP_PRD_CSR_STA_WRRSP_BYTE_OFFSET 0x1a8
#define CAP_PRD_CSR_STA_WRRSP_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRRSP_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRRSP_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_WRRSP_RESET_MASK 0xfffffe00
#define CAP_PRD_CSR_STA_WRRSP_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WRRSP_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.sta_rd                                     */
/* Register type referenced: cap_prd_csr::sta_rd                           */
/* Register template referenced: cap_prd_csr::sta_rd                       */
#define CAP_PRD_CSR_STA_RD_OFFSET 0x6b
#define CAP_PRD_CSR_STA_RD_BYTE_OFFSET 0x1ac
#define CAP_PRD_CSR_STA_RD_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RD_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RD_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_RD_RESET_MASK 0xffffffc0
#define CAP_PRD_CSR_STA_RD_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_RD_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.sta_wrreq                                  */
/* Register type referenced: cap_prd_csr::sta_wrreq                        */
/* Register template referenced: cap_prd_csr::sta_wrreq                    */
#define CAP_PRD_CSR_STA_WRREQ_OFFSET 0x6c
#define CAP_PRD_CSR_STA_WRREQ_BYTE_OFFSET 0x1b0
#define CAP_PRD_CSR_STA_WRREQ_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRREQ_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRREQ_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_WRREQ_RESET_MASK 0xfc000000
#define CAP_PRD_CSR_STA_WRREQ_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WRREQ_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.sta_lpbk                                   */
/* Register type referenced: cap_prd_csr::sta_lpbk                         */
/* Register template referenced: cap_prd_csr::sta_lpbk                     */
#define CAP_PRD_CSR_STA_LPBK_OFFSET 0x6d
#define CAP_PRD_CSR_STA_LPBK_BYTE_OFFSET 0x1b4
#define CAP_PRD_CSR_STA_LPBK_READ_ACCESS 1
#define CAP_PRD_CSR_STA_LPBK_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_LPBK_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_LPBK_RESET_MASK 0xfffffffc
#define CAP_PRD_CSR_STA_LPBK_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_LPBK_WRITE_MASK 0x00000000
/* Wide Register member: cap_prd_csr.sta_xoff                              */
/* Wide Register type referenced: cap_prd_csr::sta_xoff                    */
/* Wide Register template referenced: cap_prd_csr::sta_xoff                */
#define CAP_PRD_CSR_STA_XOFF_OFFSET 0x70
#define CAP_PRD_CSR_STA_XOFF_BYTE_OFFSET 0x1c0
#define CAP_PRD_CSR_STA_XOFF_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_WRITE_ACCESS 0
/* Register member: cap_prd_csr::sta_xoff.sta_xoff_0_3                     */
/* Register type referenced: cap_prd_csr::sta_xoff::sta_xoff_0_3           */
/* Register template referenced: cap_prd_csr::sta_xoff::sta_xoff_0_3       */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_OFFSET 0x70
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_BYTE_OFFSET 0x1c0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_xoff.sta_xoff_1_3                     */
/* Register type referenced: cap_prd_csr::sta_xoff::sta_xoff_1_3           */
/* Register template referenced: cap_prd_csr::sta_xoff::sta_xoff_1_3       */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_OFFSET 0x71
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_BYTE_OFFSET 0x1c4
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::sta_xoff.sta_xoff_2_3                     */
/* Register type referenced: cap_prd_csr::sta_xoff::sta_xoff_2_3           */
/* Register template referenced: cap_prd_csr::sta_xoff::sta_xoff_2_3       */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_OFFSET 0x72
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_BYTE_OFFSET 0x1c8
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_RESET_MASK 0xffff8000
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_READ_MASK 0xffffffff
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr.cfg_debug_ctrl                             */
/* Register type referenced: cap_prd_csr::cfg_debug_ctrl                   */
/* Register template referenced: cap_prd_csr::cfg_debug_ctrl               */
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_OFFSET 0x74
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_BYTE_OFFSET 0x1d0
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_WRITE_MASK 0x000001ff
/* Wide Register member: cap_prd_csr.cfg_debug_bus                         */
/* Wide Register type referenced: cap_prd_csr::cfg_debug_bus               */
/* Wide Register template referenced: cap_prd_csr::cfg_debug_bus           */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_OFFSET 0x78
#define CAP_PRD_CSR_CFG_DEBUG_BUS_BYTE_OFFSET 0x1e0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_WRITE_ACCESS 1
/* Register member: cap_prd_csr::cfg_debug_bus.cfg_debug_bus_0_8           */
/* Register type referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_0_8 */
/* Register template referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_0_8 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_OFFSET 0x78
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BYTE_OFFSET 0x1e0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_debug_bus.cfg_debug_bus_1_8           */
/* Register type referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_1_8 */
/* Register template referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_1_8 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_OFFSET 0x79
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BYTE_OFFSET 0x1e4
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_debug_bus.cfg_debug_bus_2_8           */
/* Register type referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_2_8 */
/* Register template referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_2_8 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_OFFSET 0x7a
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BYTE_OFFSET 0x1e8
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_debug_bus.cfg_debug_bus_3_8           */
/* Register type referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_3_8 */
/* Register template referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_3_8 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_OFFSET 0x7b
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BYTE_OFFSET 0x1ec
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_debug_bus.cfg_debug_bus_4_8           */
/* Register type referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_4_8 */
/* Register template referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_4_8 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_OFFSET 0x7c
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BYTE_OFFSET 0x1f0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_debug_bus.cfg_debug_bus_5_8           */
/* Register type referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_5_8 */
/* Register template referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_5_8 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_OFFSET 0x7d
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BYTE_OFFSET 0x1f4
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_debug_bus.cfg_debug_bus_6_8           */
/* Register type referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_6_8 */
/* Register template referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_6_8 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_OFFSET 0x7e
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BYTE_OFFSET 0x1f8
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::cfg_debug_bus.cfg_debug_bus_7_8           */
/* Register type referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_7_8 */
/* Register template referenced: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_7_8 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_OFFSET 0x7f
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BYTE_OFFSET 0x1fc
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr.cfg_dhs_dbg_mem                            */
/* Register type referenced: cap_prd_csr::cfg_dhs_dbg_mem                  */
/* Register template referenced: cap_prd_csr::cfg_dhs_dbg_mem              */
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_OFFSET 0x80
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_BYTE_OFFSET 0x200
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_WRITE_MASK 0x0001ffff
/* Wide Memory member: cap_prd_csr.dhs_dbg_mem                             */
/* Wide Memory type referenced: cap_prd_csr::dhs_dbg_mem                   */
/* Wide Memory template referenced: cap_prd_csr::dhs_dbg_mem               */
#define CAP_PRD_CSR_DHS_DBG_MEM_OFFSET 0xa0
#define CAP_PRD_CSR_DHS_DBG_MEM_BYTE_OFFSET 0x280
#define CAP_PRD_CSR_DHS_DBG_MEM_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_WRITE_ACCESS 1
/* Register member: cap_prd_csr.cfg_fence                                  */
/* Register type referenced: cap_prd_csr::cfg_fence                        */
/* Register template referenced: cap_prd_csr::cfg_fence                    */
#define CAP_PRD_CSR_CFG_FENCE_OFFSET 0xc0
#define CAP_PRD_CSR_CFG_FENCE_BYTE_OFFSET 0x300
#define CAP_PRD_CSR_CFG_FENCE_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_FENCE_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_FENCE_RESET_VALUE 0x00001040
#define CAP_PRD_CSR_CFG_FENCE_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_FENCE_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_FENCE_WRITE_MASK 0x00003fff
/* Register member: cap_prd_csr.CNT_axi_wr                                 */
/* Register type referenced: cap_prd_csr::CNT_axi_wr                       */
/* Register template referenced: cap_prd_csr::CNT_axi_wr                   */
#define CAP_PRD_CSR_CNT_AXI_WR_OFFSET 0xc1
#define CAP_PRD_CSR_CNT_AXI_WR_BYTE_OFFSET 0x304
#define CAP_PRD_CSR_CNT_AXI_WR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_WR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_WR_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CNT_AXI_WR_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_AXI_WR_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_AXI_WR_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr.CNT_axi_rd                                 */
/* Register type referenced: cap_prd_csr::CNT_axi_rd                       */
/* Register template referenced: cap_prd_csr::CNT_axi_rd                   */
#define CAP_PRD_CSR_CNT_AXI_RD_OFFSET 0xc2
#define CAP_PRD_CSR_CNT_AXI_RD_BYTE_OFFSET 0x308
#define CAP_PRD_CSR_CNT_AXI_RD_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_RD_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_RD_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_CNT_AXI_RD_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_AXI_RD_READ_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_AXI_RD_WRITE_MASK 0xffffffff

/* Register type: cap_prd_csr::base                                        */
/* Register template: cap_prd_csr::base                                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_prd_csr::base.scratch_reg                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_PRD_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_PRD_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_PRD_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_PRD_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_PRD_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_PRD_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_prd_csr::csr_intr                                    */
/* Register template: cap_prd_csr::csr_intr                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1067 */
/* Field member: cap_prd_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::csr_intr.dowstream                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_prd_csr::int_groups                                     */
/* Group template: cap_prd_csr::intgrp_status                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1051 */
#define CAP_PRD_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PRD_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_prd_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_prd_csr::int_groups::intreg               */
/* Register template referenced: cap_prd_csr::intreg_status                */
#define CAP_PRD_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GROUPS_INTREG_RESET_MASK 0xffffffe0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_prd_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x0000001f
/* Register member: cap_prd_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_prd_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_prd_csr::intreg_status                */
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xffffffe0
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_prd_csr::int_groups::intreg                          */
/* Register template: cap_prd_csr::intreg_status                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1001 */
/* Field member: cap_prd_csr::intreg_status.int_intf_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_INTF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_status.int_grp2_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP2_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP2_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP2_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP2_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP2_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP2_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP2_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP2_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_status.int_grp1_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP1_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP1_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP1_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP1_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP1_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP1_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP1_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_GRP1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_status.int_fifo_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_status.int_ecc_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GROUPS_INTREG_INT_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.int_intf_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_MSB 4
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_LSB 4
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_INTF_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_enable.int_grp2_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP2_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.int_grp1_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_GRP1_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.int_fifo_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_FIFO_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.int_ecc_enable                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_groups::int_rw_reg                      */
/* Register template: cap_prd_csr::intreg_status                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1001 */
/* Field member: cap_prd_csr::intreg_status.int_intf_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_INTF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_status.int_grp2_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP2_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP2_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP2_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP2_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP2_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP2_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP2_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP2_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_status.int_grp1_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP1_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP1_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP1_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP1_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP1_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP1_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP1_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_GRP1_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_status.int_fifo_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_FIFO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_status.int_ecc_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GROUPS_INT_RW_REG_INT_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_prd_csr::int_ecc                                        */
/* Group template: cap_prd_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1030 */
#define CAP_PRD_CSR_INT_ECC_SIZE 0x4
#define CAP_PRD_CSR_INT_ECC_BYTE_SIZE 0x10
/* Register member: cap_prd_csr::intgrp.intreg                             */
/* Register type referenced: cap_prd_csr::int_ecc::intreg                  */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_ECC_INTREG_OFFSET 0x0
#define CAP_PRD_CSR_INT_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_PRD_CSR_INT_ECC_INTREG_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_ECC_INTREG_WRITE_MASK 0x0000000f
/* Register member: cap_prd_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_prd_csr::int_ecc::int_test_set            */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_WRITE_MASK 0x0000000f
/* Register member: cap_prd_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_prd_csr::int_ecc::int_enable_set          */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_WRITE_MASK 0x0000000f
/* Register member: cap_prd_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_prd_csr::int_ecc::int_enable_clear        */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x0000000f

/* Register type: cap_prd_csr::int_ecc::intreg                             */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.pkt_mem_correctable_interrupt         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.pkt_mem_uncorrectable_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_ECC_INTREG_PKT_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.rdata_mem_correctable_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.rdata_mem_uncorrectable_interrupt     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_ECC_INTREG_RDATA_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_ecc::int_test_set                       */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.pkt_mem_correctable_interrupt         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.pkt_mem_uncorrectable_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_PKT_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.rdata_mem_correctable_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.rdata_mem_uncorrectable_interrupt     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_ECC_INT_TEST_SET_RDATA_MEM_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_ecc::int_enable_set                     */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.pkt_mem_correctable_enable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.pkt_mem_uncorrectable_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_PKT_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.rdata_mem_correctable_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.rdata_mem_uncorrectable_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_SET_RDATA_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_ecc::int_enable_clear                   */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.pkt_mem_correctable_enable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.pkt_mem_uncorrectable_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_PKT_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.rdata_mem_correctable_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.rdata_mem_uncorrectable_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_ECC_INT_ENABLE_CLEAR_RDATA_MEM_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_prd_csr::int_fifo                                       */
/* Group template: cap_prd_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1030 */
#define CAP_PRD_CSR_INT_FIFO_SIZE 0x4
#define CAP_PRD_CSR_INT_FIFO_BYTE_SIZE 0x10
/* Register member: cap_prd_csr::intgrp.intreg                             */
/* Register type referenced: cap_prd_csr::int_fifo::intreg                 */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_FIFO_INTREG_OFFSET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_BYTE_OFFSET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_FIFO_INTREG_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_FIFO_INTREG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_FIFO_INTREG_WRITE_MASK 0x00000fff
/* Register member: cap_prd_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_prd_csr::int_fifo::int_test_set           */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_OFFSET 0x1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WRITE_MASK 0x00000fff
/* Register member: cap_prd_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_prd_csr::int_fifo::int_enable_set         */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WRITE_MASK 0x00000fff
/* Register member: cap_prd_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_prd_csr::int_fifo::int_enable_clear       */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WRITE_MASK 0x00000fff

/* Register type: cap_prd_csr::int_fifo::intreg                            */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.ffence_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_MSB 11
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_LSB 11
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_FIFO_INTREG_FFENCE_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg.dfence_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_MSB 10
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_LSB 10
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_FIFO_INTREG_DFENCE_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg.wr_mem_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_MSB 9
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_LSB 9
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_MEM_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg.pkt_stg_ff_ovflow_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_MSB 8
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_LSB 8
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_STG_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg.pkt_order_ff_ovflow_interrupt         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_MSB 7
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_LSB 7
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_ORDER_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg.pkt_ff_ovflow_interrupt               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_MSB 6
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_LSB 6
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_FIFO_INTREG_PKT_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg.cmd_ff_ovflow_interrupt               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMD_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg.cmdflit_ff_ovflow_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_FIFO_INTREG_CMDFLIT_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg.rcv_stg_ff_ovflow_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_FIFO_INTREG_RCV_STG_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.wdata_ff_ovflow_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_FIFO_INTREG_WDATA_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.rd_lat_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_FIFO_INTREG_RD_LAT_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.wr_lat_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_FIFO_INTREG_WR_LAT_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_fifo::int_test_set                      */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.ffence_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_MSB 11
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_LSB 11
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_FFENCE_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg.dfence_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_MSB 10
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_LSB 10
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_DFENCE_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg.wr_mem_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_MSB 9
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_LSB 9
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_MEM_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg.pkt_stg_ff_ovflow_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_MSB 8
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_LSB 8
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_STG_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg.pkt_order_ff_ovflow_interrupt         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_MSB 7
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_LSB 7
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_ORDER_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg.pkt_ff_ovflow_interrupt               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_MSB 6
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_LSB 6
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_PKT_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg.cmd_ff_ovflow_interrupt               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_MSB 5
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_LSB 5
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMD_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg.cmdflit_ff_ovflow_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_CMDFLIT_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg.rcv_stg_ff_ovflow_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RCV_STG_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.wdata_ff_ovflow_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WDATA_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.rd_lat_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_RD_LAT_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.wr_lat_ff_ovflow_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_FIFO_INT_TEST_SET_WR_LAT_FF_OVFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_fifo::int_enable_set                    */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.ffence_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_MSB 11
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_LSB 11
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_FFENCE_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg_enable.dfence_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_MSB 10
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_LSB 10
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_DFENCE_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg_enable.wr_mem_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_MSB 9
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_LSB 9
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_MEM_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg_enable.pkt_stg_ff_ovflow_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_MSB 8
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_LSB 8
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_STG_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg_enable.pkt_order_ff_ovflow_enable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_MSB 7
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_LSB 7
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_ORDER_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg_enable.pkt_ff_ovflow_enable           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_MSB 6
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_LSB 6
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_PKT_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg_enable.cmd_ff_ovflow_enable           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_MSB 5
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_LSB 5
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMD_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg_enable.cmdflit_ff_ovflow_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_MSB 4
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_LSB 4
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_CMDFLIT_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_enable.rcv_stg_ff_ovflow_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RCV_STG_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.wdata_ff_ovflow_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WDATA_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.rd_lat_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_RD_LAT_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.wr_lat_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_SET_WR_LAT_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_fifo::int_enable_clear                  */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.ffence_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_MSB 11
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_LSB 11
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_FFENCE_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg_enable.dfence_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_MSB 10
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_LSB 10
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_DFENCE_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg_enable.wr_mem_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_MSB 9
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_LSB 9
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_MEM_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg_enable.pkt_stg_ff_ovflow_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_MSB 8
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_LSB 8
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_STG_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg_enable.pkt_order_ff_ovflow_enable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_MSB 7
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_LSB 7
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_ORDER_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg_enable.pkt_ff_ovflow_enable           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_MSB 6
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_LSB 6
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_PKT_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg_enable.cmd_ff_ovflow_enable           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_MSB 5
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_LSB 5
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMD_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg_enable.cmdflit_ff_ovflow_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_MSB 4
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_LSB 4
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_CMDFLIT_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_enable.rcv_stg_ff_ovflow_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RCV_STG_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.wdata_ff_ovflow_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WDATA_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.rd_lat_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_RD_LAT_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.wr_lat_ff_ovflow_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_FIFO_INT_ENABLE_CLEAR_WR_LAT_FF_OVFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_prd_csr::int_grp1                                       */
/* Group template: cap_prd_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1030 */
#define CAP_PRD_CSR_INT_GRP1_SIZE 0x4
#define CAP_PRD_CSR_INT_GRP1_BYTE_SIZE 0x10
/* Register member: cap_prd_csr::intgrp.intreg                             */
/* Register type referenced: cap_prd_csr::int_grp1::intreg                 */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_GRP1_INTREG_OFFSET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_BYTE_OFFSET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP1_INTREG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP1_INTREG_WRITE_MASK 0x003fffff
/* Register member: cap_prd_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_prd_csr::int_grp1::int_test_set           */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_OFFSET 0x1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_WRITE_MASK 0x003fffff
/* Register member: cap_prd_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_prd_csr::int_grp1::int_enable_set         */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_WRITE_MASK 0x003fffff
/* Register member: cap_prd_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_prd_csr::int_grp1::int_enable_clear       */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_WRITE_MASK 0x003fffff

/* Register type: cap_prd_csr::int_grp1::intreg                            */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.rdreq_skip_psize_zero_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_MSB 21
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_LSB 21
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_prd_csr::intreg.rdreq_pkt2mem_psize_zero_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_MSB 20
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_LSB 20
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_prd_csr::intreg.rdreq_phv2mem_fence_exceed_16byte_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_MSB 19
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_LSB 19
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_prd_csr::intreg.rdreq_m2m_phv2mem_exceed_16byte_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_MSB 18
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_LSB 18
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_prd_csr::intreg.rdreq_mem2mem_psize_zero_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_MSB 17
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_LSB 17
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_prd_csr::intreg.rdreq_invalid_cmd_seen_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_MSB 16
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_LSB 16
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RDREQ_INVALID_CMD_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_prd_csr::intreg.rcv_m2m_src_not_seen_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_MSB 15
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_LSB 15
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::intreg.rcv_m2m_dst_not_seen_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_MSB 14
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_LSB 14
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_M2M_DST_NOT_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::intreg.rcv_phv_eop_no_cmd_eop_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_MSB 13
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_LSB 13
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::intreg.rcv_phv2pkt_seen_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_MSB 12
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_LSB 12
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV2PKT_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::intreg.rcv_mem2pkt_seen_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_MSB 11
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_LSB 11
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_MEM2PKT_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg.rcv_no_data_but_skip_cmd_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_MSB 10
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_LSB 10
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg.rcv_no_data_but_pkt2mem_cmd_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_MSB 9
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_LSB 9
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg.rcv_cmd_out_not_sop_interrupt         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_MSB 8
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_LSB 8
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_OUT_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg.rcv_cmd_nop_eop_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_MSB 7
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_LSB 7
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_CMD_NOP_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg.rcv_pend_phv_less_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_MSB 6
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_LSB 6
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg.rcv_pend_phv_more_than_2_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_MSB 5
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_LSB 5
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg.rcv_pkt_order_ff_full_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PKT_ORDER_FF_FULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg.rcv_phv_not_sop_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.rcv_exceed_16byte_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_EXCEED_16BYTE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.rcv_phv_addr_interrupt                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.rcv_phv_dma_ptr_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP1_INTREG_RCV_PHV_DMA_PTR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_grp1::int_test_set                      */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.rdreq_skip_psize_zero_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_MSB 21
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_LSB 21
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_SKIP_PSIZE_ZERO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_prd_csr::intreg.rdreq_pkt2mem_psize_zero_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_MSB 20
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_LSB 20
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PKT2MEM_PSIZE_ZERO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_prd_csr::intreg.rdreq_phv2mem_fence_exceed_16byte_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_MSB 19
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_LSB 19
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_prd_csr::intreg.rdreq_m2m_phv2mem_exceed_16byte_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_MSB 18
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_LSB 18
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_prd_csr::intreg.rdreq_mem2mem_psize_zero_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_MSB 17
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_LSB 17
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_MEM2MEM_PSIZE_ZERO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_prd_csr::intreg.rdreq_invalid_cmd_seen_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_MSB 16
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_LSB 16
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RDREQ_INVALID_CMD_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_prd_csr::intreg.rcv_m2m_src_not_seen_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_MSB 15
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_LSB 15
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_SRC_NOT_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::intreg.rcv_m2m_dst_not_seen_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_MSB 14
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_LSB 14
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_M2M_DST_NOT_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::intreg.rcv_phv_eop_no_cmd_eop_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_MSB 13
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_LSB 13
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_EOP_NO_CMD_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::intreg.rcv_phv2pkt_seen_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_MSB 12
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_LSB 12
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV2PKT_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::intreg.rcv_mem2pkt_seen_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_MSB 11
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_LSB 11
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_MEM2PKT_SEEN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg.rcv_no_data_but_skip_cmd_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_MSB 10
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_LSB 10
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_SKIP_CMD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg.rcv_no_data_but_pkt2mem_cmd_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_MSB 9
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_LSB 9
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg.rcv_cmd_out_not_sop_interrupt         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_MSB 8
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_LSB 8
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_OUT_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg.rcv_cmd_nop_eop_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_MSB 7
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_LSB 7
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_CMD_NOP_EOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg.rcv_pend_phv_less_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_MSB 6
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_LSB 6
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_LESS_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg.rcv_pend_phv_more_than_2_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_MSB 5
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_LSB 5
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PEND_PHV_MORE_THAN_2_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg.rcv_pkt_order_ff_full_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PKT_ORDER_FF_FULL_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg.rcv_phv_not_sop_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.rcv_exceed_16byte_interrupt           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_EXCEED_16BYTE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.rcv_phv_addr_interrupt                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_ADDR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.rcv_phv_dma_ptr_interrupt             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP1_INT_TEST_SET_RCV_PHV_DMA_PTR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_grp1::int_enable_set                    */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.rdreq_skip_psize_zero_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_MSB 21
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_LSB 21
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_FIELD_MASK 0x00200000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_SKIP_PSIZE_ZERO_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_pkt2mem_psize_zero_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_MSB 20
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_LSB 20
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_FIELD_MASK 0x00100000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_phv2mem_fence_exceed_16byte_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_MSB 19
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_LSB 19
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_FIELD_MASK 0x00080000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_m2m_phv2mem_exceed_16byte_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_MSB 18
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_LSB 18
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_FIELD_MASK 0x00040000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_mem2mem_psize_zero_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_MSB 17
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_LSB 17
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_FIELD_MASK 0x00020000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_invalid_cmd_seen_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_MSB 16
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_LSB 16
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_FIELD_MASK 0x00010000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RDREQ_INVALID_CMD_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_prd_csr::intreg_enable.rcv_m2m_src_not_seen_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_MSB 15
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_LSB 15
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_SRC_NOT_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::intreg_enable.rcv_m2m_dst_not_seen_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_MSB 14
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_LSB 14
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_M2M_DST_NOT_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv_eop_no_cmd_eop_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_MSB 13
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_LSB 13
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv2pkt_seen_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_MSB 12
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_LSB 12
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV2PKT_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::intreg_enable.rcv_mem2pkt_seen_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_MSB 11
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_LSB 11
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_MEM2PKT_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg_enable.rcv_no_data_but_skip_cmd_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_MSB 10
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_LSB 10
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg_enable.rcv_no_data_but_pkt2mem_cmd_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_MSB 9
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_LSB 9
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg_enable.rcv_cmd_out_not_sop_enable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_MSB 8
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_LSB 8
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_OUT_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg_enable.rcv_cmd_nop_eop_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_MSB 7
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_LSB 7
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_CMD_NOP_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg_enable.rcv_pend_phv_less_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_MSB 6
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_LSB 6
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg_enable.rcv_pend_phv_more_than_2_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_MSB 5
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_LSB 5
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PEND_PHV_MORE_THAN_2_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg_enable.rcv_pkt_order_ff_full_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_MSB 4
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_LSB 4
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PKT_ORDER_FF_FULL_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv_not_sop_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.rcv_exceed_16byte_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_EXCEED_16BYTE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv_addr_enable            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv_dma_ptr_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_SET_RCV_PHV_DMA_PTR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_grp1::int_enable_clear                  */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.rdreq_skip_psize_zero_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_MSB 21
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_LSB 21
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_FIELD_MASK 0x00200000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_SKIP_PSIZE_ZERO_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_pkt2mem_psize_zero_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_MSB 20
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_LSB 20
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_FIELD_MASK 0x00100000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PKT2MEM_PSIZE_ZERO_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_phv2mem_fence_exceed_16byte_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_MSB 19
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_LSB 19
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_FIELD_MASK 0x00080000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_PHV2MEM_FENCE_EXCEED_16BYTE_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_m2m_phv2mem_exceed_16byte_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_MSB 18
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_LSB 18
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_FIELD_MASK 0x00040000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_M2M_PHV2MEM_EXCEED_16BYTE_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_mem2mem_psize_zero_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_MSB 17
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_LSB 17
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_FIELD_MASK 0x00020000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_MEM2MEM_PSIZE_ZERO_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_prd_csr::intreg_enable.rdreq_invalid_cmd_seen_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_MSB 16
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_LSB 16
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_FIELD_MASK 0x00010000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RDREQ_INVALID_CMD_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_prd_csr::intreg_enable.rcv_m2m_src_not_seen_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_MSB 15
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_LSB 15
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_SRC_NOT_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::intreg_enable.rcv_m2m_dst_not_seen_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_MSB 14
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_LSB 14
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_M2M_DST_NOT_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv_eop_no_cmd_eop_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_MSB 13
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_LSB 13
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_EOP_NO_CMD_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv2pkt_seen_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_MSB 12
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_LSB 12
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV2PKT_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::intreg_enable.rcv_mem2pkt_seen_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_MSB 11
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_LSB 11
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_MEM2PKT_SEEN_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg_enable.rcv_no_data_but_skip_cmd_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_MSB 10
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_LSB 10
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_SKIP_CMD_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg_enable.rcv_no_data_but_pkt2mem_cmd_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_MSB 9
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_LSB 9
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_NO_DATA_BUT_PKT2MEM_CMD_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg_enable.rcv_cmd_out_not_sop_enable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_MSB 8
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_LSB 8
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_OUT_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg_enable.rcv_cmd_nop_eop_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_MSB 7
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_LSB 7
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_CMD_NOP_EOP_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg_enable.rcv_pend_phv_less_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_MSB 6
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_LSB 6
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_LESS_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg_enable.rcv_pend_phv_more_than_2_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_MSB 5
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_LSB 5
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PEND_PHV_MORE_THAN_2_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg_enable.rcv_pkt_order_ff_full_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_MSB 4
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_LSB 4
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PKT_ORDER_FF_FULL_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv_not_sop_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.rcv_exceed_16byte_enable       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_EXCEED_16BYTE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv_addr_enable            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_ADDR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.rcv_phv_dma_ptr_enable         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP1_INT_ENABLE_CLEAR_RCV_PHV_DMA_PTR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_prd_csr::int_grp2                                       */
/* Group template: cap_prd_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1030 */
#define CAP_PRD_CSR_INT_GRP2_SIZE 0x4
#define CAP_PRD_CSR_INT_GRP2_BYTE_SIZE 0x10
/* Register member: cap_prd_csr::intgrp.intreg                             */
/* Register type referenced: cap_prd_csr::int_grp2::intreg                 */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_GRP2_INTREG_OFFSET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_BYTE_OFFSET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GRP2_INTREG_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP2_INTREG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRITE_MASK 0x0000ffff
/* Register member: cap_prd_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_prd_csr::int_grp2::int_test_set           */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_OFFSET 0x1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRITE_MASK 0x0000ffff
/* Register member: cap_prd_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_prd_csr::int_grp2::int_enable_set         */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRITE_MASK 0x0000ffff
/* Register member: cap_prd_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_prd_csr::int_grp2::int_enable_clear       */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRITE_MASK 0x0000ffff

/* Register type: cap_prd_csr::int_grp2::intreg                            */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.wrreq_num_bytes_more_than_64_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_MSB 15
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_LSB 15
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::intreg.wrreq_num_bytes_zero_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_MSB 14
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_LSB 14
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_NUM_BYTES_ZERO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::intreg.wrreq_info_first_missing_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_MSB 13
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_LSB 13
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRREQ_INFO_FIRST_MISSING_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::intreg.spurious_wr_resp_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_MSB 12
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_LSB 12
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_WR_RESP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::intreg.rdrsp_axi_id_out_of_range_interrupt   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_MSB 11
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_LSB 11
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg.spurious_rd_resp_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_MSB 10
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_LSB 10
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_GRP2_INTREG_SPURIOUS_RD_RESP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg.pkt_len_calc_len_mismatch_interrupt   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_MSB 9
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_LSB 9
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg.pkt_not_sop_interrupt                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_MSB 8
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_LSB 8
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_GRP2_INTREG_PKT_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg.wrrsp_axi_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_MSB 7
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_LSB 7
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WRRSP_AXI_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg.rdrsp_axi_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_MSB 6
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_LSB 6
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_GRP2_INTREG_RDRSP_AXI_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg.wr_no_data_pkt_cmd_interrupt          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_MSB 5
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_LSB 5
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NO_DATA_PKT_CMD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg.wr_seq_id_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_SEQ_ID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg.wr_invalid_cmd_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_INVALID_CMD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.wr_not_enuf_pkt_bytes_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.wr_axi_rd_resp_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_RESP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.wr_axi_rd_err_recovery_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP2_INTREG_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_grp2::int_test_set                      */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.wrreq_num_bytes_more_than_64_interrupt */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_MSB 15
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_LSB 15
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_MORE_THAN_64_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::intreg.wrreq_num_bytes_zero_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_MSB 14
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_LSB 14
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_NUM_BYTES_ZERO_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::intreg.wrreq_info_first_missing_interrupt    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_MSB 13
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_LSB 13
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRREQ_INFO_FIRST_MISSING_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::intreg.spurious_wr_resp_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_MSB 12
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_LSB 12
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_WR_RESP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::intreg.rdrsp_axi_id_out_of_range_interrupt   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_MSB 11
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_LSB 11
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_ID_OUT_OF_RANGE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg.spurious_rd_resp_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_MSB 10
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_LSB 10
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_SPURIOUS_RD_RESP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg.pkt_len_calc_len_mismatch_interrupt   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_MSB 9
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_LSB 9
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_LEN_CALC_LEN_MISMATCH_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg.pkt_not_sop_interrupt                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_MSB 8
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_LSB 8
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_PKT_NOT_SOP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg.wrrsp_axi_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_MSB 7
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_LSB 7
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WRRSP_AXI_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg.rdrsp_axi_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_MSB 6
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_LSB 6
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_RDRSP_AXI_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg.wr_no_data_pkt_cmd_interrupt          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_MSB 5
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_LSB 5
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NO_DATA_PKT_CMD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg.wr_seq_id_interrupt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_SEQ_ID_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg.wr_invalid_cmd_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_INVALID_CMD_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.wr_not_enuf_pkt_bytes_interrupt       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_NOT_ENUF_PKT_BYTES_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.wr_axi_rd_resp_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_RESP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.wr_axi_rd_err_recovery_interrupt      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP2_INT_TEST_SET_WR_AXI_RD_ERR_RECOVERY_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_grp2::int_enable_set                    */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.wrreq_num_bytes_more_than_64_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_MSB 15
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_LSB 15
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::intreg_enable.wrreq_num_bytes_zero_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_MSB 14
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_LSB 14
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_NUM_BYTES_ZERO_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::intreg_enable.wrreq_info_first_missing_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_MSB 13
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_LSB 13
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRREQ_INFO_FIRST_MISSING_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::intreg_enable.spurious_wr_resp_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_MSB 12
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_LSB 12
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_WR_RESP_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::intreg_enable.rdrsp_axi_id_out_of_range_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_MSB 11
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_LSB 11
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg_enable.spurious_rd_resp_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_MSB 10
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_LSB 10
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_SPURIOUS_RD_RESP_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg_enable.pkt_len_calc_len_mismatch_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_MSB 9
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_LSB 9
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg_enable.pkt_not_sop_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_MSB 8
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_LSB 8
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_PKT_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg_enable.wrrsp_axi_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_MSB 7
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_LSB 7
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WRRSP_AXI_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg_enable.rdrsp_axi_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_MSB 6
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_LSB 6
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_RDRSP_AXI_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg_enable.wr_no_data_pkt_cmd_enable      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_MSB 5
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_LSB 5
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NO_DATA_PKT_CMD_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg_enable.wr_seq_id_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_MSB 4
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_LSB 4
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_SEQ_ID_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_enable.wr_invalid_cmd_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_INVALID_CMD_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.wr_not_enuf_pkt_bytes_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_NOT_ENUF_PKT_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.wr_axi_rd_resp_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_RESP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.wr_axi_rd_err_recovery_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_SET_WR_AXI_RD_ERR_RECOVERY_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_grp2::int_enable_clear                  */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.wrreq_num_bytes_more_than_64_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_MSB 15
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_LSB 15
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_MORE_THAN_64_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::intreg_enable.wrreq_num_bytes_zero_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_MSB 14
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_LSB 14
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_NUM_BYTES_ZERO_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::intreg_enable.wrreq_info_first_missing_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_MSB 13
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_LSB 13
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRREQ_INFO_FIRST_MISSING_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::intreg_enable.spurious_wr_resp_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_MSB 12
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_LSB 12
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_WR_RESP_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::intreg_enable.rdrsp_axi_id_out_of_range_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_MSB 11
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_LSB 11
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ID_OUT_OF_RANGE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg_enable.spurious_rd_resp_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_MSB 10
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_LSB 10
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_SPURIOUS_RD_RESP_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg_enable.pkt_len_calc_len_mismatch_enable */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_MSB 9
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_LSB 9
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_LEN_CALC_LEN_MISMATCH_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg_enable.pkt_not_sop_enable             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_MSB 8
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_LSB 8
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_PKT_NOT_SOP_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg_enable.wrrsp_axi_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_MSB 7
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_LSB 7
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WRRSP_AXI_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg_enable.rdrsp_axi_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_MSB 6
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_LSB 6
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_RDRSP_AXI_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg_enable.wr_no_data_pkt_cmd_enable      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_MSB 5
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_LSB 5
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NO_DATA_PKT_CMD_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg_enable.wr_seq_id_enable               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_MSB 4
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_LSB 4
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_SEQ_ID_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_enable.wr_invalid_cmd_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_INVALID_CMD_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.wr_not_enuf_pkt_bytes_enable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_NOT_ENUF_PKT_BYTES_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.wr_axi_rd_resp_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_RESP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.wr_axi_rd_err_recovery_enable  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_GRP2_INT_ENABLE_CLEAR_WR_AXI_RD_ERR_RECOVERY_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_prd_csr::int_intf                                       */
/* Group template: cap_prd_csr::intgrp                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1030 */
#define CAP_PRD_CSR_INT_INTF_SIZE 0x4
#define CAP_PRD_CSR_INT_INTF_BYTE_SIZE 0x10
/* Register member: cap_prd_csr::intgrp.intreg                             */
/* Register type referenced: cap_prd_csr::int_intf::intreg                 */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_INTF_INTREG_OFFSET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_BYTE_OFFSET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_INTF_INTREG_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_INTF_INTREG_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_INTF_INTREG_WRITE_MASK 0x00000fff
/* Register member: cap_prd_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_prd_csr::int_intf::int_test_set           */
/* Register template referenced: cap_prd_csr::intreg                       */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_OFFSET 0x1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_WRITE_MASK 0x00000fff
/* Register member: cap_prd_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_prd_csr::int_intf::int_enable_set         */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_WRITE_MASK 0x00000fff
/* Register member: cap_prd_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_prd_csr::int_intf::int_enable_clear       */
/* Register template referenced: cap_prd_csr::intreg_enable                */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_WRITE_MASK 0x00000fff

/* Register type: cap_prd_csr::int_intf::intreg                            */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.ma_eop_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_MSB 11
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_LSB 11
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg.ma_sop_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_MSB 10
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_LSB 10
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg.ma_err_interrupt                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_MSB 9
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_LSB 9
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_INTF_INTREG_MA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg.ps_resub_phv_eop_err_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_MSB 8
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_LSB 8
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg.ps_resub_phv_sop_err_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_MSB 7
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_LSB 7
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg.ps_resub_phv_err_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_MSB 6
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_LSB 6
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PHV_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg.ps_resub_pkt_eop_err_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_MSB 5
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_LSB 5
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg.ps_resub_pkt_sop_err_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg.ps_resub_pkt_err_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_RESUB_PKT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.ps_pkt_eop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.ps_pkt_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.ps_pkt_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_INTF_INTREG_PS_PKT_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_intf::int_test_set                      */
/* Register template: cap_prd_csr::intreg                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 966 */
/* Field member: cap_prd_csr::intreg.ma_eop_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_MSB 11
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_LSB 11
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg.ma_sop_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_MSB 10
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_LSB 10
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg.ma_err_interrupt                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_MSB 9
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_LSB 9
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_MA_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg.ps_resub_phv_eop_err_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_MSB 8
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_LSB 8
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg.ps_resub_phv_sop_err_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_MSB 7
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_LSB 7
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg.ps_resub_phv_err_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_MSB 6
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_LSB 6
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PHV_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg.ps_resub_pkt_eop_err_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_MSB 5
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_LSB 5
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg.ps_resub_pkt_sop_err_interrupt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_MSB 4
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_LSB 4
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg.ps_resub_pkt_err_interrupt            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_MSB 3
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_LSB 3
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_RESUB_PKT_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg.ps_pkt_eop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_MSB 2
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_LSB 2
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_EOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg.ps_pkt_sop_err_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_MSB 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_LSB 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_SOP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg.ps_pkt_err_interrupt                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_MSB 0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_LSB 0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_INTF_INT_TEST_SET_PS_PKT_ERR_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_intf::int_enable_set                    */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.ma_eop_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_MSB 11
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_LSB 11
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg_enable.ma_sop_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_MSB 10
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_LSB 10
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg_enable.ma_err_enable                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_MSB 9
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_LSB 9
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_MA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_phv_eop_err_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_MSB 8
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_LSB 8
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_phv_sop_err_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_MSB 7
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_LSB 7
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_phv_err_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_MSB 6
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_LSB 6
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PHV_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_pkt_eop_err_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_MSB 5
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_LSB 5
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_pkt_sop_err_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_MSB 4
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_LSB 4
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_pkt_err_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_RESUB_PKT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.ps_pkt_eop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.ps_pkt_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.ps_pkt_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_SET_PS_PKT_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::int_intf::int_enable_clear                  */
/* Register template: cap_prd_csr::intreg_enable                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 989 */
/* Field member: cap_prd_csr::intreg_enable.ma_eop_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_MSB 11
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_LSB 11
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::intreg_enable.ma_sop_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_MSB 10
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_LSB 10
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::intreg_enable.ma_err_enable                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_MSB 9
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_LSB 9
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_MA_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_phv_eop_err_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_MSB 8
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_LSB 8
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_phv_sop_err_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_MSB 7
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_LSB 7
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_phv_err_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_MSB 6
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_LSB 6
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PHV_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_pkt_eop_err_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_MSB 5
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_LSB 5
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_pkt_sop_err_enable    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_MSB 4
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_LSB 4
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::intreg_enable.ps_resub_pkt_err_enable        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_MSB 3
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_LSB 3
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_RESUB_PKT_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::intreg_enable.ps_pkt_eop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_MSB 2
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_LSB 2
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_EOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::intreg_enable.ps_pkt_sop_err_enable          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_MSB 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_LSB 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_SOP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::intreg_enable.ps_pkt_err_enable              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_MSB 0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_LSB 0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_WIDTH 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_RESET 0x0
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_INT_INTF_INT_ENABLE_CLEAR_PS_PKT_ERR_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::sta_fifo                                    */
/* Register template: cap_prd_csr::sta_fifo                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1162 */
/* Field member: cap_prd_csr::sta_fifo.axi_wr_ready                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_READY_MSB 31
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_READY_LSB 31
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_READY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_READY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_READY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_READY_FIELD_MASK 0x80000000
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_READY_GET(x) (((x) & 0x80000000) >> 31)
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_READY_SET(x) (((x) << 31) & 0x80000000)
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_READY_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_prd_csr::sta_fifo.axi_wr_valid                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_VALID_MSB 30
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_VALID_LSB 30
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_VALID_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_VALID_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_VALID_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_VALID_FIELD_MASK 0x40000000
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_VALID_GET(x) (((x) & 0x40000000) >> 30)
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_VALID_SET(x) (((x) << 30) & 0x40000000)
#define CAP_PRD_CSR_STA_FIFO_AXI_WR_VALID_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_prd_csr::sta_fifo.ma_drdy                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_MA_DRDY_MSB 29
#define CAP_PRD_CSR_STA_FIFO_MA_DRDY_LSB 29
#define CAP_PRD_CSR_STA_FIFO_MA_DRDY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_MA_DRDY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_MA_DRDY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_MA_DRDY_FIELD_MASK 0x20000000
#define CAP_PRD_CSR_STA_FIFO_MA_DRDY_GET(x) (((x) & 0x20000000) >> 29)
#define CAP_PRD_CSR_STA_FIFO_MA_DRDY_SET(x) (((x) << 29) & 0x20000000)
#define CAP_PRD_CSR_STA_FIFO_MA_DRDY_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_prd_csr::sta_fifo.ma_srdy                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_MA_SRDY_MSB 28
#define CAP_PRD_CSR_STA_FIFO_MA_SRDY_LSB 28
#define CAP_PRD_CSR_STA_FIFO_MA_SRDY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_MA_SRDY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_MA_SRDY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_MA_SRDY_FIELD_MASK 0x10000000
#define CAP_PRD_CSR_STA_FIFO_MA_SRDY_GET(x) (((x) & 0x10000000) >> 28)
#define CAP_PRD_CSR_STA_FIFO_MA_SRDY_SET(x) (((x) << 28) & 0x10000000)
#define CAP_PRD_CSR_STA_FIFO_MA_SRDY_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_prd_csr::sta_fifo.wr_id_gnt                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_WR_ID_GNT_MSB 27
#define CAP_PRD_CSR_STA_FIFO_WR_ID_GNT_LSB 27
#define CAP_PRD_CSR_STA_FIFO_WR_ID_GNT_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_WR_ID_GNT_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_WR_ID_GNT_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_WR_ID_GNT_FIELD_MASK 0x08000000
#define CAP_PRD_CSR_STA_FIFO_WR_ID_GNT_GET(x) (((x) & 0x08000000) >> 27)
#define CAP_PRD_CSR_STA_FIFO_WR_ID_GNT_SET(x) (((x) << 27) & 0x08000000)
#define CAP_PRD_CSR_STA_FIFO_WR_ID_GNT_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_prd_csr::sta_fifo.pkt_ff_almost_full                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_ALMOST_FULL_MSB 26
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_ALMOST_FULL_LSB 26
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_ALMOST_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_ALMOST_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_ALMOST_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_ALMOST_FULL_FIELD_MASK 0x04000000
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_ALMOST_FULL_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_ALMOST_FULL_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_ALMOST_FULL_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_prd_csr::sta_fifo.phv_lpbk_out_srdy                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_OUT_SRDY_MSB 25
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_OUT_SRDY_LSB 25
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_OUT_SRDY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_OUT_SRDY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_OUT_SRDY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_OUT_SRDY_FIELD_MASK 0x02000000
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_OUT_SRDY_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_OUT_SRDY_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_OUT_SRDY_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_prd_csr::sta_fifo.phv_lpbk_in_drdy                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_IN_DRDY_MSB 24
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_IN_DRDY_LSB 24
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_IN_DRDY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_IN_DRDY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_IN_DRDY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_IN_DRDY_FIELD_MASK 0x01000000
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_IN_DRDY_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_IN_DRDY_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PRD_CSR_STA_FIFO_PHV_LPBK_IN_DRDY_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_prd_csr::sta_fifo.ffence_ff_empty                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_EMPTY_MSB 23
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_EMPTY_LSB 23
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_EMPTY_FIELD_MASK 0x00800000
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_EMPTY_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_EMPTY_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_prd_csr::sta_fifo.ffence_ff_full                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_FULL_MSB 22
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_FULL_LSB 22
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_FULL_FIELD_MASK 0x00400000
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_FULL_GET(x) (((x) & 0x00400000) >> 22)
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_FULL_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PRD_CSR_STA_FIFO_FFENCE_FF_FULL_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_prd_csr::sta_fifo.dfence_ff_empty                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_EMPTY_MSB 21
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_EMPTY_LSB 21
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_EMPTY_FIELD_MASK 0x00200000
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_EMPTY_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_EMPTY_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_prd_csr::sta_fifo.dfence_ff_full                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_FULL_MSB 20
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_FULL_LSB 20
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_FULL_FIELD_MASK 0x00100000
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_FULL_GET(x) (((x) & 0x00100000) >> 20)
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_FULL_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PRD_CSR_STA_FIFO_DFENCE_FF_FULL_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_prd_csr::sta_fifo.wr_mem_ff_empty                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_EMPTY_MSB 19
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_EMPTY_LSB 19
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_EMPTY_FIELD_MASK 0x00080000
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_EMPTY_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_EMPTY_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_prd_csr::sta_fifo.wr_mem_ff_full                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_FULL_MSB 18
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_FULL_LSB 18
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_FULL_FIELD_MASK 0x00040000
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_FULL_GET(x) (((x) & 0x00040000) >> 18)
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_FULL_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PRD_CSR_STA_FIFO_WR_MEM_FF_FULL_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_prd_csr::sta_fifo.pkt_stg_ff_empty                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_EMPTY_MSB 17
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_EMPTY_LSB 17
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_EMPTY_FIELD_MASK 0x00020000
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_EMPTY_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_EMPTY_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_prd_csr::sta_fifo.pkt_stg_ff_full                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_FULL_MSB 16
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_FULL_LSB 16
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_FULL_FIELD_MASK 0x00010000
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_FULL_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_FULL_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PRD_CSR_STA_FIFO_PKT_STG_FF_FULL_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_prd_csr::sta_fifo.pkt_order_ff_empty                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_EMPTY_MSB 15
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_EMPTY_LSB 15
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_EMPTY_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_EMPTY_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_EMPTY_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::sta_fifo.pkt_order_ff_full                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_FULL_MSB 14
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_FULL_LSB 14
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_FULL_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_FULL_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_FULL_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_STA_FIFO_PKT_ORDER_FF_FULL_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::sta_fifo.pkt_ff_empty                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_EMPTY_MSB 13
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_EMPTY_LSB 13
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_EMPTY_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_EMPTY_GET(x) (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_EMPTY_SET(x) (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::sta_fifo.pkt_ff_full                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_FULL_MSB 12
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_FULL_LSB 12
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_FULL_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_FULL_GET(x) (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_FULL_SET(x) (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_STA_FIFO_PKT_FF_FULL_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::sta_fifo.cmd_ff_empty                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_EMPTY_MSB 11
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_EMPTY_LSB 11
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_EMPTY_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_EMPTY_GET(x) (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_EMPTY_SET(x) (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::sta_fifo.cmd_ff_full                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_FULL_MSB 10
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_FULL_LSB 10
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_FULL_FIELD_MASK 0x00000400
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_FULL_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_FULL_SET(x) (((x) << 10) & 0x00000400)
#define CAP_PRD_CSR_STA_FIFO_CMD_FF_FULL_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_prd_csr::sta_fifo.cmdflit_ff_empty                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_EMPTY_MSB 9
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_EMPTY_LSB 9
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_EMPTY_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_EMPTY_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_EMPTY_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::sta_fifo.cmdflit_ff_full                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_FULL_MSB 8
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_FULL_LSB 8
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_FULL_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_FULL_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_FULL_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_STA_FIFO_CMDFLIT_FF_FULL_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::sta_fifo.rcv_stg_ff_empty                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_EMPTY_MSB 7
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_EMPTY_LSB 7
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_EMPTY_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_EMPTY_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_EMPTY_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::sta_fifo.rcv_stg_ff_full                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_FULL_MSB 6
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_FULL_LSB 6
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_FULL_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_FULL_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_FULL_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_STA_FIFO_RCV_STG_FF_FULL_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::sta_fifo.wdata_ff_empty                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_EMPTY_MSB 5
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_EMPTY_LSB 5
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_EMPTY_FIELD_MASK 0x00000020
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_EMPTY_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_EMPTY_SET(x) (((x) << 5) & 0x00000020)
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_prd_csr::sta_fifo.wdata_ff_full                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_FULL_MSB 4
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_FULL_LSB 4
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_FULL_FIELD_MASK 0x00000010
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_FULL_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_FULL_SET(x) (((x) << 4) & 0x00000010)
#define CAP_PRD_CSR_STA_FIFO_WDATA_FF_FULL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_prd_csr::sta_fifo.wr_lat_ff_empty                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_EMPTY_MSB 3
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_EMPTY_LSB 3
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_EMPTY_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_EMPTY_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_EMPTY_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::sta_fifo.wr_lat_ff_full                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_FULL_MSB 2
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_FULL_LSB 2
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_FULL_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_FULL_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_FULL_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_STA_FIFO_WR_LAT_FF_FULL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::sta_fifo.rd_lat_ff_empty                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_EMPTY_MSB 1
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_EMPTY_LSB 1
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_EMPTY_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_EMPTY_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_EMPTY_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_EMPTY_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_EMPTY_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_EMPTY_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_EMPTY_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::sta_fifo.rd_lat_ff_full                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_FULL_MSB 0
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_FULL_LSB 0
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_FULL_WIDTH 1
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_FULL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_FULL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_FULL_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_FULL_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_FULL_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_FIFO_RD_LAT_FF_FULL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::cfg_debug_port                              */
/* Register template: cap_prd_csr::cfg_debug_port                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1199 */
/* Field member: cap_prd_csr::cfg_debug_port.select                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_MSB 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_LSB 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x0
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::cfg_debug_port.enable                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_MSB 0
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::cfg_profile                                 */
/* Register template: cap_prd_csr::cfg_profile                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1204 */
/* Field member: cap_prd_csr::cfg_profile.start_offset                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_MSB 15
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_LSB 0
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_WIDTH 16
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_RESET 0x0100
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_FIELD_MASK 0x0000ffff
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_GET(x) ((x) & 0x0000ffff)
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_SET(x) ((x) & 0x0000ffff)
#define CAP_PRD_CSR_CFG_PROFILE_START_OFFSET_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_prd_csr::cfg_ctrl                               */
/* Wide Register template: cap_prd_csr::cfg_ctrl                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1210 */
#define CAP_PRD_CSR_CFG_CTRL_SIZE 0x2
#define CAP_PRD_CSR_CFG_CTRL_BYTE_SIZE 0x8

/* Register type: cap_prd_csr::cfg_ctrl::cfg_ctrl_0_2                      */
/* Register template: cap_prd_csr::cfg_ctrl::cfg_ctrl_0_2                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1210 */
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_0_2.rd_lat_ff_thresh_5_0  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_MSB 31
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_LSB 26
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_WIDTH 6
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_RESET 0x3a
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_FIELD_MASK 0xfc000000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_RD_LAT_FF_THRESH_5_0_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_0_2.pkt_ff_thresh         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_MSB 25
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_LSB 15
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_WIDTH 11
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_RESET 0x363
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_FIELD_MASK 0x03ff8000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_GET(x) \
   (((x) & 0x03ff8000) >> 15)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_SET(x) \
   (((x) << 15) & 0x03ff8000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_PKT_FF_THRESH_MODIFY(r, x) \
   ((((x) << 15) & 0x03ff8000) | ((r) & 0xfc007fff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_0_2.max_wr_req_cnt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_MSB 14
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_LSB 7
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_WIDTH 8
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_RESET 0x80
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_FIELD_MASK 0x00007f80
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_GET(x) \
   (((x) & 0x00007f80) >> 7)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_SET(x) \
   (((x) << 7) & 0x00007f80)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_WR_REQ_CNT_MODIFY(r, x) \
   ((((x) << 7) & 0x00007f80) | ((r) & 0xffff807f))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_0_2.max_rd_req_cnt        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_MSB 6
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_LSB 0
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_WIDTH 7
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_RESET 0x40
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_FIELD_MASK 0x0000007f
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_0_2_MAX_RD_REQ_CNT_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2                      */
/* Register template: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1210 */
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.spare                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_MSB 27
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_LSB 20
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_WIDTH 8
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_RESET 0x00
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_FIELD_MASK 0x0ff00000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_GET(x) \
   (((x) & 0x0ff00000) >> 20)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_SET(x) \
   (((x) << 20) & 0x0ff00000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_SPARE_MODIFY(r, x) \
   ((((x) << 20) & 0x0ff00000) | ((r) & 0xf00fffff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.rd_round_hbm_en       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_MSB 19
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_LSB 19
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_RESET 0x1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_FIELD_MASK 0x00080000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ROUND_HBM_EN_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.phv_addr_err_force_en */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_MSB 18
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_LSB 18
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_RESET 0x1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_FIELD_MASK 0x00040000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PHV_ADDR_ERR_FORCE_EN_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.pkt_phv_sync_err_recovery_en */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_MSB 17
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_LSB 17
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_RESET 0x1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_FIELD_MASK 0x00020000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_PKT_PHV_SYNC_ERR_RECOVERY_EN_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.rd_err_cmd_drop_en    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_MSB 16
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_LSB 16
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_RESET 0x1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_FIELD_MASK 0x00010000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_ERR_CMD_DROP_EN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.err_drop_en           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_MSB 15
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_LSB 15
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_RESET 0x1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_FIELD_MASK 0x00008000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_ERR_DROP_EN_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.rd_host_xn_64byte_en  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_MSB 14
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_LSB 14
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_RESET 0x0
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_FIELD_MASK 0x00004000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_HOST_XN_64BYTE_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.rd_non_host_xn_64byte_en */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_MSB 13
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_LSB 13
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_RESET 0x1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_FIELD_MASK 0x00002000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_NON_HOST_XN_64BYTE_EN_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.wr_host_xn_64byte_en  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_MSB 12
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_LSB 12
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_RESET 0x0
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_FIELD_MASK 0x00001000
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_HOST_XN_64BYTE_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.wr_non_host_xn_64byte_en */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_MSB 11
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_LSB 11
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_RESET 0x0
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WR_NON_HOST_XN_64BYTE_EN_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.mem_ff_thresh         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_MSB 10
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_LSB 6
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_WIDTH 5
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_RESET 0x07
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_FIELD_MASK 0x000007c0
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_GET(x) \
   (((x) & 0x000007c0) >> 6)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_SET(x) \
   (((x) << 6) & 0x000007c0)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_MEM_FF_THRESH_MODIFY(r, x) \
   ((((x) << 6) & 0x000007c0) | ((r) & 0xfffff83f))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.wdata_ff_thresh       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_MSB 5
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_LSB 2
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_WIDTH 4
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_RESET 0x7
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_FIELD_MASK 0x0000003c
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_GET(x) \
   (((x) & 0x0000003c) >> 2)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_SET(x) \
   (((x) << 2) & 0x0000003c)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_WDATA_FF_THRESH_MODIFY(r, x) \
   ((((x) << 2) & 0x0000003c) | ((r) & 0xffffffc3))
/* Field member: cap_prd_csr::cfg_ctrl::cfg_ctrl_1_2.rd_lat_ff_thresh_7_6  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_MSB 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_LSB 0
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_WIDTH 2
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_RESET 0x1
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_FIELD_MASK 0x00000003
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_GET(x) \
   ((x) & 0x00000003)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_SET(x) \
   ((x) & 0x00000003)
#define CAP_PRD_CSR_CFG_CTRL_CFG_CTRL_1_2_RD_LAT_FF_THRESH_7_6_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_prd_csr::cfg_bkp_dbg                                 */
/* Register template: cap_prd_csr::cfg_bkp_dbg                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1282 */
/* Field member: cap_prd_csr::cfg_bkp_dbg.round_read_64byte_en             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_MSB 0
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_LSB 0
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_RESET 0x0
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_BKP_DBG_ROUND_READ_64BYTE_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::sta_id                                      */
/* Register template: cap_prd_csr::sta_id                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1292 */
/* Field member: cap_prd_csr::sta_id.rd_pend_rsrc_cnt                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_ID_RD_PEND_RSRC_CNT_MSB 21
#define CAP_PRD_CSR_STA_ID_RD_PEND_RSRC_CNT_LSB 15
#define CAP_PRD_CSR_STA_ID_RD_PEND_RSRC_CNT_WIDTH 7
#define CAP_PRD_CSR_STA_ID_RD_PEND_RSRC_CNT_READ_ACCESS 1
#define CAP_PRD_CSR_STA_ID_RD_PEND_RSRC_CNT_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_ID_RD_PEND_RSRC_CNT_FIELD_MASK 0x003f8000
#define CAP_PRD_CSR_STA_ID_RD_PEND_RSRC_CNT_GET(x) (((x) & 0x003f8000) >> 15)
#define CAP_PRD_CSR_STA_ID_RD_PEND_RSRC_CNT_SET(x) \
   (((x) << 15) & 0x003f8000)
#define CAP_PRD_CSR_STA_ID_RD_PEND_RSRC_CNT_MODIFY(r, x) \
   ((((x) << 15) & 0x003f8000) | ((r) & 0xffc07fff))
/* Field member: cap_prd_csr::sta_id.rd_pend_cnt                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_ID_RD_PEND_CNT_MSB 14
#define CAP_PRD_CSR_STA_ID_RD_PEND_CNT_LSB 8
#define CAP_PRD_CSR_STA_ID_RD_PEND_CNT_WIDTH 7
#define CAP_PRD_CSR_STA_ID_RD_PEND_CNT_READ_ACCESS 1
#define CAP_PRD_CSR_STA_ID_RD_PEND_CNT_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_ID_RD_PEND_CNT_FIELD_MASK 0x00007f00
#define CAP_PRD_CSR_STA_ID_RD_PEND_CNT_GET(x) (((x) & 0x00007f00) >> 8)
#define CAP_PRD_CSR_STA_ID_RD_PEND_CNT_SET(x) (((x) << 8) & 0x00007f00)
#define CAP_PRD_CSR_STA_ID_RD_PEND_CNT_MODIFY(r, x) \
   ((((x) << 8) & 0x00007f00) | ((r) & 0xffff80ff))
/* Field member: cap_prd_csr::sta_id.wr_pend_cnt                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_ID_WR_PEND_CNT_MSB 7
#define CAP_PRD_CSR_STA_ID_WR_PEND_CNT_LSB 0
#define CAP_PRD_CSR_STA_ID_WR_PEND_CNT_WIDTH 8
#define CAP_PRD_CSR_STA_ID_WR_PEND_CNT_READ_ACCESS 1
#define CAP_PRD_CSR_STA_ID_WR_PEND_CNT_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_ID_WR_PEND_CNT_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_STA_ID_WR_PEND_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PRD_CSR_STA_ID_WR_PEND_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PRD_CSR_STA_ID_WR_PEND_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_prd_csr::axi_attr                                    */
/* Register template: cap_prd_csr::axi_attr                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1301 */
/* Field member: cap_prd_csr::axi_attr.lock                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_AXI_ATTR_LOCK_MSB 31
#define CAP_PRD_CSR_AXI_ATTR_LOCK_LSB 31
#define CAP_PRD_CSR_AXI_ATTR_LOCK_WIDTH 1
#define CAP_PRD_CSR_AXI_ATTR_LOCK_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_LOCK_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_LOCK_RESET 0x0
#define CAP_PRD_CSR_AXI_ATTR_LOCK_FIELD_MASK 0x80000000
#define CAP_PRD_CSR_AXI_ATTR_LOCK_GET(x) (((x) & 0x80000000) >> 31)
#define CAP_PRD_CSR_AXI_ATTR_LOCK_SET(x) (((x) << 31) & 0x80000000)
#define CAP_PRD_CSR_AXI_ATTR_LOCK_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_prd_csr::axi_attr.awqos_1                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_MSB 30
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_LSB 27
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_WIDTH 4
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_RESET 0xf
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_FIELD_MASK 0x78000000
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_GET(x) (((x) & 0x78000000) >> 27)
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_SET(x) (((x) << 27) & 0x78000000)
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_1_MODIFY(r, x) \
   ((((x) << 27) & 0x78000000) | ((r) & 0x87ffffff))
/* Field member: cap_prd_csr::axi_attr.awqos_0                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_MSB 26
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_LSB 23
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_WIDTH 4
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_RESET 0x0
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_FIELD_MASK 0x07800000
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_GET(x) (((x) & 0x07800000) >> 23)
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_SET(x) (((x) << 23) & 0x07800000)
#define CAP_PRD_CSR_AXI_ATTR_AWQOS_0_MODIFY(r, x) \
   ((((x) << 23) & 0x07800000) | ((r) & 0xf87fffff))
/* Field member: cap_prd_csr::axi_attr.arqos                               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_MSB 22
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_LSB 19
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_WIDTH 4
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_RESET 0x0
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_FIELD_MASK 0x00780000
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_GET(x) (((x) & 0x00780000) >> 19)
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_SET(x) (((x) << 19) & 0x00780000)
#define CAP_PRD_CSR_AXI_ATTR_ARQOS_MODIFY(r, x) \
   ((((x) << 19) & 0x00780000) | ((r) & 0xff87ffff))
/* Field member: cap_prd_csr::axi_attr.prot                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_AXI_ATTR_PROT_MSB 18
#define CAP_PRD_CSR_AXI_ATTR_PROT_LSB 16
#define CAP_PRD_CSR_AXI_ATTR_PROT_WIDTH 3
#define CAP_PRD_CSR_AXI_ATTR_PROT_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_PROT_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_PROT_RESET 0x2
#define CAP_PRD_CSR_AXI_ATTR_PROT_FIELD_MASK 0x00070000
#define CAP_PRD_CSR_AXI_ATTR_PROT_GET(x) (((x) & 0x00070000) >> 16)
#define CAP_PRD_CSR_AXI_ATTR_PROT_SET(x) (((x) << 16) & 0x00070000)
#define CAP_PRD_CSR_AXI_ATTR_PROT_MODIFY(r, x) \
   ((((x) << 16) & 0x00070000) | ((r) & 0xfff8ffff))
/* Field member: cap_prd_csr::axi_attr.awcache_1                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_MSB 15
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_LSB 12
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_WIDTH 4
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_RESET 0xf
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_FIELD_MASK 0x0000f000
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_GET(x) (((x) & 0x0000f000) >> 12)
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_SET(x) (((x) << 12) & 0x0000f000)
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_1_MODIFY(r, x) \
   ((((x) << 12) & 0x0000f000) | ((r) & 0xffff0fff))
/* Field member: cap_prd_csr::axi_attr.arcache_1                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_MSB 11
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_LSB 8
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_WIDTH 4
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_RESET 0xf
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_FIELD_MASK 0x00000f00
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_GET(x) (((x) & 0x00000f00) >> 8)
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_SET(x) (((x) << 8) & 0x00000f00)
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_1_MODIFY(r, x) \
   ((((x) << 8) & 0x00000f00) | ((r) & 0xfffff0ff))
/* Field member: cap_prd_csr::axi_attr.awcache_0                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_MSB 7
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_LSB 4
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_WIDTH 4
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_RESET 0x7
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_FIELD_MASK 0x000000f0
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_GET(x) (((x) & 0x000000f0) >> 4)
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_SET(x) (((x) << 4) & 0x000000f0)
#define CAP_PRD_CSR_AXI_ATTR_AWCACHE_0_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_prd_csr::axi_attr.arcache_0                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_MSB 3
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_LSB 0
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_WIDTH 4
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_READ_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_RESET 0xb
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_FIELD_MASK 0x0000000f
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_GET(x) ((x) & 0x0000000f)
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_SET(x) ((x) & 0x0000000f)
#define CAP_PRD_CSR_AXI_ATTR_ARCACHE_0_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: cap_prd_csr::cfg_xoff                               */
/* Wide Register template: cap_prd_csr::cfg_xoff                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1344 */
#define CAP_PRD_CSR_CFG_XOFF_SIZE 0x4
#define CAP_PRD_CSR_CFG_XOFF_BYTE_SIZE 0x10

/* Register type: cap_prd_csr::cfg_xoff::cfg_xoff_0_3                      */
/* Register template: cap_prd_csr::cfg_xoff::cfg_xoff_0_3                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1344 */
/* Field member: cap_prd_csr::cfg_xoff::cfg_xoff_0_3.host_qmap             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_MSB 31
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_LSB 0
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_WIDTH 32
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_RESET 0x00000000
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_GET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_SET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_0_3_HOST_QMAP_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_xoff::cfg_xoff_1_3                      */
/* Register template: cap_prd_csr::cfg_xoff::cfg_xoff_1_3                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1344 */
/* Field member: cap_prd_csr::cfg_xoff::cfg_xoff_1_3.pkt_thresh_9_0        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_MSB 31
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_LSB 22
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_WIDTH 10
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_RESET 0x364
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_FIELD_MASK 0xffc00000
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_GET(x) \
   (((x) & 0xffc00000) >> 22)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_SET(x) \
   (((x) << 22) & 0xffc00000)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_PKT_THRESH_9_0_MODIFY(r, x) \
   ((((x) << 22) & 0xffc00000) | ((r) & 0x003fffff))
/* Field member: cap_prd_csr::cfg_xoff::cfg_xoff_1_3.numphv_thresh         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_MSB 21
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_LSB 11
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_WIDTH 11
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_RESET 0x080
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_FIELD_MASK 0x003ff800
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_GET(x) \
   (((x) & 0x003ff800) >> 11)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_SET(x) \
   (((x) << 11) & 0x003ff800)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_NUMPHV_THRESH_MODIFY(r, x) \
   ((((x) << 11) & 0x003ff800) | ((r) & 0xffc007ff))
/* Field member: cap_prd_csr::cfg_xoff::cfg_xoff_1_3.host_pkt_thresh       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_MSB 10
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_LSB 0
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_WIDTH 11
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_RESET 0x200
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_FIELD_MASK 0x000007ff
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_GET(x) \
   ((x) & 0x000007ff)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_SET(x) \
   ((x) & 0x000007ff)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_1_3_HOST_PKT_THRESH_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_prd_csr::cfg_xoff::cfg_xoff_2_3                      */
/* Register template: cap_prd_csr::cfg_xoff::cfg_xoff_2_3                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1344 */
/* Field member: cap_prd_csr::cfg_xoff::cfg_xoff_2_3.numphv_en             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_MSB 3
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_LSB 3
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_RESET 0x1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_NUMPHV_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::cfg_xoff::cfg_xoff_2_3.pkt_en                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_MSB 2
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_LSB 2
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_RESET 0x1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::cfg_xoff::cfg_xoff_2_3.host_en               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_MSB 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_LSB 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_RESET 0x1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_HOST_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::cfg_xoff::cfg_xoff_2_3.pkt_thresh_10_10      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_MSB 0
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_LSB 0
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_WIDTH 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_RESET 0x0
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_XOFF_CFG_XOFF_2_3_PKT_THRESH_10_10_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_prd_csr::CNT_ma                                 */
/* Wide Register template: cap_prd_csr::CNT_ma                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1368 */
#define CAP_PRD_CSR_CNT_MA_SIZE 0x4
#define CAP_PRD_CSR_CNT_MA_BYTE_SIZE 0x10

/* Register type: cap_prd_csr::CNT_ma::CNT_ma_0_3                          */
/* Register template: cap_prd_csr::CNT_ma::CNT_ma_0_3                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1368 */
/* Field member: cap_prd_csr::CNT_ma::CNT_ma_0_3.sop_31_0                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_SOP_31_0_MSB 31
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_SOP_31_0_LSB 0
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_SOP_31_0_WIDTH 32
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_SOP_31_0_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_SOP_31_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_SOP_31_0_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_SOP_31_0_GET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_SOP_31_0_SET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_0_3_SOP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::CNT_ma::CNT_ma_1_3                          */
/* Register template: cap_prd_csr::CNT_ma::CNT_ma_1_3                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1368 */
/* Field member: cap_prd_csr::CNT_ma::CNT_ma_1_3.eop_23_0                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_EOP_23_0_MSB 31
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_EOP_23_0_LSB 8
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_EOP_23_0_WIDTH 24
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_EOP_23_0_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_EOP_23_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_EOP_23_0_FIELD_MASK 0xffffff00
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_EOP_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_EOP_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_EOP_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_prd_csr::CNT_ma::CNT_ma_1_3.sop_39_32                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_SOP_39_32_MSB 7
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_SOP_39_32_LSB 0
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_SOP_39_32_WIDTH 8
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_SOP_39_32_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_SOP_39_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_SOP_39_32_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_SOP_39_32_GET(x) ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_SOP_39_32_SET(x) ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_1_3_SOP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_prd_csr::CNT_ma::CNT_ma_2_3                          */
/* Register template: cap_prd_csr::CNT_ma::CNT_ma_2_3                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1368 */
/* Field member: cap_prd_csr::CNT_ma::CNT_ma_2_3.eop_err                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_ERR_MSB 31
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_ERR_LSB 24
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_ERR_FIELD_MASK 0xff000000
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_prd_csr::CNT_ma::CNT_ma_2_3.sop_err                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_SOP_ERR_MSB 23
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_SOP_ERR_LSB 16
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_SOP_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_SOP_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_SOP_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_SOP_ERR_FIELD_MASK 0x00ff0000
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_SOP_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_SOP_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_SOP_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_prd_csr::CNT_ma::CNT_ma_2_3.err                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_ERR_MSB 15
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_ERR_LSB 8
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_ERR_FIELD_MASK 0x0000ff00
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_ERR_GET(x) (((x) & 0x0000ff00) >> 8)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_ERR_SET(x) (((x) << 8) & 0x0000ff00)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_prd_csr::CNT_ma::CNT_ma_2_3.eop_31_24                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_31_24_MSB 7
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_31_24_LSB 0
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_31_24_WIDTH 8
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_31_24_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_31_24_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_31_24_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_31_24_GET(x) ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_31_24_SET(x) ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_MA_CNT_MA_2_3_EOP_31_24_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_prd_csr::CNT_ps_resub_pkt                       */
/* Wide Register template: cap_prd_csr::CNT_ps_resub_pkt                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1378 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_SIZE 0x4
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_BYTE_SIZE 0x10

/* Register type: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_0_3      */
/* Register template: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_0_3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1378 */
/* Field member: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_0_3.sop_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_SOP_31_0_MSB 31
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_SOP_31_0_LSB 0
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_SOP_31_0_WIDTH 32
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_SOP_31_0_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_SOP_31_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_SOP_31_0_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_SOP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_SOP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_0_3_SOP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_1_3      */
/* Register template: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_1_3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1378 */
/* Field member: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_1_3.eop_23_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_EOP_23_0_MSB 31
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_EOP_23_0_LSB 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_EOP_23_0_WIDTH 24
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_EOP_23_0_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_EOP_23_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_EOP_23_0_FIELD_MASK 0xffffff00
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_EOP_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_EOP_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_EOP_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_1_3.sop_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_SOP_39_32_MSB 7
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_SOP_39_32_LSB 0
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_SOP_39_32_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_SOP_39_32_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_SOP_39_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_SOP_39_32_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_SOP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_SOP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_1_3_SOP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_2_3      */
/* Register template: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_2_3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1378 */
/* Field member: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_2_3.eop_err */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_ERR_MSB 31
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_ERR_LSB 24
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_ERR_FIELD_MASK 0xff000000
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_2_3.sop_err */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_SOP_ERR_MSB 23
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_SOP_ERR_LSB 16
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_SOP_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_SOP_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_SOP_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_SOP_ERR_FIELD_MASK 0x00ff0000
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_SOP_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_SOP_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_SOP_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_2_3.err   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ERR_MSB 15
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ERR_LSB 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ERR_FIELD_MASK 0x0000ff00
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ERR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ERR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_prd_csr::CNT_ps_resub_pkt::CNT_ps_resub_pkt_2_3.eop_31_24 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_31_24_MSB 7
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_31_24_LSB 0
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_31_24_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_31_24_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_31_24_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_31_24_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_31_24_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_31_24_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PKT_CNT_PS_RESUB_PKT_2_3_EOP_31_24_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_prd_csr::CNT_ps_resub_phv                       */
/* Wide Register template: cap_prd_csr::CNT_ps_resub_phv                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1388 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_SIZE 0x4
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_BYTE_SIZE 0x10

/* Register type: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_0_3      */
/* Register template: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_0_3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1388 */
/* Field member: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_0_3.sop_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_SOP_31_0_MSB 31
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_SOP_31_0_LSB 0
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_SOP_31_0_WIDTH 32
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_SOP_31_0_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_SOP_31_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_SOP_31_0_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_SOP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_SOP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_0_3_SOP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_1_3      */
/* Register template: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_1_3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1388 */
/* Field member: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_1_3.eop_23_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_EOP_23_0_MSB 31
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_EOP_23_0_LSB 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_EOP_23_0_WIDTH 24
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_EOP_23_0_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_EOP_23_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_EOP_23_0_FIELD_MASK 0xffffff00
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_EOP_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_EOP_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_EOP_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_1_3.sop_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_SOP_39_32_MSB 7
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_SOP_39_32_LSB 0
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_SOP_39_32_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_SOP_39_32_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_SOP_39_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_SOP_39_32_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_SOP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_SOP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_1_3_SOP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_2_3      */
/* Register template: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_2_3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1388 */
/* Field member: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_2_3.eop_err */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_ERR_MSB 31
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_ERR_LSB 24
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_ERR_FIELD_MASK 0xff000000
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_2_3.sop_err */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_SOP_ERR_MSB 23
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_SOP_ERR_LSB 16
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_SOP_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_SOP_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_SOP_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_SOP_ERR_FIELD_MASK 0x00ff0000
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_SOP_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_SOP_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_SOP_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_2_3.err   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ERR_MSB 15
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ERR_LSB 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ERR_FIELD_MASK 0x0000ff00
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ERR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ERR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_prd_csr::CNT_ps_resub_phv::CNT_ps_resub_phv_2_3.eop_31_24 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_31_24_MSB 7
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_31_24_LSB 0
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_31_24_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_31_24_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_31_24_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_31_24_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_31_24_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_31_24_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_RESUB_PHV_CNT_PS_RESUB_PHV_2_3_EOP_31_24_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_prd_csr::CNT_ps_pkt                             */
/* Wide Register template: cap_prd_csr::CNT_ps_pkt                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1398 */
#define CAP_PRD_CSR_CNT_PS_PKT_SIZE 0x4
#define CAP_PRD_CSR_CNT_PS_PKT_BYTE_SIZE 0x10

/* Register type: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_0_3                  */
/* Register template: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_0_3              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1398 */
/* Field member: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_0_3.sop_31_0          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_SOP_31_0_MSB 31
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_SOP_31_0_LSB 0
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_SOP_31_0_WIDTH 32
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_SOP_31_0_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_SOP_31_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_SOP_31_0_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_SOP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_SOP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_0_3_SOP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_1_3                  */
/* Register template: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_1_3              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1398 */
/* Field member: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_1_3.eop_23_0          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_EOP_23_0_MSB 31
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_EOP_23_0_LSB 8
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_EOP_23_0_WIDTH 24
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_EOP_23_0_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_EOP_23_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_EOP_23_0_FIELD_MASK 0xffffff00
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_EOP_23_0_GET(x) \
   (((x) & 0xffffff00) >> 8)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_EOP_23_0_SET(x) \
   (((x) << 8) & 0xffffff00)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_EOP_23_0_MODIFY(r, x) \
   ((((x) << 8) & 0xffffff00) | ((r) & 0x000000ff))
/* Field member: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_1_3.sop_39_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_SOP_39_32_MSB 7
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_SOP_39_32_LSB 0
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_SOP_39_32_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_SOP_39_32_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_SOP_39_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_SOP_39_32_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_SOP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_SOP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_1_3_SOP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_2_3                  */
/* Register template: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_2_3              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1398 */
/* Field member: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_2_3.eop_err           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_ERR_MSB 31
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_ERR_LSB 24
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_ERR_FIELD_MASK 0xff000000
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_ERR_GET(x) \
   (((x) & 0xff000000) >> 24)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_ERR_SET(x) \
   (((x) << 24) & 0xff000000)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_ERR_MODIFY(r, x) \
   ((((x) << 24) & 0xff000000) | ((r) & 0x00ffffff))
/* Field member: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_2_3.sop_err           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_SOP_ERR_MSB 23
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_SOP_ERR_LSB 16
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_SOP_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_SOP_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_SOP_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_SOP_ERR_FIELD_MASK 0x00ff0000
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_SOP_ERR_GET(x) \
   (((x) & 0x00ff0000) >> 16)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_SOP_ERR_SET(x) \
   (((x) << 16) & 0x00ff0000)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_SOP_ERR_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_2_3.err               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_ERR_MSB 15
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_ERR_LSB 8
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_ERR_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_ERR_FIELD_MASK 0x0000ff00
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_ERR_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_ERR_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_ERR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_prd_csr::CNT_ps_pkt::CNT_ps_pkt_2_3.eop_31_24         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_31_24_MSB 7
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_31_24_LSB 0
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_31_24_WIDTH 8
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_31_24_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_31_24_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_31_24_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_31_24_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_31_24_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_PS_PKT_CNT_PS_PKT_2_3_EOP_31_24_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_prd_csr::CNT_phv                                */
/* Wide Register template: cap_prd_csr::CNT_phv                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1408 */
#define CAP_PRD_CSR_CNT_PHV_SIZE 0x4
#define CAP_PRD_CSR_CNT_PHV_BYTE_SIZE 0x10

/* Register type: cap_prd_csr::CNT_phv::CNT_phv_0_4                        */
/* Register template: cap_prd_csr::CNT_phv::CNT_phv_0_4                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1408 */
/* Field member: cap_prd_csr::CNT_phv::CNT_phv_0_4.no_data                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_NO_DATA_MSB 31
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_NO_DATA_LSB 0
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_NO_DATA_WIDTH 32
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_NO_DATA_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_NO_DATA_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_NO_DATA_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_NO_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_NO_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_0_4_NO_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::CNT_phv::CNT_phv_1_4                        */
/* Register template: cap_prd_csr::CNT_phv::CNT_phv_1_4                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1408 */
/* Field member: cap_prd_csr::CNT_phv::CNT_phv_1_4.drop                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_DROP_MSB 31
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_DROP_LSB 0
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_DROP_WIDTH 32
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_DROP_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_DROP_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_DROP_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_DROP_GET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_DROP_SET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_1_4_DROP_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_prd_csr::CNT_phv::CNT_phv_2_4                        */
/* Register template: cap_prd_csr::CNT_phv::CNT_phv_2_4                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1408 */
/* Field member: cap_prd_csr::CNT_phv::CNT_phv_2_4.err                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_ERR_MSB 31
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_ERR_LSB 0
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_ERR_WIDTH 32
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_ERR_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_ERR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_ERR_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_ERR_GET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_ERR_SET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_2_4_ERR_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_prd_csr::CNT_phv::CNT_phv_3_4                        */
/* Register template: cap_prd_csr::CNT_phv::CNT_phv_3_4                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1408 */
/* Field member: cap_prd_csr::CNT_phv::CNT_phv_3_4.recirc                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_RECIRC_MSB 31
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_RECIRC_LSB 0
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_RECIRC_WIDTH 32
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_RECIRC_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_RECIRC_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_RECIRC_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_RECIRC_GET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_RECIRC_SET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PHV_CNT_PHV_3_4_RECIRC_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::CNT_pkt                                     */
/* Register template: cap_prd_csr::CNT_pkt                                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1417 */
/* Field member: cap_prd_csr::CNT_pkt.drop                                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_PKT_DROP_MSB 31
#define CAP_PRD_CSR_CNT_PKT_DROP_LSB 0
#define CAP_PRD_CSR_CNT_PKT_DROP_WIDTH 32
#define CAP_PRD_CSR_CNT_PKT_DROP_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_PKT_DROP_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_PKT_DROP_RESET 0x00000000
#define CAP_PRD_CSR_CNT_PKT_DROP_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CNT_PKT_DROP_GET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PKT_DROP_SET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CNT_PKT_DROP_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_spare_dbg                               */
/* Register template: cap_prd_csr::cfg_spare_dbg                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1423 */
/* Field member: cap_prd_csr::cfg_spare_dbg.data                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_MSB 31
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_LSB 0
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_WIDTH 32
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_RESET 0xdeadbeef
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_SPARE_DBG_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_rdata_mem                               */
/* Register template: cap_prd_csr::cfg_rdata_mem                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1430 */
/* Field member: cap_prd_csr::cfg_rdata_mem.bist_run                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_MSB 2
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_LSB 2
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_WIDTH 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_RESET 0x0
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_CFG_RDATA_MEM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::cfg_rdata_mem.ecc_disable_cor                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_MSB 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_LSB 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_WIDTH 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_RESET 0x0
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::cfg_rdata_mem.ecc_disable_det                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_MSB 0
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_LSB 0
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_WIDTH 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_RESET 0x0
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_RDATA_MEM_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::sta_rdata_mem                               */
/* Register template: cap_prd_csr::sta_rdata_mem                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1437 */
/* Field member: cap_prd_csr::sta_rdata_mem.bist_done_pass                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_PASS_MSB 31
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_PASS_LSB 31
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_PASS_FIELD_MASK 0x80000000
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_prd_csr::sta_rdata_mem.bist_done_fail                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_FAIL_MSB 30
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_FAIL_LSB 30
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_FAIL_FIELD_MASK 0x40000000
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_FAIL_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PRD_CSR_STA_RDATA_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_prd_csr::sta_rdata_mem.addr                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDATA_MEM_ADDR_MSB 29
#define CAP_PRD_CSR_STA_RDATA_MEM_ADDR_LSB 22
#define CAP_PRD_CSR_STA_RDATA_MEM_ADDR_WIDTH 8
#define CAP_PRD_CSR_STA_RDATA_MEM_ADDR_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDATA_MEM_ADDR_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDATA_MEM_ADDR_FIELD_MASK 0x3fc00000
#define CAP_PRD_CSR_STA_RDATA_MEM_ADDR_GET(x) (((x) & 0x3fc00000) >> 22)
#define CAP_PRD_CSR_STA_RDATA_MEM_ADDR_SET(x) (((x) << 22) & 0x3fc00000)
#define CAP_PRD_CSR_STA_RDATA_MEM_ADDR_MODIFY(r, x) \
   ((((x) << 22) & 0x3fc00000) | ((r) & 0xc03fffff))
/* Field member: cap_prd_csr::sta_rdata_mem.syndrome                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDATA_MEM_SYNDROME_MSB 21
#define CAP_PRD_CSR_STA_RDATA_MEM_SYNDROME_LSB 2
#define CAP_PRD_CSR_STA_RDATA_MEM_SYNDROME_WIDTH 20
#define CAP_PRD_CSR_STA_RDATA_MEM_SYNDROME_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDATA_MEM_SYNDROME_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDATA_MEM_SYNDROME_FIELD_MASK 0x003ffffc
#define CAP_PRD_CSR_STA_RDATA_MEM_SYNDROME_GET(x) (((x) & 0x003ffffc) >> 2)
#define CAP_PRD_CSR_STA_RDATA_MEM_SYNDROME_SET(x) (((x) << 2) & 0x003ffffc)
#define CAP_PRD_CSR_STA_RDATA_MEM_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x003ffffc) | ((r) & 0xffc00003))
/* Field member: cap_prd_csr::sta_rdata_mem.uncorrectable                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDATA_MEM_UNCORRECTABLE_MSB 1
#define CAP_PRD_CSR_STA_RDATA_MEM_UNCORRECTABLE_LSB 1
#define CAP_PRD_CSR_STA_RDATA_MEM_UNCORRECTABLE_WIDTH 1
#define CAP_PRD_CSR_STA_RDATA_MEM_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDATA_MEM_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDATA_MEM_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_STA_RDATA_MEM_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_STA_RDATA_MEM_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_STA_RDATA_MEM_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::sta_rdata_mem.correctable                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDATA_MEM_CORRECTABLE_MSB 0
#define CAP_PRD_CSR_STA_RDATA_MEM_CORRECTABLE_LSB 0
#define CAP_PRD_CSR_STA_RDATA_MEM_CORRECTABLE_WIDTH 1
#define CAP_PRD_CSR_STA_RDATA_MEM_CORRECTABLE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDATA_MEM_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDATA_MEM_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_STA_RDATA_MEM_CORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_RDATA_MEM_CORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_RDATA_MEM_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::cfg_pkt_mem                                 */
/* Register template: cap_prd_csr::cfg_pkt_mem                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1447 */
/* Field member: cap_prd_csr::cfg_pkt_mem.bist_run                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_MSB 2
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_LSB 2
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_WIDTH 1
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_RESET 0x0
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_CFG_PKT_MEM_BIST_RUN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::cfg_pkt_mem.ecc_disable_cor                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_MSB 1
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_LSB 1
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_WIDTH 1
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_RESET 0x0
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_COR_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::cfg_pkt_mem.ecc_disable_det                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_MSB 0
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_LSB 0
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_WIDTH 1
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_RESET 0x0
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_PKT_MEM_ECC_DISABLE_DET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_prd_csr::sta_pkt_mem                            */
/* Wide Register template: cap_prd_csr::sta_pkt_mem                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1454 */
#define CAP_PRD_CSR_STA_PKT_MEM_SIZE 0x2
#define CAP_PRD_CSR_STA_PKT_MEM_BYTE_SIZE 0x8

/* Register type: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_0_2                */
/* Register template: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_0_2            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1454 */
/* Field member: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_0_2.addr_2_0        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDR_2_0_MSB 31
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDR_2_0_LSB 29
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDR_2_0_WIDTH 3
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDR_2_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDR_2_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDR_2_0_FIELD_MASK 0xe0000000
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDR_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDR_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_ADDR_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_0_2.syndrome        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_SYNDROME_MSB 28
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_SYNDROME_LSB 2
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_SYNDROME_WIDTH 27
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_SYNDROME_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_SYNDROME_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_SYNDROME_FIELD_MASK 0x1ffffffc
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_SYNDROME_GET(x) \
   (((x) & 0x1ffffffc) >> 2)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x1ffffffc)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x1ffffffc) | ((r) & 0xe0000003))
/* Field member: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_0_2.uncorrectable   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_UNCORRECTABLE_MSB 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_UNCORRECTABLE_LSB 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_UNCORRECTABLE_WIDTH 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_UNCORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_UNCORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_UNCORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_UNCORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_0_2.correctable     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_CORRECTABLE_MSB 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_CORRECTABLE_LSB 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_CORRECTABLE_WIDTH 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_CORRECTABLE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_CORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_CORRECTABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_CORRECTABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_0_2_CORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_1_2                */
/* Register template: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_1_2            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1454 */
/* Field member: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_1_2.bist_done_pass  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_PASS_MSB 8
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_PASS_LSB 8
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_PASS_WIDTH 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_PASS_FIELD_MASK 0x00000100
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_PASS_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_1_2.bist_done_fail  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_FAIL_MSB 7
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_FAIL_LSB 7
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_FAIL_WIDTH 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_FAIL_FIELD_MASK 0x00000080
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_FAIL_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_prd_csr::sta_pkt_mem::sta_pkt_mem_1_2.addr_9_3        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDR_9_3_MSB 6
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDR_9_3_LSB 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDR_9_3_WIDTH 7
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDR_9_3_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDR_9_3_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDR_9_3_FIELD_MASK 0x0000007f
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDR_9_3_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDR_9_3_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_PKT_MEM_STA_PKT_MEM_1_2_ADDR_9_3_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_prd_csr::cfg_phv_mem                                 */
/* Register template: cap_prd_csr::cfg_phv_mem                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1464 */
/* Field member: cap_prd_csr::cfg_phv_mem.bist_run                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_MSB 0
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_LSB 0
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_WIDTH 1
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_RESET 0x0
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_PHV_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::sta_phv_mem                                 */
/* Register template: cap_prd_csr::sta_phv_mem                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1469 */
/* Field member: cap_prd_csr::sta_phv_mem.bist_done_pass                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::sta_phv_mem.bist_done_fail                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_PHV_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::cfg_lat_mem                                 */
/* Register template: cap_prd_csr::cfg_lat_mem                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1475 */
/* Field member: cap_prd_csr::cfg_lat_mem.bist_run                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_MSB 0
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_LSB 0
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_WIDTH 1
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_RESET 0x0
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_LAT_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::sta_lat_mem                                 */
/* Register template: cap_prd_csr::sta_lat_mem                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1480 */
/* Field member: cap_prd_csr::sta_lat_mem.bist_done_pass                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::sta_lat_mem.bist_done_fail                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_LAT_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::cfg_ffence_mem                              */
/* Register template: cap_prd_csr::cfg_ffence_mem                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1486 */
/* Field member: cap_prd_csr::cfg_ffence_mem.bist_run                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_MSB 0
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_LSB 0
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_WIDTH 1
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_RESET 0x0
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_FFENCE_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::sta_ffence_mem                              */
/* Register template: cap_prd_csr::sta_ffence_mem                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1491 */
/* Field member: cap_prd_csr::sta_ffence_mem.bist_done_pass                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::sta_ffence_mem.bist_done_fail                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_FFENCE_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::cfg_dfence_mem                              */
/* Register template: cap_prd_csr::cfg_dfence_mem                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1497 */
/* Field member: cap_prd_csr::cfg_dfence_mem.bist_run                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_MSB 0
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_LSB 0
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_WIDTH 1
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_RESET 0x0
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_DFENCE_MEM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_prd_csr::sta_dfence_mem                              */
/* Register template: cap_prd_csr::sta_dfence_mem                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1502 */
/* Field member: cap_prd_csr::sta_dfence_mem.bist_done_pass                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_PASS_MSB 1
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_PASS_LSB 1
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_PASS_WIDTH 1
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_PASS_FIELD_MASK 0x00000002
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_prd_csr::sta_dfence_mem.bist_done_fail                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_FAIL_MSB 0
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_FAIL_LSB 0
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_FAIL_WIDTH 1
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_FAIL_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_STA_DFENCE_MEM_BIST_DONE_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_prd_csr::sta_rcv                                */
/* Wide Register template: cap_prd_csr::sta_rcv                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1508 */
#define CAP_PRD_CSR_STA_RCV_SIZE 0x4
#define CAP_PRD_CSR_STA_RCV_BYTE_SIZE 0x10

/* Register type: cap_prd_csr::sta_rcv::sta_rcv_0_3                        */
/* Register template: cap_prd_csr::sta_rcv::sta_rcv_0_3                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1508 */
/* Field member: cap_prd_csr::sta_rcv::sta_rcv_0_3.err_log1_26_0           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_LOG1_26_0_MSB 31
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_LOG1_26_0_LSB 5
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_LOG1_26_0_WIDTH 27
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_LOG1_26_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_LOG1_26_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_LOG1_26_0_FIELD_MASK 0xffffffe0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_LOG1_26_0_GET(x) \
   (((x) & 0xffffffe0) >> 5)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_LOG1_26_0_SET(x) \
   (((x) << 5) & 0xffffffe0)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_LOG1_26_0_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0) | ((r) & 0x0000001f))
/* Field member: cap_prd_csr::sta_rcv::sta_rcv_0_3.err_vec1                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_VEC1_MSB 4
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_VEC1_LSB 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_VEC1_WIDTH 5
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_VEC1_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_VEC1_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_VEC1_FIELD_MASK 0x0000001f
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_VEC1_GET(x) ((x) & 0x0000001f)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_VEC1_SET(x) ((x) & 0x0000001f)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_0_3_ERR_VEC1_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_prd_csr::sta_rcv::sta_rcv_1_3                        */
/* Register template: cap_prd_csr::sta_rcv::sta_rcv_1_3                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1508 */
/* Field member: cap_prd_csr::sta_rcv::sta_rcv_1_3.err_log2_15_0           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG2_15_0_MSB 31
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG2_15_0_LSB 16
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG2_15_0_WIDTH 16
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG2_15_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG2_15_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG2_15_0_FIELD_MASK 0xffff0000
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG2_15_0_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG2_15_0_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG2_15_0_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_prd_csr::sta_rcv::sta_rcv_1_3.err_vec2                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_VEC2_MSB 15
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_VEC2_LSB 7
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_VEC2_WIDTH 9
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_VEC2_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_VEC2_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_VEC2_FIELD_MASK 0x0000ff80
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_VEC2_GET(x) \
   (((x) & 0x0000ff80) >> 7)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_VEC2_SET(x) \
   (((x) << 7) & 0x0000ff80)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_VEC2_MODIFY(r, x) \
   ((((x) << 7) & 0x0000ff80) | ((r) & 0xffff007f))
/* Field member: cap_prd_csr::sta_rcv::sta_rcv_1_3.err_log1_33_27          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG1_33_27_MSB 6
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG1_33_27_LSB 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG1_33_27_WIDTH 7
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG1_33_27_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG1_33_27_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG1_33_27_FIELD_MASK 0x0000007f
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG1_33_27_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG1_33_27_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_1_3_ERR_LOG1_33_27_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_prd_csr::sta_rcv::sta_rcv_2_3                        */
/* Register template: cap_prd_csr::sta_rcv::sta_rcv_2_3                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1508 */
/* Field member: cap_prd_csr::sta_rcv::sta_rcv_2_3.cmd_state               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_CMD_STATE_MSB 23
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_CMD_STATE_LSB 22
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_CMD_STATE_WIDTH 2
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_CMD_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_CMD_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_CMD_STATE_FIELD_MASK 0x00c00000
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_CMD_STATE_GET(x) \
   (((x) & 0x00c00000) >> 22)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_CMD_STATE_SET(x) \
   (((x) << 22) & 0x00c00000)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_CMD_STATE_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000) | ((r) & 0xff3fffff))
/* Field member: cap_prd_csr::sta_rcv::sta_rcv_2_3.rcv_state               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RCV_STATE_MSB 21
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RCV_STATE_LSB 20
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RCV_STATE_WIDTH 2
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RCV_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RCV_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RCV_STATE_FIELD_MASK 0x00300000
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RCV_STATE_GET(x) \
   (((x) & 0x00300000) >> 20)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RCV_STATE_SET(x) \
   (((x) << 20) & 0x00300000)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_RCV_STATE_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000) | ((r) & 0xffcfffff))
/* Field member: cap_prd_csr::sta_rcv::sta_rcv_2_3.err_log2_35_16          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_ERR_LOG2_35_16_MSB 19
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_ERR_LOG2_35_16_LSB 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_ERR_LOG2_35_16_WIDTH 20
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_ERR_LOG2_35_16_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_ERR_LOG2_35_16_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_ERR_LOG2_35_16_FIELD_MASK 0x000fffff
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_ERR_LOG2_35_16_GET(x) \
   ((x) & 0x000fffff)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_ERR_LOG2_35_16_SET(x) \
   ((x) & 0x000fffff)
#define CAP_PRD_CSR_STA_RCV_STA_RCV_2_3_ERR_LOG2_35_16_MODIFY(r, x) \
   (((x) & 0x000fffff) | ((r) & 0xfff00000))

/* Wide Register type: cap_prd_csr::sta_rdreq                              */
/* Wide Register template: cap_prd_csr::sta_rdreq                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1518 */
#define CAP_PRD_CSR_STA_RDREQ_SIZE 0x2
#define CAP_PRD_CSR_STA_RDREQ_BYTE_SIZE 0x8

/* Register type: cap_prd_csr::sta_rdreq::sta_rdreq_0_2                    */
/* Register template: cap_prd_csr::sta_rdreq::sta_rdreq_0_2                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1518 */
/* Field member: cap_prd_csr::sta_rdreq::sta_rdreq_0_2.err_log_25_0        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_LOG_25_0_MSB 31
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_LOG_25_0_LSB 6
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_LOG_25_0_WIDTH 26
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_LOG_25_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_LOG_25_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_LOG_25_0_FIELD_MASK 0xffffffc0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_LOG_25_0_GET(x) \
   (((x) & 0xffffffc0) >> 6)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_LOG_25_0_SET(x) \
   (((x) << 6) & 0xffffffc0)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_LOG_25_0_MODIFY(r, x) \
   ((((x) << 6) & 0xffffffc0) | ((r) & 0x0000003f))
/* Field member: cap_prd_csr::sta_rdreq::sta_rdreq_0_2.err_vec             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_VEC_MSB 5
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_VEC_LSB 0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_VEC_WIDTH 6
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_VEC_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_VEC_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_VEC_FIELD_MASK 0x0000003f
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_VEC_GET(x) ((x) & 0x0000003f)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_VEC_SET(x) ((x) & 0x0000003f)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_0_2_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_prd_csr::sta_rdreq::sta_rdreq_1_2                    */
/* Register template: cap_prd_csr::sta_rdreq::sta_rdreq_1_2                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1518 */
/* Field member: cap_prd_csr::sta_rdreq::sta_rdreq_1_2.wdata_state         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WDATA_STATE_MSB 6
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WDATA_STATE_LSB 6
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WDATA_STATE_WIDTH 1
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WDATA_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WDATA_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WDATA_STATE_FIELD_MASK 0x00000040
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WDATA_STATE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WDATA_STATE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_WDATA_STATE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_prd_csr::sta_rdreq::sta_rdreq_1_2.rd_state            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RD_STATE_MSB 5
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RD_STATE_LSB 3
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RD_STATE_WIDTH 3
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RD_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RD_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RD_STATE_FIELD_MASK 0x00000038
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RD_STATE_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RD_STATE_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_RD_STATE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_prd_csr::sta_rdreq::sta_rdreq_1_2.err_log_28_26       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_ERR_LOG_28_26_MSB 2
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_ERR_LOG_28_26_LSB 0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_ERR_LOG_28_26_WIDTH 3
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_ERR_LOG_28_26_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_ERR_LOG_28_26_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_ERR_LOG_28_26_FIELD_MASK 0x00000007
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_ERR_LOG_28_26_GET(x) \
   ((x) & 0x00000007)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_ERR_LOG_28_26_SET(x) \
   ((x) & 0x00000007)
#define CAP_PRD_CSR_STA_RDREQ_STA_RDREQ_1_2_ERR_LOG_28_26_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Wide Register type: cap_prd_csr::sta_wr                                 */
/* Wide Register template: cap_prd_csr::sta_wr                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1527 */
#define CAP_PRD_CSR_STA_WR_SIZE 0x8
#define CAP_PRD_CSR_STA_WR_BYTE_SIZE 0x20

/* Register type: cap_prd_csr::sta_wr::sta_wr_0_7                          */
/* Register template: cap_prd_csr::sta_wr::sta_wr_0_7                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1527 */
/* Field member: cap_prd_csr::sta_wr::sta_wr_0_7.err_log_26_0              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_LOG_26_0_MSB 31
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_LOG_26_0_LSB 5
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_LOG_26_0_WIDTH 27
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_LOG_26_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_LOG_26_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_LOG_26_0_FIELD_MASK 0xffffffe0
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_LOG_26_0_GET(x) \
   (((x) & 0xffffffe0) >> 5)
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_LOG_26_0_SET(x) \
   (((x) << 5) & 0xffffffe0)
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_LOG_26_0_MODIFY(r, x) \
   ((((x) << 5) & 0xffffffe0) | ((r) & 0x0000001f))
/* Field member: cap_prd_csr::sta_wr::sta_wr_0_7.err_vec                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_VEC_MSB 4
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_VEC_LSB 0
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_VEC_WIDTH 5
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_VEC_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_VEC_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_VEC_FIELD_MASK 0x0000001f
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_VEC_GET(x) ((x) & 0x0000001f)
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_VEC_SET(x) ((x) & 0x0000001f)
#define CAP_PRD_CSR_STA_WR_STA_WR_0_7_ERR_VEC_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_prd_csr::sta_wr::sta_wr_1_7                          */
/* Register template: cap_prd_csr::sta_wr::sta_wr_1_7                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1527 */
/* Field member: cap_prd_csr::sta_wr::sta_wr_1_7.err_rd_lif_id_2_0         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RD_LIF_ID_2_0_MSB 31
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RD_LIF_ID_2_0_LSB 29
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RD_LIF_ID_2_0_WIDTH 3
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RD_LIF_ID_2_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RD_LIF_ID_2_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RD_LIF_ID_2_0_FIELD_MASK 0xe0000000
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RD_LIF_ID_2_0_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RD_LIF_ID_2_0_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RD_LIF_ID_2_0_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_prd_csr::sta_wr::sta_wr_1_7.err_rdresp                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RDRESP_MSB 28
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RDRESP_LSB 27
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RDRESP_WIDTH 2
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RDRESP_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RDRESP_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RDRESP_FIELD_MASK 0x18000000
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RDRESP_GET(x) \
   (((x) & 0x18000000) >> 27)
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RDRESP_SET(x) \
   (((x) << 27) & 0x18000000)
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_RDRESP_MODIFY(r, x) \
   ((((x) << 27) & 0x18000000) | ((r) & 0xe7ffffff))
/* Field member: cap_prd_csr::sta_wr::sta_wr_1_7.err_log_53_27             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_LOG_53_27_MSB 26
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_LOG_53_27_LSB 0
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_LOG_53_27_WIDTH 27
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_LOG_53_27_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_LOG_53_27_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_LOG_53_27_FIELD_MASK 0x07ffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_LOG_53_27_GET(x) ((x) & 0x07ffffff)
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_LOG_53_27_SET(x) ((x) & 0x07ffffff)
#define CAP_PRD_CSR_STA_WR_STA_WR_1_7_ERR_LOG_53_27_MODIFY(r, x) \
   (((x) & 0x07ffffff) | ((r) & 0xf8000000))

/* Register type: cap_prd_csr::sta_wr::sta_wr_2_7                          */
/* Register template: cap_prd_csr::sta_wr::sta_wr_2_7                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1527 */
/* Field member: cap_prd_csr::sta_wr::sta_wr_2_7.err_axi_addr_12_0         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_AXI_ADDR_12_0_MSB 31
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_AXI_ADDR_12_0_LSB 19
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_AXI_ADDR_12_0_WIDTH 13
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_AXI_ADDR_12_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_AXI_ADDR_12_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_AXI_ADDR_12_0_FIELD_MASK 0xfff80000
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_AXI_ADDR_12_0_GET(x) \
   (((x) & 0xfff80000) >> 19)
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_AXI_ADDR_12_0_SET(x) \
   (((x) << 19) & 0xfff80000)
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_AXI_ADDR_12_0_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000) | ((r) & 0x0007ffff))
/* Field member: cap_prd_csr::sta_wr::sta_wr_2_7.err_wr_lif_id             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_WR_LIF_ID_MSB 18
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_WR_LIF_ID_LSB 8
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_WR_LIF_ID_WIDTH 11
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_WR_LIF_ID_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_WR_LIF_ID_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_WR_LIF_ID_FIELD_MASK 0x0007ff00
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_WR_LIF_ID_GET(x) \
   (((x) & 0x0007ff00) >> 8)
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_WR_LIF_ID_SET(x) \
   (((x) << 8) & 0x0007ff00)
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_WR_LIF_ID_MODIFY(r, x) \
   ((((x) << 8) & 0x0007ff00) | ((r) & 0xfff800ff))
/* Field member: cap_prd_csr::sta_wr::sta_wr_2_7.err_rd_lif_id_10_3        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_RD_LIF_ID_10_3_MSB 7
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_RD_LIF_ID_10_3_LSB 0
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_RD_LIF_ID_10_3_WIDTH 8
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_RD_LIF_ID_10_3_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_RD_LIF_ID_10_3_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_RD_LIF_ID_10_3_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_RD_LIF_ID_10_3_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_RD_LIF_ID_10_3_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PRD_CSR_STA_WR_STA_WR_2_7_ERR_RD_LIF_ID_10_3_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_prd_csr::sta_wr::sta_wr_3_7                          */
/* Register template: cap_prd_csr::sta_wr::sta_wr_3_7                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1527 */
/* Field member: cap_prd_csr::sta_wr::sta_wr_3_7.err_axi_addr_44_13        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_ERR_AXI_ADDR_44_13_MSB 31
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_ERR_AXI_ADDR_44_13_LSB 0
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_ERR_AXI_ADDR_44_13_WIDTH 32
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_ERR_AXI_ADDR_44_13_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_ERR_AXI_ADDR_44_13_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_ERR_AXI_ADDR_44_13_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_ERR_AXI_ADDR_44_13_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_ERR_AXI_ADDR_44_13_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_STA_WR_STA_WR_3_7_ERR_AXI_ADDR_44_13_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::sta_wr::sta_wr_4_7                          */
/* Register template: cap_prd_csr::sta_wr::sta_wr_4_7                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1527 */
/* Field member: cap_prd_csr::sta_wr::sta_wr_4_7.err_timestamp_12_0        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_TIMESTAMP_12_0_MSB 31
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_TIMESTAMP_12_0_LSB 19
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_TIMESTAMP_12_0_WIDTH 13
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_TIMESTAMP_12_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_TIMESTAMP_12_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_TIMESTAMP_12_0_FIELD_MASK 0xfff80000
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_TIMESTAMP_12_0_GET(x) \
   (((x) & 0xfff80000) >> 19)
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_TIMESTAMP_12_0_SET(x) \
   (((x) << 19) & 0xfff80000)
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_TIMESTAMP_12_0_MODIFY(r, x) \
   ((((x) << 19) & 0xfff80000) | ((r) & 0x0007ffff))
/* Field member: cap_prd_csr::sta_wr::sta_wr_4_7.err_axi_addr_63_45        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_AXI_ADDR_63_45_MSB 18
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_AXI_ADDR_63_45_LSB 0
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_AXI_ADDR_63_45_WIDTH 19
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_AXI_ADDR_63_45_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_AXI_ADDR_63_45_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_AXI_ADDR_63_45_FIELD_MASK 0x0007ffff
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_AXI_ADDR_63_45_GET(x) \
   ((x) & 0x0007ffff)
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_AXI_ADDR_63_45_SET(x) \
   ((x) & 0x0007ffff)
#define CAP_PRD_CSR_STA_WR_STA_WR_4_7_ERR_AXI_ADDR_63_45_MODIFY(r, x) \
   (((x) & 0x0007ffff) | ((r) & 0xfff80000))

/* Register type: cap_prd_csr::sta_wr::sta_wr_5_7                          */
/* Register template: cap_prd_csr::sta_wr::sta_wr_5_7                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1527 */
/* Field member: cap_prd_csr::sta_wr::sta_wr_5_7.err_timestamp_44_13       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_ERR_TIMESTAMP_44_13_MSB 31
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_ERR_TIMESTAMP_44_13_LSB 0
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_ERR_TIMESTAMP_44_13_WIDTH 32
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_ERR_TIMESTAMP_44_13_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_ERR_TIMESTAMP_44_13_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_ERR_TIMESTAMP_44_13_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_ERR_TIMESTAMP_44_13_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_ERR_TIMESTAMP_44_13_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_STA_WR_STA_WR_5_7_ERR_TIMESTAMP_44_13_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::sta_wr::sta_wr_6_7                          */
/* Register template: cap_prd_csr::sta_wr::sta_wr_6_7                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1527 */
/* Field member: cap_prd_csr::sta_wr::sta_wr_6_7.wr_state                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WR_STATE_MSB 5
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WR_STATE_LSB 3
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WR_STATE_WIDTH 3
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WR_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WR_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WR_STATE_FIELD_MASK 0x00000038
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WR_STATE_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WR_STATE_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_WR_STATE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_prd_csr::sta_wr::sta_wr_6_7.err_timestamp_47_45       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_ERR_TIMESTAMP_47_45_MSB 2
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_ERR_TIMESTAMP_47_45_LSB 0
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_ERR_TIMESTAMP_47_45_WIDTH 3
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_ERR_TIMESTAMP_47_45_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_ERR_TIMESTAMP_47_45_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_ERR_TIMESTAMP_47_45_FIELD_MASK 0x00000007
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_ERR_TIMESTAMP_47_45_GET(x) \
   ((x) & 0x00000007)
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_ERR_TIMESTAMP_47_45_SET(x) \
   ((x) & 0x00000007)
#define CAP_PRD_CSR_STA_WR_STA_WR_6_7_ERR_TIMESTAMP_47_45_MODIFY(r, x) \
   (((x) & 0x00000007) | ((r) & 0xfffffff8))

/* Register type: cap_prd_csr::CNT_wr                                      */
/* Register template: cap_prd_csr::CNT_wr                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1539 */
/* Field member: cap_prd_csr::CNT_wr.rd_lat_drop                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_MSB 23
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_LSB 16
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_WIDTH 8
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_RESET 0x00
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_FIELD_MASK 0x00ff0000
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_GET(x) (((x) & 0x00ff0000) >> 16)
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_SET(x) (((x) << 16) & 0x00ff0000)
#define CAP_PRD_CSR_CNT_WR_RD_LAT_DROP_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_prd_csr::CNT_wr.wr_lat_drop                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_MSB 15
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_LSB 8
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_WIDTH 8
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_RESET 0x00
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_FIELD_MASK 0x0000ff00
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_GET(x) (((x) & 0x0000ff00) >> 8)
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_SET(x) (((x) << 8) & 0x0000ff00)
#define CAP_PRD_CSR_CNT_WR_WR_LAT_DROP_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_prd_csr::CNT_wr.pkt_drop                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_MSB 7
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_LSB 0
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_WIDTH 8
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_RESET 0x00
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_FIELD_MASK 0x000000ff
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_GET(x) ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_SET(x) ((x) & 0x000000ff)
#define CAP_PRD_CSR_CNT_WR_PKT_DROP_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_prd_csr::sta_rdrsp                                   */
/* Register template: cap_prd_csr::sta_rdrsp                               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1548 */
/* Field member: cap_prd_csr::sta_rdrsp.rsp_state                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDRSP_RSP_STATE_MSB 9
#define CAP_PRD_CSR_STA_RDRSP_RSP_STATE_LSB 9
#define CAP_PRD_CSR_STA_RDRSP_RSP_STATE_WIDTH 1
#define CAP_PRD_CSR_STA_RDRSP_RSP_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDRSP_RSP_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDRSP_RSP_STATE_FIELD_MASK 0x00000200
#define CAP_PRD_CSR_STA_RDRSP_RSP_STATE_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_PRD_CSR_STA_RDRSP_RSP_STATE_SET(x) (((x) << 9) & 0x00000200)
#define CAP_PRD_CSR_STA_RDRSP_RSP_STATE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_prd_csr::sta_rdrsp.axi_rd_resp                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_RESP_MSB 8
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_RESP_LSB 7
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_RESP_WIDTH 2
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_RESP_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_RESP_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_RESP_FIELD_MASK 0x00000180
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_RESP_GET(x) (((x) & 0x00000180) >> 7)
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_RESP_SET(x) (((x) << 7) & 0x00000180)
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_RESP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: cap_prd_csr::sta_rdrsp.axi_rd_id                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_ID_MSB 6
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_ID_LSB 0
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_ID_WIDTH 7
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_ID_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_ID_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_ID_FIELD_MASK 0x0000007f
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_ID_GET(x) ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_ID_SET(x) ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_RDRSP_AXI_RD_ID_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_prd_csr::sta_wrrsp                                   */
/* Register template: cap_prd_csr::sta_wrrsp                               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1555 */
/* Field member: cap_prd_csr::sta_wrrsp.axi_wr_resp                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_RESP_MSB 8
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_RESP_LSB 7
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_RESP_WIDTH 2
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_RESP_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_RESP_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_RESP_FIELD_MASK 0x00000180
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_RESP_GET(x) (((x) & 0x00000180) >> 7)
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_RESP_SET(x) (((x) << 7) & 0x00000180)
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_RESP_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: cap_prd_csr::sta_wrrsp.axi_wr_id                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_ID_MSB 6
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_ID_LSB 0
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_ID_WIDTH 7
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_ID_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_ID_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_ID_FIELD_MASK 0x0000007f
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_ID_GET(x) ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_ID_SET(x) ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_WRRSP_AXI_WR_ID_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_prd_csr::sta_rd                                      */
/* Register template: cap_prd_csr::sta_rd                                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1561 */
/* Field member: cap_prd_csr::sta_rd.spurious_id                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_RD_SPURIOUS_ID_MSB 5
#define CAP_PRD_CSR_STA_RD_SPURIOUS_ID_LSB 0
#define CAP_PRD_CSR_STA_RD_SPURIOUS_ID_WIDTH 6
#define CAP_PRD_CSR_STA_RD_SPURIOUS_ID_READ_ACCESS 1
#define CAP_PRD_CSR_STA_RD_SPURIOUS_ID_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_RD_SPURIOUS_ID_FIELD_MASK 0x0000003f
#define CAP_PRD_CSR_STA_RD_SPURIOUS_ID_GET(x) ((x) & 0x0000003f)
#define CAP_PRD_CSR_STA_RD_SPURIOUS_ID_SET(x) ((x) & 0x0000003f)
#define CAP_PRD_CSR_STA_RD_SPURIOUS_ID_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_prd_csr::sta_wrreq                                   */
/* Register template: cap_prd_csr::sta_wrreq                               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1566 */
/* Field member: cap_prd_csr::sta_wrreq.ffence_state                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WRREQ_FFENCE_STATE_MSB 25
#define CAP_PRD_CSR_STA_WRREQ_FFENCE_STATE_LSB 20
#define CAP_PRD_CSR_STA_WRREQ_FFENCE_STATE_WIDTH 6
#define CAP_PRD_CSR_STA_WRREQ_FFENCE_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRREQ_FFENCE_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRREQ_FFENCE_STATE_FIELD_MASK 0x03f00000
#define CAP_PRD_CSR_STA_WRREQ_FFENCE_STATE_GET(x) (((x) & 0x03f00000) >> 20)
#define CAP_PRD_CSR_STA_WRREQ_FFENCE_STATE_SET(x) \
   (((x) << 20) & 0x03f00000)
#define CAP_PRD_CSR_STA_WRREQ_FFENCE_STATE_MODIFY(r, x) \
   ((((x) << 20) & 0x03f00000) | ((r) & 0xfc0fffff))
/* Field member: cap_prd_csr::sta_wrreq.dfence_state                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WRREQ_DFENCE_STATE_MSB 19
#define CAP_PRD_CSR_STA_WRREQ_DFENCE_STATE_LSB 14
#define CAP_PRD_CSR_STA_WRREQ_DFENCE_STATE_WIDTH 6
#define CAP_PRD_CSR_STA_WRREQ_DFENCE_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRREQ_DFENCE_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRREQ_DFENCE_STATE_FIELD_MASK 0x000fc000
#define CAP_PRD_CSR_STA_WRREQ_DFENCE_STATE_GET(x) (((x) & 0x000fc000) >> 14)
#define CAP_PRD_CSR_STA_WRREQ_DFENCE_STATE_SET(x) \
   (((x) << 14) & 0x000fc000)
#define CAP_PRD_CSR_STA_WRREQ_DFENCE_STATE_MODIFY(r, x) \
   ((((x) << 14) & 0x000fc000) | ((r) & 0xfff03fff))
/* Field member: cap_prd_csr::sta_wrreq.wrreq_state                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WRREQ_WRREQ_STATE_MSB 13
#define CAP_PRD_CSR_STA_WRREQ_WRREQ_STATE_LSB 12
#define CAP_PRD_CSR_STA_WRREQ_WRREQ_STATE_WIDTH 2
#define CAP_PRD_CSR_STA_WRREQ_WRREQ_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRREQ_WRREQ_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRREQ_WRREQ_STATE_FIELD_MASK 0x00003000
#define CAP_PRD_CSR_STA_WRREQ_WRREQ_STATE_GET(x) (((x) & 0x00003000) >> 12)
#define CAP_PRD_CSR_STA_WRREQ_WRREQ_STATE_SET(x) (((x) << 12) & 0x00003000)
#define CAP_PRD_CSR_STA_WRREQ_WRREQ_STATE_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: cap_prd_csr::sta_wrreq.err_log                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WRREQ_ERR_LOG_MSB 11
#define CAP_PRD_CSR_STA_WRREQ_ERR_LOG_LSB 10
#define CAP_PRD_CSR_STA_WRREQ_ERR_LOG_WIDTH 2
#define CAP_PRD_CSR_STA_WRREQ_ERR_LOG_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRREQ_ERR_LOG_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRREQ_ERR_LOG_FIELD_MASK 0x00000c00
#define CAP_PRD_CSR_STA_WRREQ_ERR_LOG_GET(x) (((x) & 0x00000c00) >> 10)
#define CAP_PRD_CSR_STA_WRREQ_ERR_LOG_SET(x) (((x) << 10) & 0x00000c00)
#define CAP_PRD_CSR_STA_WRREQ_ERR_LOG_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: cap_prd_csr::sta_wrreq.err_vec                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WRREQ_ERR_VEC_MSB 9
#define CAP_PRD_CSR_STA_WRREQ_ERR_VEC_LSB 7
#define CAP_PRD_CSR_STA_WRREQ_ERR_VEC_WIDTH 3
#define CAP_PRD_CSR_STA_WRREQ_ERR_VEC_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRREQ_ERR_VEC_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRREQ_ERR_VEC_FIELD_MASK 0x00000380
#define CAP_PRD_CSR_STA_WRREQ_ERR_VEC_GET(x) (((x) & 0x00000380) >> 7)
#define CAP_PRD_CSR_STA_WRREQ_ERR_VEC_SET(x) (((x) << 7) & 0x00000380)
#define CAP_PRD_CSR_STA_WRREQ_ERR_VEC_MODIFY(r, x) \
   ((((x) << 7) & 0x00000380) | ((r) & 0xfffffc7f))
/* Field member: cap_prd_csr::sta_wrreq.spurious_id                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_WRREQ_SPURIOUS_ID_MSB 6
#define CAP_PRD_CSR_STA_WRREQ_SPURIOUS_ID_LSB 0
#define CAP_PRD_CSR_STA_WRREQ_SPURIOUS_ID_WIDTH 7
#define CAP_PRD_CSR_STA_WRREQ_SPURIOUS_ID_READ_ACCESS 1
#define CAP_PRD_CSR_STA_WRREQ_SPURIOUS_ID_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_WRREQ_SPURIOUS_ID_FIELD_MASK 0x0000007f
#define CAP_PRD_CSR_STA_WRREQ_SPURIOUS_ID_GET(x) ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_WRREQ_SPURIOUS_ID_SET(x) ((x) & 0x0000007f)
#define CAP_PRD_CSR_STA_WRREQ_SPURIOUS_ID_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_prd_csr::sta_lpbk                                    */
/* Register template: cap_prd_csr::sta_lpbk                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1576 */
/* Field member: cap_prd_csr::sta_lpbk.pkt_state                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_LPBK_PKT_STATE_MSB 1
#define CAP_PRD_CSR_STA_LPBK_PKT_STATE_LSB 0
#define CAP_PRD_CSR_STA_LPBK_PKT_STATE_WIDTH 2
#define CAP_PRD_CSR_STA_LPBK_PKT_STATE_READ_ACCESS 1
#define CAP_PRD_CSR_STA_LPBK_PKT_STATE_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_LPBK_PKT_STATE_FIELD_MASK 0x00000003
#define CAP_PRD_CSR_STA_LPBK_PKT_STATE_GET(x) ((x) & 0x00000003)
#define CAP_PRD_CSR_STA_LPBK_PKT_STATE_SET(x) ((x) & 0x00000003)
#define CAP_PRD_CSR_STA_LPBK_PKT_STATE_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: cap_prd_csr::sta_xoff                               */
/* Wide Register template: cap_prd_csr::sta_xoff                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1581 */
#define CAP_PRD_CSR_STA_XOFF_SIZE 0x4
#define CAP_PRD_CSR_STA_XOFF_BYTE_SIZE 0x10

/* Register type: cap_prd_csr::sta_xoff::sta_xoff_0_3                      */
/* Register template: cap_prd_csr::sta_xoff::sta_xoff_0_3                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1581 */
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_0_3.pkt_xoff_counter_8_0  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_PKT_XOFF_COUNTER_8_0_MSB 31
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_PKT_XOFF_COUNTER_8_0_LSB 23
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_PKT_XOFF_COUNTER_8_0_WIDTH 9
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_PKT_XOFF_COUNTER_8_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_PKT_XOFF_COUNTER_8_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_PKT_XOFF_COUNTER_8_0_FIELD_MASK 0xff800000
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_PKT_XOFF_COUNTER_8_0_GET(x) \
   (((x) & 0xff800000) >> 23)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_PKT_XOFF_COUNTER_8_0_SET(x) \
   (((x) << 23) & 0xff800000)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_PKT_XOFF_COUNTER_8_0_MODIFY(r, x) \
   ((((x) << 23) & 0xff800000) | ((r) & 0x007fffff))
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_0_3.hostq_xoff_counter    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_HOSTQ_XOFF_COUNTER_MSB 22
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_HOSTQ_XOFF_COUNTER_LSB 12
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_HOSTQ_XOFF_COUNTER_WIDTH 11
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_HOSTQ_XOFF_COUNTER_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_HOSTQ_XOFF_COUNTER_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_HOSTQ_XOFF_COUNTER_FIELD_MASK 0x007ff000
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_HOSTQ_XOFF_COUNTER_GET(x) \
   (((x) & 0x007ff000) >> 12)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_HOSTQ_XOFF_COUNTER_SET(x) \
   (((x) << 12) & 0x007ff000)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_HOSTQ_XOFF_COUNTER_MODIFY(r, x) \
   ((((x) << 12) & 0x007ff000) | ((r) & 0xff800fff))
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_0_3.numphv_xoff           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_XOFF_MSB 11
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_XOFF_LSB 11
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_XOFF_WIDTH 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_XOFF_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_XOFF_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_XOFF_FIELD_MASK 0x00000800
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_XOFF_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_XOFF_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_XOFF_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_0_3.numphv_counter        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_COUNTER_MSB 10
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_COUNTER_LSB 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_COUNTER_WIDTH 11
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_COUNTER_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_COUNTER_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_COUNTER_FIELD_MASK 0x000007ff
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_COUNTER_GET(x) \
   ((x) & 0x000007ff)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_COUNTER_SET(x) \
   ((x) & 0x000007ff)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_0_3_NUMPHV_COUNTER_MODIFY(r, x) \
   (((x) & 0x000007ff) | ((r) & 0xfffff800))

/* Register type: cap_prd_csr::sta_xoff::sta_xoff_1_3                      */
/* Register template: cap_prd_csr::sta_xoff::sta_xoff_1_3                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1581 */
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_1_3.pbpr_p15_pbus_xoff_27_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PBPR_P15_PBUS_XOFF_27_0_MSB 31
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PBPR_P15_PBUS_XOFF_27_0_LSB 4
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PBPR_P15_PBUS_XOFF_27_0_WIDTH 28
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PBPR_P15_PBUS_XOFF_27_0_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PBPR_P15_PBUS_XOFF_27_0_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PBPR_P15_PBUS_XOFF_27_0_FIELD_MASK 0xfffffff0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PBPR_P15_PBUS_XOFF_27_0_GET(x) \
   (((x) & 0xfffffff0) >> 4)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PBPR_P15_PBUS_XOFF_27_0_SET(x) \
   (((x) << 4) & 0xfffffff0)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PBPR_P15_PBUS_XOFF_27_0_MODIFY(r, x) \
   ((((x) << 4) & 0xfffffff0) | ((r) & 0x0000000f))
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_1_3.pkt_pbus_xoff         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_PBUS_XOFF_MSB 3
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_PBUS_XOFF_LSB 3
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_PBUS_XOFF_WIDTH 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_PBUS_XOFF_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_PBUS_XOFF_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_PBUS_XOFF_FIELD_MASK 0x00000008
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_PBUS_XOFF_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_PBUS_XOFF_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_PBUS_XOFF_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_1_3.host_pbus_xoff        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_HOST_PBUS_XOFF_MSB 2
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_HOST_PBUS_XOFF_LSB 2
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_HOST_PBUS_XOFF_WIDTH 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_HOST_PBUS_XOFF_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_HOST_PBUS_XOFF_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_HOST_PBUS_XOFF_FIELD_MASK 0x00000004
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_HOST_PBUS_XOFF_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_HOST_PBUS_XOFF_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_HOST_PBUS_XOFF_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_1_3.pkt_xoff_counter_10_9 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_XOFF_COUNTER_10_9_MSB 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_XOFF_COUNTER_10_9_LSB 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_XOFF_COUNTER_10_9_WIDTH 2
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_XOFF_COUNTER_10_9_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_XOFF_COUNTER_10_9_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_XOFF_COUNTER_10_9_FIELD_MASK 0x00000003
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_XOFF_COUNTER_10_9_GET(x) \
   ((x) & 0x00000003)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_XOFF_COUNTER_10_9_SET(x) \
   ((x) & 0x00000003)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_1_3_PKT_XOFF_COUNTER_10_9_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_prd_csr::sta_xoff::sta_xoff_2_3                      */
/* Register template: cap_prd_csr::sta_xoff::sta_xoff_2_3                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1581 */
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_2_3.pkt_ff_depth          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PKT_FF_DEPTH_MSB 14
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PKT_FF_DEPTH_LSB 4
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PKT_FF_DEPTH_WIDTH 11
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PKT_FF_DEPTH_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PKT_FF_DEPTH_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PKT_FF_DEPTH_FIELD_MASK 0x00007ff0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PKT_FF_DEPTH_GET(x) \
   (((x) & 0x00007ff0) >> 4)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PKT_FF_DEPTH_SET(x) \
   (((x) << 4) & 0x00007ff0)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PKT_FF_DEPTH_MODIFY(r, x) \
   ((((x) << 4) & 0x00007ff0) | ((r) & 0xffff800f))
/* Field member: cap_prd_csr::sta_xoff::sta_xoff_2_3.pbpr_p15_pbus_xoff_31_28 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PBPR_P15_PBUS_XOFF_31_28_MSB 3
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PBPR_P15_PBUS_XOFF_31_28_LSB 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PBPR_P15_PBUS_XOFF_31_28_WIDTH 4
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PBPR_P15_PBUS_XOFF_31_28_READ_ACCESS 1
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PBPR_P15_PBUS_XOFF_31_28_WRITE_ACCESS 0
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PBPR_P15_PBUS_XOFF_31_28_FIELD_MASK 0x0000000f
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PBPR_P15_PBUS_XOFF_31_28_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PBPR_P15_PBUS_XOFF_31_28_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PRD_CSR_STA_XOFF_STA_XOFF_2_3_PBPR_P15_PBUS_XOFF_31_28_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_prd_csr::cfg_debug_ctrl                              */
/* Register template: cap_prd_csr::cfg_debug_ctrl                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1594 */
/* Field member: cap_prd_csr::cfg_debug_ctrl.cmn_dbg_sel                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_MSB 8
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_LSB 6
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_WIDTH 3
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_RESET 0x0
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_FIELD_MASK 0x000001c0
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_GET(x) \
   (((x) & 0x000001c0) >> 6)
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_SET(x) \
   (((x) << 6) & 0x000001c0)
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_CMN_DBG_SEL_MODIFY(r, x) \
   ((((x) << 6) & 0x000001c0) | ((r) & 0xfffffe3f))
/* Field member: cap_prd_csr::cfg_debug_ctrl.dbg_bus_sel                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_MSB 5
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_LSB 4
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_WIDTH 2
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_RESET 0x0
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_FIELD_MASK 0x00000030
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_GET(x) \
   (((x) & 0x00000030) >> 4)
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_SET(x) \
   (((x) << 4) & 0x00000030)
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_BUS_SEL_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_prd_csr::cfg_debug_ctrl.dbg_mem_sel                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_MSB 3
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_LSB 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_WIDTH 3
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_RESET 0x0
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_FIELD_MASK 0x0000000e
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_GET(x) \
   (((x) & 0x0000000e) >> 1)
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_SET(x) \
   (((x) << 1) & 0x0000000e)
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DBG_MEM_SEL_MODIFY(r, x) \
   ((((x) << 1) & 0x0000000e) | ((r) & 0xfffffff1))
/* Field member: cap_prd_csr::cfg_debug_ctrl.deq_stall_en                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_MSB 0
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_WIDTH 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_RESET 0x0
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_FIELD_MASK 0x00000001
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_GET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_SET(x) ((x) & 0x00000001)
#define CAP_PRD_CSR_CFG_DEBUG_CTRL_DEQ_STALL_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_prd_csr::cfg_debug_bus                          */
/* Wide Register template: cap_prd_csr::cfg_debug_bus                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_SIZE 0x8
#define CAP_PRD_CSR_CFG_DEBUG_BUS_BYTE_SIZE 0x20

/* Register type: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_0_8            */
/* Register template: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_0_8        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
/* Field member: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_0_8.bkp_31_0    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_MSB 31
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_WIDTH 32
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_RESET 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_0_8_BKP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_1_8            */
/* Register template: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_1_8        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
/* Field member: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_1_8.bkp_63_32   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_MSB 31
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_WIDTH 32
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_RESET 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_1_8_BKP_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_2_8            */
/* Register template: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_2_8        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
/* Field member: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_2_8.bkp_95_64   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_MSB 31
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_WIDTH 32
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_RESET 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_2_8_BKP_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_3_8            */
/* Register template: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_3_8        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
/* Field member: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_3_8.bkp_127_96  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_MSB 31
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_WIDTH 32
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_RESET 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_3_8_BKP_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_4_8            */
/* Register template: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_4_8        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
/* Field member: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_4_8.bkp_159_128 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_MSB 31
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_WIDTH 32
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_RESET 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_4_8_BKP_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_5_8            */
/* Register template: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_5_8        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
/* Field member: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_5_8.bkp_191_160 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_MSB 31
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_WIDTH 32
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_RESET 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_5_8_BKP_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_6_8            */
/* Register template: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_6_8        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
/* Field member: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_6_8.bkp_223_192 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_MSB 31
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_WIDTH 32
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_RESET 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_6_8_BKP_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_7_8            */
/* Register template: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_7_8        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
/* Field member: cap_prd_csr::cfg_debug_bus::cfg_debug_bus_7_8.bkp_255_224 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_MSB 31
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_LSB 0
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_WIDTH 32
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_RESET 0x00000000
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_CFG_DEBUG_BUS_CFG_DEBUG_BUS_7_8_BKP_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::cfg_dhs_dbg_mem                             */
/* Register template: cap_prd_csr::cfg_dhs_dbg_mem                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1605 */
/* Field member: cap_prd_csr::cfg_dhs_dbg_mem.eccbypass                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_MSB 16
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_LSB 16
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_WIDTH 1
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_RESET 0x0
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_FIELD_MASK 0x00010000
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ECCBYPASS_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_prd_csr::cfg_dhs_dbg_mem.addr                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_MSB 15
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_LSB 0
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_WIDTH 16
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_RESET 0x0000
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_FIELD_MASK 0x0000ffff
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_GET(x) ((x) & 0x0000ffff)
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_SET(x) ((x) & 0x0000ffff)
#define CAP_PRD_CSR_CFG_DHS_DBG_MEM_ADDR_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Memory type: cap_prd_csr::dhs_dbg_mem                              */
/* Wide Memory template: cap_prd_csr::dhs_dbg_mem                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1610 */
#define CAP_PRD_CSR_DHS_DBG_MEM_SIZE 0x20
#define CAP_PRD_CSR_DHS_DBG_MEM_BYTE_SIZE 0x80
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRIES 0x1
#define CAP_PRD_CSR_DHS_DBG_MEM_MSB 547
#define CAP_PRD_CSR_DHS_DBG_MEM_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_WIDTH 548
/* Wide Register member: cap_prd_csr::dhs_dbg_mem.entry                    */
/* Wide Register type referenced: cap_prd_csr::dhs_dbg_mem::entry          */
/* Wide Register template referenced: cap_prd_csr::dhs_dbg_mem::entry      */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_OFFSET 0x0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_BYTE_OFFSET 0x0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_WRITE_ACCESS 1
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_0_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_0_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_0_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_OFFSET 0x0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_BYTE_OFFSET 0x0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_1_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_1_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_1_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_OFFSET 0x1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_BYTE_OFFSET 0x4
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_2_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_2_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_2_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_OFFSET 0x2
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_BYTE_OFFSET 0x8
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_3_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_3_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_3_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_OFFSET 0x3
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_BYTE_OFFSET 0xc
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_4_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_4_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_4_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_OFFSET 0x4
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_BYTE_OFFSET 0x10
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_5_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_5_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_5_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_OFFSET 0x5
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_BYTE_OFFSET 0x14
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_6_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_6_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_6_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_OFFSET 0x6
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_BYTE_OFFSET 0x18
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_7_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_7_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_7_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_OFFSET 0x7
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_BYTE_OFFSET 0x1c
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_8_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_8_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_8_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_OFFSET 0x8
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_BYTE_OFFSET 0x20
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_9_32             */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_9_32   */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_9_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_OFFSET 0x9
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_BYTE_OFFSET 0x24
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_10_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_10_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_10_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_OFFSET 0xa
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_BYTE_OFFSET 0x28
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_11_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_11_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_11_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_OFFSET 0xb
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_BYTE_OFFSET 0x2c
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_12_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_12_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_12_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_OFFSET 0xc
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_BYTE_OFFSET 0x30
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_13_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_13_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_13_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_OFFSET 0xd
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_BYTE_OFFSET 0x34
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_14_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_14_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_14_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_OFFSET 0xe
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_BYTE_OFFSET 0x38
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_15_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_15_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_15_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_OFFSET 0xf
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_BYTE_OFFSET 0x3c
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_16_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_16_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_16_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_OFFSET 0x10
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_BYTE_OFFSET 0x40
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_WRITE_MASK 0xffffffff
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_17_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_17_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_17_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_OFFSET 0x11
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_BYTE_OFFSET 0x44
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_RESET_MASK 0xfffffff0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_WRITE_MASK 0x0000000f
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_18_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_18_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_18_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_OFFSET 0x12
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_BYTE_OFFSET 0x48
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_18_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_19_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_19_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_19_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_OFFSET 0x13
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_BYTE_OFFSET 0x4c
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_19_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_20_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_20_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_20_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_OFFSET 0x14
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_BYTE_OFFSET 0x50
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_20_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_21_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_21_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_21_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_OFFSET 0x15
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_BYTE_OFFSET 0x54
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_21_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_22_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_22_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_22_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_OFFSET 0x16
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_BYTE_OFFSET 0x58
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_22_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_23_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_23_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_23_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_OFFSET 0x17
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_BYTE_OFFSET 0x5c
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_23_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_24_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_24_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_24_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_OFFSET 0x18
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_BYTE_OFFSET 0x60
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_24_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_25_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_25_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_25_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_OFFSET 0x19
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_BYTE_OFFSET 0x64
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_25_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_26_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_26_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_26_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_OFFSET 0x1a
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_BYTE_OFFSET 0x68
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_26_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_27_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_27_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_27_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_OFFSET 0x1b
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_BYTE_OFFSET 0x6c
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_27_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_28_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_28_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_28_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_OFFSET 0x1c
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_BYTE_OFFSET 0x70
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_28_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_29_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_29_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_29_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_OFFSET 0x1d
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_BYTE_OFFSET 0x74
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_29_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_30_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_30_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_30_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_OFFSET 0x1e
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_BYTE_OFFSET 0x78
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_30_32_WRITE_MASK 0x00000000
/* Register member: cap_prd_csr::dhs_dbg_mem::entry.entry_31_32            */
/* Register type referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_31_32  */
/* Register template referenced: cap_prd_csr::dhs_dbg_mem::entry::entry_31_32 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_OFFSET 0x1f
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_BYTE_OFFSET 0x7c
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_RESET_VALUE 0x00000000
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_RESET_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_READ_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_31_32_WRITE_MASK 0x00000000

/* Wide Register type: cap_prd_csr::dhs_dbg_mem::entry                     */
/* Wide Register template: cap_prd_csr::dhs_dbg_mem::entry                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_SIZE 0x1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_BYTE_SIZE 0x80

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_0_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_0_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_0_32.data_31_0     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_0_32_DATA_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_1_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_1_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_1_32.data_63_32    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_1_32_DATA_63_32_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_2_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_2_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_2_32.data_95_64    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_2_32_DATA_95_64_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_3_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_3_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_3_32.data_127_96   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_3_32_DATA_127_96_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_4_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_4_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_4_32.data_159_128  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_4_32_DATA_159_128_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_5_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_5_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_5_32.data_191_160  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_5_32_DATA_191_160_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_6_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_6_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_6_32.data_223_192  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_6_32_DATA_223_192_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_7_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_7_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_7_32.data_255_224  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_7_32_DATA_255_224_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_8_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_8_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_8_32.data_287_256  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_8_32_DATA_287_256_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_9_32              */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_9_32          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_9_32.data_319_288  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_9_32_DATA_319_288_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_10_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_10_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_10_32.data_351_320 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_10_32_DATA_351_320_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_11_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_11_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_11_32.data_383_352 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_11_32_DATA_383_352_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_12_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_12_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_12_32.data_415_384 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_12_32_DATA_415_384_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_13_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_13_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_13_32.data_447_416 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_13_32_DATA_447_416_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_14_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_14_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_14_32.data_479_448 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_14_32_DATA_479_448_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_15_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_15_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_15_32.data_511_480 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_15_32_DATA_511_480_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_16_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_16_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_16_32.data_543_512 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_MSB 31
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_WIDTH 32
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_FIELD_MASK 0xffffffff
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_16_32_DATA_543_512_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_17_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_17_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
/* Field member: cap_prd_csr::dhs_dbg_mem::entry::entry_17_32.data_547_544 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_547_544_MSB 3
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_547_544_LSB 0
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_547_544_WIDTH 4
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_547_544_READ_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_547_544_WRITE_ACCESS 1
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_547_544_FIELD_MASK 0x0000000f
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_547_544_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_547_544_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PRD_CSR_DHS_DBG_MEM_ENTRY_ENTRY_17_32_DATA_547_544_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_18_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_18_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_19_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_19_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_20_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_20_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_21_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_21_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_22_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_22_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_23_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_23_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_24_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_24_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_25_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_25_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_26_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_26_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_27_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_27_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_28_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_28_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_29_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_29_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_30_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_30_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::dhs_dbg_mem::entry::entry_31_32             */
/* Register template: cap_prd_csr::dhs_dbg_mem::entry::entry_31_32         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */

/* Register type: cap_prd_csr::cfg_fence                                   */
/* Register template: cap_prd_csr::cfg_fence                               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1622 */
/* Field member: cap_prd_csr::cfg_fence.ff_ff_thresh                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_MSB 13
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_LSB 7
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_WIDTH 7
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_RESET 0x20
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_FIELD_MASK 0x00003f80
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_GET(x) (((x) & 0x00003f80) >> 7)
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_SET(x) (((x) << 7) & 0x00003f80)
#define CAP_PRD_CSR_CFG_FENCE_FF_FF_THRESH_MODIFY(r, x) \
   ((((x) << 7) & 0x00003f80) | ((r) & 0xffffc07f))
/* Field member: cap_prd_csr::cfg_fence.df_ff_thresh                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_MSB 6
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_LSB 0
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_WIDTH 7
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_READ_ACCESS 1
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_WRITE_ACCESS 1
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_RESET 0x40
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_FIELD_MASK 0x0000007f
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_GET(x) ((x) & 0x0000007f)
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_SET(x) ((x) & 0x0000007f)
#define CAP_PRD_CSR_CFG_FENCE_DF_FF_THRESH_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Register type: cap_prd_csr::CNT_axi_wr                                  */
/* Register template: cap_prd_csr::CNT_axi_wr                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1633 */
/* Field member: cap_prd_csr::CNT_axi_wr.rsp_vld                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_MSB 31
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_LSB 16
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_WIDTH 16
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_RESET 0x0000
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_FIELD_MASK 0xffff0000
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_GET(x) (((x) & 0xffff0000) >> 16)
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_SET(x) (((x) << 16) & 0xffff0000)
#define CAP_PRD_CSR_CNT_AXI_WR_RSP_VLD_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_prd_csr::CNT_axi_wr.req_vld                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_MSB 15
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_LSB 0
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_WIDTH 16
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_RESET 0x0000
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_FIELD_MASK 0x0000ffff
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_GET(x) ((x) & 0x0000ffff)
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_SET(x) ((x) & 0x0000ffff)
#define CAP_PRD_CSR_CNT_AXI_WR_REQ_VLD_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_prd_csr::CNT_axi_rd                                  */
/* Register template: cap_prd_csr::CNT_axi_rd                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1640 */
/* Field member: cap_prd_csr::CNT_axi_rd.rsp_vld                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_MSB 31
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_LSB 16
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_WIDTH 16
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_RESET 0x0000
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_FIELD_MASK 0xffff0000
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_GET(x) (((x) & 0xffff0000) >> 16)
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_SET(x) (((x) << 16) & 0xffff0000)
#define CAP_PRD_CSR_CNT_AXI_RD_RSP_VLD_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_prd_csr::CNT_axi_rd.req_vld                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_MSB 15
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_LSB 0
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_WIDTH 16
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_READ_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_WRITE_ACCESS 1
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_RESET 0x0000
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_FIELD_MASK 0x0000ffff
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_GET(x) ((x) & 0x0000ffff)
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_SET(x) ((x) & 0x0000ffff)
#define CAP_PRD_CSR_CNT_AXI_RD_REQ_VLD_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pr_csr::csr_intr                                     */
/* Register template: cap_pr_csr::csr_intr                                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1758 */
/* Field member: cap_pr_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pr_csr::csr_intr.dowstream                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PR_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pr_csr::int_groups                                      */
/* Group template: cap_pr_csr::intgrp_status                               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1742 */
#define CAP_PR_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PR_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_pr_csr::intgrp_status.intreg                       */
/* Register type referenced: cap_pr_csr::int_groups::intreg                */
/* Register template referenced: cap_pr_csr::intreg_status                 */
#define CAP_PR_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PR_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PR_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PR_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PR_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PR_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define CAP_PR_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PR_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_pr_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: cap_pr_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: cap_pr_csr::intreg_enable                 */
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: cap_pr_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: cap_pr_csr::int_groups::int_rw_reg            */
/* Register template referenced: cap_pr_csr::intreg_status                 */
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_pr_csr::int_groups::intreg                           */
/* Register template: cap_pr_csr::intreg_status                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1692 */
/* Field member: cap_pr_csr::intreg_status.int_reg1_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_MSB 0
#define CAP_PR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_LSB 0
#define CAP_PR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_WIDTH 1
#define CAP_PR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_READ_ACCESS 1
#define CAP_PR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_GROUPS_INTREG_INT_REG1_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pr_csr::int_groups::int_enable_rw_reg                */
/* Register template: cap_pr_csr::intreg_enable                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1680 */
/* Field member: cap_pr_csr::intreg_enable.int_reg1_enable                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_MSB 0
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_LSB 0
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_WIDTH 1
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_READ_ACCESS 1
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_RESET 0x0
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_FIELD_MASK 0x00000001
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_REG1_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pr_csr::int_groups::int_rw_reg                       */
/* Register template: cap_pr_csr::intreg_status                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1692 */
/* Field member: cap_pr_csr::intreg_status.int_reg1_interrupt              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_MSB 0
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_LSB 0
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_WIDTH 1
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_READ_ACCESS 1
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_WRITE_ACCESS 0
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_GROUPS_INT_RW_REG_INT_REG1_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pr_csr::int_reg1                                        */
/* Group template: cap_pr_csr::intgrp                                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1721 */
#define CAP_PR_CSR_INT_REG1_SIZE 0x4
#define CAP_PR_CSR_INT_REG1_BYTE_SIZE 0x10
/* Register member: cap_pr_csr::intgrp.intreg                              */
/* Register type referenced: cap_pr_csr::int_reg1::intreg                  */
/* Register template referenced: cap_pr_csr::intreg                        */
#define CAP_PR_CSR_INT_REG1_INTREG_OFFSET 0x0
#define CAP_PR_CSR_INT_REG1_INTREG_BYTE_OFFSET 0x0
#define CAP_PR_CSR_INT_REG1_INTREG_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INTREG_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INTREG_RESET_VALUE 0x00000000
#define CAP_PR_CSR_INT_REG1_INTREG_RESET_MASK 0xffffffff
#define CAP_PR_CSR_INT_REG1_INTREG_READ_MASK 0xffffffff
#define CAP_PR_CSR_INT_REG1_INTREG_WRITE_MASK 0x00000003
/* Register member: cap_pr_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_pr_csr::int_reg1::int_test_set            */
/* Register template referenced: cap_pr_csr::intreg                        */
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_OFFSET 0x1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_WRITE_MASK 0x00000003
/* Register member: cap_pr_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_pr_csr::int_reg1::int_enable_set          */
/* Register template referenced: cap_pr_csr::intreg_enable                 */
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_WRITE_MASK 0x00000003
/* Register member: cap_pr_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_pr_csr::int_reg1::int_enable_clear        */
/* Register template referenced: cap_pr_csr::intreg_enable                 */
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_WRITE_MASK 0x00000003

/* Register type: cap_pr_csr::int_reg1::intreg                             */
/* Register template: cap_pr_csr::intreg                                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1657 */
/* Field member: cap_pr_csr::intreg.slave_psp_interrupt                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_MSB 1
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_LSB 1
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_WIDTH 1
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_RESET 0x0
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PSP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pr_csr::intreg.slave_prd_interrupt                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_MSB 0
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_LSB 0
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_WIDTH 1
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_RESET 0x0
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_REG1_INTREG_SLAVE_PRD_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pr_csr::int_reg1::int_test_set                       */
/* Register template: cap_pr_csr::intreg                                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1657 */
/* Field member: cap_pr_csr::intreg.slave_psp_interrupt                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_MSB 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_LSB 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_WIDTH 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_RESET 0x0
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PSP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pr_csr::intreg.slave_prd_interrupt                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_MSB 0
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_LSB 0
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_WIDTH 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_RESET 0x0
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_REG1_INT_TEST_SET_SLAVE_PRD_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pr_csr::int_reg1::int_enable_set                     */
/* Register template: cap_pr_csr::intreg_enable                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1680 */
/* Field member: cap_pr_csr::intreg_enable.slave_psp_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_MSB 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_LSB 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_WIDTH 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_RESET 0x0
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_FIELD_MASK 0x00000002
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PSP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pr_csr::intreg_enable.slave_prd_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_MSB 0
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_LSB 0
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_WIDTH 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_RESET 0x0
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_FIELD_MASK 0x00000001
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_SET_SLAVE_PRD_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pr_csr::int_reg1::int_enable_clear                   */
/* Register template: cap_pr_csr::intreg_enable                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1680 */
/* Field member: cap_pr_csr::intreg_enable.slave_psp_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_MSB 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_LSB 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_WIDTH 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_RESET 0x0
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_FIELD_MASK 0x00000002
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PSP_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pr_csr::intreg_enable.slave_prd_enable                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_MSB 0
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_LSB 0
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_WIDTH 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_READ_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_WRITE_ACCESS 1
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_RESET 0x0
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_FIELD_MASK 0x00000001
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PR_CSR_INT_REG1_INT_ENABLE_CLEAR_SLAVE_PRD_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pr_csr::base                                         */
/* Register template: cap_pr_csr::base                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_pr_csr::base.scratch_reg                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PR_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_PR_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_PR_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_PR_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_PR_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_PR_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_PR_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_PR_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_PR_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_PR_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pr_csr::cfg_uid2sidLL                                */
/* Register template: cap_pr_csr::cfg_uid2sidLL                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 2 */
/* Field member: cap_pr_csr::cfg_uid2sidLL.base                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_MSB 15
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_LSB 9
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_WIDTH 7
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_RESET 0x00
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_FIELD_MASK 0x0000fe00
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_GET(x) (((x) & 0x0000fe00) >> 9)
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_SET(x) (((x) << 9) & 0x0000fe00)
#define CAP_PR_CSR_CFG_UID2SIDLL_BASE_MODIFY(r, x) \
   ((((x) << 9) & 0x0000fe00) | ((r) & 0xffff01ff))
/* Field member: cap_pr_csr::cfg_uid2sidLL.mode                            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_MSB 8
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_LSB 7
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_WIDTH 2
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_RESET 0x0
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_FIELD_MASK 0x00000180
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_GET(x) (((x) & 0x00000180) >> 7)
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_SET(x) (((x) << 7) & 0x00000180)
#define CAP_PR_CSR_CFG_UID2SIDLL_MODE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: cap_pr_csr::cfg_uid2sidLL.spare                           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_MSB 6
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_LSB 0
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_WIDTH 7
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_RESET 0x00
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_FIELD_MASK 0x0000007f
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_GET(x) ((x) & 0x0000007f)
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_SET(x) ((x) & 0x0000007f)
#define CAP_PR_CSR_CFG_UID2SIDLL_SPARE_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0         */
/* Wide Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 10 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_SIZE 0x2
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_BYTE_SIZE 0x8

/* Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 10 */
/* Field member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_0_2.msk_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_MSB 31
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_LSB 0
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_WIDTH 32
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_RESET 0x11111100
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 10 */
/* Field member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0::cfg_uid2sidLL_hbm_hash_msk_bit0_1_2.msk_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_MSB 7
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_LSB 0
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_WIDTH 8
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_RESET 0x11
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_CFG_UID2SIDLL_HBM_HASH_MSK_BIT0_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1         */
/* Wide Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 16 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_SIZE 0x2
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_BYTE_SIZE 0x8

/* Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 16 */
/* Field member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_0_2.msk_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_MSB 31
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_LSB 0
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_WIDTH 32
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_RESET 0x22222200
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 16 */
/* Field member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1::cfg_uid2sidLL_hbm_hash_msk_bit1_1_2.msk_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_MSB 7
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_LSB 0
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_WIDTH 8
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_RESET 0x22
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_CFG_UID2SIDLL_HBM_HASH_MSK_BIT1_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2         */
/* Wide Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 22 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_SIZE 0x2
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_BYTE_SIZE 0x8

/* Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 22 */
/* Field member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_0_2.msk_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_MSB 31
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_LSB 0
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_WIDTH 32
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_RESET 0x44444400
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 22 */
/* Field member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2::cfg_uid2sidLL_hbm_hash_msk_bit2_1_2.msk_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_MSB 7
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_LSB 0
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_WIDTH 8
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_RESET 0x44
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_CFG_UID2SIDLL_HBM_HASH_MSK_BIT2_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3         */
/* Wide Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 28 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_SIZE 0x2
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_BYTE_SIZE 0x8

/* Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 28 */
/* Field member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_0_2.msk_31_0 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_MSB 31
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_LSB 0
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_WIDTH 32
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_RESET 0x88888800
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_FIELD_MASK 0xffffffff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_0_2_MSK_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Register template: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 28 */
/* Field member: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3::cfg_uid2sidLL_hbm_hash_msk_bit3_1_2.msk_39_32 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/cap_common.csr, line: 26 */
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_MSB 7
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_LSB 0
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_WIDTH 8
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_READ_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_WRITE_ACCESS 1
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_RESET 0x88
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_FIELD_MASK 0x000000ff
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PR_CSR_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_CFG_UID2SIDLL_HBM_HASH_MSK_BIT3_1_2_MSK_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_psp_csr::sta                             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 179 */
typedef struct {
   volatile uint32_t sta_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_1_2; /**< Offset 0x4 (R) */
} Cap_psp_csr_sta, *PTR_Cap_psp_csr_sta;

/* Typedef for Wide Register: cap_psp_csr::cfg_qstate_map_req              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 203 */
typedef struct {
   volatile uint32_t cfg_qstate_map_req_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_qstate_map_req_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cfg_qstate_map_req, *PTR_Cap_psp_csr_cfg_qstate_map_req;

/* Typedef for Wide Register: cap_psp_csr::cfg_npv_flit_values             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 243 */
typedef struct {
   volatile uint32_t cfg_npv_flit_values_0_16; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_npv_flit_values_1_16; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_npv_flit_values_2_16; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_npv_flit_values_3_16; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_npv_flit_values_4_16; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_npv_flit_values_5_16; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_npv_flit_values_6_16; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_npv_flit_values_7_16; /**< Offset 0x1c (R/W) */
   volatile uint32_t cfg_npv_flit_values_8_16; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_npv_flit_values_9_16; /**< Offset 0x24 (R/W) */
   volatile uint32_t cfg_npv_flit_values_10_16; /**< Offset 0x28 (R/W) */
   volatile uint32_t cfg_npv_flit_values_11_16; /**< Offset 0x2c (R/W) */
   volatile uint32_t cfg_npv_flit_values_12_16; /**< Offset 0x30 (R/W) */
   volatile uint32_t cfg_npv_flit_values_13_16; /**< Offset 0x34 (R/W) */
   volatile uint32_t cfg_npv_flit_values_14_16; /**< Offset 0x38 (R/W) */
   volatile uint32_t cfg_npv_flit_values_15_16; /**< Offset 0x3c (R/W) */
} Cap_psp_csr_cfg_npv_flit_values, *PTR_Cap_psp_csr_cfg_npv_flit_values;

/* Typedef for Wide Register: cap_psp_csr::cfg_npv_flit_override           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 247 */
typedef struct {
   volatile uint32_t cfg_npv_flit_override_0_16; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_npv_flit_override_1_16; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_npv_flit_override_2_16; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_npv_flit_override_3_16; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_npv_flit_override_4_16; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_npv_flit_override_5_16; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_npv_flit_override_6_16; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_npv_flit_override_7_16; /**< Offset 0x1c (R/W) */
   volatile uint32_t cfg_npv_flit_override_8_16; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_npv_flit_override_9_16; /**< Offset 0x24 (R/W) */
   volatile uint32_t cfg_npv_flit_override_10_16; /**< Offset 0x28 (R/W) */
   volatile uint32_t cfg_npv_flit_override_11_16; /**< Offset 0x2c (R/W) */
   volatile uint32_t cfg_npv_flit_override_12_16; /**< Offset 0x30 (R/W) */
   volatile uint32_t cfg_npv_flit_override_13_16; /**< Offset 0x34 (R/W) */
   volatile uint32_t cfg_npv_flit_override_14_16; /**< Offset 0x38 (R/W) */
   volatile uint32_t cfg_npv_flit_override_15_16; /**< Offset 0x3c (R/W) */
} Cap_psp_csr_cfg_npv_flit_override, *PTR_Cap_psp_csr_cfg_npv_flit_override;

/* Typedef for Wide Register: cap_psp_csr::dhs_psp_phv_mem::entry          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 261 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_psp_csr_dhs_psp_phv_mem_entry, *PTR_Cap_psp_csr_dhs_psp_phv_mem_entry;

/* Typedef for Wide Memory: cap_psp_csr::dhs_psp_phv_mem                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 254 */
typedef struct {
   volatile Cap_psp_csr_dhs_psp_phv_mem_entry entry[0x30]; /**< Offset 0x0 (R/W) */
} Cap_psp_csr_dhs_psp_phv_mem, *PTR_Cap_psp_csr_dhs_psp_phv_mem;

/* Typedef for Wide Register: cap_psp_csr::dhs_psp_out_mem::entry          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 299 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_psp_csr_dhs_psp_out_mem_entry, *PTR_Cap_psp_csr_dhs_psp_out_mem_entry;

/* Typedef for Wide Memory: cap_psp_csr::dhs_psp_out_mem                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 292 */
typedef struct {
   volatile Cap_psp_csr_dhs_psp_out_mem_entry entry[0x10]; /**< Offset 0x0 (R/W) */
} Cap_psp_csr_dhs_psp_out_mem, *PTR_Cap_psp_csr_dhs_psp_out_mem;

/* Typedef for Wide Register: cap_psp_csr::dhs_psp_pkt_mem::entry          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 337 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_psp_csr_dhs_psp_pkt_mem_entry, *PTR_Cap_psp_csr_dhs_psp_pkt_mem_entry;

/* Typedef for Wide Memory: cap_psp_csr::dhs_psp_pkt_mem                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 330 */
typedef struct {
   volatile Cap_psp_csr_dhs_psp_pkt_mem_entry entry[0x10]; /**< Offset 0x0 (R/W) */
} Cap_psp_csr_dhs_psp_pkt_mem, *PTR_Cap_psp_csr_dhs_psp_pkt_mem;

/* Typedef for Wide Register: cap_psp_csr::cnt_sw_xns                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 381 */
typedef struct {
   volatile uint32_t cnt_sw_xns_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sw_xns_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_sw_xns, *PTR_Cap_psp_csr_cnt_sw_xns;

/* Typedef for Wide Register: cap_psp_csr::cnt_sw_sop                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 386 */
typedef struct {
   volatile uint32_t cnt_sw_sop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_sw_sop_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_sw_sop, *PTR_Cap_psp_csr_cnt_sw_sop;

/* Typedef for Wide Register: cap_psp_csr::cnt_pb_pbus_xns                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 396 */
typedef struct {
   volatile uint32_t cnt_pb_pbus_xns_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pb_pbus_xns_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pb_pbus_xns, *PTR_Cap_psp_csr_cnt_pb_pbus_xns;

/* Typedef for Wide Register: cap_psp_csr::cnt_pb_pbus_sop                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 401 */
typedef struct {
   volatile uint32_t cnt_pb_pbus_sop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pb_pbus_sop_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pb_pbus_sop, *PTR_Cap_psp_csr_cnt_pb_pbus_sop;

/* Typedef for Wide Register: cap_psp_csr::cnt_pb_pbus_no_data             */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 411 */
typedef struct {
   volatile uint32_t cnt_pb_pbus_no_data_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pb_pbus_no_data_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pb_pbus_no_data, *PTR_Cap_psp_csr_cnt_pb_pbus_no_data;

/* Typedef for Wide Register: cap_psp_csr::cnt_ma_xns                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 441 */
typedef struct {
   volatile uint32_t cnt_ma_xns_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_ma_xns_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_ma_xns, *PTR_Cap_psp_csr_cnt_ma_xns;

/* Typedef for Wide Register: cap_psp_csr::cnt_ma_sop                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 446 */
typedef struct {
   volatile uint32_t cnt_ma_sop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_ma_sop_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_ma_sop, *PTR_Cap_psp_csr_cnt_ma_sop;

/* Typedef for Wide Register: cap_psp_csr::cnt_ma_recirc                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 456 */
typedef struct {
   volatile uint32_t cnt_ma_recirc_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_ma_recirc_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_ma_recirc, *PTR_Cap_psp_csr_cnt_ma_recirc;

/* Typedef for Wide Register: cap_psp_csr::cnt_ma_no_data                  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 461 */
typedef struct {
   volatile uint32_t cnt_ma_no_data_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_ma_no_data_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_ma_no_data, *PTR_Cap_psp_csr_cnt_ma_no_data;

/* Typedef for Wide Register: cap_psp_csr::cnt_ma_collapsed                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 466 */
typedef struct {
   volatile uint32_t cnt_ma_collapsed_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_ma_collapsed_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_ma_collapsed, *PTR_Cap_psp_csr_cnt_ma_collapsed;

/* Typedef for Wide Register: cap_psp_csr::cnt_ma_drop                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 471 */
typedef struct {
   volatile uint32_t cnt_ma_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_ma_drop_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_ma_drop, *PTR_Cap_psp_csr_cnt_ma_drop;

/* Typedef for Wide Register: cap_psp_csr::cnt_pr_pbus_xns                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 486 */
typedef struct {
   volatile uint32_t cnt_pr_pbus_xns_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pr_pbus_xns_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pr_pbus_xns, *PTR_Cap_psp_csr_cnt_pr_pbus_xns;

/* Typedef for Wide Register: cap_psp_csr::cnt_pr_pbus_sop                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 491 */
typedef struct {
   volatile uint32_t cnt_pr_pbus_sop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pr_pbus_sop_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pr_pbus_sop, *PTR_Cap_psp_csr_cnt_pr_pbus_sop;

/* Typedef for Wide Register: cap_psp_csr::cnt_pr_pbus_recirc              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 501 */
typedef struct {
   volatile uint32_t cnt_pr_pbus_recirc_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pr_pbus_recirc_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pr_pbus_recirc, *PTR_Cap_psp_csr_cnt_pr_pbus_recirc;

/* Typedef for Wide Register: cap_psp_csr::cnt_pr_resub_pbus_xns           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 526 */
typedef struct {
   volatile uint32_t cnt_pr_resub_pbus_xns_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pr_resub_pbus_xns_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pr_resub_pbus_xns, *PTR_Cap_psp_csr_cnt_pr_resub_pbus_xns;

/* Typedef for Wide Register: cap_psp_csr::cnt_pr_resub_pbus_sop           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 531 */
typedef struct {
   volatile uint32_t cnt_pr_resub_pbus_sop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pr_resub_pbus_sop_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pr_resub_pbus_sop, *PTR_Cap_psp_csr_cnt_pr_resub_pbus_sop;

/* Typedef for Wide Register: cap_psp_csr::cnt_pr_resub_xns                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 556 */
typedef struct {
   volatile uint32_t cnt_pr_resub_xns_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pr_resub_xns_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pr_resub_xns, *PTR_Cap_psp_csr_cnt_pr_resub_xns;

/* Typedef for Wide Register: cap_psp_csr::cnt_pr_resub_sop                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 561 */
typedef struct {
   volatile uint32_t cnt_pr_resub_sop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pr_resub_sop_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pr_resub_sop, *PTR_Cap_psp_csr_cnt_pr_resub_sop;

/* Typedef for Wide Register: cap_psp_csr::cnt_pr_resub_no_data            */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 571 */
typedef struct {
   volatile uint32_t cnt_pr_resub_no_data_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pr_resub_no_data_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pr_resub_no_data, *PTR_Cap_psp_csr_cnt_pr_resub_no_data;

/* Typedef for Wide Register: cap_psp_csr::cnt_psp_prd_phv_valid           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 606 */
typedef struct {
   volatile uint32_t cnt_psp_prd_phv_valid_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_psp_prd_phv_valid_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_psp_prd_phv_valid, *PTR_Cap_psp_csr_cnt_psp_prd_phv_valid;

/* Typedef for Group: cap_psp_csr::int_groups                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 622 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_psp_csr_int_groups, *PTR_Cap_psp_csr_int_groups;

/* Typedef for Group: cap_psp_csr::int_info                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 624 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_psp_csr_int_info, *PTR_Cap_psp_csr_int_info;

/* Typedef for Group: cap_psp_csr::int_err                                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 636 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_psp_csr_int_err, *PTR_Cap_psp_csr_int_err;

/* Typedef for Group: cap_psp_csr::int_fatal                               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 653 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_psp_csr_int_fatal, *PTR_Cap_psp_csr_int_fatal;

/* Typedef for Wide Register: cap_psp_csr::dhs_lif_qstate_map::entry       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 691 */
typedef struct {
   volatile uint32_t entry_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_4; /**< Offset 0xc (R/W) */
} Cap_psp_csr_dhs_lif_qstate_map_entry,
  *PTR_Cap_psp_csr_dhs_lif_qstate_map_entry;

/* Typedef for Wide Memory: cap_psp_csr::dhs_lif_qstate_map                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 683 */
typedef struct {
   volatile Cap_psp_csr_dhs_lif_qstate_map_entry entry[0x800]; /**< Offset 0x0 (R/W) */
} Cap_psp_csr_dhs_lif_qstate_map, *PTR_Cap_psp_csr_dhs_lif_qstate_map;

/* Typedef for Group: cap_psp_csr::int_lif_qstate_map                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 746 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_psp_csr_int_lif_qstate_map, *PTR_Cap_psp_csr_int_lif_qstate_map;

/* Typedef for Wide Register: cap_psp_csr::cfg_sw_phv_config               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 764 */
typedef struct {
   volatile uint32_t cfg_sw_phv_config_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_sw_phv_config_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_sw_phv_config_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_sw_phv_config_3_4; /**< Offset 0xc (R/W) */
} Cap_psp_csr_cfg_sw_phv_config, *PTR_Cap_psp_csr_cfg_sw_phv_config;

/* Typedef for Wide Register: cap_psp_csr::sta_sw_phv_state                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 773 */
typedef struct {
   volatile uint32_t sta_sw_phv_state_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_sw_phv_state_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_sw_phv_state_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_psp_csr_sta_sw_phv_state, *PTR_Cap_psp_csr_sta_sw_phv_state;

/* Typedef for Wide Register: cap_psp_csr::dhs_sw_phv_mem::entry           */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 789 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_psp_csr_dhs_sw_phv_mem_entry, *PTR_Cap_psp_csr_dhs_sw_phv_mem_entry;

/* Typedef for Wide Memory: cap_psp_csr::dhs_sw_phv_mem                    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 781 */
typedef struct {
   volatile Cap_psp_csr_dhs_sw_phv_mem_entry entry[0x10]; /**< Offset 0x0 (R/W) */
} Cap_psp_csr_dhs_sw_phv_mem, *PTR_Cap_psp_csr_dhs_sw_phv_mem;

/* Typedef for Group: cap_psp_csr::int_sw_phv_mem                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 815 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_psp_csr_int_sw_phv_mem, *PTR_Cap_psp_csr_int_sw_phv_mem;

/* Typedef for Memory: cap_psp_csr::dhs_debug_trace                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 867 */
typedef struct {
   volatile uint8_t entry; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x3];
} Cap_psp_csr_dhs_debug_trace, *PTR_Cap_psp_csr_dhs_debug_trace;

/* Typedef for Wide Register: cap_psp_csr::sta_debug_trace                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 879 */
typedef struct {
   volatile uint32_t sta_debug_trace_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_debug_trace_1_2; /**< Offset 0x4 (R) */
} Cap_psp_csr_sta_debug_trace, *PTR_Cap_psp_csr_sta_debug_trace;

/* Typedef for Wide Register: cap_psp_csr::sta_debug_trace_pb_pkt          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 889 */
typedef struct {
   volatile uint32_t sta_debug_trace_pb_pkt_0_17; /**< Offset 0x0 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_1_17; /**< Offset 0x4 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_2_17; /**< Offset 0x8 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_3_17; /**< Offset 0xc (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_4_17; /**< Offset 0x10 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_5_17; /**< Offset 0x14 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_6_17; /**< Offset 0x18 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_7_17; /**< Offset 0x1c (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_8_17; /**< Offset 0x20 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_9_17; /**< Offset 0x24 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_10_17; /**< Offset 0x28 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_11_17; /**< Offset 0x2c (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_12_17; /**< Offset 0x30 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_13_17; /**< Offset 0x34 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_14_17; /**< Offset 0x38 (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_15_17; /**< Offset 0x3c (R) */
   volatile uint32_t sta_debug_trace_pb_pkt_16_17; /**< Offset 0x40 (R) */
   uint8_t _pad0[0x3c];
} Cap_psp_csr_sta_debug_trace_pb_pkt, *PTR_Cap_psp_csr_sta_debug_trace_pb_pkt;

/* Typedef for Wide Register: cap_psp_csr::sta_debug_trace_lb_phv          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 898 */
typedef struct {
   volatile uint32_t sta_debug_trace_lb_phv_0_17; /**< Offset 0x0 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_1_17; /**< Offset 0x4 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_2_17; /**< Offset 0x8 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_3_17; /**< Offset 0xc (R) */
   volatile uint32_t sta_debug_trace_lb_phv_4_17; /**< Offset 0x10 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_5_17; /**< Offset 0x14 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_6_17; /**< Offset 0x18 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_7_17; /**< Offset 0x1c (R) */
   volatile uint32_t sta_debug_trace_lb_phv_8_17; /**< Offset 0x20 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_9_17; /**< Offset 0x24 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_10_17; /**< Offset 0x28 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_11_17; /**< Offset 0x2c (R) */
   volatile uint32_t sta_debug_trace_lb_phv_12_17; /**< Offset 0x30 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_13_17; /**< Offset 0x34 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_14_17; /**< Offset 0x38 (R) */
   volatile uint32_t sta_debug_trace_lb_phv_15_17; /**< Offset 0x3c (R) */
   volatile uint32_t sta_debug_trace_lb_phv_16_17; /**< Offset 0x40 (R) */
   uint8_t _pad0[0x3c];
} Cap_psp_csr_sta_debug_trace_lb_phv, *PTR_Cap_psp_csr_sta_debug_trace_lb_phv;

/* Typedef for Wide Register: cap_psp_csr::sta_debug_trace_lb_pkt          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 905 */
typedef struct {
   volatile uint32_t sta_debug_trace_lb_pkt_0_17; /**< Offset 0x0 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_1_17; /**< Offset 0x4 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_2_17; /**< Offset 0x8 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_3_17; /**< Offset 0xc (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_4_17; /**< Offset 0x10 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_5_17; /**< Offset 0x14 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_6_17; /**< Offset 0x18 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_7_17; /**< Offset 0x1c (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_8_17; /**< Offset 0x20 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_9_17; /**< Offset 0x24 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_10_17; /**< Offset 0x28 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_11_17; /**< Offset 0x2c (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_12_17; /**< Offset 0x30 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_13_17; /**< Offset 0x34 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_14_17; /**< Offset 0x38 (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_15_17; /**< Offset 0x3c (R) */
   volatile uint32_t sta_debug_trace_lb_pkt_16_17; /**< Offset 0x40 (R) */
   uint8_t _pad0[0x3c];
} Cap_psp_csr_sta_debug_trace_lb_pkt, *PTR_Cap_psp_csr_sta_debug_trace_lb_pkt;

/* Typedef for Wide Register: cap_psp_csr::sta_debug_trace_ma_phv          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 914 */
typedef struct {
   volatile uint32_t sta_debug_trace_ma_phv_0_17; /**< Offset 0x0 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_1_17; /**< Offset 0x4 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_2_17; /**< Offset 0x8 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_3_17; /**< Offset 0xc (R) */
   volatile uint32_t sta_debug_trace_ma_phv_4_17; /**< Offset 0x10 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_5_17; /**< Offset 0x14 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_6_17; /**< Offset 0x18 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_7_17; /**< Offset 0x1c (R) */
   volatile uint32_t sta_debug_trace_ma_phv_8_17; /**< Offset 0x20 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_9_17; /**< Offset 0x24 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_10_17; /**< Offset 0x28 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_11_17; /**< Offset 0x2c (R) */
   volatile uint32_t sta_debug_trace_ma_phv_12_17; /**< Offset 0x30 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_13_17; /**< Offset 0x34 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_14_17; /**< Offset 0x38 (R) */
   volatile uint32_t sta_debug_trace_ma_phv_15_17; /**< Offset 0x3c (R) */
   volatile uint32_t sta_debug_trace_ma_phv_16_17; /**< Offset 0x40 (R) */
   uint8_t _pad0[0x3c];
} Cap_psp_csr_sta_debug_trace_ma_phv, *PTR_Cap_psp_csr_sta_debug_trace_ma_phv;

/* Typedef for Wide Register: cap_psp_csr::sta_debug_trace_pr_pkt          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 921 */
typedef struct {
   volatile uint32_t sta_debug_trace_pr_pkt_0_17; /**< Offset 0x0 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_1_17; /**< Offset 0x4 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_2_17; /**< Offset 0x8 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_3_17; /**< Offset 0xc (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_4_17; /**< Offset 0x10 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_5_17; /**< Offset 0x14 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_6_17; /**< Offset 0x18 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_7_17; /**< Offset 0x1c (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_8_17; /**< Offset 0x20 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_9_17; /**< Offset 0x24 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_10_17; /**< Offset 0x28 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_11_17; /**< Offset 0x2c (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_12_17; /**< Offset 0x30 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_13_17; /**< Offset 0x34 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_14_17; /**< Offset 0x38 (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_15_17; /**< Offset 0x3c (R) */
   volatile uint32_t sta_debug_trace_pr_pkt_16_17; /**< Offset 0x40 (R) */
   uint8_t _pad0[0x3c];
} Cap_psp_csr_sta_debug_trace_pr_pkt, *PTR_Cap_psp_csr_sta_debug_trace_pr_pkt;

/* Typedef for Wide Register: cap_psp_csr::cnt_pb_pbus_no_data_hw_set      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 936 */
typedef struct {
   volatile uint32_t cnt_pb_pbus_no_data_hw_set_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pb_pbus_no_data_hw_set_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pb_pbus_no_data_hw_set,
  *PTR_Cap_psp_csr_cnt_pb_pbus_no_data_hw_set;

/* Typedef for Wide Register: cap_psp_csr::cnt_pb_pbus_no_data_hw_reset    */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 942 */
typedef struct {
   volatile uint32_t cnt_pb_pbus_no_data_hw_reset_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pb_pbus_no_data_hw_reset_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pb_pbus_no_data_hw_reset,
  *PTR_Cap_psp_csr_cnt_pb_pbus_no_data_hw_reset;

/* Typedef for Wide Register: cap_psp_csr::cnt_pb_pbus_min_phv_drop        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 948 */
typedef struct {
   volatile uint32_t cnt_pb_pbus_min_phv_drop_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_pb_pbus_min_phv_drop_1_2; /**< Offset 0x4 (R/W) */
} Cap_psp_csr_cnt_pb_pbus_min_phv_drop,
  *PTR_Cap_psp_csr_cnt_pb_pbus_min_phv_drop;

/* Typedef for Addressmap: cap_psp_csr                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 954 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_profile; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_profile_almost_full_timer; /**< Offset 0xc (R/W) */
   volatile Cap_psp_csr_sta sta; /**< Offset 0x10 (R) */
   volatile uint32_t sta_fifo; /**< Offset 0x18 (R) */
   uint8_t _pad0[0x4];
   volatile Cap_psp_csr_cfg_qstate_map_req cfg_qstate_map_req; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_qstate_map_rsp; /**< Offset 0x28 (R/W) */
   volatile uint32_t cfg_npv_values; /**< Offset 0x2c (R/W) */
   uint8_t _pad1[0x10];
   volatile uint32_t cfg_npv_cos_to_tm_iq_map[0x10]; /**< Offset 0x40 (R/W) */
   volatile uint32_t cfg_npv_cos_to_tm_oq_map[0x10]; /**< Offset 0x80 (R/W) */
   volatile Cap_psp_csr_cfg_npv_flit_values cfg_npv_flit_values; /**< Offset 0xc0 (R/W) */
   volatile Cap_psp_csr_cfg_npv_flit_override cfg_npv_flit_override; /**< Offset 0x100 (R/W) */
   uint8_t _pad2[0x1ec0];
   Cap_psp_csr_dhs_psp_phv_mem dhs_psp_phv_mem; /**< Offset 0x2000 (R/W) */
   volatile uint32_t cfg_psp_phv_mem; /**< Offset 0x4000 (R/W) */
   volatile uint32_t sta_psp_phv_mem; /**< Offset 0x4004 (R) */
   volatile uint32_t cfw_psp_phv_mem; /**< Offset 0x4008 (R/W) */
   uint8_t _pad3[0x7f4];
   Cap_psp_csr_dhs_psp_out_mem dhs_psp_out_mem; /**< Offset 0x4800 (R/W) */
   volatile uint32_t cfg_psp_out_mem; /**< Offset 0x5000 (R/W) */
   volatile uint32_t sta_psp_out_mem; /**< Offset 0x5004 (R) */
   volatile uint32_t cfw_psp_out_mem; /**< Offset 0x5008 (R/W) */
   uint8_t _pad4[0x7f4];
   Cap_psp_csr_dhs_psp_pkt_mem dhs_psp_pkt_mem; /**< Offset 0x5800 (R/W) */
   volatile uint32_t cfg_psp_pkt_mem; /**< Offset 0x6000 (R/W) */
   volatile uint32_t sta_psp_pkt_mem; /**< Offset 0x6004 (R) */
   volatile uint32_t cfw_psp_pkt_mem; /**< Offset 0x6008 (R/W) */
   volatile uint32_t sat_lif_table_ecc_err; /**< Offset 0x600c (R/W) */
   volatile uint32_t sat_lif_table_qid_err; /**< Offset 0x6010 (R/W) */
   uint8_t _pad5[0x4];
   volatile Cap_psp_csr_cnt_sw_xns cnt_sw_xns; /**< Offset 0x6018 (R/W) */
   volatile Cap_psp_csr_cnt_sw_sop cnt_sw_sop; /**< Offset 0x6020 (R/W) */
   volatile uint32_t cnt_sw_eop; /**< Offset 0x6028 (R/W) */
   uint8_t _pad6[0x4];
   volatile Cap_psp_csr_cnt_pb_pbus_xns cnt_pb_pbus_xns; /**< Offset 0x6030 (R/W) */
   volatile Cap_psp_csr_cnt_pb_pbus_sop cnt_pb_pbus_sop; /**< Offset 0x6038 (R/W) */
   volatile uint32_t cnt_pb_pbus_eop; /**< Offset 0x6040 (R/W) */
   uint8_t _pad7[0x4];
   volatile Cap_psp_csr_cnt_pb_pbus_no_data cnt_pb_pbus_no_data; /**< Offset 0x6048 (R/W) */
   volatile uint32_t sat_pb_pbus_sop_err; /**< Offset 0x6050 (R/W) */
   volatile uint32_t sat_pb_pbus_eop_err; /**< Offset 0x6054 (R/W) */
   volatile uint32_t sat_pb_pbus_err; /**< Offset 0x6058 (R/W) */
   volatile uint32_t sat_pb_pbus_dummy; /**< Offset 0x605c (R/W) */
   volatile uint32_t sat_pb_pbus_nopkt; /**< Offset 0x6060 (R/W) */
   uint8_t _pad8[0x4];
   volatile Cap_psp_csr_cnt_ma_xns cnt_ma_xns; /**< Offset 0x6068 (R/W) */
   volatile Cap_psp_csr_cnt_ma_sop cnt_ma_sop; /**< Offset 0x6070 (R/W) */
   volatile uint32_t cnt_ma_eop; /**< Offset 0x6078 (R/W) */
   uint8_t _pad9[0x4];
   volatile Cap_psp_csr_cnt_ma_recirc cnt_ma_recirc; /**< Offset 0x6080 (R/W) */
   volatile Cap_psp_csr_cnt_ma_no_data cnt_ma_no_data; /**< Offset 0x6088 (R/W) */
   volatile Cap_psp_csr_cnt_ma_collapsed cnt_ma_collapsed; /**< Offset 0x6090 (R/W) */
   volatile Cap_psp_csr_cnt_ma_drop cnt_ma_drop; /**< Offset 0x6098 (R/W) */
   volatile uint32_t sat_ma_sop_err; /**< Offset 0x60a0 (R/W) */
   volatile uint32_t sat_ma_eop_err; /**< Offset 0x60a4 (R/W) */
   volatile Cap_psp_csr_cnt_pr_pbus_xns cnt_pr_pbus_xns; /**< Offset 0x60a8 (R/W) */
   volatile Cap_psp_csr_cnt_pr_pbus_sop cnt_pr_pbus_sop; /**< Offset 0x60b0 (R/W) */
   volatile uint32_t cnt_pr_pbus_eop; /**< Offset 0x60b8 (R/W) */
   uint8_t _pad10[0x4];
   volatile Cap_psp_csr_cnt_pr_pbus_recirc cnt_pr_pbus_recirc; /**< Offset 0x60c0 (R/W) */
   volatile uint32_t sat_pr_pbus_sop_err; /**< Offset 0x60c8 (R/W) */
   volatile uint32_t sat_pr_pbus_eop_err; /**< Offset 0x60cc (R/W) */
   volatile uint32_t sat_pr_pbus_err; /**< Offset 0x60d0 (R/W) */
   volatile uint32_t cnt_pr_pkt_ff_almost_full; /**< Offset 0x60d4 (R/W) */
   volatile Cap_psp_csr_cnt_pr_resub_pbus_xns cnt_pr_resub_pbus_xns; /**< Offset 0x60d8 (R/W) */
   volatile Cap_psp_csr_cnt_pr_resub_pbus_sop cnt_pr_resub_pbus_sop; /**< Offset 0x60e0 (R/W) */
   volatile uint32_t cnt_pr_resub_pbus_eop; /**< Offset 0x60e8 (R/W) */
   volatile uint32_t sat_pr_resub_pbus_sop_err; /**< Offset 0x60ec (R/W) */
   volatile uint32_t sat_pr_resub_pbus_eop_err; /**< Offset 0x60f0 (R/W) */
   volatile uint32_t sat_pr_resub_pbus_err; /**< Offset 0x60f4 (R/W) */
   volatile Cap_psp_csr_cnt_pr_resub_xns cnt_pr_resub_xns; /**< Offset 0x60f8 (R/W) */
   volatile Cap_psp_csr_cnt_pr_resub_sop cnt_pr_resub_sop; /**< Offset 0x6100 (R/W) */
   volatile uint32_t cnt_pr_resub_eop; /**< Offset 0x6108 (R/W) */
   uint8_t _pad11[0x4];
   volatile Cap_psp_csr_cnt_pr_resub_no_data cnt_pr_resub_no_data; /**< Offset 0x6110 (R/W) */
   volatile uint32_t sat_pr_resub_sop_err; /**< Offset 0x6118 (R/W) */
   volatile uint32_t sat_pr_resub_eop_err; /**< Offset 0x611c (R/W) */
   volatile uint32_t cnt_psp_csr_read_access; /**< Offset 0x6120 (R/W) */
   volatile uint32_t cnt_psp_csr_write_access; /**< Offset 0x6124 (R/W) */
   volatile uint32_t sat_psp_csr_read_access_err; /**< Offset 0x6128 (R/W) */
   volatile uint32_t sat_psp_csr_write_access_err; /**< Offset 0x612c (R/W) */
   volatile Cap_psp_csr_cnt_psp_prd_phv_valid cnt_psp_prd_phv_valid; /**< Offset 0x6130 (R/W) */
   volatile uint32_t cnt_ptd_npv_phv_full; /**< Offset 0x6138 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x613c (R/W) */
   Cap_psp_csr_int_groups int_groups; /**< Offset 0x6140 (R/W) */
   Cap_psp_csr_int_info int_info; /**< Offset 0x6150 (R/W) */
   Cap_psp_csr_int_err int_err; /**< Offset 0x6160 (R/W) */
   Cap_psp_csr_int_fatal int_fatal; /**< Offset 0x6170 (R/W) */
   uint8_t _pad12[0x1e80];
   Cap_psp_csr_dhs_lif_qstate_map dhs_lif_qstate_map; /**< Offset 0x8000 (R/W) */
   volatile uint32_t cfg_ecc_disable_lif_qstate_map; /**< Offset 0x10000 (R/W) */
   volatile uint32_t sta_ecc_lif_qstate_map; /**< Offset 0x10004 (R) */
   volatile uint32_t cfg_lif_table_sram_bist; /**< Offset 0x10008 (R/W) */
   volatile uint32_t sta_lif_table_sram_bist; /**< Offset 0x1000c (R) */
   Cap_psp_csr_int_lif_qstate_map int_lif_qstate_map; /**< Offset 0x10010 (R/W) */
   volatile uint32_t cfg_sw_phv_global; /**< Offset 0x10020 (R/W) */
   uint8_t _pad13[0x1c];
   volatile uint32_t cfg_sw_phv_control[0x8]; /**< Offset 0x10040 (R/W) */
   uint8_t _pad14[0x20];
   volatile Cap_psp_csr_cfg_sw_phv_config cfg_sw_phv_config[0x8]; /**< Offset 0x10080 (R/W) */
   volatile Cap_psp_csr_sta_sw_phv_state sta_sw_phv_state[0x8]; /**< Offset 0x10100 (R) */
   uint8_t _pad15[0x680];
   Cap_psp_csr_dhs_sw_phv_mem dhs_sw_phv_mem; /**< Offset 0x10800 (R/W) */
   volatile uint32_t cfg_sw_phv_mem; /**< Offset 0x11000 (R/W) */
   volatile uint32_t sta_sw_phv_mem; /**< Offset 0x11004 (R) */
   uint8_t _pad16[0x8];
   Cap_psp_csr_int_sw_phv_mem int_sw_phv_mem; /**< Offset 0x11010 (R/W) */
   volatile uint32_t sta_flow; /**< Offset 0x11020 (R) */
   volatile uint32_t sta_fsm; /**< Offset 0x11024 (R) */
   Cap_psp_csr_dhs_debug_trace dhs_debug_trace; /**< Offset 0x11028 (R/W) */
   uint8_t _pad17[0x4];
   volatile Cap_psp_csr_sta_debug_trace sta_debug_trace; /**< Offset 0x11030 (R) */
   uint8_t _pad18[0x48];
   volatile Cap_psp_csr_sta_debug_trace_pb_pkt sta_debug_trace_pb_pkt; /**< Offset 0x11080 (R) */
   volatile Cap_psp_csr_sta_debug_trace_lb_phv sta_debug_trace_lb_phv; /**< Offset 0x11100 (R) */
   volatile Cap_psp_csr_sta_debug_trace_lb_pkt sta_debug_trace_lb_pkt; /**< Offset 0x11180 (R) */
   volatile Cap_psp_csr_sta_debug_trace_ma_phv sta_debug_trace_ma_phv; /**< Offset 0x11200 (R) */
   volatile Cap_psp_csr_sta_debug_trace_pr_pkt sta_debug_trace_pr_pkt; /**< Offset 0x11280 (R) */
   volatile Cap_psp_csr_cnt_pb_pbus_no_data_hw_set cnt_pb_pbus_no_data_hw_set; /**< Offset 0x11300 (R/W) */
   volatile Cap_psp_csr_cnt_pb_pbus_no_data_hw_reset cnt_pb_pbus_no_data_hw_reset; /**< Offset 0x11308 (R/W) */
   volatile Cap_psp_csr_cnt_pb_pbus_min_phv_drop cnt_pb_pbus_min_phv_drop; /**< Offset 0x11310 (R/W) */
   uint8_t _pad19[0xece8];
} Cap_psp_csr, *PTR_Cap_psp_csr;

/* Typedef for Group: cap_prd_csr::int_groups                              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1085 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_prd_csr_int_groups, *PTR_Cap_prd_csr_int_groups;

/* Typedef for Group: cap_prd_csr::int_ecc                                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1086 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_prd_csr_int_ecc, *PTR_Cap_prd_csr_int_ecc;

/* Typedef for Group: cap_prd_csr::int_fifo                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1093 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_prd_csr_int_fifo, *PTR_Cap_prd_csr_int_fifo;

/* Typedef for Group: cap_prd_csr::int_grp1                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1105 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_prd_csr_int_grp1, *PTR_Cap_prd_csr_int_grp1;

/* Typedef for Group: cap_prd_csr::int_grp2                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1128 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_prd_csr_int_grp2, *PTR_Cap_prd_csr_int_grp2;

/* Typedef for Group: cap_prd_csr::int_intf                                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1145 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_prd_csr_int_intf, *PTR_Cap_prd_csr_int_intf;

/* Typedef for Wide Register: cap_prd_csr::cfg_ctrl                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1210 */
typedef struct {
   volatile uint32_t cfg_ctrl_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_ctrl_1_2; /**< Offset 0x4 (R/W) */
} Cap_prd_csr_cfg_ctrl, *PTR_Cap_prd_csr_cfg_ctrl;

/* Typedef for Wide Register: cap_prd_csr::cfg_xoff                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1344 */
typedef struct {
   volatile uint32_t cfg_xoff_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_xoff_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_xoff_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_prd_csr_cfg_xoff, *PTR_Cap_prd_csr_cfg_xoff;

/* Typedef for Wide Register: cap_prd_csr::CNT_ma                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1368 */
typedef struct {
   volatile uint32_t CNT_ma_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ma_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_ma_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_prd_csr_CNT_ma, *PTR_Cap_prd_csr_CNT_ma;

/* Typedef for Wide Register: cap_prd_csr::CNT_ps_resub_pkt                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1378 */
typedef struct {
   volatile uint32_t CNT_ps_resub_pkt_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ps_resub_pkt_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_ps_resub_pkt_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_prd_csr_CNT_ps_resub_pkt, *PTR_Cap_prd_csr_CNT_ps_resub_pkt;

/* Typedef for Wide Register: cap_prd_csr::CNT_ps_resub_phv                */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1388 */
typedef struct {
   volatile uint32_t CNT_ps_resub_phv_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ps_resub_phv_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_ps_resub_phv_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_prd_csr_CNT_ps_resub_phv, *PTR_Cap_prd_csr_CNT_ps_resub_phv;

/* Typedef for Wide Register: cap_prd_csr::CNT_ps_pkt                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1398 */
typedef struct {
   volatile uint32_t CNT_ps_pkt_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_ps_pkt_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_ps_pkt_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_prd_csr_CNT_ps_pkt, *PTR_Cap_prd_csr_CNT_ps_pkt;

/* Typedef for Wide Register: cap_prd_csr::CNT_phv                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1408 */
typedef struct {
   volatile uint32_t CNT_phv_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t CNT_phv_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t CNT_phv_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t CNT_phv_3_4; /**< Offset 0xc (R/W) */
} Cap_prd_csr_CNT_phv, *PTR_Cap_prd_csr_CNT_phv;

/* Typedef for Wide Register: cap_prd_csr::sta_pkt_mem                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1454 */
typedef struct {
   volatile uint32_t sta_pkt_mem_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pkt_mem_1_2; /**< Offset 0x4 (R) */
} Cap_prd_csr_sta_pkt_mem, *PTR_Cap_prd_csr_sta_pkt_mem;

/* Typedef for Wide Register: cap_prd_csr::sta_rcv                         */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1508 */
typedef struct {
   volatile uint32_t sta_rcv_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_rcv_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_rcv_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_prd_csr_sta_rcv, *PTR_Cap_prd_csr_sta_rcv;

/* Typedef for Wide Register: cap_prd_csr::sta_rdreq                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1518 */
typedef struct {
   volatile uint32_t sta_rdreq_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_rdreq_1_2; /**< Offset 0x4 (R) */
} Cap_prd_csr_sta_rdreq, *PTR_Cap_prd_csr_sta_rdreq;

/* Typedef for Wide Register: cap_prd_csr::sta_wr                          */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1527 */
typedef struct {
   volatile uint32_t sta_wr_0_7; /**< Offset 0x0 (R) */
   volatile uint32_t sta_wr_1_7; /**< Offset 0x4 (R) */
   volatile uint32_t sta_wr_2_7; /**< Offset 0x8 (R) */
   volatile uint32_t sta_wr_3_7; /**< Offset 0xc (R) */
   volatile uint32_t sta_wr_4_7; /**< Offset 0x10 (R) */
   volatile uint32_t sta_wr_5_7; /**< Offset 0x14 (R) */
   volatile uint32_t sta_wr_6_7; /**< Offset 0x18 (R) */
   uint8_t _pad0[0x4];
} Cap_prd_csr_sta_wr, *PTR_Cap_prd_csr_sta_wr;

/* Typedef for Wide Register: cap_prd_csr::sta_xoff                        */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1581 */
typedef struct {
   volatile uint32_t sta_xoff_0_3; /**< Offset 0x0 (R) */
   volatile uint32_t sta_xoff_1_3; /**< Offset 0x4 (R) */
   volatile uint32_t sta_xoff_2_3; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_prd_csr_sta_xoff, *PTR_Cap_prd_csr_sta_xoff;

/* Typedef for Wide Register: cap_prd_csr::cfg_debug_bus                   */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1601 */
typedef struct {
   volatile uint32_t cfg_debug_bus_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_debug_bus_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_debug_bus_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_debug_bus_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_debug_bus_4_8; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_debug_bus_5_8; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_debug_bus_6_8; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_debug_bus_7_8; /**< Offset 0x1c (R/W) */
} Cap_prd_csr_cfg_debug_bus, *PTR_Cap_prd_csr_cfg_debug_bus;

/* Typedef for Wide Register: cap_prd_csr::dhs_dbg_mem::entry              */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1617 */
typedef struct {
   volatile uint32_t entry_0_32; /**< Offset 0x0 (R/W) */
   volatile uint32_t entry_1_32; /**< Offset 0x4 (R/W) */
   volatile uint32_t entry_2_32; /**< Offset 0x8 (R/W) */
   volatile uint32_t entry_3_32; /**< Offset 0xc (R/W) */
   volatile uint32_t entry_4_32; /**< Offset 0x10 (R/W) */
   volatile uint32_t entry_5_32; /**< Offset 0x14 (R/W) */
   volatile uint32_t entry_6_32; /**< Offset 0x18 (R/W) */
   volatile uint32_t entry_7_32; /**< Offset 0x1c (R/W) */
   volatile uint32_t entry_8_32; /**< Offset 0x20 (R/W) */
   volatile uint32_t entry_9_32; /**< Offset 0x24 (R/W) */
   volatile uint32_t entry_10_32; /**< Offset 0x28 (R/W) */
   volatile uint32_t entry_11_32; /**< Offset 0x2c (R/W) */
   volatile uint32_t entry_12_32; /**< Offset 0x30 (R/W) */
   volatile uint32_t entry_13_32; /**< Offset 0x34 (R/W) */
   volatile uint32_t entry_14_32; /**< Offset 0x38 (R/W) */
   volatile uint32_t entry_15_32; /**< Offset 0x3c (R/W) */
   volatile uint32_t entry_16_32; /**< Offset 0x40 (R/W) */
   volatile uint32_t entry_17_32; /**< Offset 0x44 (R/W) */
   uint32_t entry_18_32; /**< Offset 0x48 (R/W) */
   uint32_t entry_19_32; /**< Offset 0x4c (R/W) */
   uint32_t entry_20_32; /**< Offset 0x50 (R/W) */
   uint32_t entry_21_32; /**< Offset 0x54 (R/W) */
   uint32_t entry_22_32; /**< Offset 0x58 (R/W) */
   uint32_t entry_23_32; /**< Offset 0x5c (R/W) */
   uint32_t entry_24_32; /**< Offset 0x60 (R/W) */
   uint32_t entry_25_32; /**< Offset 0x64 (R/W) */
   uint32_t entry_26_32; /**< Offset 0x68 (R/W) */
   uint32_t entry_27_32; /**< Offset 0x6c (R/W) */
   uint32_t entry_28_32; /**< Offset 0x70 (R/W) */
   uint32_t entry_29_32; /**< Offset 0x74 (R/W) */
   uint32_t entry_30_32; /**< Offset 0x78 (R/W) */
   uint32_t entry_31_32; /**< Offset 0x7c (R/W) */
} Cap_prd_csr_dhs_dbg_mem_entry, *PTR_Cap_prd_csr_dhs_dbg_mem_entry;

/* Typedef for Wide Memory: cap_prd_csr::dhs_dbg_mem                       */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1610 */
typedef struct {
   volatile Cap_prd_csr_dhs_dbg_mem_entry entry; /**< Offset 0x0 (R/W) */
} Cap_prd_csr_dhs_dbg_mem, *PTR_Cap_prd_csr_dhs_dbg_mem;

/* Typedef for Addressmap: cap_prd_csr                                     */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1648 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x8];
   Cap_prd_csr_int_groups int_groups; /**< Offset 0x10 (R/W) */
   Cap_prd_csr_int_ecc int_ecc; /**< Offset 0x20 (R/W) */
   Cap_prd_csr_int_fifo int_fifo; /**< Offset 0x30 (R/W) */
   Cap_prd_csr_int_grp1 int_grp1; /**< Offset 0x40 (R/W) */
   Cap_prd_csr_int_grp2 int_grp2; /**< Offset 0x50 (R/W) */
   Cap_prd_csr_int_intf int_intf; /**< Offset 0x60 (R/W) */
   volatile uint32_t sta_fifo; /**< Offset 0x70 (R) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x74 (R/W) */
   uint8_t _pad1[0x8];
   volatile uint32_t cfg_profile[0x8]; /**< Offset 0x80 (R/W) */
   volatile Cap_prd_csr_cfg_ctrl cfg_ctrl; /**< Offset 0xa0 (R/W) */
   volatile uint32_t cfg_bkp_dbg; /**< Offset 0xa8 (R/W) */
   volatile uint32_t sta_id; /**< Offset 0xac (R) */
   volatile uint32_t axi_attr; /**< Offset 0xb0 (R/W) */
   uint8_t _pad2[0xc];
   volatile Cap_prd_csr_cfg_xoff cfg_xoff; /**< Offset 0xc0 (R/W) */
   volatile Cap_prd_csr_CNT_ma CNT_ma; /**< Offset 0xd0 (R/W) */
   volatile Cap_prd_csr_CNT_ps_resub_pkt CNT_ps_resub_pkt; /**< Offset 0xe0 (R/W) */
   volatile Cap_prd_csr_CNT_ps_resub_phv CNT_ps_resub_phv; /**< Offset 0xf0 (R/W) */
   volatile Cap_prd_csr_CNT_ps_pkt CNT_ps_pkt; /**< Offset 0x100 (R/W) */
   volatile Cap_prd_csr_CNT_phv CNT_phv; /**< Offset 0x110 (R/W) */
   volatile uint32_t CNT_pkt; /**< Offset 0x120 (R/W) */
   volatile uint32_t cfg_spare_dbg; /**< Offset 0x124 (R/W) */
   volatile uint32_t cfg_rdata_mem; /**< Offset 0x128 (R/W) */
   volatile uint32_t sta_rdata_mem; /**< Offset 0x12c (R) */
   volatile uint32_t cfg_pkt_mem; /**< Offset 0x130 (R/W) */
   uint8_t _pad3[0x4];
   volatile Cap_prd_csr_sta_pkt_mem sta_pkt_mem; /**< Offset 0x138 (R) */
   volatile uint32_t cfg_phv_mem; /**< Offset 0x140 (R/W) */
   volatile uint32_t sta_phv_mem; /**< Offset 0x144 (R) */
   volatile uint32_t cfg_lat_mem; /**< Offset 0x148 (R/W) */
   volatile uint32_t sta_lat_mem; /**< Offset 0x14c (R) */
   volatile uint32_t cfg_ffence_mem; /**< Offset 0x150 (R/W) */
   volatile uint32_t sta_ffence_mem; /**< Offset 0x154 (R) */
   volatile uint32_t cfg_dfence_mem; /**< Offset 0x158 (R/W) */
   volatile uint32_t sta_dfence_mem; /**< Offset 0x15c (R) */
   volatile Cap_prd_csr_sta_rcv sta_rcv; /**< Offset 0x160 (R) */
   volatile Cap_prd_csr_sta_rdreq sta_rdreq; /**< Offset 0x170 (R) */
   uint8_t _pad4[0x8];
   volatile Cap_prd_csr_sta_wr sta_wr; /**< Offset 0x180 (R) */
   volatile uint32_t CNT_wr; /**< Offset 0x1a0 (R/W) */
   volatile uint32_t sta_rdrsp; /**< Offset 0x1a4 (R) */
   volatile uint32_t sta_wrrsp; /**< Offset 0x1a8 (R) */
   volatile uint32_t sta_rd; /**< Offset 0x1ac (R) */
   volatile uint32_t sta_wrreq; /**< Offset 0x1b0 (R) */
   volatile uint32_t sta_lpbk; /**< Offset 0x1b4 (R) */
   uint8_t _pad5[0x8];
   volatile Cap_prd_csr_sta_xoff sta_xoff; /**< Offset 0x1c0 (R) */
   volatile uint32_t cfg_debug_ctrl; /**< Offset 0x1d0 (R/W) */
   uint8_t _pad6[0xc];
   volatile Cap_prd_csr_cfg_debug_bus cfg_debug_bus; /**< Offset 0x1e0 (R/W) */
   volatile uint32_t cfg_dhs_dbg_mem; /**< Offset 0x200 (R/W) */
   uint8_t _pad7[0x7c];
   Cap_prd_csr_dhs_dbg_mem dhs_dbg_mem; /**< Offset 0x280 (R/W) */
   volatile uint32_t cfg_fence; /**< Offset 0x300 (R/W) */
   volatile uint32_t CNT_axi_wr; /**< Offset 0x304 (R/W) */
   volatile uint32_t CNT_axi_rd; /**< Offset 0x308 (R/W) */
   uint8_t _pad8[0xf4];
} Cap_prd_csr, *PTR_Cap_prd_csr;

/* Typedef for Group: cap_pr_csr::int_groups                               */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1776 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pr_csr_int_groups, *PTR_Cap_pr_csr_int_groups;

/* Typedef for Group: cap_pr_csr::int_reg1                                 */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1777 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pr_csr_int_reg1, *PTR_Cap_pr_csr_int_reg1;

/* Typedef for Wide Register: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit0  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 10 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit0_1_2; /**< Offset 0x4 (R/W) */
} Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit0,
  *PTR_Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit0;

/* Typedef for Wide Register: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit1  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 16 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit1_1_2; /**< Offset 0x4 (R/W) */
} Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit1,
  *PTR_Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit1;

/* Typedef for Wide Register: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit2  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 22 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit2_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit2_1_2; /**< Offset 0x4 (R/W) */
} Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit2,
  *PTR_Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit2;

/* Typedef for Wide Register: cap_pr_csr::cfg_uid2sidLL_hbm_hash_msk_bit3  */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/design/common/csr_uid2sidLL.csr.pp, line: 28 */
typedef struct {
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit3_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_uid2sidLL_hbm_hash_msk_bit3_1_2; /**< Offset 0x4 (R/W) */
} Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit3,
  *PTR_Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit3;

/* Typedef for Addressmap: cap_pr_csr                                      */
/* Source filename: /home/vsinha/asic1/pen_src_master1/capri/verif/common/csr_gen/pr.gcsr, line: 1781 */
typedef struct {
   Cap_psp_csr psp; /**< Offset 0x0 (R/W) */
   Cap_prd_csr prd; /**< Offset 0x20000 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x20400 (R/W) */
   uint8_t _pad0[0xc];
   Cap_pr_csr_int_groups int_groups; /**< Offset 0x20410 (R/W) */
   Cap_pr_csr_int_reg1 int_reg1; /**< Offset 0x20420 (R/W) */
   volatile uint32_t base; /**< Offset 0x20430 (R/W) */
   volatile uint32_t cfg_uid2sidLL; /**< Offset 0x20434 (R/W) */
   volatile Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit0 cfg_uid2sidLL_hbm_hash_msk_bit0; /**< Offset 0x20438 (R/W) */
   volatile Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit1 cfg_uid2sidLL_hbm_hash_msk_bit1; /**< Offset 0x20440 (R/W) */
   volatile Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit2 cfg_uid2sidLL_hbm_hash_msk_bit2; /**< Offset 0x20448 (R/W) */
   volatile Cap_pr_csr_cfg_uid2sidLL_hbm_hash_msk_bit3 cfg_uid2sidLL_hbm_hash_msk_bit3; /**< Offset 0x20450 (R/W) */
   uint8_t _pad1[0x1fba8];
} Cap_pr_csr, *PTR_Cap_pr_csr;
#endif

#endif
