<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>Z:\russ\private\research\insight\git\hw\impl\smartfusion\capture\synthesis\synlog\mss_capture_fpga_mapper.srr</data>
<title>##### START OF TIMING REPORT #####[</title>
</report_link>
<row>
<data>Clock Name</data>
<data>Req Freq</data>
<data>Est Freq</data>
<data>Slack</data>
</row>
<row>
<data>AdcCap|clkSpi_inferred_clock</data>
<data>100.0 MHz</data>
<data>113.7 MHz</data>
<data>1.203</data>
</row>
<row>
<data>FAB_CLK</data>
<data>40.0 MHz</data>
<data>107.8 MHz</data>
<data>15.721</data>
</row>
<row>
<data>FCLK</data>
<data>40.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
<row>
<data>System</data>
<data>100.0 MHz</data>
<data>201.5 MHz</data>
<data>5.038</data>
</row>
</report_table>
