{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572049599941 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572049599944 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 21:26:39 2019 " "Processing started: Fri Oct 25 21:26:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572049599944 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049599944 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogioDigital -c relogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049599944 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572049600470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572049600470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogioDigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogioDigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelogioDigital-structural " "Found design unit 1: RelogioDigital-structural" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623177 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogioDigital " "Found entity 1: relogioDigital" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarme.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarme.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarme-behavior " "Found design unit 1: alarme-behavior" {  } { { "alarme.vhd" "" { Text "/home/acsa/Documentos/novo/alarme.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623178 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarme " "Found entity 1: alarme" {  } { { "alarme.vhd" "" { Text "/home/acsa/Documentos/novo/alarme.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmAnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alarmAnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alarmAnd-structural " "Found design unit 1: alarmAnd-structural" {  } { { "alarmAnd.vhd" "" { Text "/home/acsa/Documentos/novo/alarmAnd.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623179 ""} { "Info" "ISGN_ENTITY_NAME" "1 alarmAnd " "Found entity 1: alarmAnd" {  } { { "alarmAnd.vhd" "" { Text "/home/acsa/Documentos/novo/alarmAnd.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623179 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogioDigital " "Elaborating entity \"relogioDigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572049623375 ""}
{ "Warning" "WSGN_SEARCH_FILE" "codificador.vhd 2 1 " "Using design file codificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codificador-structural " "Found design unit 1: codificador-structural" {  } { { "codificador.vhd" "" { Text "/home/acsa/Documentos/novo/codificador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623486 ""} { "Info" "ISGN_ENTITY_NAME" "1 codificador " "Found entity 1: codificador" {  } { { "codificador.vhd" "" { Text "/home/acsa/Documentos/novo/codificador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codificador codificador:ct " "Elaborating entity \"codificador\" for hierarchy \"codificador:ct\"" {  } { { "relogioDigital.vhd" "ct" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623487 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux.vhd 2 1 " "Using design file demux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux-structural " "Found design unit 1: demux-structural" {  } { { "demux.vhd" "" { Text "/home/acsa/Documentos/novo/demux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623526 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.vhd" "" { Text "/home/acsa/Documentos/novo/demux.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623526 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux demux:dm " "Elaborating entity \"demux\" for hierarchy \"demux:dm\"" {  } { { "relogioDigital.vhd" "dm" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623527 ""}
{ "Warning" "WSGN_SEARCH_FILE" "demux_1x4.vhd 2 1 " "Using design file demux_1x4.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_1x4-structural " "Found design unit 1: demux_1x4-structural" {  } { { "demux_1x4.vhd" "" { Text "/home/acsa/Documentos/novo/demux_1x4.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623549 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_1x4 " "Found entity 1: demux_1x4" {  } { { "demux_1x4.vhd" "" { Text "/home/acsa/Documentos/novo/demux_1x4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623549 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_1x4 demux:dm\|demux_1x4:d1 " "Elaborating entity \"demux_1x4\" for hierarchy \"demux:dm\|demux_1x4:d1\"" {  } { { "demux.vhd" "d1" { Text "/home/acsa/Documentos/novo/demux.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623550 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrlEnable.vhd 2 1 " "Using design file ctrlEnable.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlEnable-behavior " "Found design unit 1: ctrlEnable-behavior" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623566 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlEnable " "Found entity 1: ctrlEnable" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623566 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlEnable ctrlEnable:ce " "Elaborating entity \"ctrlEnable\" for hierarchy \"ctrlEnable:ce\"" {  } { { "relogioDigital.vhd" "ce" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623567 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "C ctrlEnable.vhd(9) " "VHDL Process Statement warning at ctrlEnable.vhd(9): inferring latch(es) for signal or variable \"C\", which holds its previous value in one or more paths through the process" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1572049623568 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[0\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[0\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623568 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[1\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[1\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623568 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[2\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[2\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623569 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[3\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[3\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623569 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[4\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[4\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623569 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[5\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[5\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623569 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[6\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[6\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623569 "|relogioDigital|ctrlEnable:ce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C\[7\] ctrlEnable.vhd(9) " "Inferred latch for \"C\[7\]\" at ctrlEnable.vhd(9)" {  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049623569 "|relogioDigital|ctrlEnable:ce"}
{ "Warning" "WSGN_SEARCH_FILE" "demux_4x8.vhd 2 1 " "Using design file demux_4x8.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux_4x8-behavior " "Found design unit 1: demux_4x8-behavior" {  } { { "demux_4x8.vhd" "" { Text "/home/acsa/Documentos/novo/demux_4x8.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623573 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux_4x8 " "Found entity 1: demux_4x8" {  } { { "demux_4x8.vhd" "" { Text "/home/acsa/Documentos/novo/demux_4x8.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623573 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_4x8 demux_4x8:dm2_1 " "Elaborating entity \"demux_4x8\" for hierarchy \"demux_4x8:dm2_1\"" {  } { { "relogioDigital.vhd" "dm2_1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623573 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(11) " "VHDL Process Statement warning at demux_4x8.vhd(11): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "/home/acsa/Documentos/novo/demux_4x8.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572049623574 "|relogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E demux_4x8.vhd(15) " "VHDL Process Statement warning at demux_4x8.vhd(15): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "demux_4x8.vhd" "" { Text "/home/acsa/Documentos/novo/demux_4x8.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572049623574 "|relogioDigital|demux_4x8:dm2_1"}
{ "Warning" "WSGN_SEARCH_FILE" "counter_Wbits.vhd 2 1 " "Using design file counter_Wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_Wbits-arch_1 " "Found design unit 1: counter_Wbits-arch_1" {  } { { "counter_Wbits.vhd" "" { Text "/home/acsa/Documentos/novo/counter_Wbits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623579 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_Wbits " "Found entity 1: counter_Wbits" {  } { { "counter_Wbits.vhd" "" { Text "/home/acsa/Documentos/novo/counter_Wbits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623579 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_Wbits counter_Wbits:c1 " "Elaborating entity \"counter_Wbits\" for hierarchy \"counter_Wbits:c1\"" {  } { { "relogioDigital.vhd" "c1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623580 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ctrlCounter.vhd 2 1 " "Using design file ctrlCounter.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrlCounter-behavior " "Found design unit 1: ctrlCounter-behavior" {  } { { "ctrlCounter.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlCounter.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623585 ""} { "Info" "ISGN_ENTITY_NAME" "1 ctrlCounter " "Found entity 1: ctrlCounter" {  } { { "ctrlCounter.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlCounter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623585 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlCounter ctrlCounter:ctrl " "Elaborating entity \"ctrlCounter\" for hierarchy \"ctrlCounter:ctrl\"" {  } { { "relogioDigital.vhd" "ctrl" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623586 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_pp_Wbits.vhd 2 1 " "Using design file reg_pp_Wbits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_pp_Wbits-arch_1 " "Found design unit 1: reg_pp_Wbits-arch_1" {  } { { "reg_pp_Wbits.vhd" "" { Text "/home/acsa/Documentos/novo/reg_pp_Wbits.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623590 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_pp_Wbits " "Found entity 1: reg_pp_Wbits" {  } { { "reg_pp_Wbits.vhd" "" { Text "/home/acsa/Documentos/novo/reg_pp_Wbits.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623590 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pp_Wbits reg_pp_Wbits:r1 " "Elaborating entity \"reg_pp_Wbits\" for hierarchy \"reg_pp_Wbits:r1\"" {  } { { "relogioDigital.vhd" "r1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623591 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multplex.vhd 2 1 " "Using design file multplex.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multplex-behavior " "Found design unit 1: multplex-behavior" {  } { { "multplex.vhd" "" { Text "/home/acsa/Documentos/novo/multplex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623596 ""} { "Info" "ISGN_ENTITY_NAME" "1 multplex " "Found entity 1: multplex" {  } { { "multplex.vhd" "" { Text "/home/acsa/Documentos/novo/multplex.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623596 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multplex multplex:mt1 " "Elaborating entity \"multplex\" for hierarchy \"multplex:mt1\"" {  } { { "relogioDigital.vhd" "mt1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623596 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A multplex.vhd(11) " "VHDL Process Statement warning at multplex.vhd(11): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multplex.vhd" "" { Text "/home/acsa/Documentos/novo/multplex.vhd" 11 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572049623597 "|relogioDigital|multplex:mt1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B multplex.vhd(13) " "VHDL Process Statement warning at multplex.vhd(13): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "multplex.vhd" "" { Text "/home/acsa/Documentos/novo/multplex.vhd" 13 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1572049623597 "|relogioDigital|multplex:mt1"}
{ "Warning" "WSGN_SEARCH_FILE" "decodificador.vhd 2 1 " "Using design file decodificador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-structural " "Found design unit 1: decodificador-structural" {  } { { "decodificador.vhd" "" { Text "/home/acsa/Documentos/novo/decodificador.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623602 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "decodificador.vhd" "" { Text "/home/acsa/Documentos/novo/decodificador.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572049623602 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1572049623602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador decodificador:dc1 " "Elaborating entity \"decodificador\" for hierarchy \"decodificador:dc1\"" {  } { { "relogioDigital.vhd" "dc1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarme alarme:a1 " "Elaborating entity \"alarme\" for hierarchy \"alarme:a1\"" {  } { { "relogioDigital.vhd" "a1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alarmAnd alarmAnd:saida1 " "Elaborating entity \"alarmAnd\" for hierarchy \"alarmAnd:saida1\"" {  } { { "relogioDigital.vhd" "saida1" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049623607 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1572049624712 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrlEnable:ce\|C\[3\] " "Latch ctrlEnable:ce\|C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tc\[0\] " "Ports D and ENA on the latch are fed by the same signal tc\[0\]" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572049624777 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR tc\[0\] " "Ports ENA and CLR on the latch are fed by the same signal tc\[0\]" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572049624777 ""}  } { { "ctrlEnable.vhd" "" { Text "/home/acsa/Documentos/novo/ctrlEnable.vhd" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572049624777 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "H1\[7\] GND " "Pin \"H1\[7\]\" is stuck at GND" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572049624866 "|relogioDigital|H1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "H0\[7\] GND " "Pin \"H0\[7\]\" is stuck at GND" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572049624866 "|relogioDigital|H0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1\[7\] GND " "Pin \"M1\[7\]\" is stuck at GND" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572049624866 "|relogioDigital|M1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M0\[7\] GND " "Pin \"M0\[7\]\" is stuck at GND" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1572049624866 "|relogioDigital|M0[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1572049624866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572049625057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572049625790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572049625790 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "keyb\[9\] " "No output dependent on input pin \"keyb\[9\]\"" {  } { { "relogioDigital.vhd" "" { Text "/home/acsa/Documentos/novo/relogioDigital.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1572049625979 "|relogioDigital|keyb[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1572049625979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572049625980 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572049625980 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572049625980 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572049625980 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1038 " "Peak virtual memory: 1038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572049625991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 21:27:05 2019 " "Processing ended: Fri Oct 25 21:27:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572049625991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572049625991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572049625991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572049625991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1572049627460 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572049627461 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 21:27:06 2019 " "Processing started: Fri Oct 25 21:27:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572049627461 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1572049627461 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off relogioDigital -c relogioDigital " "Command: quartus_fit --read_settings_files=off --write_settings_files=off relogioDigital -c relogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1572049627461 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1572049627519 ""}
{ "Info" "0" "" "Project  = relogioDigital" {  } {  } 0 0 "Project  = relogioDigital" 0 0 "Fitter" 0 0 1572049627521 ""}
{ "Info" "0" "" "Revision = relogioDigital" {  } {  } 0 0 "Revision = relogioDigital" 0 0 "Fitter" 0 0 1572049627521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1572049627746 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1572049627747 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "relogioDigital 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"relogioDigital\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1572049627753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572049627840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1572049627840 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1572049628671 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1572049628705 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1572049628892 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "No exact pin location assignment(s) for 48 pins of 48 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1572049629160 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1572049642219 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 16 global CLKCTRL_G10 " "clock~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1572049642626 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1572049642626 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572049642626 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1572049642630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572049642631 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1572049642632 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1572049642632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1572049642633 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1572049642633 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1572049642633 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1572049642634 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1572049642634 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572049642687 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1572049655863 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogioDigital.sdc " "Synopsys Design Constraints File file not found: 'relogioDigital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1572049655865 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1572049655865 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1572049655883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1572049655884 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1572049655904 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1572049655947 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1572049656217 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572049659137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1572049660085 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1572049663769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572049663770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1572049666010 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "/home/acsa/Documentos/novo/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1572049680539 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1572049680539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1572049684833 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1572049684833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572049684836 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.41 " "Total time spent on timing analysis during the Fitter is 0.41 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1572049689755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572049689842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572049690817 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1572049690817 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1572049693255 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:11 " "Fitter post-fit operations ending: elapsed time is 00:00:11" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1572049700630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2277 " "Peak virtual memory: 2277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572049702799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 21:28:22 2019 " "Processing ended: Fri Oct 25 21:28:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572049702799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572049702799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572049702799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1572049702799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1572049714968 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572049715014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 21:28:34 2019 " "Processing started: Fri Oct 25 21:28:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572049715014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1572049715014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off relogioDigital -c relogioDigital " "Command: quartus_asm --read_settings_files=off --write_settings_files=off relogioDigital -c relogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1572049715015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1572049717280 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1572049731765 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "975 " "Peak virtual memory: 975 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572049733033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 21:28:53 2019 " "Processing ended: Fri Oct 25 21:28:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572049733033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572049733033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572049733033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1572049733033 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1572049733362 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1572049734903 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572049734904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 21:28:54 2019 " "Processing started: Fri Oct 25 21:28:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572049734904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1572049734904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta relogioDigital -c relogioDigital " "Command: quartus_sta relogioDigital -c relogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1572049734904 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1572049735834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1572049736860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1572049736861 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049736964 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049736964 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1572049738077 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "relogioDigital.sdc " "Synopsys Design Constraints File file not found: 'relogioDigital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1572049738104 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049738104 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572049738130 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name tc\[0\] tc\[0\] " "create_clock -period 1.000 -name tc\[0\] tc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1572049738130 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572049738130 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1572049738133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572049738135 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1572049738137 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572049738178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572049738217 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572049738217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.535 " "Worst-case setup slack is -4.535" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.535              -4.535 tc\[0\]  " "   -4.535              -4.535 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738218 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.492             -35.044 clock  " "   -2.492             -35.044 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738218 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049738218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.514 " "Worst-case hold slack is 0.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 clock  " "    0.514               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.495               0.000 tc\[0\]  " "    1.495               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049738220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.534 " "Worst-case recovery slack is -4.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.534              -4.534 tc\[0\]  " "   -4.534              -4.534 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.970             -39.910 clock  " "   -2.970             -39.910 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049738222 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 clock  " "    1.128               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.504               0.000 tc\[0\]  " "    1.504               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049738224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -17.844 clock  " "   -0.724             -17.844 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738225 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 tc\[0\]  " "    0.398               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049738225 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049738225 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572049738280 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572049738368 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572049741143 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572049741299 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572049741302 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572049741302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.663 " "Worst-case setup slack is -4.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.663              -4.663 tc\[0\]  " "   -4.663              -4.663 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.329             -32.342 clock  " "   -2.329             -32.342 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049741303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.533 " "Worst-case hold slack is 0.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 clock  " "    0.533               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.265               0.000 tc\[0\]  " "    1.265               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049741305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.583 " "Worst-case recovery slack is -4.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.583              -4.583 tc\[0\]  " "   -4.583              -4.583 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.823             -37.280 clock  " "   -2.823             -37.280 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049741306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.073 " "Worst-case removal slack is 1.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.073               0.000 clock  " "    1.073               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.194               0.000 tc\[0\]  " "    1.194               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049741308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -17.789 clock  " "   -0.724             -17.789 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.370               0.000 tc\[0\]  " "    0.370               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049741309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049741309 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1572049741325 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1572049741751 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1572049743369 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572049743453 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572049743454 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572049743454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.229 " "Worst-case setup slack is -2.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.229              -2.229 tc\[0\]  " "   -2.229              -2.229 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.367             -18.787 clock  " "   -1.367             -18.787 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clock  " "    0.178               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 tc\[0\]  " "    0.617               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.362 " "Worst-case recovery slack is -2.362" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.362              -2.362 tc\[0\]  " "   -2.362              -2.362 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -6.734 clock  " "   -0.641              -6.734 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.463 " "Worst-case removal slack is 0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 clock  " "    0.463               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 tc\[0\]  " "    0.704               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -1.376 clock  " "   -0.088              -1.376 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.014              -0.035 tc\[0\]  " "   -0.014              -0.035 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743461 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1572049743476 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1572049743708 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1572049743709 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1572049743709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.035 " "Worst-case setup slack is -2.035" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.035              -2.035 tc\[0\]  " "   -2.035              -2.035 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.218             -16.652 clock  " "   -1.218             -16.652 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743710 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.145 " "Worst-case hold slack is 0.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clock  " "    0.145               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 tc\[0\]  " "    0.513               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.137 " "Worst-case recovery slack is -2.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.137              -2.137 tc\[0\]  " "   -2.137              -2.137 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499              -4.972 clock  " "   -0.499              -4.972 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.416 " "Worst-case removal slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 clock  " "    0.416               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.566               0.000 tc\[0\]  " "    0.566               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.091 " "Worst-case minimum pulse width slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -1.418 clock  " "   -0.091              -1.418 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.000               0.000 tc\[0\]  " "    0.000               0.000 tc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1572049743717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1572049743717 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572049746381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1572049746383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1229 " "Peak virtual memory: 1229 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572049746429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 21:29:06 2019 " "Processing ended: Fri Oct 25 21:29:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572049746429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572049746429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572049746429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1572049746429 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1572049748893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572049748895 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 25 21:29:08 2019 " "Processing started: Fri Oct 25 21:29:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572049748895 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572049748895 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off relogioDigital -c relogioDigital " "Command: quartus_eda --read_settings_files=off --write_settings_files=off relogioDigital -c relogioDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1572049748895 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1572049750372 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1572049750433 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "relogioDigital.vo /home/acsa/Documentos/novo/simulation/modelsim/ simulation " "Generated file relogioDigital.vo in folder \"/home/acsa/Documentos/novo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1572049750979 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1151 " "Peak virtual memory: 1151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572049751052 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 25 21:29:11 2019 " "Processing ended: Fri Oct 25 21:29:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572049751052 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572049751052 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572049751052 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572049751052 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus Prime Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1572049751265 ""}
