%%%%%%%%%%%%%%%%%%%%%%%%%%%
% TITLE PAGE INFORMATION %
%%%%%%%%%%%%%%%%%%%%%%%%%%%


\title{Advancing Synthesizable Verilog/SystemVerilog Education with Open-Source Tools and Autograders}

\author{Ethan Sifferman}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
% DECLARATIONS FOR FRONT MATTER %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
\report{Thesis} \degree{Master of Computer Engineering} \degreemonth{June} \degreeyear{2023}
\defensemonth{September}
\defenseyear{2023}

\chair{Assistant Professor Jonathan Balkind}
\othermemberA{Professor Dmitri Strukov}
\othermemberB{Professor Yogananda Isukapalli}
\numberofmembers{3}

\field{Electrical and Computer Engineering}
\campus{Santa Barbara}
