<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6445069 - Electroless Ni/Pd/Au metallization structure for copper interconnect ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_4ff636b3d23669b7103f3b3a3a18b4cd/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_4ff636b3d23669b7103f3b3a3a18b4cd__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Electroless Ni/Pd/Au metallization structure for copper interconnect substrate and method therefor"><meta name="DC.contributor" content="Jamin Ling" scheme="inventor"><meta name="DC.contributor" content="Dave Charles Stepniak" scheme="inventor"><meta name="DC.contributor" content="Flip Chip Technologies, L.L.C." scheme="assignee"><meta name="DC.date" content="2001-1-22" scheme="dateSubmitted"><meta name="DC.description" content="A nickel/palladium/gold metallization stack is formed upon connection pads of integrated circuits at the wafer level through an electroless plating method. The metallization stack can be formed over copper or aluminum interconnect pads; the lower nickel layer bonds securely to the copper or aluminum interconnect pads, while the intermediate palladium layer serves as a diffusion barrier for preventing the nickel from out-diffusing during subsequent thermal cycles. The upper gold layer adheres to the palladium and readily receives a variety of interconnect elements, including gold bumps, gold wire bonds, solder bumps, and nickel bumps. The electroless plating process permits connection pads to be formed using fine geometries, and allows adjacent connection pads to be formed within 5 micrometers of each other."><meta name="DC.date" content="2002-9-3" scheme="issued"><meta name="DC.relation" content="US:4808769" scheme="references"><meta name="DC.relation" content="US:4857671" scheme="references"><meta name="DC.relation" content="US:4970571" scheme="references"><meta name="DC.relation" content="US:5212138" scheme="references"><meta name="DC.relation" content="US:5291374" scheme="references"><meta name="DC.relation" content="US:5380560" scheme="references"><meta name="DC.relation" content="US:5656858" scheme="references"><meta name="DC.relation" content="US:5747881" scheme="references"><meta name="DC.relation" content="US:5766979" scheme="references"><meta name="DC.relation" content="US:5801452" scheme="references"><meta name="DC.relation" content="US:5821627" scheme="references"><meta name="DC.relation" content="US:5906312" scheme="references"><meta name="DC.relation" content="US:5937320" scheme="references"><meta name="DC.relation" content="US:6008543" scheme="references"><meta name="DC.relation" content="US:6040239" scheme="references"><meta name="DC.relation" content="US:6049130" scheme="references"><meta name="DC.relation" content="US:6077723" scheme="references"><meta name="DC.relation" content="US:6091252" scheme="references"><meta name="DC.relation" content="US:6094058" scheme="references"><meta name="DC.relation" content="US:6097087" scheme="references"><meta name="citation_reference" content="HBS Technical Proposal #990505-2.0SH, &quot;HBS Mark II Automatic Electroless Nickel/Immersion Gold Plate Tool,&quot; dated May 1999."><meta name="citation_reference" content="Jang, J.W., et al., Crystallization of Electroless Ni-P Under Bump Metallization Induced by Solder Reaction, Int. Symp. Adv. Pkg. Mat. 1999, pp. 252."><meta name="citation_reference" content="Ostmann, A., et al., Electroless Metal Deposition for Back-End Wafer Processes, Advancing Microelectronics, p. 23."><meta name="citation_reference" content="O&#39;Sullivan, E., et al., Electrolessly deposited diffusion barriers for microelectronics, IBM J.R.&amp;D., vol. 42, No. 5-Electrochemical microfabrication."><meta name="citation_reference" content="O&#39;Sullivan, E., et al., Electrolessly deposited diffusion barriers for microelectronics, IBM J.R.&amp;D., vol. 42, No. 5—Electrochemical microfabrication."><meta name="citation_reference" content="Stepniak, F., Solder Flip ChipsEmploying Electroless Nickel: An Evaluation of Reliability and Cost, Inter. PACK 1997."><meta name="citation_reference" content="Ulrich, R., et al., Thermosonic Gold Wirebonding to Electrolessly-Metallized Copper Bondpads over Benzocyclobutene, Int. Conf. High Density Pkg. and MCMs 1999, pp. 260."><meta name="citation_patent_number" content="US:6445069"><meta name="citation_patent_application_number" content="US:09/766,798"><link rel="canonical" href="http://www.google.com/patents/US6445069"/><meta property="og:url" content="http://www.google.com/patents/US6445069"/><meta name="title" content="Patent US6445069 - Electroless Ni/Pd/Au metallization structure for copper interconnect substrate and method therefor"/><meta name="description" content="A nickel/palladium/gold metallization stack is formed upon connection pads of integrated circuits at the wafer level through an electroless plating method. The metallization stack can be formed over copper or aluminum interconnect pads; the lower nickel layer bonds securely to the copper or aluminum interconnect pads, while the intermediate palladium layer serves as a diffusion barrier for preventing the nickel from out-diffusing during subsequent thermal cycles. The upper gold layer adheres to the palladium and readily receives a variety of interconnect elements, including gold bumps, gold wire bonds, solder bumps, and nickel bumps. The electroless plating process permits connection pads to be formed using fine geometries, and allows adjacent connection pads to be formed within 5 micrometers of each other."/><meta property="og:title" content="Patent US6445069 - Electroless Ni/Pd/Au metallization structure for copper interconnect substrate and method therefor"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("oqbpU9XvKtD9oATcn4LYCQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407464522.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("AUS"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("oqbpU9XvKtD9oATcn4LYCQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407464522.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("AUS"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6445069?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6445069"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=BfJbBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6445069&amp;usg=AFQjCNHa-c7y_Kf58WtqMRUq2SnFe9x5Hg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6445069.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6445069.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20020096765"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6445069"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6445069" style="display:none"><span itemprop="description">A nickel/palladium/gold metallization stack is formed upon connection pads of integrated circuits at the wafer level through an electroless plating method. The metallization stack can be formed over copper or aluminum interconnect pads; the lower nickel layer bonds securely to the copper or aluminum...</span><span itemprop="url">http://www.google.com/patents/US6445069?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6445069 - Electroless Ni/Pd/Au metallization structure for copper interconnect substrate and method therefor</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6445069 - Electroless Ni/Pd/Au metallization structure for copper interconnect substrate and method therefor" title="Patent US6445069 - Electroless Ni/Pd/Au metallization structure for copper interconnect substrate and method therefor"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6445069 B1</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/766,798</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Sep 3, 2002</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Jan 22, 2001</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Jan 22, 2001</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US20020096765">US20020096765</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO2002058144A1">WO2002058144A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09766798, </span><span class="patent-bibdata-value">766798, </span><span class="patent-bibdata-value">US 6445069 B1, </span><span class="patent-bibdata-value">US 6445069B1, </span><span class="patent-bibdata-value">US-B1-6445069, </span><span class="patent-bibdata-value">US6445069 B1, </span><span class="patent-bibdata-value">US6445069B1</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jamin+Ling%22">Jamin Ling</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Dave+Charles+Stepniak%22">Dave Charles Stepniak</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Flip+Chip+Technologies,+L.L.C.%22">Flip Chip Technologies, L.L.C.</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6445069.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6445069.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6445069.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (20),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (7),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (27),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (30),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (16)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6445069&usg=AFQjCNHfieRTrTRL7yLLvUU8zYgmgSRK3A">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6445069&usg=AFQjCNESpPcKQ_-wUPOUf7jZClQPLRgD_A">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6445069B1%26KC%3DB1%26FT%3DD&usg=AFQjCNE27lTfywwxmdxNLXxKhZHglh_gAA">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54975676" lang="EN" load-source="patent-office">Electroless Ni/Pd/Au metallization structure for copper interconnect substrate and method therefor</invention-title></span><br><span class="patent-number">US 6445069 B1</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50373600" lang="EN" load-source="patent-office"> <div class="abstract">A nickel/palladium/gold metallization stack is formed upon connection pads of integrated circuits at the wafer level through an electroless plating method. The metallization stack can be formed over copper or aluminum interconnect pads; the lower nickel layer bonds securely to the copper or aluminum interconnect pads, while the intermediate palladium layer serves as a diffusion barrier for preventing the nickel from out-diffusing during subsequent thermal cycles. The upper gold layer adheres to the palladium and readily receives a variety of interconnect elements, including gold bumps, gold wire bonds, solder bumps, and nickel bumps. The electroless plating process permits connection pads to be formed using fine geometries, and allows adjacent connection pads to be formed within 5 micrometers of each other.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(2)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6445069B1/US06445069-20020903-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6445069B1/US06445069-20020903-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6445069B1/US06445069-20020903-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6445069B1/US06445069-20020903-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(23)</span></span></div><div class="patent-text"><div mxw-id="PCLM8351856" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>We claim: </claim-statement> <div class="claim"> <div num="1" id="US-6445069-B1-CLM-00001" class="claim">
      <div class="claim-text">1. An integrated circuit structure comprising in combination:</div>
      <div class="claim-text">a. a semiconductor wafer having an upper surface, the semiconductor wafer having a plurality of identical die formed therein, each of the identical die having a plurality of semiconductor devices formed therein upon the surface of the semiconductor wafer; </div>
      <div class="claim-text">b. a patterned layer of interconnect metal formed upon the upper surface of the semiconductor wafer for electrically interconnecting the plurality of semiconductor devices formed within each such die, said patterned layer of interconnect metal including connection pads for making electrical connection to circuitry external to the semiconductor wafer; </div>
      <div class="claim-text">c. a patterned layer of nickel plated over each connection pad for mechanically and electrically bonding to the interconnect metal forming such connection pad, the patterned layer of nickel being in direct contact with the underlying connection pads; </div>
      <div class="claim-text">d. a patterned layer of palladium plated over the patterned layer of nickel above each connection pad for preventing the nickel from diffusing outwardly through the palladium during subsequent heating cycles; and </div>
      <div class="claim-text">e. a patterned layer of gold plated over the patterned layer of palladium above each connection pad to facilitate the joinder of such connection pad with a connection element. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6445069-B1-CLM-00002" class="claim">
      <div class="claim-text">2. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein said connection element is a gold bump.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6445069-B1-CLM-00003" class="claim">
      <div class="claim-text">3. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein said connection element is a gold wire bond.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6445069-B1-CLM-00004" class="claim">
      <div class="claim-text">4. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein said connection element is a solder bump.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6445069-B1-CLM-00005" class="claim">
      <div class="claim-text">5. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein said connection element is a nickel bump.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6445069-B1-CLM-00006" class="claim">
      <div class="claim-text">6. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein, upon each of said die, two of said connection pads are disposed within <b>5</b> micrometers of each other.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="7" id="US-6445069-B1-CLM-00007" class="claim">
      <div class="claim-text">7. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein said patterned layer of nickel has a thickness that lies in the range of 0.5 micrometers and 20 micrometers.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6445069-B1-CLM-00008" class="claim">
      <div class="claim-text">8. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein said patterned layer of palladium has a thickness that lies in the range of 0.1 micrometers and 5 micrometers.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6445069-B1-CLM-00009" class="claim">
      <div class="claim-text">9. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein said patterned layer of gold has a thickness that lies in the range of 0.03 micrometers and 2 micrometers.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6445069-B1-CLM-00010" class="claim">
      <div class="claim-text">10. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein said patterned layer of interconnect metal is formed of copper.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6445069-B1-CLM-00011" class="claim">
      <div class="claim-text">11. The integrated circuit structure recited by <claim-ref idref="US-6445069-B1-CLM-00001">claim 1</claim-ref> wherein said patterned layer of interconnect metal is formed of aluminum.</div>
    </div>
    </div> <div class="claim"> <div num="12" id="US-6445069-B1-CLM-00012" class="claim">
      <div class="claim-text">12. A process for forming connection pads on a plurality of integrated circuit die formed in a semiconductor wafer, the semiconductor wafer having an upper surface, each of the integrated circuit die having a plurality of semiconductor devices formed therein upon the surface of the semiconductor wafer, said process including the steps of:</div>
      <div class="claim-text">a. forming a patterned layer of interconnect metal upon the upper surface of the semiconductor wafer for electrically interconnecting the plurality of semiconductor devices formed within each such integrated circuit die, said patterned layer of interconnect metal including connection pads for making electrical connection to circuitry external to the semiconductor wafer; </div>
      <div class="claim-text">b. following step a., forming a patterned layer of nickel by electroless plating over each connection pad for mechanically and electrically bonding to the interconnect metal at each such connection pad, the patterned layer of nickel being in direct contact with the underlying connection pads; </div>
      <div class="claim-text">c. following step b., forming a patterned layer of palladium by electroless plating over the patterned layer of nickel above each connection pad for preventing the nickel from diffusing outwardly through the palladium during subsequent heating cycles; and </div>
      <div class="claim-text">d. following step c., forming a patterned layer of gold by electroless plating over the patterned layer of palladium above each connection pad to facilitate the joinder of such connection pad with a connection element. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6445069-B1-CLM-00013" class="claim">
      <div class="claim-text">13. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> including the further step of joining a gold bump to the patterned layer of gold above at least one of said connection pads.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6445069-B1-CLM-00014" class="claim">
      <div class="claim-text">14. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> including the further step of joining a gold wire bond to the patterned layer of gold above at least one of said connection pads.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="15" id="US-6445069-B1-CLM-00015" class="claim">
      <div class="claim-text">15. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> including the further step of joining a solder bump to the patterned layer of gold above at least one of said connection pads.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6445069-B1-CLM-00016" class="claim">
      <div class="claim-text">16. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> including the further step of joining a nickel bump to the patterned layer of gold above at least one of said connection pads.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6445069-B1-CLM-00017" class="claim">
      <div class="claim-text">17. The process recited by <claim-ref idref="US-6445069-B1-CLM-00013">claim 13</claim-ref> wherein the patterned layer of nickel is plated directly on top of the patterned layer of copper metal at each connection pad.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6445069-B1-CLM-00018" class="claim">
      <div class="claim-text">18. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> wherein, upon each of said integrated circuit die, at least two of the connection pads are formed within 5 micrometers of each other.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="19" id="US-6445069-B1-CLM-00019" class="claim">
      <div class="claim-text">19. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> wherein said step of forming a patterned layer of nickel produces a nickel layer having a thickness that lies in the range of 0.5 micrometers and 20 micrometers.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" id="US-6445069-B1-CLM-00020" class="claim">
      <div class="claim-text">20. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> wherein said step of forming a patterned layer of palladium produces a palladium layer having a thickness that lies in the range of 0.1 micrometers and 5 micrometers.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="21" id="US-6445069-B1-CLM-00021" class="claim">
      <div class="claim-text">21. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> wherein said step of forming a patterned layer of gold produces a gold layer having a thickness that lies in the range of 0.03 micrometers and 2 micrometers.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="22" id="US-6445069-B1-CLM-00022" class="claim">
      <div class="claim-text">22. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> wherein said step of forming a patterned layer of interconnect metal upon the upper surface of the semiconductor wafer for electrically interconnecting the plurality of semiconductor devices includes the step of forming such patterned layer of interconnect metal from the metal copper.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="23" id="US-6445069-B1-CLM-00023" class="claim">
      <div class="claim-text">23. The process recited by <claim-ref idref="US-6445069-B1-CLM-00012">claim 12</claim-ref> wherein said process includes the further step of heating the semiconductor wafer following the step of forming the patterned layer of gold in order to thermal cycle the plurality of semiconductor devices formed within each such integrated circuit die.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53628317" lang="EN" load-source="patent-office" class="description">
    <p>Manufacturers of semiconductor integrated circuits have been experimenting with the use of copper to form the interconnect metallization upon integrated circuits. Copper has much better conductivity than the traditional aluminum metallization that has been used in past years, and improved conductivity is essential to achieve higher speed operation.</p>
    <p>Such integrated circuits typically have a series of electrical connection pads by which the integrated circuit can be electrically joined with other external circuitry. For example, wire bonds have long been used to electrically couple the connection pads of an integrated circuit to the leads of a package, or to a supporting substrate. Solder bumps are also a cost-effective, and convenient, method of electrically coupling integrated circuits to supporting substrates within an electronics system; such solder bumps are often formed on integrated circuit wafers of the type that are used in providing so-called flip chip integrated circuit packages and/or chip scale packages.</p>
    <p>Traditional wire bond and solder bumping methods cannot be used reliably with integrated circuits using copper interconnect metallization. In the case of gold wire bonds, an interaction takes place between the gold of the gold wire bond and the very thin copper layer to which it is bonded, and this interaction degrades the performance and reliability of the copper layer. Likewise, in the case of solder balls, an interaction takes place between the Sn/Pb solder and the very thin copper layer to which the solder is applied, and this interaction similarly degrades the performance and reliability of the copper layer. In addition, solder bumps require a solder diffusion barrier between the solder and the final copper metal of the integrated circuit. Others have proposed the use of nickel to serve as a bridge and barrier between the copper and gold in various applications. However, in many cases, integrated circuit die must be thermal cycled either at the wafer level (i.e., prior to scribing the die), or at the individual die level (after the wafer is scribed and the die are “broken” apart from the wafer), before the integrated circuit is finally assembled. Such thermal cycling steps could include wire bonding, die attachment, and wafer-level bum-in used to detect marginal Ics. In some cases, such thermal cycling is conducted in order to eliminate defects within, and improve the performance of, transistors and other devices formed within such integrated circuits, as by releasing trapped charges from the semiconductor devices (FETs, etc.) that are part of the integrated circuits. The heating associated with such thermal cycling tends to cause the nickel material to diffuse outwardly into the gold wire or solder bump, and such outward diffusion weakens the joint between the gold wire bond, or the solder bump, and the integrated circuit connection pad.</p>
    <p>As is well known, integrated circuits are typically fabricated from semiconductor wafers in which a relatively large number of such identical integrated circuits are fabricated at once. Once the wafer level processing of such semiconductor wafers is complete, the wafers are scribed and broken along the scribe lines to form individual integrated circuit die. Clearly, it is an advantage to perform required processes at the wafer level, rather than at the individual circuit die level, as costs are thereby minimized.</p>
    <p>Accordingly, it is an object of the present invention to provide an integrated circuit structure at the wafer level which makes use of copper interconnect metallization while facilitating the electrical coupling of connection pads of the integrated circuits to supporting substrates or other packaging.</p>
    <p>Another object of the present invention is to provide such an integrated circuit structure using known metal deposition processes in a simple and inexpensive manner.</p>
    <p>Still another object of the present invention is to provide such an integrated circuit structure which is compatible with gold wire bonds, solder bumps, and other common circuit connection methods.</p>
    <p>A further object of the present invention is to provide such an integrated circuit structure capable of permitting relatively tight spacings between adjacent connection pads without compromising the reliability of the integrated circuit.</p>
    <p>Yet another object of the present invention is to provide a process for forming connection pads on a plurality of integrated circuit die formed in semiconductor wafer, wherein the process is compatible with copper interconnect metallization while facilitating the use of gold wire bonds, solder bumps, and other common methods for electrically interconnecting the electrodes of an integrated circuit to a supporting substrate or packaging.</p>
    <p>These and other objects of the present invention will become more apparent to those skilled in the art as the description of the present invention proceeds.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>Briefly described, and in accordance with a preferred embodiment thereof, the present invention relates to an integrated circuit structure that includes a semiconductor wafer having a number of integrated circuit die formed therein, each having a series of semiconductor devices formed therein upon one surface of the semiconductor wafer. A patterned layer of interconnect metal, preferably formed of copper, is formed upon the upper surface of the semiconductor wafer for electrically interconnecting the various semiconductor devices formed within each such die. The patterned interconnect metal layer includes connection pads for making electrical connection to external circuitry. A patterned layer of nickel is plated, preferably by an electroless plating process, over each connection pad for mechanically and electrically bonding to the interconnect metal forming such connection pad. A patterned layer of palladium is then plated, preferably by an electroless plating process, over the previously-applied layer of nickel above each connection pad for preventing the nickel from out-diffusing during subsequent thermal cycling to a patterned gold layer that is applied over the palladium layer. Thereafter, the patterned layer of gold is plated, again preferably by an electroless plating process, over the patterned layer of palladium above each connection pad to facilitate the joinder of such connection pad with a connection element, such as a gold wire bond, solder bump, or the like. The intermediate palladium layer acts as a diffusion barrier, and prevents the underlying nickel from diffusing into the uppermost gold layer.</p>
    <p>The integrated circuit structure described above can be used to form relatively tight geometries, i.e., connection pads can be formed relatively close to each other without jeopardizing the reliability of the resulting integrated circuits. For example, integrated circuit structures made in this manner permit two adjacent connection pads to be disposed within 5 micrometers, or less, of each other.</p>
    <p>In the preferred embodiment of the present invention, the Ni/Pd/Au metallization stack may have a nickel layer thickness ranging between 0.5 micrometers and 20 micrometers; a palladium thickness ranging between 0.1 micrometers and 5 micrometers; and a gold layer thickness ranging between 0.03 micrometers and 2 micrometers.</p>
    <p>Another aspect of the present invention relates to the process for forming such integrated circuit structure, and more particularly, to the process for forming the connection pads on the integrated circuit die during wafer level processing. The process includes the step of forming the patterned layer of interconnect metal upon a surface of the semiconductor wafer for electrically interconnecting the various semiconductor devices formed within each such integrated circuit die, as well as forming connection pads for making electrical connection to circuitry external to the semiconductor wafer. The process includes the step of forming a patterned layer of nickel by electroless plating over each connection pad for mechanically and electrically bonding to the interconnect metal at each such connection pad. Thereafter, the process forms a patterned layer of palladium by electroless plating over the patterned layer of nickel above each connection pad for preventing the nickel from out-diffusing through the palladium during subsequent heating cycles. Preferably, this palladium layer is plated directly onto the nickel layer without any intervening layer. A patterned layer of gold is then formed by electroless plating over the patterned layer of palladium above each connection pad to facilitate the joinder of such connection pad with a connection element, such as a solder bump or wire bond. This process permits connection pads to be disposed relatively closely to each other, e.g., within 5 micrometers of each other. If desired, the process may further include a thermal cycle heating step without causing the nickel layer to out-diffuse into the gold layer.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 is an a cross-sectional schematic view of a triple layer Ni/Pd/Au metal stack formed upon a copper metal interconnect layer on a bond pad of an integrated circuit, along with a gold bump secured thereto, in accordance with the present invention.</p>
    <p>FIG. 2 is a partial top view of a semiconductor wafer illustrating identical integrated circuits formed upon such wafer, and further showing a series of connection pads formed upon each such integrated circuit.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>FIG. 1 shows a cross-sectional view of an integrated circuit structure formed in accordance with the present invention. Semiconductor wafer <b>10</b> (the complete thickness of which is not visible in FIG. 1) is preferably a silicon wafer having an upper surface <b>11</b>. Region <b>26</b> designates a copper interconnect metal region forming a connection pad; while connection pad <b>26</b> is shown as being made of copper, the interconnect metal could also be aluminum. Region <b>26</b> is surrounded by intermetal dielectric layer <b>15</b> which insulates interconnect metal conductors (like copper connection pad <b>26</b>) from each other. A silicon passivation layer <b>13</b> is formed above the upper surface <b>12</b> of intermetal dielectric layer <b>15</b>; as shown, a via or window is formed through silicon passivation layer <b>13</b> above copper connection pad <b>26</b>.</p>
    <p>Referring briefly to FIG. 2, semiconductor wafer <b>10</b> includes a number of identical integrated circuit die formed thereupon, including integrated circuit die <b>14</b>, <b>16</b>, <b>18</b>, <b>20</b>, <b>22</b>, and <b>24</b>. Each of these integrated circuit die have a series of semiconductor devices, such as MOS transistors (not shown), formed therein upon the surface <b>12</b> of semiconductor wafer <b>10</b> to form logic switches or other circuit components of an electronic circuit. Each such semiconductor device has two or more electrodes, or terminals (not shown), that need to be electrically interconnected with another circuit element, such as a power supply conductor, or perhaps the output terminal of a previous switch. In order to make such interconnections, one or more patterned layers of interconnect metal are applied over the upper surface <b>11</b> of semiconductor wafer <b>10</b>; where two or more of such interconnect metal layers are used, an insulating layer, such as an oxide layer, is formed over the lower interconnect layer to insulate the upper interconnect layer therefrom. Through hole vias are formed when necessary to allow the upper interconnect layer to connect with the lower interconnect layer below.</p>
    <p>As mentioned above, the metal interconnect layers have long been formed of aluminum, though copper is now being used to enhance the conductivity, reliability and speed of circuitry, especially for very fine line geometries used in advanced generations of integrated circuit technologies. Each integrated circuit includes a series of connection pads for making electrical connection to circuitry external to the integrated circuit. For example, one such connection pad might be coupled to a source of positive voltage, another might be coupled to ground, another might receive an input control signal, and still another might be an output signal. In FIG. 1, one such connection pad is designated by reference numeral <b>26</b>. Referring to FIG. 2, integrated circuit <b>14</b> includes a number of such connection pads, including two pads <b>28</b> and <b>30</b> that lie adjacent one another. The lowermost portions of such connection pads are initially formed by patterning the interconnect metal layer, which again may be copper, into a series of rectangles, or other shapes, that are not covered by any passivation layer.</p>
    <p>In practicing the present invention, one or more wafers are fabricated through metal interconnect. Passivation layer <b>13</b> covers the interconnect metal, except for the connection pads <b>26</b>, at which the interconnect metal (aluminum or copper) is exposed. A patterned layer of nickel is plated over each such connection pad for mechanically and electrically bonding to the underlying metal forming such connection pad. The plated nickel layer is “patterned” in the sense that it conforms to the pattern of the underlying interconnect metal connection pads. In FIG. 1, this nickel layer is identified by reference numeral <b>32</b> and is applied to a thickness of approximately 1.5 micrometers.</p>
    <p>Nickel layer <b>32</b> is preferably applied using an electroless nickel deposition process at the wafer level. The wafers to be processed are placed into a cassette and cleaned using processes well known to those skilled in the art. The cassette of wafers is thereafter placed into a nickel plating tank and agitated. The plating time in the nickel tank is calculated based upon the targeted Ni thickness and the plating rate; the plating rate is a function of the temperature, pH, and nickel concentration. This plating rate can be determined by recording empirical data for known conditions of the temperature, pH, and nickel concentration of the plating bath. After the nickel layer has been plated to a thickness of approximately 0.5 micrometers, the cassette is removed from the nickel bath, and rinsed. It should be noted that the nickel layer is plated directly on top of the copper connection pads formed by the copper metal interconnect, without the need for any intervening layer of titanium or other material. Preferably, the thickness of the plated nickel layer ranges between 0.5 micrometers and 20 micrometers.</p>
    <p>Following the creation of the nickel layer over the copper connection pads, the wafers are ready for plating of the palladium layer. In FIG. 1, this palladium layer is identified by reference numeral <b>34</b> and is applied to a thickness of approximately 0.1 to 5 micrometers. Palladium layer <b>34</b> is preferably applied using an electroless deposition process at the wafer level. The wafers resulting from the nickel plating process described above are thereafter plated with Palladium by placing the wafer cassette into a tank containing a Palladium plating bath. Plating time in the Palladium tank is dependent upon the plating rate and the targeted Palladium thickness; this plating rate is a function of the temperature, pH and palladium concentration., and can be determined by recording empirical data for known conditions of the temperature, pH, and palladium concentration of the plating bath. The thickness of the plated layer of palladium preferably ranges between 0.1 micrometers and 5 micrometers.</p>
    <p>Upon removal from the Palladium tank, the cassette is moved to the rinse tank to rinse away any remaining palladium bath solution. The resulting wafers now have a layer of palladium patterned according to the underlying pattern of nickel above each connection pad. As mentioned above, this palladium layer helps to prevent the nickel from diffusing outwardly into the gold during subsequent heating cycles.</p>
    <p>The cassette containing the wafers is then placed into a tank containing a Gold plating bath, and is manually agitated for 12 minutes. The plated gold layer preferably has a thickness ranging between 0.03 micrometers and 2 micrometers.</p>
    <p>At this point, the wafers have a patterned layer of gold plated over the patterned layer of palladium above each connection pad to facilitate the joinder of such connection pad with a connection element, such as a gold wire bond, solder ball, gold bump, nickel bump, etc. Referring to FIG. 1, this gold layer is identified by reference numeral <b>36</b>. Upon removal from the Gold plating bath tank, the cassette is moved to the rinse tank to rinse off any remaining plating bath with cold rinse water. Finally, the resulting wafers are inspected for plating quality.</p>
    <p>Because the triple metal stack of nickel, palladium, and gold can be plated over the copper connection pads so precisely in accordance with the method described above, the connection pads can be disposed within 5 micrometers of each other without imposing any process limitations. This allows the connection pads to be placed on a relatively small pitch, thereby facilitating the formation of a large number of connection pads on each integrated circuit die.</p>
    <p>The process of the present invention includes the steps of forming such a triple metal stack above each connection pad, first by forming a patterned layer of nickel by electroless plating over each connection pad, then forming a patterned layer of palladium by electroless plating over the patterned layer of nickel, and finally forming a patterned layer of gold by electroless plating over the patterned layer of palladium.</p>
    <p>Those skilled in the art will now appreciate that an improved integrated circuit structure has been described which is compatible with both copper and aluminum interconnect metal, and which facilitates the attachment of the integrated circuit connection pads to external circuitry a wide variety of attachment technologies, including gold wire bonds, solder bumps, gold bumps and nickel bumps, and without risk of the nickel layer out-diffusing into the upper gold layer during subsequent heat cycling. For example, within FIG. 1, a gold bump or ball <b>38</b> has been affixed to gold layer <b>36</b> atop connection pad <b>26</b> to facilitate the joinder of such connection pad to a supporting substrate or package. The described electroless plating technique can be practiced at the wafer level, is relatively simple, yet precise, allowing small pitch geometries for tight placement of the connection pads. Moreover, connection pads provided with the aforementioned plated triple metal stack have been found to permit the use of temporary test probes for testing purposes prior to final packaging, but without harm to the connection pads. Those skilled in the art will also appreciate that an improved process has been described for providing such connection pads .</p>
    <p>While the present invention has been described with respect to preferred embodiments thereof, such description is for illustrative purposes only, and is not to be construed as limiting the scope of the invention. Various modifications and changes may be made to the described embodiments by those skilled in the art without departing from the true spirit and scope of the invention as defined by the appended claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4808769">US4808769</a></td><td class="patent-data-table-td patent-date-value">Sep 25, 1987</td><td class="patent-data-table-td patent-date-value">Feb 28, 1989</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Film carrier and bonding method using the film carrier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4857671">US4857671</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 1988</td><td class="patent-data-table-td patent-date-value">Aug 15, 1989</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Film carrier and bonding method using the film carrier</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4970571">US4970571</a></td><td class="patent-data-table-td patent-date-value">Sep 23, 1988</td><td class="patent-data-table-td patent-date-value">Nov 13, 1990</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Bump and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5212138">US5212138</a></td><td class="patent-data-table-td patent-date-value">Sep 23, 1991</td><td class="patent-data-table-td patent-date-value">May 18, 1993</td><td class="patent-data-table-td ">Applied Electroless Concepts Inc.</td><td class="patent-data-table-td ">Printed circuit boards</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5291374">US5291374</a></td><td class="patent-data-table-td patent-date-value">Dec 17, 1991</td><td class="patent-data-table-td patent-date-value">Mar 1, 1994</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device having an opening and method of manufacturing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5380560">US5380560</a></td><td class="patent-data-table-td patent-date-value">Jul 28, 1992</td><td class="patent-data-table-td patent-date-value">Jan 10, 1995</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Palladium sulfate solution for the selective seeding of the metal interconnections on polyimide dielectrics for electroless metal deposition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5656858">US5656858</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 1995</td><td class="patent-data-table-td patent-date-value">Aug 12, 1997</td><td class="patent-data-table-td ">Nippondenso Co., Ltd.</td><td class="patent-data-table-td ">Semiconductor device with bump structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5747881">US5747881</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 30, 1996</td><td class="patent-data-table-td patent-date-value">May 5, 1998</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device, method of fabricating the same and copper leads</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5766979">US5766979</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 8, 1996</td><td class="patent-data-table-td patent-date-value">Jun 16, 1998</td><td class="patent-data-table-td ">W. L. Gore &amp; Associates, Inc.</td><td class="patent-data-table-td ">Wafer level contact sheet and method of assembly</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5801452">US5801452</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 25, 1996</td><td class="patent-data-table-td patent-date-value">Sep 1, 1998</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Multi chip module including semiconductor wafer or dice, interconnect substrate, and alignment member</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5821627">US5821627</a></td><td class="patent-data-table-td patent-date-value">Nov 5, 1997</td><td class="patent-data-table-td patent-date-value">Oct 13, 1998</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Substrate, wiring layer, bump-like bonding means on wiring layer comprising gold and aluminum</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5906312">US5906312</a></td><td class="patent-data-table-td patent-date-value">Nov 10, 1995</td><td class="patent-data-table-td patent-date-value">May 25, 1999</td><td class="patent-data-table-td ">Franunhofer-Gesellschaft Zur Foerde-Rung Der Angwandten Forschung E.V.</td><td class="patent-data-table-td ">Solder bump for flip chip assembly and method of its fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5937320">US5937320</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 8, 1998</td><td class="patent-data-table-td patent-date-value">Aug 10, 1999</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Barrier layers for electroplated SnPb eutectic solder joints</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6008543">US6008543</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 5, 1996</td><td class="patent-data-table-td patent-date-value">Dec 28, 1999</td><td class="patent-data-table-td ">Sony Corporation</td><td class="patent-data-table-td ">Conductive bumps on pads for flip chip application</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6040239">US6040239</a></td><td class="patent-data-table-td patent-date-value">Aug 22, 1997</td><td class="patent-data-table-td patent-date-value">Mar 21, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Non-oxidizing touch contact interconnect for semiconductor test systems and method of fabrication</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6049130">US6049130</a></td><td class="patent-data-table-td patent-date-value">May 9, 1997</td><td class="patent-data-table-td patent-date-value">Apr 11, 2000</td><td class="patent-data-table-td ">Kabushiki Kaisha Toshiba</td><td class="patent-data-table-td ">Semiconductor device using gold bumps and copper leads as bonding elements</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6077723">US6077723</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 1, 1998</td><td class="patent-data-table-td patent-date-value">Jun 20, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method for fabricating a multi chip module with alignment member</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6091252">US6091252</a></td><td class="patent-data-table-td patent-date-value">May 14, 1999</td><td class="patent-data-table-td patent-date-value">Jul 18, 2000</td><td class="patent-data-table-td ">Micron Technolopgy, Inc.</td><td class="patent-data-table-td ">Method, apparatus and system for testing bumped semiconductor components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6094058">US6094058</a></td><td class="patent-data-table-td patent-date-value">Oct 14, 1997</td><td class="patent-data-table-td patent-date-value">Jul 25, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Temporary semiconductor package having dense array external contacts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6097087">US6097087</a></td><td class="patent-data-table-td patent-date-value">Oct 31, 1997</td><td class="patent-data-table-td patent-date-value">Aug 1, 2000</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Semiconductor package including flex circuit, interconnects and dense array external contacts</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">HBS Technical Proposal #990505-2.0SH, "<a href='http://scholar.google.com/scholar?q="HBS+Mark+II+Automatic+Electroless+Nickel%2FImmersion+Gold+Plate+Tool%2C"'>HBS Mark II Automatic Electroless Nickel/Immersion Gold Plate Tool,</a>" dated May 1999.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Jang, J.W., et al., Crystallization of Electroless Ni-P Under Bump Metallization Induced by Solder Reaction, Int. Symp. Adv. Pkg. Mat. 1999, pp. 252.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ostmann, A., et al., Electroless Metal Deposition for Back-End Wafer Processes, Advancing Microelectronics, p. 23.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">O'Sullivan, E., et al., Electrolessly deposited diffusion barriers for microelectronics, IBM J.R.&amp;D., vol. 42, No. 5-Electrochemical microfabrication.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">O'Sullivan, E., et al., Electrolessly deposited diffusion barriers for microelectronics, IBM J.R.&amp;D., vol. 42, No. 5—Electrochemical microfabrication.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Stepniak, F., Solder Flip ChipsEmploying Electroless Nickel: An Evaluation of Reliability and Cost, Inter. PACK 1997.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Ulrich, R., et al., Thermosonic Gold Wirebonding to Electrolessly-Metallized Copper Bondpads over Benzocyclobutene, Int. Conf. High Density Pkg. and MCMs 1999, pp. 260.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6756687">US6756687</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 5, 2003</td><td class="patent-data-table-td patent-date-value">Jun 29, 2004</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Interfacial strengthening for electroless nickel immersion gold substrates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6800555">US6800555</a></td><td class="patent-data-table-td patent-date-value">Mar 23, 2001</td><td class="patent-data-table-td patent-date-value">Oct 5, 2004</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Wire bonding process for copper-metallized integrated circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6841874">US6841874</a></td><td class="patent-data-table-td patent-date-value">Nov 1, 2002</td><td class="patent-data-table-td patent-date-value">Jan 11, 2005</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Wafer-level chip-scale package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6987319">US6987319</a></td><td class="patent-data-table-td patent-date-value">Dec 6, 2004</td><td class="patent-data-table-td patent-date-value">Jan 17, 2006</td><td class="patent-data-table-td ">Amkor Technology, Inc.</td><td class="patent-data-table-td ">Wafer-level chip-scale package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6992397">US6992397</a></td><td class="patent-data-table-td patent-date-value">Feb 9, 2004</td><td class="patent-data-table-td patent-date-value">Jan 31, 2006</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">comprises ball grid array composed of doped eutectic lead/tin solder composition; mixing phosphorus residue prevents degradation of the solder/under bump metallization bond&#39; printed circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7091616">US7091616</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 2002</td><td class="patent-data-table-td patent-date-value">Aug 15, 2006</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device having a leading wiring layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7232747">US7232747</a></td><td class="patent-data-table-td patent-date-value">Aug 26, 2004</td><td class="patent-data-table-td patent-date-value">Jun 19, 2007</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Method of wafer bumping for enabling a stitch wire bond in the absence of discrete bump formation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7309647">US7309647</a></td><td class="patent-data-table-td patent-date-value">Jun 29, 2005</td><td class="patent-data-table-td patent-date-value">Dec 18, 2007</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Method of mounting an electroless nickel immersion gold flip chip package</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7445958">US7445958</a></td><td class="patent-data-table-td patent-date-value">Jun 26, 2006</td><td class="patent-data-table-td patent-date-value">Nov 4, 2008</td><td class="patent-data-table-td ">Sharp Kabushiki Kaisha</td><td class="patent-data-table-td ">Semiconductor device having a leading wiring layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7514350">US7514350</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 1, 2004</td><td class="patent-data-table-td patent-date-value">Apr 7, 2009</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">Electronic device and method of manufacturing the same, circuit board, and electronic instrument</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8058163">US8058163</a></td><td class="patent-data-table-td patent-date-value">Aug 6, 2009</td><td class="patent-data-table-td patent-date-value">Nov 15, 2011</td><td class="patent-data-table-td ">Flipchip International, Llc</td><td class="patent-data-table-td ">Enhanced reliability for semiconductor devices using dielectric encasement</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8159056">US8159056</a></td><td class="patent-data-table-td patent-date-value">Jan 15, 2008</td><td class="patent-data-table-td patent-date-value">Apr 17, 2012</td><td class="patent-data-table-td ">Rf Micro Devices, Inc.</td><td class="patent-data-table-td ">Package for an electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8242378">US8242378</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 21, 2007</td><td class="patent-data-table-td patent-date-value">Aug 14, 2012</td><td class="patent-data-table-td ">Agere Systems Inc.</td><td class="patent-data-table-td ">Soldering method and related device for improved resistance to brittle fracture with an intermetallic compound region coupling a solder mass to an Ni layer which has a low concentration of P, wherein the amount of P in the underlying Ni layer is controlled as a function of the expected volume of the solder mass</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8394713">US8394713</a></td><td class="patent-data-table-td patent-date-value">Feb 12, 2010</td><td class="patent-data-table-td patent-date-value">Mar 12, 2013</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">Method of improving adhesion of bond pad over pad metallization with a neighboring passivation layer by depositing a palladium layer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8505199">US8505199</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 2008</td><td class="patent-data-table-td patent-date-value">Aug 13, 2013</td><td class="patent-data-table-td ">Tessera, Inc.</td><td class="patent-data-table-td ">Method of fabricating an interconnection element having conductive posts</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8636912">US8636912</a></td><td class="patent-data-table-td patent-date-value">Feb 20, 2012</td><td class="patent-data-table-td patent-date-value">Jan 28, 2014</td><td class="patent-data-table-td ">Rf Micro Devices, Inc.</td><td class="patent-data-table-td ">Package for an electronic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8729395">US8729395</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 15, 2012</td><td class="patent-data-table-td patent-date-value">May 20, 2014</td><td class="patent-data-table-td ">Samsung Electro-Mechanics Co., Ltd.</td><td class="patent-data-table-td ">Wire bonding joint structure of joint pad, and method for preparing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8753983">US8753983</a></td><td class="patent-data-table-td patent-date-value">Jan 7, 2010</td><td class="patent-data-table-td patent-date-value">Jun 17, 2014</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">Die bonding a semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20100243300">US20100243300</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 21, 2007</td><td class="patent-data-table-td patent-date-value">Sep 30, 2010</td><td class="patent-data-table-td ">Ahmed Amin</td><td class="patent-data-table-td ">Soldering Method and Related Device for Improved Resistance to Brittle Fracture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20110200842">US20110200842</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 1, 2009</td><td class="patent-data-table-td patent-date-value">Aug 18, 2011</td><td class="patent-data-table-td ">Atotech Deutschland Gmbh</td><td class="patent-data-table-td ">Stress-reduced ni-p/pd stacks for bondable wafer surfaces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US20130000966">US20130000966</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 15, 2012</td><td class="patent-data-table-td patent-date-value">Jan 3, 2013</td><td class="patent-data-table-td ">Samsung Electro-Mechanics Co., Ltd.</td><td class="patent-data-table-td ">Wire bonding joint structure of joint pad, and method for preparing the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101809735B?cl=en">CN101809735B</a></td><td class="patent-data-table-td patent-date-value">Aug 15, 2008</td><td class="patent-data-table-td patent-date-value">Jun 20, 2012</td><td class="patent-data-table-td ">泰塞拉公司</td><td class="patent-data-table-td ">Interconnection element with posts formed by plating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP2177646A1?cl=en">EP2177646A1</a></td><td class="patent-data-table-td patent-date-value">Oct 17, 2008</td><td class="patent-data-table-td patent-date-value">Apr 21, 2010</td><td class="patent-data-table-td ">Atotech Deutschland Gmbh</td><td class="patent-data-table-td ">Stress-reduced Ni-P/Pd stacks for bondable wafer surfaces</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP2535929A1?cl=en">EP2535929A1</a></td><td class="patent-data-table-td patent-date-value">Jun 14, 2011</td><td class="patent-data-table-td patent-date-value">Dec 19, 2012</td><td class="patent-data-table-td ">Atotech Deutschland GmbH</td><td class="patent-data-table-td ">Wire bondable surface for microelectronic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2009023283A2?cl=en">WO2009023283A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 15, 2008</td><td class="patent-data-table-td patent-date-value">Feb 19, 2009</td><td class="patent-data-table-td ">Tessera Inc</td><td class="patent-data-table-td ">Interconnection element with posts formed by plating</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2011100021A2?cl=en">WO2011100021A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 9, 2010</td><td class="patent-data-table-td patent-date-value">Aug 18, 2011</td><td class="patent-data-table-td ">Freescale Semiconductor, Inc.</td><td class="patent-data-table-td ">Bond pad with multiple layer over pad metallization and method of formation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO2012171727A1?cl=en">WO2012171727A1</a></td><td class="patent-data-table-td patent-date-value">May 9, 2012</td><td class="patent-data-table-td patent-date-value">Dec 20, 2012</td><td class="patent-data-table-td ">Atotech Deutschland Gmbh</td><td class="patent-data-table-td ">Wire bondable surface for microelectronic devices</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S738000">257/738</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE23021">257/E23.021</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257S762000">257/762</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21508">257/E21.508</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc257/defs257.htm&usg=AFQjCNFqafCNYyrW_zaE6b2_YRYFY2WCHQ#C257SE21174">257/E21.174</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021288000">H01L21/288</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0021600000">H01L21/60</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H01L0023485000">H01L23/485</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01082">H01L2924/01082</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/11">H01L24/11</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/13155">H01L2224/13155</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/13144">H01L2224/13144</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01078">H01L2924/01078</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/14">H01L2924/14</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01079">H01L2924/01079</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01022">H01L2924/01022</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L21/288">H01L21/288</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2224/131">H01L2224/131</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01013">H01L2924/01013</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01046">H01L2924/01046</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01029">H01L2924/01029</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L24/13">H01L24/13</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01033">H01L2924/01033</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01005">H01L2924/01005</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/01006">H01L2924/01006</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/014">H01L2924/014</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=BfJbBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H01L2924/00013">H01L2924/00013</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H01L24/11</span>, <span class="nested-value">H01L24/10</span>, <span class="nested-value">H01L21/288</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Apr 1, 2014</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20140127</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 6, 2014</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 27, 2013</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 10-11, 17 AND 22 ARE CANCELLED.CLAIMS 1 AND 12 ARE DETERMINED TO BE PATENTABLE AS AMENDED.CLAIMS 2-9, 13-16, 18-21 AND 23, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE.NEW CLAIMS 24-35 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 3, 2012</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20120522</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 10, 2011</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:FLIPCHIP INTERNATIONAL, LLC;REEL/FRAME:027212/0515</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">WELLS FARGO BANK, NATIONAL ASSOCIATION, ARIZONA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20111024</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 29, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 26, 2009</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FLIPCHIP INTERNATIONAL LLC, ARIZONA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE BY SECURED PARTY;ASSIGNOR:CAPITALSOURCE FINANCE LLC;REEL/FRAME:023134/0869</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090821</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 10, 2006</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 8, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CAPITALSOURCE FINANCE LLC, MARYLAND</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ACK OF INTEL. PROP. COLLATERAL LIEN;ASSIGNOR:FLIPCHIP INTERNATIONAL, LLC;REEL/FRAME:017207/0305</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20051013</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 1, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CAPITALSOURCE FINANCE LLC, MARYLAND</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ACK OF INTEL. PROP. COLLATERAL LIEN;ASSIGNOR:FLIPCHIP INTERNATIONAL, LLC;REEL/FRAME:017186/0714</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20051013</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 13, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">WELLS FARGO BANK, NATIONAL ASSOCIATION, ARIZONA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:FLIPCHIP INTERNATIONAL, LLC;REEL/FRAME:016630/0850</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20051012</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 10, 2005</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FLIPCHIP INTERNATIONAL, LLC, ARIZONA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">RELEASE OF SECURITY INTEREST;ASSIGNOR:KULICKE AND SOFFA INDUSTRIES, INC.;REEL/FRAME:016630/0226</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20050909</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 27, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FLIPCHIP INTERNATIONAL, LLC, ARIZONA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF ADDRESS;ASSIGNOR:FLIPCHIP INTERNATIONAL, LLC;REEL/FRAME:015293/0274</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040101</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FLIPCHIP INTERNATIONAL, LLC 3701 E. UNIVERSITY DR.</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF ADDRESS;ASSIGNOR:FLIPCHIP INTERNATIONAL, LLC /AR;REEL/FRAME:015293/0274</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 1, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KULICKE &amp; SOFFA INDUSTRIES, INC., PENNSYLVANIA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:FLIPCHIP INTERNATIONAL LLC;REEL/FRAME:015017/0171</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040206</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">KULICKE &amp; SOFFA INDUSTRIES, INC. 2101 BLAIR ROAD R</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">SECURITY AGREEMENT;ASSIGNOR:FLIPCHIP INTERNATIONAL LLC /AR;REEL/FRAME:015017/0171</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 19, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FLIPCHIP INTERNATIONAL, LLC, ARIZONA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FLIP CHIP TECHNOLOGIES, LLC;REEL/FRAME:014990/0037</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20040206</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FLIPCHIP INTERNATIONAL, LLC 2448 NORTH ROSE STREET</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FLIP CHIP TECHNOLOGIES, LLC /AR;REEL/FRAME:014990/0037</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 22, 2001</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FLIP CHIP TECHNOLOGIES, L.L.C., ARIZONA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LING, JAMIN;STEPNIAK, DAVE CHARLES;REEL/FRAME:011530/0169</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20010117</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">FLIP CHIP TECHNOLOGIES, L.L.C. 3701 EAST UNIVERSIT</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:LING, JAMIN /AR;REEL/FRAME:011530/0169</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_4ff636b3d23669b7103f3b3a3a18b4cd.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U35N6ExEHmrQmSk1IpTGy3xmR1EJQ\u0026id=BfJbBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1IbFKwbqRxaxu0mZmz1kIMr3OptQ\u0026id=BfJbBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3FzZlDojiqyJEIZ09M1Ky82ZVgzQ","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Electroless_Ni_Pd_Au_metallization_struc.pdf?id=BfJbBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2AKSg0D3auMBUq98LPsZZJAb4ZgA"},"sample_url":"http://www.google.com/patents/reader?id=BfJbBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>