==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'aes_new.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1048 ; free virtual = 20606
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1048 ; free virtual = 20606
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1047 ; free virtual = 20605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'invShiftRow' into 'invShiftRows' (aes_new.cpp:517) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxInvert' into 'invSubBytes' (aes_new.cpp:509) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invRound' (aes_new.cpp:589) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invRound' (aes_new.cpp:590) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invMain' (aes_new.cpp:601) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_invRound' into 'aes_invMain' (aes_new.cpp:606) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invMain' (aes_new.cpp:611) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1046 ; free virtual = 20604
INFO: [XFORM 203-102] Automatically partitioning small array 'column' (aes_new.cpp:537) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'cpy' (aes_new.cpp:561) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'column' (aes_new.cpp:537) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cpy' (aes_new.cpp:561) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'invShiftRow' into 'invShiftRows' (aes_new.cpp:517) automatically.
INFO: [XFORM 203-602] Inlining function 'getSBoxInvert' into 'invSubBytes' (aes_new.cpp:509) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invRound' (aes_new.cpp:589) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invRound' (aes_new.cpp:590) automatically.
INFO: [XFORM 203-602] Inlining function 'addRoundKey' into 'aes_invMain' (aes_new.cpp:601) automatically.
INFO: [XFORM 203-602] Inlining function 'aes_invRound' into 'aes_invMain' (aes_new.cpp:606) automatically.
INFO: [XFORM 203-602] Inlining function 'invSubBytes' into 'aes_invMain' (aes_new.cpp:611) automatically.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 3 for loop 'Loop-0-0' in function 'invShiftRows'.
INFO: [XFORM 203-11] Balancing expressions in function 'invMixColumn' (aes_new.cpp:559)...12 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 1027 ; free virtual = 20586
WARNING: [XFORM 203-631] Renaming function 'galois_multiplication' to 'galois_multiplicatio' (aes_new.cpp:308:36)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:529:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:530:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:554:13)
INFO: [HLS 200-472] Inferring partial write operation for 'roundKey' (aes_new.cpp:391:13)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:300:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:509:20)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:300:9)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:509:20)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (aes_new.cpp:300:9)
INFO: [HLS 200-472] Inferring partial write operation for 'block' (aes_new.cpp:675:17)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (aes_new.cpp:689:17)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.148 ; gain = 530.125 ; free physical = 969 ; free virtual = 20528
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'dut' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'createRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.7 seconds; current allocated memory: 183.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 183.841 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 184.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'galois_multiplicatio' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 184.128 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 184.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'invMixColumn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 184.428 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 184.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
