verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/80cc/hdl/verilog" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/22b9/hdl/verilog" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/ec67/hdl" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/6dcf" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_0/sim/bd_f519_one_0.v" \

sv xil_defaultlib --include "/tools/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/80cc/hdl/verilog" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/22b9/hdl/verilog" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/ec67/hdl" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/6dcf" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_2/sim/bd_f519_s00mmu_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_3/sim/bd_f519_s00tr_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_4/sim/bd_f519_s00sic_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_5/sim/bd_f519_s00a2s_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_6/sim/bd_f519_sarn_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_7/sim/bd_f519_srn_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_8/sim/bd_f519_sawn_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_9/sim/bd_f519_swn_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_10/sim/bd_f519_sbn_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_11/sim/bd_f519_m00s2a_0.sv" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/ip/ip_12/sim/bd_f519_m00e_0.sv" \

verilog xil_defaultlib --include "/tools/Xilinx/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/80cc/hdl/verilog" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/22b9/hdl/verilog" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/ec67/hdl" --include "../../../../nexys_a7.gen/sources_1/bd/top_level/ipshared/6dcf" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/bd_0/sim/bd_f519.v" \
"../../../bd/top_level/ip/top_level_smartconnect_0_0/sim/top_level_smartconnect_0_0.v" \
"../../../bd/top_level/ip/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/top_level/ip/top_level_clk_wiz_0_0/top_level_clk_wiz_0_0.v" \
"../../../bd/top_level/ip/top_level_axi_uart_bridge_0_0/sim/top_level_axi_uart_bridge_0_0.v" \
"../../../bd/top_level/sim/top_level.v" \

verilog xil_defaultlib "glbl.v"

nosort
