Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Jul 11 13:12:52 2017
| Host         : DESKTOP-8A998EI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file gps_timing_summary_routed.rpt -rpx gps_timing_summary_routed.rpx
| Design       : gps
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.688        0.000                      0                  136        0.176        0.000                      0                  136        2.000        0.000                       0                    87  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_200M  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_200M            0.688        0.000                      0                  136        0.176        0.000                      0                  136        2.000        0.000                       0                    87  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_200M
  To Clock:  clk_200M

Setup :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.176ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/spi_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.905ns (22.320%)  route 3.150ns (77.680%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 8.848 - 5.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.588     4.238    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.348     4.586 f  select1_reg/Q
                         net (fo=13, routed)          2.057     6.642    SPI_0/spi_clk_d_TRI
    SLICE_X0Y113         LUT2 (Prop_lut2_I0_O)        0.242     6.884 r  SPI_0/spi_clk_i_6/O
                         net (fo=1, routed)           0.552     7.436    SPI_0/spi_clk_i_6_n_0
    SLICE_X0Y113         LUT6 (Prop_lut6_I0_O)        0.105     7.541 r  SPI_0/spi_clk_i_5/O
                         net (fo=1, routed)           0.228     7.769    SPI_0/spi_clk_i_5_n_0
    SLICE_X3Y113         LUT5 (Prop_lut5_I4_O)        0.105     7.874 r  SPI_0/spi_clk_i_3/O
                         net (fo=1, routed)           0.313     8.188    SPI_0/spi_clk_i_3_n_0
    SLICE_X3Y113         LUT6 (Prop_lut6_I3_O)        0.105     8.293 r  SPI_0/spi_clk_i_1/O
                         net (fo=1, routed)           0.000     8.293    SPI_0/spi_clk_i_1_n_0
    SLICE_X3Y113         FDCE                                         r  SPI_0/spi_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.329     8.848    SPI_0/clk_200M_BUFG
    SLICE_X3Y113         FDCE                                         r  SPI_0/spi_clk_reg/C
                         clock pessimism              0.138     8.986    
                         clock uncertainty           -0.035     8.950    
    SLICE_X3Y113         FDCE (Setup_fdce_C_D)        0.030     8.980    SPI_0/spi_clk_reg
  -------------------------------------------------------------------
                         required time                          8.980    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (required time - arrival time)
  Source:                 add_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/spi_mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        4.284ns  (logic 1.396ns (32.586%)  route 2.888ns (67.414%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 8.846 - 5.000 ) 
    Source Clock Delay      (SCD):    4.082ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.432     4.082    clk_200M_BUFG
    SLICE_X4Y116         FDCE                                         r  add_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDCE (Prop_fdce_C_Q)         0.348     4.430 r  add_reg[1]/Q
                         net (fo=21, routed)          0.799     5.229    rom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X4Y115         LUT4 (Prop_lut4_I1_O)        0.255     5.484 r  rom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7/O
                         net (fo=1, routed)           0.491     5.975    rom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_7_n_0
    SLICE_X4Y115         LUT5 (Prop_lut5_I0_O)        0.268     6.243 r  rom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=2, routed)           0.240     6.483    rom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X6Y115         LUT4 (Prop_lut4_I3_O)        0.105     6.588 r  rom_0/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           0.463     7.051    SPI_0/spo[0]
    SLICE_X7Y114         LUT6 (Prop_lut6_I3_O)        0.105     7.156 r  SPI_0/spi_mosi_i_9/O
                         net (fo=1, routed)           0.452     7.608    SPI_0/spi_mosi_i_9_n_0
    SLICE_X6Y114         LUT6 (Prop_lut6_I0_O)        0.105     7.713 r  SPI_0/spi_mosi_i_6/O
                         net (fo=1, routed)           0.330     8.043    SPI_0/spi_mosi_i_6_n_0
    SLICE_X5Y113         LUT5 (Prop_lut5_I4_O)        0.105     8.148 r  SPI_0/spi_mosi_i_2/O
                         net (fo=1, routed)           0.113     8.261    SPI_0/spi_mosi_i_2_n_0
    SLICE_X5Y113         LUT6 (Prop_lut6_I0_O)        0.105     8.366 r  SPI_0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.000     8.366    SPI_0/spi_mosi_i_1_n_0
    SLICE_X5Y113         FDCE                                         r  SPI_0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.327     8.846    SPI_0/clk_200M_BUFG
    SLICE_X5Y113         FDCE                                         r  SPI_0/spi_mosi_reg/C
                         clock pessimism              0.213     9.059    
                         clock uncertainty           -0.035     9.024    
    SLICE_X5Y113         FDCE (Setup_fdce_C_D)        0.032     9.056    SPI_0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          9.056    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.695ns (19.313%)  route 2.904ns (80.687%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 8.845 - 5.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.588     4.238    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.348     4.586 f  select1_reg/Q
                         net (fo=13, routed)          2.327     6.913    SPI_0/spi_clk_d_TRI
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.242     7.155 f  SPI_0/state[11]_i_3/O
                         net (fo=1, routed)           0.112     7.266    SPI_0/state[11]_i_3_n_0
    SLICE_X3Y115         LUT5 (Prop_lut5_I2_O)        0.105     7.371 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.465     7.837    SPI_0/state[11]_i_1_n_0
    SLICE_X5Y114         FDCE                                         r  SPI_0/state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.326     8.845    SPI_0/clk_200M_BUFG
    SLICE_X5Y114         FDCE                                         r  SPI_0/state_reg[7]/C
                         clock pessimism              0.138     8.983    
                         clock uncertainty           -0.035     8.947    
    SLICE_X5Y114         FDCE (Setup_fdce_C_CE)      -0.168     8.779    SPI_0/state_reg[7]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.599ns  (logic 0.695ns (19.313%)  route 2.904ns (80.687%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 8.845 - 5.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.588     4.238    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.348     4.586 f  select1_reg/Q
                         net (fo=13, routed)          2.327     6.913    SPI_0/spi_clk_d_TRI
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.242     7.155 f  SPI_0/state[11]_i_3/O
                         net (fo=1, routed)           0.112     7.266    SPI_0/state[11]_i_3_n_0
    SLICE_X3Y115         LUT5 (Prop_lut5_I2_O)        0.105     7.371 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.465     7.837    SPI_0/state[11]_i_1_n_0
    SLICE_X5Y114         FDCE                                         r  SPI_0/state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.326     8.845    SPI_0/clk_200M_BUFG
    SLICE_X5Y114         FDCE                                         r  SPI_0/state_reg[8]/C
                         clock pessimism              0.138     8.983    
                         clock uncertainty           -0.035     8.947    
    SLICE_X5Y114         FDCE (Setup_fdce_C_CE)      -0.168     8.779    SPI_0/state_reg[8]
  -------------------------------------------------------------------
                         required time                          8.779    
                         arrival time                          -7.837    
  -------------------------------------------------------------------
                         slack                                  0.943    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.695ns (19.333%)  route 2.900ns (80.667%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 8.846 - 5.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.588     4.238    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.348     4.586 f  select1_reg/Q
                         net (fo=13, routed)          2.327     6.913    SPI_0/spi_clk_d_TRI
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.242     7.155 f  SPI_0/state[11]_i_3/O
                         net (fo=1, routed)           0.112     7.266    SPI_0/state[11]_i_3_n_0
    SLICE_X3Y115         LUT5 (Prop_lut5_I2_O)        0.105     7.371 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.462     7.833    SPI_0/state[11]_i_1_n_0
    SLICE_X3Y115         FDCE                                         r  SPI_0/state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.327     8.846    SPI_0/clk_200M_BUFG
    SLICE_X3Y115         FDCE                                         r  SPI_0/state_reg[2]/C
                         clock pessimism              0.138     8.984    
                         clock uncertainty           -0.035     8.948    
    SLICE_X3Y115         FDCE (Setup_fdce_C_CE)      -0.168     8.780    SPI_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -7.833    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.695ns (19.501%)  route 2.869ns (80.499%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 8.846 - 5.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.588     4.238    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.348     4.586 f  select1_reg/Q
                         net (fo=13, routed)          2.327     6.913    SPI_0/spi_clk_d_TRI
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.242     7.155 f  SPI_0/state[11]_i_3/O
                         net (fo=1, routed)           0.112     7.266    SPI_0/state[11]_i_3_n_0
    SLICE_X3Y115         LUT5 (Prop_lut5_I2_O)        0.105     7.371 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.430     7.802    SPI_0/state[11]_i_1_n_0
    SLICE_X4Y113         FDPE                                         r  SPI_0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.327     8.846    SPI_0/clk_200M_BUFG
    SLICE_X4Y113         FDPE                                         r  SPI_0/state_reg[0]/C
                         clock pessimism              0.138     8.984    
                         clock uncertainty           -0.035     8.948    
    SLICE_X4Y113         FDPE (Setup_fdpe_C_CE)      -0.168     8.780    SPI_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.564ns  (logic 0.695ns (19.501%)  route 2.869ns (80.499%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.846ns = ( 8.846 - 5.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.588     4.238    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.348     4.586 f  select1_reg/Q
                         net (fo=13, routed)          2.327     6.913    SPI_0/spi_clk_d_TRI
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.242     7.155 f  SPI_0/state[11]_i_3/O
                         net (fo=1, routed)           0.112     7.266    SPI_0/state[11]_i_3_n_0
    SLICE_X3Y115         LUT5 (Prop_lut5_I2_O)        0.105     7.371 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.430     7.802    SPI_0/state[11]_i_1_n_0
    SLICE_X4Y113         FDCE                                         r  SPI_0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.327     8.846    SPI_0/clk_200M_BUFG
    SLICE_X4Y113         FDCE                                         r  SPI_0/state_reg[1]/C
                         clock pessimism              0.138     8.984    
                         clock uncertainty           -0.035     8.948    
    SLICE_X4Y113         FDCE (Setup_fdce_C_CE)      -0.168     8.780    SPI_0/state_reg[1]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.695ns (19.522%)  route 2.865ns (80.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.588     4.238    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.348     4.586 f  select1_reg/Q
                         net (fo=13, routed)          2.327     6.913    SPI_0/spi_clk_d_TRI
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.242     7.155 f  SPI_0/state[11]_i_3/O
                         net (fo=1, routed)           0.112     7.266    SPI_0/state[11]_i_3_n_0
    SLICE_X3Y115         LUT5 (Prop_lut5_I2_O)        0.105     7.371 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.427     7.798    SPI_0/state[11]_i_1_n_0
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.328     8.847    SPI_0/clk_200M_BUFG
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[11]/C
                         clock pessimism              0.138     8.985    
                         clock uncertainty           -0.035     8.949    
    SLICE_X3Y114         FDCE (Setup_fdce_C_CE)      -0.168     8.781    SPI_0/state_reg[11]
  -------------------------------------------------------------------
                         required time                          8.781    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.695ns (19.522%)  route 2.865ns (80.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.588     4.238    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.348     4.586 f  select1_reg/Q
                         net (fo=13, routed)          2.327     6.913    SPI_0/spi_clk_d_TRI
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.242     7.155 f  SPI_0/state[11]_i_3/O
                         net (fo=1, routed)           0.112     7.266    SPI_0/state[11]_i_3_n_0
    SLICE_X3Y115         LUT5 (Prop_lut5_I2_O)        0.105     7.371 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.427     7.798    SPI_0/state[11]_i_1_n_0
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.328     8.847    SPI_0/clk_200M_BUFG
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[3]/C
                         clock pessimism              0.138     8.985    
                         clock uncertainty           -0.035     8.949    
    SLICE_X3Y114         FDCE (Setup_fdce_C_CE)      -0.168     8.781    SPI_0/state_reg[3]
  -------------------------------------------------------------------
                         required time                          8.781    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 select1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200M rise@5.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        3.560ns  (logic 0.695ns (19.522%)  route 2.865ns (80.478%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.847 - 5.000 ) 
    Source Clock Delay      (SCD):    4.238ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.851     0.851 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.717     2.568    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.082     2.650 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.588     4.238    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y174         FDPE (Prop_fdpe_C_Q)         0.348     4.586 f  select1_reg/Q
                         net (fo=13, routed)          2.327     6.913    SPI_0/spi_clk_d_TRI
    SLICE_X3Y115         LUT6 (Prop_lut6_I4_O)        0.242     7.155 f  SPI_0/state[11]_i_3/O
                         net (fo=1, routed)           0.112     7.266    SPI_0/state[11]_i_3_n_0
    SLICE_X3Y115         LUT5 (Prop_lut5_I2_O)        0.105     7.371 r  SPI_0/state[11]_i_1/O
                         net (fo=12, routed)          0.427     7.798    SPI_0/state[11]_i_1_n_0
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      5.000     5.000 r  
    R4                                                0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.813     5.813 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           1.628     7.441    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.078     7.519 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          1.328     8.847    SPI_0/clk_200M_BUFG
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[4]/C
                         clock pessimism              0.138     8.985    
                         clock uncertainty           -0.035     8.949    
    SLICE_X3Y114         FDCE (Setup_fdce_C_CE)      -0.168     8.781    SPI_0/state_reg[4]
  -------------------------------------------------------------------
                         required time                          8.781    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  0.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 add_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            add_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.189ns (63.851%)  route 0.107ns (36.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.633    clk_200M_BUFG
    SLICE_X4Y116         FDCE                                         r  add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  add_reg[0]/Q
                         net (fo=14, routed)          0.107     1.881    add_reg[0]
    SLICE_X5Y116         LUT4 (Prop_lut4_I1_O)        0.048     1.929 r  add[3]_i_1/O
                         net (fo=1, routed)           0.000     1.929    p_0_in[3]
    SLICE_X5Y116         FDCE                                         r  add_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.862     1.991    clk_200M_BUFG
    SLICE_X5Y116         FDCE                                         r  add_reg[3]/C
                         clock pessimism             -0.344     1.646    
    SLICE_X5Y116         FDCE (Hold_fdce_C_D)         0.107     1.753    add_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 add_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            add_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.480%)  route 0.107ns (36.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.594     1.633    clk_200M_BUFG
    SLICE_X4Y116         FDCE                                         r  add_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y116         FDCE (Prop_fdce_C_Q)         0.141     1.774 r  add_reg[0]/Q
                         net (fo=14, routed)          0.107     1.881    add_reg[0]
    SLICE_X5Y116         LUT3 (Prop_lut3_I1_O)        0.045     1.926 r  add[2]_i_1/O
                         net (fo=1, routed)           0.000     1.926    p_0_in[2]
    SLICE_X5Y116         FDCE                                         r  add_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.862     1.991    clk_200M_BUFG
    SLICE_X5Y116         FDCE                                         r  add_reg[2]/C
                         clock pessimism             -0.344     1.646    
    SLICE_X5Y116         FDCE (Hold_fdce_C_D)         0.091     1.737    add_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SPI_0/state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.133%)  route 0.158ns (52.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.596     1.635    SPI_0/clk_200M_BUFG
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.141     1.776 r  SPI_0/state_reg[9]/Q
                         net (fo=7, routed)           0.158     1.935    SPI_0/state_reg_n_0_[9]
    SLICE_X2Y114         FDCE                                         r  SPI_0/state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.867     1.996    SPI_0/clk_200M_BUFG
    SLICE_X2Y114         FDCE                                         r  SPI_0/state_reg[10]/C
                         clock pessimism             -0.347     1.648    
    SLICE_X2Y114         FDCE (Hold_fdce_C_D)         0.085     1.733    SPI_0/state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 SPI_0/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.141ns (46.022%)  route 0.165ns (53.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.596     1.635    SPI_0/clk_200M_BUFG
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDCE (Prop_fdce_C_Q)         0.141     1.776 r  SPI_0/state_reg[3]/Q
                         net (fo=17, routed)          0.165     1.942    SPI_0/state_reg_n_0_[3]
    SLICE_X4Y113         FDPE                                         r  SPI_0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.993    SPI_0/clk_200M_BUFG
    SLICE_X4Y113         FDPE                                         r  SPI_0/state_reg[0]/C
                         clock pessimism             -0.322     1.670    
    SLICE_X4Y113         FDPE (Hold_fdpe_C_D)         0.070     1.740    SPI_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 SPI_0/state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.085%)  route 0.145ns (46.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.595     1.634    SPI_0/clk_200M_BUFG
    SLICE_X6Y114         FDCE                                         r  SPI_0/state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y114         FDCE (Prop_fdce_C_Q)         0.164     1.798 r  SPI_0/state_reg[6]/Q
                         net (fo=8, routed)           0.145     1.943    SPI_0/state_reg_n_0_[6]
    SLICE_X5Y114         FDCE                                         r  SPI_0/state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.864     1.993    SPI_0/clk_200M_BUFG
    SLICE_X5Y114         FDCE                                         r  SPI_0/state_reg[7]/C
                         clock pessimism             -0.343     1.649    
    SLICE_X5Y114         FDCE (Hold_fdce_C_D)         0.070     1.719    SPI_0/state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 SPI_0/state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.854%)  route 0.204ns (59.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.595     1.634    SPI_0/clk_200M_BUFG
    SLICE_X5Y114         FDCE                                         r  SPI_0/state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y114         FDCE (Prop_fdce_C_Q)         0.141     1.775 r  SPI_0/state_reg[8]/Q
                         net (fo=8, routed)           0.204     1.980    SPI_0/state_reg_n_0_[8]
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.867     1.996    SPI_0/clk_200M_BUFG
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[9]/C
                         clock pessimism             -0.322     1.673    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.070     1.743    SPI_0/state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 key_scan_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            select1_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.739%)  route 0.191ns (50.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.669     1.709    clk_200M_BUFG
    SLICE_X1Y175         FDRE                                         r  key_scan_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  key_scan_reg[0]/Q
                         net (fo=5, routed)           0.191     2.041    key_scan_reg_n_0_[0]
    SLICE_X0Y174         LUT3 (Prop_lut3_I0_O)        0.048     2.089 r  select1_i_2/O
                         net (fo=1, routed)           0.000     2.089    select1_i_1_n_0
    SLICE_X0Y174         FDPE                                         r  select1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.943     2.071    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  select1_reg/C
                         clock pessimism             -0.327     1.745    
    SLICE_X0Y174         FDPE (Hold_fdpe_C_D)         0.107     1.852    select1_reg
  -------------------------------------------------------------------
                         required time                         -1.852    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 SPI_0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SPI_0/state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.439%)  route 0.178ns (48.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.596     1.635    SPI_0/clk_200M_BUFG
    SLICE_X3Y115         FDCE                                         r  SPI_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141     1.776 r  SPI_0/state_reg[2]/Q
                         net (fo=18, routed)          0.178     1.955    SPI_0/state_reg_n_0_[2]
    SLICE_X3Y114         LUT5 (Prop_lut5_I3_O)        0.048     2.003 r  SPI_0/state[4]_i_1/O
                         net (fo=1, routed)           0.000     2.003    SPI_0/state[4]_i_1_n_0
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.867     1.996    SPI_0/clk_200M_BUFG
    SLICE_X3Y114         FDCE                                         r  SPI_0/state_reg[4]/C
                         clock pessimism             -0.345     1.650    
    SLICE_X3Y114         FDCE (Hold_fdce_C_D)         0.107     1.757    SPI_0/state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 key_scan_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LED_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.339%)  route 0.191ns (50.661%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.327ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.669     1.709    clk_200M_BUFG
    SLICE_X1Y175         FDRE                                         r  key_scan_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  key_scan_reg[0]/Q
                         net (fo=5, routed)           0.191     2.041    key_scan_reg_n_0_[0]
    SLICE_X0Y174         LUT3 (Prop_lut3_I0_O)        0.045     2.086 r  LED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.086    LED[0]_i_1_n_0
    SLICE_X0Y174         FDPE                                         r  LED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.943     2.071    clk_200M_BUFG
    SLICE_X0Y174         FDPE                                         r  LED_reg[0]/C
                         clock pessimism             -0.327     1.745    
    SLICE_X0Y174         FDPE (Hold_fdpe_C_D)         0.091     1.836    LED_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 key_scan_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            LED_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_200M  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200M rise@0.000ns - clk_200M rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.477%)  route 0.168ns (47.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.369     0.369 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.644     1.013    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.027     1.040 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.669     1.709    clk_200M_BUFG
    SLICE_X1Y175         FDRE                                         r  key_scan_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y175         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  key_scan_reg[1]/Q
                         net (fo=3, routed)           0.168     2.018    key_scan_reg_n_0_[1]
    SLICE_X0Y175         LUT5 (Prop_lut5_I3_O)        0.045     2.063 r  LED[1]_i_1/O
                         net (fo=1, routed)           0.000     2.063    LED[1]_i_1_n_0
    SLICE_X0Y175         FDPE                                         r  LED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200M rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.400     0.400 r  u_ibufg_sys_clk/O
                         net (fo=1, routed)           0.699     1.098    clk_200M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.128 r  clk_200M_BUFG_inst/O
                         net (fo=86, routed)          0.943     2.071    clk_200M_BUFG
    SLICE_X0Y175         FDPE                                         r  LED_reg[1]/C
                         clock pessimism             -0.350     1.722    
    SLICE_X0Y175         FDPE (Hold_fdpe_C_D)         0.091     1.813    LED_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200M
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0  clk_200M_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X0Y174   LED_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         5.000       4.000      SLICE_X0Y175   LED_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y114   SPI_0/Data_done_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y117   SPI_0/counter2_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y116   SPI_0/counter2_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y115   SPI_0/counter2_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X1Y115   SPI_0/counter2_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X4Y115   SPI_0/counter2_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X0Y115   SPI_0/counter2_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X0Y174   LED_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X0Y175   LED_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y114   SPI_0/Data_done_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X0Y117   SPI_0/counter2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X0Y116   SPI_0/counter2_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y115   SPI_0/counter2_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X1Y115   SPI_0/counter2_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y115   SPI_0/counter2_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X0Y115   SPI_0/counter2_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y116   SPI_0/counter2_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X4Y114   SPI_0/Data_done_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X0Y117   SPI_0/counter2_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X0Y116   SPI_0/counter2_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y116   SPI_0/counter2_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y116   SPI_0/counter2_reg[9]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X3Y111   SPI_0/counter_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X6Y114   SPI_0/state_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X6Y114   SPI_0/state_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y114   SPI_0/state_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X5Y114   SPI_0/state_reg[8]/C



