/// Auto-generated bit field definitions for LEDC
/// Family: esp32
/// Vendor: ESPRESSIF SYSTEMS (SHANGHAI) CO., LTD.
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <stdint.h>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::espressif::esp32::ledc {

using namespace alloy::hal::bitfields;

// ============================================================================
// LEDC Bit Field Definitions
// ============================================================================

/// HSCH[8]_CONF0 - HSCH[8]_CONF0
namespace hsch_conf0 {
    /// There are four high speed timers the two bits are used to select one of them for high speed channel0. 2'b00: seletc hstimer0. 2'b01: select hstimer1. 2'b10: select hstimer2. 2'b11: select hstimer3.
    /// Position: 0, Width: 2
    /// Access: read-write
    using TIMER_SEL = BitField<0, 2>;
    constexpr uint32_t TIMER_SEL_Pos = 0;
    constexpr uint32_t TIMER_SEL_Msk = TIMER_SEL::mask;

    /// This is the output enable control bit for high speed channel0
    /// Position: 2, Width: 1
    /// Access: read-write
    using SIG_OUT_EN = BitField<2, 1>;
    constexpr uint32_t SIG_OUT_EN_Pos = 2;
    constexpr uint32_t SIG_OUT_EN_Msk = SIG_OUT_EN::mask;

    /// This bit is used to control the output value when high speed channel0 is off.
    /// Position: 3, Width: 1
    /// Access: read-write
    using IDLE_LV = BitField<3, 1>;
    constexpr uint32_t IDLE_LV_Pos = 3;
    constexpr uint32_t IDLE_LV_Msk = IDLE_LV::mask;

}  // namespace hsch_conf0

/// HSCH[8]_HPOINT - HSCH[8]_HPOINT
namespace hsch_hpoint {
    /// The output value changes to high when htimerx(x=[0 3]) selected by high speed channel0 has reached reg_hpoint_hsch0[19:0]
    /// Position: 0, Width: 20
    /// Access: read-write
    using HPOINT = BitField<0, 20>;
    constexpr uint32_t HPOINT_Pos = 0;
    constexpr uint32_t HPOINT_Msk = HPOINT::mask;

}  // namespace hsch_hpoint

/// HSCH[8]_DUTY - HSCH[8]_DUTY
namespace hsch_duty {
    /// This register represents the current duty of the output signal for high speed channel0.
    /// Position: 0, Width: 25
    /// Access: read-write
    using DUTY = BitField<0, 25>;
    constexpr uint32_t DUTY_Pos = 0;
    constexpr uint32_t DUTY_Msk = DUTY::mask;

}  // namespace hsch_duty

/// HSCH[8]_CONF1 - HSCH[8]_CONF1
namespace hsch_conf1 {
    /// This register controls the increase or decrease step scale for high speed channel0.
    /// Position: 0, Width: 10
    /// Access: read-write
    using DUTY_SCALE = BitField<0, 10>;
    constexpr uint32_t DUTY_SCALE_Pos = 0;
    constexpr uint32_t DUTY_SCALE_Msk = DUTY_SCALE::mask;

    /// This register is used to increase or decrease the duty every reg_duty_cycle_hsch0 cycles for high speed channel0.
    /// Position: 10, Width: 10
    /// Access: read-write
    using DUTY_CYCLE = BitField<10, 10>;
    constexpr uint32_t DUTY_CYCLE_Pos = 10;
    constexpr uint32_t DUTY_CYCLE_Msk = DUTY_CYCLE::mask;

    /// This register is used to control the num of increased or decreased times for high speed channel0.
    /// Position: 20, Width: 10
    /// Access: read-write
    using DUTY_NUM = BitField<20, 10>;
    constexpr uint32_t DUTY_NUM_Pos = 20;
    constexpr uint32_t DUTY_NUM_Msk = DUTY_NUM::mask;

    /// This register is used to increase the duty of output signal or decrease the duty of output signal for high speed channel0.
    /// Position: 30, Width: 1
    /// Access: read-write
    using DUTY_INC = BitField<30, 1>;
    constexpr uint32_t DUTY_INC_Pos = 30;
    constexpr uint32_t DUTY_INC_Msk = DUTY_INC::mask;

    /// When reg_duty_num_hsch0 reg_duty_cycle_hsch0 and reg_duty_scale_hsch0 has been configured. these register won't take effect until set reg_duty_start_hsch0. this bit is automatically cleared by hardware.
    /// Position: 31, Width: 1
    /// Access: read-write
    using DUTY_START = BitField<31, 1>;
    constexpr uint32_t DUTY_START_Pos = 31;
    constexpr uint32_t DUTY_START_Msk = DUTY_START::mask;

}  // namespace hsch_conf1

/// HSCH[8]_DUTY_R - HSCH[8]_DUTY_R
namespace hsch_duty_r {
    /// This register represents the current duty cycle of the output signal for high-speed channel %s
    /// Position: 0, Width: 25
    /// Access: read-only
    using DUTY_R = BitField<0, 25>;
    constexpr uint32_t DUTY_R_Pos = 0;
    constexpr uint32_t DUTY_R_Msk = DUTY_R::mask;

}  // namespace hsch_duty_r

/// LSCH[8]_CONF0 - LSCH[8]_CONF0
namespace lsch_conf0 {
    /// There are four low speed timers the two bits are used to select one of them for low speed channel0. 2'b00: seletc lstimer0. 2'b01: select lstimer1. 2'b10: select lstimer2. 2'b11: select lstimer3.
    /// Position: 0, Width: 2
    /// Access: read-write
    using TIMER_SEL = BitField<0, 2>;
    constexpr uint32_t TIMER_SEL_Pos = 0;
    constexpr uint32_t TIMER_SEL_Msk = TIMER_SEL::mask;

    /// This is the output enable control bit for low speed channel0.
    /// Position: 2, Width: 1
    /// Access: read-write
    using SIG_OUT_EN = BitField<2, 1>;
    constexpr uint32_t SIG_OUT_EN_Pos = 2;
    constexpr uint32_t SIG_OUT_EN_Msk = SIG_OUT_EN::mask;

    /// This bit is used to control the output value when low speed channel0 is off.
    /// Position: 3, Width: 1
    /// Access: read-write
    using IDLE_LV = BitField<3, 1>;
    constexpr uint32_t IDLE_LV_Pos = 3;
    constexpr uint32_t IDLE_LV_Msk = IDLE_LV::mask;

    /// This bit is used to update register LEDC_LSCH0_HPOINT and LEDC_LSCH0_DUTY for low speed channel0.
    /// Position: 4, Width: 1
    /// Access: read-write
    using PARA_UP = BitField<4, 1>;
    constexpr uint32_t PARA_UP_Pos = 4;
    constexpr uint32_t PARA_UP_Msk = PARA_UP::mask;

}  // namespace lsch_conf0

/// LSCH[8]_HPOINT - LSCH[8]_HPOINT
namespace lsch_hpoint {
    /// The output value changes to high when lstimerx(x=[0 3]) selected by low speed channel0 has reached reg_hpoint_lsch0[19:0]
    /// Position: 0, Width: 20
    /// Access: read-write
    using HPOINT = BitField<0, 20>;
    constexpr uint32_t HPOINT_Pos = 0;
    constexpr uint32_t HPOINT_Msk = HPOINT::mask;

}  // namespace lsch_hpoint

/// LSCH[8]_DUTY - LSCH[8]_DUTY
namespace lsch_duty {
    /// This register represents the current duty of the output signal for low speed channel0.
    /// Position: 0, Width: 25
    /// Access: read-write
    using DUTY = BitField<0, 25>;
    constexpr uint32_t DUTY_Pos = 0;
    constexpr uint32_t DUTY_Msk = DUTY::mask;

}  // namespace lsch_duty

/// LSCH[8]_CONF1 - LSCH[8]_CONF1
namespace lsch_conf1 {
    /// This register controls the increase or decrease step scale for low speed channel0.
    /// Position: 0, Width: 10
    /// Access: read-write
    using DUTY_SCALE = BitField<0, 10>;
    constexpr uint32_t DUTY_SCALE_Pos = 0;
    constexpr uint32_t DUTY_SCALE_Msk = DUTY_SCALE::mask;

    /// This register is used to increase or decrease the duty every reg_duty_cycle_lsch0 cycles for low speed channel0.
    /// Position: 10, Width: 10
    /// Access: read-write
    using DUTY_CYCLE = BitField<10, 10>;
    constexpr uint32_t DUTY_CYCLE_Pos = 10;
    constexpr uint32_t DUTY_CYCLE_Msk = DUTY_CYCLE::mask;

    /// This register is used to control the num of increased or decreased times for low speed channel6.
    /// Position: 20, Width: 10
    /// Access: read-write
    using DUTY_NUM = BitField<20, 10>;
    constexpr uint32_t DUTY_NUM_Pos = 20;
    constexpr uint32_t DUTY_NUM_Msk = DUTY_NUM::mask;

    /// This register is used to increase the duty of output signal or decrease the duty of output signal for low speed channel6.
    /// Position: 30, Width: 1
    /// Access: read-write
    using DUTY_INC = BitField<30, 1>;
    constexpr uint32_t DUTY_INC_Pos = 30;
    constexpr uint32_t DUTY_INC_Msk = DUTY_INC::mask;

    /// When reg_duty_num_hsch1 reg_duty_cycle_hsch1 and reg_duty_scale_hsch1 has been configured. these register won't take effect until set reg_duty_start_hsch1. this bit is automatically cleared by hardware.
    /// Position: 31, Width: 1
    /// Access: read-write
    using DUTY_START = BitField<31, 1>;
    constexpr uint32_t DUTY_START_Pos = 31;
    constexpr uint32_t DUTY_START_Msk = DUTY_START::mask;

}  // namespace lsch_conf1

/// LSCH[8]_DUTY_R - LSCH[8]_DUTY_R
namespace lsch_duty_r {
    /// This register represents the current duty cycle of the output signal for low-speed channel %s
    /// Position: 0, Width: 25
    /// Access: read-only
    using DUTY_R = BitField<0, 25>;
    constexpr uint32_t DUTY_R_Pos = 0;
    constexpr uint32_t DUTY_R_Msk = DUTY_R::mask;

}  // namespace lsch_duty_r

/// HSTIMER[4]_CONF - HSTIMER[4]_CONF
namespace hstimer_conf {
    /// This register controls the range of the counter in high speed timer0. the counter range is [0 2**reg_hstimer0_lim] the max bit width for counter is 20.
    /// Position: 0, Width: 5
    /// Access: read-write
    using DUTY_RES = BitField<0, 5>;
    constexpr uint32_t DUTY_RES_Pos = 0;
    constexpr uint32_t DUTY_RES_Msk = DUTY_RES::mask;

    /// This register is used to configure parameter for divider in high speed timer0 the least significant eight bits represent the decimal part.
    /// Position: 5, Width: 18
    /// Access: read-write
    using DIV_NUM = BitField<5, 18>;
    constexpr uint32_t DIV_NUM_Pos = 5;
    constexpr uint32_t DIV_NUM_Msk = DIV_NUM::mask;

    /// This bit is used to pause the counter in high speed timer0
    /// Position: 23, Width: 1
    /// Access: read-write
    using PAUSE = BitField<23, 1>;
    constexpr uint32_t PAUSE_Pos = 23;
    constexpr uint32_t PAUSE_Msk = PAUSE::mask;

    /// This bit is used to reset high speed timer0 the counter will be 0 after reset.
    /// Position: 24, Width: 1
    /// Access: read-write
    using RST = BitField<24, 1>;
    constexpr uint32_t RST_Pos = 24;
    constexpr uint32_t RST_Msk = RST::mask;

    /// This bit is used to choose apb_clk or ref_tick for high speed timer0. 1'b1:apb_clk 0:ref_tick
    /// Position: 25, Width: 1
    /// Access: read-write
    using TICK_SEL = BitField<25, 1>;
    constexpr uint32_t TICK_SEL_Pos = 25;
    constexpr uint32_t TICK_SEL_Msk = TICK_SEL::mask;

}  // namespace hstimer_conf

/// HSTIMER[4]_VALUE - HSTIMER[4]_VALUE
namespace hstimer_value {
    /// software can read this register to get the current counter value in high speed timer0
    /// Position: 0, Width: 20
    /// Access: read-only
    using CNT = BitField<0, 20>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace hstimer_value

/// LSTIMER[4]_CONF - LSTIMER[4]_CONF
namespace lstimer_conf {
    /// This register controls the range of the counter in low speed timer0. the counter range is [0 2**reg_lstimer0_lim] the max bit width for counter is 20.
    /// Position: 0, Width: 5
    /// Access: read-write
    using DUTY_RES = BitField<0, 5>;
    constexpr uint32_t DUTY_RES_Pos = 0;
    constexpr uint32_t DUTY_RES_Msk = DUTY_RES::mask;

    /// This register is used to configure parameter for divider in low speed timer0 the least significant eight bits represent the decimal part.
    /// Position: 5, Width: 18
    /// Access: read-write
    using DIV_NUM = BitField<5, 18>;
    constexpr uint32_t DIV_NUM_Pos = 5;
    constexpr uint32_t DIV_NUM_Msk = DIV_NUM::mask;

    /// This bit is used to pause the counter in low speed timer0.
    /// Position: 23, Width: 1
    /// Access: read-write
    using PAUSE = BitField<23, 1>;
    constexpr uint32_t PAUSE_Pos = 23;
    constexpr uint32_t PAUSE_Msk = PAUSE::mask;

    /// This bit is used to reset low speed timer0 the counter will be 0 after reset.
    /// Position: 24, Width: 1
    /// Access: read-write
    using RST = BitField<24, 1>;
    constexpr uint32_t RST_Pos = 24;
    constexpr uint32_t RST_Msk = RST::mask;

    /// This bit is used to choose slow_clk or ref_tick for low speed timer0. 1'b1:slow_clk 0:ref_tick
    /// Position: 25, Width: 1
    /// Access: read-write
    using TICK_SEL = BitField<25, 1>;
    constexpr uint32_t TICK_SEL_Pos = 25;
    constexpr uint32_t TICK_SEL_Msk = TICK_SEL::mask;

    /// Set this bit to update reg_div_num_lstime0 and reg_lstimer0_lim.
    /// Position: 26, Width: 1
    /// Access: read-write
    using PARA_UP = BitField<26, 1>;
    constexpr uint32_t PARA_UP_Pos = 26;
    constexpr uint32_t PARA_UP_Msk = PARA_UP::mask;

}  // namespace lstimer_conf

/// LSTIMER[4]_VALUE - LSTIMER[4]_VALUE
namespace lstimer_value {
    /// software can read this register to get the current counter value in low speed timer0.
    /// Position: 0, Width: 20
    /// Access: read-only
    using CNT = BitField<0, 20>;
    constexpr uint32_t CNT_Pos = 0;
    constexpr uint32_t CNT_Msk = CNT::mask;

}  // namespace lstimer_value

/// INT_RAW - INT_RAW
namespace int_raw {
    /// The interrupt raw bit for high speed channel0 counter overflow.
    /// Position: 0, Width: 1
    /// Access: read-only
    using HSTIMER0_OVF_INT_RAW = BitField<0, 1>;
    constexpr uint32_t HSTIMER0_OVF_INT_RAW_Pos = 0;
    constexpr uint32_t HSTIMER0_OVF_INT_RAW_Msk = HSTIMER0_OVF_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel1 counter overflow.
    /// Position: 1, Width: 1
    /// Access: read-only
    using HSTIMER1_OVF_INT_RAW = BitField<1, 1>;
    constexpr uint32_t HSTIMER1_OVF_INT_RAW_Pos = 1;
    constexpr uint32_t HSTIMER1_OVF_INT_RAW_Msk = HSTIMER1_OVF_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel2 counter overflow.
    /// Position: 2, Width: 1
    /// Access: read-only
    using HSTIMER2_OVF_INT_RAW = BitField<2, 1>;
    constexpr uint32_t HSTIMER2_OVF_INT_RAW_Pos = 2;
    constexpr uint32_t HSTIMER2_OVF_INT_RAW_Msk = HSTIMER2_OVF_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel3 counter overflow.
    /// Position: 3, Width: 1
    /// Access: read-only
    using HSTIMER3_OVF_INT_RAW = BitField<3, 1>;
    constexpr uint32_t HSTIMER3_OVF_INT_RAW_Pos = 3;
    constexpr uint32_t HSTIMER3_OVF_INT_RAW_Msk = HSTIMER3_OVF_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel0 counter overflow.
    /// Position: 4, Width: 1
    /// Access: read-only
    using LSTIMER0_OVF_INT_RAW = BitField<4, 1>;
    constexpr uint32_t LSTIMER0_OVF_INT_RAW_Pos = 4;
    constexpr uint32_t LSTIMER0_OVF_INT_RAW_Msk = LSTIMER0_OVF_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel1 counter overflow.
    /// Position: 5, Width: 1
    /// Access: read-only
    using LSTIMER1_OVF_INT_RAW = BitField<5, 1>;
    constexpr uint32_t LSTIMER1_OVF_INT_RAW_Pos = 5;
    constexpr uint32_t LSTIMER1_OVF_INT_RAW_Msk = LSTIMER1_OVF_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel2 counter overflow.
    /// Position: 6, Width: 1
    /// Access: read-only
    using LSTIMER2_OVF_INT_RAW = BitField<6, 1>;
    constexpr uint32_t LSTIMER2_OVF_INT_RAW_Pos = 6;
    constexpr uint32_t LSTIMER2_OVF_INT_RAW_Msk = LSTIMER2_OVF_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel3 counter overflow.
    /// Position: 7, Width: 1
    /// Access: read-only
    using LSTIMER3_OVF_INT_RAW = BitField<7, 1>;
    constexpr uint32_t LSTIMER3_OVF_INT_RAW_Pos = 7;
    constexpr uint32_t LSTIMER3_OVF_INT_RAW_Msk = LSTIMER3_OVF_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel 0 duty change done.
    /// Position: 8, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH0_INT_RAW = BitField<8, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH0_INT_RAW_Pos = 8;
    constexpr uint32_t DUTY_CHNG_END_HSCH0_INT_RAW_Msk = DUTY_CHNG_END_HSCH0_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel 1 duty change done.
    /// Position: 9, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH1_INT_RAW = BitField<9, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH1_INT_RAW_Pos = 9;
    constexpr uint32_t DUTY_CHNG_END_HSCH1_INT_RAW_Msk = DUTY_CHNG_END_HSCH1_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel 2 duty change done.
    /// Position: 10, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH2_INT_RAW = BitField<10, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH2_INT_RAW_Pos = 10;
    constexpr uint32_t DUTY_CHNG_END_HSCH2_INT_RAW_Msk = DUTY_CHNG_END_HSCH2_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel 3 duty change done.
    /// Position: 11, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH3_INT_RAW = BitField<11, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH3_INT_RAW_Pos = 11;
    constexpr uint32_t DUTY_CHNG_END_HSCH3_INT_RAW_Msk = DUTY_CHNG_END_HSCH3_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel 4 duty change done.
    /// Position: 12, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH4_INT_RAW = BitField<12, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH4_INT_RAW_Pos = 12;
    constexpr uint32_t DUTY_CHNG_END_HSCH4_INT_RAW_Msk = DUTY_CHNG_END_HSCH4_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel 5 duty change done.
    /// Position: 13, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH5_INT_RAW = BitField<13, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH5_INT_RAW_Pos = 13;
    constexpr uint32_t DUTY_CHNG_END_HSCH5_INT_RAW_Msk = DUTY_CHNG_END_HSCH5_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel 6 duty change done.
    /// Position: 14, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH6_INT_RAW = BitField<14, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH6_INT_RAW_Pos = 14;
    constexpr uint32_t DUTY_CHNG_END_HSCH6_INT_RAW_Msk = DUTY_CHNG_END_HSCH6_INT_RAW::mask;

    /// The interrupt raw bit for high speed channel 7 duty change done.
    /// Position: 15, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH7_INT_RAW = BitField<15, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH7_INT_RAW_Pos = 15;
    constexpr uint32_t DUTY_CHNG_END_HSCH7_INT_RAW_Msk = DUTY_CHNG_END_HSCH7_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel 0 duty change done.
    /// Position: 16, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH0_INT_RAW = BitField<16, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH0_INT_RAW_Pos = 16;
    constexpr uint32_t DUTY_CHNG_END_LSCH0_INT_RAW_Msk = DUTY_CHNG_END_LSCH0_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel 1 duty change done.
    /// Position: 17, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH1_INT_RAW = BitField<17, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH1_INT_RAW_Pos = 17;
    constexpr uint32_t DUTY_CHNG_END_LSCH1_INT_RAW_Msk = DUTY_CHNG_END_LSCH1_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel 2 duty change done.
    /// Position: 18, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH2_INT_RAW = BitField<18, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH2_INT_RAW_Pos = 18;
    constexpr uint32_t DUTY_CHNG_END_LSCH2_INT_RAW_Msk = DUTY_CHNG_END_LSCH2_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel 3 duty change done.
    /// Position: 19, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH3_INT_RAW = BitField<19, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH3_INT_RAW_Pos = 19;
    constexpr uint32_t DUTY_CHNG_END_LSCH3_INT_RAW_Msk = DUTY_CHNG_END_LSCH3_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel 4 duty change done.
    /// Position: 20, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH4_INT_RAW = BitField<20, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH4_INT_RAW_Pos = 20;
    constexpr uint32_t DUTY_CHNG_END_LSCH4_INT_RAW_Msk = DUTY_CHNG_END_LSCH4_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel 5 duty change done.
    /// Position: 21, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH5_INT_RAW = BitField<21, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH5_INT_RAW_Pos = 21;
    constexpr uint32_t DUTY_CHNG_END_LSCH5_INT_RAW_Msk = DUTY_CHNG_END_LSCH5_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel 6 duty change done.
    /// Position: 22, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH6_INT_RAW = BitField<22, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH6_INT_RAW_Pos = 22;
    constexpr uint32_t DUTY_CHNG_END_LSCH6_INT_RAW_Msk = DUTY_CHNG_END_LSCH6_INT_RAW::mask;

    /// The interrupt raw bit for low speed channel 7 duty change done.
    /// Position: 23, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH7_INT_RAW = BitField<23, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH7_INT_RAW_Pos = 23;
    constexpr uint32_t DUTY_CHNG_END_LSCH7_INT_RAW_Msk = DUTY_CHNG_END_LSCH7_INT_RAW::mask;

}  // namespace int_raw

/// INT_ST - INT_ST
namespace int_st {
    /// The interrupt status bit for high speed channel0 counter overflow event.
    /// Position: 0, Width: 1
    /// Access: read-only
    using HSTIMER0_OVF_INT_ST = BitField<0, 1>;
    constexpr uint32_t HSTIMER0_OVF_INT_ST_Pos = 0;
    constexpr uint32_t HSTIMER0_OVF_INT_ST_Msk = HSTIMER0_OVF_INT_ST::mask;

    /// The interrupt status bit for high speed channel1 counter overflow event.
    /// Position: 1, Width: 1
    /// Access: read-only
    using HSTIMER1_OVF_INT_ST = BitField<1, 1>;
    constexpr uint32_t HSTIMER1_OVF_INT_ST_Pos = 1;
    constexpr uint32_t HSTIMER1_OVF_INT_ST_Msk = HSTIMER1_OVF_INT_ST::mask;

    /// The interrupt status bit for high speed channel2 counter overflow event.
    /// Position: 2, Width: 1
    /// Access: read-only
    using HSTIMER2_OVF_INT_ST = BitField<2, 1>;
    constexpr uint32_t HSTIMER2_OVF_INT_ST_Pos = 2;
    constexpr uint32_t HSTIMER2_OVF_INT_ST_Msk = HSTIMER2_OVF_INT_ST::mask;

    /// The interrupt status bit for high speed channel3 counter overflow event.
    /// Position: 3, Width: 1
    /// Access: read-only
    using HSTIMER3_OVF_INT_ST = BitField<3, 1>;
    constexpr uint32_t HSTIMER3_OVF_INT_ST_Pos = 3;
    constexpr uint32_t HSTIMER3_OVF_INT_ST_Msk = HSTIMER3_OVF_INT_ST::mask;

    /// The interrupt status bit for low speed channel0 counter overflow event.
    /// Position: 4, Width: 1
    /// Access: read-only
    using LSTIMER0_OVF_INT_ST = BitField<4, 1>;
    constexpr uint32_t LSTIMER0_OVF_INT_ST_Pos = 4;
    constexpr uint32_t LSTIMER0_OVF_INT_ST_Msk = LSTIMER0_OVF_INT_ST::mask;

    /// The interrupt status bit for low speed channel1 counter overflow event.
    /// Position: 5, Width: 1
    /// Access: read-only
    using LSTIMER1_OVF_INT_ST = BitField<5, 1>;
    constexpr uint32_t LSTIMER1_OVF_INT_ST_Pos = 5;
    constexpr uint32_t LSTIMER1_OVF_INT_ST_Msk = LSTIMER1_OVF_INT_ST::mask;

    /// The interrupt status bit for low speed channel2 counter overflow event.
    /// Position: 6, Width: 1
    /// Access: read-only
    using LSTIMER2_OVF_INT_ST = BitField<6, 1>;
    constexpr uint32_t LSTIMER2_OVF_INT_ST_Pos = 6;
    constexpr uint32_t LSTIMER2_OVF_INT_ST_Msk = LSTIMER2_OVF_INT_ST::mask;

    /// The interrupt status bit for low speed channel3 counter overflow event.
    /// Position: 7, Width: 1
    /// Access: read-only
    using LSTIMER3_OVF_INT_ST = BitField<7, 1>;
    constexpr uint32_t LSTIMER3_OVF_INT_ST_Pos = 7;
    constexpr uint32_t LSTIMER3_OVF_INT_ST_Msk = LSTIMER3_OVF_INT_ST::mask;

    /// The interrupt status bit for high speed channel 0 duty change done event.
    /// Position: 8, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH0_INT_ST = BitField<8, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH0_INT_ST_Pos = 8;
    constexpr uint32_t DUTY_CHNG_END_HSCH0_INT_ST_Msk = DUTY_CHNG_END_HSCH0_INT_ST::mask;

    /// The interrupt status bit for high speed channel 1 duty change done event.
    /// Position: 9, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH1_INT_ST = BitField<9, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH1_INT_ST_Pos = 9;
    constexpr uint32_t DUTY_CHNG_END_HSCH1_INT_ST_Msk = DUTY_CHNG_END_HSCH1_INT_ST::mask;

    /// The interrupt status bit for high speed channel 2 duty change done event.
    /// Position: 10, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH2_INT_ST = BitField<10, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH2_INT_ST_Pos = 10;
    constexpr uint32_t DUTY_CHNG_END_HSCH2_INT_ST_Msk = DUTY_CHNG_END_HSCH2_INT_ST::mask;

    /// The interrupt status bit for high speed channel 3 duty change done event.
    /// Position: 11, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH3_INT_ST = BitField<11, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH3_INT_ST_Pos = 11;
    constexpr uint32_t DUTY_CHNG_END_HSCH3_INT_ST_Msk = DUTY_CHNG_END_HSCH3_INT_ST::mask;

    /// The interrupt status bit for high speed channel 4 duty change done event.
    /// Position: 12, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH4_INT_ST = BitField<12, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH4_INT_ST_Pos = 12;
    constexpr uint32_t DUTY_CHNG_END_HSCH4_INT_ST_Msk = DUTY_CHNG_END_HSCH4_INT_ST::mask;

    /// The interrupt status bit for high speed channel 5 duty change done event.
    /// Position: 13, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH5_INT_ST = BitField<13, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH5_INT_ST_Pos = 13;
    constexpr uint32_t DUTY_CHNG_END_HSCH5_INT_ST_Msk = DUTY_CHNG_END_HSCH5_INT_ST::mask;

    /// The interrupt status bit for high speed channel 6 duty change done event.
    /// Position: 14, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH6_INT_ST = BitField<14, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH6_INT_ST_Pos = 14;
    constexpr uint32_t DUTY_CHNG_END_HSCH6_INT_ST_Msk = DUTY_CHNG_END_HSCH6_INT_ST::mask;

    /// The interrupt status bit for high speed channel 7 duty change done event.
    /// Position: 15, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_HSCH7_INT_ST = BitField<15, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH7_INT_ST_Pos = 15;
    constexpr uint32_t DUTY_CHNG_END_HSCH7_INT_ST_Msk = DUTY_CHNG_END_HSCH7_INT_ST::mask;

    /// The interrupt status bit for low speed channel 0 duty change done event.
    /// Position: 16, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH0_INT_ST = BitField<16, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH0_INT_ST_Pos = 16;
    constexpr uint32_t DUTY_CHNG_END_LSCH0_INT_ST_Msk = DUTY_CHNG_END_LSCH0_INT_ST::mask;

    /// The interrupt status bit for low speed channel 1 duty change done event.
    /// Position: 17, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH1_INT_ST = BitField<17, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH1_INT_ST_Pos = 17;
    constexpr uint32_t DUTY_CHNG_END_LSCH1_INT_ST_Msk = DUTY_CHNG_END_LSCH1_INT_ST::mask;

    /// The interrupt status bit for low speed channel 2 duty change done event.
    /// Position: 18, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH2_INT_ST = BitField<18, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH2_INT_ST_Pos = 18;
    constexpr uint32_t DUTY_CHNG_END_LSCH2_INT_ST_Msk = DUTY_CHNG_END_LSCH2_INT_ST::mask;

    /// The interrupt status bit for low speed channel 3 duty change done event.
    /// Position: 19, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH3_INT_ST = BitField<19, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH3_INT_ST_Pos = 19;
    constexpr uint32_t DUTY_CHNG_END_LSCH3_INT_ST_Msk = DUTY_CHNG_END_LSCH3_INT_ST::mask;

    /// The interrupt status bit for low speed channel 4 duty change done event.
    /// Position: 20, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH4_INT_ST = BitField<20, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH4_INT_ST_Pos = 20;
    constexpr uint32_t DUTY_CHNG_END_LSCH4_INT_ST_Msk = DUTY_CHNG_END_LSCH4_INT_ST::mask;

    /// The interrupt status bit for low speed channel 5 duty change done event.
    /// Position: 21, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH5_INT_ST = BitField<21, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH5_INT_ST_Pos = 21;
    constexpr uint32_t DUTY_CHNG_END_LSCH5_INT_ST_Msk = DUTY_CHNG_END_LSCH5_INT_ST::mask;

    /// The interrupt status bit for low speed channel 6 duty change done event.
    /// Position: 22, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH6_INT_ST = BitField<22, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH6_INT_ST_Pos = 22;
    constexpr uint32_t DUTY_CHNG_END_LSCH6_INT_ST_Msk = DUTY_CHNG_END_LSCH6_INT_ST::mask;

    /// The interrupt status bit for low speed channel 7 duty change done event
    /// Position: 23, Width: 1
    /// Access: read-only
    using DUTY_CHNG_END_LSCH7_INT_ST = BitField<23, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH7_INT_ST_Pos = 23;
    constexpr uint32_t DUTY_CHNG_END_LSCH7_INT_ST_Msk = DUTY_CHNG_END_LSCH7_INT_ST::mask;

}  // namespace int_st

/// INT_ENA - INT_ENA
namespace int_ena {
    /// The interrupt enable bit for high speed channel0 counter overflow interrupt.
    /// Position: 0, Width: 1
    /// Access: read-write
    using HSTIMER0_OVF_INT_ENA = BitField<0, 1>;
    constexpr uint32_t HSTIMER0_OVF_INT_ENA_Pos = 0;
    constexpr uint32_t HSTIMER0_OVF_INT_ENA_Msk = HSTIMER0_OVF_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel1 counter overflow interrupt.
    /// Position: 1, Width: 1
    /// Access: read-write
    using HSTIMER1_OVF_INT_ENA = BitField<1, 1>;
    constexpr uint32_t HSTIMER1_OVF_INT_ENA_Pos = 1;
    constexpr uint32_t HSTIMER1_OVF_INT_ENA_Msk = HSTIMER1_OVF_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel2 counter overflow interrupt.
    /// Position: 2, Width: 1
    /// Access: read-write
    using HSTIMER2_OVF_INT_ENA = BitField<2, 1>;
    constexpr uint32_t HSTIMER2_OVF_INT_ENA_Pos = 2;
    constexpr uint32_t HSTIMER2_OVF_INT_ENA_Msk = HSTIMER2_OVF_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel3 counter overflow interrupt.
    /// Position: 3, Width: 1
    /// Access: read-write
    using HSTIMER3_OVF_INT_ENA = BitField<3, 1>;
    constexpr uint32_t HSTIMER3_OVF_INT_ENA_Pos = 3;
    constexpr uint32_t HSTIMER3_OVF_INT_ENA_Msk = HSTIMER3_OVF_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel0 counter overflow interrupt.
    /// Position: 4, Width: 1
    /// Access: read-write
    using LSTIMER0_OVF_INT_ENA = BitField<4, 1>;
    constexpr uint32_t LSTIMER0_OVF_INT_ENA_Pos = 4;
    constexpr uint32_t LSTIMER0_OVF_INT_ENA_Msk = LSTIMER0_OVF_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel1 counter overflow interrupt.
    /// Position: 5, Width: 1
    /// Access: read-write
    using LSTIMER1_OVF_INT_ENA = BitField<5, 1>;
    constexpr uint32_t LSTIMER1_OVF_INT_ENA_Pos = 5;
    constexpr uint32_t LSTIMER1_OVF_INT_ENA_Msk = LSTIMER1_OVF_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel2 counter overflow interrupt.
    /// Position: 6, Width: 1
    /// Access: read-write
    using LSTIMER2_OVF_INT_ENA = BitField<6, 1>;
    constexpr uint32_t LSTIMER2_OVF_INT_ENA_Pos = 6;
    constexpr uint32_t LSTIMER2_OVF_INT_ENA_Msk = LSTIMER2_OVF_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel3 counter overflow interrupt.
    /// Position: 7, Width: 1
    /// Access: read-write
    using LSTIMER3_OVF_INT_ENA = BitField<7, 1>;
    constexpr uint32_t LSTIMER3_OVF_INT_ENA_Pos = 7;
    constexpr uint32_t LSTIMER3_OVF_INT_ENA_Msk = LSTIMER3_OVF_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel 0 duty change done interrupt.
    /// Position: 8, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_HSCH0_INT_ENA = BitField<8, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH0_INT_ENA_Pos = 8;
    constexpr uint32_t DUTY_CHNG_END_HSCH0_INT_ENA_Msk = DUTY_CHNG_END_HSCH0_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel 1 duty change done interrupt.
    /// Position: 9, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_HSCH1_INT_ENA = BitField<9, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH1_INT_ENA_Pos = 9;
    constexpr uint32_t DUTY_CHNG_END_HSCH1_INT_ENA_Msk = DUTY_CHNG_END_HSCH1_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel 2 duty change done interrupt.
    /// Position: 10, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_HSCH2_INT_ENA = BitField<10, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH2_INT_ENA_Pos = 10;
    constexpr uint32_t DUTY_CHNG_END_HSCH2_INT_ENA_Msk = DUTY_CHNG_END_HSCH2_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel 3 duty change done interrupt.
    /// Position: 11, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_HSCH3_INT_ENA = BitField<11, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH3_INT_ENA_Pos = 11;
    constexpr uint32_t DUTY_CHNG_END_HSCH3_INT_ENA_Msk = DUTY_CHNG_END_HSCH3_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel 4 duty change done interrupt.
    /// Position: 12, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_HSCH4_INT_ENA = BitField<12, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH4_INT_ENA_Pos = 12;
    constexpr uint32_t DUTY_CHNG_END_HSCH4_INT_ENA_Msk = DUTY_CHNG_END_HSCH4_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel 5 duty change done interrupt.
    /// Position: 13, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_HSCH5_INT_ENA = BitField<13, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH5_INT_ENA_Pos = 13;
    constexpr uint32_t DUTY_CHNG_END_HSCH5_INT_ENA_Msk = DUTY_CHNG_END_HSCH5_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel 6 duty change done interrupt.
    /// Position: 14, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_HSCH6_INT_ENA = BitField<14, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH6_INT_ENA_Pos = 14;
    constexpr uint32_t DUTY_CHNG_END_HSCH6_INT_ENA_Msk = DUTY_CHNG_END_HSCH6_INT_ENA::mask;

    /// The interrupt enable bit for high speed channel 7 duty change done interrupt.
    /// Position: 15, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_HSCH7_INT_ENA = BitField<15, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH7_INT_ENA_Pos = 15;
    constexpr uint32_t DUTY_CHNG_END_HSCH7_INT_ENA_Msk = DUTY_CHNG_END_HSCH7_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel 0 duty change done interrupt.
    /// Position: 16, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_LSCH0_INT_ENA = BitField<16, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH0_INT_ENA_Pos = 16;
    constexpr uint32_t DUTY_CHNG_END_LSCH0_INT_ENA_Msk = DUTY_CHNG_END_LSCH0_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel 1 duty change done interrupt.
    /// Position: 17, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_LSCH1_INT_ENA = BitField<17, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH1_INT_ENA_Pos = 17;
    constexpr uint32_t DUTY_CHNG_END_LSCH1_INT_ENA_Msk = DUTY_CHNG_END_LSCH1_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel 2 duty change done interrupt.
    /// Position: 18, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_LSCH2_INT_ENA = BitField<18, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH2_INT_ENA_Pos = 18;
    constexpr uint32_t DUTY_CHNG_END_LSCH2_INT_ENA_Msk = DUTY_CHNG_END_LSCH2_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel 3 duty change done interrupt.
    /// Position: 19, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_LSCH3_INT_ENA = BitField<19, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH3_INT_ENA_Pos = 19;
    constexpr uint32_t DUTY_CHNG_END_LSCH3_INT_ENA_Msk = DUTY_CHNG_END_LSCH3_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel 4 duty change done interrupt.
    /// Position: 20, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_LSCH4_INT_ENA = BitField<20, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH4_INT_ENA_Pos = 20;
    constexpr uint32_t DUTY_CHNG_END_LSCH4_INT_ENA_Msk = DUTY_CHNG_END_LSCH4_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel 5 duty change done interrupt.
    /// Position: 21, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_LSCH5_INT_ENA = BitField<21, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH5_INT_ENA_Pos = 21;
    constexpr uint32_t DUTY_CHNG_END_LSCH5_INT_ENA_Msk = DUTY_CHNG_END_LSCH5_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel 6 duty change done interrupt.
    /// Position: 22, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_LSCH6_INT_ENA = BitField<22, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH6_INT_ENA_Pos = 22;
    constexpr uint32_t DUTY_CHNG_END_LSCH6_INT_ENA_Msk = DUTY_CHNG_END_LSCH6_INT_ENA::mask;

    /// The interrupt enable bit for low speed channel 7 duty change done interrupt.
    /// Position: 23, Width: 1
    /// Access: read-write
    using DUTY_CHNG_END_LSCH7_INT_ENA = BitField<23, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH7_INT_ENA_Pos = 23;
    constexpr uint32_t DUTY_CHNG_END_LSCH7_INT_ENA_Msk = DUTY_CHNG_END_LSCH7_INT_ENA::mask;

}  // namespace int_ena

/// INT_CLR - INT_CLR
namespace int_clr {
    /// Set this bit to clear high speed channel0 counter overflow interrupt.
    /// Position: 0, Width: 1
    /// Access: write-only
    using HSTIMER0_OVF_INT_CLR = BitField<0, 1>;
    constexpr uint32_t HSTIMER0_OVF_INT_CLR_Pos = 0;
    constexpr uint32_t HSTIMER0_OVF_INT_CLR_Msk = HSTIMER0_OVF_INT_CLR::mask;

    /// Set this bit to clear high speed channel1 counter overflow interrupt.
    /// Position: 1, Width: 1
    /// Access: write-only
    using HSTIMER1_OVF_INT_CLR = BitField<1, 1>;
    constexpr uint32_t HSTIMER1_OVF_INT_CLR_Pos = 1;
    constexpr uint32_t HSTIMER1_OVF_INT_CLR_Msk = HSTIMER1_OVF_INT_CLR::mask;

    /// Set this bit to clear high speed channel2 counter overflow interrupt.
    /// Position: 2, Width: 1
    /// Access: write-only
    using HSTIMER2_OVF_INT_CLR = BitField<2, 1>;
    constexpr uint32_t HSTIMER2_OVF_INT_CLR_Pos = 2;
    constexpr uint32_t HSTIMER2_OVF_INT_CLR_Msk = HSTIMER2_OVF_INT_CLR::mask;

    /// Set this bit to clear high speed channel3 counter overflow interrupt.
    /// Position: 3, Width: 1
    /// Access: write-only
    using HSTIMER3_OVF_INT_CLR = BitField<3, 1>;
    constexpr uint32_t HSTIMER3_OVF_INT_CLR_Pos = 3;
    constexpr uint32_t HSTIMER3_OVF_INT_CLR_Msk = HSTIMER3_OVF_INT_CLR::mask;

    /// Set this bit to clear low speed channel0 counter overflow interrupt.
    /// Position: 4, Width: 1
    /// Access: write-only
    using LSTIMER0_OVF_INT_CLR = BitField<4, 1>;
    constexpr uint32_t LSTIMER0_OVF_INT_CLR_Pos = 4;
    constexpr uint32_t LSTIMER0_OVF_INT_CLR_Msk = LSTIMER0_OVF_INT_CLR::mask;

    /// Set this bit to clear low speed channel1 counter overflow interrupt.
    /// Position: 5, Width: 1
    /// Access: write-only
    using LSTIMER1_OVF_INT_CLR = BitField<5, 1>;
    constexpr uint32_t LSTIMER1_OVF_INT_CLR_Pos = 5;
    constexpr uint32_t LSTIMER1_OVF_INT_CLR_Msk = LSTIMER1_OVF_INT_CLR::mask;

    /// Set this bit to clear low speed channel2 counter overflow interrupt.
    /// Position: 6, Width: 1
    /// Access: write-only
    using LSTIMER2_OVF_INT_CLR = BitField<6, 1>;
    constexpr uint32_t LSTIMER2_OVF_INT_CLR_Pos = 6;
    constexpr uint32_t LSTIMER2_OVF_INT_CLR_Msk = LSTIMER2_OVF_INT_CLR::mask;

    /// Set this bit to clear low speed channel3 counter overflow interrupt.
    /// Position: 7, Width: 1
    /// Access: write-only
    using LSTIMER3_OVF_INT_CLR = BitField<7, 1>;
    constexpr uint32_t LSTIMER3_OVF_INT_CLR_Pos = 7;
    constexpr uint32_t LSTIMER3_OVF_INT_CLR_Msk = LSTIMER3_OVF_INT_CLR::mask;

    /// Set this bit to clear high speed channel 0 duty change done interrupt.
    /// Position: 8, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_HSCH0_INT_CLR = BitField<8, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH0_INT_CLR_Pos = 8;
    constexpr uint32_t DUTY_CHNG_END_HSCH0_INT_CLR_Msk = DUTY_CHNG_END_HSCH0_INT_CLR::mask;

    /// Set this bit to clear high speed channel 1 duty change done interrupt.
    /// Position: 9, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_HSCH1_INT_CLR = BitField<9, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH1_INT_CLR_Pos = 9;
    constexpr uint32_t DUTY_CHNG_END_HSCH1_INT_CLR_Msk = DUTY_CHNG_END_HSCH1_INT_CLR::mask;

    /// Set this bit to clear high speed channel 2 duty change done interrupt.
    /// Position: 10, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_HSCH2_INT_CLR = BitField<10, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH2_INT_CLR_Pos = 10;
    constexpr uint32_t DUTY_CHNG_END_HSCH2_INT_CLR_Msk = DUTY_CHNG_END_HSCH2_INT_CLR::mask;

    /// Set this bit to clear high speed channel 3 duty change done interrupt.
    /// Position: 11, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_HSCH3_INT_CLR = BitField<11, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH3_INT_CLR_Pos = 11;
    constexpr uint32_t DUTY_CHNG_END_HSCH3_INT_CLR_Msk = DUTY_CHNG_END_HSCH3_INT_CLR::mask;

    /// Set this bit to clear high speed channel 4 duty change done interrupt.
    /// Position: 12, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_HSCH4_INT_CLR = BitField<12, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH4_INT_CLR_Pos = 12;
    constexpr uint32_t DUTY_CHNG_END_HSCH4_INT_CLR_Msk = DUTY_CHNG_END_HSCH4_INT_CLR::mask;

    /// Set this bit to clear high speed channel 5 duty change done interrupt.
    /// Position: 13, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_HSCH5_INT_CLR = BitField<13, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH5_INT_CLR_Pos = 13;
    constexpr uint32_t DUTY_CHNG_END_HSCH5_INT_CLR_Msk = DUTY_CHNG_END_HSCH5_INT_CLR::mask;

    /// Set this bit to clear high speed channel 6 duty change done interrupt.
    /// Position: 14, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_HSCH6_INT_CLR = BitField<14, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH6_INT_CLR_Pos = 14;
    constexpr uint32_t DUTY_CHNG_END_HSCH6_INT_CLR_Msk = DUTY_CHNG_END_HSCH6_INT_CLR::mask;

    /// Set this bit to clear high speed channel 7 duty change done interrupt.
    /// Position: 15, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_HSCH7_INT_CLR = BitField<15, 1>;
    constexpr uint32_t DUTY_CHNG_END_HSCH7_INT_CLR_Pos = 15;
    constexpr uint32_t DUTY_CHNG_END_HSCH7_INT_CLR_Msk = DUTY_CHNG_END_HSCH7_INT_CLR::mask;

    /// Set this bit to clear low speed channel 0 duty change done interrupt.
    /// Position: 16, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_LSCH0_INT_CLR = BitField<16, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH0_INT_CLR_Pos = 16;
    constexpr uint32_t DUTY_CHNG_END_LSCH0_INT_CLR_Msk = DUTY_CHNG_END_LSCH0_INT_CLR::mask;

    /// Set this bit to clear low speed channel 1 duty change done interrupt.
    /// Position: 17, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_LSCH1_INT_CLR = BitField<17, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH1_INT_CLR_Pos = 17;
    constexpr uint32_t DUTY_CHNG_END_LSCH1_INT_CLR_Msk = DUTY_CHNG_END_LSCH1_INT_CLR::mask;

    /// Set this bit to clear low speed channel 2 duty change done interrupt.
    /// Position: 18, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_LSCH2_INT_CLR = BitField<18, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH2_INT_CLR_Pos = 18;
    constexpr uint32_t DUTY_CHNG_END_LSCH2_INT_CLR_Msk = DUTY_CHNG_END_LSCH2_INT_CLR::mask;

    /// Set this bit to clear low speed channel 3 duty change done interrupt.
    /// Position: 19, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_LSCH3_INT_CLR = BitField<19, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH3_INT_CLR_Pos = 19;
    constexpr uint32_t DUTY_CHNG_END_LSCH3_INT_CLR_Msk = DUTY_CHNG_END_LSCH3_INT_CLR::mask;

    /// Set this bit to clear low speed channel 4 duty change done interrupt.
    /// Position: 20, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_LSCH4_INT_CLR = BitField<20, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH4_INT_CLR_Pos = 20;
    constexpr uint32_t DUTY_CHNG_END_LSCH4_INT_CLR_Msk = DUTY_CHNG_END_LSCH4_INT_CLR::mask;

    /// Set this bit to clear low speed channel 5 duty change done interrupt.
    /// Position: 21, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_LSCH5_INT_CLR = BitField<21, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH5_INT_CLR_Pos = 21;
    constexpr uint32_t DUTY_CHNG_END_LSCH5_INT_CLR_Msk = DUTY_CHNG_END_LSCH5_INT_CLR::mask;

    /// Set this bit to clear low speed channel 6 duty change done interrupt.
    /// Position: 22, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_LSCH6_INT_CLR = BitField<22, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH6_INT_CLR_Pos = 22;
    constexpr uint32_t DUTY_CHNG_END_LSCH6_INT_CLR_Msk = DUTY_CHNG_END_LSCH6_INT_CLR::mask;

    /// Set this bit to clear low speed channel 7 duty change done interrupt.
    /// Position: 23, Width: 1
    /// Access: write-only
    using DUTY_CHNG_END_LSCH7_INT_CLR = BitField<23, 1>;
    constexpr uint32_t DUTY_CHNG_END_LSCH7_INT_CLR_Pos = 23;
    constexpr uint32_t DUTY_CHNG_END_LSCH7_INT_CLR_Msk = DUTY_CHNG_END_LSCH7_INT_CLR::mask;

}  // namespace int_clr

/// CONF - CONF
namespace conf {
    /// This bit is used to set the frequency of slow_clk. 1'b1:80mhz 1'b0:8mhz
    /// Position: 0, Width: 1
    /// Access: read-write
    using APB_CLK_SEL = BitField<0, 1>;
    constexpr uint32_t APB_CLK_SEL_Pos = 0;
    constexpr uint32_t APB_CLK_SEL_Msk = APB_CLK_SEL::mask;

}  // namespace conf

/// DATE - DATE
namespace date {
    /// This register represents the version .
    /// Position: 0, Width: 32
    /// Access: read-write
    using DATE = BitField<0, 32>;
    constexpr uint32_t DATE_Pos = 0;
    constexpr uint32_t DATE_Msk = DATE::mask;

}  // namespace date

}  // namespace alloy::hal::espressif::esp32::ledc
