// Seed: 1422787276
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  always if (-1);
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  always @(negedge -1)
    if (1)
      if (1'b0) id_1 <= 1;
      else repeat (-1) id_1 <= id_2;
  logic [7:0] id_4;
  wire id_5, id_6;
  assign id_4 = id_4[(-1)];
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_6
  );
endmodule
