library ieee;
use ieee.STD_LOGIC_1164.all;
use ieee.STD_LOGIC_UNSIGNED.all;
entity IO is
	port(
		rst 			: in std_logic;
		clk 			: in std_logic;

		MemWrite		: in std_logic;
		MemRead			: in std_logic;
		data		: in std_logic_vector(15 downto 0);--WriteData  IN
		addr		: in std_logic_vector(15 downto 0);--MemAddr IN
		pcaddr		: in std_logic_vector(15 downto 0);	
		MemData		: out std_logic_vector(15 downto 0);--MemData OUT
		PC			: out std_logic_vector(15 downto 0);--PC OUT

		tbre			: in std_logic;
		tsre			: in std_logic;
		rdn 			: inout std_logic;
		wrn				: inout std_logic;
		data_ready		: in std_logic;

		ram1_en 		: out std_logic;
		ram1_oe			: out std_logic;
		ram1_we			: out std_logic;
		ram1_addr		: out std_logic_vector(17 downto 0);
		ram1_data		: inout std_logic_vector(15 downto 0);

		ram2_en			: out std_logic;
		ram2_oe			: out std_logic;
		ram2_we			: out std_logic;
		ram2_addr		: out std_logic_vector(17 downto 0);
		ram2_data		: inout std_logic_vector(15 downto 0)
		
	);
end IO;

architecture Behavioral of IO is
	signal state : std_logic_vector(2 downto 0) := "000";
	signal flag : std_logic :='0';
begin 
	process(clk, rst)
	begin
		if rst = '0' then
			state <= "000";
			ram2_en <= '1';
			ram1_en <= '1';
		elsif clk'event and clk = '1' then
			ram2_en <= '0';
			case state is
				when "000" =>--ÂèñÊåá‰ª
					ram2_data <= "ZZZZZZZZZZZZZZZZ";
					ram2_we <= '1';
					ram2_oe <= '0';
					ram2_addr <= "00"&pcaddr;
					state <= "001";
				when "001" =>
					PC <= ram2_data;
					ram2_oe <='1';
					state <= "010";
				when "010" =>--ËØªÂÜôÂÜÖÂ≠ò
					if (MemRead = '1') then
						if(addr = x"BF03") then
							rdn<='1';
							ram2_data <= "ZZZZZZZZZZZZZZZZ";
							flag<='0';
						else 
							ram2_data <= "ZZZZZZZZZZZZZZZZ";
							ram2_we <= '1';
							ram2_oe <= '0';
							ram2_addr <= "00"&addr;
							flag<='1';	
						end if;
						state <= "011";
					elsif(MemWrite = '1') then
						if(addr = x"BF02")then
							ram2_data<= data;
							wrn<='0';
							flag<='0';
						else
							ram2_oe <= '1';
							ram2_data <= data;
							ram2_addr <= "00"&addr;
							ram2_we <= '0';
							flag<='1';
						end if;
						state <= "100";
					else
						state <= "101";
					end if ;
				when "011" =>
					if(flag = '0') then
						if data_ready ='1' then
							MemData <= ram2_data;
							rdn<='0';
							state <= "000";
						else
							state<="011";
						end if;
					else
						MemData <= ram2_data;
						ram2_oe <='1';
						state <= "000";
					end if;
					
				when "100" =>
					if(flag = '0') then
						wrn<='1';
					else 
						ram2_we <= '1';
					end if;
					state <= "000";
				when "101" =>
					state <= "000";
				when others =>
					state <= "000";
			end case;
		end if;
	end process;
end Behavioral;