description: Inter-Processor Interrupts Control and Status
register:
- default: '0x00000000'
  description: Ch 0 Interrupt Trigger (sender). Default APU MPCore.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH0_TRIG
  offset: '0x00000000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 0 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH0_OBS
  offset: '0x00000004'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 0 Interrupt Status and Clear (receiver). Default APU MPCore.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: CH0_ISR
  offset: '0x00000010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: Ch 0 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH0_IMR
  offset: '0x00000014'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 0 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH0_IER
  offset: '0x00000018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 0 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH0_IDR
  offset: '0x0000001C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 1 Interrupt Trigger (sender). Default RPU0.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH1_TRIG
  offset: '0x00010000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 1 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH1_OBS
  offset: '0x00010004'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 1 Interrupt Status and Clear (receiver). Default RPU0.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: CH1_ISR
  offset: '0x00010010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: Ch 1 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH1_IMR
  offset: '0x00010014'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 1 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH1_IER
  offset: '0x00010018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 1 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH1_IDR
  offset: '0x0001001C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 2 Interrupt Trigger (sender). Default RPU1.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH2_TRIG
  offset: '0x00020000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 2 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH2_OBS
  offset: '0x00020004'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 2 Interrupt Status and Clear (receiver). Default RPU1.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: CH2_ISR
  offset: '0x00020010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: Ch 2 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH2_IMR
  offset: '0x00020014'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 2 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH2_IER
  offset: '0x00020018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 1 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH2_IDR
  offset: '0x0002001C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 0 Interrupt Trigger (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_0_TRIG
  offset: '0x00030000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 0 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: PMU_0_OBS
  offset: '0x00030004'
  type: ro
  width: 32
- default: '0x00000000'
  description: PMU 0 Interrupt Status and Clear (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: PMU_0_ISR
  offset: '0x00030010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: PMU 0 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: PMU_0_IMR
  offset: '0x00030014'
  type: ro
  width: 32
- default: '0x00000000'
  description: PMU 0 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_0_IER
  offset: '0x00030018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 0 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_0_IDR
  offset: '0x0003001C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 1 Interrupt Trigger (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_1_TRIG
  offset: '0x00031000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 1 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: PMU_1_OBS
  offset: '0x00031004'
  type: ro
  width: 32
- default: '0x00000000'
  description: PMU 1 Interrupt Status and Clear (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: PMU_1_ISR
  offset: '0x00031010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: PMU 1 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: PMU_1_IMR
  offset: '0x00031014'
  type: ro
  width: 32
- default: '0x00000000'
  description: PMU 1 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_1_IER
  offset: '0x00031018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 1 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_1_IDR
  offset: '0x0003101C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 2 Interrupt Trigger (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_2_TRIG
  offset: '0x00032000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 2 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: PMU_2_OBS
  offset: '0x00032004'
  type: ro
  width: 32
- default: '0x00000000'
  description: PMU 2 Interrupt Status and Clear (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: PMU_2_ISR
  offset: '0x00032010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: PMU 2 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: PMU_2_IMR
  offset: '0x00032014'
  type: ro
  width: 32
- default: '0x00000000'
  description: PMU 2 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_2_IER
  offset: '0x00032018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 2 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_2_IDR
  offset: '0x0003201C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 3 Interrupt Trigger (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_3_TRIG
  offset: '0x00033000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 3 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: PMU_3_OBS
  offset: '0x00033004'
  type: ro
  width: 32
- default: '0x00000000'
  description: PMU 3 Interrupt Status and Clear (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: PMU_3_ISR
  offset: '0x00033010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: PMU 3 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: PMU_3_IMR
  offset: '0x00033014'
  type: ro
  width: 32
- default: '0x00000000'
  description: PMU 3 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_3_IER
  offset: '0x00033018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: PMU 3 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: PMU_3_IDR
  offset: '0x0003301C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 7 Interrupt Trigger (sender). Default PL 0.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH7_TRIG
  offset: '0x00040000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 7 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH7_OBS
  offset: '0x00040004'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 7 Interrupt Status and Clear (receiver). Default PL 0.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: CH7_ISR
  offset: '0x00040010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: Ch 7 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH7_IMR
  offset: '0x00040014'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 7 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH7_IER
  offset: '0x00040018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 7 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH7_IDR
  offset: '0x0004001C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 8 Interrupt Trigger (sender). Default PL 1.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH8_TRIG
  offset: '0x00050000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 8 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH8_OBS
  offset: '0x00050004'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 8 Interrupt Status and Clear (receiver). Default PL 1.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: CH8_ISR
  offset: '0x00050010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: Ch 8 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH8_IMR
  offset: '0x00050014'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 8 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH8_IER
  offset: '0x00050018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 8 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH8_IDR
  offset: '0x0005001C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 9 Interrupt Trigger (sender). Default PL 2.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH9_TRIG
  offset: '0x00060000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 9 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH9_OBS
  offset: '0x00060004'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 9 Interrupt Status and Clear (receiver). Default PL 2.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: CH9_ISR
  offset: '0x00060010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: Ch 9 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH9_IMR
  offset: '0x00060014'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 9 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH9_IER
  offset: '0x00060018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 9 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH9_IDR
  offset: '0x0006001C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 10 Interrupt Trigger (sender). Default PL 3.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH10_TRIG
  offset: '0x00070000'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 10 Interrupt Observation (sender).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH10_OBS
  offset: '0x00070004'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 10 Interrupt Status and Clear (receiver). Default PL 3.
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wtc
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wtc
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wtc
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wtc
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wtc
  - bits: '18'
    name: CH5
    type: wtc
  - bits: '17'
    name: CH4
    type: wtc
  - bits: '16'
    name: CH3
    type: wtc
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wtc
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wtc
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wtc
  name: CH10_ISR
  offset: '0x00070010'
  type: mixed
  width: 32
- default: '0x0F0F0301'
  description: Ch 10 Interrupt Mask (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: ro
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: ro
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: ro
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: ro
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: ro
  - bits: '18'
    name: CH5
    type: ro
  - bits: '17'
    name: CH4
    type: ro
  - bits: '16'
    name: CH3
    type: ro
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: ro
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: ro
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: ro
  name: CH10_IMR
  offset: '0x00070014'
  type: ro
  width: 32
- default: '0x00000000'
  description: Ch 10 Interrupt Enable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH10_IER
  offset: '0x00070018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Ch 10 Interrupt Disable (receiver).
  field:
  - bits: '31:28'
    name: RESERVED
    type: ro
  - bits: '27'
    longdesc: Default to PL IPI3.
    name: CH10
    shortdesc: Ch 10.
    type: wo
  - bits: '26'
    longdesc: Default to PL IPI2.
    name: CH9
    shortdesc: Ch 9.
    type: wo
  - bits: '25'
    longdesc: Default to PL IPI1.
    name: CH8
    shortdesc: Ch 8.
    type: wo
  - bits: '24'
    longdesc: Default to PL IPI0.
    name: CH7
    shortdesc: Ch 7.
    type: wo
  - bits: '23:20'
    name: RESERVED
    type: ro
  - bits: '19'
    name: CH6
    type: wo
  - bits: '18'
    name: CH5
    type: wo
  - bits: '17'
    name: CH4
    type: wo
  - bits: '16'
    name: CH3
    type: wo
  - bits: '15:10'
    name: RESERVED
    type: ro
  - bits: '9'
    longdesc: Default to RPU1.
    name: CH2
    shortdesc: Ch 2.
    type: wo
  - bits: '8'
    longdesc: Default to RPU0.
    name: CH1
    shortdesc: Ch 1.
    type: wo
  - bits: '7:1'
    name: RESERVED
    type: ro
  - bits: '0'
    longdesc: Default to APU MPCore.
    name: CH0
    shortdesc: Ch 0.
    type: wo
  name: CH10_IDR
  offset: '0x0007001C'
  type: mixed
  width: 32
- default: '0x00000000'
  description: IPI Controller Error Signal Control.
  field:
  - bits: '0'
    longdesc: 'Enable the PSLVERR signal back to APB master when an unimplemented
      register is accessed. 0: do not send PSLVERR. 1: assert PSLVERR for unimplemented
      register accesses. Note: The [addr_decode_err] interrupt bit is set in the IPI_ISR
      regardless of the setting of this bit.'
    name: SLVERR_ENABLE
    shortdesc: Unimplemented Register Access.
    type: rw
  name: IPI_CTRL
  offset: '0x00080000'
  type: rw
  width: 32
- default: '0x00000000'
  description: IPI Controller Interrupt Status and Clear.
  field:
  - bits: '31:1'
    name: RESERVED
    type: ro
  - bits: '0'
    name: ADDR_DECODE_ERR
    type: wtc
  name: IPI_ISR
  offset: '0x00080010'
  type: mixed
  width: 32
- default: '0x00000001'
  description: IPI Controller Interrupt Mask.
  field:
  - bits: '31:1'
    name: RESERVED
    type: ro
  - bits: '0'
    name: ADDR_DECODE_ERR
    type: ro
  name: IPI_IMR
  offset: '0x00080014'
  type: ro
  width: 32
- default: '0x00000000'
  description: IPI Controller Interrupt Enable.
  field:
  - bits: '31:1'
    name: RESERVED
    type: ro
  - bits: '0'
    name: ADDR_DECODE_ERR
    type: wo
  name: IPI_IER
  offset: '0x00080018'
  type: mixed
  width: 32
- default: '0x00000000'
  description: Scratch register for interconnect data path checking
  field:
  - bits: '31:0'
    name: DATA
    type: rw
  name: SAFETY_CHK
  offset: '0x00080030'
  type: rw
  width: 32
- default: '0x00000000'
  description: IPI Controller Interrupt Disable.
  field:
  - bits: '31:1'
    name: RESERVED
    type: ro
  - bits: '0'
    name: ADDR_DECODE_ERR
    type: wo
  name: IPI_IDR
  offset: '0x000C001C'
  type: mixed
  width: 32
