
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.33 (git sha1 2584903a060)


-- Executing script file `synthesis_check.ys' --

1. Executing Verilog-2005 frontend: rtl/core/riscv_defines.vh
Parsing Verilog input from `rtl/core/riscv_defines.vh' to AST representation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: rtl/core/alu.v
Parsing Verilog input from `rtl/core/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: rtl/core/regfile.v
Parsing Verilog input from `rtl/core/regfile.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Warning: Replacing memory \registers with list of registers. See rtl/core/regfile.v:44
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: rtl/core/mdu.v
Parsing Verilog input from `rtl/core/mdu.v' to AST representation.
Generating RTLIL representation for module `\mdu'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: rtl/core/decoder.v
Parsing Verilog input from `rtl/core/decoder.v' to AST representation.
Generating RTLIL representation for module `\decoder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: rtl/core/csr_unit.v
Parsing Verilog input from `rtl/core/csr_unit.v' to AST representation.
Generating RTLIL representation for module `\csr_unit'.
Warning: reg '\epc_out' is assigned in a continuous assignment at rtl/core/csr_unit.v:144.12-144.26.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: rtl/core/exception_unit.v
Parsing Verilog input from `rtl/core/exception_unit.v' to AST representation.
Generating RTLIL representation for module `\exception_unit'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: rtl/core/interrupt_controller.v
Parsing Verilog input from `rtl/core/interrupt_controller.v' to AST representation.
Generating RTLIL representation for module `\interrupt_controller'.
Warning: wire '\i' is assigned in a block at rtl/core/interrupt_controller.v:78.22-78.28.
Warning: wire '\i' is assigned in a block at rtl/core/interrupt_controller.v:78.39-78.48.
rtl/core/interrupt_controller.v:78: ERROR: Left hand side of 1st expression of procedural for-loop is not a register!
