{"sha": "855828f1b1007df6d58a4bd93f3fdb3de2e655b5", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ODU1ODI4ZjFiMTAwN2RmNmQ1OGE0YmQ5M2YzZmRiM2RlMmU2NTViNQ==", "commit": {"author": {"name": "Matthew Gretton-Dann", "email": "matthew.gretton-dann@arm.com", "date": "2012-10-18T16:43:15Z"}, "committer": {"name": "Ramana Radhakrishnan", "email": "ramana@gcc.gnu.org", "date": "2012-10-18T16:43:15Z"}, "message": "A15 neon description.\n\n2012-10-18  Matthew Gretton-Dann  <matthew.gretton-dann@arm.com>\n\t    Ramana Radhakrishnan  <ramana.radhakrishnan@arm.com>\n            Sameera Deshpande  <sameera.deshpande@arm.com>\n\n           * config/arm/cortex-a15-neon.md: New file.\n           * config/arm/cortex-a15.md (cortex_a15_call): Adjust reservation.\n           (cortex_a15_load1): Likewise.\n           (cortex_a15_load3): Likewise.\n           (cortex_a15_store1): Likewise.\n           (cortex_a15_store3): Likewise.\n           (cortex-a15-neon.md): Include.\n\n\n\n\nCo-Authored-By: Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>\nCo-Authored-By: Sameera Deshpande <sameera.deshpande@arm.com>\n\nFrom-SVN: r192569", "tree": {"sha": "5c9c41ab744cf75c665624f2e5e0c3bc6c13cc59", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/5c9c41ab744cf75c665624f2e5e0c3bc6c13cc59"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/855828f1b1007df6d58a4bd93f3fdb3de2e655b5", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/855828f1b1007df6d58a4bd93f3fdb3de2e655b5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/855828f1b1007df6d58a4bd93f3fdb3de2e655b5", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/855828f1b1007df6d58a4bd93f3fdb3de2e655b5/comments", "author": {"login": "matt-gretton-dann", "id": 53790742, "node_id": "MDQ6VXNlcjUzNzkwNzQy", "avatar_url": "https://avatars.githubusercontent.com/u/53790742?v=4", "gravatar_id": "", "url": "https://api.github.com/users/matt-gretton-dann", "html_url": "https://github.com/matt-gretton-dann", "followers_url": "https://api.github.com/users/matt-gretton-dann/followers", "following_url": "https://api.github.com/users/matt-gretton-dann/following{/other_user}", "gists_url": "https://api.github.com/users/matt-gretton-dann/gists{/gist_id}", "starred_url": "https://api.github.com/users/matt-gretton-dann/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/matt-gretton-dann/subscriptions", "organizations_url": "https://api.github.com/users/matt-gretton-dann/orgs", "repos_url": "https://api.github.com/users/matt-gretton-dann/repos", "events_url": "https://api.github.com/users/matt-gretton-dann/events{/privacy}", "received_events_url": "https://api.github.com/users/matt-gretton-dann/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "1ba24090f6871f1bf7d6c5408589f2041b5165ac", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/1ba24090f6871f1bf7d6c5408589f2041b5165ac", "html_url": "https://github.com/Rust-GCC/gccrs/commit/1ba24090f6871f1bf7d6c5408589f2041b5165ac"}], "stats": {"total": 1261, "additions": 1245, "deletions": 16}, "files": [{"sha": "8b9771f244d7c2f344c9dd4876668d48d14d6385", "filename": "gcc/ChangeLog", "status": "modified", "additions": 12, "deletions": 0, "changes": 12, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/855828f1b1007df6d58a4bd93f3fdb3de2e655b5/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/855828f1b1007df6d58a4bd93f3fdb3de2e655b5/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=855828f1b1007df6d58a4bd93f3fdb3de2e655b5", "patch": "@@ -1,3 +1,15 @@\n+2012-10-18  Matthew Gretton-Dann  <matthew.gretton-dann@arm.com>\n+\t    Ramana Radhakrishnan  <ramana.radhakrishnan@arm.com>\n+            Sameera Deshpande  <sameera.deshpande@arm.com>\n+\n+           * config/arm/cortex-a15-neon.md: New file.\n+           * config/arm/cortex-a15.md (cortex_a15_call): Adjust reservation.\n+           (cortex_a15_load1): Likewise.\n+           (cortex_a15_load3): Likewise.\n+           (cortex_a15_store1): Likewise.\n+           (cortex_a15_store3): Likewise.\n+           (cortex-a15-neon.md): Include.\n+\n 2012-10-18  Segher Boessenkool  <segher@kernel.crashing.org>\n \n \t* config/rs6000/altivec.md (altivec_lvsl, altivec_lvsr): Add mode."}, {"sha": "afb67a587526fae8145a8474871cc1d4fbe7e3c9", "filename": "gcc/config/arm/cortex-a15-neon.md", "status": "added", "additions": 1215, "deletions": 0, "changes": 1215, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/855828f1b1007df6d58a4bd93f3fdb3de2e655b5/gcc%2Fconfig%2Farm%2Fcortex-a15-neon.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/855828f1b1007df6d58a4bd93f3fdb3de2e655b5/gcc%2Fconfig%2Farm%2Fcortex-a15-neon.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a15-neon.md?ref=855828f1b1007df6d58a4bd93f3fdb3de2e655b5", "patch": "@@ -0,0 +1,1215 @@\n+;; ARM Cortex-A15 NEON pipeline description\n+;; Copyright (C) 2012 Free Software Foundation, Inc.\n+;;\n+;; This file is part of GCC.\n+;;\n+;; GCC is free software; you can redistribute it and/or modify it\n+;; under the terms of the GNU General Public License as published by\n+;; the Free Software Foundation; either version 3, or (at your option)\n+;; any later version.\n+;;\n+;; GCC is distributed in the hope that it will be useful, but\n+;; WITHOUT ANY WARRANTY; without even the implied warranty of\n+;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU\n+;; General Public License for more details.\n+;;\n+;; You should have received a copy of the GNU General Public License\n+;; along with GCC; see the file COPYING3.  If not see\n+;; <http://www.gnu.org/licenses/>.\n+\n+(define_automaton \"cortex_a15_neon\")\n+\n+;; Dispatch unit.\n+(define_cpu_unit \"ca15_cx_ij, ca15_cx_ik\" \"cortex_a15_neon\")\n+\n+;; Accumulate.\n+(define_cpu_unit \"ca15_cx_acc\" \"cortex_a15_neon\")\n+\n+;; The 32x32 integer multiply-accumulate pipeline.\n+(define_cpu_unit \"ca15_cx_imac1\" \"cortex_a15_neon\")\n+(define_reservation \"ca15_cx_imac\" \"(ca15_cx_ij+ca15_cx_imac1)\")\n+\n+\n+;; The 64-bit ALU pipeline.\n+(define_cpu_unit \"ca15_cx_ialu1, ca15_cx_ialu2\" \"cortex_a15_neon\")\n+\n+;; IALU with accumulate.\n+(define_reservation \"ca15_cx_ialu_with_acc\" \"ca15_cx_ik+ca15_cx_ialu2+ca15_cx_acc\")\n+\n+(define_reservation \"ca15_cx_ialu\"\n+                    \"((ca15_cx_ij+ca15_cx_ialu1)|(ca15_cx_ik+ca15_cx_ialu2))\")\n+\n+;; Integer shift pipeline.\n+(define_cpu_unit \"ca15_cx_ishf\" \"cortex_a15_neon\")\n+(define_reservation \"ca15_cx_ishf_with_acc\" \"ca15_cx_ik+ca15_cx_ishf+ca15_cx_acc\")\n+\n+;; SIMD multiply pipeline.\n+(define_cpu_unit \"ca15_cx_fmul1, ca15_cx_fmul2, ca15_cx_fmul3, ca15_cx_fmul4\"\n+                 \"cortex_a15_neon\")\n+\n+(define_reservation \"ca15_cx_fmul\"\n+                    \"(ca15_cx_ij+(ca15_cx_fmul1|ca15_cx_fmul2))|\\\n+                     (ca15_cx_ik+(ca15_cx_fmul3|ca15_cx_fmul4))\")\n+\n+(define_reservation \"ca15_cx_fmul_2\"\n+                    \"(ca15_cx_ij+(ca15_cx_fmul1|ca15_cx_fmul2))+\\\n+                     (ca15_cx_ik+(ca15_cx_fmul3|ca15_cx_fmul4))\")\n+\n+;; SIMD ALU pipeline.\n+(define_cpu_unit \"ca15_cx_falu1, ca15_cx_falu2, ca15_cx_falu3, ca15_cx_falu4\"\n+                 \"cortex_a15_neon\")\n+\n+(define_reservation \"ca15_cx_falu\"\n+                    \"(ca15_cx_ij+(ca15_cx_falu1|ca15_cx_falu2))|\\\n+                     (ca15_cx_ik+(ca15_cx_falu3|ca15_cx_falu4))\")\n+\n+(define_reservation \"ca15_cx_falu_2\"\n+                    \"(ca15_cx_ij+(ca15_cx_falu1|ca15_cx_falu2))+\\\n+                     (ca15_cx_ik+(ca15_cx_falu3|ca15_cx_falu4))\")\n+\n+;; SIMD multiply-accumulate pipeline.\n+;; This can be used if fmul and falu are not reserved.\n+(define_reservation \"ca15_cx_fmac\"\n+                    \"((ca15_cx_ij+ca15_cx_fmul1),nothing*2,ca15_cx_falu1)|\\\n+                     ((ca15_cx_ij+ca15_cx_fmul2),nothing*2,ca15_cx_falu2)|\\\n+                     ((ca15_cx_ik+ca15_cx_fmul3),nothing*2,ca15_cx_falu3)|\\\n+                     ((ca15_cx_ik+ca15_cx_fmul4),nothing*2,ca15_cx_falu4)\")\n+\n+(define_reservation \"ca15_cx_fmac_2\"\n+                    \"(((ca15_cx_ij+ca15_cx_fmul1),nothing*2,ca15_cx_falu1)|\\\n+                     ((ca15_cx_ij+ca15_cx_fmul2),nothing*2,ca15_cx_falu2))+\\\n+                     (((ca15_cx_ik+ca15_cx_fmul3),nothing*2,ca15_cx_falu3)|\\\n+                     ((ca15_cx_ik+ca15_cx_fmul4),nothing*2,ca15_cx_falu4))\")\n+\n+\n+;; Vector FP multiply pipeline\n+(define_cpu_unit \"ca15_cx_vfp_i\" \"cortex_a15_neon\")\n+\n+(define_reservation \"ca15_cx_vfp\" \"ca15_cx_ik+ca15_cx_vfp_i\")\n+\n+;; Load permute pipeline\n+(define_reservation \"ca15_cx_perm\" \"ca15_cx_ij|ca15_cx_ik\")\n+(define_reservation \"ca15_cx_perm_2\" \"ca15_cx_ij+ca15_cx_ik\")\n+\n+(define_insn_reservation  \"cortex_a15_neon_int_1\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_int_1\"))\n+  \"ca15_issue1,ca15_cx_ialu\")\n+\n+(define_insn_reservation  \"cortex_a15_neon_int_2\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_int_2\"))\n+  \"ca15_issue1,ca15_cx_ialu\")\n+\n+(define_insn_reservation  \"cortex_a15_neon_int_3\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_int_3\"))\n+  \"ca15_issue1,ca15_cx_ialu\")\n+\n+(define_insn_reservation  \"cortex_a15_neon_int_4\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_int_4\"))\n+  \"ca15_issue1,ca15_cx_ialu\")\n+\n+(define_insn_reservation  \"cortex_a15_neon_int_5\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_int_5\"))\n+  \"ca15_issue1,ca15_cx_ialu\")\n+\n+(define_insn_reservation  \"cortex_a15_neon_vqneg_vqabs\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_vqneg_vqabs\"))\n+  \"ca15_issue1,ca15_cx_ialu\")\n+\n+(define_insn_reservation  \"cortex_a15_neon_vmov\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_vmov\"))\n+  \"ca15_issue1,ca15_cx_ialu\")\n+\n+(define_insn_reservation  \"cortex_a15_neon_vaba\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_vaba\"))\n+  \"ca15_issue1,ca15_cx_ialu_with_acc\")\n+\n+(define_insn_reservation  \"cortex_a15_neon_vaba_qqq\" 8\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_vaba_qqq\"))\n+  \"ca15_issue2,ca15_cx_ialu_with_acc*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+  \"ca15_issue1,ca15_cx_imac\")\n+\n+(define_insn_reservation \"cortex_a15_neon_mul_qqq_8_16_32_ddd_32\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\" \"neon_mul_qqq_8_16_32_ddd_32\"))\n+  \"ca15_issue1,ca15_cx_imac*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"))\n+  \"ca15_issue1,ca15_cx_imac*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"))\n+  \"ca15_issue1,ca15_cx_imac\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mla_qqq_8_16\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mla_qqq_8_16\"))\n+  \"ca15_issue1,ca15_cx_imac*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mla_ddd_32_qqd_16_ddd_32_scalar_\\\n+     qdd_64_32_long_scalar_qdd_64_32_long\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+  \"neon_mla_ddd_32_qqd_16_ddd_32_scalar_qdd_64_32_long_scalar_qdd_64_32_long\"))\n+  \"ca15_issue1,ca15_cx_imac\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mla_qqq_32_qqd_32_scalar\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mla_qqq_32_qqd_32_scalar\"))\n+  \"ca15_issue1,ca15_cx_imac*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mul_ddd_16_scalar_32_16_long_scalar\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mul_ddd_16_scalar_32_16_long_scalar\"))\n+  \"ca15_issue1,ca15_cx_imac\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mul_qqd_32_scalar\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mul_qqd_32_scalar\"))\n+  \"ca15_issue1,ca15_cx_imac*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"))\n+  \"ca15_issue1,ca15_cx_imac\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_shift_1\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_shift_1\"))\n+  \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_shift_2\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_shift_2\"))\n+  \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_shift_3\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_shift_3\"))\n+  \"ca15_issue2,(ca15_cx_ik+ca15_cx_ishf)*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vshl_ddd\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vshl_ddd\"))\n+  \"ca15_issue1,ca15_cx_ik+ca15_cx_ishf\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vqshl_vrshl_vqrshl_qqq\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vqshl_vrshl_vqrshl_qqq\"))\n+  \"ca15_issue2,(ca15_cx_ik+ca15_cx_ishf)*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vsra_vrsra\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vsra_vrsra\"))\n+  \"ca15_issue1,ca15_cx_ishf_with_acc\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vadd_ddd_vabs_dd\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vadd_ddd_vabs_dd\"))\n+  \"ca15_issue1,ca15_cx_falu\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vadd_qqq_vabs_qq\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vadd_qqq_vabs_qq\"))\n+  \"ca15_issue2,ca15_cx_falu_2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vmul_ddd\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vmul_ddd\"))\n+  \"ca15_issue1,ca15_cx_fmul\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vmul_qqd\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vmul_qqd\"))\n+  \"ca15_issue2,ca15_cx_fmul_2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vmla_ddd\" 9\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vmla_ddd\"))\n+  \"ca15_issue1,ca15_cx_fmac\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vmla_qqq\" 11\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vmla_qqq\"))\n+  \"ca15_issue2,ca15_cx_fmac_2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vmla_ddd_scalar\" 9\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vmla_ddd_scalar\"))\n+  \"ca15_issue1,ca15_cx_fmac\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vmla_qqq_scalar\" 11\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vmla_qqq_scalar\"))\n+  \"ca15_issue2,ca15_cx_fmac_2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vrecps_vrsqrts_ddd\" 9\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vrecps_vrsqrts_ddd\"))\n+  \"ca15_issue1,ca15_cx_fmac\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_fp_vrecps_vrsqrts_qqq\" 11\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_fp_vrecps_vrsqrts_qqq\"))\n+  \"ca15_issue2,ca15_cx_fmac_2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_bp_simple\" 4\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_bp_simple\"))\n+  \"ca15_issue3,ca15_ls+ca15_cx_perm_2,ca15_cx_perm\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_bp_2cycle\" 4\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_bp_2cycle\"))\n+  \"ca15_issue1,ca15_cx_perm\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_bp_3cycle\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_bp_3cycle\"))\n+  \"ca15_issue3,ca15_cx_ialu+ca15_cx_perm_2,ca15_cx_perm\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vld1_1_2_regs\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vld1_1_2_regs\"))\n+  \"ca15_issue2,ca15_ls,ca15_ldr\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vld1_3_4_regs\" 8\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vld1_3_4_regs\"))\n+  \"ca15_issue3,ca15_ls1+ca15_ls2,ca15_ldr,ca15_ldr\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vld2_2_regs_vld1_vld2_all_lanes\" 9\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vld2_2_regs_vld1_vld2_all_lanes\"))\n+  \"ca15_issue3,ca15_ls,ca15_ldr\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vld2_4_regs\" 12\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vld2_4_regs\"))\n+  \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_ldr*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vld3_vld4\" 12\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vld3_vld4\"))\n+  \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_ldr*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vst1_1_2_regs_vst2_2_regs\" 0\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vst1_1_2_regs_vst2_2_regs\"))\n+  \"ca15_issue3,ca15_issue3+ca15_cx_perm+ca15_ls1+ca15_ls2,ca15_str*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vst1_3_4_regs\" 0\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vst1_3_4_regs\"))\n+  \"ca15_issue3,ca15_issue3+ca15_ls1+ca15_ls2,ca15_str*3\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vst2_4_regs_vst3_vst4\" 0\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vst2_4_regs_vst3_vst4\"))\n+  \"ca15_issue3,ca15_issue3+ca15_cx_perm_2+ca15_ls1+ca15_ls2,\\\n+   ca15_issue3+ca15_str,ca15_str*3\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vst3_vst4\" 0\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vst3_vst4\"))\n+  \"ca15_issue3,ca15_issue3+ca15_cx_perm_2+ca15_ls1+ca15_ls2,ca15_str*4\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vld1_vld2_lane\" 9\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vld1_vld2_lane\"))\n+  \"ca15_issue3,ca15_ls,ca15_ldr\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vld3_vld4_lane\" 10\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vld3_vld4_lane\"))\n+  \"ca15_issue3,ca15_issue3+ca15_ls,ca15_issue3+ca15_ldr\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vst1_vst2_lane\" 0\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vst1_vst2_lane\"))\n+  \"ca15_issue3,ca15_cx_perm+ca15_ls,ca15_str\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vst3_vst4_lane\" 0\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vst3_vst4_lane\"))\n+  \"ca15_issue3,ca15_issue3+ca15_cx_perm+ca15_ls1+ca15_ls2,ca15_str*2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_vld3_vld4_all_lanes\" 11\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_vld3_vld4_all_lanes\"))\n+  \"ca15_issue3,ca15_issue3+ca15_ls,ca15_ldr\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_ldm_2\" 20\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_ldm_2\"))\n+  \"ca15_issue3*6\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_stm_2\" 0\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_stm_2\"))\n+  \"ca15_issue3*6\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mcr\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mcr\"))\n+  \"ca15_issue2,ca15_ls,ca15_cx_perm\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mcr_2_mcrr\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mcr_2_mcrr\"))\n+  \"ca15_issue2,ca15_ls1+ca15_ls2\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mrc\" 5\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mrc\"))\n+  \"ca15_issue1,ca15_ls\")\n+\n+(define_insn_reservation\n+  \"cortex_a15_neon_mrrc\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"neon_type\"\n+              \"neon_mrrc\"))\n+  \"ca15_issue2,ca15_ls1+ca15_ls2\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_const\" 4\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fconsts,fconstd\"))\n+  \"ca15_issue1,ca15_cx_perm\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_adds_subs\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fadds\"))\n+  \"ca15_issue1,ca15_cx_vfp\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_addd_subd\" 10\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"faddd\"))\n+  \"ca15_issue2,ca15_cx_vfp*2\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_muls\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fmuls\"))\n+  \"ca15_issue1,ca15_cx_vfp\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_muld\" 12\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fmuld\"))\n+  \"ca15_issue2,ca15_cx_vfp*2\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_macs\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fmacs\"))\n+  \"ca15_issue1,ca15_cx_vfp\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_macd\" 11\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fmacd\"))\n+  \"ca15_issue2,ca15_cx_vfp*2\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_cvt\" 6\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"f_cvt\"))\n+  \"ca15_issue1,ca15_cx_vfp\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_cmpd\" 8\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fcmpd\"))\n+  \"ca15_issue2,ca15_cx_perm,ca15_cx_vfp\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_cmps\" 8\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fcmps\"))\n+  \"ca15_issue2,ca15_cx_perm,ca15_cx_vfp\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_arithd\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"ffarithd\"))\n+  \"ca15_issue2,ca15_cx_perm*2\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_cpys\" 4\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fcpys\"))\n+  \"ca15_issue1,ca15_cx_perm\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_ariths\" 7\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"ffariths\"))\n+  \"ca15_issue1,ca15_cx_perm\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_divs\" 10\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fdivs\"))\n+  \"ca15_issue1,ca15_cx_ik\")\n+\n+(define_insn_reservation \"cortex_a15_vfp_divd\" 18\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (eq_attr \"type\" \"fdivd\"))\n+  \"ca15_issue1,ca15_cx_ik\")\n+\n+;; Define bypasses.\n+(define_bypass 5 \"cortex_a15_neon_mcr_2_mcrr\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a15_neon_mcr\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 10 \"cortex_a15_neon_vld3_vld4_all_lanes\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 9 \"cortex_a15_neon_vld3_vld4_lane\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a15_neon_vld1_vld2_lane\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 11 \"cortex_a15_neon_vld3_vld4\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 11 \"cortex_a15_neon_vld2_4_regs\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a15_neon_vld2_2_regs_vld1_vld2_all_lanes\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 7 \"cortex_a15_neon_vld1_3_4_regs\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a15_neon_vld1_1_2_regs\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a15_neon_bp_3cycle\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a15_neon_bp_2cycle\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 3 \"cortex_a15_neon_bp_simple\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 10 \"cortex_a15_neon_fp_vrecps_vrsqrts_qqq\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a15_neon_fp_vrecps_vrsqrts_ddd\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 10 \"cortex_a15_neon_fp_vmla_qqq_scalar\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a15_neon_fp_vmla_ddd_scalar\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 10 \"cortex_a15_neon_fp_vmla_qqq\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 8 \"cortex_a15_neon_fp_vmla_ddd\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a15_neon_fp_vmul_qqd\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_fp_vmul_ddd\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a15_neon_fp_vadd_qqq_vabs_qq\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a15_neon_fp_vadd_ddd_vabs_dd\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a15_neon_vsra_vrsra\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a15_neon_vqshl_vrshl_vqrshl_qqq\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_vshl_ddd\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a15_neon_shift_3\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_shift_2\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_shift_1\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a15_neon_mla_ddd_16_scalar_qdd_32_16_long_scalar\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a15_neon_mul_qqd_32_scalar\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a15_neon_mul_ddd_16_scalar_32_16_long_scalar\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a15_neon_mla_qqq_32_qqd_32_scalar\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a15_neon_mla_qqq_8_16\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6\n+     \"cortex_a15_neon_mul_qdd_64_32_long_qqd_16_ddd_32_scalar_64_32_long_scalar\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a15_neon_mul_qqq_8_16_32_ddd_32\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 5 \"cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 7 \"cortex_a15_neon_vaba_qqq\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 6 \"cortex_a15_neon_vaba\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_vmov\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_vqneg_vqabs\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_int_5\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_int_4\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_int_3\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_int_2\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+\n+(define_bypass 4 \"cortex_a15_neon_int_1\"\n+               \"cortex_a15_neon_int_1,\\\n+               cortex_a15_neon_int_4,\\\n+               cortex_a15_neon_mul_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mul_qqq_8_16_32_ddd_32,\\\n+               cortex_a15_neon_mla_ddd_8_16_qdd_16_8_long_32_16_long,\\\n+               cortex_a15_neon_mla_qqq_8_16,\\\n+               cortex_a15_neon_fp_vadd_ddd_vabs_dd,\\\n+               cortex_a15_neon_fp_vadd_qqq_vabs_qq,\\\n+               cortex_a15_neon_fp_vmla_ddd,\\\n+               cortex_a15_neon_fp_vmla_qqq,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_ddd,\\\n+               cortex_a15_neon_fp_vrecps_vrsqrts_qqq\")\n+"}, {"sha": "b86c6e706900b81adea9c5a487b96bcb473b8f62", "filename": "gcc/config/arm/cortex-a15.md", "status": "modified", "additions": 18, "deletions": 16, "changes": 34, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/855828f1b1007df6d58a4bd93f3fdb3de2e655b5/gcc%2Fconfig%2Farm%2Fcortex-a15.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/855828f1b1007df6d58a4bd93f3fdb3de2e655b5/gcc%2Fconfig%2Farm%2Fcortex-a15.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Fcortex-a15.md?ref=855828f1b1007df6d58a4bd93f3fdb3de2e655b5", "patch": "@@ -24,7 +24,7 @@\n ;; The Cortex-A15 core is modelled as a triple issue pipeline that has\n ;; the following dispatch units.\n ;; 1. Two pipelines for simple integer operations: SX1, SX2\n-;; 2. Two pipelines for Neon and FP data-processing operations: CX1, CX2\n+;; 2. Individual units for Neon and FP operations as in cortex-a15-neon.md\n ;; 3. One pipeline for branch operations: BX\n ;; 4. One pipeline for integer multiply and divide operations: MX\n ;; 5. Two pipelines for load and store operations: LS1, LS2\n@@ -44,7 +44,6 @@\n \n ;; The main dispatch units\n (define_cpu_unit \"ca15_sx1, ca15_sx2\" \"cortex_a15\")\n-(define_cpu_unit \"ca15_cx1, ca15_cx2\" \"cortex_a15\")\n (define_cpu_unit \"ca15_ls1, ca15_ls2\" \"cortex_a15\")\n (define_cpu_unit \"ca15_bx, ca15_mx\" \"cortex_a15\")\n \n@@ -129,20 +128,6 @@\n \t    (eq_attr \"neon_type\" \"none\")))\n   \"ca15_issue1,ca15_bx\")\n \n-\n-;; We lie with calls.  They take up all issue slots, and form a block in the\n-;; pipeline.  The result however is available the next cycle.\n-;;\n-;; Addition of new units requires this to be updated.\n-(define_insn_reservation \"cortex_a15_call\" 1\n-  (and (eq_attr \"tune\" \"cortexa15\")\n-       (and (eq_attr \"type\" \"call\")\n-\t    (eq_attr \"neon_type\" \"none\")))\n-  \"ca15_issue3,\\\n-   ca15_sx1+ca15_sx2+ca15_bx+ca15_mx+ca15_cx1+ca15_cx2+ca15_ls1+ca15_ls2,\\\n-   ca15_sx1_alu+ca15_sx1_shf+ca15_sx1_sat+ca15_sx2_alu+ca15_sx2_shf\\\n-    +ca15_sx2_sat+ca15_ldr+ca15_str\")\n-\n ;; Load-store execution Unit\n ;;\n ;; Loads of up to two words.\n@@ -173,6 +158,23 @@\n \t    (eq_attr \"neon_type\" \"none\")))\n   \"ca15_issue2,ca15_ls1+ca15_ls2,ca15_str,ca15_str\")\n \n+;; We include Neon.md here to ensure that the branch can block the Neon units.\n+(include \"cortex-a15-neon.md\")\n+\n+;; We lie with calls.  They take up all issue slots, and form a block in the\n+;; pipeline.  The result however is available the next cycle.\n+(define_insn_reservation \"cortex_a15_call\" 1\n+  (and (eq_attr \"tune\" \"cortexa15\")\n+       (and (eq_attr \"type\" \"call\")\n+\t    (eq_attr \"neon_type\" \"none\")))\n+  \"ca15_issue3,\\\n+   ca15_sx1+ca15_sx2+ca15_bx+ca15_mx+ca15_cx_ij+ca15_cx_ik+ca15_ls1+ca15_ls2+\\\n+   ca15_cx_imac1+ca15_cx_ialu1+ca15_cx_ialu2+ca15_cx_ishf+\\\n+   ca15_cx_acc+ca15_cx_fmul1+ca15_cx_fmul2+ca15_cx_fmul3+ca15_cx_fmul4+\\\n+   ca15_cx_falu1+ca15_cx_falu2+ca15_cx_falu3+ca15_cx_falu4+ca15_cx_vfp_i,\\\n+   ca15_sx1_alu+ca15_sx1_shf+ca15_sx1_sat+ca15_sx2_alu+\\\n+   ca15_sx2_shf+ca15_sx2_sat+ca15_ldr+ca15_str\")\n+\n ;; Simple execution unit bypasses\n (define_bypass 1 \"cortex_a15_alu\"\n \t       \"cortex_a15_alu,cortex_a15_alu_shift,cortex_a15_alu_shift_reg\")"}]}