<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/MIRVRegNamerUtils.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MIRVRegNamerUtils.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MIRVRegNamerUtils_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===---------- MIRVRegNamerUtils.cpp - MIR VReg Renaming Utilities -------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIRVRegNamerUtils_8h.html">MIRVRegNamerUtils.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineStableHash_8h.html">llvm/CodeGen/MachineStableHash.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Constants_8h.html">llvm/IR/Constants.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="MIRVRegNamerUtils_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   16</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;mir-vregnamer-utils&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    <a class="code" href="MIRVRegNamerUtils_8cpp.html#aa5e25092eb59fa2dcacf7f3234507307">UseStableNamerHash</a>(<span class="stringliteral">&quot;mir-vreg-namer-use-stable-hash&quot;</span>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">false</span>),</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;                       <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>,</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;                       <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Use Stable Hashing for MIR VReg Renaming&quot;</span>));</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160; </div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="MIRVRegNamerUtils_8cpp.html#ac8166017c8d20d40685d5a1148b9f995">   23</a></span>&#160;<span class="keyword">using</span> <a class="code" href="MIRVRegNamerUtils_8cpp.html#ac8166017c8d20d40685d5a1148b9f995">VRegRenameMap</a> = std::map&lt;unsigned, unsigned&gt;;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keywordtype">bool</span> VRegRenamer::doVRegRenaming(<span class="keyword">const</span> <a class="code" href="MIRVRegNamerUtils_8cpp.html#ac8166017c8d20d40685d5a1148b9f995">VRegRenameMap</a> &amp;VRM) {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;  <span class="keywordtype">bool</span> Changed = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;<a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> : VRM) {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    Changed = Changed || !<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aecfd94e60d64656d8b19f2ea69bb02af">reg_empty</a>(<a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>.first);</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#af16c39ee36e4633f821b6820f8bd52ef">replaceRegWith</a>(<a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>.first, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>.second);</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;  }</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160; </div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keywordflow">return</span> Changed;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;}</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160; </div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<a class="code" href="MIRVRegNamerUtils_8cpp.html#ac8166017c8d20d40685d5a1148b9f995">VRegRenameMap</a></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;VRegRenamer::getVRegRenameMap(<span class="keyword">const</span> std::vector&lt;NamedVReg&gt; &amp;VRegs) {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160; </div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <a class="code" href="classllvm_1_1StringMap.html">StringMap&lt;unsigned&gt;</a> VRegNameCollisionMap;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">auto</span> GetUniqueVRegName = [&amp;VRegNameCollisionMap](<span class="keyword">const</span> NamedVReg &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keywordflow">if</span> (VRegNameCollisionMap.<a class="code" href="classllvm_1_1StringMap.html#a49e68e4c86fe0b96c633adea0c366d74">find</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.getName()) == VRegNameCollisionMap.<a class="code" href="classllvm_1_1StringMap.html#a16e5eaf2df56249e87019be23ee07695">end</a>())</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;      VRegNameCollisionMap[<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.getName()] = 0;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Counter = ++VRegNameCollisionMap[<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.getName()];</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.getName() + <span class="stringliteral">&quot;__&quot;</span> + <a class="code" href="namespacellvm.html#a13c1b5a253da5da49ce33d03dc1efc07">std::to_string</a>(Counter);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  };</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160; </div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <a class="code" href="MIRVRegNamerUtils_8cpp.html#ac8166017c8d20d40685d5a1148b9f995">VRegRenameMap</a> VRM;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;VReg : VRegs) {</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = VReg.getReg();</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    VRM[<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>] = createVirtualRegisterWithLowerName(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, GetUniqueVRegName(VReg));</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  }</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keywordflow">return</span> VRM;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160; </div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;std::string VRegRenamer::getInstructionOpcodeHash(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  std::string <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>(<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>);</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="MIRVRegNamerUtils_8cpp.html#aa5e25092eb59fa2dcacf7f3234507307">UseStableNamerHash</a>) {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    <span class="keyword">auto</span> Hash = <a class="code" href="namespacellvm.html#a77755b0953ade3c85d715efcd0185c8a">stableHashValue</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="comment">/* HashVRegs */</span> <span class="keyword">true</span>,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                                <span class="comment">/* HashConstantPoolIndices */</span> <span class="keyword">true</span>,</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                <span class="comment">/* HashMemOperands */</span> <span class="keyword">true</span>);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Hash &amp;&amp; <span class="stringliteral">&quot;Expected non-zero Hash&quot;</span>);</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="namespacellvm.html#a90c1e29256284cbb6ab1c31bfcdf7770">format_hex_no_prefix</a>(Hash, 16, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>.str();</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  }</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">// Gets a hashable artifact from a given MachineOperand (ie an unsigned).</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keyword">auto</span> GetHashableMO = [<span class="keyword">this</span>](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) -&gt; <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">switch</span> (MO.getType()) {</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba5cc9e17457a92caa963ed784d83f6233">MachineOperand::MO_CImmediate</a>:</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#add71474638430694c84640146383fc44">hash_combine</a>(MO.getType(), MO.getTargetFlags(),</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                          MO.getCImm()-&gt;getZExtValue());</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639bac4edc21072344f5aafa2a8f307c78b81">MachineOperand::MO_FPImmediate</a>:</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#add71474638430694c84640146383fc44">hash_combine</a>(</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;          MO.getType(), MO.getTargetFlags(),</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;          MO.getFPImm()-&gt;getValueAPF().bitcastToAPInt().getZExtValue());</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">MachineOperand::MO_Register</a>:</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="keywordflow">if</span> (MO.getReg().isVirtual())</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a40d954b9cf9ee8b545a78725f2549cba">getVRegDef</a>(MO.getReg())-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>();</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;      <span class="keywordflow">return</span> MO.getReg();</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">MachineOperand::MO_Immediate</a>:</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;      <span class="keywordflow">return</span> MO.getImm();</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639babb48fd8c9fa828e23f5d33f46cb0cbbb">MachineOperand::MO_TargetIndex</a>:</div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;      <span class="keywordflow">return</span> MO.getOffset() | (MO.getTargetFlags() &lt;&lt; 16);</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80">MachineOperand::MO_FrameIndex</a>:</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0d4fd3b1a2d5d46d77b66d5a35783580">MachineOperand::MO_ConstantPoolIndex</a>:</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639baa1741ad7465d81fb3020b84c390ee49d">MachineOperand::MO_JumpTableIndex</a>:</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a0e2e479cf4860dc8a00614e36ee3d5e9">llvm::hash_value</a>(MO);</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160; </div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="comment">// We could explicitly handle all the types of the MachineOperand,</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="comment">// here but we can just return a common number until we find a</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="comment">// compelling test case where this is bad. The only side effect here</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="comment">// is contributing to a hash collision but there&#39;s enough information</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="comment">// (Opcodes,other registers etc) that this will likely not be a problem.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160; </div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="comment">// TODO: Handle the following Index/ID/Predicate cases. They can</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;    <span class="comment">// be hashed on in a stable manner.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0270d8f468e7b92dafb486293ecf137d">MachineOperand::MO_CFIIndex</a>:</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9f104d16987b5384042276466fc2e003">MachineOperand::MO_IntrinsicID</a>:</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3ab395cc24292a5e8e499e48f1553d94">MachineOperand::MO_Predicate</a>:</div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="comment">// In the cases below we havn&#39;t found a way to produce an artifact that will</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="comment">// result in a stable hash, in most cases because they are pointers. We want</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="comment">// stable hashes because we want the hash to be the same run to run.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">MachineOperand::MO_MachineBasicBlock</a>:</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119">MachineOperand::MO_ExternalSymbol</a>:</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3">MachineOperand::MO_GlobalAddress</a>:</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba7e48d34b4b9e7e8dd77301779ff77013">MachineOperand::MO_BlockAddress</a>:</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6">MachineOperand::MO_RegisterMask</a>:</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639bac72cbca4074e0bc4a26afc03db602da5">MachineOperand::MO_RegisterLiveOut</a>:</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639babf35c1c1ff9daae15b2dff8efa224623">MachineOperand::MO_Metadata</a>:</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f">MachineOperand::MO_MCSymbol</a>:</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba512cc7de4a9ee26228ed614f8447d760">MachineOperand::MO_ShuffleMask</a>:</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba87cf4128c65c3799c2189ceb3fb62bd3">MachineOperand::MO_DbgInstrRef</a>:</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    }</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Unexpected MachineOperandType.&quot;</span>);</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  };</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a> MIOperands = {<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getFlags()};</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <a class="code" href="namespacellvm.html#a615619b0b2879029152b9a20e96624bc">llvm::transform</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.uses(), std::back_inserter(MIOperands), GetHashableMO);</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.memoperands()) {</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    MIOperands.push_back((<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getSize());</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    MIOperands.push_back((<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getFlags());</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    MIOperands.push_back((<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getOffset());</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    MIOperands.push_back((<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getSuccessOrdering());</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    MIOperands.push_back((<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getAddrSpace());</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    MIOperands.push_back((<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getSyncScopeID());</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    MIOperands.push_back((<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getBaseAlign().value());</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    MIOperands.push_back((<span class="keywordtype">unsigned</span>)<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>-&gt;getFailureOrdering());</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;  }</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160; </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  <span class="keyword">auto</span> HashMI = <a class="code" href="namespacellvm.html#af80edfc5e42059e045aa7bf7fe42bee3">hash_combine_range</a>(MIOperands.begin(), MIOperands.end());</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="namespacellvm.html#a90c1e29256284cbb6ab1c31bfcdf7770">format_hex_no_prefix</a>(HashMI, 16, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>.str();</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keywordtype">unsigned</span> VRegRenamer::createVirtualRegister(<span class="keywordtype">unsigned</span> VReg) {</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VReg) &amp;&amp; <span class="stringliteral">&quot;Expected Virtual Registers&quot;</span>);</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  std::string <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a> = getInstructionOpcodeHash(*<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a40d954b9cf9ee8b545a78725f2549cba">getVRegDef</a>(VReg));</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">return</span> createVirtualRegisterWithLowerName(VReg, <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>);</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;}</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keywordtype">bool</span> VRegRenamer::renameInstsInMBB(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) {</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  std::vector&lt;NamedVReg&gt; VRegs;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  std::string <a class="code" href="namespacellvm_1_1cl.html#afcbd4ecc474e2d218391d6d3027b086aa7861ef1db44eac8ea7a373cd7c53a7c5">Prefix</a> = <span class="stringliteral">&quot;bb&quot;</span> + <a class="code" href="namespacellvm.html#a13c1b5a253da5da49ce33d03dc1efc07">std::to_string</a>(CurrentBBNumber) + <span class="stringliteral">&quot;_&quot;</span>;</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Candidate : *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) {</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="comment">// Don&#39;t rename stores/branches.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (Candidate.mayStore() || Candidate.isBranch())</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    <span class="keywordflow">if</span> (!Candidate.getNumOperands())</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// Look for instructions that define VRegs in operand 0.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = Candidate.getOperand(0);</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="comment">// Avoid non regs, instructions defining physical regs.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>().<a class="code" href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">isVirtual</a>())</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    VRegs.push_back(</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        NamedVReg(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), <a class="code" href="namespacellvm_1_1cl.html#afcbd4ecc474e2d218391d6d3027b086aa7861ef1db44eac8ea7a373cd7c53a7c5">Prefix</a> + getInstructionOpcodeHash(Candidate)));</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  }</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">return</span> VRegs.size() ? doVRegRenaming(getVRegRenameMap(VRegs)) : <a class="code" href="namespacefalse.html">false</a>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keywordtype">unsigned</span> VRegRenamer::createVirtualRegisterWithLowerName(<span class="keywordtype">unsigned</span> VReg,</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;                                                         <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>) {</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  std::string LowerName = <a class="code" href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">Name</a>.lower();</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3699f85cc3382ffc17d597837412b27d">getRegClassOrNull</a>(VReg);</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">return</span> RC ? <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a>(RC, LowerName)</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;            : <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a>(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(VReg), LowerName);</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba7e48d34b4b9e7e8dd77301779ff77013"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba7e48d34b4b9e7e8dd77301779ff77013">llvm::MachineOperand::MO_BlockAddress</a></div><div class="ttdeci">@ MO_BlockAddress</div><div class="ttdoc">Address of a basic block.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00062">MachineOperand.h:62</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba066f84460d9f7b61d54b187555756ef6">llvm::MachineOperand::MO_Immediate</a></div><div class="ttdeci">@ MO_Immediate</div><div class="ttdoc">Immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00052">MachineOperand.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5c77792a06583e0fe7a0379ad94a2809"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">llvm::MachineRegisterInfo::createVirtualRegister</a></div><div class="ttdeci">Register createVirtualRegister(const TargetRegisterClass *RegClass, StringRef Name=&quot;&quot;)</div><div class="ttdoc">createVirtualRegister - Create and return a new virtual register in the function with the specified r...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00157">MachineRegisterInfo.cpp:157</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_afcbd4ecc474e2d218391d6d3027b086aa7861ef1db44eac8ea7a373cd7c53a7c5"><div class="ttname"><a href="namespacellvm_1_1cl.html#afcbd4ecc474e2d218391d6d3027b086aa7861ef1db44eac8ea7a373cd7c53a7c5">llvm::cl::Prefix</a></div><div class="ttdeci">@ Prefix</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00159">CommandLine.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba512cc7de4a9ee26228ed614f8447d760"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba512cc7de4a9ee26228ed614f8447d760">llvm::MachineOperand::MO_ShuffleMask</a></div><div class="ttdeci">@ MO_ShuffleMask</div><div class="ttdoc">Other IR Constant for ISel (shuffle masks)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00070">MachineOperand.h:70</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639bac72cbca4074e0bc4a26afc03db602da5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639bac72cbca4074e0bc4a26afc03db602da5">llvm::MachineOperand::MO_RegisterLiveOut</a></div><div class="ttdeci">@ MO_RegisterLiveOut</div><div class="ttdoc">Mask of live-out registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00064">MachineOperand.h:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00642">raw_ostream.h:642</a></div></div>
<div class="ttc" id="aMIRVRegNamerUtils_8h_html"><div class="ttname"><a href="MIRVRegNamerUtils_8h.html">MIRVRegNamerUtils.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 16 &gt;</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00138">CommandLine.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringMap_html_a16e5eaf2df56249e87019be23ee07695"><div class="ttname"><a href="classllvm_1_1StringMap.html#a16e5eaf2df56249e87019be23ee07695">llvm::StringMap::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2StringMap_8h_source.html#l00204">StringMap.h:204</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba0270d8f468e7b92dafb486293ecf137d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0270d8f468e7b92dafb486293ecf137d">llvm::MachineOperand::MO_CFIIndex</a></div><div class="ttdeci">@ MO_CFIIndex</div><div class="ttdoc">MCCFIInstruction index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00067">MachineOperand.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringMap_html_a49e68e4c86fe0b96c633adea0c366d74"><div class="ttname"><a href="classllvm_1_1StringMap.html#a49e68e4c86fe0b96c633adea0c366d74">llvm::StringMap::find</a></div><div class="ttdeci">iterator find(StringRef Key)</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2StringMap_8h_source.html#l00217">StringMap.h:217</a></div></div>
<div class="ttc" id="anamespacellvm_html_a90c1e29256284cbb6ab1c31bfcdf7770"><div class="ttname"><a href="namespacellvm.html#a90c1e29256284cbb6ab1c31bfcdf7770">llvm::format_hex_no_prefix</a></div><div class="ttdeci">FormattedNumber format_hex_no_prefix(uint64_t N, unsigned Width, bool Upper=false)</div><div class="ttdoc">format_hex_no_prefix - Output N as a fixed width hexadecimal.</div><div class="ttdef"><b>Definition:</b> <a href="Format_8h_source.html#l00199">Format.h:199</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">llvm::MachineOperand::MO_Register</a></div><div class="ttdeci">@ MO_Register</div><div class="ttdoc">Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00051">MachineOperand.h:51</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aConstants_8h_html"><div class="ttname"><a href="Constants_8h.html">Constants.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3f1f6bfc5aa57cf388201bf6b8fee7d3">llvm::MachineOperand::MO_GlobalAddress</a></div><div class="ttdeci">@ MO_GlobalAddress</div><div class="ttdoc">Address of a global value.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00061">MachineOperand.h:61</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80">llvm::MachineOperand::MO_FrameIndex</a></div><div class="ttdeci">@ MO_FrameIndex</div><div class="ttdoc">Abstract Stack Frame Index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00056">MachineOperand.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_html_a77755b0953ade3c85d715efcd0185c8a"><div class="ttname"><a href="namespacellvm.html#a77755b0953ade3c85d715efcd0185c8a">llvm::stableHashValue</a></div><div class="ttdeci">stable_hash stableHashValue(const MachineOperand &amp;MO)</div><div class="ttdef"><b>Definition:</b> <a href="MachineStableHash_8cpp_source.html#l00063">MachineStableHash.cpp:63</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aMIRVRegNamerUtils_8cpp_html_ac8166017c8d20d40685d5a1148b9f995"><div class="ttname"><a href="MIRVRegNamerUtils_8cpp.html#ac8166017c8d20d40685d5a1148b9f995">VRegRenameMap</a></div><div class="ttdeci">std::map&lt; unsigned, unsigned &gt; VRegRenameMap</div><div class="ttdef"><b>Definition:</b> <a href="MIRVRegNamerUtils_8cpp_source.html#l00023">MIRVRegNamerUtils.cpp:23</a></div></div>
<div class="ttc" id="aMachineStableHash_8h_html"><div class="ttname"><a href="MachineStableHash_8h.html">MachineStableHash.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a40d954b9cf9ee8b545a78725f2549cba"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a40d954b9cf9ee8b545a78725f2549cba">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(Register Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00398">MachineRegisterInfo.cpp:398</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringMap_html"><div class="ttname"><a href="classllvm_1_1StringMap.html">llvm::StringMap&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_aebafd86dde59b5a05b22e8720e808a9d"><div class="ttname"><a href="classllvm_1_1Register.html#aebafd86dde59b5a05b22e8720e808a9d">llvm::Register::isVirtual</a></div><div class="ttdeci">bool isVirtual() const</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00091">Register.h:91</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt&lt; bool &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639babf35c1c1ff9daae15b2dff8efa224623"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639babf35c1c1ff9daae15b2dff8efa224623">llvm::MachineOperand::MO_Metadata</a></div><div class="ttdeci">@ MO_Metadata</div><div class="ttdoc">Metadata reference (for debug info)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00065">MachineOperand.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba3ab395cc24292a5e8e499e48f1553d94"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba3ab395cc24292a5e8e499e48f1553d94">llvm::MachineOperand::MO_Predicate</a></div><div class="ttdeci">@ MO_Predicate</div><div class="ttdoc">Generic predicate for ISel.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00069">MachineOperand.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba17c8e891dacb2adc4a2d0ee5b10d6e9f">llvm::MachineOperand::MO_MCSymbol</a></div><div class="ttdeci">@ MO_MCSymbol</div><div class="ttdoc">MCSymbol reference (for debug/eh info)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00066">MachineOperand.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00071">Register.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a3699f85cc3382ffc17d597837412b27d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3699f85cc3382ffc17d597837412b27d">llvm::MachineRegisterInfo::getRegClassOrNull</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassOrNull(Register Reg) const</div><div class="ttdoc">Return the register class of Reg, or null if Reg has not been assigned a register class yet.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00678">MachineRegisterInfo.h:678</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639babb48fd8c9fa828e23f5d33f46cb0cbbb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639babb48fd8c9fa828e23f5d33f46cb0cbbb">llvm::MachineOperand::MO_TargetIndex</a></div><div class="ttdeci">@ MO_TargetIndex</div><div class="ttdoc">Target-dependent index+offset operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00058">MachineOperand.h:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639bac4edc21072344f5aafa2a8f307c78b81"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639bac4edc21072344f5aafa2a8f307c78b81">llvm::MachineOperand::MO_FPImmediate</a></div><div class="ttdeci">@ MO_FPImmediate</div><div class="ttdoc">Floating-point immediate operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00054">MachineOperand.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a9694f2906cfe1d6d35bbe6742c67dff0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">llvm::MachineRegisterInfo::createGenericVirtualRegister</a></div><div class="ttdeci">Register createGenericVirtualRegister(LLT Ty, StringRef Name=&quot;&quot;)</div><div class="ttdoc">Create and return a new generic virtual register with low-level type Ty.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00185">MachineRegisterInfo.cpp:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00369">MachineOperand.h:369</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639baa1741ad7465d81fb3020b84c390ee49d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639baa1741ad7465d81fb3020b84c390ee49d">llvm::MachineOperand::MO_JumpTableIndex</a></div><div class="ttdeci">@ MO_JumpTableIndex</div><div class="ttdoc">Address of indexed Jump Table for switch.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00059">MachineOperand.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba5cc9e17457a92caa963ed784d83f6233"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba5cc9e17457a92caa963ed784d83f6233">llvm::MachineOperand::MO_CImmediate</a></div><div class="ttdeci">@ MO_CImmediate</div><div class="ttdoc">Immediate &gt;64bit operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00053">MachineOperand.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00516">MachineInstr.h:516</a></div></div>
<div class="ttc" id="aSupport_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00143">ErrorHandling.h:143</a></div></div>
<div class="ttc" id="anamespacellvm_html_a615619b0b2879029152b9a20e96624bc"><div class="ttname"><a href="namespacellvm.html#a615619b0b2879029152b9a20e96624bc">llvm::transform</a></div><div class="ttdeci">OutputIt transform(R &amp;&amp;Range, OutputIt d_first, UnaryFunction F)</div><div class="ttdoc">Wrapper function around std::transform to apply a function to a range and store the result elsewhere.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01910">STLExtras.h:1910</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">llvm::MachineOperand::MO_MachineBasicBlock</a></div><div class="ttdeci">@ MO_MachineBasicBlock</div><div class="ttdoc">MachineBasicBlock reference.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00055">MachineOperand.h:55</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba9f104d16987b5384042276466fc2e003"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9f104d16987b5384042276466fc2e003">llvm::MachineOperand::MO_IntrinsicID</a></div><div class="ttdeci">@ MO_IntrinsicID</div><div class="ttdoc">Intrinsic ID for ISel.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00068">MachineOperand.h:68</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_af16c39ee36e4633f821b6820f8bd52ef"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#af16c39ee36e4633f821b6820f8bd52ef">llvm::MachineRegisterInfo::replaceRegWith</a></div><div class="ttdeci">void replaceRegWith(Register FromReg, Register ToReg)</div><div class="ttdoc">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00380">MachineRegisterInfo.cpp:380</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="anamespacellvm_1_1GraphProgram_html_a0ad4685976f8c4d4a697a53fbe05d10b"><div class="ttname"><a href="namespacellvm_1_1GraphProgram.html#a0ad4685976f8c4d4a697a53fbe05d10b">llvm::GraphProgram::Name</a></div><div class="ttdeci">Name</div><div class="ttdef"><b>Definition:</b> <a href="GraphWriter_8h_source.html#l00050">GraphWriter.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba9d22ed12eec3e14283ed6a3617d12119">llvm::MachineOperand::MO_ExternalSymbol</a></div><div class="ttdeci">@ MO_ExternalSymbol</div><div class="ttdoc">Name of external global symbol.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00060">MachineOperand.h:60</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aecfd94e60d64656d8b19f2ea69bb02af"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aecfd94e60d64656d8b19f2ea69bb02af">llvm::MachineRegisterInfo::reg_empty</a></div><div class="ttdeci">bool reg_empty(Register RegNo) const</div><div class="ttdoc">reg_empty - Return true if there are no instructions using or defining the specified register (it may...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00345">MachineRegisterInfo.h:345</a></div></div>
<div class="ttc" id="anamespacellvm_html_a0e2e479cf4860dc8a00614e36ee3d5e9"><div class="ttname"><a href="namespacellvm.html#a0e2e479cf4860dc8a00614e36ee3d5e9">llvm::hash_value</a></div><div class="ttdeci">hash_code hash_value(const FixedPointSemantics &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="APFixedPoint_8h_source.html#l00128">APFixedPoint.h:128</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5dc0a32516ce31f495b440d47287028b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(Register Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00759">MachineRegisterInfo.h:759</a></div></div>
<div class="ttc" id="anamespacellvm_html_add71474638430694c84640146383fc44"><div class="ttname"><a href="namespacellvm.html#add71474638430694c84640146383fc44">llvm::hash_combine</a></div><div class="ttdeci">hash_code hash_combine(const Ts &amp;...args)</div><div class="ttdoc">Combine values into a single hash_code.</div><div class="ttdef"><b>Definition:</b> <a href="Hashing_8h_source.html#l00613">Hashing.h:613</a></div></div>
<div class="ttc" id="anamespacellvm_html_af80edfc5e42059e045aa7bf7fe42bee3"><div class="ttname"><a href="namespacellvm.html#af80edfc5e42059e045aa7bf7fe42bee3">llvm::hash_combine_range</a></div><div class="ttdeci">hash_code hash_combine_range(InputIteratorT first, InputIteratorT last)</div><div class="ttdoc">Compute a hash_code for a sequence of values.</div><div class="ttdef"><b>Definition:</b> <a href="Hashing_8h_source.html#l00491">Hashing.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_html_a13c1b5a253da5da49ce33d03dc1efc07"><div class="ttname"><a href="namespacellvm.html#a13c1b5a253da5da49ce33d03dc1efc07">llvm::to_string</a></div><div class="ttdeci">std::string to_string(const T &amp;Value)</div><div class="ttdef"><b>Definition:</b> <a href="ScopedPrinter_8h_source.html#l00085">ScopedPrinter.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6">llvm::MachineOperand::MO_RegisterMask</a></div><div class="ttdeci">@ MO_RegisterMask</div><div class="ttdoc">Mask of preserved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00063">MachineOperand.h:63</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
<div class="ttc" id="aMIRVRegNamerUtils_8cpp_html_aa5e25092eb59fa2dcacf7f3234507307"><div class="ttname"><a href="MIRVRegNamerUtils_8cpp.html#aa5e25092eb59fa2dcacf7f3234507307">UseStableNamerHash</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; UseStableNamerHash(&quot;mir-vreg-namer-use-stable-hash&quot;, cl::init(false), cl::Hidden, cl::desc(&quot;Use Stable Hashing for MIR VReg Renaming&quot;))</div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba87cf4128c65c3799c2189ceb3fb62bd3"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba87cf4128c65c3799c2189ceb3fb62bd3">llvm::MachineOperand::MO_DbgInstrRef</a></div><div class="ttdeci">@ MO_DbgInstrRef</div><div class="ttdoc">Integer indices referring to an instruction+operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00071">MachineOperand.h:71</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba0d4fd3b1a2d5d46d77b66d5a35783580"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba0d4fd3b1a2d5d46d77b66d5a35783580">llvm::MachineOperand::MO_ConstantPoolIndex</a></div><div class="ttdeci">@ MO_ConstantPoolIndex</div><div class="ttdoc">Address of indexed Constant in Constant Pool.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00057">MachineOperand.h:57</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 09:56:20 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
