/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [24:0] celloutsig_0_22z;
  wire [19:0] celloutsig_0_24z;
  wire celloutsig_0_29z;
  reg [2:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [7:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [28:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[5] | in_data[29]);
  assign celloutsig_0_48z = ~(celloutsig_0_11z | celloutsig_0_16z[0]);
  assign celloutsig_0_18z = ~(celloutsig_0_12z | celloutsig_0_6z);
  assign celloutsig_0_6z = celloutsig_0_4z ^ celloutsig_0_5z;
  assign celloutsig_0_10z = celloutsig_0_9z ^ celloutsig_0_7z[0];
  assign celloutsig_0_1z = celloutsig_0_0z ^ in_data[2];
  assign celloutsig_0_8z = ~(celloutsig_0_6z ^ celloutsig_0_4z);
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_6z } >= { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_13z = celloutsig_0_2z > celloutsig_0_7z[6:4];
  assign celloutsig_1_5z = celloutsig_1_2z && { celloutsig_1_2z[6:0], celloutsig_1_0z };
  assign celloutsig_0_5z = { in_data[51:41], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } && { in_data[91:84], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_9z = { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_6z } && { celloutsig_0_2z[0], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_3z = celloutsig_1_0z & ~(in_data[139]);
  assign celloutsig_1_7z = celloutsig_1_1z & ~(in_data[174]);
  assign celloutsig_1_13z = celloutsig_1_6z & ~(in_data[186]);
  assign celloutsig_0_14z = celloutsig_0_5z & ~(celloutsig_0_10z);
  assign celloutsig_1_2z = in_data[154] ? { in_data[124:121], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z } : in_data[106:99];
  assign { celloutsig_0_15z[10:8], celloutsig_0_15z[0] } = celloutsig_0_12z ? { celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_6z } : { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_32z = celloutsig_0_29z ? { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, 1'h1, celloutsig_0_15z[10:8], celloutsig_0_7z, celloutsig_0_15z[0], celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_11z } : { celloutsig_0_24z[12:6], 1'h0, celloutsig_0_19z[11:3], celloutsig_0_19z[9], celloutsig_0_19z[9], celloutsig_0_19z[0] };
  assign celloutsig_0_4z = { in_data[7:6], celloutsig_0_0z, celloutsig_0_0z } !== in_data[54:51];
  assign celloutsig_1_14z = { celloutsig_1_2z[3:2], celloutsig_1_4z, celloutsig_1_2z } !== { in_data[145:135], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_0_12z = { celloutsig_0_8z, celloutsig_0_2z } !== celloutsig_0_7z[5:2];
  assign celloutsig_0_7z = { in_data[64:63], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } | { in_data[50:49], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_7z[0], celloutsig_0_15z[0], celloutsig_0_5z, celloutsig_0_5z } | { celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_49z = | celloutsig_0_32z[19:10];
  assign celloutsig_1_0z = | in_data[147:144];
  assign celloutsig_1_1z = | in_data[150:143];
  assign celloutsig_1_17z = | { celloutsig_1_11z[7:5], celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_3z = celloutsig_0_2z[2] & celloutsig_0_1z;
  assign celloutsig_1_12z = celloutsig_1_5z & celloutsig_1_4z[0];
  assign celloutsig_1_19z = celloutsig_1_9z[1] & celloutsig_1_17z;
  assign celloutsig_1_6z = ^ { celloutsig_1_2z[6:0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_18z = ^ { celloutsig_1_15z[26:17], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_9z };
  assign celloutsig_0_29z = ^ { celloutsig_0_24z[14:6], celloutsig_0_19z[11:3], celloutsig_0_19z[9], celloutsig_0_19z[9], celloutsig_0_19z[0] };
  assign celloutsig_0_22z = { in_data[57:39], celloutsig_0_13z, celloutsig_0_17z, celloutsig_0_14z } >>> { celloutsig_0_7z[2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_16z[18:10], celloutsig_0_16z[12], celloutsig_0_16z[8:0], celloutsig_0_18z };
  assign celloutsig_0_24z = celloutsig_0_22z[21:2] >>> { in_data[79:71], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_6z };
  assign celloutsig_1_9z = { in_data[152:150], celloutsig_1_3z } - { in_data[125], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_7z };
  always_latch
    if (clkin_data[64]) celloutsig_1_4z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_4z = { in_data[145], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z };
  always_latch
    if (clkin_data[64]) celloutsig_1_11z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_11z = celloutsig_1_2z;
  always_latch
    if (clkin_data[32]) celloutsig_0_2z = 3'h0;
    else if (!celloutsig_1_18z) celloutsig_0_2z = { in_data[80:79], celloutsig_0_0z };
  assign { celloutsig_0_16z[18:12], celloutsig_0_16z[2], celloutsig_0_16z[11], celloutsig_0_16z[8:7], celloutsig_0_16z[5], celloutsig_0_16z[1:0], celloutsig_0_16z[6], celloutsig_0_16z[4], celloutsig_0_16z[10], celloutsig_0_16z[3] } = { celloutsig_0_7z[6:1], celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } | { celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_7z[2], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_7z[5], celloutsig_0_7z[1:0], celloutsig_0_7z[6], celloutsig_0_7z[4], celloutsig_0_13z, celloutsig_0_7z[3] };
  assign { celloutsig_0_19z[9:8], celloutsig_0_19z[0], celloutsig_0_19z[3], celloutsig_0_19z[7], celloutsig_0_19z[11:10], celloutsig_0_19z[6:4] } = ~ { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z };
  assign { celloutsig_1_15z[1], celloutsig_1_15z[10:2], celloutsig_1_15z[28:11] } = ~ { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_1z, in_data[167:150] };
  assign celloutsig_0_15z[7:1] = celloutsig_0_7z;
  assign celloutsig_0_16z[9] = celloutsig_0_16z[12];
  assign celloutsig_0_19z[2:1] = { celloutsig_0_19z[9], celloutsig_0_19z[9] };
  assign celloutsig_1_15z[0] = celloutsig_1_15z[2];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
