---
layout: default
title: 3.3 ÈÖçÁ∑öÊäÄË°ì„Å®RCÈÅÖÂª∂„ÅÆÈÄ≤Âåñ 
---

---

# ü™õ 3.3 ÈÖçÁ∑öÊäÄË°ì„Å®RCÈÅÖÂª∂„ÅÆÈÄ≤Âåñ  
**3.3 Interconnect Technologies and RC Delay Scaling**

---

## üß≠ Ê¶ÇË¶ÅÔΩúOverview

Êú¨ÁØÄ„Åß„ÅØ„ÄÅCMOS„Éó„É≠„Çª„Çπ„Å´„Åä„Åë„Çã**ÈÖçÁ∑öÊùêÊñô„ÉªÊßãÈÄ†„ÅÆÈÄ≤Âåñ**„Å®„ÄÅ  
„Åù„Çå„Å´‰º¥„ÅÜ**RCÈÅÖÂª∂„ÅÆË™≤È°å„Å®„Åù„ÅÆÂØæÁ≠ñÔºàÂ§öÂ±§Âåñ„ÉªLow-kÂ∞éÂÖ•„ÉªCMPÔºâ**„Å´„Å§„ÅÑ„Å¶Ëß£Ë™¨„Åó„Åæ„Åô„ÄÇ

> This section covers the evolution of **interconnect materials and structures**  
> and how **RC delay** was mitigated using **multilevel wiring, low-k dielectrics, and CMP**.

---

## ‚öôÔ∏è ÈÖçÁ∑öÊùêÊñô„ÅÆÂ§âÈÅ∑ÔΩúEvolution of Interconnect Materials

### ‚ñ∂ Al„Åã„ÇâAl-CuÂêàÈáë„Å∏ÔΩúFrom Al to Al-Cu Alloy

- ÂàùÊúü„ÅÆCMOS„Åß„ÅØ**Á¥îAl**„Åå‰ΩøÁî®„Åï„Çå„Å¶„ÅÑ„Åü„Åå„ÄÅ**„Ç®„É¨„ÇØ„Éà„É≠„Éû„Ç§„Ç∞„É¨„Éº„Ç∑„Éß„É≥ÔºàEMÔºâ**„Å´Âº±„ÅÑ  
- Â∞ëÈáèCu„ÇíÊ∑ªÂä†„Åó„Åü**Al-CuÂêàÈáë**„ÅåÂ∞éÂÖ•„Åï„Çå„ÄÅEMËÄêÊÄß„ÅåÂêë‰∏ä  
- „Éê„É™„Ç¢‰∏çË¶Å„ÅßÂä†Â∑•ÊÄß„ÇÇÈ´ò„Åè„ÄÅ0.5¬µm„Äú0.25¬µm‰∏ñ‰ª£„ÅßÂ∫É„Åè‰ΩøÁî®

> Pure aluminum suffered from EM. Adding Cu improved **reliability**, making Al-Cu the standard before Cu adoption.

---

### ‚ñ∂ CuÈÖçÁ∑ö„Å®„ÉÄ„Éû„Ç∑„É≥ÊäÄË°ìÔΩúCu Interconnect and Damascene Process

- 0.13¬µm‰ª•Èôç„ÄÅÈÖçÁ∑öÊùêÊñô„ÅØ**ÈäÖÔºàCuÔºâ**„Å´ÁΩÆ„ÅçÊèõ„Çè„Å£„Åü  
- ÁâπÂæ¥Ôºö  
  - **‰ΩéÊäµÊäóÔºàAlÊØî60%Ôºâ**  
  - **È´òEMËÄêÊÄß**  
  - **RCÈÅÖÂª∂„ÅÆ‰ΩéÊ∏õ**  
- Cu„ÅØ„Ç®„ÉÉ„ÉÅ„É≥„Ç∞Âõ∞Èõ£„Å™„Åü„ÇÅ„ÄÅ**„ÉÄ„Éû„Ç∑„É≥„Éó„É≠„Çª„Çπ**„ÅåÂøÖË¶Å  
  - ÈÖçÁ∑öÂΩ¢Áä∂„Çí„ÅÇ„Çâ„Åã„Åò„ÇÅ**ÈÖ∏ÂåñËÜú„Å´Êéò„ÇäËæº„ÇÄ**  
  - **Cu„ÇíÂüã„ÇÅËæº„Åø„ÄÅCMP„ÅßÂπ≥Âù¶Âåñ**

> Cu required the **damascene process**: pattern trenches ‚Üí fill with Cu ‚Üí polish with CMP.

---

## ‚è±Ô∏è RCÈÅÖÂª∂„Å®Low-kÊùêÊñôÔΩúRC Delay and Low-k Dielectrics

### ‚ñ∂ RCÈÅÖÂª∂„ÅÆÊú¨Ë≥™ÔΩúNature of RC Delay

- ÂæÆÁ¥∞Âåñ„Å´„Çà„Çä„ÄÅ**RÔºàÊäµÊäóÔºâ** „Å® **CÔºàÂØÑÁîüÂÆπÈáèÔºâ** „ÅåÂ¢óÂä†  
- ÈÅÖÂª∂ÊôÇÈñìÔºö $\tau = R \cdot C$ „Åå„ÇØ„É≠„ÉÉ„ÇØÂë®Ê≥¢Êï∞„ÅÆÂà∂Á¥ÑË¶ÅÂõ†„Å´  
- ÈáëÂ±ûÊùêÊñô„ÅÆ„ÄÄ**ÊäµÊäóÁéáÔºàœÅ)** „ÅåR„ÇíÊ±∫ÂÆö„Å•„Åë„Çã

> RC delay = $\tau = R \cdot C$ increases as features shrink,  
> making material choices critical.

---

### ‚ñ∂ Al„Å®Cu„ÅÆÊäµÊäóÁéáÔΩúResistivity Comparison

| ÊùêÊñô / Material | ÊäµÊäóÁéá œÅ [ŒºŒ©¬∑cm] | ÂÇôËÄÉ / Notes |
|----------------|------------------|----------------|
| „Ç¢„É´„Éü„Éã„Ç¶„É†ÔºàAlÔºâ | Á¥Ñ 2.65           | Âä†Â∑•„Åó„ÇÑ„Åô„ÅÑ„ÅåEM„Å´Âº±„ÅÑ |
| ÈäÖÔºàCuÔºâ         | Á¥Ñ 1.67           | Al„ÅÆÁ¥Ñ60%„ÄÅRC„Å´ÊúâÂà©     |

> Cu's lower resistivity helps reduce **RC delay** and **IR drop**, key for high-speed operation.

---

### ‚ñ∂ Low-kÁµ∂Á∏ÅËÜú„ÅÆÂ∞éÂÖ•ÔΩúAdoption of Low-k Dielectrics

- ÈÖçÁ∑öÈñìÂÆπÈáèC„ÅØÁµ∂Á∏ÅËÜú„ÅÆ**Ë™òÈõªÁéáŒµr**„Å´ÊØî‰æã  
- SiO‚ÇÇÔºàŒµr ‚âà 4.1Ôºâ„Åß„ÅØÈôêÁïå ‚Üí „Çà„Çä‰ΩéË™òÈõªÁéá„ÅÆ**Low-kËÜú**„Å∏ÁßªË°å

| „Éé„Éº„Éâ | ILDÊùêÊñô | Ë™òÈõªÁéá Œµr | ÂÇôËÄÉ |
|--------|---------|------------|------|
| 0.5¬µm„Äú0.25¬µm | SiO‚ÇÇ | ~4.1 | Ê®ôÊ∫ñÈÖ∏ÂåñËÜú |
| 0.18¬µm        | FSG   | ~3.7 | „Éï„ÉÉÁ¥†„Éâ„Éº„ÉóÈÖ∏ÂåñËÜú |
| 0.13¬µm        | OSG   | ~3.0 | ÊúâÊ©üSiÁ≥ªÊùêÊñô |
| 90nm‰ª•Èôç      | Porous Low-k | ~2.2‚Äì2.5 | Â§öÂ≠îË≥™ÊßãÈÄ†„ÅßÊõ¥„Å´‰ΩéË™òÈõªÁéá |

> Low-k dielectrics reduce parasitic **inter-wire capacitance**,  
> helping maintain **speed and power efficiency** at advanced nodes.

---

## üßº CMPÔºöÂåñÂ≠¶Ê©üÊ¢∞Á†îÁ£®ÔΩúChemical Mechanical Polishing

### ‚ñ∂ CMP„Å®„ÅØÔºüÔΩúWhat is CMP?

- ÂåñÂ≠¶ÂèçÂøúÔºãÁâ©ÁêÜÁ†îÁ£®„Åß**Ë°®Èù¢„ÇíÂπ≥Âù¶Âåñ**„Åô„Çã„Éó„É≠„Çª„Çπ  
- STI„ÄÅ„ÉÄ„Éû„Ç∑„É≥„ÄÅILD„Å™„Å©„ÄÅ„ÅÇ„Çâ„ÇÜ„ÇãÂ§öÂ±§Â∑•Á®ã„ÅÆÂü∫Áõ§ÊäÄË°ì

> CMP (Chemical Mechanical Polishing) enables **planarized layers**,  
> essential for multilayer wiring and fine patterning.

---

### ‚ñ∂ CMP„ÅÆ‰∏ª„Å™Áî®ÈÄîÔΩúCMP Applications

| Â∑•Á®ã | CMPÂØæË±° | ÁõÆÁöÑ |
|------|---------|------|
| STI | ÈÖ∏ÂåñËÜú | „Éà„É¨„É≥„ÉÅÂüã„ÇÅÂæå„ÅÆÂπ≥Âù¶Âåñ |
| Cu„ÉÄ„Éû„Ç∑„É≥ | Cu + „Éê„É™„Ç¢ËÜú | ‰ΩôÂâ∞Cu„ÅÆÈô§Âéª„Å®„É¨„Éô„É´Âùá‰∏ÄÂåñ |
| ILD | Low-kËÜú | Â±§ÈñìÁµ∂Á∏ÅËÜú„ÅÆÊï¥ÂΩ¢„Å®ÂùáË≥™Âåñ |

> CMP is essential to ensure **layer uniformity** and avoid defects like dishing or erosion.

---

## üß© Â§öÂ±§ÈÖçÁ∑ö„ÅÆ‰∏ñ‰ª£Âà•Ê¶ÇË¶ÅÔΩúMultilevel Interconnect Evolution

| „Éé„Éº„Éâ | „É°„Çø„É´Êï∞ | ‰∏ªÈÖçÁ∑öÊùêÊñô | Áµ∂Á∏ÅËÜú | „Éó„É©„Ç∞ÊäÄË°ì | ÁâπË®ò‰∫ãÈ†Ö |
|--------|----------|------------|--------|------------|-----------|
| 0.5¬µm  | M2       | Al         | SiO‚ÇÇ   | ÁÑ°„Åó       | ÂçòÂ±§„Åæ„Åü„ÅØ2Â±§ÈÖçÁ∑ö |
| 0.35¬µm | M3       | Al-Cu      | SiO‚ÇÇ   | W Plug     | „Éê„É™„Ç¢TiÂ∞éÂÖ•ÈñãÂßã |
| 0.25¬µm | M4       | Al-Cu      | SiO‚ÇÇ   | W Plug     | CMPÂ∞éÂÖ•„ÄÅSTIÊôÆÂèä |
| 0.18¬µm | M4„ÄúM5   | Al-Cu      | FSG    | W Plug     | OPCÂ∞éÂÖ•„ÄÅLDDÊßãÈÄ†ÈÄ≤Â±ï |
| 0.13¬µm | M5„ÄúM6   | Cu         | OSG    | „ÉÄ„Éû„Ç∑„É≥   | CuÂÖ®Èù¢Êé°Áî®ÈñãÂßã |
| 90nm„Äú | M6‰ª•‰∏ä   | Cu         | Porous Low-k | „ÉÄ„Éû„Ç∑„É≥ | CMPÊã°Âºµ„ÄÅÈÖçÁ∑öÂ±§ÂàÜÊ•≠Âåñ |

> As nodes advanced, **metal layers increased**, plugs evolved from W to damascene,  
> and materials shifted to **Cu + Low-k** for performance scaling.

---

## üß† Êú¨ÁØÄ„ÅÆ„Åæ„Å®„ÇÅÔΩúSummary

| Ë¶≥ÁÇπ | Ë¶ÅÁÇπ |
|------|------|
| ÈÖçÁ∑öÊùêÊñô | Al‚ÜíAl-Cu‚ÜíCu„Å∏ÈÄ≤Âåñ„ÄÅ‰ΩéÊäµÊäóÂåñ„ÅßRCÈÅÖÂª∂ÂØæÁ≠ñ |
| Low-kËÜú | ÈÖçÁ∑öÈñìÂÆπÈáèC„Çí‰ΩéÊ∏õ„ÄÅRCÊîπÂñÑ„Å®ÈõªÂäõ‰ΩéÊ∏õ„Å´ÂØÑ‰∏é |
| CMPÊäÄË°ì | Ë°®Èù¢Âπ≥Âù¶Âåñ„Å´„Çà„Çä„ÄÅÈÖçÁ∑öÂ§öÂ±§Âåñ„Å®ÂæÆÁ¥∞„Éë„Çø„Éº„É≥Âåñ„ÇíÂÆüÁèæ |
| Â§öÂ±§ÊßãÈÄ† | M2‚ÜíM6‰ª•‰∏ä„Å∏Â±§Êï∞Â¢óÂä†„ÄÅ„É¨„Ç§„Ç¢„Ç¶„ÉàÂàÜÈõ¢„Å®ÈõªÊ∫êÂÆâÂÆöÊÄß„ÇíÊîØÊè¥ |

---

## üìò Ê¨°ÁØÄ„Å∏„ÅÆÊé•Á∂öÔΩúLead-in to Section 3.4

üëâ Ê¨°ÁØÄ [**3.4 „Å∞„Çâ„Å§„Åç„Å®‰ø°È†ºÊÄß„ÅÆÈôêÁïå**](./3.4_variation_and_reliability.md) „Åß„ÅØ„ÄÅ  
**DIBL„ÄÅVth„Å∞„Çâ„Å§„Åç„ÄÅHCI„ÄÅBTI**„Å™„Å©„ÅÆ**‰ø°È†ºÊÄß„Éª„Å∞„Çâ„Å§„ÅçË™≤È°å**„Å´„Å§„ÅÑ„Å¶Ë©≥„Åó„ÅèËß£Ë™¨„Åó„Åæ„Åô„ÄÇ

> In Section [3.4](./3.4_variation_and_reliability.md), we explore challenges in reliability and variation  
> such as **DIBL, Vth fluctuation, HCI, and BTI** in scaled devices.

---

[‚Üê Êàª„Çã / Back to Chapter 3: Process Evolution Top](../chapter3_process_evolution/README.md)

