{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666100406645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666100406645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 21:40:06 2022 " "Processing started: Tue Oct 18 21:40:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666100406645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666100406645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666100406646 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1666100407012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/top.v 1 1 " "Found 1 design units, including 1 entities, in source file code/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666100407045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666100407045 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "display_ctrl.v(26) " "Verilog HDL information at display_ctrl.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1666100407047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/display_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file code/display_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_ctrl " "Found entity 1: display_ctrl" {  } { { "Code/display_ctrl.v" "" { Text "E:/FPGA/Digital_Clock/Code/display_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666100407047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666100407047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/time_control.v 1 1 " "Found 1 design units, including 1 entities, in source file code/time_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_control " "Found entity 1: time_control" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666100407049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666100407049 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666100407070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_control time_control:time_control_inst " "Elaborating entity \"time_control\" for hierarchy \"time_control:time_control_inst\"" {  } { { "Code/TOP.v" "time_control_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666100407187 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_1s time_control.v(51) " "Verilog HDL or VHDL warning at time_control.v(51): object \"flag_1s\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666100407195 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_hour_shi time_control.v(189) " "Verilog HDL or VHDL warning at time_control.v(189): object \"flag_hour_shi\" assigned a value but never read" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1666100407195 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 time_control.v(45) " "Verilog HDL assignment warning at time_control.v(45): truncated value with size 32 to match size of target (16)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407196 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 time_control.v(63) " "Verilog HDL assignment warning at time_control.v(63): truncated value with size 32 to match size of target (12)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407196 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(96) " "Verilog HDL assignment warning at time_control.v(96): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407197 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(111) " "Verilog HDL assignment warning at time_control.v(111): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407197 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(120) " "Verilog HDL assignment warning at time_control.v(120): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407197 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(151) " "Verilog HDL assignment warning at time_control.v(151): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407197 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 time_control.v(166) " "Verilog HDL assignment warning at time_control.v(166): truncated value with size 4 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407198 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 time_control.v(175) " "Verilog HDL assignment warning at time_control.v(175): truncated value with size 32 to match size of target (3)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407198 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 time_control.v(210) " "Verilog HDL assignment warning at time_control.v(210): truncated value with size 32 to match size of target (4)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407198 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 time_control.v(225) " "Verilog HDL assignment warning at time_control.v(225): truncated value with size 4 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407198 "|TOP|time_control:time_control_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 time_control.v(234) " "Verilog HDL assignment warning at time_control.v(234): truncated value with size 32 to match size of target (2)" {  } { { "Code/time_control.v" "" { Text "E:/FPGA/Digital_Clock/Code/time_control.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666100407198 "|TOP|time_control:time_control_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_ctrl display_ctrl:display_ctrl_inst " "Elaborating entity \"display_ctrl\" for hierarchy \"display_ctrl:display_ctrl_inst\"" {  } { { "Code/TOP.v" "display_ctrl_inst" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666100407208 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sec_shi_r\[3\] GND " "Pin \"sec_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666100407780 "|TOP|sec_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "min_shi_r\[3\] GND " "Pin \"min_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666100407780 "|TOP|min_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_shi_r\[2\] GND " "Pin \"hour_shi_r\[2\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666100407780 "|TOP|hour_shi_r[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hour_shi_r\[3\] GND " "Pin \"hour_shi_r\[3\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666100407780 "|TOP|hour_shi_r[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_hour_shi_seg\[1\] GND " "Pin \"out_hour_shi_seg\[1\]\" is stuck at GND" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666100407780 "|TOP|out_hour_shi_seg[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666100407780 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1666100407870 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/Digital_Clock/output_files/Digital_Clock.map.smsg " "Generated suppressed messages file E:/FPGA/Digital_Clock/output_files/Digital_Clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1666100408057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666100408164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666100408164 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_sec_shi\[3\] " "No output dependent on input pin \"set_sec_shi\[3\]\"" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666100408211 "|TOP|set_sec_shi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_min_shi\[3\] " "No output dependent on input pin \"set_min_shi\[3\]\"" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666100408211 "|TOP|set_min_shi[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_hour_shi\[2\] " "No output dependent on input pin \"set_hour_shi\[2\]\"" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666100408211 "|TOP|set_hour_shi[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "set_hour_shi\[3\] " "No output dependent on input pin \"set_hour_shi\[3\]\"" {  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666100408211 "|TOP|set_hour_shi[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666100408211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666100408211 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666100408211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666100408211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666100408211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666100408226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 18 21:40:08 2022 " "Processing ended: Tue Oct 18 21:40:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666100408226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666100408226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666100408226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666100408226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666100409140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666100409140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 21:40:08 2022 " "Processing started: Tue Oct 18 21:40:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666100409140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1666100409140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Digital_Clock -c Digital_Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1666100409140 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1666100409207 ""}
{ "Info" "0" "" "Project  = Digital_Clock" {  } {  } 0 0 "Project  = Digital_Clock" 0 0 "Fitter" 0 0 1666100409207 ""}
{ "Info" "0" "" "Revision = Digital_Clock" {  } {  } 0 0 "Revision = Digital_Clock" 0 0 "Fitter" 0 0 1666100409207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1666100409243 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Digital_Clock EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Digital_Clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1666100409260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666100409351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1666100409351 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1666100409710 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666100409952 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666100409952 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1666100409952 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1666100409952 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 528 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666100409964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 530 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666100409964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 532 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666100409964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 534 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666100409964 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 536 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1666100409964 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1666100409964 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1666100409965 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "111 111 " "No exact pin location assignment(s) for 111 pins of 111 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_shi\[3\] " "Pin set_sec_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_shi\[3\] " "Pin set_min_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 10 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_shi\[2\] " "Pin set_hour_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 12 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_shi\[3\] " "Pin set_hour_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 12 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_out " "Pin clock_out not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_out } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 19 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[0\] " "Pin sec_ge_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[1\] " "Pin sec_ge_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[2\] " "Pin sec_ge_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_ge_r\[3\] " "Pin sec_ge_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_ge_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 21 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_ge_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[0\] " "Pin sec_shi_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[1\] " "Pin sec_shi_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[2\] " "Pin sec_shi_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sec_shi_r\[3\] " "Pin sec_shi_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[0\] " "Pin min_ge_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[1\] " "Pin min_ge_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[2\] " "Pin min_ge_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_ge_r\[3\] " "Pin min_ge_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_ge_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 23 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_ge_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[0\] " "Pin min_shi_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[1\] " "Pin min_shi_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[2\] " "Pin min_shi_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "min_shi_r\[3\] " "Pin min_shi_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[0\] " "Pin hour_ge_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[1\] " "Pin hour_ge_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[2\] " "Pin hour_ge_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_ge_r\[3\] " "Pin hour_ge_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_ge_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 25 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_ge_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[0\] " "Pin hour_shi_r\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[1\] " "Pin hour_shi_r\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[2\] " "Pin hour_shi_r\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "hour_shi_r\[3\] " "Pin hour_shi_r\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_ge_seg\[0\] " "Pin out_sec_ge_seg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_ge_seg[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_ge_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_ge_seg\[1\] " "Pin out_sec_ge_seg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_ge_seg[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_ge_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_ge_seg\[2\] " "Pin out_sec_ge_seg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_ge_seg[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_ge_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_ge_seg\[3\] " "Pin out_sec_ge_seg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_ge_seg[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_ge_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_ge_seg\[4\] " "Pin out_sec_ge_seg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_ge_seg[4] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_ge_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_ge_seg\[5\] " "Pin out_sec_ge_seg\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_ge_seg[5] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_ge_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_ge_seg\[6\] " "Pin out_sec_ge_seg\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_ge_seg[6] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 29 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_ge_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_shi_seg\[0\] " "Pin out_sec_shi_seg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_shi_seg[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 30 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_shi_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_shi_seg\[1\] " "Pin out_sec_shi_seg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_shi_seg[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 30 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_shi_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_shi_seg\[2\] " "Pin out_sec_shi_seg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_shi_seg[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 30 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_shi_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_shi_seg\[3\] " "Pin out_sec_shi_seg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_shi_seg[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 30 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_shi_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_shi_seg\[4\] " "Pin out_sec_shi_seg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_shi_seg[4] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 30 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_shi_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_shi_seg\[5\] " "Pin out_sec_shi_seg\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_shi_seg[5] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 30 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_shi_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_sec_shi_seg\[6\] " "Pin out_sec_shi_seg\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_sec_shi_seg[6] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 30 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_sec_shi_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_ge_seg\[0\] " "Pin out_min_ge_seg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_ge_seg[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 31 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_ge_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_ge_seg\[1\] " "Pin out_min_ge_seg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_ge_seg[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 31 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_ge_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_ge_seg\[2\] " "Pin out_min_ge_seg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_ge_seg[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 31 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_ge_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_ge_seg\[3\] " "Pin out_min_ge_seg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_ge_seg[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 31 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_ge_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_ge_seg\[4\] " "Pin out_min_ge_seg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_ge_seg[4] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 31 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_ge_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_ge_seg\[5\] " "Pin out_min_ge_seg\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_ge_seg[5] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 31 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_ge_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_ge_seg\[6\] " "Pin out_min_ge_seg\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_ge_seg[6] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 31 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_ge_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_shi_seg\[0\] " "Pin out_min_shi_seg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_shi_seg[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_shi_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_shi_seg\[1\] " "Pin out_min_shi_seg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_shi_seg[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_shi_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_shi_seg\[2\] " "Pin out_min_shi_seg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_shi_seg[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_shi_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_shi_seg\[3\] " "Pin out_min_shi_seg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_shi_seg[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_shi_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_shi_seg\[4\] " "Pin out_min_shi_seg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_shi_seg[4] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_shi_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_shi_seg\[5\] " "Pin out_min_shi_seg\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_shi_seg[5] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_shi_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_min_shi_seg\[6\] " "Pin out_min_shi_seg\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_min_shi_seg[6] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 32 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_min_shi_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_ge_seg\[0\] " "Pin out_hour_ge_seg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_ge_seg[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_ge_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_ge_seg\[1\] " "Pin out_hour_ge_seg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_ge_seg[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_ge_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_ge_seg\[2\] " "Pin out_hour_ge_seg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_ge_seg[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_ge_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_ge_seg\[3\] " "Pin out_hour_ge_seg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_ge_seg[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_ge_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_ge_seg\[4\] " "Pin out_hour_ge_seg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_ge_seg[4] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_ge_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_ge_seg\[5\] " "Pin out_hour_ge_seg\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_ge_seg[5] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_ge_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_ge_seg\[6\] " "Pin out_hour_ge_seg\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_ge_seg[6] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 33 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_ge_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_shi_seg\[0\] " "Pin out_hour_shi_seg\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_shi_seg[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_shi_seg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_shi_seg\[1\] " "Pin out_hour_shi_seg\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_shi_seg[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_shi_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_shi_seg\[2\] " "Pin out_hour_shi_seg\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_shi_seg[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_shi_seg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_shi_seg\[3\] " "Pin out_hour_shi_seg\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_shi_seg[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_shi_seg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_shi_seg\[4\] " "Pin out_hour_shi_seg\[4\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_shi_seg[4] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_shi_seg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_shi_seg\[5\] " "Pin out_hour_shi_seg\[5\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_shi_seg[5] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_shi_seg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out_hour_shi_seg\[6\] " "Pin out_hour_shi_seg\[6\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_shi_seg[6] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_shi_seg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_en " "Pin clock_en not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_en } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 14 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_ge\[1\] " "Pin clock_min_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 15 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_ge\[0\] " "Pin clock_min_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 15 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_ge\[3\] " "Pin clock_min_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 15 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_ge\[2\] " "Pin clock_min_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 15 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_shi\[1\] " "Pin clock_min_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 16 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_shi\[0\] " "Pin clock_min_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 16 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_shi\[3\] " "Pin clock_min_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 16 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_min_shi\[2\] " "Pin clock_min_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_min_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 16 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_min_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_shi\[1\] " "Pin clock_hour_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 18 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_ge\[1\] " "Pin clock_hour_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 17 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_ge\[0\] " "Pin clock_hour_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 17 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_ge\[3\] " "Pin clock_hour_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 17 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_ge\[2\] " "Pin clock_hour_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 17 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_shi\[0\] " "Pin clock_hour_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 18 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_shi\[2\] " "Pin clock_hour_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 18 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock_hour_shi\[3\] " "Pin clock_hour_shi\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clock_hour_shi[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 18 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_hour_shi[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { clk } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 3 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { rst_n } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 4 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_ge\[0\] " "Pin set_sec_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_time_finish " "Pin set_time_finish not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_time_finish } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 6 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_time_finish } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_ge\[1\] " "Pin set_sec_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_ge\[2\] " "Pin set_sec_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_ge\[3\] " "Pin set_sec_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 7 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_shi\[0\] " "Pin set_sec_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_shi\[1\] " "Pin set_sec_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_sec_shi\[2\] " "Pin set_sec_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_sec_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 8 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_sec_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_ge\[0\] " "Pin set_min_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 9 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_ge\[1\] " "Pin set_min_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 9 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_ge\[2\] " "Pin set_min_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 9 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_ge\[3\] " "Pin set_min_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 9 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_shi\[0\] " "Pin set_min_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 10 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_shi\[1\] " "Pin set_min_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 10 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_min_shi\[2\] " "Pin set_min_shi\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_min_shi[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 10 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_min_shi[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_ge\[0\] " "Pin set_hour_ge\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_ge[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_ge[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_ge\[1\] " "Pin set_hour_ge\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_ge[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_ge[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_ge\[2\] " "Pin set_hour_ge\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_ge[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_ge[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_ge\[3\] " "Pin set_hour_ge\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_ge[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 11 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_ge[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_shi\[0\] " "Pin set_hour_shi\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_shi[0] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 12 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_shi[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "set_hour_shi\[1\] " "Pin set_hour_shi\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { set_hour_shi[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 12 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_hour_shi[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1666100410284 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1666100410284 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Digital_Clock.sdc " "Synopsys Design Constraints File file not found: 'Digital_Clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1666100410858 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1666100410858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1666100410860 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1666100410860 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1666100410861 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666100410878 ""}  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 3 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 501 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666100410878 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node rst_n~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1666100410878 ""}  } { { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 4 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 502 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1666100410878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1666100411192 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666100411192 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1666100411192 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666100411193 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1666100411193 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1666100411194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1666100411194 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1666100411194 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1666100411210 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1666100411210 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1666100411210 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "109 unused 2.5V 42 67 0 " "Number of I/O pins in group: 109 (unused VREF, 2.5V VCCIO, 42 input, 67 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1666100411213 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1666100411213 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1666100411213 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411213 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411213 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411213 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411213 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411213 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411213 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411213 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411213 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1666100411213 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1666100411213 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "I/O bank details after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411259 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1666100411259 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1666100411259 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1666100411259 ""}
{ "Error" "EFSAC_FSAC_IOSTD_CAPACITY_FAIL" "109 2.5 V 85 " "Can't place 109 pins with 2.5 V I/O standard because Fitter has only 85 such free pins available for general purpose I/O placement" {  } {  } 0 176205 "Can't place %1!d! pins with %2!s! I/O standard because Fitter has only %3!d! such free pins available for general purpose I/O placement" 0 0 "Fitter" 0 -1 1666100411260 ""}
{ "Error" "EFSAC_FSAC_FAIL_TO_PLACE_PIN" "" "Can't place pins due to device constraints" {  } {  } 0 176204 "Can't place pins due to device constraints" 0 0 "Fitter" 0 -1 1666100411260 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1666100411260 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1666100411340 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "sec_shi_r\[3\] GND " "Pin sec_shi_r\[3\] has GND driving its datain port" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { sec_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 22 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sec_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1666100411340 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "min_shi_r\[3\] GND " "Pin min_shi_r\[3\] has GND driving its datain port" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { min_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 24 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { min_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1666100411340 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hour_shi_r\[2\] GND " "Pin hour_shi_r\[2\] has GND driving its datain port" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[2] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1666100411340 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "hour_shi_r\[3\] GND " "Pin hour_shi_r\[3\] has GND driving its datain port" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { hour_shi_r[3] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 26 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { hour_shi_r[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1666100411340 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "out_hour_shi_seg\[1\] GND " "Pin out_hour_shi_seg\[1\] has GND driving its datain port" {  } { { "e:/altera/13.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/13.0/quartus/bin/pin_planner.ppl" { out_hour_shi_seg[1] } } } { "Code/TOP.v" "" { Text "E:/FPGA/Digital_Clock/Code/TOP.v" 35 0 0 } } { "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/13.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { out_hour_shi_seg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/FPGA/Digital_Clock/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1666100411340 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1666100411340 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/Digital_Clock/output_files/Digital_Clock.fit.smsg " "Generated suppressed messages file E:/FPGA/Digital_Clock/output_files/Digital_Clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1666100411418 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 3 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666100411540 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 18 21:40:11 2022 " "Processing ended: Tue Oct 18 21:40:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666100411540 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666100411540 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666100411540 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666100411540 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 28 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 28 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1666100412133 ""}
