quirks	,	V_89
i915_gem_release_mmap	,	F_30
"record\n"	,	L_7
last_fence	,	V_39
i965_write_fence_reg	,	F_1
tiling	,	V_14
I830_FENCE_START_MASK	,	V_35
DISP_ARB_CTL	,	V_63
I915_WRITE	,	F_11
stride	,	V_18
upper_32_bits	,	F_13
i915_gem_object_is_tiled	,	F_41
page_to_phys	,	F_60
dev_priv	,	V_27
DCC2	,	V_85
drm_device	,	V_53
dev	,	V_41
C0DRB3	,	V_87
PAGE_SHIFT	,	V_102
FENCE_REG_GEN6_LO	,	F_3
I915_FENCE_SIZE_BITS	,	F_21
fence_write	,	F_25
pin_count	,	V_47
MAD_DIMM_A_SIZE_MASK	,	V_71
id	,	V_11
I915_TILING_Y	,	V_17
IS_G33	,	F_51
page_count	,	V_101
val	,	V_8
I915_BIT_6_SWIZZLE_9	,	V_66
kmap	,	F_56
i915	,	V_9
drm_i915_fence_reg	,	V_1
i915_gem_swizzle_page	,	F_55
i915_reg_t	,	T_1
list_move_tail	,	F_32
node	,	V_21
size	,	V_20
I915_READ16	,	F_54
i915_gem_object_save_bit_17_swizzle	,	F_63
PAGE_SIZE	,	V_96
i915_gem_active_retire	,	F_29
GFP_KERNEL	,	V_103
MAD_DIMM_B_SIZE_MASK	,	V_72
fence_list	,	V_45
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_59
I915_BIT_6_SWIZZLE_9_10_11	,	V_81
I915_BIT_6_SWIZZLE_9_17	,	V_84
I915_READ	,	F_48
fence_reg_lo	,	V_5
test_bit	,	F_61
intel_has_pending_fb_unpin	,	F_38
i915_write_fence_reg	,	F_15
I915_BIT_6_SWIZZLE_9_10_17	,	V_83
gen	,	V_10
IS_GEN2	,	F_26
FENCE_REG_965_LO	,	F_5
EBUSY	,	V_48
is_power_of_2	,	F_17
DCC_CHANNEL_XOR_DISABLE	,	V_79
I915_BIT_6_SWIZZLE_9_11	,	V_82
__clear_bit	,	F_67
I915_BIT_6_SWIZZLE_9_10	,	V_65
IS_GEN4	,	F_52
IS_GEN3	,	F_27
DISP_TILE_SURFACE_SWIZZLING	,	V_64
INTEL_INFO	,	F_2
IS_GEN5	,	F_49
dirty	,	V_36
set	,	V_52
"object 0x%08llx [fenceable? %d] not 1M or pot-size (0x%08llx) aligned\n"	,	L_1
IS_VALLEYVIEW	,	F_47
i915_gem_object_do_bit_17_swizzle	,	F_58
I915_FENCE_START_MASK	,	V_30
EAGAIN	,	V_50
drm_i915_private	,	V_26
i	,	V_54
uint32_t	,	T_4
kcalloc	,	F_64
EDEADLK	,	V_51
QUIRK_PIN_SWIZZLED_PAGES	,	V_90
drm_i915_gem_object	,	V_97
EINVAL	,	V_38
to_i915	,	F_35
DCC2_MODIFIED_ENHANCED_DISABLE	,	V_86
sgt_iter	,	V_98
i915_vma_get_fence	,	F_40
fence_regs	,	V_56
ERR_PTR	,	F_39
pipelined	,	V_25
num_fence_regs	,	V_55
I915_BIT_6_SWIZZLE_NONE	,	V_61
i915_gem_restore_fences	,	F_44
fault_mappable	,	V_57
IS_MOBILE	,	F_50
dimm_c1	,	V_68
dimm_c0	,	V_67
rounddown	,	F_9
vma	,	V_4
i915_vma	,	V_3
DCC_ADDRESSING_MODE_DUAL_CHANNEL_INTERLEAVED	,	V_78
bit_6_swizzle_y	,	V_92
bit_6_swizzle_x	,	V_91
lower_32_bits	,	F_14
preserve_bios_swizzle	,	V_62
HAS_128_BYTE_Y_TILING	,	F_19
u32	,	T_3
reg	,	V_34
I965_FENCE_REG_VALID	,	V_24
i915_gem_detect_bit_6_swizzle	,	F_46
FENCE_REG_GEN6_HI	,	F_4
__set_bit	,	F_66
FENCE_REG	,	F_22
"bogus fence setup with stride: 0x%x, tiling mode: %i\n"	,	L_3
drm	,	V_49
MAD_DIMM_C1	,	V_70
DCC_ADDRESSING_MODE_SINGLE_CHANNEL	,	V_76
for_each_sgt_page	,	F_59
MAD_DIMM_C0	,	V_69
ret	,	V_37
mm	,	V_44
bit_17	,	V_99
kunmap	,	F_57
BITS_TO_LONGS	,	F_65
DCC	,	V_74
DCC_CHANNEL_XOR_BIT_17	,	V_80
C1DRB3	,	V_88
GEN6_FENCE_PITCH_SHIFT	,	V_12
assert_rpm_wakelock_held	,	F_34
POSTING_READ	,	F_12
I830_FENCE_PITCH_SHIFT	,	V_32
i830_write_fence_reg	,	F_23
PTR_ERR	,	F_43
DCC_ADDRESSING_MODE_DUAL_CHANNEL_ASYMMETRIC	,	V_77
WARN	,	F_16
I965_FENCE_TILING_Y_SHIFT	,	V_23
ffs	,	F_20
DRM_ERROR	,	F_53
struct_mutex	,	V_42
i915_vma_is_map_and_fenceable	,	F_18
vm	,	V_46
I830_FENCE_SIZE_BITS	,	F_24
DCC_ADDRESSING_MODE_MASK	,	V_75
"Failed to allocate memory for bit 17 "	,	L_6
page	,	V_93
list_for_each_entry	,	F_37
dcc	,	V_73
swizzle_x	,	V_58
link	,	V_43
swizzle_y	,	V_60
I830_FENCE_TILING_Y_SHIFT	,	V_31
vaddr	,	V_95
fence_reg_hi	,	V_6
GEM_BUG_ON	,	F_45
list_move	,	F_31
fence_find	,	F_36
FENCE_REG_965_HI	,	F_6
pitch_val	,	V_28
fence_update	,	F_28
row_size	,	V_19
"Couldn't read from MCHBAR.  "	,	L_4
"object 0x%08llx not 512K or pot-size 0x%08llx aligned\n"	,	L_2
i915_gem_object_get_tiling	,	F_7
temp	,	V_94
set_page_dirty	,	F_62
i915_gem_object_get_stride	,	F_8
"Disabling tiling.\n"	,	L_5
I965_FENCE_PITCH_SHIFT	,	V_13
fence_pitch_shift	,	V_7
start	,	V_22
I830_FENCE_REG_VALID	,	V_33
BIT	,	F_10
u64	,	T_2
tile_width	,	V_29
is_y_tiled	,	V_16
i915_vma_put_fence	,	F_33
new_bit_17	,	V_100
obj	,	V_15
fence	,	V_2
base	,	V_40
IS_ERR	,	F_42
