INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/behavioural/behavioural.srcs/sources_1/new/up4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/practice/behavioural/behavioural.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
