Information: Updating design information... (UID-85)
 
****************************************
Report : design
Design : SA
Version: Q-2019.12-SP5-1
Date   : Thu Aug 21 19:53:44 2025
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Local Link Library:

    {/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db, /home/yaswanth/GF22_mem/InvecasViews_w00512/model/timing/lib/bob_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_w00256/model/timing/lib/macro_m8_w256_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/./InvecasViews_w00512_m8/model/timing/lib/macro_m8_w512_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00512_m8/model/timing/lib/macro_s1c_m8_w512_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w32768_m16_c65KB/model/timing/lib/macro_s1c_w32768_m16_c65KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m4_c1KB/model/timing/lib/macro_s1c_w00256_m4_c1KB_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m8_c512B/model/timing/lib/macro_s1c_w00256_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w00256_m16_c256B/model/timing/lib/macro_s1c_w00256_m16_c256B_116cpp_TT_0P800V_0P800V_025C.db, /home/yaswanth/GF22_mem/InvecasViews_s1c_w19648_m16_c40KB/model/timing/lib/macro_s1c_w19648_m16_c40KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w9024_m8_c18KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w4512_m8_c9KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5184_m8_c10KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1728_m8_c3KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w2560_m8_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w8192_m4_c144KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m32_c49KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_c5KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w12544_m16_c16KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m8_32b_b2_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w14112_m8_72b_b4_c124KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w196_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_32b_b1_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1040_m4_32b_b1_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m4_32b_b1_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w32768_m16_32b_b4_c128KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w512_m8_c2KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w5600_m4_c22KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m4_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w1024_m8_c4KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m16_c320B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w128_m8_c1KB_116cpp_TT_0P800V_0P800V_025C.db, ./macro_r1ph_w256_m4_c512B_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1ph_w256_m4_c512B_weight_104cpp_TT_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m2_c512B_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_r1pv_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_0P000V_0P000V_025C.db, ./macro_s1c_w256_m4_c512B_116cpp_TT_0P800V_0P800V_025C.db, ./macro_s1c_w256_m4_c512B_weight_116cpp_TT_0P800V_0P800V_025C.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : TT_0P80V_0P00V_0P00V_0P00V_25C
    Library : GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
    Process :   1.00
    Temperature :  25.00
    Voltage :   0.80

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 1
        -transition_time
Design : SA
Version: Q-2019.12-SP5-1
Date   : Thu Aug 21 19:53:44 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top

  Startpoint: _spawn_0/_spawn_0/l_q_reg[5]
              (rising edge-triggered flip-flop clocked by clk_i[0])
  Endpoint: _spawn_0/_spawn_0/ot_q_reg[31]
            (rising edge-triggered flip-flop clocked by clk_i[0])
  Path Group: clk_i[0]
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock clk_i[0] (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  _spawn_0/_spawn_0/l_q_reg[5]/CLK (SC7P5T_DFFRQX2_CSC28L)     0.00     0.00     0.00 r
  _spawn_0/_spawn_0/l_q_reg[5]/Q (SC7P5T_DFFRQX2_CSC28L)     8.10    81.66    81.66 f
  _spawn_0/_spawn_0/thread_0_wire$2[5] (net)     3                  0.00      81.66 f
  _spawn_0/_spawn_0/_spawn_0/_endp_input_l_0[5] (MultComb_3)        0.00      81.66 f
  _spawn_0/_spawn_0/_spawn_0/_endp_input_l_0[5] (net)               0.00      81.66 f
  _spawn_0/_spawn_0/_spawn_0/add_66/A[5] (MultComb_3_DW01_add_J5_0)     0.00    81.66 f
  _spawn_0/_spawn_0/_spawn_0/add_66/A[5] (net)                      0.00      81.66 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U38/Z (SC7P5T_OR2X2_A_CSC28L)     7.68    29.41   111.07 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n187 (net)     2                0.00     111.07 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U86/Z (SC7P5T_INVX1_CSC28L)    11.55    15.08   126.15 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n42 (net)     3                 0.00     126.15 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U22/Z (SC7P5T_NR2X1_MR_CSC28L)     8.17    11.32   137.47 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n189 (net)     1                0.00     137.47 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U20/Z (SC7P5T_ND2X1_L_CSC28L)    10.43    14.43   151.90 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n147 (net)     2                0.00     151.90 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U81/Z (SC7P5T_INVX1_CSC28L)     5.55    10.16   162.06 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n150 (net)     1                0.00     162.06 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U5/Z (SC7P5T_AOI21X1_CSC28L)    14.24    17.60   179.65 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n148 (net)     1                0.00     179.65 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U113/Z (SC7P5T_OAI21X1_CSC28L)    11.08    18.03   197.69 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n145 (net)     1                0.00     197.69 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U4/Z (SC7P5T_NR2X1_CSC28L)    10.87    15.90   213.58 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n136 (net)     1                0.00     213.58 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U90/Z (SC7P5T_NR2X1_CSC28L)     6.31    11.37   224.95 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n135 (net)     1                0.00     224.95 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U87/Z (SC7P5T_AN4IAX1_CSC28L)    15.90    16.11   241.07 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n128 (net)     2                0.00     241.07 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U8/Z (SC7P5T_OA21IAX1_CSC28L)    14.33    33.11   274.18 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n9 (net)     2                  0.00     274.18 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U111/Z (SC7P5T_OAI21X1_CSC28L)    11.24    20.22   294.40 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n122 (net)     1                0.00     294.40 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U110/Z (SC7P5T_INVX1_CSC28L)     9.11    14.66   309.06 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n118 (net)     2                0.00     309.06 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U13/Z (SC7P5T_OA21IAX1_CSC28L)    14.32    29.40   338.46 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n11 (net)     2                 0.00     338.46 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U107/Z (SC7P5T_OAI21X1_CSC28L)    11.24    20.22   358.67 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n109 (net)     1                0.00     358.67 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U106/Z (SC7P5T_INVX1_CSC28L)     9.11    14.66   373.33 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n105 (net)     2                0.00     373.33 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U12/Z (SC7P5T_OA21IAX1_CSC28L)    14.32    29.40   402.73 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n13 (net)     2                 0.00     402.73 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U103/Z (SC7P5T_OAI21X1_CSC28L)    11.24    20.22   422.95 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n99 (net)     1                 0.00     422.95 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U102/Z (SC7P5T_INVX1_CSC28L)     9.11    14.66   437.61 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n95 (net)     2                 0.00     437.61 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U11/Z (SC7P5T_OA21IAX1_CSC28L)    14.32    29.40   467.01 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n15 (net)     2                 0.00     467.01 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U99/Z (SC7P5T_OAI21X1_CSC28L)    11.24    20.22   487.22 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n89 (net)     1                 0.00     487.22 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U98/Z (SC7P5T_INVX1_CSC28L)     9.11    14.66   501.88 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n85 (net)     2                 0.00     501.88 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U10/Z (SC7P5T_OA21IAX1_CSC28L)    14.32    29.40   531.28 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n6 (net)     2                  0.00     531.28 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U95/Z (SC7P5T_OAI21X1_CSC28L)    11.24    20.22   551.50 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n79 (net)     1                 0.00     551.50 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U94/Z (SC7P5T_INVX1_CSC28L)     9.11    14.66   566.15 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n75 (net)     2                 0.00     566.15 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U9/Z (SC7P5T_OA21IAX1_CSC28L)    14.32    29.40   595.55 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n17 (net)     2                 0.00     595.55 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U91/Z (SC7P5T_OAI21X1_CSC28L)    15.25    23.36   618.91 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n68 (net)     2                 0.00     618.91 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U70/Z (SC7P5T_OAI21X1_L_CSC28L)    14.62    14.31   633.22 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n67 (net)     1                 0.00     633.22 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U19/Z (SC7P5T_AO21IAX1_L_CSC28L)    20.35    24.93   658.15 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n59 (net)     2                 0.00     658.15 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U17/Z (SC7P5T_AOI21X1_CSC28L)    30.40    36.85   695.01 r
  _spawn_0/_spawn_0/_spawn_0/add_66/n19 (net)     2                 0.00     695.01 r
  _spawn_0/_spawn_0/_spawn_0/add_66/U178/Z (SC7P5T_AO22IA1A2X1_CSC28L)    22.96    32.03   727.03 f
  _spawn_0/_spawn_0/_spawn_0/add_66/n55 (net)     1                 0.00     727.03 f
  _spawn_0/_spawn_0/_spawn_0/add_66/U219/Z (SC7P5T_XNR2X2_CSC28L)     6.64    43.34   770.37 r
  _spawn_0/_spawn_0/_spawn_0/add_66/SUM[31] (net)     1             0.00     770.37 r
  _spawn_0/_spawn_0/_spawn_0/add_66/SUM[31] (MultComb_3_DW01_add_J5_0)     0.00   770.37 r
  _spawn_0/_spawn_0/_spawn_0/_endp_output_0[31] (net)               0.00     770.37 r
  _spawn_0/_spawn_0/_spawn_0/_endp_output_0[31] (MultComb_3)        0.00     770.37 r
  _spawn_0/_spawn_0/_mult_ri_output_0[31] (net)                     0.00     770.37 r
  _spawn_0/_spawn_0/U13/Z (SC7P5T_INVX1_CSC28L)           4.60      8.13     778.49 f
  _spawn_0/_spawn_0/n251 (net)                  1                   0.00     778.49 f
  _spawn_0/_spawn_0/U14/Z (SC7P5T_MUXI2X1_L_CSC28L)      16.79     16.03     794.53 r
  _spawn_0/_spawn_0/n6 (net)                    1                   0.00     794.53 r
  _spawn_0/_spawn_0/ot_q_reg[31]/D (SC7P5T_DFFRQX2_CSC28L)    16.79     0.00   794.53 r
  data arrival time                                                          794.53

  clock clk_i[0] (rise edge)                                      821.00     821.00
  clock network delay (ideal)                                       0.00     821.00
  _spawn_0/_spawn_0/ot_q_reg[31]/CLK (SC7P5T_DFFRQX2_CSC28L)        0.00     821.00 r
  library setup time                                              -26.22     794.78
  data required time                                                         794.78
  ---------------------------------------------------------------------------------------------------------
  data required time                                                         794.78
  data arrival time                                                         -794.53
  ---------------------------------------------------------------------------------------------------------
  slack (MET)                                                                  0.25


1
 
****************************************
Report : area
Design : SA
Version: Q-2019.12-SP5-1
Date   : Thu Aug 21 19:53:44 2025
****************************************

Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)

Number of ports:                         2627
Number of nets:                          6418
Number of cells:                         3983
Number of combinational cells:           3148
Number of sequential cells:               811
Number of macros/black boxes:               0
Number of buf/inv:                        868
Number of references:                      13

Combinational area:               1135.524013
Buf/Inv area:                      129.734402
Noncombinational area:            1299.084030
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                  2434.608043
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ------------------------
SA                                2434.6080    100.0    74.1936   209.7048  0.0000  SA
_spawn_0                           537.5208     22.1    19.6272    60.8304  0.0000  Process_3
_spawn_0/_spawn_0                  379.2504     15.6    91.1760   212.1408  0.0000  FastMult_3
_spawn_0/_spawn_0/_spawn_0          75.9336      3.1     0.1392     0.0000  0.0000  MultComb_3
_spawn_0/_spawn_0/_spawn_0/add_66   75.7944      3.1    75.7944     0.0000  0.0000  MultComb_3_DW01_add_J5_0
_spawn_0/_spawn_1                   77.8128      3.2     0.1392     0.0000  0.0000  Add_3
_spawn_0/_spawn_1/add_22            77.6736      3.2    77.6736     0.0000  0.0000  Add_3_DW01_add_J1_0
_spawn_1                           537.8688     22.1    19.6272    60.8304  0.0000  Process_2
_spawn_1/_spawn_0                  379.5984     15.6    91.3152   211.3056  0.0000  FastMult_2
_spawn_1/_spawn_0/_spawn_0          76.9776      3.2     0.1392     0.0000  0.0000  MultComb_2
_spawn_1/_spawn_0/_spawn_0/add_66   76.8384      3.2    76.8384     0.0000  0.0000  MultComb_2_DW01_add_J6_0
_spawn_1/_spawn_1                   77.8128      3.2     0.1392     0.0000  0.0000  Add_2
_spawn_1/_spawn_1/add_22            77.6736      3.2    77.6736     0.0000  0.0000  Add_2_DW01_add_J2_0
_spawn_2                           538.2168     22.1    19.6272    60.8304  0.0000  Process_1
_spawn_2/_spawn_0                  380.4336     15.6    91.1760   211.3056  0.0000  FastMult_1
_spawn_2/_spawn_0/_spawn_0          77.9520      3.2     0.1392     0.0000  0.0000  MultComb_1
_spawn_2/_spawn_0/_spawn_0/add_66   77.8128      3.2    77.8128     0.0000  0.0000  MultComb_1_DW01_add_1
_spawn_2/_spawn_1                   77.3256      3.2     0.1392     0.0000  0.0000  Add_1
_spawn_2/_spawn_1/add_22            77.1864      3.2    77.1864     0.0000  0.0000  Add_1_DW01_add_J3_0
_spawn_3                           537.1032     22.1    19.6272    60.8304  0.0000  Process_0
_spawn_3/_spawn_0                  378.4152     15.5    91.1760   211.3056  0.0000  FastMult_0
_spawn_3/_spawn_0/_spawn_0          75.9336      3.1     0.1392     0.0000  0.0000  MultComb_0
_spawn_3/_spawn_0/_spawn_0/add_66   75.7944      3.1    75.7944     0.0000  0.0000  MultComb_0_DW01_add_J7_0
_spawn_3/_spawn_1                   78.2304      3.2     0.1392     0.0000  0.0000  Add_0
_spawn_3/_spawn_1/add_22            78.0912      3.2    78.0912     0.0000  0.0000  Add_0_DW01_add_J4_0
--------------------------------  ---------  -------  ---------  ---------  ------  ------------------------
Total                                                 1135.5240  1299.0840  0.0000

1
Loading db file '/opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SA
Version: Q-2019.12-SP5-1
Date   : Thu Aug 21 19:53:47 2025
****************************************


Library(s) Used:

    GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C (File: /opt/pdks/FOUNDATION_IP/STDLIB/7P5T/BASE/LVT/FE/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FE_RELV02R00/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_FDK_RELV02R00/model/timing/db/GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C.db)


Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC28L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: top


Global Operating Voltage = 0.8  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ps
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1uW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SA                                        0.146    2.661    0.971    2.808 100.0
  _spawn_3 (Process_0)                 3.17e-02    0.554    0.215    0.586  20.9
    _spawn_1 (Add_0)                   5.51e-03 9.72e-03 3.42e-02 1.53e-02   0.5
      add_22 (Add_0_DW01_add_J4_0)     5.51e-03 9.72e-03 3.42e-02 1.53e-02   0.5
    _spawn_0 (FastMult_0)              2.14e-02    0.422    0.150    0.443  15.8
      _spawn_0 (MultComb_0)            3.85e-03 7.26e-03 3.39e-02 1.11e-02   0.4
        add_66 (MultComb_0_DW01_add_J7_0) 3.85e-03 7.26e-03 3.39e-02 1.11e-02   0.4
  _spawn_2 (Process_1)                 3.50e-02    0.563    0.216    0.598  21.3
    _spawn_1 (Add_1)                   6.35e-03 1.14e-02 3.42e-02 1.78e-02   0.6
      add_22 (Add_1_DW01_add_J3_0)     6.35e-03 1.14e-02 3.41e-02 1.78e-02   0.6
    _spawn_0 (FastMult_1)              2.35e-02    0.428    0.151    0.452  16.1
      _spawn_0 (MultComb_1)            4.45e-03 8.75e-03 3.48e-02 1.32e-02   0.5
        add_66 (MultComb_1_DW01_add_1) 4.45e-03 8.75e-03 3.48e-02 1.32e-02   0.5
  _spawn_1 (Process_2)                 3.51e-02    0.563    0.216    0.599  21.3
    _spawn_1 (Add_2)                   6.45e-03 1.15e-02 3.43e-02 1.80e-02   0.6
      add_22 (Add_2_DW01_add_J2_0)     6.45e-03 1.15e-02 3.43e-02 1.80e-02   0.6
    _spawn_0 (FastMult_2)              2.35e-02    0.428    0.151    0.452  16.1
      _spawn_0 (MultComb_2)            4.37e-03 8.73e-03 3.40e-02 1.31e-02   0.5
        add_66 (MultComb_2_DW01_add_J6_0) 4.37e-03 8.73e-03 3.40e-02 1.31e-02   0.5
  _spawn_0 (Process_3)                 3.50e-02    0.565    0.216    0.600  21.4
    _spawn_1 (Add_3)                   6.36e-03 1.13e-02 3.43e-02 1.77e-02   0.6
      add_22 (Add_3_DW01_add_J1_0)     6.36e-03 1.13e-02 3.43e-02 1.77e-02   0.6
    _spawn_0 (FastMult_3)              2.35e-02    0.430    0.151    0.454  16.2
      _spawn_0 (MultComb_3)            4.48e-03 8.45e-03 3.38e-02 1.30e-02   0.5
        add_66 (MultComb_3_DW01_add_J5_0) 4.48e-03 8.45e-03 3.38e-02 1.30e-02   0.5
1
 
****************************************
Report : saif
Design : SA
Version: Q-2019.12-SP5-1
Date   : Thu Aug 21 19:53:47 2025
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Nets         0(0.00%)          132(24.81%)       400(75.19%)        532
 Ports        0(0.00%)          131(50.58%)       128(49.42%)        259
 Pins         0(0.00%)          394(32.97%)       801(67.03%)        1195
--------------------------------------------------------------------------------
1
