
---------- Begin Simulation Statistics ----------
final_tick                                 8985040000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143981                       # Simulator instruction rate (inst/s)
host_mem_usage                                 752924                       # Number of bytes of host memory used
host_op_rate                                   258140                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    69.45                       # Real time elapsed on the host
host_tick_rate                              129366785                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17928867                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008985                       # Number of seconds simulated
sim_ticks                                  8985040000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2314332                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               7408                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            201494                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2627716                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1153686                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2314332                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1160646                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2627716                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   42881                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       143313                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  13924962                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9857260                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            201603                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1768537                       # Number of branches committed
system.cpu.commit.bw_lim_events               1066132                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         5317593                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000000                       # Number of instructions committed
system.cpu.commit.committedOps               17928867                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7953337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.254257                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.802744                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3228140     40.59%     40.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1450853     18.24%     58.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       597949      7.52%     66.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       614164      7.72%     74.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       464225      5.84%     79.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       251771      3.17%     83.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       165908      2.09%     85.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       114195      1.44%     86.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1066132     13.40%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7953337                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      57052                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                23786                       # Number of function calls committed.
system.cpu.commit.int_insts                  17844939                       # Number of committed integer instructions.
system.cpu.commit.loads                       2212336                       # Number of loads committed
system.cpu.commit.membars                          80                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        70376      0.39%      0.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14302898     79.78%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          221474      1.24%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             4403      0.02%     81.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2272      0.01%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            880      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             262      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             392      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             378      0.00%     81.45% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           4492      0.03%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            78      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          207      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          207      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2187356     12.20%     93.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1087160      6.06%     99.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        24980      0.14%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        21052      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          17928867                       # Class of committed instruction
system.cpu.commit.refs                        3320548                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17928867                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.898504                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.898504                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      2530847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2530847                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 80507.097167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 80507.097167                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87129.348587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87129.348587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      2514432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2514432                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1321524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1321524000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006486                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        16415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16415                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12132                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    373175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    373175000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001692                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4283                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4283                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1108307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1108307                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 101730.883792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 101730.883792                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99776.409705                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99776.409705                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1106672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1106672                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    166329995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    166329995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001475                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001475                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data         1635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1635                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    162435995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    162435995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001469                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1628                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1628                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.068441                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    14.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               263                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        13431                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      3639154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3639154                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82429.584211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82429.584211                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 90612.585857                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 90612.585857                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      3621104                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3621104                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   1487853995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1487853995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004960                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004960                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        18050                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18050                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        12139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12139                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    535610995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    535610995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data         5911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5911                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      3639154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3639154                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82429.584211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82429.584211                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 90612.585857                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 90612.585857                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      3621104                       # number of overall hits
system.cpu.dcache.overall_hits::total         3621104                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   1487853995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1487853995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004960                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004960                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        18050                       # number of overall misses
system.cpu.dcache.overall_misses::total         18050                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        12139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12139                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    535610995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    535610995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001624                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5911                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5911                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                   4882                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1018                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            614.123772                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          7284214                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.457068                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988728                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs              5906                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           7284214                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1012.457068                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3627015                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            244000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks         1610                       # number of writebacks
system.cpu.dcache.writebacks::total              1610                       # number of writebacks
system.cpu.decode.BlockedCycles               1096505                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               25859639                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3487836                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3707050                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 204749                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                255819                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2737377                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          7795                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1274099                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          2874                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     2627716                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   2139545                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       4912883                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 76452                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          117                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       15204387                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  119                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          784                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          1076                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  409498                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.292455                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            3632231                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1196567                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.692189                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8751959                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.074631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.494412                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4443922     50.78%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   208637      2.38%     53.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   158333      1.81%     54.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   260641      2.98%     57.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   482126      5.51%     63.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   323846      3.70%     67.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   382532      4.37%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   176486      2.02%     73.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2315436     26.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8751959                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     43202                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    40243                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      2139545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2139545                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30001.915639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30001.915639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 28825.089105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 28825.089105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      2057066                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2057066                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2474528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2474528000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.038550                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.038550                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst        82479                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         82479                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        10934                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        10934                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2062291000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2062291000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.033439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        71545                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71545                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.424242                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          641                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      2139545                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2139545                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30001.915639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30001.915639                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 28825.089105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 28825.089105                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      2057066                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2057066                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst   2474528000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2474528000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.038550                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.038550                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst        82479                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          82479                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst        10934                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        10934                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2062291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2062291000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.033439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst        71545                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71545                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      2139545                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2139545                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30001.915639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30001.915639                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 28825.089105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 28825.089105                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      2057066                       # number of overall hits
system.cpu.icache.overall_hits::total         2057066                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst   2474528000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2474528000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.038550                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.038550                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst        82479                       # number of overall misses
system.cpu.icache.overall_misses::total         82479                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst        10934                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        10934                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2062291000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2062291000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.033439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst        71545                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71545                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                  71284                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          211                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs             29.752058                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          4350635                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.559891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998281                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs             71545                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           4350635                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.559891                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2128611                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks        71284                       # number of writebacks
system.cpu.icache.writebacks::total             71284                       # number of writebacks
system.cpu.idleCycles                          233082                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               242584                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1952270                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.322287                       # Inst execution rate
system.cpu.iew.exec_refs                      4011042                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1273923                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  642434                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3093314                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               8010                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13723                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1535624                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            23246405                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2737119                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            465162                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              20865844                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    836                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 36221                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 204749                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 37524                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           232                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           198813                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         2605                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         4073                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          215                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       880962                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       427404                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           4073                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       194471                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          48113                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24191316                       # num instructions consuming a value
system.cpu.iew.wb_count                      20615483                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627357                       # average fanout of values written-back
system.cpu.iew.wb_producers                  15176581                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.294423                       # insts written-back per cycle
system.cpu.iew.wb_sent                       20716059                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 32167802                       # number of integer regfile reads
system.cpu.int_regfile_writes                17561229                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.112961                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.112961                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            129372      0.61%      0.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16767435     78.61%     79.21% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               245083      1.15%     80.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  4843      0.02%     80.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3840      0.02%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 904      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  266      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  550      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  446      0.00%     80.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                5300      0.02%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 81      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             207      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             235      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2815021     13.20%     93.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1295249      6.07%     99.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           37006      0.17%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25170      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21331008                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   79861                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              156942                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        65215                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             127920                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      418430                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019616                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  361855     86.48%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     2      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     30      0.01%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      3      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   15      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  37191      8.89%     95.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 15619      3.73%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2750      0.66%     99.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              965      0.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21540205                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           51744164                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20550268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          28439801                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   23223802                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  21331008                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               22603                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         5317492                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             68703                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          21890                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      8110807                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8751959                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.437284                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.441415                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3186654     36.41%     36.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              786218      8.98%     45.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1045893     11.95%     57.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              767535      8.77%     66.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              793574      9.07%     75.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              860926      9.84%     85.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              705347      8.06%     93.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              407105      4.65%     97.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              198707      2.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8751959                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.374058                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     2139739                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           449                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads            273208                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           126026                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3093314                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1535624                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 8186496                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    497                       # number of misc regfile writes
system.cpu.numCycles                          8985041                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON      8985040000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  732256                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              24185618                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 171347                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  3655887                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   7465                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 11365                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              66379268                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               25033897                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            32886333                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3777490                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 144259                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 204749                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                370479                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  8700655                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             65193                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         39694710                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          11098                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                757                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    714798                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            722                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     30133665                       # The number of ROB reads
system.cpu.rob.rob_writes                    47302509                       # The number of ROB writes
system.cpu.timesIdled                           23735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks          117                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           117                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 69759.635514                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 69759.635514                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     22392843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     22392843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          321                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            321                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst        71539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          71539                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 112224.333435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 112224.333435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 92280.674847                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 92280.674847                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          68276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              68276                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    366188000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    366188000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.045611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.045611                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         3263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3263                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    300835000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    300835000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.045570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.045570                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3260                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data          1623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104155.870445                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104155.870445                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84178.257934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84178.257934                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               141                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   141                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data    154359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     154359000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.913124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.913124                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data            1482                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1482                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    124668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124668000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.912508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.912508                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data         1481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1481                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108820.696388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108820.696388                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89013.712047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89013.712047                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1210                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    334406000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    334406000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.717488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.717488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         3073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3073                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    272649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    272649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.715153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.715153                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3063                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3063                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.WritebackClean_accesses::.writebacks        71139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        71139                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        71139                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            71139                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks         1610                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1610                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst            71539                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             5906                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                77445                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 112224.333435                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107302.963776                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109356.996674                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 92280.674847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87437.720070                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89460.789339                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                68276                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1351                       # number of demand (read+write) hits
system.l2.demand_hits::total                    69627                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    366188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    488765000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        854953000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.045611                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.771250                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.100949                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               3263                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4555                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7818                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    300835000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    397317000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    698152000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.045570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.769387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.100768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          3260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7804                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst           71539                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            5906                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               77445                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 112224.333435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107302.963776                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109356.996674                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 92280.674847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87437.720070                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 69759.635514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88682.442215                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst               68276                       # number of overall hits
system.l2.overall_hits::.cpu.data                1351                       # number of overall hits
system.l2.overall_hits::total                   69627                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    366188000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    488765000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       854953000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.045611                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.771250                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.100949                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              3263                       # number of overall misses
system.l2.overall_misses::.cpu.data              4555                       # number of overall misses
system.l2.overall_misses::total                  7818                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    300835000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    397317000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     22392843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    720544843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.045570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.769387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         3260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          321                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8125                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              422                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 425                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     7                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           4187                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::3           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4051                       # Occupied blocks per task id
system.l2.tags.avg_refs                     18.549801                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  1235947                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      84.187949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2034.495518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1838.264277                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    40.276643                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.020554                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.496703                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.448795                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.009833                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975885                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          4078                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.004395                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.995605                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                      8283                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   1235947                       # Number of tag accesses
system.l2.tags.tagsinuse                  3997.224387                       # Cycle average of tags in use
system.l2.tags.total_refs                      153648                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        55                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                 584                       # number of writebacks
system.l2.writebacks::total                       584                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    1010045.47                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                38167.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     19417.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        57.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     57.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         3.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      23.81                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     23220820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23220820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          23220820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          32366690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      2286467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              57873977                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4159803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         23220820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         32366690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      2286467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             62033781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4159803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4159803                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples         1884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    294.929936                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.999685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   322.336362                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          733     38.91%     38.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          475     25.21%     64.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          175      9.29%     73.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           96      5.10%     78.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           69      3.66%     82.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           52      2.76%     84.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           49      2.60%     87.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           31      1.65%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          204     10.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1884                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 519808                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                  520000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   35840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                37376                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       208640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        208640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         208640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         290816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             520000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        37376                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           37376                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         3260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          321                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40966.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36084.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     38869.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       208640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       290624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 23220820.385885871947                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 32345320.666352070868                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2286467.283395510633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst    133552000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    163966000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     12476992                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 120441234.16                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        35840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 3988852.581624567043                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks  70337680750                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           34                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               17056                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                528                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           34                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            3260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          321                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          584                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                584                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    78.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               459                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              488                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004329512500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     235.235294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    122.645383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    679.762840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            21     61.76%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           12     35.29%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      2.94%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            34                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                    5936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                      8125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8125                       # Read request sizes (log2)
system.mem_ctrls.readReqs                        8125                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 78.61                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                     6385                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                   40610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                    8796486000                       # Total gap between requests
system.mem_ctrls.totMemAccLat               309994992                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    157707492                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.470588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.449620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.861123                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               26     76.47%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     23.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            34                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  584                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        584                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                70.72                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     413                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy             84574890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                  6218940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       414677850                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            291.721284                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     10533000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      48620000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7511835000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    362321500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     142312751                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    909417749                       # Time in different power states
system.mem_ctrls_0.preBackEnergy              6081600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                  3305445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       139129920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy                27895980                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         114937680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       1822216200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             2621127405                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime           8610871749                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                1999260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             82987440                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                  7232820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       526793430                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            301.362002                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     14877750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      58500000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   7215681500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    410526250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     130127000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   1155327500                       # Time in different power states
system.mem_ctrls_1.preBackEnergy              8286720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                  3844335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       157648320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy                30095100                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         138294000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1751643540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             2707749645                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime           8137869750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                 923940                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        20040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        20040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  20040                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       557376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       557376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  557376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            14260990                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           43096508                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8125                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    8125    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                8125                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11915                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               6644                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          584                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3206                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1481                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          6644                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       214368                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        16704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                231072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      9140672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       481024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9621696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   8985040000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          299410000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         214638996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          17727995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     37760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            82120                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.008354                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.091150                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  81435     99.17%     99.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    684      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              82120                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        76169                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       153622                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            514                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            4670                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp             75828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2194                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        71284                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6875                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              477                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1623                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1623                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         71545                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4283                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
