#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2977c70 .scope module, "cpu_test" "cpu_test" 2 7;
 .timescale 0 0;
v0x2d56b50_0 .var "clk", 0 0;
v0x2d56bf0_0 .var "init_data", 0 0;
v0x2d56cb0_0 .var "reset", 0 0;
S_0x2c24610 .scope module, "cpu" "execution" 2 17, 3 12 0, S_0x2977c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
v0x2d53c50_0 .net "ALUctrl", 2 0, v0x2d32c10_0;  1 drivers
v0x2d53cf0_0 .net "ALUsrc", 0 0, v0x2d32cf0_0;  1 drivers
v0x2d53de0_0 .net "FUNCT", 5 0, L_0x2d67540;  1 drivers
v0x2d53ed0_0 .net "IMM16", 15 0, L_0x2d67250;  1 drivers
v0x2d53f70_0 .net "INSTRUCT", 31 0, L_0x2d675e0;  1 drivers
v0x2d54060_0 .net "IsBranch", 0 0, v0x2d32e90_0;  1 drivers
v0x2d54100_0 .net "IsJAL", 0 0, v0x2d32f30_0;  1 drivers
v0x2d541a0_0 .net "IsJR", 0 0, v0x2d33040_0;  1 drivers
v0x2d54290_0 .net "IsJump", 0 0, v0x2d33100_0;  1 drivers
v0x2d543c0_0 .net "MemToReg", 0 0, v0x2d331c0_0;  1 drivers
v0x2d544b0_0 .net "MemWr", 0 0, v0x2d33280_0;  1 drivers
v0x2d545a0_0 .net "OP", 5 0, L_0x2d66eb0;  1 drivers
v0x2d54690_0 .net "PCcount", 31 0, v0x2d37e40_0;  1 drivers
RS_0x7f6b8ce9e198 .resolv tri, L_0x2dbff50, L_0x2dc56e0;
v0x2d547c0_0 .net8 "PCplus4", 31 0, RS_0x7f6b8ce9e198;  2 drivers
v0x2d54860_0 .net "RD", 4 0, L_0x2d671b0;  1 drivers
v0x2d54900_0 .net "RS", 4 0, L_0x2d67080;  1 drivers
v0x2d549a0_0 .net "RT", 4 0, L_0x2d66f50;  1 drivers
v0x2d54b50_0 .net "RegDst", 0 0, v0x2d33480_0;  1 drivers
v0x2d54bf0_0 .net "RegWr", 0 0, v0x2d33520_0;  1 drivers
v0x2d54d20_0 .net "Rint", 4 0, L_0x2e2a7c0;  1 drivers
v0x2d54dc0_0 .net "SE", 31 0, L_0x2e90b90;  1 drivers
v0x2d54e60_0 .net "SHAMT", 4 0, L_0x2d674a0;  1 drivers
v0x2d54f00_0 .net "TA", 25 0, L_0x2d672f0;  1 drivers
v0x2d54fa0_0 .net *"_s13", 0 0, L_0x2dc9010;  1 drivers
v0x2d55040_0 .net *"_s14", 13 0, L_0x2dc90b0;  1 drivers
L_0x7f6b8ce121c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2d550e0_0 .net/2u *"_s16", 1 0, L_0x7f6b8ce121c8;  1 drivers
v0x2d55180_0 .net *"_s25", 0 0, L_0x2e907b0;  1 drivers
v0x2d55220_0 .net *"_s26", 15 0, L_0x2e90a60;  1 drivers
v0x2d552c0_0 .net *"_s7", 3 0, L_0x2dc8bd0;  1 drivers
L_0x7f6b8ce12180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2d55380_0 .net/2u *"_s8", 1 0, L_0x7f6b8ce12180;  1 drivers
v0x2d55460_0 .net "aluadd4carryout", 0 0, L_0x2dc38d0;  1 drivers
v0x2d55500_0 .net "aluadd4overflow", 0 0, L_0x2dc53d0;  1 drivers
v0x2d555f0_0 .net "aluadd4zero", 0 0, L_0x2dc5a40;  1 drivers
v0x2d54a90_0 .net "aluaddcarryout", 0 0, L_0x2e24f70;  1 drivers
v0x2d558a0_0 .net "aluaddoverflow", 0 0, L_0x2e26ac0;  1 drivers
RS_0x7f6b8ce9d778 .resolv tri, L_0x2e215f0, L_0x2e26dd0;
v0x2d55990_0 .net8 "aluaddsum", 31 0, RS_0x7f6b8ce9d778;  2 drivers
v0x2d55a30_0 .net "aluaddzero", 0 0, L_0x2e27130;  1 drivers
v0x2d55b20_0 .net "alusrcout", 31 0, L_0x2e90f40;  1 drivers
v0x2d55c10_0 .net "branchaddr", 31 0, L_0x2dc93c0;  1 drivers
v0x2d55cb0_0 .net "carryout", 0 0, L_0x2e8b4d0;  1 drivers
v0x2d55d50_0 .net "clk", 0 0, v0x2d56b50_0;  1 drivers
v0x2d55df0_0 .net "isbranchout", 31 0, L_0x2e2a260;  1 drivers
v0x2d55ee0_0 .net "isjrout", 31 0, L_0x2e2a690;  1 drivers
v0x2d55fd0_0 .net "isjumpout", 31 0, L_0x2e2a560;  1 drivers
v0x2d560e0_0 .net "jumpaddr", 31 0, L_0x2dc8e80;  1 drivers
v0x2d561a0_0 .net "mem2regout", 31 0, L_0x2e90fe0;  1 drivers
v0x2d56290_0 .net "memout", 31 0, v0x2d30b50_0;  1 drivers
v0x2d563a0_0 .net "overflow", 0 0, L_0x2e8cfd0;  1 drivers
v0x2d56440_0 .net "regAw", 4 0, L_0x2e2a8f0;  1 drivers
v0x2d56500_0 .net "regDa", 31 0, L_0x2e2ecd0;  1 drivers
v0x2d56650_0 .net "regDb", 31 0, L_0x2e30020;  1 drivers
v0x2d567a0_0 .net "regDin", 31 0, L_0x2e2abd0;  1 drivers
RS_0x7f6b8ce60e68 .resolv tri, L_0x2e87b50, L_0x2e8d320;
v0x2d56860_0 .net8 "result", 31 0, RS_0x7f6b8ce60e68;  2 drivers
v0x2d569b0_0 .net "shift2", 31 0, L_0x2dc94f0;  1 drivers
v0x2d56a70_0 .net "zero", 0 0, L_0x2e8d680;  1 drivers
L_0x2dc8bd0 .part RS_0x7f6b8ce9e198, 28, 4;
L_0x2dc8e80 .concat [ 2 26 4 0], L_0x7f6b8ce12180, L_0x2d672f0, L_0x2dc8bd0;
L_0x2dc9010 .part L_0x2d67250, 15, 1;
LS_0x2dc90b0_0_0 .concat [ 1 1 1 1], L_0x2dc9010, L_0x2dc9010, L_0x2dc9010, L_0x2dc9010;
LS_0x2dc90b0_0_4 .concat [ 1 1 1 1], L_0x2dc9010, L_0x2dc9010, L_0x2dc9010, L_0x2dc9010;
LS_0x2dc90b0_0_8 .concat [ 1 1 1 1], L_0x2dc9010, L_0x2dc9010, L_0x2dc9010, L_0x2dc9010;
LS_0x2dc90b0_0_12 .concat [ 1 1 0 0], L_0x2dc9010, L_0x2dc9010;
L_0x2dc90b0 .concat [ 4 4 4 2], LS_0x2dc90b0_0_0, LS_0x2dc90b0_0_4, LS_0x2dc90b0_0_8, LS_0x2dc90b0_0_12;
L_0x2dc93c0 .concat [ 2 16 14 0], L_0x7f6b8ce121c8, L_0x2d67250, L_0x2dc90b0;
L_0x2e907b0 .part L_0x2d67250, 15, 1;
LS_0x2e90a60_0_0 .concat [ 1 1 1 1], L_0x2e907b0, L_0x2e907b0, L_0x2e907b0, L_0x2e907b0;
LS_0x2e90a60_0_4 .concat [ 1 1 1 1], L_0x2e907b0, L_0x2e907b0, L_0x2e907b0, L_0x2e907b0;
LS_0x2e90a60_0_8 .concat [ 1 1 1 1], L_0x2e907b0, L_0x2e907b0, L_0x2e907b0, L_0x2e907b0;
LS_0x2e90a60_0_12 .concat [ 1 1 1 1], L_0x2e907b0, L_0x2e907b0, L_0x2e907b0, L_0x2e907b0;
L_0x2e90a60 .concat [ 4 4 4 4], LS_0x2e90a60_0_0, LS_0x2e90a60_0_4, LS_0x2e90a60_0_8, LS_0x2e90a60_0_12;
L_0x2e90b90 .concat [ 16 16 0 0], L_0x2d67250, L_0x2e90a60;
S_0x2c24230 .scope module, "aluadd" "alu" 3 88, 4 145 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2e22250/d .functor OR 1, L_0x2e24a50, L_0x2e24bb0, C4<0>, C4<0>;
L_0x2e22250 .delay 1 (40,40,40) L_0x2e22250/d;
L_0x2e24e60/d .functor OR 1, L_0x2e22250, L_0x2e22250, C4<0>, C4<0>;
L_0x2e24e60 .delay 1 (40,40,40) L_0x2e24e60/d;
L_0x2e24f70/d .functor OR 1, L_0x2e25d60, L_0x2e25630, C4<0>, C4<0>;
L_0x2e24f70 .delay 1 (40,40,40) L_0x2e24f70/d;
L_0x2e26d10/d .functor NOT 1, L_0x2e260a0, C4<0>, C4<0>, C4<0>;
L_0x2e26d10 .delay 1 (10,10,10) L_0x2e26d10/d;
L_0x2e26200/d .functor NOT 1, L_0x2e26ac0, C4<0>, C4<0>, C4<0>;
L_0x2e26200 .delay 1 (10,10,10) L_0x2e26200/d;
L_0x2e26300/d .functor AND 1, L_0x2e26d10, L_0x2e26460, L_0x2e27540, C4<1>;
L_0x2e26300 .delay 1 (60,60,60) L_0x2e26300/d;
L_0x2e27630/d .functor NOT 1, L_0x2e26300, C4<0>, C4<0>, C4<0>;
L_0x2e27630 .delay 1 (10,10,10) L_0x2e27630/d;
L_0x2e27740/d .functor AND 1, L_0x2e278f0, L_0x2e26200, L_0x2e26300, C4<1>;
L_0x2e27740 .delay 1 (60,60,60) L_0x2e27740/d;
L_0x2e26e70/d .functor OR 1, L_0x2e26fd0, L_0x2e27740, C4<0>, C4<0>;
L_0x2e26e70 .delay 1 (40,40,40) L_0x2e26e70/d;
v0x26f7290_0 .net "SLTval", 0 0, L_0x2e27740;  1 drivers
v0x2717c80_0 .net *"_s321", 0 0, L_0x2df1680;  1 drivers
v0x2717d60_0 .net *"_s324", 0 0, L_0x2e1c6c0;  1 drivers
v0x27099a0_0 .net *"_s327", 0 0, L_0x2e1c930;  1 drivers
v0x2709a80_0 .net *"_s330", 0 0, L_0x2e1f950;  1 drivers
v0x2709b60_0 .net *"_s333", 0 0, L_0x2e1fb40;  1 drivers
v0x2709c40_0 .net *"_s336", 0 0, L_0x2e20110;  1 drivers
v0x2709d20_0 .net *"_s339", 0 0, L_0x2e20330;  1 drivers
v0x2714f10_0 .net *"_s342", 0 0, L_0x2e1f8c0;  1 drivers
v0x2714ff0_0 .net *"_s345", 0 0, L_0x2e20f90;  1 drivers
v0x27150d0_0 .net *"_s348", 0 0, L_0x2e20790;  1 drivers
v0x27151b0_0 .net *"_s351", 0 0, L_0x2e209b0;  1 drivers
v0x2715290_0 .net *"_s354", 0 0, L_0x2e20bd0;  1 drivers
v0x26f9990_0 .net *"_s357", 0 0, L_0x2e21870;  1 drivers
v0x26f9a70_0 .net *"_s360", 0 0, L_0x2e211b0;  1 drivers
v0x26f9b50_0 .net *"_s363", 0 0, L_0x2e213d0;  1 drivers
v0x26f9c30_0 .net *"_s366", 0 0, L_0x2e20550;  1 drivers
v0x26f9cd0_0 .net *"_s369", 0 0, L_0x2e222e0;  1 drivers
v0x26e8730_0 .net *"_s372", 0 0, L_0x2e21a40;  1 drivers
v0x26e8810_0 .net *"_s375", 0 0, L_0x2e21c60;  1 drivers
v0x26e88f0_0 .net *"_s378", 0 0, L_0x2e21e80;  1 drivers
v0x26a5cf0_0 .net *"_s381", 0 0, L_0x2e22bb0;  1 drivers
v0x26a5dd0_0 .net *"_s384", 0 0, L_0x2e22500;  1 drivers
v0x26a5eb0_0 .net *"_s387", 0 0, L_0x2e22720;  1 drivers
v0x26a5f90_0 .net *"_s390", 0 0, L_0x2e22940;  1 drivers
v0x26a6070_0 .net *"_s393", 0 0, L_0x2e22aa0;  1 drivers
v0x26e5980_0 .net *"_s396", 0 0, L_0x2e22dd0;  1 drivers
v0x26e5a60_0 .net *"_s399", 0 0, L_0x2e22ff0;  1 drivers
v0x26e5b40_0 .net *"_s402", 0 0, L_0x2e23210;  1 drivers
v0x26e5c20_0 .net *"_s405", 0 0, L_0x2e23370;  1 drivers
v0x26e5d00_0 .net *"_s408", 0 0, L_0x2e23650;  1 drivers
v0x26fedb0_0 .net *"_s411", 0 0, L_0x2e23870;  1 drivers
v0x26fee90_0 .net *"_s414", 0 0, L_0x2e25160;  1 drivers
v0x26e8620_0 .net *"_s420", 0 0, L_0x2e24a50;  1 drivers
v0x2c353e0_0 .net *"_s422", 0 0, L_0x2e24bb0;  1 drivers
v0x2c354c0_0 .net *"_s424", 0 0, L_0x2e24e60;  1 drivers
v0x2c355a0_0 .net *"_s429", 0 0, L_0x2e25d60;  1 drivers
v0x2c35680_0 .net *"_s431", 0 0, L_0x2e25630;  1 drivers
v0x2c35760_0 .net *"_s440", 0 0, L_0x2e260a0;  1 drivers
v0x2c35840_0 .net *"_s444", 0 0, L_0x2e26460;  1 drivers
v0x2b1b090_0 .net *"_s446", 0 0, L_0x2e27540;  1 drivers
v0x2b1b170_0 .net *"_s450", 0 0, L_0x2e278f0;  1 drivers
v0x2b1b250_0 .net *"_s452", 0 0, L_0x2e26e70;  1 drivers
v0x2b1b330_0 .net *"_s455", 0 0, L_0x2e26fd0;  1 drivers
v0x2b1b410_0 .net "carryOut", 32 0, L_0x2e24ca0;  1 drivers
v0x2b1b4f0_0 .net "carryout", 0 0, L_0x2e24f70;  alias, 1 drivers
L_0x7f6b8ce12210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x2c584c0_0 .net "command", 2 0, L_0x7f6b8ce12210;  1 drivers
v0x2c58560_0 .net "initialResult", 31 0, L_0x2e1ea50;  1 drivers
v0x2c58600_0 .net "isSLT", 0 0, L_0x2e26300;  1 drivers
v0x2c586a0_0 .net "isSLTinv", 0 0, L_0x2e27630;  1 drivers
v0x2c58740_0 .net "isSubtract", 0 0, L_0x2e22250;  1 drivers
v0x2c587e0_0 .net8 "operandA", 31 0, RS_0x7f6b8ce9e198;  alias, 2 drivers
v0x2c58880_0 .net "operandB", 31 0, L_0x2dc94f0;  alias, 1 drivers
v0x2c58920_0 .net "overflow", 0 0, L_0x2e26ac0;  alias, 1 drivers
v0x2c589c0_0 .net "overflowInv", 0 0, L_0x2e26200;  1 drivers
v0x2c58a60_0 .net8 "result", 31 0, RS_0x7f6b8ce9d778;  alias, 2 drivers
v0x2c58b00_0 .net "s2inv", 0 0, L_0x2e26d10;  1 drivers
v0x2c58ba0_0 .net "zero", 0 0, L_0x2e27130;  alias, 1 drivers
L_0x2dcbc10 .part RS_0x7f6b8ce9e198, 0, 1;
L_0x2dcbd70 .part L_0x2dc94f0, 0, 1;
L_0x2dc9990 .part L_0x2e24ca0, 0, 1;
L_0x2dcbfb0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dcc050 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dcc0f0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2dce630 .part RS_0x7f6b8ce9e198, 1, 1;
L_0x2dce790 .part L_0x2dc94f0, 1, 1;
L_0x2dcc4a0 .part L_0x2e24ca0, 1, 1;
L_0x2dce9d0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dceb00 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dceba0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2dd1060 .part RS_0x7f6b8ce9e198, 2, 1;
L_0x2dd11c0 .part L_0x2dc94f0, 2, 1;
L_0x2dd1370 .part L_0x2e24ca0, 2, 1;
L_0x2dd14a0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dd1540 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dd16f0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2dd3b60 .part RS_0x7f6b8ce9e198, 3, 1;
L_0x2dd3cc0 .part L_0x2dc94f0, 3, 1;
L_0x2dd1790 .part L_0x2e24ca0, 3, 1;
L_0x2dd4030 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dd3f80 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dd4190 .part L_0x7f6b8ce12210, 2, 1;
L_0x2dd6680 .part RS_0x7f6b8ce9e198, 4, 1;
L_0x2dd67e0 .part L_0x2dc94f0, 4, 1;
L_0x2dd4230 .part L_0x2e24ca0, 4, 1;
L_0x2dd6a70 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dd6990 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dd6c00 .part L_0x7f6b8ce12210, 2, 1;
L_0x2dd90d0 .part RS_0x7f6b8ce9e198, 5, 1;
L_0x2dd9230 .part L_0x2dc94f0, 5, 1;
L_0x2dd6ca0 .part L_0x2e24ca0, 5, 1;
L_0x2dd94f0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dd15e0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dd93e0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2ddbb60 .part RS_0x7f6b8ce9e198, 6, 1;
L_0x2ddbcc0 .part L_0x2dc94f0, 6, 1;
L_0x2dd97a0 .part L_0x2e24ca0, 6, 1;
L_0x2ddbfb0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2ddbe70 .part L_0x7f6b8ce12210, 1, 1;
L_0x2ddbf10 .part L_0x7f6b8ce12210, 2, 1;
L_0x2dde540 .part RS_0x7f6b8ce9e198, 7, 1;
L_0x2dde6a0 .part L_0x2dc94f0, 7, 1;
L_0x2ddc3b0 .part L_0x2e24ca0, 7, 1;
L_0x2ddc0e0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dde850 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dde8f0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2de0fd0 .part RS_0x7f6b8ce9e198, 8, 1;
L_0x2de1130 .part L_0x2dc94f0, 8, 1;
L_0x2ddee60 .part L_0x2e24ca0, 8, 1;
L_0x2ddeb60 .part L_0x7f6b8ce12210, 0, 1;
L_0x2de1490 .part L_0x7f6b8ce12210, 1, 1;
L_0x2de1530 .part L_0x7f6b8ce12210, 2, 1;
L_0x2de3a60 .part RS_0x7f6b8ce9e198, 9, 1;
L_0x2de3bc0 .part L_0x2dc94f0, 9, 1;
L_0x2de17e0 .part L_0x2e24ca0, 9, 1;
L_0x2de1660 .part L_0x7f6b8ce12210, 0, 1;
L_0x2de3f50 .part L_0x7f6b8ce12210, 1, 1;
L_0x2de3ff0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2de64d0 .part RS_0x7f6b8ce9e198, 10, 1;
L_0x2de6630 .part L_0x2dc94f0, 10, 1;
L_0x2de4340 .part L_0x2e24ca0, 10, 1;
L_0x2de4120 .part L_0x7f6b8ce12210, 0, 1;
L_0x2de41c0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dd9590 .part L_0x7f6b8ce12210, 2, 1;
L_0x2de9160 .part RS_0x7f6b8ce9e198, 11, 1;
L_0x2de92c0 .part L_0x2dc94f0, 11, 1;
L_0x2de68a0 .part L_0x2e24ca0, 11, 1;
L_0x2de6e00 .part L_0x7f6b8ce12210, 0, 1;
L_0x2de6ea0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2de6f40 .part L_0x7f6b8ce12210, 2, 1;
L_0x2debcd0 .part RS_0x7f6b8ce9e198, 12, 1;
L_0x2debe30 .part L_0x2dc94f0, 12, 1;
L_0x2de9b40 .part L_0x2e24ca0, 12, 1;
L_0x2de9710 .part L_0x7f6b8ce12210, 0, 1;
L_0x2de97b0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dec250 .part L_0x7f6b8ce12210, 2, 1;
L_0x2dee6f0 .part RS_0x7f6b8ce9e198, 13, 1;
L_0x2dee850 .part L_0x2dc94f0, 13, 1;
L_0x2dec2f0 .part L_0x2e24ca0, 13, 1;
L_0x2dec390 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dec430 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dec4d0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2df1100 .part RS_0x7f6b8ce9e198, 14, 1;
L_0x2df1260 .part L_0x2dc94f0, 14, 1;
L_0x2deef70 .part L_0x2e24ca0, 14, 1;
L_0x2deea90 .part L_0x7f6b8ce12210, 0, 1;
L_0x2deeb30 .part L_0x7f6b8ce12210, 1, 1;
L_0x2deebd0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2df3ad0 .part RS_0x7f6b8ce9e198, 15, 1;
L_0x2df3c30 .part L_0x2dc94f0, 15, 1;
L_0x2df19b0 .part L_0x2e24ca0, 15, 1;
L_0x2dde990 .part L_0x7f6b8ce12210, 0, 1;
L_0x2ddea30 .part L_0x7f6b8ce12210, 1, 1;
L_0x2df40e0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2df6640 .part RS_0x7f6b8ce9e198, 16, 1;
L_0x2df67a0 .part L_0x2dc94f0, 16, 1;
L_0x2df4180 .part L_0x2e24ca0, 16, 1;
L_0x2df4220 .part L_0x7f6b8ce12210, 0, 1;
L_0x2df42c0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2df4360 .part L_0x7f6b8ce12210, 2, 1;
L_0x2df9020 .part RS_0x7f6b8ce9e198, 17, 1;
L_0x2df9180 .part L_0x2dc94f0, 17, 1;
L_0x2df6e90 .part L_0x2e24ca0, 17, 1;
L_0x2df69e0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2df6a80 .part L_0x7f6b8ce12210, 1, 1;
L_0x2df6b20 .part L_0x7f6b8ce12210, 2, 1;
L_0x2dfb990 .part RS_0x7f6b8ce9e198, 18, 1;
L_0x2dfbaf0 .part L_0x2dc94f0, 18, 1;
L_0x2df9850 .part L_0x2e24ca0, 18, 1;
L_0x2df93c0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2df9460 .part L_0x7f6b8ce12210, 1, 1;
L_0x2df9500 .part L_0x7f6b8ce12210, 2, 1;
L_0x2dfe370 .part RS_0x7f6b8ce9e198, 19, 1;
L_0x2dfe4d0 .part L_0x2dc94f0, 19, 1;
L_0x2dfbca0 .part L_0x2e24ca0, 19, 1;
L_0x2dfbd40 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dfbde0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dfbe80 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e00d30 .part RS_0x7f6b8ce9e198, 20, 1;
L_0x2e00e90 .part L_0x2dc94f0, 20, 1;
L_0x2dfe680 .part L_0x2e24ca0, 20, 1;
L_0x2dfe720 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dfe7c0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2dfe860 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e037c0 .part RS_0x7f6b8ce9e198, 21, 1;
L_0x2e03920 .part L_0x2dc94f0, 21, 1;
L_0x2e01040 .part L_0x2e24ca0, 21, 1;
L_0x2e010e0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e01180 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e01220 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e065f0 .part RS_0x7f6b8ce9e198, 22, 1;
L_0x2e06750 .part L_0x2dc94f0, 22, 1;
L_0x2e046f0 .part L_0x2e24ca0, 22, 1;
L_0x2e04790 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e04830 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e048d0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e09030 .part RS_0x7f6b8ce9e198, 23, 1;
L_0x2dc8540 .part L_0x2dc94f0, 23, 1;
L_0x2e06db0 .part L_0x2e24ca0, 23, 1;
L_0x2dc8780 .part L_0x7f6b8ce12210, 0, 1;
L_0x2dc8820 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e06900 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e0beb0 .part RS_0x7f6b8ce9e198, 24, 1;
L_0x2e0c010 .part L_0x2dc94f0, 24, 1;
L_0x2e099a0 .part L_0x2e24ca0, 24, 1;
L_0x2e09a40 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e09ae0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e09b80 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e0e990 .part RS_0x7f6b8ce9e198, 25, 1;
L_0x2e0eaf0 .part L_0x2dc94f0, 25, 1;
L_0x2e0c1c0 .part L_0x2e24ca0, 25, 1;
L_0x2e0c260 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e0c300 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e0c3a0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e11450 .part RS_0x7f6b8ce9e198, 26, 1;
L_0x2e115b0 .part L_0x2dc94f0, 26, 1;
L_0x2e0eca0 .part L_0x2e24ca0, 26, 1;
L_0x2e0ed40 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e0ede0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e0ee80 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e13ea0 .part RS_0x7f6b8ce9e198, 27, 1;
L_0x2e14000 .part L_0x2dc94f0, 27, 1;
L_0x2de9470 .part L_0x2e24ca0, 27, 1;
L_0x2de95a0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e11760 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e11800 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e16bb0 .part RS_0x7f6b8ce9e198, 28, 1;
L_0x2e16d10 .part L_0x2dc94f0, 28, 1;
L_0x2e145c0 .part L_0x2e24ca0, 28, 1;
L_0x2e14660 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e14700 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e147a0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e19610 .part RS_0x7f6b8ce9e198, 29, 1;
L_0x2e19770 .part L_0x2dc94f0, 29, 1;
L_0x2e19920 .part L_0x2e24ca0, 29, 1;
L_0x2e19a50 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e16ec0 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e16f60 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e1c0d0 .part RS_0x7f6b8ce9e198, 30, 1;
L_0x2e1c230 .part L_0x2dc94f0, 30, 1;
L_0x2e19af0 .part L_0x2e24ca0, 30, 1;
L_0x2e19b90 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e19c30 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e19cd0 .part L_0x7f6b8ce12210, 2, 1;
LS_0x2e1ea50_0_0 .concat8 [ 1 1 1 1], L_0x2dcb820, L_0x2dce240, L_0x2dd0d10, L_0x2dd3770;
LS_0x2e1ea50_0_4 .concat8 [ 1 1 1 1], L_0x2dd6290, L_0x2dd8ce0, L_0x2ddb770, L_0x2dde150;
LS_0x2e1ea50_0_8 .concat8 [ 1 1 1 1], L_0x2de0be0, L_0x2de3670, L_0x2de60e0, L_0x2de8d70;
LS_0x2e1ea50_0_12 .concat8 [ 1 1 1 1], L_0x2deb8e0, L_0x2dee300, L_0x2df0d10, L_0x2df36e0;
LS_0x2e1ea50_0_16 .concat8 [ 1 1 1 1], L_0x2df6250, L_0x2df8c30, L_0x2dfb5a0, L_0x2dfdf80;
LS_0x2e1ea50_0_20 .concat8 [ 1 1 1 1], L_0x2e00940, L_0x2e033d0, L_0x2e06200, L_0x2e08c40;
LS_0x2e1ea50_0_24 .concat8 [ 1 1 1 1], L_0x2e0bac0, L_0x2e0e5a0, L_0x2e11060, L_0x2e13ab0;
LS_0x2e1ea50_0_28 .concat8 [ 1 1 1 1], L_0x2e167c0, L_0x2e19220, L_0x2e1bce0, L_0x2e1e670;
LS_0x2e1ea50_1_0 .concat8 [ 4 4 4 4], LS_0x2e1ea50_0_0, LS_0x2e1ea50_0_4, LS_0x2e1ea50_0_8, LS_0x2e1ea50_0_12;
LS_0x2e1ea50_1_4 .concat8 [ 4 4 4 4], LS_0x2e1ea50_0_16, LS_0x2e1ea50_0_20, LS_0x2e1ea50_0_24, LS_0x2e1ea50_0_28;
L_0x2e1ea50 .concat8 [ 16 16 0 0], LS_0x2e1ea50_1_0, LS_0x2e1ea50_1_4;
L_0x2e1f670 .part RS_0x7f6b8ce9e198, 31, 1;
L_0x2e1c3e0 .part L_0x2dc94f0, 31, 1;
L_0x2e19fc0 .part L_0x2e24ca0, 31, 1;
L_0x2df14a0 .part L_0x7f6b8ce12210, 0, 1;
L_0x2df1540 .part L_0x7f6b8ce12210, 1, 1;
L_0x2df15e0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e1c620 .part L_0x2e1ea50, 0, 1;
L_0x2e1c7d0 .part L_0x2e1ea50, 1, 1;
L_0x2e1f760 .part L_0x2e1ea50, 2, 1;
L_0x2e1fa50 .part L_0x2e1ea50, 3, 1;
L_0x2e1fc50 .part L_0x2e1ea50, 4, 1;
L_0x2e201d0 .part L_0x2e1ea50, 5, 1;
L_0x2e203f0 .part L_0x2e1ea50, 6, 1;
L_0x2e20ef0 .part L_0x2e1ea50, 7, 1;
L_0x2e21050 .part L_0x2e1ea50, 8, 1;
L_0x2e20850 .part L_0x2e1ea50, 9, 1;
L_0x2e20a70 .part L_0x2e1ea50, 10, 1;
L_0x2e20c90 .part L_0x2e1ea50, 11, 1;
L_0x2e218e0 .part L_0x2e1ea50, 12, 1;
L_0x2e21270 .part L_0x2e1ea50, 13, 1;
L_0x2e21490 .part L_0x2e1ea50, 14, 1;
L_0x2e20de0 .part L_0x2e1ea50, 15, 1;
L_0x2e223a0 .part L_0x2e1ea50, 16, 1;
L_0x2e21b00 .part L_0x2e1ea50, 17, 1;
L_0x2e21d20 .part L_0x2e1ea50, 18, 1;
L_0x2e21f40 .part L_0x2e1ea50, 19, 1;
L_0x2e22c70 .part L_0x2e1ea50, 20, 1;
L_0x2e225c0 .part L_0x2e1ea50, 21, 1;
L_0x2e227e0 .part L_0x2e1ea50, 22, 1;
L_0x2e22a00 .part L_0x2e1ea50, 23, 1;
L_0x2e234f0 .part L_0x2e1ea50, 24, 1;
L_0x2e22e90 .part L_0x2e1ea50, 25, 1;
L_0x2e230b0 .part L_0x2e1ea50, 26, 1;
L_0x2e232d0 .part L_0x2e1ea50, 27, 1;
L_0x2e23d90 .part L_0x2e1ea50, 28, 1;
L_0x2e23710 .part L_0x2e1ea50, 29, 1;
L_0x2e23930 .part L_0x2e1ea50, 30, 1;
LS_0x2e215f0_0_0 .concat8 [ 1 1 1 1], L_0x2df1680, L_0x2e1c6c0, L_0x2e1c930, L_0x2e1f950;
LS_0x2e215f0_0_4 .concat8 [ 1 1 1 1], L_0x2e1fb40, L_0x2e20110, L_0x2e20330, L_0x2e1f8c0;
LS_0x2e215f0_0_8 .concat8 [ 1 1 1 1], L_0x2e20f90, L_0x2e20790, L_0x2e209b0, L_0x2e20bd0;
LS_0x2e215f0_0_12 .concat8 [ 1 1 1 1], L_0x2e21870, L_0x2e211b0, L_0x2e213d0, L_0x2e20550;
LS_0x2e215f0_0_16 .concat8 [ 1 1 1 1], L_0x2e222e0, L_0x2e21a40, L_0x2e21c60, L_0x2e21e80;
LS_0x2e215f0_0_20 .concat8 [ 1 1 1 1], L_0x2e22bb0, L_0x2e22500, L_0x2e22720, L_0x2e22940;
LS_0x2e215f0_0_24 .concat8 [ 1 1 1 1], L_0x2e22aa0, L_0x2e22dd0, L_0x2e22ff0, L_0x2e23210;
LS_0x2e215f0_0_28 .concat8 [ 1 1 1 1], L_0x2e23370, L_0x2e23650, L_0x2e23870, L_0x2e25160;
LS_0x2e215f0_1_0 .concat8 [ 4 4 4 4], LS_0x2e215f0_0_0, LS_0x2e215f0_0_4, LS_0x2e215f0_0_8, LS_0x2e215f0_0_12;
LS_0x2e215f0_1_4 .concat8 [ 4 4 4 4], LS_0x2e215f0_0_16, LS_0x2e215f0_0_20, LS_0x2e215f0_0_24, LS_0x2e215f0_0_28;
L_0x2e215f0 .concat8 [ 16 16 0 0], LS_0x2e215f0_1_0, LS_0x2e215f0_1_4;
L_0x2e220f0 .part L_0x2e1ea50, 31, 1;
L_0x2e24a50 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e24bb0 .part L_0x7f6b8ce12210, 0, 1;
LS_0x2e24ca0_0_0 .concat8 [ 1 1 1 1], L_0x2e24e60, L_0x2dca380, L_0x2dcce90, L_0x2dcf960;
LS_0x2e24ca0_0_4 .concat8 [ 1 1 1 1], L_0x2dd2370, L_0x2dd4e40, L_0x2dd7890, L_0x2dda3c0;
LS_0x2e24ca0_0_8 .concat8 [ 1 1 1 1], L_0x2ddcda0, L_0x2ddf850, L_0x2de21d0, L_0x2de4d30;
LS_0x2e24ca0_0_12 .concat8 [ 1 1 1 1], L_0x2de7940, L_0x2dea530, L_0x2decf50, L_0x2def960;
LS_0x2e24ca0_0_16 .concat8 [ 1 1 1 1], L_0x2df22e0, L_0x2df4e00, L_0x2df7880, L_0x2dfa240;
LS_0x2e24ca0_0_20 .concat8 [ 1 1 1 1], L_0x2dfcb80, L_0x2dff540, L_0x2e01f30, L_0x2e04d60;
LS_0x2e24ca0_0_24 .concat8 [ 1 1 1 1], L_0x2e077a0, L_0x2e0a620, L_0x2e0d0b0, L_0x2e0fbc0;
LS_0x2e24ca0_0_28 .concat8 [ 1 1 1 1], L_0x2e12660, L_0x2e15320, L_0x2e17dd0, L_0x2e1a840;
LS_0x2e24ca0_0_32 .concat8 [ 1 0 0 0], L_0x2e1d330;
LS_0x2e24ca0_1_0 .concat8 [ 4 4 4 4], LS_0x2e24ca0_0_0, LS_0x2e24ca0_0_4, LS_0x2e24ca0_0_8, LS_0x2e24ca0_0_12;
LS_0x2e24ca0_1_4 .concat8 [ 4 4 4 4], LS_0x2e24ca0_0_16, LS_0x2e24ca0_0_20, LS_0x2e24ca0_0_24, LS_0x2e24ca0_0_28;
LS_0x2e24ca0_1_8 .concat8 [ 1 0 0 0], LS_0x2e24ca0_0_32;
L_0x2e24ca0 .concat8 [ 16 16 1 0], LS_0x2e24ca0_1_0, LS_0x2e24ca0_1_4, LS_0x2e24ca0_1_8;
L_0x2e25d60 .part L_0x2e24ca0, 32, 1;
L_0x2e25630 .part L_0x2e24ca0, 32, 1;
L_0x2e26c70 .part RS_0x7f6b8ce9e198, 31, 1;
L_0x2e25ec0 .part L_0x2dc94f0, 31, 1;
L_0x2e25fb0 .part L_0x2e1ea50, 31, 1;
L_0x2e260a0 .part L_0x7f6b8ce12210, 2, 1;
L_0x2e26460 .part L_0x7f6b8ce12210, 0, 1;
L_0x2e27540 .part L_0x7f6b8ce12210, 1, 1;
L_0x2e278f0 .part L_0x2e1ea50, 31, 1;
L_0x2e26dd0 .part/pv L_0x2e26e70, 0, 1, 32;
L_0x2e26fd0 .part L_0x2e1ea50, 0, 1;
S_0x2c1e8f0 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bcb250 .param/l "i" 0 4 165, +C4<00>;
S_0x2c1e510 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c1e8f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dc96b0/d .functor AND 1, L_0x2dcbc10, L_0x2dcbd70, C4<1>, C4<1>;
L_0x2dc96b0 .delay 1 (40,40,40) L_0x2dc96b0/d;
L_0x2dc9770/d .functor NAND 1, L_0x2dcbc10, L_0x2dcbd70, C4<1>, C4<1>;
L_0x2dc9770 .delay 1 (20,20,20) L_0x2dc9770/d;
L_0x2dc98d0/d .functor OR 1, L_0x2dcbc10, L_0x2dcbd70, C4<0>, C4<0>;
L_0x2dc98d0 .delay 1 (40,40,40) L_0x2dc98d0/d;
L_0x2dc9a60/d .functor NOR 1, L_0x2dcbc10, L_0x2dcbd70, C4<0>, C4<0>;
L_0x2dc9a60 .delay 1 (20,20,20) L_0x2dc9a60/d;
L_0x2dc9b20/d .functor XOR 1, L_0x2dcbc10, L_0x2dcbd70, C4<0>, C4<0>;
L_0x2dc9b20 .delay 1 (40,40,40) L_0x2dc9b20/d;
L_0x2dca580/d .functor NOT 1, L_0x2dcbfb0, C4<0>, C4<0>, C4<0>;
L_0x2dca580 .delay 1 (10,10,10) L_0x2dca580/d;
L_0x2dca6e0/d .functor NOT 1, L_0x2dcc050, C4<0>, C4<0>, C4<0>;
L_0x2dca6e0 .delay 1 (10,10,10) L_0x2dca6e0/d;
L_0x2dca7a0/d .functor NOT 1, L_0x2dcc0f0, C4<0>, C4<0>, C4<0>;
L_0x2dca7a0 .delay 1 (10,10,10) L_0x2dca7a0/d;
L_0x2dca950/d .functor AND 1, L_0x2dc9ea0, L_0x2dca580, L_0x2dca6e0, L_0x2dca7a0;
L_0x2dca950 .delay 1 (80,80,80) L_0x2dca950/d;
L_0x2dcab00/d .functor AND 1, L_0x2dc9ea0, L_0x2dcbfb0, L_0x2dca6e0, L_0x2dca7a0;
L_0x2dcab00 .delay 1 (80,80,80) L_0x2dcab00/d;
L_0x2dcad10/d .functor AND 1, L_0x2dc9b20, L_0x2dca580, L_0x2dcc050, L_0x2dca7a0;
L_0x2dcad10 .delay 1 (80,80,80) L_0x2dcad10/d;
L_0x2dcaef0/d .functor AND 1, L_0x2dc9ea0, L_0x2dcbfb0, L_0x2dcc050, L_0x2dca7a0;
L_0x2dcaef0 .delay 1 (80,80,80) L_0x2dcaef0/d;
L_0x2dcb0c0/d .functor AND 1, L_0x2dc96b0, L_0x2dca580, L_0x2dca6e0, L_0x2dcc0f0;
L_0x2dcb0c0 .delay 1 (80,80,80) L_0x2dcb0c0/d;
L_0x2dcb2a0/d .functor AND 1, L_0x2dc9770, L_0x2dcbfb0, L_0x2dca6e0, L_0x2dcc0f0;
L_0x2dcb2a0 .delay 1 (80,80,80) L_0x2dcb2a0/d;
L_0x2dcb050/d .functor AND 1, L_0x2dc9a60, L_0x2dca580, L_0x2dcc050, L_0x2dcc0f0;
L_0x2dcb050 .delay 1 (80,80,80) L_0x2dcb050/d;
L_0x2dcb680/d .functor AND 1, L_0x2dc98d0, L_0x2dcbfb0, L_0x2dcc050, L_0x2dcc0f0;
L_0x2dcb680 .delay 1 (80,80,80) L_0x2dcb680/d;
L_0x2dcb820/0/0 .functor OR 1, L_0x2dca950, L_0x2dcab00, L_0x2dcad10, L_0x2dcb0c0;
L_0x2dcb820/0/4 .functor OR 1, L_0x2dcb2a0, L_0x2dcb050, L_0x2dcb680, L_0x2dcaef0;
L_0x2dcb820/d .functor OR 1, L_0x2dcb820/0/0, L_0x2dcb820/0/4, C4<0>, C4<0>;
L_0x2dcb820 .delay 1 (160,160,160) L_0x2dcb820/d;
v0x2c57750_0 .net "a", 0 0, L_0x2dcbc10;  1 drivers
v0x2b85360_0 .net "addSub", 0 0, L_0x2dc9ea0;  1 drivers
v0x2b38f50_0 .net "andRes", 0 0, L_0x2dc96b0;  1 drivers
v0x2b56e90_0 .net "b", 0 0, L_0x2dcbd70;  1 drivers
v0x2b56040_0 .net "carryIn", 0 0, L_0x2dc9990;  1 drivers
v0x2b560e0_0 .net "carryOut", 0 0, L_0x2dca380;  1 drivers
v0x2b551e0_0 .net "initialResult", 0 0, L_0x2dcb820;  1 drivers
v0x2b55280_0 .net "isAdd", 0 0, L_0x2dca950;  1 drivers
v0x2b543a0_0 .net "isAnd", 0 0, L_0x2dcb0c0;  1 drivers
v0x2b431a0_0 .net "isNand", 0 0, L_0x2dcb2a0;  1 drivers
v0x2b43240_0 .net "isNor", 0 0, L_0x2dcb050;  1 drivers
v0x2b42350_0 .net "isOr", 0 0, L_0x2dcb680;  1 drivers
v0x2b423f0_0 .net "isSLT", 0 0, L_0x2dcaef0;  1 drivers
v0x2b41500_0 .net "isSub", 0 0, L_0x2dcab00;  1 drivers
v0x2b406b0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b3f860_0 .net "isXor", 0 0, L_0x2dcad10;  1 drivers
v0x2b3f900_0 .net "nandRes", 0 0, L_0x2dc9770;  1 drivers
v0x2b54440_0 .net "norRes", 0 0, L_0x2dc9a60;  1 drivers
v0x2b3dbc0_0 .net "orRes", 0 0, L_0x2dc98d0;  1 drivers
v0x2b3dc60_0 .net "s0", 0 0, L_0x2dcbfb0;  1 drivers
v0x2b3cd60_0 .net "s0inv", 0 0, L_0x2dca580;  1 drivers
v0x2b3be80_0 .net "s1", 0 0, L_0x2dcc050;  1 drivers
v0x2c23620_0 .net "s1inv", 0 0, L_0x2dca6e0;  1 drivers
v0x2c2f2e0_0 .net "s2", 0 0, L_0x2dcc0f0;  1 drivers
v0x2c294e0_0 .net "s2inv", 0 0, L_0x2dca7a0;  1 drivers
v0x2c12700_0 .net "xorRes", 0 0, L_0x2dc9b20;  1 drivers
S_0x2c18bd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c1e510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dc9c80/d .functor XOR 1, L_0x2dcbd70, L_0x2e22250, C4<0>, C4<0>;
L_0x2dc9c80 .delay 1 (40,40,40) L_0x2dc9c80/d;
L_0x2dc9d40/d .functor XOR 1, L_0x2dcbc10, L_0x2dc9c80, C4<0>, C4<0>;
L_0x2dc9d40 .delay 1 (40,40,40) L_0x2dc9d40/d;
L_0x2dc9ea0/d .functor XOR 1, L_0x2dc9d40, L_0x2dc9990, C4<0>, C4<0>;
L_0x2dc9ea0 .delay 1 (40,40,40) L_0x2dc9ea0/d;
L_0x2dca0a0/d .functor AND 1, L_0x2dcbc10, L_0x2dc9c80, C4<1>, C4<1>;
L_0x2dca0a0 .delay 1 (40,40,40) L_0x2dca0a0/d;
L_0x2dca310/d .functor AND 1, L_0x2dc9d40, L_0x2dc9990, C4<1>, C4<1>;
L_0x2dca310 .delay 1 (40,40,40) L_0x2dca310/d;
L_0x2dca380/d .functor OR 1, L_0x2dca0a0, L_0x2dca310, C4<0>, C4<0>;
L_0x2dca380 .delay 1 (40,40,40) L_0x2dca380/d;
v0x2b3bba0_0 .net "AandB", 0 0, L_0x2dca0a0;  1 drivers
v0x2b4ed60_0 .net "BxorSub", 0 0, L_0x2dc9c80;  1 drivers
v0x2b4fb70_0 .net "a", 0 0, L_0x2dcbc10;  alias, 1 drivers
v0x2b509c0_0 .net "b", 0 0, L_0x2dcbd70;  alias, 1 drivers
v0x2b51830_0 .net "carryin", 0 0, L_0x2dc9990;  alias, 1 drivers
v0x2b526a0_0 .net "carryout", 0 0, L_0x2dca380;  alias, 1 drivers
v0x2b53510_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b589b0_0 .net "res", 0 0, L_0x2dc9ea0;  alias, 1 drivers
v0x2b64030_0 .net "xAorB", 0 0, L_0x2dc9d40;  1 drivers
v0x27af4c0_0 .net "xAorBandCin", 0 0, L_0x2dca310;  1 drivers
S_0x2c01570 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2c57810 .param/l "i" 0 4 165, +C4<01>;
S_0x2c01190 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c01570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dcbcb0/d .functor AND 1, L_0x2dce630, L_0x2dce790, C4<1>, C4<1>;
L_0x2dcbcb0 .delay 1 (40,40,40) L_0x2dcbcb0/d;
L_0x2dcc280/d .functor NAND 1, L_0x2dce630, L_0x2dce790, C4<1>, C4<1>;
L_0x2dcc280 .delay 1 (20,20,20) L_0x2dcc280/d;
L_0x2dcc3e0/d .functor OR 1, L_0x2dce630, L_0x2dce790, C4<0>, C4<0>;
L_0x2dcc3e0 .delay 1 (40,40,40) L_0x2dcc3e0/d;
L_0x2dcc570/d .functor NOR 1, L_0x2dce630, L_0x2dce790, C4<0>, C4<0>;
L_0x2dcc570 .delay 1 (20,20,20) L_0x2dcc570/d;
L_0x2dcc630/d .functor XOR 1, L_0x2dce630, L_0x2dce790, C4<0>, C4<0>;
L_0x2dcc630 .delay 1 (40,40,40) L_0x2dcc630/d;
L_0x2dcd090/d .functor NOT 1, L_0x2dce9d0, C4<0>, C4<0>, C4<0>;
L_0x2dcd090 .delay 1 (10,10,10) L_0x2dcd090/d;
L_0x2dcd1f0/d .functor NOT 1, L_0x2dceb00, C4<0>, C4<0>, C4<0>;
L_0x2dcd1f0 .delay 1 (10,10,10) L_0x2dcd1f0/d;
L_0x2dcd2b0/d .functor NOT 1, L_0x2dceba0, C4<0>, C4<0>, C4<0>;
L_0x2dcd2b0 .delay 1 (10,10,10) L_0x2dcd2b0/d;
L_0x2dcd460/d .functor AND 1, L_0x2dcc9b0, L_0x2dcd090, L_0x2dcd1f0, L_0x2dcd2b0;
L_0x2dcd460 .delay 1 (80,80,80) L_0x2dcd460/d;
L_0x2dcd610/d .functor AND 1, L_0x2dcc9b0, L_0x2dce9d0, L_0x2dcd1f0, L_0x2dcd2b0;
L_0x2dcd610 .delay 1 (80,80,80) L_0x2dcd610/d;
L_0x2dcd7c0/d .functor AND 1, L_0x2dcc630, L_0x2dcd090, L_0x2dceb00, L_0x2dcd2b0;
L_0x2dcd7c0 .delay 1 (80,80,80) L_0x2dcd7c0/d;
L_0x2dcd9b0/d .functor AND 1, L_0x2dcc9b0, L_0x2dce9d0, L_0x2dceb00, L_0x2dcd2b0;
L_0x2dcd9b0 .delay 1 (80,80,80) L_0x2dcd9b0/d;
L_0x2dcdae0/d .functor AND 1, L_0x2dcbcb0, L_0x2dcd090, L_0x2dcd1f0, L_0x2dceba0;
L_0x2dcdae0 .delay 1 (80,80,80) L_0x2dcdae0/d;
L_0x2dcdd40/d .functor AND 1, L_0x2dcc280, L_0x2dce9d0, L_0x2dcd1f0, L_0x2dceba0;
L_0x2dcdd40 .delay 1 (80,80,80) L_0x2dcdd40/d;
L_0x2dcda70/d .functor AND 1, L_0x2dcc570, L_0x2dcd090, L_0x2dceb00, L_0x2dceba0;
L_0x2dcda70 .delay 1 (80,80,80) L_0x2dcda70/d;
L_0x2dce0a0/d .functor AND 1, L_0x2dcc3e0, L_0x2dce9d0, L_0x2dceb00, L_0x2dceba0;
L_0x2dce0a0 .delay 1 (80,80,80) L_0x2dce0a0/d;
L_0x2dce240/0/0 .functor OR 1, L_0x2dcd460, L_0x2dcd610, L_0x2dcd7c0, L_0x2dcdae0;
L_0x2dce240/0/4 .functor OR 1, L_0x2dcdd40, L_0x2dcda70, L_0x2dce0a0, L_0x2dcd9b0;
L_0x2dce240/d .functor OR 1, L_0x2dce240/0/0, L_0x2dce240/0/4, C4<0>, C4<0>;
L_0x2dce240 .delay 1 (160,160,160) L_0x2dce240/d;
v0x2bae950_0 .net "a", 0 0, L_0x2dce630;  1 drivers
v0x2bae9f0_0 .net "addSub", 0 0, L_0x2dcc9b0;  1 drivers
v0x2ba8b40_0 .net "andRes", 0 0, L_0x2dcbcb0;  1 drivers
v0x2b915f0_0 .net "b", 0 0, L_0x2dce790;  1 drivers
v0x2b8b7f0_0 .net "carryIn", 0 0, L_0x2dcc4a0;  1 drivers
v0x2b8b890_0 .net "carryOut", 0 0, L_0x2dcce90;  1 drivers
v0x2b85a20_0 .net "initialResult", 0 0, L_0x2dce240;  1 drivers
v0x2b85ac0_0 .net "isAdd", 0 0, L_0x2dcd460;  1 drivers
v0x2a2e4f0_0 .net "isAnd", 0 0, L_0x2dcdae0;  1 drivers
v0x2a2e590_0 .net "isNand", 0 0, L_0x2dcdd40;  1 drivers
v0x2a28720_0 .net "isNor", 0 0, L_0x2dcda70;  1 drivers
v0x2a287c0_0 .net "isOr", 0 0, L_0x2dce0a0;  1 drivers
v0x2a111a0_0 .net "isSLT", 0 0, L_0x2dcd9b0;  1 drivers
v0x2a0b3d0_0 .net "isSub", 0 0, L_0x2dcd610;  1 drivers
v0x2a055d0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a05670_0 .net "isXor", 0 0, L_0x2dcd7c0;  1 drivers
v0x29ee0b0_0 .net "nandRes", 0 0, L_0x2dcc280;  1 drivers
v0x29ee150_0 .net "norRes", 0 0, L_0x2dcc570;  1 drivers
v0x29e2830_0 .net "orRes", 0 0, L_0x2dcc3e0;  1 drivers
v0x29d0d10_0 .net "s0", 0 0, L_0x2dce9d0;  1 drivers
v0x29caf10_0 .net "s0inv", 0 0, L_0x2dcd090;  1 drivers
v0x29c5100_0 .net "s1", 0 0, L_0x2dceb00;  1 drivers
v0x29adb60_0 .net "s1inv", 0 0, L_0x2dcd1f0;  1 drivers
v0x29a7d60_0 .net "s2", 0 0, L_0x2dceba0;  1 drivers
v0x29a22b0_0 .net "s2inv", 0 0, L_0x2dcd2b0;  1 drivers
v0x29a1fa0_0 .net "xorRes", 0 0, L_0x2dcc630;  1 drivers
S_0x2bfb850 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c01190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dcc790/d .functor XOR 1, L_0x2dce790, L_0x2e22250, C4<0>, C4<0>;
L_0x2dcc790 .delay 1 (40,40,40) L_0x2dcc790/d;
L_0x2dcc850/d .functor XOR 1, L_0x2dce630, L_0x2dcc790, C4<0>, C4<0>;
L_0x2dcc850 .delay 1 (40,40,40) L_0x2dcc850/d;
L_0x2dcc9b0/d .functor XOR 1, L_0x2dcc850, L_0x2dcc4a0, C4<0>, C4<0>;
L_0x2dcc9b0 .delay 1 (40,40,40) L_0x2dcc9b0/d;
L_0x2dccbb0/d .functor AND 1, L_0x2dce630, L_0x2dcc790, C4<1>, C4<1>;
L_0x2dccbb0 .delay 1 (40,40,40) L_0x2dccbb0/d;
L_0x2dcce20/d .functor AND 1, L_0x2dcc850, L_0x2dcc4a0, C4<1>, C4<1>;
L_0x2dcce20 .delay 1 (40,40,40) L_0x2dcce20/d;
L_0x2dcce90/d .functor OR 1, L_0x2dccbb0, L_0x2dcce20, C4<0>, C4<0>;
L_0x2dcce90 .delay 1 (40,40,40) L_0x2dcce90/d;
v0x2c12160_0 .net "AandB", 0 0, L_0x2dccbb0;  1 drivers
v0x2c0c5a0_0 .net "BxorSub", 0 0, L_0x2dcc790;  1 drivers
v0x2c0c640_0 .net "a", 0 0, L_0x2dce630;  alias, 1 drivers
v0x2c0c290_0 .net "b", 0 0, L_0x2dce790;  alias, 1 drivers
v0x2bf4ca0_0 .net "carryin", 0 0, L_0x2dcc4a0;  alias, 1 drivers
v0x2beeed0_0 .net "carryout", 0 0, L_0x2dcce90;  alias, 1 drivers
v0x2be90d0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2bd1b30_0 .net "res", 0 0, L_0x2dcc9b0;  alias, 1 drivers
v0x2bcbd30_0 .net "xAorB", 0 0, L_0x2dcc850;  1 drivers
v0x2bb4750_0 .net "xAorBandCin", 0 0, L_0x2dcce20;  1 drivers
S_0x2bfb470 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b3bf70 .param/l "i" 0 4 165, +C4<010>;
S_0x2be41b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2bfb470;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dcec40/d .functor AND 1, L_0x2dd1060, L_0x2dd11c0, C4<1>, C4<1>;
L_0x2dcec40 .delay 1 (40,40,40) L_0x2dcec40/d;
L_0x2dced50/d .functor NAND 1, L_0x2dd1060, L_0x2dd11c0, C4<1>, C4<1>;
L_0x2dced50 .delay 1 (20,20,20) L_0x2dced50/d;
L_0x2dceeb0/d .functor OR 1, L_0x2dd1060, L_0x2dd11c0, C4<0>, C4<0>;
L_0x2dceeb0 .delay 1 (40,40,40) L_0x2dceeb0/d;
L_0x2dcf040/d .functor NOR 1, L_0x2dd1060, L_0x2dd11c0, C4<0>, C4<0>;
L_0x2dcf040 .delay 1 (20,20,20) L_0x2dcf040/d;
L_0x2dcf100/d .functor XOR 1, L_0x2dd1060, L_0x2dd11c0, C4<0>, C4<0>;
L_0x2dcf100 .delay 1 (40,40,40) L_0x2dcf100/d;
L_0x2dcfb60/d .functor NOT 1, L_0x2dd14a0, C4<0>, C4<0>, C4<0>;
L_0x2dcfb60 .delay 1 (10,10,10) L_0x2dcfb60/d;
L_0x2dcfcc0/d .functor NOT 1, L_0x2dd1540, C4<0>, C4<0>, C4<0>;
L_0x2dcfcc0 .delay 1 (10,10,10) L_0x2dcfcc0/d;
L_0x2dcfd80/d .functor NOT 1, L_0x2dd16f0, C4<0>, C4<0>, C4<0>;
L_0x2dcfd80 .delay 1 (10,10,10) L_0x2dcfd80/d;
L_0x2dcff30/d .functor AND 1, L_0x2dcf480, L_0x2dcfb60, L_0x2dcfcc0, L_0x2dcfd80;
L_0x2dcff30 .delay 1 (80,80,80) L_0x2dcff30/d;
L_0x2dd00e0/d .functor AND 1, L_0x2dcf480, L_0x2dd14a0, L_0x2dcfcc0, L_0x2dcfd80;
L_0x2dd00e0 .delay 1 (80,80,80) L_0x2dd00e0/d;
L_0x2dd0290/d .functor AND 1, L_0x2dcf100, L_0x2dcfb60, L_0x2dd1540, L_0x2dcfd80;
L_0x2dd0290 .delay 1 (80,80,80) L_0x2dd0290/d;
L_0x2dd0480/d .functor AND 1, L_0x2dcf480, L_0x2dd14a0, L_0x2dd1540, L_0x2dcfd80;
L_0x2dd0480 .delay 1 (80,80,80) L_0x2dd0480/d;
L_0x2dd05b0/d .functor AND 1, L_0x2dcec40, L_0x2dcfb60, L_0x2dcfcc0, L_0x2dd16f0;
L_0x2dd05b0 .delay 1 (80,80,80) L_0x2dd05b0/d;
L_0x2dd0810/d .functor AND 1, L_0x2dced50, L_0x2dd14a0, L_0x2dcfcc0, L_0x2dd16f0;
L_0x2dd0810 .delay 1 (80,80,80) L_0x2dd0810/d;
L_0x2dd0540/d .functor AND 1, L_0x2dcf040, L_0x2dcfb60, L_0x2dd1540, L_0x2dd16f0;
L_0x2dd0540 .delay 1 (80,80,80) L_0x2dd0540/d;
L_0x2dd0b70/d .functor AND 1, L_0x2dceeb0, L_0x2dd14a0, L_0x2dd1540, L_0x2dd16f0;
L_0x2dd0b70 .delay 1 (80,80,80) L_0x2dd0b70/d;
L_0x2dd0d10/0/0 .functor OR 1, L_0x2dcff30, L_0x2dd00e0, L_0x2dd0290, L_0x2dd05b0;
L_0x2dd0d10/0/4 .functor OR 1, L_0x2dd0810, L_0x2dd0540, L_0x2dd0b70, L_0x2dd0480;
L_0x2dd0d10/d .functor OR 1, L_0x2dd0d10/0/0, L_0x2dd0d10/0/4, C4<0>, C4<0>;
L_0x2dd0d10 .delay 1 (160,160,160) L_0x2dd0d10/d;
v0x2aceb60_0 .net "a", 0 0, L_0x2dd1060;  1 drivers
v0x2ac8d90_0 .net "addSub", 0 0, L_0x2dcf480;  1 drivers
v0x2ac32e0_0 .net "andRes", 0 0, L_0x2dcec40;  1 drivers
v0x2ab17b0_0 .net "b", 0 0, L_0x2dd11c0;  1 drivers
v0x2aab9b0_0 .net "carryIn", 0 0, L_0x2dd1370;  1 drivers
v0x2aaba50_0 .net "carryOut", 0 0, L_0x2dcf960;  1 drivers
v0x2aa5be0_0 .net "initialResult", 0 0, L_0x2dd0d10;  1 drivers
v0x2aa5c80_0 .net "isAdd", 0 0, L_0x2dcff30;  1 drivers
v0x2a8e640_0 .net "isAnd", 0 0, L_0x2dd05b0;  1 drivers
v0x2a8e6e0_0 .net "isNand", 0 0, L_0x2dd0810;  1 drivers
v0x2a88840_0 .net "isNor", 0 0, L_0x2dd0540;  1 drivers
v0x2a888e0_0 .net "isOr", 0 0, L_0x2dd0b70;  1 drivers
v0x2a71280_0 .net "isSLT", 0 0, L_0x2dd0480;  1 drivers
v0x2a6b480_0 .net "isSub", 0 0, L_0x2dd00e0;  1 drivers
v0x2b3ad00_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b3ada0_0 .net "isXor", 0 0, L_0x2dd0290;  1 drivers
v0x2b57320_0 .net "nandRes", 0 0, L_0x2dced50;  1 drivers
v0x2b573c0_0 .net "norRes", 0 0, L_0x2dcf040;  1 drivers
v0x2b55680_0 .net "orRes", 0 0, L_0x2dceeb0;  1 drivers
v0x2b55740_0 .net "s0", 0 0, L_0x2dd14a0;  1 drivers
v0x2b43630_0 .net "s0inv", 0 0, L_0x2dcfb60;  1 drivers
v0x2b436f0_0 .net "s1", 0 0, L_0x2dd1540;  1 drivers
v0x2b427e0_0 .net "s1inv", 0 0, L_0x2dcfcc0;  1 drivers
v0x2b428a0_0 .net "s2", 0 0, L_0x2dd16f0;  1 drivers
v0x2b41990_0 .net "s2inv", 0 0, L_0x2dcfd80;  1 drivers
v0x2b41a50_0 .net "xorRes", 0 0, L_0x2dcf100;  1 drivers
S_0x2be3dd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2be41b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dcf260/d .functor XOR 1, L_0x2dd11c0, L_0x2e22250, C4<0>, C4<0>;
L_0x2dcf260 .delay 1 (40,40,40) L_0x2dcf260/d;
L_0x2dcf320/d .functor XOR 1, L_0x2dd1060, L_0x2dcf260, C4<0>, C4<0>;
L_0x2dcf320 .delay 1 (40,40,40) L_0x2dcf320/d;
L_0x2dcf480/d .functor XOR 1, L_0x2dcf320, L_0x2dd1370, C4<0>, C4<0>;
L_0x2dcf480 .delay 1 (40,40,40) L_0x2dcf480/d;
L_0x2dcf680/d .functor AND 1, L_0x2dd1060, L_0x2dcf260, C4<1>, C4<1>;
L_0x2dcf680 .delay 1 (40,40,40) L_0x2dcf680/d;
L_0x2dcf8f0/d .functor AND 1, L_0x2dcf320, L_0x2dd1370, C4<1>, C4<1>;
L_0x2dcf8f0 .delay 1 (40,40,40) L_0x2dcf8f0/d;
L_0x2dcf960/d .functor OR 1, L_0x2dcf680, L_0x2dcf8f0, C4<0>, C4<0>;
L_0x2dcf960 .delay 1 (40,40,40) L_0x2dcf960/d;
v0x2b0f7a0_0 .net "AandB", 0 0, L_0x2dcf680;  1 drivers
v0x2b0f3d0_0 .net "BxorSub", 0 0, L_0x2dcf260;  1 drivers
v0x2b0f0c0_0 .net "a", 0 0, L_0x2dd1060;  alias, 1 drivers
v0x2b0f160_0 .net "b", 0 0, L_0x2dd11c0;  alias, 1 drivers
v0x2b095a0_0 .net "carryin", 0 0, L_0x2dd1370;  alias, 1 drivers
v0x2b09290_0 .net "carryout", 0 0, L_0x2dcf960;  alias, 1 drivers
v0x2af1ca0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2af1d40_0 .net "res", 0 0, L_0x2dcf480;  alias, 1 drivers
v0x2aebed0_0 .net "xAorB", 0 0, L_0x2dcf320;  1 drivers
v0x2ae60d0_0 .net "xAorBandCin", 0 0, L_0x2dcf8f0;  1 drivers
S_0x2bde490 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2be9170 .param/l "i" 0 4 165, +C4<011>;
S_0x2bde0b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2bde490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dce6d0/d .functor AND 1, L_0x2dd3b60, L_0x2dd3cc0, C4<1>, C4<1>;
L_0x2dce6d0 .delay 1 (40,40,40) L_0x2dce6d0/d;
L_0x2dcefc0/d .functor NAND 1, L_0x2dd3b60, L_0x2dd3cc0, C4<1>, C4<1>;
L_0x2dcefc0 .delay 1 (20,20,20) L_0x2dcefc0/d;
L_0x2dd1880/d .functor OR 1, L_0x2dd3b60, L_0x2dd3cc0, C4<0>, C4<0>;
L_0x2dd1880 .delay 1 (40,40,40) L_0x2dd1880/d;
L_0x2dd1a70/d .functor NOR 1, L_0x2dd3b60, L_0x2dd3cc0, C4<0>, C4<0>;
L_0x2dd1a70 .delay 1 (20,20,20) L_0x2dd1a70/d;
L_0x2dd1b30/d .functor XOR 1, L_0x2dd3b60, L_0x2dd3cc0, C4<0>, C4<0>;
L_0x2dd1b30 .delay 1 (40,40,40) L_0x2dd1b30/d;
L_0x2dd2570/d .functor NOT 1, L_0x2dd4030, C4<0>, C4<0>, C4<0>;
L_0x2dd2570 .delay 1 (10,10,10) L_0x2dd2570/d;
L_0x2dd26d0/d .functor NOT 1, L_0x2dd3f80, C4<0>, C4<0>, C4<0>;
L_0x2dd26d0 .delay 1 (10,10,10) L_0x2dd26d0/d;
L_0x2dd2790/d .functor NOT 1, L_0x2dd4190, C4<0>, C4<0>, C4<0>;
L_0x2dd2790 .delay 1 (10,10,10) L_0x2dd2790/d;
L_0x2dd2940/d .functor AND 1, L_0x2dd1eb0, L_0x2dd2570, L_0x2dd26d0, L_0x2dd2790;
L_0x2dd2940 .delay 1 (80,80,80) L_0x2dd2940/d;
L_0x2dd2af0/d .functor AND 1, L_0x2dd1eb0, L_0x2dd4030, L_0x2dd26d0, L_0x2dd2790;
L_0x2dd2af0 .delay 1 (80,80,80) L_0x2dd2af0/d;
L_0x2dd2d00/d .functor AND 1, L_0x2dd1b30, L_0x2dd2570, L_0x2dd3f80, L_0x2dd2790;
L_0x2dd2d00 .delay 1 (80,80,80) L_0x2dd2d00/d;
L_0x2dd2ee0/d .functor AND 1, L_0x2dd1eb0, L_0x2dd4030, L_0x2dd3f80, L_0x2dd2790;
L_0x2dd2ee0 .delay 1 (80,80,80) L_0x2dd2ee0/d;
L_0x2dd30b0/d .functor AND 1, L_0x2dce6d0, L_0x2dd2570, L_0x2dd26d0, L_0x2dd4190;
L_0x2dd30b0 .delay 1 (80,80,80) L_0x2dd30b0/d;
L_0x2dd3290/d .functor AND 1, L_0x2dcefc0, L_0x2dd4030, L_0x2dd26d0, L_0x2dd4190;
L_0x2dd3290 .delay 1 (80,80,80) L_0x2dd3290/d;
L_0x2dd3040/d .functor AND 1, L_0x2dd1a70, L_0x2dd2570, L_0x2dd3f80, L_0x2dd4190;
L_0x2dd3040 .delay 1 (80,80,80) L_0x2dd3040/d;
L_0x2dd3620/d .functor AND 1, L_0x2dd1880, L_0x2dd4030, L_0x2dd3f80, L_0x2dd4190;
L_0x2dd3620 .delay 1 (80,80,80) L_0x2dd3620/d;
L_0x2dd3770/0/0 .functor OR 1, L_0x2dd2940, L_0x2dd2af0, L_0x2dd2d00, L_0x2dd30b0;
L_0x2dd3770/0/4 .functor OR 1, L_0x2dd3290, L_0x2dd3040, L_0x2dd3620, L_0x2dd2ee0;
L_0x2dd3770/d .functor OR 1, L_0x2dd3770/0/0, L_0x2dd3770/0/4, C4<0>, C4<0>;
L_0x2dd3770 .delay 1 (160,160,160) L_0x2dd3770/d;
v0x2978900_0 .net "a", 0 0, L_0x2dd3b60;  1 drivers
v0x29784c0_0 .net "addSub", 0 0, L_0x2dd1eb0;  1 drivers
v0x2979e40_0 .net "andRes", 0 0, L_0x2dce6d0;  1 drivers
v0x2979a00_0 .net "b", 0 0, L_0x2dd3cc0;  1 drivers
v0x29795c0_0 .net "carryIn", 0 0, L_0x2dd1790;  1 drivers
v0x2979660_0 .net "carryOut", 0 0, L_0x2dd2370;  1 drivers
v0x2979180_0 .net "initialResult", 0 0, L_0x2dd3770;  1 drivers
v0x2979220_0 .net "isAdd", 0 0, L_0x2dd2940;  1 drivers
v0x2c23ea0_0 .net "isAnd", 0 0, L_0x2dd30b0;  1 drivers
v0x2c23f40_0 .net "isNand", 0 0, L_0x2dd3290;  1 drivers
v0x2c1e180_0 .net "isNor", 0 0, L_0x2dd3040;  1 drivers
v0x2c1e220_0 .net "isOr", 0 0, L_0x2dd3620;  1 drivers
v0x2c00e00_0 .net "isSLT", 0 0, L_0x2dd2ee0;  1 drivers
v0x2c00ea0_0 .net "isSub", 0 0, L_0x2dd2af0;  1 drivers
v0x2bfb0e0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2bfb180_0 .net "isXor", 0 0, L_0x2dd2d00;  1 drivers
v0x2be3a40_0 .net "nandRes", 0 0, L_0x2dcefc0;  1 drivers
v0x2be3ae0_0 .net "norRes", 0 0, L_0x2dd1a70;  1 drivers
v0x2bd8000_0 .net "orRes", 0 0, L_0x2dd1880;  1 drivers
v0x2bd80a0_0 .net "s0", 0 0, L_0x2dd4030;  1 drivers
v0x2bc08f0_0 .net "s0inv", 0 0, L_0x2dd2570;  1 drivers
v0x2bc09b0_0 .net "s1", 0 0, L_0x2dd3f80;  1 drivers
v0x2bbabd0_0 .net "s1inv", 0 0, L_0x2dd26d0;  1 drivers
v0x2bbac70_0 .net "s2", 0 0, L_0x2dd4190;  1 drivers
v0x2ba3500_0 .net "s2inv", 0 0, L_0x2dd2790;  1 drivers
v0x2ba35c0_0 .net "xorRes", 0 0, L_0x2dd1b30;  1 drivers
S_0x2bd8770 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2bde0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dd1c90/d .functor XOR 1, L_0x2dd3cc0, L_0x2e22250, C4<0>, C4<0>;
L_0x2dd1c90 .delay 1 (40,40,40) L_0x2dd1c90/d;
L_0x2dd1d50/d .functor XOR 1, L_0x2dd3b60, L_0x2dd1c90, C4<0>, C4<0>;
L_0x2dd1d50 .delay 1 (40,40,40) L_0x2dd1d50/d;
L_0x2dd1eb0/d .functor XOR 1, L_0x2dd1d50, L_0x2dd1790, C4<0>, C4<0>;
L_0x2dd1eb0 .delay 1 (40,40,40) L_0x2dd1eb0/d;
L_0x2dd20b0/d .functor AND 1, L_0x2dd3b60, L_0x2dd1c90, C4<1>, C4<1>;
L_0x2dd20b0 .delay 1 (40,40,40) L_0x2dd20b0/d;
L_0x2dd18f0/d .functor AND 1, L_0x2dd1d50, L_0x2dd1790, C4<1>, C4<1>;
L_0x2dd18f0 .delay 1 (40,40,40) L_0x2dd18f0/d;
L_0x2dd2370/d .functor OR 1, L_0x2dd20b0, L_0x2dd18f0, C4<0>, C4<0>;
L_0x2dd2370 .delay 1 (40,40,40) L_0x2dd2370/d;
v0x2b3fd90_0 .net "AandB", 0 0, L_0x2dd20b0;  1 drivers
v0x2b3eea0_0 .net "BxorSub", 0 0, L_0x2dd1c90;  1 drivers
v0x2b3ef60_0 .net "a", 0 0, L_0x2dd3b60;  alias, 1 drivers
v0x2b3e050_0 .net "b", 0 0, L_0x2dd3cc0;  alias, 1 drivers
v0x2b3e110_0 .net "carryin", 0 0, L_0x2dd1790;  alias, 1 drivers
v0x2b3d200_0 .net "carryout", 0 0, L_0x2dd2370;  alias, 1 drivers
v0x2b3d2a0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a606d0_0 .net "res", 0 0, L_0x2dd1eb0;  alias, 1 drivers
v0x2a60770_0 .net "xAorB", 0 0, L_0x2dd1d50;  1 drivers
v0x2978d40_0 .net "xAorBandCin", 0 0, L_0x2dd18f0;  1 drivers
S_0x2bd8390 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b0f490 .param/l "i" 0 4 165, +C4<0100>;
S_0x2bc1060 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2bd8390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dd3c00/d .functor AND 1, L_0x2dd6680, L_0x2dd67e0, C4<1>, C4<1>;
L_0x2dd3c00 .delay 1 (40,40,40) L_0x2dd3c00/d;
L_0x2dd3480/d .functor NAND 1, L_0x2dd6680, L_0x2dd67e0, C4<1>, C4<1>;
L_0x2dd3480 .delay 1 (20,20,20) L_0x2dd3480/d;
L_0x2dd4350/d .functor OR 1, L_0x2dd6680, L_0x2dd67e0, C4<0>, C4<0>;
L_0x2dd4350 .delay 1 (40,40,40) L_0x2dd4350/d;
L_0x2dd4540/d .functor NOR 1, L_0x2dd6680, L_0x2dd67e0, C4<0>, C4<0>;
L_0x2dd4540 .delay 1 (20,20,20) L_0x2dd4540/d;
L_0x2dd4600/d .functor XOR 1, L_0x2dd6680, L_0x2dd67e0, C4<0>, C4<0>;
L_0x2dd4600 .delay 1 (40,40,40) L_0x2dd4600/d;
L_0x2dd5040/d .functor NOT 1, L_0x2dd6a70, C4<0>, C4<0>, C4<0>;
L_0x2dd5040 .delay 1 (10,10,10) L_0x2dd5040/d;
L_0x2dd51a0/d .functor NOT 1, L_0x2dd6990, C4<0>, C4<0>, C4<0>;
L_0x2dd51a0 .delay 1 (10,10,10) L_0x2dd51a0/d;
L_0x2dd5260/d .functor NOT 1, L_0x2dd6c00, C4<0>, C4<0>, C4<0>;
L_0x2dd5260 .delay 1 (10,10,10) L_0x2dd5260/d;
L_0x2dd5410/d .functor AND 1, L_0x2dd4980, L_0x2dd5040, L_0x2dd51a0, L_0x2dd5260;
L_0x2dd5410 .delay 1 (80,80,80) L_0x2dd5410/d;
L_0x2dd55c0/d .functor AND 1, L_0x2dd4980, L_0x2dd6a70, L_0x2dd51a0, L_0x2dd5260;
L_0x2dd55c0 .delay 1 (80,80,80) L_0x2dd55c0/d;
L_0x2dd57d0/d .functor AND 1, L_0x2dd4600, L_0x2dd5040, L_0x2dd6990, L_0x2dd5260;
L_0x2dd57d0 .delay 1 (80,80,80) L_0x2dd57d0/d;
L_0x2dd59b0/d .functor AND 1, L_0x2dd4980, L_0x2dd6a70, L_0x2dd6990, L_0x2dd5260;
L_0x2dd59b0 .delay 1 (80,80,80) L_0x2dd59b0/d;
L_0x2dd5b80/d .functor AND 1, L_0x2dd3c00, L_0x2dd5040, L_0x2dd51a0, L_0x2dd6c00;
L_0x2dd5b80 .delay 1 (80,80,80) L_0x2dd5b80/d;
L_0x2dd5d60/d .functor AND 1, L_0x2dd3480, L_0x2dd6a70, L_0x2dd51a0, L_0x2dd6c00;
L_0x2dd5d60 .delay 1 (80,80,80) L_0x2dd5d60/d;
L_0x2dd5b10/d .functor AND 1, L_0x2dd4540, L_0x2dd5040, L_0x2dd6990, L_0x2dd6c00;
L_0x2dd5b10 .delay 1 (80,80,80) L_0x2dd5b10/d;
L_0x2dd60f0/d .functor AND 1, L_0x2dd4350, L_0x2dd6a70, L_0x2dd6990, L_0x2dd6c00;
L_0x2dd60f0 .delay 1 (80,80,80) L_0x2dd60f0/d;
L_0x2dd6290/0/0 .functor OR 1, L_0x2dd5410, L_0x2dd55c0, L_0x2dd57d0, L_0x2dd5b80;
L_0x2dd6290/0/4 .functor OR 1, L_0x2dd5d60, L_0x2dd5b10, L_0x2dd60f0, L_0x2dd59b0;
L_0x2dd6290/d .functor OR 1, L_0x2dd6290/0/0, L_0x2dd6290/0/4, C4<0>, C4<0>;
L_0x2dd6290 .delay 1 (160,160,160) L_0x2dd6290/d;
v0x2a175f0_0 .net "a", 0 0, L_0x2dd6680;  1 drivers
v0x2a176b0_0 .net "addSub", 0 0, L_0x2dd4980;  1 drivers
v0x29fff90_0 .net "andRes", 0 0, L_0x2dd3c00;  1 drivers
v0x29fa270_0 .net "b", 0 0, L_0x2dd67e0;  1 drivers
v0x29f4550_0 .net "carryIn", 0 0, L_0x2dd4230;  1 drivers
v0x29f45f0_0 .net "carryOut", 0 0, L_0x2dd4e40;  1 drivers
v0x29dcea0_0 .net "initialResult", 0 0, L_0x2dd6290;  1 drivers
v0x29dcf40_0 .net "isAdd", 0 0, L_0x2dd5410;  1 drivers
v0x29d7180_0 .net "isAnd", 0 0, L_0x2dd5b80;  1 drivers
v0x29d7220_0 .net "isNand", 0 0, L_0x2dd5d60;  1 drivers
v0x29bfa70_0 .net "isNor", 0 0, L_0x2dd5b10;  1 drivers
v0x29bfb10_0 .net "isOr", 0 0, L_0x2dd60f0;  1 drivers
v0x29b9d50_0 .net "isSLT", 0 0, L_0x2dd59b0;  1 drivers
v0x29b9df0_0 .net "isSub", 0 0, L_0x2dd55c0;  1 drivers
v0x29b4030_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x29b40d0_0 .net "isXor", 0 0, L_0x2dd57d0;  1 drivers
v0x299c900_0 .net "nandRes", 0 0, L_0x2dd3480;  1 drivers
v0x299c9a0_0 .net "norRes", 0 0, L_0x2dd4540;  1 drivers
v0x2afde00_0 .net "orRes", 0 0, L_0x2dd4350;  1 drivers
v0x2afdea0_0 .net "s0", 0 0, L_0x2dd6a70;  1 drivers
v0x2af80e0_0 .net "s0inv", 0 0, L_0x2dd5040;  1 drivers
v0x2af81a0_0 .net "s1", 0 0, L_0x2dd6990;  1 drivers
v0x2ae0a40_0 .net "s1inv", 0 0, L_0x2dd51a0;  1 drivers
v0x2ae0ae0_0 .net "s2", 0 0, L_0x2dd6c00;  1 drivers
v0x2adad20_0 .net "s2inv", 0 0, L_0x2dd5260;  1 drivers
v0x2adade0_0 .net "xorRes", 0 0, L_0x2dd4600;  1 drivers
S_0x2bc0c80 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2bc1060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dd4760/d .functor XOR 1, L_0x2dd67e0, L_0x2e22250, C4<0>, C4<0>;
L_0x2dd4760 .delay 1 (40,40,40) L_0x2dd4760/d;
L_0x2dd4820/d .functor XOR 1, L_0x2dd6680, L_0x2dd4760, C4<0>, C4<0>;
L_0x2dd4820 .delay 1 (40,40,40) L_0x2dd4820/d;
L_0x2dd4980/d .functor XOR 1, L_0x2dd4820, L_0x2dd4230, C4<0>, C4<0>;
L_0x2dd4980 .delay 1 (40,40,40) L_0x2dd4980/d;
L_0x2dd4b80/d .functor AND 1, L_0x2dd6680, L_0x2dd4760, C4<1>, C4<1>;
L_0x2dd4b80 .delay 1 (40,40,40) L_0x2dd4b80/d;
L_0x2dd43c0/d .functor AND 1, L_0x2dd4820, L_0x2dd4230, C4<1>, C4<1>;
L_0x2dd43c0 .delay 1 (40,40,40) L_0x2dd43c0/d;
L_0x2dd4e40/d .functor OR 1, L_0x2dd4b80, L_0x2dd43c0, C4<0>, C4<0>;
L_0x2dd4e40 .delay 1 (40,40,40) L_0x2dd4e40/d;
v0x2b97b60_0 .net "AandB", 0 0, L_0x2dd4b80;  1 drivers
v0x2b80340_0 .net "BxorSub", 0 0, L_0x2dd4760;  1 drivers
v0x2b803e0_0 .net "a", 0 0, L_0x2dd6680;  alias, 1 drivers
v0x2b7fd50_0 .net "b", 0 0, L_0x2dd67e0;  alias, 1 drivers
v0x2b7fdf0_0 .net "carryin", 0 0, L_0x2dd4230;  alias, 1 drivers
v0x2a3a6b0_0 .net "carryout", 0 0, L_0x2dd4e40;  alias, 1 drivers
v0x2a3a770_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a22ce0_0 .net "res", 0 0, L_0x2dd4980;  alias, 1 drivers
v0x2a22da0_0 .net "xAorB", 0 0, L_0x2dd4820;  1 drivers
v0x2a1d310_0 .net "xAorBandCin", 0 0, L_0x2dd43c0;  1 drivers
S_0x2bbb340 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2979ad0 .param/l "i" 0 4 165, +C4<0101>;
S_0x2bbaf60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2bbb340;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dd6720/d .functor AND 1, L_0x2dd90d0, L_0x2dd9230, C4<1>, C4<1>;
L_0x2dd6720 .delay 1 (40,40,40) L_0x2dd6720/d;
L_0x2dd5f50/d .functor NAND 1, L_0x2dd90d0, L_0x2dd9230, C4<1>, C4<1>;
L_0x2dd5f50 .delay 1 (20,20,20) L_0x2dd5f50/d;
L_0x2dd6df0/d .functor OR 1, L_0x2dd90d0, L_0x2dd9230, C4<0>, C4<0>;
L_0x2dd6df0 .delay 1 (40,40,40) L_0x2dd6df0/d;
L_0x2dd6fe0/d .functor NOR 1, L_0x2dd90d0, L_0x2dd9230, C4<0>, C4<0>;
L_0x2dd6fe0 .delay 1 (20,20,20) L_0x2dd6fe0/d;
L_0x2dd70a0/d .functor XOR 1, L_0x2dd90d0, L_0x2dd9230, C4<0>, C4<0>;
L_0x2dd70a0 .delay 1 (40,40,40) L_0x2dd70a0/d;
L_0x2dd7a90/d .functor NOT 1, L_0x2dd94f0, C4<0>, C4<0>, C4<0>;
L_0x2dd7a90 .delay 1 (10,10,10) L_0x2dd7a90/d;
L_0x2dd7bf0/d .functor NOT 1, L_0x2dd15e0, C4<0>, C4<0>, C4<0>;
L_0x2dd7bf0 .delay 1 (10,10,10) L_0x2dd7bf0/d;
L_0x2dd7cb0/d .functor NOT 1, L_0x2dd93e0, C4<0>, C4<0>, C4<0>;
L_0x2dd7cb0 .delay 1 (10,10,10) L_0x2dd7cb0/d;
L_0x2dd7e60/d .functor AND 1, L_0x2dd7420, L_0x2dd7a90, L_0x2dd7bf0, L_0x2dd7cb0;
L_0x2dd7e60 .delay 1 (80,80,80) L_0x2dd7e60/d;
L_0x2dd8010/d .functor AND 1, L_0x2dd7420, L_0x2dd94f0, L_0x2dd7bf0, L_0x2dd7cb0;
L_0x2dd8010 .delay 1 (80,80,80) L_0x2dd8010/d;
L_0x2dd8220/d .functor AND 1, L_0x2dd70a0, L_0x2dd7a90, L_0x2dd15e0, L_0x2dd7cb0;
L_0x2dd8220 .delay 1 (80,80,80) L_0x2dd8220/d;
L_0x2dd8400/d .functor AND 1, L_0x2dd7420, L_0x2dd94f0, L_0x2dd15e0, L_0x2dd7cb0;
L_0x2dd8400 .delay 1 (80,80,80) L_0x2dd8400/d;
L_0x2dd85d0/d .functor AND 1, L_0x2dd6720, L_0x2dd7a90, L_0x2dd7bf0, L_0x2dd93e0;
L_0x2dd85d0 .delay 1 (80,80,80) L_0x2dd85d0/d;
L_0x2dd87b0/d .functor AND 1, L_0x2dd5f50, L_0x2dd94f0, L_0x2dd7bf0, L_0x2dd93e0;
L_0x2dd87b0 .delay 1 (80,80,80) L_0x2dd87b0/d;
L_0x2dd8560/d .functor AND 1, L_0x2dd6fe0, L_0x2dd7a90, L_0x2dd15e0, L_0x2dd93e0;
L_0x2dd8560 .delay 1 (80,80,80) L_0x2dd8560/d;
L_0x2dd8b40/d .functor AND 1, L_0x2dd6df0, L_0x2dd94f0, L_0x2dd15e0, L_0x2dd93e0;
L_0x2dd8b40 .delay 1 (80,80,80) L_0x2dd8b40/d;
L_0x2dd8ce0/0/0 .functor OR 1, L_0x2dd7e60, L_0x2dd8010, L_0x2dd8220, L_0x2dd85d0;
L_0x2dd8ce0/0/4 .functor OR 1, L_0x2dd87b0, L_0x2dd8560, L_0x2dd8b40, L_0x2dd8400;
L_0x2dd8ce0/d .functor OR 1, L_0x2dd8ce0/0/0, L_0x2dd8ce0/0/4, C4<0>, C4<0>;
L_0x2dd8ce0 .delay 1 (160,160,160) L_0x2dd8ce0/d;
v0x2a77700_0 .net "a", 0 0, L_0x2dd90d0;  1 drivers
v0x2a5e440_0 .net "addSub", 0 0, L_0x2dd7420;  1 drivers
v0x2985b70_0 .net "andRes", 0 0, L_0x2dd6720;  1 drivers
v0x2b7b230_0 .net "b", 0 0, L_0x2dd9230;  1 drivers
v0x2b7af00_0 .net "carryIn", 0 0, L_0x2dd6ca0;  1 drivers
v0x2b7afa0_0 .net "carryOut", 0 0, L_0x2dd7890;  1 drivers
v0x2b7aac0_0 .net "initialResult", 0 0, L_0x2dd8ce0;  1 drivers
v0x2b7ab60_0 .net "isAdd", 0 0, L_0x2dd7e60;  1 drivers
v0x2b7a790_0 .net "isAnd", 0 0, L_0x2dd85d0;  1 drivers
v0x2b7a830_0 .net "isNand", 0 0, L_0x2dd87b0;  1 drivers
v0x2b7a460_0 .net "isNor", 0 0, L_0x2dd8560;  1 drivers
v0x2b7a500_0 .net "isOr", 0 0, L_0x2dd8b40;  1 drivers
v0x2b7a130_0 .net "isSLT", 0 0, L_0x2dd8400;  1 drivers
v0x2b7a1d0_0 .net "isSub", 0 0, L_0x2dd8010;  1 drivers
v0x2b79e00_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b79ea0_0 .net "isXor", 0 0, L_0x2dd8220;  1 drivers
v0x2b79ad0_0 .net "nandRes", 0 0, L_0x2dd5f50;  1 drivers
v0x2b79b70_0 .net "norRes", 0 0, L_0x2dd6fe0;  1 drivers
v0x2b79470_0 .net "orRes", 0 0, L_0x2dd6df0;  1 drivers
v0x2b79510_0 .net "s0", 0 0, L_0x2dd94f0;  1 drivers
v0x2b79140_0 .net "s0inv", 0 0, L_0x2dd7a90;  1 drivers
v0x2b79200_0 .net "s1", 0 0, L_0x2dd15e0;  1 drivers
v0x2b78e10_0 .net "s1inv", 0 0, L_0x2dd7bf0;  1 drivers
v0x2b78ed0_0 .net "s2", 0 0, L_0x2dd93e0;  1 drivers
v0x2b78ae0_0 .net "s2inv", 0 0, L_0x2dd7cb0;  1 drivers
v0x2b78ba0_0 .net "xorRes", 0 0, L_0x2dd70a0;  1 drivers
S_0x2ba3c70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2bbaf60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dd7200/d .functor XOR 1, L_0x2dd9230, L_0x2e22250, C4<0>, C4<0>;
L_0x2dd7200 .delay 1 (40,40,40) L_0x2dd7200/d;
L_0x2dd72c0/d .functor XOR 1, L_0x2dd90d0, L_0x2dd7200, C4<0>, C4<0>;
L_0x2dd72c0 .delay 1 (40,40,40) L_0x2dd72c0/d;
L_0x2dd7420/d .functor XOR 1, L_0x2dd72c0, L_0x2dd6ca0, C4<0>, C4<0>;
L_0x2dd7420 .delay 1 (40,40,40) L_0x2dd7420/d;
L_0x2dd7620/d .functor AND 1, L_0x2dd90d0, L_0x2dd7200, C4<1>, C4<1>;
L_0x2dd7620 .delay 1 (40,40,40) L_0x2dd7620/d;
L_0x2dd6e60/d .functor AND 1, L_0x2dd72c0, L_0x2dd6ca0, C4<1>, C4<1>;
L_0x2dd6e60 .delay 1 (40,40,40) L_0x2dd6e60/d;
L_0x2dd7890/d .functor OR 1, L_0x2dd7620, L_0x2dd6e60, C4<0>, C4<0>;
L_0x2dd7890 .delay 1 (40,40,40) L_0x2dd7890/d;
v0x2abd9f0_0 .net "AandB", 0 0, L_0x2dd7620;  1 drivers
v0x2ab7c30_0 .net "BxorSub", 0 0, L_0x2dd7200;  1 drivers
v0x2ab7cf0_0 .net "a", 0 0, L_0x2dd90d0;  alias, 1 drivers
v0x2aa0550_0 .net "b", 0 0, L_0x2dd9230;  alias, 1 drivers
v0x2aa0610_0 .net "carryin", 0 0, L_0x2dd6ca0;  alias, 1 drivers
v0x2a9a830_0 .net "carryout", 0 0, L_0x2dd7890;  alias, 1 drivers
v0x2a9a8d0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a94b10_0 .net "res", 0 0, L_0x2dd7420;  alias, 1 drivers
v0x2a94bb0_0 .net "xAorB", 0 0, L_0x2dd72c0;  1 drivers
v0x2a7d420_0 .net "xAorBandCin", 0 0, L_0x2dd6e60;  1 drivers
S_0x2ba3890 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a777d0 .param/l "i" 0 4 165, +C4<0110>;
S_0x2b9df50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ba3890;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dd9170/d .functor AND 1, L_0x2ddbb60, L_0x2ddbcc0, C4<1>, C4<1>;
L_0x2dd9170 .delay 1 (40,40,40) L_0x2dd9170/d;
L_0x2dd89a0/d .functor NAND 1, L_0x2ddbb60, L_0x2ddbcc0, C4<1>, C4<1>;
L_0x2dd89a0 .delay 1 (20,20,20) L_0x2dd89a0/d;
L_0x2dd9920/d .functor OR 1, L_0x2ddbb60, L_0x2ddbcc0, C4<0>, C4<0>;
L_0x2dd9920 .delay 1 (40,40,40) L_0x2dd9920/d;
L_0x2dd9b10/d .functor NOR 1, L_0x2ddbb60, L_0x2ddbcc0, C4<0>, C4<0>;
L_0x2dd9b10 .delay 1 (20,20,20) L_0x2dd9b10/d;
L_0x2dd9c70/d .functor XOR 1, L_0x2ddbb60, L_0x2ddbcc0, C4<0>, C4<0>;
L_0x2dd9c70 .delay 1 (40,40,40) L_0x2dd9c70/d;
L_0x2dda5c0/d .functor NOT 1, L_0x2ddbfb0, C4<0>, C4<0>, C4<0>;
L_0x2dda5c0 .delay 1 (10,10,10) L_0x2dda5c0/d;
L_0x2dda720/d .functor NOT 1, L_0x2ddbe70, C4<0>, C4<0>, C4<0>;
L_0x2dda720 .delay 1 (10,10,10) L_0x2dda720/d;
L_0x2dda790/d .functor NOT 1, L_0x2ddbf10, C4<0>, C4<0>, C4<0>;
L_0x2dda790 .delay 1 (10,10,10) L_0x2dda790/d;
L_0x2dda8f0/d .functor AND 1, L_0x2dd9f50, L_0x2dda5c0, L_0x2dda720, L_0x2dda790;
L_0x2dda8f0 .delay 1 (80,80,80) L_0x2dda8f0/d;
L_0x2ddaaa0/d .functor AND 1, L_0x2dd9f50, L_0x2ddbfb0, L_0x2dda720, L_0x2dda790;
L_0x2ddaaa0 .delay 1 (80,80,80) L_0x2ddaaa0/d;
L_0x2ddacb0/d .functor AND 1, L_0x2dd9c70, L_0x2dda5c0, L_0x2ddbe70, L_0x2dda790;
L_0x2ddacb0 .delay 1 (80,80,80) L_0x2ddacb0/d;
L_0x2ddae90/d .functor AND 1, L_0x2dd9f50, L_0x2ddbfb0, L_0x2ddbe70, L_0x2dda790;
L_0x2ddae90 .delay 1 (80,80,80) L_0x2ddae90/d;
L_0x2ddb060/d .functor AND 1, L_0x2dd9170, L_0x2dda5c0, L_0x2dda720, L_0x2ddbf10;
L_0x2ddb060 .delay 1 (80,80,80) L_0x2ddb060/d;
L_0x2ddb240/d .functor AND 1, L_0x2dd89a0, L_0x2ddbfb0, L_0x2dda720, L_0x2ddbf10;
L_0x2ddb240 .delay 1 (80,80,80) L_0x2ddb240/d;
L_0x2ddaff0/d .functor AND 1, L_0x2dd9b10, L_0x2dda5c0, L_0x2ddbe70, L_0x2ddbf10;
L_0x2ddaff0 .delay 1 (80,80,80) L_0x2ddaff0/d;
L_0x2ddb5d0/d .functor AND 1, L_0x2dd9920, L_0x2ddbfb0, L_0x2ddbe70, L_0x2ddbf10;
L_0x2ddb5d0 .delay 1 (80,80,80) L_0x2ddb5d0/d;
L_0x2ddb770/0/0 .functor OR 1, L_0x2dda8f0, L_0x2ddaaa0, L_0x2ddacb0, L_0x2ddb060;
L_0x2ddb770/0/4 .functor OR 1, L_0x2ddb240, L_0x2ddaff0, L_0x2ddb5d0, L_0x2ddae90;
L_0x2ddb770/d .functor OR 1, L_0x2ddb770/0/0, L_0x2ddb770/0/4, C4<0>, C4<0>;
L_0x2ddb770 .delay 1 (160,160,160) L_0x2ddb770/d;
v0x2b76a90_0 .net "a", 0 0, L_0x2ddbb60;  1 drivers
v0x2b76b50_0 .net "addSub", 0 0, L_0x2dd9f50;  1 drivers
v0x2b76790_0 .net "andRes", 0 0, L_0x2dd9170;  1 drivers
v0x2b76430_0 .net "b", 0 0, L_0x2ddbcc0;  1 drivers
v0x2b76100_0 .net "carryIn", 0 0, L_0x2dd97a0;  1 drivers
v0x2b761a0_0 .net "carryOut", 0 0, L_0x2dda3c0;  1 drivers
v0x2b75d40_0 .net "initialResult", 0 0, L_0x2ddb770;  1 drivers
v0x2b75de0_0 .net "isAdd", 0 0, L_0x2dda8f0;  1 drivers
v0x2b75a10_0 .net "isAnd", 0 0, L_0x2ddb060;  1 drivers
v0x2b75ab0_0 .net "isNand", 0 0, L_0x2ddb240;  1 drivers
v0x2b756e0_0 .net "isNor", 0 0, L_0x2ddaff0;  1 drivers
v0x2b75780_0 .net "isOr", 0 0, L_0x2ddb5d0;  1 drivers
v0x2b753b0_0 .net "isSLT", 0 0, L_0x2ddae90;  1 drivers
v0x2b75450_0 .net "isSub", 0 0, L_0x2ddaaa0;  1 drivers
v0x2b63ce0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b63d80_0 .net "isXor", 0 0, L_0x2ddacb0;  1 drivers
v0x2b639e0_0 .net "nandRes", 0 0, L_0x2dd89a0;  1 drivers
v0x2b63a80_0 .net "norRes", 0 0, L_0x2dd9b10;  1 drivers
v0x2c2f5f0_0 .net "orRes", 0 0, L_0x2dd9920;  1 drivers
v0x2c2f690_0 .net "s0", 0 0, L_0x2ddbfb0;  1 drivers
v0x2c24a80_0 .net "s0inv", 0 0, L_0x2dda5c0;  1 drivers
v0x2c24b40_0 .net "s1", 0 0, L_0x2ddbe70;  1 drivers
v0x2c1ed60_0 .net "s1inv", 0 0, L_0x2dda720;  1 drivers
v0x2c1ee20_0 .net "s2", 0 0, L_0x2ddbf10;  1 drivers
v0x2c19040_0 .net "s2inv", 0 0, L_0x2dda790;  1 drivers
v0x2c19100_0 .net "xorRes", 0 0, L_0x2dd9c70;  1 drivers
S_0x2b9db70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2b9df50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dd9ce0/d .functor XOR 1, L_0x2ddbcc0, L_0x2e22250, C4<0>, C4<0>;
L_0x2dd9ce0 .delay 1 (40,40,40) L_0x2dd9ce0/d;
L_0x2dd9e40/d .functor XOR 1, L_0x2ddbb60, L_0x2dd9ce0, C4<0>, C4<0>;
L_0x2dd9e40 .delay 1 (40,40,40) L_0x2dd9e40/d;
L_0x2dd9f50/d .functor XOR 1, L_0x2dd9e40, L_0x2dd97a0, C4<0>, C4<0>;
L_0x2dd9f50 .delay 1 (40,40,40) L_0x2dd9f50/d;
L_0x2dda150/d .functor AND 1, L_0x2ddbb60, L_0x2dd9ce0, C4<1>, C4<1>;
L_0x2dda150 .delay 1 (40,40,40) L_0x2dda150/d;
L_0x2dd9990/d .functor AND 1, L_0x2dd9e40, L_0x2dd97a0, C4<1>, C4<1>;
L_0x2dd9990 .delay 1 (40,40,40) L_0x2dd9990/d;
L_0x2dda3c0/d .functor OR 1, L_0x2dda150, L_0x2dd9990, C4<0>, C4<0>;
L_0x2dda3c0 .delay 1 (40,40,40) L_0x2dda3c0/d;
v0x2b781f0_0 .net "AandB", 0 0, L_0x2dda150;  1 drivers
v0x2b77e20_0 .net "BxorSub", 0 0, L_0x2dd9ce0;  1 drivers
v0x2b77ec0_0 .net "a", 0 0, L_0x2ddbb60;  alias, 1 drivers
v0x2b77b20_0 .net "b", 0 0, L_0x2ddbcc0;  alias, 1 drivers
v0x2b77bc0_0 .net "carryin", 0 0, L_0x2dd97a0;  alias, 1 drivers
v0x2b777a0_0 .net "carryout", 0 0, L_0x2dda3c0;  alias, 1 drivers
v0x2b77420_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b774c0_0 .net "res", 0 0, L_0x2dd9f50;  alias, 1 drivers
v0x2b770f0_0 .net "xAorB", 0 0, L_0x2dd9e40;  1 drivers
v0x2b76dc0_0 .net "xAorBandCin", 0 0, L_0x2dd9990;  1 drivers
S_0x2b98230 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2c188f0 .param/l "i" 0 4 165, +C4<0111>;
S_0x2b97e50 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2b98230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2ddbc00/d .functor AND 1, L_0x2dde540, L_0x2dde6a0, C4<1>, C4<1>;
L_0x2ddbc00 .delay 1 (40,40,40) L_0x2ddbc00/d;
L_0x2ddc200/d .functor NAND 1, L_0x2dde540, L_0x2dde6a0, C4<1>, C4<1>;
L_0x2ddc200 .delay 1 (20,20,20) L_0x2ddc200/d;
L_0x2ddb430/d .functor OR 1, L_0x2dde540, L_0x2dde6a0, C4<0>, C4<0>;
L_0x2ddb430 .delay 1 (40,40,40) L_0x2ddb430/d;
L_0x2ddc480/d .functor NOR 1, L_0x2dde540, L_0x2dde6a0, C4<0>, C4<0>;
L_0x2ddc480 .delay 1 (20,20,20) L_0x2ddc480/d;
L_0x2ddc540/d .functor XOR 1, L_0x2dde540, L_0x2dde6a0, C4<0>, C4<0>;
L_0x2ddc540 .delay 1 (40,40,40) L_0x2ddc540/d;
L_0x2ddcf50/d .functor NOT 1, L_0x2ddc0e0, C4<0>, C4<0>, C4<0>;
L_0x2ddcf50 .delay 1 (10,10,10) L_0x2ddcf50/d;
L_0x2ddd0b0/d .functor NOT 1, L_0x2dde850, C4<0>, C4<0>, C4<0>;
L_0x2ddd0b0 .delay 1 (10,10,10) L_0x2ddd0b0/d;
L_0x2ddd170/d .functor NOT 1, L_0x2dde8f0, C4<0>, C4<0>, C4<0>;
L_0x2ddd170 .delay 1 (10,10,10) L_0x2ddd170/d;
L_0x2ddd320/d .functor AND 1, L_0x2ddc8c0, L_0x2ddcf50, L_0x2ddd0b0, L_0x2ddd170;
L_0x2ddd320 .delay 1 (80,80,80) L_0x2ddd320/d;
L_0x2ddd4d0/d .functor AND 1, L_0x2ddc8c0, L_0x2ddc0e0, L_0x2ddd0b0, L_0x2ddd170;
L_0x2ddd4d0 .delay 1 (80,80,80) L_0x2ddd4d0/d;
L_0x2ddd6e0/d .functor AND 1, L_0x2ddc540, L_0x2ddcf50, L_0x2dde850, L_0x2ddd170;
L_0x2ddd6e0 .delay 1 (80,80,80) L_0x2ddd6e0/d;
L_0x2ddd8c0/d .functor AND 1, L_0x2ddc8c0, L_0x2ddc0e0, L_0x2dde850, L_0x2ddd170;
L_0x2ddd8c0 .delay 1 (80,80,80) L_0x2ddd8c0/d;
L_0x2ddda90/d .functor AND 1, L_0x2ddbc00, L_0x2ddcf50, L_0x2ddd0b0, L_0x2dde8f0;
L_0x2ddda90 .delay 1 (80,80,80) L_0x2ddda90/d;
L_0x2dddc70/d .functor AND 1, L_0x2ddc200, L_0x2ddc0e0, L_0x2ddd0b0, L_0x2dde8f0;
L_0x2dddc70 .delay 1 (80,80,80) L_0x2dddc70/d;
L_0x2ddda20/d .functor AND 1, L_0x2ddc480, L_0x2ddcf50, L_0x2dde850, L_0x2dde8f0;
L_0x2ddda20 .delay 1 (80,80,80) L_0x2ddda20/d;
L_0x2dde000/d .functor AND 1, L_0x2ddb430, L_0x2ddc0e0, L_0x2dde850, L_0x2dde8f0;
L_0x2dde000 .delay 1 (80,80,80) L_0x2dde000/d;
L_0x2dde150/0/0 .functor OR 1, L_0x2ddd320, L_0x2ddd4d0, L_0x2ddd6e0, L_0x2ddda90;
L_0x2dde150/0/4 .functor OR 1, L_0x2dddc70, L_0x2ddda20, L_0x2dde000, L_0x2ddd8c0;
L_0x2dde150/d .functor OR 1, L_0x2dde150/0/0, L_0x2dde150/0/4, C4<0>, C4<0>;
L_0x2dde150 .delay 1 (160,160,160) L_0x2dde150/d;
v0x2bbb7d0_0 .net "a", 0 0, L_0x2dde540;  1 drivers
v0x2ba40e0_0 .net "addSub", 0 0, L_0x2ddc8c0;  1 drivers
v0x2b9e3c0_0 .net "andRes", 0 0, L_0x2ddbc00;  1 drivers
v0x2b986a0_0 .net "b", 0 0, L_0x2dde6a0;  1 drivers
v0x2b85d30_0 .net "carryIn", 0 0, L_0x2ddc3b0;  1 drivers
v0x2b85dd0_0 .net "carryOut", 0 0, L_0x2ddcda0;  1 drivers
v0x2b80f80_0 .net "initialResult", 0 0, L_0x2dde150;  1 drivers
v0x2b81020_0 .net "isAdd", 0 0, L_0x2ddd320;  1 drivers
v0x2a3b290_0 .net "isAnd", 0 0, L_0x2ddda90;  1 drivers
v0x2a3b330_0 .net "isNand", 0 0, L_0x2dddc70;  1 drivers
v0x2a35570_0 .net "isNor", 0 0, L_0x2ddda20;  1 drivers
v0x2a35610_0 .net "isOr", 0 0, L_0x2dde000;  1 drivers
v0x2a2e800_0 .net "isSLT", 0 0, L_0x2ddd8c0;  1 drivers
v0x2a2e8a0_0 .net "isSub", 0 0, L_0x2ddd4d0;  1 drivers
v0x2a28a30_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a28ad0_0 .net "isXor", 0 0, L_0x2ddd6e0;  1 drivers
v0x2a1def0_0 .net "nandRes", 0 0, L_0x2ddc200;  1 drivers
v0x2a1df90_0 .net "norRes", 0 0, L_0x2ddc480;  1 drivers
v0x2a114b0_0 .net "orRes", 0 0, L_0x2ddb430;  1 drivers
v0x2a11550_0 .net "s0", 0 0, L_0x2ddc0e0;  1 drivers
v0x2a0b6e0_0 .net "s0inv", 0 0, L_0x2ddcf50;  1 drivers
v0x2a0b7a0_0 .net "s1", 0 0, L_0x2dde850;  1 drivers
v0x2a00b70_0 .net "s1inv", 0 0, L_0x2ddd0b0;  1 drivers
v0x2a00c30_0 .net "s2", 0 0, L_0x2dde8f0;  1 drivers
v0x29fae50_0 .net "s2inv", 0 0, L_0x2ddd170;  1 drivers
v0x29faf10_0 .net "xorRes", 0 0, L_0x2ddc540;  1 drivers
S_0x2b80b10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2b97e50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2ddc6a0/d .functor XOR 1, L_0x2dde6a0, L_0x2e22250, C4<0>, C4<0>;
L_0x2ddc6a0 .delay 1 (40,40,40) L_0x2ddc6a0/d;
L_0x2ddc760/d .functor XOR 1, L_0x2dde540, L_0x2ddc6a0, C4<0>, C4<0>;
L_0x2ddc760 .delay 1 (40,40,40) L_0x2ddc760/d;
L_0x2ddc8c0/d .functor XOR 1, L_0x2ddc760, L_0x2ddc3b0, C4<0>, C4<0>;
L_0x2ddc8c0 .delay 1 (40,40,40) L_0x2ddc8c0/d;
L_0x2ddcac0/d .functor AND 1, L_0x2dde540, L_0x2ddc6a0, C4<1>, C4<1>;
L_0x2ddcac0 .delay 1 (40,40,40) L_0x2ddcac0/d;
L_0x2ddcd30/d .functor AND 1, L_0x2ddc760, L_0x2ddc3b0, C4<1>, C4<1>;
L_0x2ddcd30 .delay 1 (40,40,40) L_0x2ddcd30/d;
L_0x2ddcda0/d .functor OR 1, L_0x2ddcac0, L_0x2ddcd30, C4<0>, C4<0>;
L_0x2ddcda0 .delay 1 (40,40,40) L_0x2ddcda0/d;
v0x2bf5050_0 .net "AandB", 0 0, L_0x2ddcac0;  1 drivers
v0x2bef1e0_0 .net "BxorSub", 0 0, L_0x2ddc6a0;  1 drivers
v0x2bef2a0_0 .net "a", 0 0, L_0x2dde540;  alias, 1 drivers
v0x2be4620_0 .net "b", 0 0, L_0x2dde6a0;  alias, 1 drivers
v0x2be46e0_0 .net "carryin", 0 0, L_0x2ddc3b0;  alias, 1 drivers
v0x2bde970_0 .net "carryout", 0 0, L_0x2ddcda0;  alias, 1 drivers
v0x2bd8be0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2bd8c80_0 .net "res", 0 0, L_0x2ddc8c0;  alias, 1 drivers
v0x2bc6270_0 .net "xAorB", 0 0, L_0x2ddc760;  1 drivers
v0x2bc14d0_0 .net "xAorBandCin", 0 0, L_0x2ddcd30;  1 drivers
S_0x2b80700 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x29a2370 .param/l "i" 0 4 165, +C4<01000>;
S_0x2a3ae20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2b80700;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dde5e0/d .functor AND 1, L_0x2de0fd0, L_0x2de1130, C4<1>, C4<1>;
L_0x2dde5e0 .delay 1 (40,40,40) L_0x2dde5e0/d;
L_0x2ddecb0/d .functor NAND 1, L_0x2de0fd0, L_0x2de1130, C4<1>, C4<1>;
L_0x2ddecb0 .delay 1 (20,20,20) L_0x2ddecb0/d;
L_0x2ddde60/d .functor OR 1, L_0x2de0fd0, L_0x2de1130, C4<0>, C4<0>;
L_0x2ddde60 .delay 1 (40,40,40) L_0x2ddde60/d;
L_0x2ddef30/d .functor NOR 1, L_0x2de0fd0, L_0x2de1130, C4<0>, C4<0>;
L_0x2ddef30 .delay 1 (20,20,20) L_0x2ddef30/d;
L_0x2ddeff0/d .functor XOR 1, L_0x2de0fd0, L_0x2de1130, C4<0>, C4<0>;
L_0x2ddeff0 .delay 1 (40,40,40) L_0x2ddeff0/d;
L_0x2ddfa50/d .functor NOT 1, L_0x2ddeb60, C4<0>, C4<0>, C4<0>;
L_0x2ddfa50 .delay 1 (10,10,10) L_0x2ddfa50/d;
L_0x2ddfbb0/d .functor NOT 1, L_0x2de1490, C4<0>, C4<0>, C4<0>;
L_0x2ddfbb0 .delay 1 (10,10,10) L_0x2ddfbb0/d;
L_0x2ddfc70/d .functor NOT 1, L_0x2de1530, C4<0>, C4<0>, C4<0>;
L_0x2ddfc70 .delay 1 (10,10,10) L_0x2ddfc70/d;
L_0x2ddfdd0/d .functor AND 1, L_0x2ddf370, L_0x2ddfa50, L_0x2ddfbb0, L_0x2ddfc70;
L_0x2ddfdd0 .delay 1 (80,80,80) L_0x2ddfdd0/d;
L_0x2ddff80/d .functor AND 1, L_0x2ddf370, L_0x2ddeb60, L_0x2ddfbb0, L_0x2ddfc70;
L_0x2ddff80 .delay 1 (80,80,80) L_0x2ddff80/d;
L_0x2de0130/d .functor AND 1, L_0x2ddeff0, L_0x2ddfa50, L_0x2de1490, L_0x2ddfc70;
L_0x2de0130 .delay 1 (80,80,80) L_0x2de0130/d;
L_0x2de0320/d .functor AND 1, L_0x2ddf370, L_0x2ddeb60, L_0x2de1490, L_0x2ddfc70;
L_0x2de0320 .delay 1 (80,80,80) L_0x2de0320/d;
L_0x2de0480/d .functor AND 1, L_0x2dde5e0, L_0x2ddfa50, L_0x2ddfbb0, L_0x2de1530;
L_0x2de0480 .delay 1 (80,80,80) L_0x2de0480/d;
L_0x2de0660/d .functor AND 1, L_0x2ddecb0, L_0x2ddeb60, L_0x2ddfbb0, L_0x2de1530;
L_0x2de0660 .delay 1 (80,80,80) L_0x2de0660/d;
L_0x2997880/d .functor AND 1, L_0x2ddef30, L_0x2ddfa50, L_0x2de1490, L_0x2de1530;
L_0x2997880 .delay 1 (80,80,80) L_0x2997880/d;
L_0x2de0a40/d .functor AND 1, L_0x2ddde60, L_0x2ddeb60, L_0x2de1490, L_0x2de1530;
L_0x2de0a40 .delay 1 (80,80,80) L_0x2de0a40/d;
L_0x2de0be0/0/0 .functor OR 1, L_0x2ddfdd0, L_0x2ddff80, L_0x2de0130, L_0x2de0480;
L_0x2de0be0/0/4 .functor OR 1, L_0x2de0660, L_0x2997880, L_0x2de0a40, L_0x2de0320;
L_0x2de0be0/d .functor OR 1, L_0x2de0be0/0/0, L_0x2de0be0/0/4, C4<0>, C4<0>;
L_0x2de0be0 .delay 1 (160,160,160) L_0x2de0be0/d;
v0x299d5a0_0 .net "a", 0 0, L_0x2de0fd0;  1 drivers
v0x29977e0_0 .net "addSub", 0 0, L_0x2ddf370;  1 drivers
v0x2991aa0_0 .net "andRes", 0 0, L_0x2dde5e0;  1 drivers
v0x2b16040_0 .net "b", 0 0, L_0x2de1130;  1 drivers
v0x2b15810_0 .net "carryIn", 0 0, L_0x2ddee60;  1 drivers
v0x2b158b0_0 .net "carryOut", 0 0, L_0x2ddf850;  1 drivers
v0x2afe9e0_0 .net "initialResult", 0 0, L_0x2de0be0;  1 drivers
v0x2afea80_0 .net "isAdd", 0 0, L_0x2ddfdd0;  1 drivers
v0x2af8cc0_0 .net "isAnd", 0 0, L_0x2de0480;  1 drivers
v0x2af8d60_0 .net "isNand", 0 0, L_0x2de0660;  1 drivers
v0x2af1fb0_0 .net "isNor", 0 0, L_0x2997880;  1 drivers
v0x2af2050_0 .net "isOr", 0 0, L_0x2de0a40;  1 drivers
v0x2aec1e0_0 .net "isSLT", 0 0, L_0x2de0320;  1 drivers
v0x2aec280_0 .net "isSub", 0 0, L_0x2ddff80;  1 drivers
v0x2ae1620_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2ae16c0_0 .net "isXor", 0 0, L_0x2de0130;  1 drivers
v0x2adb900_0 .net "nandRes", 0 0, L_0x2ddecb0;  1 drivers
v0x2adb9a0_0 .net "norRes", 0 0, L_0x2ddef30;  1 drivers
v0x2acee70_0 .net "orRes", 0 0, L_0x2ddde60;  1 drivers
v0x2acef30_0 .net "s0", 0 0, L_0x2ddeb60;  1 drivers
v0x2ac90a0_0 .net "s0inv", 0 0, L_0x2ddfa50;  1 drivers
v0x2ac9160_0 .net "s1", 0 0, L_0x2de1490;  1 drivers
v0x2abe530_0 .net "s1inv", 0 0, L_0x2ddfbb0;  1 drivers
v0x2abe5f0_0 .net "s2", 0 0, L_0x2de1530;  1 drivers
v0x2ab8810_0 .net "s2inv", 0 0, L_0x2ddfc70;  1 drivers
v0x2ab88d0_0 .net "xorRes", 0 0, L_0x2ddeff0;  1 drivers
S_0x2a3aa40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2a3ae20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2ddf150/d .functor XOR 1, L_0x2de1130, L_0x2e22250, C4<0>, C4<0>;
L_0x2ddf150 .delay 1 (40,40,40) L_0x2ddf150/d;
L_0x2ddf210/d .functor XOR 1, L_0x2de0fd0, L_0x2ddf150, C4<0>, C4<0>;
L_0x2ddf210 .delay 1 (40,40,40) L_0x2ddf210/d;
L_0x2ddf370/d .functor XOR 1, L_0x2ddf210, L_0x2ddee60, C4<0>, C4<0>;
L_0x2ddf370 .delay 1 (40,40,40) L_0x2ddf370/d;
L_0x2ddf570/d .functor AND 1, L_0x2de0fd0, L_0x2ddf150, C4<1>, C4<1>;
L_0x2ddf570 .delay 1 (40,40,40) L_0x2ddf570/d;
L_0x2ddf7e0/d .functor AND 1, L_0x2ddf210, L_0x2ddee60, C4<1>, C4<1>;
L_0x2ddf7e0 .delay 1 (40,40,40) L_0x2ddf7e0/d;
L_0x2ddf850/d .functor OR 1, L_0x2ddf570, L_0x2ddf7e0, C4<0>, C4<0>;
L_0x2ddf850 .delay 1 (40,40,40) L_0x2ddf850/d;
v0x29e8690_0 .net "AandB", 0 0, L_0x2ddf570;  1 drivers
v0x29ddaa0_0 .net "BxorSub", 0 0, L_0x2ddf150;  1 drivers
v0x29d7d60_0 .net "a", 0 0, L_0x2de0fd0;  alias, 1 drivers
v0x29c0650_0 .net "b", 0 0, L_0x2de1130;  alias, 1 drivers
v0x29c0710_0 .net "carryin", 0 0, L_0x2ddee60;  alias, 1 drivers
v0x29ba930_0 .net "carryout", 0 0, L_0x2ddf850;  alias, 1 drivers
v0x29ba9f0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a34990_0 .net "res", 0 0, L_0x2ddf370;  alias, 1 drivers
v0x29b4c10_0 .net "xAorB", 0 0, L_0x2ddf210;  1 drivers
v0x29b4cd0_0 .net "xAorBandCin", 0 0, L_0x2ddf7e0;  1 drivers
S_0x2a35100 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2aa5f80 .param/l "i" 0 4 165, +C4<01001>;
S_0x2a34d20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2a35100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2de1070/d .functor AND 1, L_0x2de3a60, L_0x2de3bc0, C4<1>, C4<1>;
L_0x2de1070 .delay 1 (40,40,40) L_0x2de1070/d;
L_0x2de1330/d .functor NAND 1, L_0x2de3a60, L_0x2de3bc0, C4<1>, C4<1>;
L_0x2de1330 .delay 1 (20,20,20) L_0x2de1330/d;
L_0x2de0850/d .functor OR 1, L_0x2de3a60, L_0x2de3bc0, C4<0>, C4<0>;
L_0x2de0850 .delay 1 (40,40,40) L_0x2de0850/d;
L_0x2de18b0/d .functor NOR 1, L_0x2de3a60, L_0x2de3bc0, C4<0>, C4<0>;
L_0x2de18b0 .delay 1 (20,20,20) L_0x2de18b0/d;
L_0x2de1a10/d .functor XOR 1, L_0x2de3a60, L_0x2de3bc0, C4<0>, C4<0>;
L_0x2de1a10 .delay 1 (40,40,40) L_0x2de1a10/d;
L_0x2de23d0/d .functor NOT 1, L_0x2de1660, C4<0>, C4<0>, C4<0>;
L_0x2de23d0 .delay 1 (10,10,10) L_0x2de23d0/d;
L_0x2de2530/d .functor NOT 1, L_0x2de3f50, C4<0>, C4<0>, C4<0>;
L_0x2de2530 .delay 1 (10,10,10) L_0x2de2530/d;
L_0x2de25f0/d .functor NOT 1, L_0x2de3ff0, C4<0>, C4<0>, C4<0>;
L_0x2de25f0 .delay 1 (10,10,10) L_0x2de25f0/d;
L_0x2de27a0/d .functor AND 1, L_0x2de1cf0, L_0x2de23d0, L_0x2de2530, L_0x2de25f0;
L_0x2de27a0 .delay 1 (80,80,80) L_0x2de27a0/d;
L_0x2de2950/d .functor AND 1, L_0x2de1cf0, L_0x2de1660, L_0x2de2530, L_0x2de25f0;
L_0x2de2950 .delay 1 (80,80,80) L_0x2de2950/d;
L_0x2de2b60/d .functor AND 1, L_0x2de1a10, L_0x2de23d0, L_0x2de3f50, L_0x2de25f0;
L_0x2de2b60 .delay 1 (80,80,80) L_0x2de2b60/d;
L_0x2de2d40/d .functor AND 1, L_0x2de1cf0, L_0x2de1660, L_0x2de3f50, L_0x2de25f0;
L_0x2de2d40 .delay 1 (80,80,80) L_0x2de2d40/d;
L_0x2de2f10/d .functor AND 1, L_0x2de1070, L_0x2de23d0, L_0x2de2530, L_0x2de3ff0;
L_0x2de2f10 .delay 1 (80,80,80) L_0x2de2f10/d;
L_0x2de30f0/d .functor AND 1, L_0x2de1330, L_0x2de1660, L_0x2de2530, L_0x2de3ff0;
L_0x2de30f0 .delay 1 (80,80,80) L_0x2de30f0/d;
L_0x2de2ea0/d .functor AND 1, L_0x2de18b0, L_0x2de23d0, L_0x2de3f50, L_0x2de3ff0;
L_0x2de2ea0 .delay 1 (80,80,80) L_0x2de2ea0/d;
L_0x2de34d0/d .functor AND 1, L_0x2de0850, L_0x2de1660, L_0x2de3f50, L_0x2de3ff0;
L_0x2de34d0 .delay 1 (80,80,80) L_0x2de34d0/d;
L_0x2de3670/0/0 .functor OR 1, L_0x2de27a0, L_0x2de2950, L_0x2de2b60, L_0x2de2f10;
L_0x2de3670/0/4 .functor OR 1, L_0x2de30f0, L_0x2de2ea0, L_0x2de34d0, L_0x2de2d40;
L_0x2de3670/d .functor OR 1, L_0x2de3670/0/0, L_0x2de3670/0/4, C4<0>, C4<0>;
L_0x2de3670 .delay 1 (160,160,160) L_0x2de3670/d;
v0x2b61c50_0 .net "a", 0 0, L_0x2de3a60;  1 drivers
v0x2b61d10_0 .net "addSub", 0 0, L_0x2de1cf0;  1 drivers
v0x2b61780_0 .net "andRes", 0 0, L_0x2de1070;  1 drivers
v0x2b61850_0 .net "b", 0 0, L_0x2de3bc0;  1 drivers
v0x2b612b0_0 .net "carryIn", 0 0, L_0x2de17e0;  1 drivers
v0x2b61350_0 .net "carryOut", 0 0, L_0x2de21d0;  1 drivers
v0x2b60de0_0 .net "initialResult", 0 0, L_0x2de3670;  1 drivers
v0x2b60e80_0 .net "isAdd", 0 0, L_0x2de27a0;  1 drivers
v0x2b59a60_0 .net "isAnd", 0 0, L_0x2de2f10;  1 drivers
v0x2b60910_0 .net "isNand", 0 0, L_0x2de30f0;  1 drivers
v0x2b609b0_0 .net "isNor", 0 0, L_0x2de2ea0;  1 drivers
v0x2b60440_0 .net "isOr", 0 0, L_0x2de34d0;  1 drivers
v0x2b60500_0 .net "isSLT", 0 0, L_0x2de2d40;  1 drivers
v0x2b5ff70_0 .net "isSub", 0 0, L_0x2de2950;  1 drivers
v0x2b60030_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b5faa0_0 .net "isXor", 0 0, L_0x2de2b60;  1 drivers
v0x2b5fb60_0 .net "nandRes", 0 0, L_0x2de1330;  1 drivers
v0x2b59b00_0 .net "norRes", 0 0, L_0x2de18b0;  1 drivers
v0x2b5f100_0 .net "orRes", 0 0, L_0x2de0850;  1 drivers
v0x2b5f1c0_0 .net "s0", 0 0, L_0x2de1660;  1 drivers
v0x2b5ec30_0 .net "s0inv", 0 0, L_0x2de23d0;  1 drivers
v0x2b5ecf0_0 .net "s1", 0 0, L_0x2de3f50;  1 drivers
v0x2b5e760_0 .net "s1inv", 0 0, L_0x2de2530;  1 drivers
v0x2b5e800_0 .net "s2", 0 0, L_0x2de3ff0;  1 drivers
v0x2b5e290_0 .net "s2inv", 0 0, L_0x2de25f0;  1 drivers
v0x2b5e350_0 .net "xorRes", 0 0, L_0x2de1a10;  1 drivers
S_0x2a1da80 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2a34d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2de1a80/d .functor XOR 1, L_0x2de3bc0, L_0x2e22250, C4<0>, C4<0>;
L_0x2de1a80 .delay 1 (40,40,40) L_0x2de1a80/d;
L_0x2de1be0/d .functor XOR 1, L_0x2de3a60, L_0x2de1a80, C4<0>, C4<0>;
L_0x2de1be0 .delay 1 (40,40,40) L_0x2de1be0/d;
L_0x2de1cf0/d .functor XOR 1, L_0x2de1be0, L_0x2de17e0, C4<0>, C4<0>;
L_0x2de1cf0 .delay 1 (40,40,40) L_0x2de1cf0/d;
L_0x2de1ef0/d .functor AND 1, L_0x2de3a60, L_0x2de1a80, C4<1>, C4<1>;
L_0x2de1ef0 .delay 1 (40,40,40) L_0x2de1ef0/d;
L_0x2de2160/d .functor AND 1, L_0x2de1be0, L_0x2de17e0, C4<1>, C4<1>;
L_0x2de2160 .delay 1 (40,40,40) L_0x2de2160/d;
L_0x2de21d0/d .functor OR 1, L_0x2de1ef0, L_0x2de2160, C4<0>, C4<0>;
L_0x2de21d0 .delay 1 (40,40,40) L_0x2de21d0/d;
v0x2a956f0_0 .net "AandB", 0 0, L_0x2de1ef0;  1 drivers
v0x2a957b0_0 .net "BxorSub", 0 0, L_0x2de1a80;  1 drivers
v0x2a7e020_0 .net "a", 0 0, L_0x2de3a60;  alias, 1 drivers
v0x2a782e0_0 .net "b", 0 0, L_0x2de3bc0;  alias, 1 drivers
v0x2a783a0_0 .net "carryin", 0 0, L_0x2de17e0;  alias, 1 drivers
v0x26eded0_0 .net "carryout", 0 0, L_0x2de21d0;  alias, 1 drivers
v0x26edf90_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a5e1d0_0 .net "res", 0 0, L_0x2de1cf0;  alias, 1 drivers
v0x2a5e290_0 .net "xAorB", 0 0, L_0x2de1be0;  1 drivers
v0x2b626a0_0 .net "xAorBandCin", 0 0, L_0x2de2160;  1 drivers
S_0x2a1d6a0 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b595b0 .param/l "i" 0 4 165, +C4<01010>;
S_0x2a17d60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2a1d6a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2de3b00/d .functor AND 1, L_0x2de64d0, L_0x2de6630, C4<1>, C4<1>;
L_0x2de3b00 .delay 1 (40,40,40) L_0x2de3b00/d;
L_0x2de3dc0/d .functor NAND 1, L_0x2de64d0, L_0x2de6630, C4<1>, C4<1>;
L_0x2de3dc0 .delay 1 (20,20,20) L_0x2de3dc0/d;
L_0x2de4280/d .functor OR 1, L_0x2de64d0, L_0x2de6630, C4<0>, C4<0>;
L_0x2de4280 .delay 1 (40,40,40) L_0x2de4280/d;
L_0x2de4410/d .functor NOR 1, L_0x2de64d0, L_0x2de6630, C4<0>, C4<0>;
L_0x2de4410 .delay 1 (20,20,20) L_0x2de4410/d;
L_0x2de44d0/d .functor XOR 1, L_0x2de64d0, L_0x2de6630, C4<0>, C4<0>;
L_0x2de44d0 .delay 1 (40,40,40) L_0x2de44d0/d;
L_0x2de4f30/d .functor NOT 1, L_0x2de4120, C4<0>, C4<0>, C4<0>;
L_0x2de4f30 .delay 1 (10,10,10) L_0x2de4f30/d;
L_0x2de5090/d .functor NOT 1, L_0x2de41c0, C4<0>, C4<0>, C4<0>;
L_0x2de5090 .delay 1 (10,10,10) L_0x2de5090/d;
L_0x2de5150/d .functor NOT 1, L_0x2dd9590, C4<0>, C4<0>, C4<0>;
L_0x2de5150 .delay 1 (10,10,10) L_0x2de5150/d;
L_0x2de5300/d .functor AND 1, L_0x2de4850, L_0x2de4f30, L_0x2de5090, L_0x2de5150;
L_0x2de5300 .delay 1 (80,80,80) L_0x2de5300/d;
L_0x2de54b0/d .functor AND 1, L_0x2de4850, L_0x2de4120, L_0x2de5090, L_0x2de5150;
L_0x2de54b0 .delay 1 (80,80,80) L_0x2de54b0/d;
L_0x2de5660/d .functor AND 1, L_0x2de44d0, L_0x2de4f30, L_0x2de41c0, L_0x2de5150;
L_0x2de5660 .delay 1 (80,80,80) L_0x2de5660/d;
L_0x2de5850/d .functor AND 1, L_0x2de4850, L_0x2de4120, L_0x2de41c0, L_0x2de5150;
L_0x2de5850 .delay 1 (80,80,80) L_0x2de5850/d;
L_0x2de5980/d .functor AND 1, L_0x2de3b00, L_0x2de4f30, L_0x2de5090, L_0x2dd9590;
L_0x2de5980 .delay 1 (80,80,80) L_0x2de5980/d;
L_0x2de5be0/d .functor AND 1, L_0x2de3dc0, L_0x2de4120, L_0x2de5090, L_0x2dd9590;
L_0x2de5be0 .delay 1 (80,80,80) L_0x2de5be0/d;
L_0x2de5910/d .functor AND 1, L_0x2de4410, L_0x2de4f30, L_0x2de41c0, L_0x2dd9590;
L_0x2de5910 .delay 1 (80,80,80) L_0x2de5910/d;
L_0x2de5f40/d .functor AND 1, L_0x2de4280, L_0x2de4120, L_0x2de41c0, L_0x2dd9590;
L_0x2de5f40 .delay 1 (80,80,80) L_0x2de5f40/d;
L_0x2de60e0/0/0 .functor OR 1, L_0x2de5300, L_0x2de54b0, L_0x2de5660, L_0x2de5980;
L_0x2de60e0/0/4 .functor OR 1, L_0x2de5be0, L_0x2de5910, L_0x2de5f40, L_0x2de5850;
L_0x2de60e0/d .functor OR 1, L_0x2de60e0/0/0, L_0x2de60e0/0/4, C4<0>, C4<0>;
L_0x2de60e0 .delay 1 (160,160,160) L_0x2de60e0/d;
v0x2b5b2b0_0 .net "a", 0 0, L_0x2de64d0;  1 drivers
v0x2b5ada0_0 .net "addSub", 0 0, L_0x2de4850;  1 drivers
v0x2b5ae70_0 .net "andRes", 0 0, L_0x2de3b00;  1 drivers
v0x2b590c0_0 .net "b", 0 0, L_0x2de6630;  1 drivers
v0x2b59190_0 .net "carryIn", 0 0, L_0x2de4340;  1 drivers
v0x2b5a8d0_0 .net "carryOut", 0 0, L_0x2de4d30;  1 drivers
v0x2b5a970_0 .net "initialResult", 0 0, L_0x2de60e0;  1 drivers
v0x2b5a400_0 .net "isAdd", 0 0, L_0x2de5300;  1 drivers
v0x2b5a4a0_0 .net "isAnd", 0 0, L_0x2de5980;  1 drivers
v0x2b59fc0_0 .net "isNand", 0 0, L_0x2de5be0;  1 drivers
v0x2a00700_0 .net "isNor", 0 0, L_0x2de5910;  1 drivers
v0x2a007c0_0 .net "isOr", 0 0, L_0x2de5f40;  1 drivers
v0x2a00320_0 .net "isSLT", 0 0, L_0x2de5850;  1 drivers
v0x2a003e0_0 .net "isSub", 0 0, L_0x2de54b0;  1 drivers
v0x29fa9e0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x29faa80_0 .net "isXor", 0 0, L_0x2de5660;  1 drivers
v0x29fa600_0 .net "nandRes", 0 0, L_0x2de3dc0;  1 drivers
v0x29fa6a0_0 .net "norRes", 0 0, L_0x2de4410;  1 drivers
v0x29f48e0_0 .net "orRes", 0 0, L_0x2de4280;  1 drivers
v0x29f4980_0 .net "s0", 0 0, L_0x2de4120;  1 drivers
v0x29dd610_0 .net "s0inv", 0 0, L_0x2de4f30;  1 drivers
v0x29dd6b0_0 .net "s1", 0 0, L_0x2de41c0;  1 drivers
v0x29dd230_0 .net "s1inv", 0 0, L_0x2de5090;  1 drivers
v0x29dd2d0_0 .net "s2", 0 0, L_0x2dd9590;  1 drivers
v0x29d78f0_0 .net "s2inv", 0 0, L_0x2de5150;  1 drivers
v0x29d7990_0 .net "xorRes", 0 0, L_0x2de44d0;  1 drivers
S_0x2a17980 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2a17d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2de4630/d .functor XOR 1, L_0x2de6630, L_0x2e22250, C4<0>, C4<0>;
L_0x2de4630 .delay 1 (40,40,40) L_0x2de4630/d;
L_0x2de46f0/d .functor XOR 1, L_0x2de64d0, L_0x2de4630, C4<0>, C4<0>;
L_0x2de46f0 .delay 1 (40,40,40) L_0x2de46f0/d;
L_0x2de4850/d .functor XOR 1, L_0x2de46f0, L_0x2de4340, C4<0>, C4<0>;
L_0x2de4850 .delay 1 (40,40,40) L_0x2de4850/d;
L_0x2de4a50/d .functor AND 1, L_0x2de64d0, L_0x2de4630, C4<1>, C4<1>;
L_0x2de4a50 .delay 1 (40,40,40) L_0x2de4a50/d;
L_0x2de4cc0/d .functor AND 1, L_0x2de46f0, L_0x2de4340, C4<1>, C4<1>;
L_0x2de4cc0 .delay 1 (40,40,40) L_0x2de4cc0/d;
L_0x2de4d30/d .functor OR 1, L_0x2de4a50, L_0x2de4cc0, C4<0>, C4<0>;
L_0x2de4d30 .delay 1 (40,40,40) L_0x2de4d30/d;
v0x2b5cf50_0 .net "AandB", 0 0, L_0x2de4a50;  1 drivers
v0x2b5ca80_0 .net "BxorSub", 0 0, L_0x2de4630;  1 drivers
v0x2b5cb40_0 .net "a", 0 0, L_0x2de64d0;  alias, 1 drivers
v0x2b5c5b0_0 .net "b", 0 0, L_0x2de6630;  alias, 1 drivers
v0x2b5c670_0 .net "carryin", 0 0, L_0x2de4340;  alias, 1 drivers
v0x2b5c0e0_0 .net "carryout", 0 0, L_0x2de4d30;  alias, 1 drivers
v0x2b5c1a0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b5bc10_0 .net "res", 0 0, L_0x2de4850;  alias, 1 drivers
v0x2b5bcd0_0 .net "xAorB", 0 0, L_0x2de46f0;  1 drivers
v0x2b5b740_0 .net "xAorBandCin", 0 0, L_0x2de4cc0;  1 drivers
S_0x29d7510 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b59f50 .param/l "i" 0 4 165, +C4<01011>;
S_0x29bfe00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x29d7510;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2de6570/d .functor AND 1, L_0x2de9160, L_0x2de92c0, C4<1>, C4<1>;
L_0x2de6570 .delay 1 (40,40,40) L_0x2de6570/d;
L_0x2dd9630/d .functor NAND 1, L_0x2de9160, L_0x2de92c0, C4<1>, C4<1>;
L_0x2dd9630 .delay 1 (20,20,20) L_0x2dd9630/d;
L_0x2de67e0/d .functor OR 1, L_0x2de9160, L_0x2de92c0, C4<0>, C4<0>;
L_0x2de67e0 .delay 1 (40,40,40) L_0x2de67e0/d;
L_0x2de7020/d .functor NOR 1, L_0x2de9160, L_0x2de92c0, C4<0>, C4<0>;
L_0x2de7020 .delay 1 (20,20,20) L_0x2de7020/d;
L_0x2de70e0/d .functor XOR 1, L_0x2de9160, L_0x2de92c0, C4<0>, C4<0>;
L_0x2de70e0 .delay 1 (40,40,40) L_0x2de70e0/d;
L_0x2de7b40/d .functor NOT 1, L_0x2de6e00, C4<0>, C4<0>, C4<0>;
L_0x2de7b40 .delay 1 (10,10,10) L_0x2de7b40/d;
L_0x2de7ca0/d .functor NOT 1, L_0x2de6ea0, C4<0>, C4<0>, C4<0>;
L_0x2de7ca0 .delay 1 (10,10,10) L_0x2de7ca0/d;
L_0x2de7d60/d .functor NOT 1, L_0x2de6f40, C4<0>, C4<0>, C4<0>;
L_0x2de7d60 .delay 1 (10,10,10) L_0x2de7d60/d;
L_0x2de7f10/d .functor AND 1, L_0x2de7460, L_0x2de7b40, L_0x2de7ca0, L_0x2de7d60;
L_0x2de7f10 .delay 1 (80,80,80) L_0x2de7f10/d;
L_0x2de80c0/d .functor AND 1, L_0x2de7460, L_0x2de6e00, L_0x2de7ca0, L_0x2de7d60;
L_0x2de80c0 .delay 1 (80,80,80) L_0x2de80c0/d;
L_0x2de8270/d .functor AND 1, L_0x2de70e0, L_0x2de7b40, L_0x2de6ea0, L_0x2de7d60;
L_0x2de8270 .delay 1 (80,80,80) L_0x2de8270/d;
L_0x2de8460/d .functor AND 1, L_0x2de7460, L_0x2de6e00, L_0x2de6ea0, L_0x2de7d60;
L_0x2de8460 .delay 1 (80,80,80) L_0x2de8460/d;
L_0x2de8590/d .functor AND 1, L_0x2de6570, L_0x2de7b40, L_0x2de7ca0, L_0x2de6f40;
L_0x2de8590 .delay 1 (80,80,80) L_0x2de8590/d;
L_0x2de87f0/d .functor AND 1, L_0x2dd9630, L_0x2de6e00, L_0x2de7ca0, L_0x2de6f40;
L_0x2de87f0 .delay 1 (80,80,80) L_0x2de87f0/d;
L_0x2de8520/d .functor AND 1, L_0x2de7020, L_0x2de7b40, L_0x2de6ea0, L_0x2de6f40;
L_0x2de8520 .delay 1 (80,80,80) L_0x2de8520/d;
L_0x2de8bd0/d .functor AND 1, L_0x2de67e0, L_0x2de6e00, L_0x2de6ea0, L_0x2de6f40;
L_0x2de8bd0 .delay 1 (80,80,80) L_0x2de8bd0/d;
L_0x2de8d70/0/0 .functor OR 1, L_0x2de7f10, L_0x2de80c0, L_0x2de8270, L_0x2de8590;
L_0x2de8d70/0/4 .functor OR 1, L_0x2de87f0, L_0x2de8520, L_0x2de8bd0, L_0x2de8460;
L_0x2de8d70/d .functor OR 1, L_0x2de8d70/0/0, L_0x2de8d70/0/4, C4<0>, C4<0>;
L_0x2de8d70 .delay 1 (160,160,160) L_0x2de8d70/d;
v0x29916b0_0 .net "a", 0 0, L_0x2de9160;  1 drivers
v0x2991250_0 .net "addSub", 0 0, L_0x2de7460;  1 drivers
v0x29912f0_0 .net "andRes", 0 0, L_0x2de6570;  1 drivers
v0x2b15bd0_0 .net "b", 0 0, L_0x2de92c0;  1 drivers
v0x2b15ca0_0 .net "carryIn", 0 0, L_0x2de68a0;  1 drivers
v0x2afe570_0 .net "carryOut", 0 0, L_0x2de7940;  1 drivers
v0x2afe640_0 .net "initialResult", 0 0, L_0x2de8d70;  1 drivers
v0x2afe190_0 .net "isAdd", 0 0, L_0x2de7f10;  1 drivers
v0x2afe230_0 .net "isAnd", 0 0, L_0x2de8590;  1 drivers
v0x2af88e0_0 .net "isNand", 0 0, L_0x2de87f0;  1 drivers
v0x2af8470_0 .net "isNor", 0 0, L_0x2de8520;  1 drivers
v0x2af8510_0 .net "isOr", 0 0, L_0x2de8bd0;  1 drivers
v0x2ae11b0_0 .net "isSLT", 0 0, L_0x2de8460;  1 drivers
v0x2ae1250_0 .net "isSub", 0 0, L_0x2de80c0;  1 drivers
v0x2ae0dd0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2ae0e70_0 .net "isXor", 0 0, L_0x2de8270;  1 drivers
v0x2adb490_0 .net "nandRes", 0 0, L_0x2dd9630;  1 drivers
v0x2adb530_0 .net "norRes", 0 0, L_0x2de7020;  1 drivers
v0x2ad5770_0 .net "orRes", 0 0, L_0x2de67e0;  1 drivers
v0x2ad5830_0 .net "s0", 0 0, L_0x2de6e00;  1 drivers
v0x2ad5390_0 .net "s0inv", 0 0, L_0x2de7b40;  1 drivers
v0x2ad5450_0 .net "s1", 0 0, L_0x2de6ea0;  1 drivers
v0x2abe0c0_0 .net "s1inv", 0 0, L_0x2de7ca0;  1 drivers
v0x2abe180_0 .net "s2", 0 0, L_0x2de6f40;  1 drivers
v0x2abdce0_0 .net "s2inv", 0 0, L_0x2de7d60;  1 drivers
v0x2abdda0_0 .net "xorRes", 0 0, L_0x2de70e0;  1 drivers
S_0x29ba0e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x29bfe00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2de7240/d .functor XOR 1, L_0x2de92c0, L_0x2e22250, C4<0>, C4<0>;
L_0x2de7240 .delay 1 (40,40,40) L_0x2de7240/d;
L_0x2de7300/d .functor XOR 1, L_0x2de9160, L_0x2de7240, C4<0>, C4<0>;
L_0x2de7300 .delay 1 (40,40,40) L_0x2de7300/d;
L_0x2de7460/d .functor XOR 1, L_0x2de7300, L_0x2de68a0, C4<0>, C4<0>;
L_0x2de7460 .delay 1 (40,40,40) L_0x2de7460/d;
L_0x2de7660/d .functor AND 1, L_0x2de9160, L_0x2de7240, C4<1>, C4<1>;
L_0x2de7660 .delay 1 (40,40,40) L_0x2de7660/d;
L_0x2de78d0/d .functor AND 1, L_0x2de7300, L_0x2de68a0, C4<1>, C4<1>;
L_0x2de78d0 .delay 1 (40,40,40) L_0x2de78d0/d;
L_0x2de7940/d .functor OR 1, L_0x2de7660, L_0x2de78d0, C4<0>, C4<0>;
L_0x2de7940 .delay 1 (40,40,40) L_0x2de7940/d;
v0x29b4840_0 .net "AandB", 0 0, L_0x2de7660;  1 drivers
v0x29b43c0_0 .net "BxorSub", 0 0, L_0x2de7240;  1 drivers
v0x29b4480_0 .net "a", 0 0, L_0x2de9160;  alias, 1 drivers
v0x299d070_0 .net "b", 0 0, L_0x2de92c0;  alias, 1 drivers
v0x299d110_0 .net "carryin", 0 0, L_0x2de68a0;  alias, 1 drivers
v0x299cc90_0 .net "carryout", 0 0, L_0x2de7940;  alias, 1 drivers
v0x299cd50_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2997350_0 .net "res", 0 0, L_0x2de7460;  alias, 1 drivers
v0x29973f0_0 .net "xAorB", 0 0, L_0x2de7300;  1 drivers
v0x2997020_0 .net "xAorBandCin", 0 0, L_0x2de78d0;  1 drivers
S_0x2ab83a0 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2af8890 .param/l "i" 0 4 165, +C4<01100>;
S_0x2aa0cc0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ab83a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2de9200/d .functor AND 1, L_0x2debcd0, L_0x2debe30, C4<1>, C4<1>;
L_0x2de9200 .delay 1 (40,40,40) L_0x2de9200/d;
L_0x2de9920/d .functor NAND 1, L_0x2debcd0, L_0x2debe30, C4<1>, C4<1>;
L_0x2de9920 .delay 1 (20,20,20) L_0x2de9920/d;
L_0x2de9a80/d .functor OR 1, L_0x2debcd0, L_0x2debe30, C4<0>, C4<0>;
L_0x2de9a80 .delay 1 (40,40,40) L_0x2de9a80/d;
L_0x2de9c10/d .functor NOR 1, L_0x2debcd0, L_0x2debe30, C4<0>, C4<0>;
L_0x2de9c10 .delay 1 (20,20,20) L_0x2de9c10/d;
L_0x2de9cd0/d .functor XOR 1, L_0x2debcd0, L_0x2debe30, C4<0>, C4<0>;
L_0x2de9cd0 .delay 1 (40,40,40) L_0x2de9cd0/d;
L_0x2dea730/d .functor NOT 1, L_0x2de9710, C4<0>, C4<0>, C4<0>;
L_0x2dea730 .delay 1 (10,10,10) L_0x2dea730/d;
L_0x2dea890/d .functor NOT 1, L_0x2de97b0, C4<0>, C4<0>, C4<0>;
L_0x2dea890 .delay 1 (10,10,10) L_0x2dea890/d;
L_0x2dea950/d .functor NOT 1, L_0x2dec250, C4<0>, C4<0>, C4<0>;
L_0x2dea950 .delay 1 (10,10,10) L_0x2dea950/d;
L_0x2deab00/d .functor AND 1, L_0x2dea050, L_0x2dea730, L_0x2dea890, L_0x2dea950;
L_0x2deab00 .delay 1 (80,80,80) L_0x2deab00/d;
L_0x2deacb0/d .functor AND 1, L_0x2dea050, L_0x2de9710, L_0x2dea890, L_0x2dea950;
L_0x2deacb0 .delay 1 (80,80,80) L_0x2deacb0/d;
L_0x2deae60/d .functor AND 1, L_0x2de9cd0, L_0x2dea730, L_0x2de97b0, L_0x2dea950;
L_0x2deae60 .delay 1 (80,80,80) L_0x2deae60/d;
L_0x2deb050/d .functor AND 1, L_0x2dea050, L_0x2de9710, L_0x2de97b0, L_0x2dea950;
L_0x2deb050 .delay 1 (80,80,80) L_0x2deb050/d;
L_0x2deb180/d .functor AND 1, L_0x2de9200, L_0x2dea730, L_0x2dea890, L_0x2dec250;
L_0x2deb180 .delay 1 (80,80,80) L_0x2deb180/d;
L_0x2deb3e0/d .functor AND 1, L_0x2de9920, L_0x2de9710, L_0x2dea890, L_0x2dec250;
L_0x2deb3e0 .delay 1 (80,80,80) L_0x2deb3e0/d;
L_0x2deb110/d .functor AND 1, L_0x2de9c10, L_0x2dea730, L_0x2de97b0, L_0x2dec250;
L_0x2deb110 .delay 1 (80,80,80) L_0x2deb110/d;
L_0x2deb740/d .functor AND 1, L_0x2de9a80, L_0x2de9710, L_0x2de97b0, L_0x2dec250;
L_0x2deb740 .delay 1 (80,80,80) L_0x2deb740/d;
L_0x2deb8e0/0/0 .functor OR 1, L_0x2deab00, L_0x2deacb0, L_0x2deae60, L_0x2deb180;
L_0x2deb8e0/0/4 .functor OR 1, L_0x2deb3e0, L_0x2deb110, L_0x2deb740, L_0x2deb050;
L_0x2deb8e0/d .functor OR 1, L_0x2deb8e0/0/0, L_0x2deb8e0/0/4, C4<0>, C4<0>;
L_0x2deb8e0 .delay 1 (160,160,160) L_0x2deb8e0/d;
v0x2a77ad0_0 .net "a", 0 0, L_0x2debcd0;  1 drivers
v0x2b3c350_0 .net "addSub", 0 0, L_0x2dea050;  1 drivers
v0x2b3c420_0 .net "andRes", 0 0, L_0x2de9200;  1 drivers
v0x297a5c0_0 .net "b", 0 0, L_0x2debe30;  1 drivers
v0x297a690_0 .net "carryIn", 0 0, L_0x2de9b40;  1 drivers
v0x2977140_0 .net "carryOut", 0 0, L_0x2dea530;  1 drivers
v0x2977210_0 .net "initialResult", 0 0, L_0x2deb8e0;  1 drivers
v0x2b74fe0_0 .net "isAdd", 0 0, L_0x2deab00;  1 drivers
v0x2b75080_0 .net "isAnd", 0 0, L_0x2deb180;  1 drivers
v0x2b74d60_0 .net "isNand", 0 0, L_0x2deb3e0;  1 drivers
v0x2b69e00_0 .net "isNor", 0 0, L_0x2deb110;  1 drivers
v0x2b69ea0_0 .net "isOr", 0 0, L_0x2deb740;  1 drivers
v0x2b69ad0_0 .net "isSLT", 0 0, L_0x2deb050;  1 drivers
v0x2b69b70_0 .net "isSub", 0 0, L_0x2deacb0;  1 drivers
v0x2b696a0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b69740_0 .net "isXor", 0 0, L_0x2deae60;  1 drivers
v0x2b69370_0 .net "nandRes", 0 0, L_0x2de9920;  1 drivers
v0x2b69410_0 .net "norRes", 0 0, L_0x2de9c10;  1 drivers
v0x2b68d10_0 .net "orRes", 0 0, L_0x2de9a80;  1 drivers
v0x2b68dd0_0 .net "s0", 0 0, L_0x2de9710;  1 drivers
v0x2b689e0_0 .net "s0inv", 0 0, L_0x2dea730;  1 drivers
v0x2b68aa0_0 .net "s1", 0 0, L_0x2de97b0;  1 drivers
v0x2b686b0_0 .net "s1inv", 0 0, L_0x2dea890;  1 drivers
v0x2b68770_0 .net "s2", 0 0, L_0x2dec250;  1 drivers
v0x2b68380_0 .net "s2inv", 0 0, L_0x2dea950;  1 drivers
v0x2b68440_0 .net "xorRes", 0 0, L_0x2de9cd0;  1 drivers
S_0x2a9afa0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2aa0cc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2de9e30/d .functor XOR 1, L_0x2debe30, L_0x2e22250, C4<0>, C4<0>;
L_0x2de9e30 .delay 1 (40,40,40) L_0x2de9e30/d;
L_0x2de9ef0/d .functor XOR 1, L_0x2debcd0, L_0x2de9e30, C4<0>, C4<0>;
L_0x2de9ef0 .delay 1 (40,40,40) L_0x2de9ef0/d;
L_0x2dea050/d .functor XOR 1, L_0x2de9ef0, L_0x2de9b40, C4<0>, C4<0>;
L_0x2dea050 .delay 1 (40,40,40) L_0x2dea050/d;
L_0x2dea250/d .functor AND 1, L_0x2debcd0, L_0x2de9e30, C4<1>, C4<1>;
L_0x2dea250 .delay 1 (40,40,40) L_0x2dea250/d;
L_0x2dea4c0/d .functor AND 1, L_0x2de9ef0, L_0x2de9b40, C4<1>, C4<1>;
L_0x2dea4c0 .delay 1 (40,40,40) L_0x2dea4c0/d;
L_0x2dea530/d .functor OR 1, L_0x2dea250, L_0x2dea4c0, C4<0>, C4<0>;
L_0x2dea530 .delay 1 (40,40,40) L_0x2dea530/d;
v0x2a9ac60_0 .net "AandB", 0 0, L_0x2dea250;  1 drivers
v0x2a95280_0 .net "BxorSub", 0 0, L_0x2de9e30;  1 drivers
v0x2a95340_0 .net "a", 0 0, L_0x2debcd0;  alias, 1 drivers
v0x2a94ea0_0 .net "b", 0 0, L_0x2debe30;  alias, 1 drivers
v0x2a94f40_0 .net "carryin", 0 0, L_0x2de9b40;  alias, 1 drivers
v0x2a7db90_0 .net "carryout", 0 0, L_0x2dea530;  alias, 1 drivers
v0x2a7dc50_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a7d7b0_0 .net "res", 0 0, L_0x2dea050;  alias, 1 drivers
v0x2a7d850_0 .net "xAorB", 0 0, L_0x2de9ef0;  1 drivers
v0x2a77f20_0 .net "xAorBandCin", 0 0, L_0x2dea4c0;  1 drivers
S_0x2b68050 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b69150 .param/l "i" 0 4 165, +C4<01101>;
S_0x2b67d20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2b68050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2debd70/d .functor AND 1, L_0x2dee6f0, L_0x2dee850, C4<1>, C4<1>;
L_0x2debd70 .delay 1 (40,40,40) L_0x2debd70/d;
L_0x2dec190/d .functor NAND 1, L_0x2dee6f0, L_0x2dee850, C4<1>, C4<1>;
L_0x2dec190 .delay 1 (20,20,20) L_0x2dec190/d;
L_0x2dec030/d .functor OR 1, L_0x2dee6f0, L_0x2dee850, C4<0>, C4<0>;
L_0x2dec030 .delay 1 (40,40,40) L_0x2dec030/d;
L_0x2dec650/d .functor NOR 1, L_0x2dee6f0, L_0x2dee850, C4<0>, C4<0>;
L_0x2dec650 .delay 1 (20,20,20) L_0x2dec650/d;
L_0x2dec710/d .functor XOR 1, L_0x2dee6f0, L_0x2dee850, C4<0>, C4<0>;
L_0x2dec710 .delay 1 (40,40,40) L_0x2dec710/d;
L_0x2ded150/d .functor NOT 1, L_0x2dec390, C4<0>, C4<0>, C4<0>;
L_0x2ded150 .delay 1 (10,10,10) L_0x2ded150/d;
L_0x2ded2b0/d .functor NOT 1, L_0x2dec430, C4<0>, C4<0>, C4<0>;
L_0x2ded2b0 .delay 1 (10,10,10) L_0x2ded2b0/d;
L_0x2ded370/d .functor NOT 1, L_0x2dec4d0, C4<0>, C4<0>, C4<0>;
L_0x2ded370 .delay 1 (10,10,10) L_0x2ded370/d;
L_0x2ded520/d .functor AND 1, L_0x2deca90, L_0x2ded150, L_0x2ded2b0, L_0x2ded370;
L_0x2ded520 .delay 1 (80,80,80) L_0x2ded520/d;
L_0x2ded6d0/d .functor AND 1, L_0x2deca90, L_0x2dec390, L_0x2ded2b0, L_0x2ded370;
L_0x2ded6d0 .delay 1 (80,80,80) L_0x2ded6d0/d;
L_0x2ded880/d .functor AND 1, L_0x2dec710, L_0x2ded150, L_0x2dec430, L_0x2ded370;
L_0x2ded880 .delay 1 (80,80,80) L_0x2ded880/d;
L_0x2deda70/d .functor AND 1, L_0x2deca90, L_0x2dec390, L_0x2dec430, L_0x2ded370;
L_0x2deda70 .delay 1 (80,80,80) L_0x2deda70/d;
L_0x2dedba0/d .functor AND 1, L_0x2debd70, L_0x2ded150, L_0x2ded2b0, L_0x2dec4d0;
L_0x2dedba0 .delay 1 (80,80,80) L_0x2dedba0/d;
L_0x2dede00/d .functor AND 1, L_0x2dec190, L_0x2dec390, L_0x2ded2b0, L_0x2dec4d0;
L_0x2dede00 .delay 1 (80,80,80) L_0x2dede00/d;
L_0x2dedb30/d .functor AND 1, L_0x2dec650, L_0x2ded150, L_0x2dec430, L_0x2dec4d0;
L_0x2dedb30 .delay 1 (80,80,80) L_0x2dedb30/d;
L_0x2dee160/d .functor AND 1, L_0x2dec030, L_0x2dec390, L_0x2dec430, L_0x2dec4d0;
L_0x2dee160 .delay 1 (80,80,80) L_0x2dee160/d;
L_0x2dee300/0/0 .functor OR 1, L_0x2ded520, L_0x2ded6d0, L_0x2ded880, L_0x2dedba0;
L_0x2dee300/0/4 .functor OR 1, L_0x2dede00, L_0x2dedb30, L_0x2dee160, L_0x2deda70;
L_0x2dee300/d .functor OR 1, L_0x2dee300/0/0, L_0x2dee300/0/4, C4<0>, C4<0>;
L_0x2dee300 .delay 1 (160,160,160) L_0x2dee300/d;
v0x2b65990_0 .net "a", 0 0, L_0x2dee6f0;  1 drivers
v0x2b65a50_0 .net "addSub", 0 0, L_0x2deca90;  1 drivers
v0x2b65660_0 .net "andRes", 0 0, L_0x2debd70;  1 drivers
v0x2b65700_0 .net "b", 0 0, L_0x2dee850;  1 drivers
v0x2b65330_0 .net "carryIn", 0 0, L_0x2dec2f0;  1 drivers
v0x2b653d0_0 .net "carryOut", 0 0, L_0x2decf50;  1 drivers
v0x2b65000_0 .net "initialResult", 0 0, L_0x2dee300;  1 drivers
v0x2b650a0_0 .net "isAdd", 0 0, L_0x2ded520;  1 drivers
v0x2b64cd0_0 .net "isAnd", 0 0, L_0x2dedba0;  1 drivers
v0x2b64950_0 .net "isNand", 0 0, L_0x2dede00;  1 drivers
v0x2b649f0_0 .net "isNor", 0 0, L_0x2dedb30;  1 drivers
v0x2b64620_0 .net "isOr", 0 0, L_0x2dee160;  1 drivers
v0x2b646c0_0 .net "isSLT", 0 0, L_0x2deda70;  1 drivers
v0x2b642f0_0 .net "isSub", 0 0, L_0x2ded6d0;  1 drivers
v0x2b643b0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2c297f0_0 .net "isXor", 0 0, L_0x2ded880;  1 drivers
v0x2c298b0_0 .net "nandRes", 0 0, L_0x2dec190;  1 drivers
v0x2b64d70_0 .net "norRes", 0 0, L_0x2dec650;  1 drivers
v0x2c0c8d0_0 .net "orRes", 0 0, L_0x2dec030;  1 drivers
v0x2c0c990_0 .net "s0", 0 0, L_0x2dec390;  1 drivers
v0x2c06b00_0 .net "s0inv", 0 0, L_0x2ded150;  1 drivers
v0x2c06bc0_0 .net "s1", 0 0, L_0x2dec430;  1 drivers
v0x2be93e0_0 .net "s1inv", 0 0, L_0x2ded2b0;  1 drivers
v0x2be94a0_0 .net "s2", 0 0, L_0x2dec4d0;  1 drivers
v0x2bd1e40_0 .net "s2inv", 0 0, L_0x2ded370;  1 drivers
v0x2bd1f00_0 .net "xorRes", 0 0, L_0x2dec710;  1 drivers
S_0x2b676c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2b67d20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dec870/d .functor XOR 1, L_0x2dee850, L_0x2e22250, C4<0>, C4<0>;
L_0x2dec870 .delay 1 (40,40,40) L_0x2dec870/d;
L_0x2dec930/d .functor XOR 1, L_0x2dee6f0, L_0x2dec870, C4<0>, C4<0>;
L_0x2dec930 .delay 1 (40,40,40) L_0x2dec930/d;
L_0x2deca90/d .functor XOR 1, L_0x2dec930, L_0x2dec2f0, C4<0>, C4<0>;
L_0x2deca90 .delay 1 (40,40,40) L_0x2deca90/d;
L_0x2decc90/d .functor AND 1, L_0x2dee6f0, L_0x2dec870, C4<1>, C4<1>;
L_0x2decc90 .delay 1 (40,40,40) L_0x2decc90/d;
L_0x2dec0a0/d .functor AND 1, L_0x2dec930, L_0x2dec2f0, C4<1>, C4<1>;
L_0x2dec0a0 .delay 1 (40,40,40) L_0x2dec0a0/d;
L_0x2decf50/d .functor OR 1, L_0x2decc90, L_0x2dec0a0, C4<0>, C4<0>;
L_0x2decf50 .delay 1 (40,40,40) L_0x2decf50/d;
v0x2b67060_0 .net "AandB", 0 0, L_0x2decc90;  1 drivers
v0x2b67140_0 .net "BxorSub", 0 0, L_0x2dec870;  1 drivers
v0x2b66d30_0 .net "a", 0 0, L_0x2dee6f0;  alias, 1 drivers
v0x2b66e20_0 .net "b", 0 0, L_0x2dee850;  alias, 1 drivers
v0x2b66a00_0 .net "carryin", 0 0, L_0x2dec2f0;  alias, 1 drivers
v0x2b66af0_0 .net "carryout", 0 0, L_0x2decf50;  alias, 1 drivers
v0x2b666d0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b66770_0 .net "res", 0 0, L_0x2deca90;  alias, 1 drivers
v0x2b65ff0_0 .net "xAorB", 0 0, L_0x2dec930;  1 drivers
v0x2b65cc0_0 .net "xAorBandCin", 0 0, L_0x2dec0a0;  1 drivers
S_0x2bcc040 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2c182b0 .param/l "i" 0 4 165, +C4<01110>;
S_0x2baec60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2bcc040;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dee790/d .functor AND 1, L_0x2df1100, L_0x2df1260, C4<1>, C4<1>;
L_0x2dee790 .delay 1 (40,40,40) L_0x2dee790/d;
L_0x2deed50/d .functor NAND 1, L_0x2df1100, L_0x2df1260, C4<1>, C4<1>;
L_0x2deed50 .delay 1 (20,20,20) L_0x2deed50/d;
L_0x2deeeb0/d .functor OR 1, L_0x2df1100, L_0x2df1260, C4<0>, C4<0>;
L_0x2deeeb0 .delay 1 (40,40,40) L_0x2deeeb0/d;
L_0x2def040/d .functor NOR 1, L_0x2df1100, L_0x2df1260, C4<0>, C4<0>;
L_0x2def040 .delay 1 (20,20,20) L_0x2def040/d;
L_0x2def100/d .functor XOR 1, L_0x2df1100, L_0x2df1260, C4<0>, C4<0>;
L_0x2def100 .delay 1 (40,40,40) L_0x2def100/d;
L_0x2defb60/d .functor NOT 1, L_0x2deea90, C4<0>, C4<0>, C4<0>;
L_0x2defb60 .delay 1 (10,10,10) L_0x2defb60/d;
L_0x2defcc0/d .functor NOT 1, L_0x2deeb30, C4<0>, C4<0>, C4<0>;
L_0x2defcc0 .delay 1 (10,10,10) L_0x2defcc0/d;
L_0x2defd80/d .functor NOT 1, L_0x2deebd0, C4<0>, C4<0>, C4<0>;
L_0x2defd80 .delay 1 (10,10,10) L_0x2defd80/d;
L_0x2deff30/d .functor AND 1, L_0x2def480, L_0x2defb60, L_0x2defcc0, L_0x2defd80;
L_0x2deff30 .delay 1 (80,80,80) L_0x2deff30/d;
L_0x2df00e0/d .functor AND 1, L_0x2def480, L_0x2deea90, L_0x2defcc0, L_0x2defd80;
L_0x2df00e0 .delay 1 (80,80,80) L_0x2df00e0/d;
L_0x2df0290/d .functor AND 1, L_0x2def100, L_0x2defb60, L_0x2deeb30, L_0x2defd80;
L_0x2df0290 .delay 1 (80,80,80) L_0x2df0290/d;
L_0x2df0480/d .functor AND 1, L_0x2def480, L_0x2deea90, L_0x2deeb30, L_0x2defd80;
L_0x2df0480 .delay 1 (80,80,80) L_0x2df0480/d;
L_0x2df05b0/d .functor AND 1, L_0x2dee790, L_0x2defb60, L_0x2defcc0, L_0x2deebd0;
L_0x2df05b0 .delay 1 (80,80,80) L_0x2df05b0/d;
L_0x2df0810/d .functor AND 1, L_0x2deed50, L_0x2deea90, L_0x2defcc0, L_0x2deebd0;
L_0x2df0810 .delay 1 (80,80,80) L_0x2df0810/d;
L_0x2df0540/d .functor AND 1, L_0x2def040, L_0x2defb60, L_0x2deeb30, L_0x2deebd0;
L_0x2df0540 .delay 1 (80,80,80) L_0x2df0540/d;
L_0x2df0b70/d .functor AND 1, L_0x2deeeb0, L_0x2deea90, L_0x2deeb30, L_0x2deebd0;
L_0x2df0b70 .delay 1 (80,80,80) L_0x2df0b70/d;
L_0x2df0d10/0/0 .functor OR 1, L_0x2deff30, L_0x2df00e0, L_0x2df0290, L_0x2df05b0;
L_0x2df0d10/0/4 .functor OR 1, L_0x2df0810, L_0x2df0540, L_0x2df0b70, L_0x2df0480;
L_0x2df0d10/d .functor OR 1, L_0x2df0d10/0/0, L_0x2df0d10/0/4, C4<0>, C4<0>;
L_0x2df0d10 .delay 1 (160,160,160) L_0x2df0d10/d;
v0x298ac90_0 .net "a", 0 0, L_0x2df1100;  1 drivers
v0x298ad50_0 .net "addSub", 0 0, L_0x2def480;  1 drivers
v0x298a920_0 .net "andRes", 0 0, L_0x2dee790;  1 drivers
v0x298a9f0_0 .net "b", 0 0, L_0x2df1260;  1 drivers
v0x2b151d0_0 .net "carryIn", 0 0, L_0x2deef70;  1 drivers
v0x2b15270_0 .net "carryOut", 0 0, L_0x2def960;  1 drivers
v0x2b098d0_0 .net "initialResult", 0 0, L_0x2df0d10;  1 drivers
v0x2b09970_0 .net "isAdd", 0 0, L_0x2deff30;  1 drivers
v0x2b03b00_0 .net "isAnd", 0 0, L_0x2df05b0;  1 drivers
v0x2ae63e0_0 .net "isNand", 0 0, L_0x2df0810;  1 drivers
v0x2ae6480_0 .net "isNor", 0 0, L_0x2df0540;  1 drivers
v0x2ab1ac0_0 .net "isOr", 0 0, L_0x2df0b70;  1 drivers
v0x2ab1b60_0 .net "isSLT", 0 0, L_0x2df0480;  1 drivers
v0x2aabcc0_0 .net "isSub", 0 0, L_0x2df00e0;  1 drivers
v0x2aabd80_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a8e950_0 .net "isXor", 0 0, L_0x2df0290;  1 drivers
v0x2a8ea10_0 .net "nandRes", 0 0, L_0x2deed50;  1 drivers
v0x2b03ba0_0 .net "norRes", 0 0, L_0x2def040;  1 drivers
v0x2a71590_0 .net "orRes", 0 0, L_0x2deeeb0;  1 drivers
v0x2a71650_0 .net "s0", 0 0, L_0x2deea90;  1 drivers
v0x2a6b790_0 .net "s0inv", 0 0, L_0x2defb60;  1 drivers
v0x2a6b850_0 .net "s1", 0 0, L_0x2deeb30;  1 drivers
v0x2a655b0_0 .net "s1inv", 0 0, L_0x2defcc0;  1 drivers
v0x2a65670_0 .net "s2", 0 0, L_0x2deebd0;  1 drivers
v0x2c54010_0 .net "s2inv", 0 0, L_0x2defd80;  1 drivers
v0x2c540d0_0 .net "xorRes", 0 0, L_0x2def100;  1 drivers
S_0x2b8bb00 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2baec60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2def260/d .functor XOR 1, L_0x2df1260, L_0x2e22250, C4<0>, C4<0>;
L_0x2def260 .delay 1 (40,40,40) L_0x2def260/d;
L_0x2def320/d .functor XOR 1, L_0x2df1100, L_0x2def260, C4<0>, C4<0>;
L_0x2def320 .delay 1 (40,40,40) L_0x2def320/d;
L_0x2def480/d .functor XOR 1, L_0x2def320, L_0x2deef70, C4<0>, C4<0>;
L_0x2def480 .delay 1 (40,40,40) L_0x2def480/d;
L_0x2def680/d .functor AND 1, L_0x2df1100, L_0x2def260, C4<1>, C4<1>;
L_0x2def680 .delay 1 (40,40,40) L_0x2def680/d;
L_0x2def8f0/d .functor AND 1, L_0x2def320, L_0x2deef70, C4<1>, C4<1>;
L_0x2def8f0 .delay 1 (40,40,40) L_0x2def8f0/d;
L_0x2def960/d .functor OR 1, L_0x2def680, L_0x2def8f0, C4<0>, C4<0>;
L_0x2def960 .delay 1 (40,40,40) L_0x2def960/d;
v0x2a058e0_0 .net "AandB", 0 0, L_0x2def680;  1 drivers
v0x2a059c0_0 .net "BxorSub", 0 0, L_0x2def260;  1 drivers
v0x29d1020_0 .net "a", 0 0, L_0x2df1100;  alias, 1 drivers
v0x29d10e0_0 .net "b", 0 0, L_0x2df1260;  alias, 1 drivers
v0x29cb220_0 .net "carryin", 0 0, L_0x2deef70;  alias, 1 drivers
v0x29ade70_0 .net "carryout", 0 0, L_0x2def960;  alias, 1 drivers
v0x29adf30_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x29a8070_0 .net "res", 0 0, L_0x2def480;  alias, 1 drivers
v0x29a8130_0 .net "xAorB", 0 0, L_0x2def320;  1 drivers
v0x2990b70_0 .net "xAorBandCin", 0 0, L_0x2def8f0;  1 drivers
S_0x2a60170 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a5ee80 .param/l "i" 0 4 165, +C4<01111>;
S_0x2b54840 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2a60170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2df11a0/d .functor AND 1, L_0x2df3ad0, L_0x2df3c30, C4<1>, C4<1>;
L_0x2df11a0 .delay 1 (40,40,40) L_0x2df11a0/d;
L_0x2df1790/d .functor NAND 1, L_0x2df3ad0, L_0x2df3c30, C4<1>, C4<1>;
L_0x2df1790 .delay 1 (20,20,20) L_0x2df1790/d;
L_0x2df18f0/d .functor OR 1, L_0x2df3ad0, L_0x2df3c30, C4<0>, C4<0>;
L_0x2df18f0 .delay 1 (40,40,40) L_0x2df18f0/d;
L_0x2df1a80/d .functor NOR 1, L_0x2df3ad0, L_0x2df3c30, C4<0>, C4<0>;
L_0x2df1a80 .delay 1 (20,20,20) L_0x2df1a80/d;
L_0x2df1b40/d .functor XOR 1, L_0x2df3ad0, L_0x2df3c30, C4<0>, C4<0>;
L_0x2df1b40 .delay 1 (40,40,40) L_0x2df1b40/d;
L_0x2df24e0/d .functor NOT 1, L_0x2dde990, C4<0>, C4<0>, C4<0>;
L_0x2df24e0 .delay 1 (10,10,10) L_0x2df24e0/d;
L_0x2df2640/d .functor NOT 1, L_0x2ddea30, C4<0>, C4<0>, C4<0>;
L_0x2df2640 .delay 1 (10,10,10) L_0x2df2640/d;
L_0x2df2700/d .functor NOT 1, L_0x2df40e0, C4<0>, C4<0>, C4<0>;
L_0x2df2700 .delay 1 (10,10,10) L_0x2df2700/d;
L_0x2df28b0/d .functor AND 1, L_0x2de89e0, L_0x2df24e0, L_0x2df2640, L_0x2df2700;
L_0x2df28b0 .delay 1 (80,80,80) L_0x2df28b0/d;
L_0x2df2a60/d .functor AND 1, L_0x2de89e0, L_0x2dde990, L_0x2df2640, L_0x2df2700;
L_0x2df2a60 .delay 1 (80,80,80) L_0x2df2a60/d;
L_0x2df2c70/d .functor AND 1, L_0x2df1b40, L_0x2df24e0, L_0x2ddea30, L_0x2df2700;
L_0x2df2c70 .delay 1 (80,80,80) L_0x2df2c70/d;
L_0x2df2e50/d .functor AND 1, L_0x2de89e0, L_0x2dde990, L_0x2ddea30, L_0x2df2700;
L_0x2df2e50 .delay 1 (80,80,80) L_0x2df2e50/d;
L_0x2df3020/d .functor AND 1, L_0x2df11a0, L_0x2df24e0, L_0x2df2640, L_0x2df40e0;
L_0x2df3020 .delay 1 (80,80,80) L_0x2df3020/d;
L_0x2df31b0/d .functor AND 1, L_0x2df1790, L_0x2dde990, L_0x2df2640, L_0x2df40e0;
L_0x2df31b0 .delay 1 (80,80,80) L_0x2df31b0/d;
L_0x2df2fb0/d .functor AND 1, L_0x2df1a80, L_0x2df24e0, L_0x2ddea30, L_0x2df40e0;
L_0x2df2fb0 .delay 1 (80,80,80) L_0x2df2fb0/d;
L_0x2df3540/d .functor AND 1, L_0x2df18f0, L_0x2dde990, L_0x2ddea30, L_0x2df40e0;
L_0x2df3540 .delay 1 (80,80,80) L_0x2df3540/d;
L_0x2df36e0/0/0 .functor OR 1, L_0x2df28b0, L_0x2df2a60, L_0x2df2c70, L_0x2df3020;
L_0x2df36e0/0/4 .functor OR 1, L_0x2df31b0, L_0x2df2fb0, L_0x2df3540, L_0x2df2e50;
L_0x2df36e0/d .functor OR 1, L_0x2df36e0/0/0, L_0x2df36e0/0/4, C4<0>, C4<0>;
L_0x2df36e0 .delay 1 (160,160,160) L_0x2df36e0/d;
v0x2be9770_0 .net "a", 0 0, L_0x2df3ad0;  1 drivers
v0x2be9840_0 .net "addSub", 0 0, L_0x2de89e0;  1 drivers
v0x2bd21d0_0 .net "andRes", 0 0, L_0x2df11a0;  1 drivers
v0x2bd22a0_0 .net "b", 0 0, L_0x2df3c30;  1 drivers
v0x2bcc3d0_0 .net "carryIn", 0 0, L_0x2df19b0;  1 drivers
v0x2bcc470_0 .net "carryOut", 0 0, L_0x2df22e0;  1 drivers
v0x2bc65d0_0 .net "initialResult", 0 0, L_0x2df36e0;  1 drivers
v0x2bc6670_0 .net "isAdd", 0 0, L_0x2df28b0;  1 drivers
v0x2bb4df0_0 .net "isAnd", 0 0, L_0x2df3020;  1 drivers
v0x2baeff0_0 .net "isNand", 0 0, L_0x2df31b0;  1 drivers
v0x2baf090_0 .net "isNor", 0 0, L_0x2df2fb0;  1 drivers
v0x2ba91f0_0 .net "isOr", 0 0, L_0x2df3540;  1 drivers
v0x2ba92b0_0 .net "isSLT", 0 0, L_0x2df2e50;  1 drivers
v0x2ba8e50_0 .net "isSub", 0 0, L_0x2df2a60;  1 drivers
v0x2ba8f10_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b91c90_0 .net "isXor", 0 0, L_0x2df2c70;  1 drivers
v0x2b91d50_0 .net "nandRes", 0 0, L_0x2df1790;  1 drivers
v0x2bb4e90_0 .net "norRes", 0 0, L_0x2df1a80;  1 drivers
v0x2b86090_0 .net "orRes", 0 0, L_0x2df18f0;  1 drivers
v0x2b86150_0 .net "s0", 0 0, L_0x2dde990;  1 drivers
v0x29f99f0_0 .net "s0inv", 0 0, L_0x2df24e0;  1 drivers
v0x29f9a90_0 .net "s1", 0 0, L_0x2ddea30;  1 drivers
v0x2a2eb60_0 .net "s1inv", 0 0, L_0x2df2640;  1 drivers
v0x2a2ec20_0 .net "s2", 0 0, L_0x2df40e0;  1 drivers
v0x2a28d90_0 .net "s2inv", 0 0, L_0x2df2700;  1 drivers
v0x2a28e30_0 .net "xorRes", 0 0, L_0x2df1b40;  1 drivers
S_0x297a280 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2b54840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2df1ca0/d .functor XOR 1, L_0x2df3c30, L_0x2e22250, C4<0>, C4<0>;
L_0x2df1ca0 .delay 1 (40,40,40) L_0x2df1ca0/d;
L_0x2df1d60/d .functor XOR 1, L_0x2df3ad0, L_0x2df1ca0, C4<0>, C4<0>;
L_0x2df1d60 .delay 1 (40,40,40) L_0x2df1d60/d;
L_0x2de89e0/d .functor XOR 1, L_0x2df1d60, L_0x2df19b0, C4<0>, C4<0>;
L_0x2de89e0 .delay 1 (40,40,40) L_0x2de89e0/d;
L_0x2df2000/d .functor AND 1, L_0x2df3ad0, L_0x2df1ca0, C4<1>, C4<1>;
L_0x2df2000 .delay 1 (40,40,40) L_0x2df2000/d;
L_0x2df2270/d .functor AND 1, L_0x2df1d60, L_0x2df19b0, C4<1>, C4<1>;
L_0x2df2270 .delay 1 (40,40,40) L_0x2df2270/d;
L_0x2df22e0/d .functor OR 1, L_0x2df2000, L_0x2df2270, C4<0>, C4<0>;
L_0x2df22e0 .delay 1 (40,40,40) L_0x2df22e0/d;
v0x2c00620_0 .net "AandB", 0 0, L_0x2df2000;  1 drivers
v0x2c1d900_0 .net "BxorSub", 0 0, L_0x2df1ca0;  1 drivers
v0x2c1d9c0_0 .net "a", 0 0, L_0x2df3ad0;  alias, 1 drivers
v0x2c2f950_0 .net "b", 0 0, L_0x2df3c30;  alias, 1 drivers
v0x2c2fa10_0 .net "carryin", 0 0, L_0x2df19b0;  alias, 1 drivers
v0x2c29b80_0 .net "carryout", 0 0, L_0x2df22e0;  alias, 1 drivers
v0x2c29c40_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2bf5310_0 .net "res", 0 0, L_0x2de89e0;  alias, 1 drivers
v0x2bf53d0_0 .net "xAorB", 0 0, L_0x2df1d60;  1 drivers
v0x2bef5f0_0 .net "xAorBandCin", 0 0, L_0x2df2270;  1 drivers
S_0x2a22fc0 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bc6710 .param/l "i" 0 4 165, +C4<010000>;
S_0x2a0ba40 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2a22fc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2df3b70/d .functor AND 1, L_0x2df6640, L_0x2df67a0, C4<1>, C4<1>;
L_0x2df3b70 .delay 1 (40,40,40) L_0x2df3b70/d;
L_0x2df3fe0/d .functor NAND 1, L_0x2df6640, L_0x2df67a0, C4<1>, C4<1>;
L_0x2df3fe0 .delay 1 (20,20,20) L_0x2df3fe0/d;
L_0x2df3e80/d .functor OR 1, L_0x2df6640, L_0x2df67a0, C4<0>, C4<0>;
L_0x2df3e80 .delay 1 (40,40,40) L_0x2df3e80/d;
L_0x2df33a0/d .functor NOR 1, L_0x2df6640, L_0x2df67a0, C4<0>, C4<0>;
L_0x2df33a0 .delay 1 (20,20,20) L_0x2df33a0/d;
L_0x2df45c0/d .functor XOR 1, L_0x2df6640, L_0x2df67a0, C4<0>, C4<0>;
L_0x2df45c0 .delay 1 (40,40,40) L_0x2df45c0/d;
L_0x2df5000/d .functor NOT 1, L_0x2df4220, C4<0>, C4<0>, C4<0>;
L_0x2df5000 .delay 1 (10,10,10) L_0x2df5000/d;
L_0x2df5160/d .functor NOT 1, L_0x2df42c0, C4<0>, C4<0>, C4<0>;
L_0x2df5160 .delay 1 (10,10,10) L_0x2df5160/d;
L_0x2df5220/d .functor NOT 1, L_0x2df4360, C4<0>, C4<0>, C4<0>;
L_0x2df5220 .delay 1 (10,10,10) L_0x2df5220/d;
L_0x2df53d0/d .functor AND 1, L_0x2df4940, L_0x2df5000, L_0x2df5160, L_0x2df5220;
L_0x2df53d0 .delay 1 (80,80,80) L_0x2df53d0/d;
L_0x2df5580/d .functor AND 1, L_0x2df4940, L_0x2df4220, L_0x2df5160, L_0x2df5220;
L_0x2df5580 .delay 1 (80,80,80) L_0x2df5580/d;
L_0x2df5790/d .functor AND 1, L_0x2df45c0, L_0x2df5000, L_0x2df42c0, L_0x2df5220;
L_0x2df5790 .delay 1 (80,80,80) L_0x2df5790/d;
L_0x2df5970/d .functor AND 1, L_0x2df4940, L_0x2df4220, L_0x2df42c0, L_0x2df5220;
L_0x2df5970 .delay 1 (80,80,80) L_0x2df5970/d;
L_0x2df5b40/d .functor AND 1, L_0x2df3b70, L_0x2df5000, L_0x2df5160, L_0x2df4360;
L_0x2df5b40 .delay 1 (80,80,80) L_0x2df5b40/d;
L_0x2df5d20/d .functor AND 1, L_0x2df3fe0, L_0x2df4220, L_0x2df5160, L_0x2df4360;
L_0x2df5d20 .delay 1 (80,80,80) L_0x2df5d20/d;
L_0x2df5ad0/d .functor AND 1, L_0x2df33a0, L_0x2df5000, L_0x2df42c0, L_0x2df4360;
L_0x2df5ad0 .delay 1 (80,80,80) L_0x2df5ad0/d;
L_0x2df60b0/d .functor AND 1, L_0x2df3e80, L_0x2df4220, L_0x2df42c0, L_0x2df4360;
L_0x2df60b0 .delay 1 (80,80,80) L_0x2df60b0/d;
L_0x2df6250/0/0 .functor OR 1, L_0x2df53d0, L_0x2df5580, L_0x2df5790, L_0x2df5b40;
L_0x2df6250/0/4 .functor OR 1, L_0x2df5d20, L_0x2df5ad0, L_0x2df60b0, L_0x2df5970;
L_0x2df6250/d .functor OR 1, L_0x2df6250/0/0, L_0x2df6250/0/4, C4<0>, C4<0>;
L_0x2df6250 .delay 1 (160,160,160) L_0x2df6250/d;
v0x29ae200_0 .net "a", 0 0, L_0x2df6640;  1 drivers
v0x29ae2d0_0 .net "addSub", 0 0, L_0x2df4940;  1 drivers
v0x29a8400_0 .net "andRes", 0 0, L_0x2df3b70;  1 drivers
v0x29a84d0_0 .net "b", 0 0, L_0x2df67a0;  1 drivers
v0x29a2600_0 .net "carryIn", 0 0, L_0x2df4180;  1 drivers
v0x29a26a0_0 .net "carryOut", 0 0, L_0x2df4e00;  1 drivers
v0x298b000_0 .net "initialResult", 0 0, L_0x2df6250;  1 drivers
v0x298b0a0_0 .net "isAdd", 0 0, L_0x2df53d0;  1 drivers
v0x2ad4620_0 .net "isAnd", 0 0, L_0x2df5b40;  1 drivers
v0x2ad46c0_0 .net "isNand", 0 0, L_0x2df5d20;  1 drivers
v0x2af2310_0 .net "isNor", 0 0, L_0x2df5ad0;  1 drivers
v0x2af23d0_0 .net "isOr", 0 0, L_0x2df60b0;  1 drivers
v0x2aec540_0 .net "isSLT", 0 0, L_0x2df5970;  1 drivers
v0x2aec5e0_0 .net "isSub", 0 0, L_0x2df5580;  1 drivers
v0x2ae6770_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2ae6810_0 .net "isXor", 0 0, L_0x2df5790;  1 drivers
v0x2acf1d0_0 .net "nandRes", 0 0, L_0x2df3fe0;  1 drivers
v0x2acf270_0 .net "norRes", 0 0, L_0x2df33a0;  1 drivers
v0x2ac3630_0 .net "orRes", 0 0, L_0x2df3e80;  1 drivers
v0x2ac36f0_0 .net "s0", 0 0, L_0x2df4220;  1 drivers
v0x2ab1e50_0 .net "s0inv", 0 0, L_0x2df5000;  1 drivers
v0x2ab1ef0_0 .net "s1", 0 0, L_0x2df42c0;  1 drivers
v0x2aac050_0 .net "s1inv", 0 0, L_0x2df5160;  1 drivers
v0x2aac110_0 .net "s2", 0 0, L_0x2df4360;  1 drivers
v0x2aa6250_0 .net "s2inv", 0 0, L_0x2df5220;  1 drivers
v0x2aa62f0_0 .net "xorRes", 0 0, L_0x2df45c0;  1 drivers
S_0x29ee720 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2a0ba40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2df4720/d .functor XOR 1, L_0x2df67a0, L_0x2e22250, C4<0>, C4<0>;
L_0x2df4720 .delay 1 (40,40,40) L_0x2df4720/d;
L_0x2df47e0/d .functor XOR 1, L_0x2df6640, L_0x2df4720, C4<0>, C4<0>;
L_0x2df47e0 .delay 1 (40,40,40) L_0x2df47e0/d;
L_0x2df4940/d .functor XOR 1, L_0x2df47e0, L_0x2df4180, C4<0>, C4<0>;
L_0x2df4940 .delay 1 (40,40,40) L_0x2df4940/d;
L_0x2df4b40/d .functor AND 1, L_0x2df6640, L_0x2df4720, C4<1>, C4<1>;
L_0x2df4b40 .delay 1 (40,40,40) L_0x2df4b40/d;
L_0x2df3ef0/d .functor AND 1, L_0x2df47e0, L_0x2df4180, C4<1>, C4<1>;
L_0x2df3ef0 .delay 1 (40,40,40) L_0x2df3ef0/d;
L_0x2df4e00/d .functor OR 1, L_0x2df4b40, L_0x2df3ef0, C4<0>, C4<0>;
L_0x2df4e00 .delay 1 (40,40,40) L_0x2df4e00/d;
v0x29e8950_0 .net "AandB", 0 0, L_0x2df4b40;  1 drivers
v0x29e89f0_0 .net "BxorSub", 0 0, L_0x2df4720;  1 drivers
v0x29e2b80_0 .net "a", 0 0, L_0x2df6640;  alias, 1 drivers
v0x29e2c50_0 .net "b", 0 0, L_0x2df67a0;  alias, 1 drivers
v0x29d13b0_0 .net "carryin", 0 0, L_0x2df4180;  alias, 1 drivers
v0x29cb5b0_0 .net "carryout", 0 0, L_0x2df4e00;  alias, 1 drivers
v0x29cb670_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x29c57b0_0 .net "res", 0 0, L_0x2df4940;  alias, 1 drivers
v0x29c5870_0 .net "xAorB", 0 0, L_0x2df47e0;  1 drivers
v0x29c5410_0 .net "xAorBandCin", 0 0, L_0x2df3ef0;  1 drivers
S_0x2a8ece0 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x29e8a90 .param/l "i" 0 4 165, +C4<010001>;
S_0x2a88ee0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2a8ece0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2df66e0/d .functor AND 1, L_0x2df9020, L_0x2df9180, C4<1>, C4<1>;
L_0x2df66e0 .delay 1 (40,40,40) L_0x2df66e0/d;
L_0x2df6ce0/d .functor NAND 1, L_0x2df9020, L_0x2df9180, C4<1>, C4<1>;
L_0x2df6ce0 .delay 1 (20,20,20) L_0x2df6ce0/d;
L_0x2df5f10/d .functor OR 1, L_0x2df9020, L_0x2df9180, C4<0>, C4<0>;
L_0x2df5f10 .delay 1 (40,40,40) L_0x2df5f10/d;
L_0x2df6f60/d .functor NOR 1, L_0x2df9020, L_0x2df9180, C4<0>, C4<0>;
L_0x2df6f60 .delay 1 (20,20,20) L_0x2df6f60/d;
L_0x2df7020/d .functor XOR 1, L_0x2df9020, L_0x2df9180, C4<0>, C4<0>;
L_0x2df7020 .delay 1 (40,40,40) L_0x2df7020/d;
L_0x2df7a80/d .functor NOT 1, L_0x2df69e0, C4<0>, C4<0>, C4<0>;
L_0x2df7a80 .delay 1 (10,10,10) L_0x2df7a80/d;
L_0x2df7be0/d .functor NOT 1, L_0x2df6a80, C4<0>, C4<0>, C4<0>;
L_0x2df7be0 .delay 1 (10,10,10) L_0x2df7be0/d;
L_0x2df7ca0/d .functor NOT 1, L_0x2df6b20, C4<0>, C4<0>, C4<0>;
L_0x2df7ca0 .delay 1 (10,10,10) L_0x2df7ca0/d;
L_0x2df7e50/d .functor AND 1, L_0x2df73a0, L_0x2df7a80, L_0x2df7be0, L_0x2df7ca0;
L_0x2df7e50 .delay 1 (80,80,80) L_0x2df7e50/d;
L_0x2df8000/d .functor AND 1, L_0x2df73a0, L_0x2df69e0, L_0x2df7be0, L_0x2df7ca0;
L_0x2df8000 .delay 1 (80,80,80) L_0x2df8000/d;
L_0x2df8210/d .functor AND 1, L_0x2df7020, L_0x2df7a80, L_0x2df6a80, L_0x2df7ca0;
L_0x2df8210 .delay 1 (80,80,80) L_0x2df8210/d;
L_0x2df83f0/d .functor AND 1, L_0x2df73a0, L_0x2df69e0, L_0x2df6a80, L_0x2df7ca0;
L_0x2df83f0 .delay 1 (80,80,80) L_0x2df83f0/d;
L_0x2df85c0/d .functor AND 1, L_0x2df66e0, L_0x2df7a80, L_0x2df7be0, L_0x2df6b20;
L_0x2df85c0 .delay 1 (80,80,80) L_0x2df85c0/d;
L_0x2df8750/d .functor AND 1, L_0x2df6ce0, L_0x2df69e0, L_0x2df7be0, L_0x2df6b20;
L_0x2df8750 .delay 1 (80,80,80) L_0x2df8750/d;
L_0x2df8550/d .functor AND 1, L_0x2df6f60, L_0x2df7a80, L_0x2df6a80, L_0x2df6b20;
L_0x2df8550 .delay 1 (80,80,80) L_0x2df8550/d;
L_0x2df8ae0/d .functor AND 1, L_0x2df5f10, L_0x2df69e0, L_0x2df6a80, L_0x2df6b20;
L_0x2df8ae0 .delay 1 (80,80,80) L_0x2df8ae0/d;
L_0x2df8c30/0/0 .functor OR 1, L_0x2df7e50, L_0x2df8000, L_0x2df8210, L_0x2df85c0;
L_0x2df8c30/0/4 .functor OR 1, L_0x2df8750, L_0x2df8550, L_0x2df8ae0, L_0x2df83f0;
L_0x2df8c30/d .functor OR 1, L_0x2df8c30/0/0, L_0x2df8c30/0/4, C4<0>, C4<0>;
L_0x2df8c30 .delay 1 (160,160,160) L_0x2df8c30/d;
v0x2b50e30_0 .net "a", 0 0, L_0x2df9020;  1 drivers
v0x2b50ef0_0 .net "addSub", 0 0, L_0x2df73a0;  1 drivers
v0x2b4ffc0_0 .net "andRes", 0 0, L_0x2df66e0;  1 drivers
v0x2b50090_0 .net "b", 0 0, L_0x2df9180;  1 drivers
v0x2b4f150_0 .net "carryIn", 0 0, L_0x2df6e90;  1 drivers
v0x2b4f1f0_0 .net "carryOut", 0 0, L_0x2df7880;  1 drivers
v0x2b4e2e0_0 .net "initialResult", 0 0, L_0x2df8c30;  1 drivers
v0x2b4e380_0 .net "isAdd", 0 0, L_0x2df7e50;  1 drivers
v0x2b4d470_0 .net "isAnd", 0 0, L_0x2df85c0;  1 drivers
v0x2b4d510_0 .net "isNand", 0 0, L_0x2df8750;  1 drivers
v0x2b4c600_0 .net "isNor", 0 0, L_0x2df8550;  1 drivers
v0x2b4c6a0_0 .net "isOr", 0 0, L_0x2df8ae0;  1 drivers
v0x2b4b790_0 .net "isSLT", 0 0, L_0x2df83f0;  1 drivers
v0x2b4b850_0 .net "isSub", 0 0, L_0x2df8000;  1 drivers
v0x2b4a920_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b4a9c0_0 .net "isXor", 0 0, L_0x2df8210;  1 drivers
v0x2b49ab0_0 .net "nandRes", 0 0, L_0x2df6ce0;  1 drivers
v0x2b48c40_0 .net "norRes", 0 0, L_0x2df6f60;  1 drivers
v0x2b48d00_0 .net "orRes", 0 0, L_0x2df5f10;  1 drivers
v0x2b47dd0_0 .net "s0", 0 0, L_0x2df69e0;  1 drivers
v0x2b47e90_0 .net "s0inv", 0 0, L_0x2df7a80;  1 drivers
v0x2b46f60_0 .net "s1", 0 0, L_0x2df6a80;  1 drivers
v0x2b47020_0 .net "s1inv", 0 0, L_0x2df7be0;  1 drivers
v0x2b460f0_0 .net "s2", 0 0, L_0x2df6b20;  1 drivers
v0x2b461b0_0 .net "s2inv", 0 0, L_0x2df7ca0;  1 drivers
v0x2b45280_0 .net "xorRes", 0 0, L_0x2df7020;  1 drivers
S_0x2a71920 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2a88ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2df7180/d .functor XOR 1, L_0x2df9180, L_0x2e22250, C4<0>, C4<0>;
L_0x2df7180 .delay 1 (40,40,40) L_0x2df7180/d;
L_0x2df7240/d .functor XOR 1, L_0x2df9020, L_0x2df7180, C4<0>, C4<0>;
L_0x2df7240 .delay 1 (40,40,40) L_0x2df7240/d;
L_0x2df73a0/d .functor XOR 1, L_0x2df7240, L_0x2df6e90, C4<0>, C4<0>;
L_0x2df73a0 .delay 1 (40,40,40) L_0x2df73a0/d;
L_0x2df75a0/d .functor AND 1, L_0x2df9020, L_0x2df7180, C4<1>, C4<1>;
L_0x2df75a0 .delay 1 (40,40,40) L_0x2df75a0/d;
L_0x2df7810/d .functor AND 1, L_0x2df7240, L_0x2df6e90, C4<1>, C4<1>;
L_0x2df7810 .delay 1 (40,40,40) L_0x2df7810/d;
L_0x2df7880/d .functor OR 1, L_0x2df75a0, L_0x2df7810, C4<0>, C4<0>;
L_0x2df7880 .delay 1 (40,40,40) L_0x2df7880/d;
v0x2a6bb20_0 .net "AandB", 0 0, L_0x2df75a0;  1 drivers
v0x2a6bbc0_0 .net "BxorSub", 0 0, L_0x2df7180;  1 drivers
v0x2a65cd0_0 .net "a", 0 0, L_0x2df9020;  alias, 1 drivers
v0x2a65da0_0 .net "b", 0 0, L_0x2df9180;  alias, 1 drivers
v0x2b53980_0 .net "carryin", 0 0, L_0x2df6e90;  alias, 1 drivers
v0x2b53a90_0 .net "carryout", 0 0, L_0x2df7880;  alias, 1 drivers
v0x2b52b10_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b52bb0_0 .net "res", 0 0, L_0x2df73a0;  alias, 1 drivers
v0x2b51ca0_0 .net "xAorB", 0 0, L_0x2df7240;  1 drivers
v0x2b51d60_0 .net "xAorBandCin", 0 0, L_0x2df7810;  1 drivers
S_0x2b44410 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b4c760 .param/l "i" 0 4 165, +C4<010010>;
S_0x2985000 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2b44410;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2df90c0/d .functor AND 1, L_0x2dfb990, L_0x2dfbaf0, C4<1>, C4<1>;
L_0x2df90c0 .delay 1 (40,40,40) L_0x2df90c0/d;
L_0x2df96a0/d .functor NAND 1, L_0x2dfb990, L_0x2dfbaf0, C4<1>, C4<1>;
L_0x2df96a0 .delay 1 (20,20,20) L_0x2df96a0/d;
L_0x2df8940/d .functor OR 1, L_0x2dfb990, L_0x2dfbaf0, C4<0>, C4<0>;
L_0x2df8940 .delay 1 (40,40,40) L_0x2df8940/d;
L_0x2df9920/d .functor NOR 1, L_0x2dfb990, L_0x2dfbaf0, C4<0>, C4<0>;
L_0x2df9920 .delay 1 (20,20,20) L_0x2df9920/d;
L_0x2df99e0/d .functor XOR 1, L_0x2dfb990, L_0x2dfbaf0, C4<0>, C4<0>;
L_0x2df99e0 .delay 1 (40,40,40) L_0x2df99e0/d;
L_0x2dfa3f0/d .functor NOT 1, L_0x2df93c0, C4<0>, C4<0>, C4<0>;
L_0x2dfa3f0 .delay 1 (10,10,10) L_0x2dfa3f0/d;
L_0x2dfa550/d .functor NOT 1, L_0x2df9460, C4<0>, C4<0>, C4<0>;
L_0x2dfa550 .delay 1 (10,10,10) L_0x2dfa550/d;
L_0x2dfa610/d .functor NOT 1, L_0x2df9500, C4<0>, C4<0>, C4<0>;
L_0x2dfa610 .delay 1 (10,10,10) L_0x2dfa610/d;
L_0x2dfa7c0/d .functor AND 1, L_0x2df9d60, L_0x2dfa3f0, L_0x2dfa550, L_0x2dfa610;
L_0x2dfa7c0 .delay 1 (80,80,80) L_0x2dfa7c0/d;
L_0x2dfa970/d .functor AND 1, L_0x2df9d60, L_0x2df93c0, L_0x2dfa550, L_0x2dfa610;
L_0x2dfa970 .delay 1 (80,80,80) L_0x2dfa970/d;
L_0x2dfab80/d .functor AND 1, L_0x2df99e0, L_0x2dfa3f0, L_0x2df9460, L_0x2dfa610;
L_0x2dfab80 .delay 1 (80,80,80) L_0x2dfab80/d;
L_0x2dfad60/d .functor AND 1, L_0x2df9d60, L_0x2df93c0, L_0x2df9460, L_0x2dfa610;
L_0x2dfad60 .delay 1 (80,80,80) L_0x2dfad60/d;
L_0x2dfaf30/d .functor AND 1, L_0x2df90c0, L_0x2dfa3f0, L_0x2dfa550, L_0x2df9500;
L_0x2dfaf30 .delay 1 (80,80,80) L_0x2dfaf30/d;
L_0x2dfb0c0/d .functor AND 1, L_0x2df96a0, L_0x2df93c0, L_0x2dfa550, L_0x2df9500;
L_0x2dfb0c0 .delay 1 (80,80,80) L_0x2dfb0c0/d;
L_0x2dfaec0/d .functor AND 1, L_0x2df9920, L_0x2dfa3f0, L_0x2df9460, L_0x2df9500;
L_0x2dfaec0 .delay 1 (80,80,80) L_0x2dfaec0/d;
L_0x2dfb450/d .functor AND 1, L_0x2df8940, L_0x2df93c0, L_0x2df9460, L_0x2df9500;
L_0x2dfb450 .delay 1 (80,80,80) L_0x2dfb450/d;
L_0x2dfb5a0/0/0 .functor OR 1, L_0x2dfa7c0, L_0x2dfa970, L_0x2dfab80, L_0x2dfaf30;
L_0x2dfb5a0/0/4 .functor OR 1, L_0x2dfb0c0, L_0x2dfaec0, L_0x2dfb450, L_0x2dfad60;
L_0x2dfb5a0/d .functor OR 1, L_0x2dfb5a0/0/0, L_0x2dfb5a0/0/4, C4<0>, C4<0>;
L_0x2dfb5a0 .delay 1 (160,160,160) L_0x2dfb5a0/d;
v0x2be3450_0 .net "a", 0 0, L_0x2dfb990;  1 drivers
v0x2be3510_0 .net "addSub", 0 0, L_0x2df9d60;  1 drivers
v0x2bdd730_0 .net "andRes", 0 0, L_0x2df90c0;  1 drivers
v0x2bdd800_0 .net "b", 0 0, L_0x2dfbaf0;  1 drivers
v0x2bc0300_0 .net "carryIn", 0 0, L_0x2df9850;  1 drivers
v0x2bc03a0_0 .net "carryOut", 0 0, L_0x2dfa240;  1 drivers
v0x2ba2f10_0 .net "initialResult", 0 0, L_0x2dfb5a0;  1 drivers
v0x2ba2fb0_0 .net "isAdd", 0 0, L_0x2dfa7c0;  1 drivers
v0x2b9d1f0_0 .net "isAnd", 0 0, L_0x2dfaf30;  1 drivers
v0x2b97400_0 .net "isNand", 0 0, L_0x2dfb0c0;  1 drivers
v0x2b974a0_0 .net "isNor", 0 0, L_0x2dfaec0;  1 drivers
v0x2a3a0c0_0 .net "isOr", 0 0, L_0x2dfb450;  1 drivers
v0x2a3a180_0 .net "isSLT", 0 0, L_0x2dfad60;  1 drivers
v0x2a342d0_0 .net "isSub", 0 0, L_0x2dfa970;  1 drivers
v0x2a34390_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a22a40_0 .net "isXor", 0 0, L_0x2dfab80;  1 drivers
v0x2a22b00_0 .net "nandRes", 0 0, L_0x2df96a0;  1 drivers
v0x2a1ce30_0 .net "norRes", 0 0, L_0x2df9920;  1 drivers
v0x2b9d290_0 .net "orRes", 0 0, L_0x2df8940;  1 drivers
v0x2a17000_0 .net "s0", 0 0, L_0x2df93c0;  1 drivers
v0x2a170c0_0 .net "s0inv", 0 0, L_0x2dfa3f0;  1 drivers
v0x29ff9a0_0 .net "s1", 0 0, L_0x2df9460;  1 drivers
v0x29ffa60_0 .net "s1inv", 0 0, L_0x2dfa550;  1 drivers
v0x29f9c80_0 .net "s2", 0 0, L_0x2df9500;  1 drivers
v0x29f9d40_0 .net "s2inv", 0 0, L_0x2dfa610;  1 drivers
v0x29f3eb0_0 .net "xorRes", 0 0, L_0x2df99e0;  1 drivers
S_0x2b0fa30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2985000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2df9b40/d .functor XOR 1, L_0x2dfbaf0, L_0x2e22250, C4<0>, C4<0>;
L_0x2df9b40 .delay 1 (40,40,40) L_0x2df9b40/d;
L_0x2df9c00/d .functor XOR 1, L_0x2dfb990, L_0x2df9b40, C4<0>, C4<0>;
L_0x2df9c00 .delay 1 (40,40,40) L_0x2df9c00/d;
L_0x2df9d60/d .functor XOR 1, L_0x2df9c00, L_0x2df9850, C4<0>, C4<0>;
L_0x2df9d60 .delay 1 (40,40,40) L_0x2df9d60/d;
L_0x2df9f60/d .functor AND 1, L_0x2dfb990, L_0x2df9b40, C4<1>, C4<1>;
L_0x2df9f60 .delay 1 (40,40,40) L_0x2df9f60/d;
L_0x2dfa1d0/d .functor AND 1, L_0x2df9c00, L_0x2df9850, C4<1>, C4<1>;
L_0x2dfa1d0 .delay 1 (40,40,40) L_0x2dfa1d0/d;
L_0x2dfa240/d .functor OR 1, L_0x2df9f60, L_0x2dfa1d0, C4<0>, C4<0>;
L_0x2dfa240 .delay 1 (40,40,40) L_0x2dfa240/d;
v0x2b662f0_0 .net "AandB", 0 0, L_0x2df9f60;  1 drivers
v0x2b663b0_0 .net "BxorSub", 0 0, L_0x2df9b40;  1 drivers
v0x2c238b0_0 .net "a", 0 0, L_0x2dfb990;  alias, 1 drivers
v0x2c23950_0 .net "b", 0 0, L_0x2dfbaf0;  alias, 1 drivers
v0x2c1db90_0 .net "carryin", 0 0, L_0x2df9850;  alias, 1 drivers
v0x2c1dca0_0 .net "carryout", 0 0, L_0x2dfa240;  alias, 1 drivers
v0x2c17ea0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2c17f40_0 .net "res", 0 0, L_0x2df9d60;  alias, 1 drivers
v0x2c00810_0 .net "xAorB", 0 0, L_0x2df9c00;  1 drivers
v0x2c008d0_0 .net "xAorBandCin", 0 0, L_0x2dfa1d0;  1 drivers
S_0x29dc8b0 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bc0470 .param/l "i" 0 4 165, +C4<010011>;
S_0x29bf480 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x29dc8b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dfba30/d .functor AND 1, L_0x2dfe370, L_0x2dfe4d0, C4<1>, C4<1>;
L_0x2dfba30 .delay 1 (40,40,40) L_0x2dfba30/d;
L_0x2dfb2b0/d .functor NAND 1, L_0x2dfe370, L_0x2dfe4d0, C4<1>, C4<1>;
L_0x2dfb2b0 .delay 1 (20,20,20) L_0x2dfb2b0/d;
L_0x2dfc090/d .functor OR 1, L_0x2dfe370, L_0x2dfe4d0, C4<0>, C4<0>;
L_0x2dfc090 .delay 1 (40,40,40) L_0x2dfc090/d;
L_0x2dfc280/d .functor NOR 1, L_0x2dfe370, L_0x2dfe4d0, C4<0>, C4<0>;
L_0x2dfc280 .delay 1 (20,20,20) L_0x2dfc280/d;
L_0x2dfc340/d .functor XOR 1, L_0x2dfe370, L_0x2dfe4d0, C4<0>, C4<0>;
L_0x2dfc340 .delay 1 (40,40,40) L_0x2dfc340/d;
L_0x2dfcd80/d .functor NOT 1, L_0x2dfbd40, C4<0>, C4<0>, C4<0>;
L_0x2dfcd80 .delay 1 (10,10,10) L_0x2dfcd80/d;
L_0x2dfcee0/d .functor NOT 1, L_0x2dfbde0, C4<0>, C4<0>, C4<0>;
L_0x2dfcee0 .delay 1 (10,10,10) L_0x2dfcee0/d;
L_0x2dfcf50/d .functor NOT 1, L_0x2dfbe80, C4<0>, C4<0>, C4<0>;
L_0x2dfcf50 .delay 1 (10,10,10) L_0x2dfcf50/d;
L_0x2dfd100/d .functor AND 1, L_0x2dfc6c0, L_0x2dfcd80, L_0x2dfcee0, L_0x2dfcf50;
L_0x2dfd100 .delay 1 (80,80,80) L_0x2dfd100/d;
L_0x2dfd2b0/d .functor AND 1, L_0x2dfc6c0, L_0x2dfbd40, L_0x2dfcee0, L_0x2dfcf50;
L_0x2dfd2b0 .delay 1 (80,80,80) L_0x2dfd2b0/d;
L_0x2dfd4c0/d .functor AND 1, L_0x2dfc340, L_0x2dfcd80, L_0x2dfbde0, L_0x2dfcf50;
L_0x2dfd4c0 .delay 1 (80,80,80) L_0x2dfd4c0/d;
L_0x2dfd6a0/d .functor AND 1, L_0x2dfc6c0, L_0x2dfbd40, L_0x2dfbde0, L_0x2dfcf50;
L_0x2dfd6a0 .delay 1 (80,80,80) L_0x2dfd6a0/d;
L_0x2dfd870/d .functor AND 1, L_0x2dfba30, L_0x2dfcd80, L_0x2dfcee0, L_0x2dfbe80;
L_0x2dfd870 .delay 1 (80,80,80) L_0x2dfd870/d;
L_0x2dfda50/d .functor AND 1, L_0x2dfb2b0, L_0x2dfbd40, L_0x2dfcee0, L_0x2dfbe80;
L_0x2dfda50 .delay 1 (80,80,80) L_0x2dfda50/d;
L_0x2dfd800/d .functor AND 1, L_0x2dfc280, L_0x2dfcd80, L_0x2dfbde0, L_0x2dfbe80;
L_0x2dfd800 .delay 1 (80,80,80) L_0x2dfd800/d;
L_0x2dfdde0/d .functor AND 1, L_0x2dfc090, L_0x2dfbd40, L_0x2dfbde0, L_0x2dfbe80;
L_0x2dfdde0 .delay 1 (80,80,80) L_0x2dfdde0/d;
L_0x2dfdf80/0/0 .functor OR 1, L_0x2dfd100, L_0x2dfd2b0, L_0x2dfd4c0, L_0x2dfd870;
L_0x2dfdf80/0/4 .functor OR 1, L_0x2dfda50, L_0x2dfd800, L_0x2dfdde0, L_0x2dfd6a0;
L_0x2dfdf80/d .functor OR 1, L_0x2dfdf80/0/0, L_0x2dfdf80/0/4, C4<0>, C4<0>;
L_0x2dfdf80 .delay 1 (160,160,160) L_0x2dfdf80/d;
v0x2a9ff60_0 .net "a", 0 0, L_0x2dfe370;  1 drivers
v0x2aa0020_0 .net "addSub", 0 0, L_0x2dfc6c0;  1 drivers
v0x2a9a240_0 .net "andRes", 0 0, L_0x2dfba30;  1 drivers
v0x2a9a2e0_0 .net "b", 0 0, L_0x2dfe4d0;  1 drivers
v0x2a94430_0 .net "carryIn", 0 0, L_0x2dfbca0;  1 drivers
v0x2a944d0_0 .net "carryOut", 0 0, L_0x2dfcb80;  1 drivers
v0x2a82b50_0 .net "initialResult", 0 0, L_0x2dfdf80;  1 drivers
v0x2a82bf0_0 .net "isAdd", 0 0, L_0x2dfd100;  1 drivers
v0x2a7ce30_0 .net "isAnd", 0 0, L_0x2dfd870;  1 drivers
v0x2a77110_0 .net "isNand", 0 0, L_0x2dfda50;  1 drivers
v0x2a771b0_0 .net "isNor", 0 0, L_0x2dfd800;  1 drivers
v0x2b738e0_0 .net "isOr", 0 0, L_0x2dfdde0;  1 drivers
v0x2b739a0_0 .net "isSLT", 0 0, L_0x2dfd6a0;  1 drivers
v0x2b73410_0 .net "isSub", 0 0, L_0x2dfd2b0;  1 drivers
v0x2b734d0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b72f40_0 .net "isXor", 0 0, L_0x2dfd4c0;  1 drivers
v0x2b73000_0 .net "nandRes", 0 0, L_0x2dfb2b0;  1 drivers
v0x2b72b80_0 .net "norRes", 0 0, L_0x2dfc280;  1 drivers
v0x2a7ced0_0 .net "orRes", 0 0, L_0x2dfc090;  1 drivers
v0x2b725a0_0 .net "s0", 0 0, L_0x2dfbd40;  1 drivers
v0x2b72660_0 .net "s0inv", 0 0, L_0x2dfcd80;  1 drivers
v0x2b720d0_0 .net "s1", 0 0, L_0x2dfbde0;  1 drivers
v0x2b72190_0 .net "s1inv", 0 0, L_0x2dfcee0;  1 drivers
v0x2b6ad50_0 .net "s2", 0 0, L_0x2dfbe80;  1 drivers
v0x2b6ae10_0 .net "s2inv", 0 0, L_0x2dfcf50;  1 drivers
v0x2b71c00_0 .net "xorRes", 0 0, L_0x2dfc340;  1 drivers
S_0x299c310 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x29bf480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dfc4a0/d .functor XOR 1, L_0x2dfe4d0, L_0x2e22250, C4<0>, C4<0>;
L_0x2dfc4a0 .delay 1 (40,40,40) L_0x2dfc4a0/d;
L_0x2dfc560/d .functor XOR 1, L_0x2dfe370, L_0x2dfc4a0, C4<0>, C4<0>;
L_0x2dfc560 .delay 1 (40,40,40) L_0x2dfc560/d;
L_0x2dfc6c0/d .functor XOR 1, L_0x2dfc560, L_0x2dfbca0, C4<0>, C4<0>;
L_0x2dfc6c0 .delay 1 (40,40,40) L_0x2dfc6c0/d;
L_0x2dfc8c0/d .functor AND 1, L_0x2dfe370, L_0x2dfc4a0, C4<1>, C4<1>;
L_0x2dfc8c0 .delay 1 (40,40,40) L_0x2dfc8c0/d;
L_0x2dfc100/d .functor AND 1, L_0x2dfc560, L_0x2dfbca0, C4<1>, C4<1>;
L_0x2dfc100 .delay 1 (40,40,40) L_0x2dfc100/d;
L_0x2dfcb80/d .functor OR 1, L_0x2dfc8c0, L_0x2dfc100, C4<0>, C4<0>;
L_0x2dfcb80 .delay 1 (40,40,40) L_0x2dfcb80/d;
v0x29965f0_0 .net "AandB", 0 0, L_0x2dfc8c0;  1 drivers
v0x29966b0_0 .net "BxorSub", 0 0, L_0x2dfc4a0;  1 drivers
v0x2b14ea0_0 .net "a", 0 0, L_0x2dfe370;  alias, 1 drivers
v0x2b14f40_0 .net "b", 0 0, L_0x2dfe4d0;  alias, 1 drivers
v0x2afd810_0 .net "carryin", 0 0, L_0x2dfbca0;  alias, 1 drivers
v0x2afd920_0 .net "carryout", 0 0, L_0x2dfcb80;  alias, 1 drivers
v0x2ae0450_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2ae04f0_0 .net "res", 0 0, L_0x2dfc6c0;  alias, 1 drivers
v0x2ada730_0 .net "xAorB", 0 0, L_0x2dfc560;  1 drivers
v0x2abd360_0 .net "xAorBandCin", 0 0, L_0x2dfc100;  1 drivers
S_0x2b71730 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a945a0 .param/l "i" 0 4 165, +C4<010100>;
S_0x2b71260 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2b71730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dfe410/d .functor AND 1, L_0x2e00d30, L_0x2e00e90, C4<1>, C4<1>;
L_0x2dfe410 .delay 1 (40,40,40) L_0x2dfe410/d;
L_0x2dfdc40/d .functor NAND 1, L_0x2e00d30, L_0x2e00e90, C4<1>, C4<1>;
L_0x2dfdc40 .delay 1 (20,20,20) L_0x2dfdc40/d;
L_0x2dfeaa0/d .functor OR 1, L_0x2e00d30, L_0x2e00e90, C4<0>, C4<0>;
L_0x2dfeaa0 .delay 1 (40,40,40) L_0x2dfeaa0/d;
L_0x2dfec90/d .functor NOR 1, L_0x2e00d30, L_0x2e00e90, C4<0>, C4<0>;
L_0x2dfec90 .delay 1 (20,20,20) L_0x2dfec90/d;
L_0x2dfed50/d .functor XOR 1, L_0x2e00d30, L_0x2e00e90, C4<0>, C4<0>;
L_0x2dfed50 .delay 1 (40,40,40) L_0x2dfed50/d;
L_0x2dff740/d .functor NOT 1, L_0x2dfe720, C4<0>, C4<0>, C4<0>;
L_0x2dff740 .delay 1 (10,10,10) L_0x2dff740/d;
L_0x2dff8a0/d .functor NOT 1, L_0x2dfe7c0, C4<0>, C4<0>, C4<0>;
L_0x2dff8a0 .delay 1 (10,10,10) L_0x2dff8a0/d;
L_0x2dff910/d .functor NOT 1, L_0x2dfe860, C4<0>, C4<0>, C4<0>;
L_0x2dff910 .delay 1 (10,10,10) L_0x2dff910/d;
L_0x2dffac0/d .functor AND 1, L_0x2dff0d0, L_0x2dff740, L_0x2dff8a0, L_0x2dff910;
L_0x2dffac0 .delay 1 (80,80,80) L_0x2dffac0/d;
L_0x2dffc70/d .functor AND 1, L_0x2dff0d0, L_0x2dfe720, L_0x2dff8a0, L_0x2dff910;
L_0x2dffc70 .delay 1 (80,80,80) L_0x2dffc70/d;
L_0x2dffe80/d .functor AND 1, L_0x2dfed50, L_0x2dff740, L_0x2dfe7c0, L_0x2dff910;
L_0x2dffe80 .delay 1 (80,80,80) L_0x2dffe80/d;
L_0x2e00060/d .functor AND 1, L_0x2dff0d0, L_0x2dfe720, L_0x2dfe7c0, L_0x2dff910;
L_0x2e00060 .delay 1 (80,80,80) L_0x2e00060/d;
L_0x2e00230/d .functor AND 1, L_0x2dfe410, L_0x2dff740, L_0x2dff8a0, L_0x2dfe860;
L_0x2e00230 .delay 1 (80,80,80) L_0x2e00230/d;
L_0x2e00410/d .functor AND 1, L_0x2dfdc40, L_0x2dfe720, L_0x2dff8a0, L_0x2dfe860;
L_0x2e00410 .delay 1 (80,80,80) L_0x2e00410/d;
L_0x2e001c0/d .functor AND 1, L_0x2dfec90, L_0x2dff740, L_0x2dfe7c0, L_0x2dfe860;
L_0x2e001c0 .delay 1 (80,80,80) L_0x2e001c0/d;
L_0x2e007a0/d .functor AND 1, L_0x2dfeaa0, L_0x2dfe720, L_0x2dfe7c0, L_0x2dfe860;
L_0x2e007a0 .delay 1 (80,80,80) L_0x2e007a0/d;
L_0x2e00940/0/0 .functor OR 1, L_0x2dffac0, L_0x2dffc70, L_0x2dffe80, L_0x2e00230;
L_0x2e00940/0/4 .functor OR 1, L_0x2e00410, L_0x2e001c0, L_0x2e007a0, L_0x2e00060;
L_0x2e00940/d .functor OR 1, L_0x2e00940/0/0, L_0x2e00940/0/4, C4<0>, C4<0>;
L_0x2e00940 .delay 1 (160,160,160) L_0x2e00940/d;
v0x2b6ebe0_0 .net "a", 0 0, L_0x2e00d30;  1 drivers
v0x2b6eca0_0 .net "addSub", 0 0, L_0x2dff0d0;  1 drivers
v0x2b6e710_0 .net "andRes", 0 0, L_0x2dfe410;  1 drivers
v0x2b6e7e0_0 .net "b", 0 0, L_0x2e00e90;  1 drivers
v0x2b6e240_0 .net "carryIn", 0 0, L_0x2dfe680;  1 drivers
v0x2b6e2e0_0 .net "carryOut", 0 0, L_0x2dff540;  1 drivers
v0x2b6dd70_0 .net "initialResult", 0 0, L_0x2e00940;  1 drivers
v0x2b6de10_0 .net "isAdd", 0 0, L_0x2dffac0;  1 drivers
v0x2b6d8a0_0 .net "isAnd", 0 0, L_0x2e00230;  1 drivers
v0x2b6d940_0 .net "isNand", 0 0, L_0x2e00410;  1 drivers
v0x2b6d3d0_0 .net "isNor", 0 0, L_0x2e001c0;  1 drivers
v0x2b6d470_0 .net "isOr", 0 0, L_0x2e007a0;  1 drivers
v0x2b6cf00_0 .net "isSLT", 0 0, L_0x2e00060;  1 drivers
v0x2b6cfc0_0 .net "isSub", 0 0, L_0x2dffc70;  1 drivers
v0x2b6ca30_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b6cad0_0 .net "isXor", 0 0, L_0x2dffe80;  1 drivers
v0x2b6c560_0 .net "nandRes", 0 0, L_0x2dfdc40;  1 drivers
v0x2b6c090_0 .net "norRes", 0 0, L_0x2dfec90;  1 drivers
v0x2b6c150_0 .net "orRes", 0 0, L_0x2dfeaa0;  1 drivers
v0x2b6a3a0_0 .net "s0", 0 0, L_0x2dfe720;  1 drivers
v0x2b6a460_0 .net "s0inv", 0 0, L_0x2dff740;  1 drivers
v0x2b6bbc0_0 .net "s1", 0 0, L_0x2dfe7c0;  1 drivers
v0x2b6bc80_0 .net "s1inv", 0 0, L_0x2dff8a0;  1 drivers
v0x2b6b6f0_0 .net "s2", 0 0, L_0x2dfe860;  1 drivers
v0x2b6b7b0_0 .net "s2inv", 0 0, L_0x2dff910;  1 drivers
v0x2b6b220_0 .net "xorRes", 0 0, L_0x2dfed50;  1 drivers
S_0x2b708c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2b71260;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dfeeb0/d .functor XOR 1, L_0x2e00e90, L_0x2e22250, C4<0>, C4<0>;
L_0x2dfeeb0 .delay 1 (40,40,40) L_0x2dfeeb0/d;
L_0x2dfef70/d .functor XOR 1, L_0x2e00d30, L_0x2dfeeb0, C4<0>, C4<0>;
L_0x2dfef70 .delay 1 (40,40,40) L_0x2dfef70/d;
L_0x2dff0d0/d .functor XOR 1, L_0x2dfef70, L_0x2dfe680, C4<0>, C4<0>;
L_0x2dff0d0 .delay 1 (40,40,40) L_0x2dff0d0/d;
L_0x2dff2d0/d .functor AND 1, L_0x2e00d30, L_0x2dfeeb0, C4<1>, C4<1>;
L_0x2dff2d0 .delay 1 (40,40,40) L_0x2dff2d0/d;
L_0x2dfeb10/d .functor AND 1, L_0x2dfef70, L_0x2dfe680, C4<1>, C4<1>;
L_0x2dfeb10 .delay 1 (40,40,40) L_0x2dfeb10/d;
L_0x2dff540/d .functor OR 1, L_0x2dff2d0, L_0x2dfeb10, C4<0>, C4<0>;
L_0x2dff540 .delay 1 (40,40,40) L_0x2dff540/d;
v0x2b703f0_0 .net "AandB", 0 0, L_0x2dff2d0;  1 drivers
v0x2b704d0_0 .net "BxorSub", 0 0, L_0x2dfeeb0;  1 drivers
v0x2b6ff20_0 .net "a", 0 0, L_0x2e00d30;  alias, 1 drivers
v0x2b6ffc0_0 .net "b", 0 0, L_0x2e00e90;  alias, 1 drivers
v0x2b6fa50_0 .net "carryin", 0 0, L_0x2dfe680;  alias, 1 drivers
v0x2b6fb10_0 .net "carryout", 0 0, L_0x2dff540;  alias, 1 drivers
v0x2b6f580_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b6f620_0 .net "res", 0 0, L_0x2dff0d0;  alias, 1 drivers
v0x2b6f0b0_0 .net "xAorB", 0 0, L_0x2dfef70;  1 drivers
v0x2b6a880_0 .net "xAorBandCin", 0 0, L_0x2dfeb10;  1 drivers
S_0x2b744f0 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b70f10 .param/l "i" 0 4 165, +C4<010101>;
S_0x2b63170 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2b744f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e00dd0/d .functor AND 1, L_0x2e037c0, L_0x2e03920, C4<1>, C4<1>;
L_0x2e00dd0 .delay 1 (40,40,40) L_0x2e00dd0/d;
L_0x2e00600/d .functor NAND 1, L_0x2e037c0, L_0x2e03920, C4<1>, C4<1>;
L_0x2e00600 .delay 1 (20,20,20) L_0x2e00600/d;
L_0x2e01440/d .functor OR 1, L_0x2e037c0, L_0x2e03920, C4<0>, C4<0>;
L_0x2e01440 .delay 1 (40,40,40) L_0x2e01440/d;
L_0x2e01630/d .functor NOR 1, L_0x2e037c0, L_0x2e03920, C4<0>, C4<0>;
L_0x2e01630 .delay 1 (20,20,20) L_0x2e01630/d;
L_0x2e016f0/d .functor XOR 1, L_0x2e037c0, L_0x2e03920, C4<0>, C4<0>;
L_0x2e016f0 .delay 1 (40,40,40) L_0x2e016f0/d;
L_0x2e02130/d .functor NOT 1, L_0x2e010e0, C4<0>, C4<0>, C4<0>;
L_0x2e02130 .delay 1 (10,10,10) L_0x2e02130/d;
L_0x2e02290/d .functor NOT 1, L_0x2e01180, C4<0>, C4<0>, C4<0>;
L_0x2e02290 .delay 1 (10,10,10) L_0x2e02290/d;
L_0x2e02350/d .functor NOT 1, L_0x2e01220, C4<0>, C4<0>, C4<0>;
L_0x2e02350 .delay 1 (10,10,10) L_0x2e02350/d;
L_0x2e02500/d .functor AND 1, L_0x2e01a70, L_0x2e02130, L_0x2e02290, L_0x2e02350;
L_0x2e02500 .delay 1 (80,80,80) L_0x2e02500/d;
L_0x2e026b0/d .functor AND 1, L_0x2e01a70, L_0x2e010e0, L_0x2e02290, L_0x2e02350;
L_0x2e026b0 .delay 1 (80,80,80) L_0x2e026b0/d;
L_0x2e028c0/d .functor AND 1, L_0x2e016f0, L_0x2e02130, L_0x2e01180, L_0x2e02350;
L_0x2e028c0 .delay 1 (80,80,80) L_0x2e028c0/d;
L_0x2e02aa0/d .functor AND 1, L_0x2e01a70, L_0x2e010e0, L_0x2e01180, L_0x2e02350;
L_0x2e02aa0 .delay 1 (80,80,80) L_0x2e02aa0/d;
L_0x2e02c70/d .functor AND 1, L_0x2e00dd0, L_0x2e02130, L_0x2e02290, L_0x2e01220;
L_0x2e02c70 .delay 1 (80,80,80) L_0x2e02c70/d;
L_0x2e02e50/d .functor AND 1, L_0x2e00600, L_0x2e010e0, L_0x2e02290, L_0x2e01220;
L_0x2e02e50 .delay 1 (80,80,80) L_0x2e02e50/d;
L_0x2e02c00/d .functor AND 1, L_0x2e01630, L_0x2e02130, L_0x2e01180, L_0x2e01220;
L_0x2e02c00 .delay 1 (80,80,80) L_0x2e02c00/d;
L_0x2e03230/d .functor AND 1, L_0x2e01440, L_0x2e010e0, L_0x2e01180, L_0x2e01220;
L_0x2e03230 .delay 1 (80,80,80) L_0x2e03230/d;
L_0x2e033d0/0/0 .functor OR 1, L_0x2e02500, L_0x2e026b0, L_0x2e028c0, L_0x2e02c70;
L_0x2e033d0/0/4 .functor OR 1, L_0x2e02e50, L_0x2e02c00, L_0x2e03230, L_0x2e02aa0;
L_0x2e033d0/d .functor OR 1, L_0x2e033d0/0/0, L_0x2e033d0/0/4, C4<0>, C4<0>;
L_0x2e033d0 .delay 1 (160,160,160) L_0x2e033d0/d;
v0x2c13240_0 .net "a", 0 0, L_0x2e037c0;  1 drivers
v0x2c13300_0 .net "addSub", 0 0, L_0x2e01a70;  1 drivers
v0x2c12e00_0 .net "andRes", 0 0, L_0x2e00dd0;  1 drivers
v0x2c12ed0_0 .net "b", 0 0, L_0x2e03920;  1 drivers
v0x2c0d490_0 .net "carryIn", 0 0, L_0x2e01040;  1 drivers
v0x2c0d530_0 .net "carryOut", 0 0, L_0x2e01f30;  1 drivers
v0x2c0d050_0 .net "initialResult", 0 0, L_0x2e033d0;  1 drivers
v0x2c0d0f0_0 .net "isAdd", 0 0, L_0x2e02500;  1 drivers
v0x2c0cc60_0 .net "isAnd", 0 0, L_0x2e02c70;  1 drivers
v0x2c0cd00_0 .net "isNand", 0 0, L_0x2e02e50;  1 drivers
v0x2c076f0_0 .net "isNor", 0 0, L_0x2e02c00;  1 drivers
v0x2c07790_0 .net "isOr", 0 0, L_0x2e03230;  1 drivers
v0x2c07280_0 .net "isSLT", 0 0, L_0x2e02aa0;  1 drivers
v0x2c07340_0 .net "isSub", 0 0, L_0x2e026b0;  1 drivers
v0x2c06e90_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2c06f30_0 .net "isXor", 0 0, L_0x2e028c0;  1 drivers
v0x2bf5ef0_0 .net "nandRes", 0 0, L_0x2e00600;  1 drivers
v0x2bf5aa0_0 .net "norRes", 0 0, L_0x2e01630;  1 drivers
v0x2bf5b60_0 .net "orRes", 0 0, L_0x2e01440;  1 drivers
v0x2bf56b0_0 .net "s0", 0 0, L_0x2e010e0;  1 drivers
v0x2bf5770_0 .net "s0inv", 0 0, L_0x2e02130;  1 drivers
v0x2bf0120_0 .net "s1", 0 0, L_0x2e01180;  1 drivers
v0x2bf01e0_0 .net "s1inv", 0 0, L_0x2e02290;  1 drivers
v0x2befcd0_0 .net "s2", 0 0, L_0x2e01220;  1 drivers
v0x2befd90_0 .net "s2inv", 0 0, L_0x2e02350;  1 drivers
v0x2bef8e0_0 .net "xorRes", 0 0, L_0x2e016f0;  1 drivers
S_0x2c300e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2b63170;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e01850/d .functor XOR 1, L_0x2e03920, L_0x2e22250, C4<0>, C4<0>;
L_0x2e01850 .delay 1 (40,40,40) L_0x2e01850/d;
L_0x2e01910/d .functor XOR 1, L_0x2e037c0, L_0x2e01850, C4<0>, C4<0>;
L_0x2e01910 .delay 1 (40,40,40) L_0x2e01910/d;
L_0x2e01a70/d .functor XOR 1, L_0x2e01910, L_0x2e01040, C4<0>, C4<0>;
L_0x2e01a70 .delay 1 (40,40,40) L_0x2e01a70/d;
L_0x2e01c70/d .functor AND 1, L_0x2e037c0, L_0x2e01850, C4<1>, C4<1>;
L_0x2e01c70 .delay 1 (40,40,40) L_0x2e01c70/d;
L_0x2e014b0/d .functor AND 1, L_0x2e01910, L_0x2e01040, C4<1>, C4<1>;
L_0x2e014b0 .delay 1 (40,40,40) L_0x2e014b0/d;
L_0x2e01f30/d .functor OR 1, L_0x2e01c70, L_0x2e014b0, C4<0>, C4<0>;
L_0x2e01f30 .delay 1 (40,40,40) L_0x2e01f30/d;
v0x2c2fcf0_0 .net "AandB", 0 0, L_0x2e01c70;  1 drivers
v0x2c2fdd0_0 .net "BxorSub", 0 0, L_0x2e01850;  1 drivers
v0x2c2a760_0 .net "a", 0 0, L_0x2e037c0;  alias, 1 drivers
v0x2c2a800_0 .net "b", 0 0, L_0x2e03920;  alias, 1 drivers
v0x2c2a310_0 .net "carryin", 0 0, L_0x2e01040;  alias, 1 drivers
v0x2c2a3d0_0 .net "carryout", 0 0, L_0x2e01f30;  alias, 1 drivers
v0x2c29f20_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2c29fc0_0 .net "res", 0 0, L_0x2e01a70;  alias, 1 drivers
v0x2c23b50_0 .net "xAorB", 0 0, L_0x2e01910;  1 drivers
v0x2c23c10_0 .net "xAorBandCin", 0 0, L_0x2e014b0;  1 drivers
S_0x2bea350 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2c23cd0 .param/l "i" 0 4 165, +C4<010110>;
S_0x2be9f00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2bea350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e03860/d .functor AND 1, L_0x2e065f0, L_0x2e06750, C4<1>, C4<1>;
L_0x2e03860 .delay 1 (40,40,40) L_0x2e03860/d;
L_0x2e03040/d .functor NAND 1, L_0x2e065f0, L_0x2e06750, C4<1>, C4<1>;
L_0x2e03040 .delay 1 (20,20,20) L_0x2e03040/d;
L_0x2e01360/d .functor OR 1, L_0x2e065f0, L_0x2e06750, C4<0>, C4<0>;
L_0x2e01360 .delay 1 (40,40,40) L_0x2e01360/d;
L_0x2e013d0/d .functor NOR 1, L_0x2e065f0, L_0x2e06750, C4<0>, C4<0>;
L_0x2e013d0 .delay 1 (20,20,20) L_0x2e013d0/d;
L_0x2e03e20/d .functor XOR 1, L_0x2e065f0, L_0x2e06750, C4<0>, C4<0>;
L_0x2e03e20 .delay 1 (40,40,40) L_0x2e03e20/d;
L_0x2e04f60/d .functor NOT 1, L_0x2e04790, C4<0>, C4<0>, C4<0>;
L_0x2e04f60 .delay 1 (10,10,10) L_0x2e04f60/d;
L_0x2e050c0/d .functor NOT 1, L_0x2e04830, C4<0>, C4<0>, C4<0>;
L_0x2e050c0 .delay 1 (10,10,10) L_0x2e050c0/d;
L_0x2e05180/d .functor NOT 1, L_0x2e048d0, C4<0>, C4<0>, C4<0>;
L_0x2e05180 .delay 1 (10,10,10) L_0x2e05180/d;
L_0x2e05330/d .functor AND 1, L_0x2de6b50, L_0x2e04f60, L_0x2e050c0, L_0x2e05180;
L_0x2e05330 .delay 1 (80,80,80) L_0x2e05330/d;
L_0x2e054e0/d .functor AND 1, L_0x2de6b50, L_0x2e04790, L_0x2e050c0, L_0x2e05180;
L_0x2e054e0 .delay 1 (80,80,80) L_0x2e054e0/d;
L_0x2e056f0/d .functor AND 1, L_0x2e03e20, L_0x2e04f60, L_0x2e04830, L_0x2e05180;
L_0x2e056f0 .delay 1 (80,80,80) L_0x2e056f0/d;
L_0x2e058d0/d .functor AND 1, L_0x2de6b50, L_0x2e04790, L_0x2e04830, L_0x2e05180;
L_0x2e058d0 .delay 1 (80,80,80) L_0x2e058d0/d;
L_0x2e05aa0/d .functor AND 1, L_0x2e03860, L_0x2e04f60, L_0x2e050c0, L_0x2e048d0;
L_0x2e05aa0 .delay 1 (80,80,80) L_0x2e05aa0/d;
L_0x2e05c80/d .functor AND 1, L_0x2e03040, L_0x2e04790, L_0x2e050c0, L_0x2e048d0;
L_0x2e05c80 .delay 1 (80,80,80) L_0x2e05c80/d;
L_0x2e05a30/d .functor AND 1, L_0x2e013d0, L_0x2e04f60, L_0x2e04830, L_0x2e048d0;
L_0x2e05a30 .delay 1 (80,80,80) L_0x2e05a30/d;
L_0x2e06060/d .functor AND 1, L_0x2e01360, L_0x2e04790, L_0x2e04830, L_0x2e048d0;
L_0x2e06060 .delay 1 (80,80,80) L_0x2e06060/d;
L_0x2e06200/0/0 .functor OR 1, L_0x2e05330, L_0x2e054e0, L_0x2e056f0, L_0x2e05aa0;
L_0x2e06200/0/4 .functor OR 1, L_0x2e05c80, L_0x2e05a30, L_0x2e06060, L_0x2e058d0;
L_0x2e06200/d .functor OR 1, L_0x2e06200/0/0, L_0x2e06200/0/4, C4<0>, C4<0>;
L_0x2e06200 .delay 1 (160,160,160) L_0x2e06200/d;
v0x2bccb60_0 .net "a", 0 0, L_0x2e065f0;  1 drivers
v0x2bccc20_0 .net "addSub", 0 0, L_0x2de6b50;  1 drivers
v0x2bcc770_0 .net "andRes", 0 0, L_0x2e03860;  1 drivers
v0x2bcc840_0 .net "b", 0 0, L_0x2e06750;  1 drivers
v0x2bc71b0_0 .net "carryIn", 0 0, L_0x2e046f0;  1 drivers
v0x2bc7250_0 .net "carryOut", 0 0, L_0x2e04d60;  1 drivers
v0x2bc6d60_0 .net "initialResult", 0 0, L_0x2e06200;  1 drivers
v0x2bc6e00_0 .net "isAdd", 0 0, L_0x2e05330;  1 drivers
v0x2bc6970_0 .net "isAnd", 0 0, L_0x2e05aa0;  1 drivers
v0x2bc6a10_0 .net "isNand", 0 0, L_0x2e05c80;  1 drivers
v0x2bb59d0_0 .net "isNor", 0 0, L_0x2e05a30;  1 drivers
v0x2bb5a70_0 .net "isOr", 0 0, L_0x2e06060;  1 drivers
v0x2bb5580_0 .net "isSLT", 0 0, L_0x2e058d0;  1 drivers
v0x2bb5640_0 .net "isSub", 0 0, L_0x2e054e0;  1 drivers
v0x2bb5190_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2bb5230_0 .net "isXor", 0 0, L_0x2e056f0;  1 drivers
v0x2bafbd0_0 .net "nandRes", 0 0, L_0x2e03040;  1 drivers
v0x2baf780_0 .net "norRes", 0 0, L_0x2e013d0;  1 drivers
v0x2baf840_0 .net "orRes", 0 0, L_0x2e01360;  1 drivers
v0x2baf390_0 .net "s0", 0 0, L_0x2e04790;  1 drivers
v0x2baf450_0 .net "s0inv", 0 0, L_0x2e04f60;  1 drivers
v0x2ba9dd0_0 .net "s1", 0 0, L_0x2e04830;  1 drivers
v0x2ba9e90_0 .net "s1inv", 0 0, L_0x2e050c0;  1 drivers
v0x2ba9980_0 .net "s2", 0 0, L_0x2e048d0;  1 drivers
v0x2ba9a40_0 .net "s2inv", 0 0, L_0x2e05180;  1 drivers
v0x2ba9590_0 .net "xorRes", 0 0, L_0x2e03e20;  1 drivers
S_0x2be36f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2be9f00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e03cc0/d .functor XOR 1, L_0x2e06750, L_0x2e22250, C4<0>, C4<0>;
L_0x2e03cc0 .delay 1 (40,40,40) L_0x2e03cc0/d;
L_0x2de6a40/d .functor XOR 1, L_0x2e065f0, L_0x2e03cc0, C4<0>, C4<0>;
L_0x2de6a40 .delay 1 (40,40,40) L_0x2de6a40/d;
L_0x2de6b50/d .functor XOR 1, L_0x2de6a40, L_0x2e046f0, C4<0>, C4<0>;
L_0x2de6b50 .delay 1 (40,40,40) L_0x2de6b50/d;
L_0x2e04b20/d .functor AND 1, L_0x2e065f0, L_0x2e03cc0, C4<1>, C4<1>;
L_0x2e04b20 .delay 1 (40,40,40) L_0x2e04b20/d;
L_0x2e04ca0/d .functor AND 1, L_0x2de6a40, L_0x2e046f0, C4<1>, C4<1>;
L_0x2e04ca0 .delay 1 (40,40,40) L_0x2e04ca0/d;
L_0x2e04d60/d .functor OR 1, L_0x2e04b20, L_0x2e04ca0, C4<0>, C4<0>;
L_0x2e04d60 .delay 1 (40,40,40) L_0x2e04d60/d;
v0x2bd7c60_0 .net "AandB", 0 0, L_0x2e04b20;  1 drivers
v0x2bd7d40_0 .net "BxorSub", 0 0, L_0x2e03cc0;  1 drivers
v0x2bd2db0_0 .net "a", 0 0, L_0x2e065f0;  alias, 1 drivers
v0x2bd2e50_0 .net "b", 0 0, L_0x2e06750;  alias, 1 drivers
v0x2bd2960_0 .net "carryin", 0 0, L_0x2e046f0;  alias, 1 drivers
v0x2bd2a20_0 .net "carryout", 0 0, L_0x2e04d60;  alias, 1 drivers
v0x2bd2570_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2bd2610_0 .net "res", 0 0, L_0x2de6b50;  alias, 1 drivers
v0x2bccfb0_0 .net "xAorB", 0 0, L_0x2de6a40;  1 drivers
v0x2bcd070_0 .net "xAorBandCin", 0 0, L_0x2e04ca0;  1 drivers
S_0x2ba31b0 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2baf900 .param/l "i" 0 4 165, +C4<010111>;
S_0x2b97720 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ba31b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e06690/d .functor AND 1, L_0x2e09030, L_0x2dc8540, C4<1>, C4<1>;
L_0x2e06690 .delay 1 (40,40,40) L_0x2e06690/d;
L_0x2e04a10/d .functor NAND 1, L_0x2e09030, L_0x2dc8540, C4<1>, C4<1>;
L_0x2e04a10 .delay 1 (20,20,20) L_0x2e04a10/d;
L_0x2e05e70/d .functor OR 1, L_0x2e09030, L_0x2dc8540, C4<0>, C4<0>;
L_0x2e05e70 .delay 1 (40,40,40) L_0x2e05e70/d;
L_0x2e06e80/d .functor NOR 1, L_0x2e09030, L_0x2dc8540, C4<0>, C4<0>;
L_0x2e06e80 .delay 1 (20,20,20) L_0x2e06e80/d;
L_0x2e06f40/d .functor XOR 1, L_0x2e09030, L_0x2dc8540, C4<0>, C4<0>;
L_0x2e06f40 .delay 1 (40,40,40) L_0x2e06f40/d;
L_0x2e079a0/d .functor NOT 1, L_0x2dc8780, C4<0>, C4<0>, C4<0>;
L_0x2e079a0 .delay 1 (10,10,10) L_0x2e079a0/d;
L_0x2e07b00/d .functor NOT 1, L_0x2dc8820, C4<0>, C4<0>, C4<0>;
L_0x2e07b00 .delay 1 (10,10,10) L_0x2e07b00/d;
L_0x2e07bc0/d .functor NOT 1, L_0x2e06900, C4<0>, C4<0>, C4<0>;
L_0x2e07bc0 .delay 1 (10,10,10) L_0x2e07bc0/d;
L_0x2e07d70/d .functor AND 1, L_0x2e072c0, L_0x2e079a0, L_0x2e07b00, L_0x2e07bc0;
L_0x2e07d70 .delay 1 (80,80,80) L_0x2e07d70/d;
L_0x2e07f20/d .functor AND 1, L_0x2e072c0, L_0x2dc8780, L_0x2e07b00, L_0x2e07bc0;
L_0x2e07f20 .delay 1 (80,80,80) L_0x2e07f20/d;
L_0x2e08130/d .functor AND 1, L_0x2e06f40, L_0x2e079a0, L_0x2dc8820, L_0x2e07bc0;
L_0x2e08130 .delay 1 (80,80,80) L_0x2e08130/d;
L_0x2e08310/d .functor AND 1, L_0x2e072c0, L_0x2dc8780, L_0x2dc8820, L_0x2e07bc0;
L_0x2e08310 .delay 1 (80,80,80) L_0x2e08310/d;
L_0x2e084e0/d .functor AND 1, L_0x2e06690, L_0x2e079a0, L_0x2e07b00, L_0x2e06900;
L_0x2e084e0 .delay 1 (80,80,80) L_0x2e084e0/d;
L_0x2e086c0/d .functor AND 1, L_0x2e04a10, L_0x2dc8780, L_0x2e07b00, L_0x2e06900;
L_0x2e086c0 .delay 1 (80,80,80) L_0x2e086c0/d;
L_0x2e08470/d .functor AND 1, L_0x2e06e80, L_0x2e079a0, L_0x2dc8820, L_0x2e06900;
L_0x2e08470 .delay 1 (80,80,80) L_0x2e08470/d;
L_0x2e08aa0/d .functor AND 1, L_0x2e05e70, L_0x2dc8780, L_0x2dc8820, L_0x2e06900;
L_0x2e08aa0 .delay 1 (80,80,80) L_0x2e08aa0/d;
L_0x2e08c40/0/0 .functor OR 1, L_0x2e07d70, L_0x2e07f20, L_0x2e08130, L_0x2e084e0;
L_0x2e08c40/0/4 .functor OR 1, L_0x2e086c0, L_0x2e08470, L_0x2e08aa0, L_0x2e08310;
L_0x2e08c40/d .functor OR 1, L_0x2e08c40/0/0, L_0x2e08c40/0/4, C4<0>, C4<0>;
L_0x2e08c40 .delay 1 (160,160,160) L_0x2e08c40/d;
v0x2b86820_0 .net "a", 0 0, L_0x2e09030;  1 drivers
v0x2b868e0_0 .net "addSub", 0 0, L_0x2e072c0;  1 drivers
v0x2b86430_0 .net "andRes", 0 0, L_0x2e06690;  1 drivers
v0x2b86500_0 .net "b", 0 0, L_0x2dc8540;  1 drivers
v0x2b80060_0 .net "carryIn", 0 0, L_0x2e06db0;  1 drivers
v0x2b80100_0 .net "carryOut", 0 0, L_0x2e077a0;  1 drivers
v0x2a345f0_0 .net "initialResult", 0 0, L_0x2e08c40;  1 drivers
v0x2a34690_0 .net "isAdd", 0 0, L_0x2e07d70;  1 drivers
v0x2a2f740_0 .net "isAnd", 0 0, L_0x2e084e0;  1 drivers
v0x2a2f7e0_0 .net "isNand", 0 0, L_0x2e086c0;  1 drivers
v0x2a2f2f0_0 .net "isNor", 0 0, L_0x2e08470;  1 drivers
v0x2a2f390_0 .net "isOr", 0 0, L_0x2e08aa0;  1 drivers
v0x2a2ef00_0 .net "isSLT", 0 0, L_0x2e08310;  1 drivers
v0x2a2efc0_0 .net "isSub", 0 0, L_0x2e07f20;  1 drivers
v0x2a29970_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a29a10_0 .net "isXor", 0 0, L_0x2e08130;  1 drivers
v0x2a29520_0 .net "nandRes", 0 0, L_0x2e04a10;  1 drivers
v0x2a29130_0 .net "norRes", 0 0, L_0x2e06e80;  1 drivers
v0x2a291f0_0 .net "orRes", 0 0, L_0x2e05e70;  1 drivers
v0x2a23ba0_0 .net "s0", 0 0, L_0x2dc8780;  1 drivers
v0x2a23c60_0 .net "s0inv", 0 0, L_0x2e079a0;  1 drivers
v0x2a23750_0 .net "s1", 0 0, L_0x2dc8820;  1 drivers
v0x2a23810_0 .net "s1inv", 0 0, L_0x2e07b00;  1 drivers
v0x2a23360_0 .net "s2", 0 0, L_0x2e06900;  1 drivers
v0x2a23420_0 .net "s2inv", 0 0, L_0x2e07bc0;  1 drivers
v0x2a123f0_0 .net "xorRes", 0 0, L_0x2e06f40;  1 drivers
S_0x2b92420 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2b97720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e070a0/d .functor XOR 1, L_0x2dc8540, L_0x2e22250, C4<0>, C4<0>;
L_0x2e070a0 .delay 1 (40,40,40) L_0x2e070a0/d;
L_0x2e07160/d .functor XOR 1, L_0x2e09030, L_0x2e070a0, C4<0>, C4<0>;
L_0x2e07160 .delay 1 (40,40,40) L_0x2e07160/d;
L_0x2e072c0/d .functor XOR 1, L_0x2e07160, L_0x2e06db0, C4<0>, C4<0>;
L_0x2e072c0 .delay 1 (40,40,40) L_0x2e072c0/d;
L_0x2e074c0/d .functor AND 1, L_0x2e09030, L_0x2e070a0, C4<1>, C4<1>;
L_0x2e074c0 .delay 1 (40,40,40) L_0x2e074c0/d;
L_0x2e07730/d .functor AND 1, L_0x2e07160, L_0x2e06db0, C4<1>, C4<1>;
L_0x2e07730 .delay 1 (40,40,40) L_0x2e07730/d;
L_0x2e077a0/d .functor OR 1, L_0x2e074c0, L_0x2e07730, C4<0>, C4<0>;
L_0x2e077a0 .delay 1 (40,40,40) L_0x2e077a0/d;
v0x2b92030_0 .net "AandB", 0 0, L_0x2e074c0;  1 drivers
v0x2b92110_0 .net "BxorSub", 0 0, L_0x2e070a0;  1 drivers
v0x2b8ca70_0 .net "a", 0 0, L_0x2e09030;  alias, 1 drivers
v0x2b8cb10_0 .net "b", 0 0, L_0x2dc8540;  alias, 1 drivers
v0x2b8c620_0 .net "carryin", 0 0, L_0x2e06db0;  alias, 1 drivers
v0x2b8c6e0_0 .net "carryout", 0 0, L_0x2e077a0;  alias, 1 drivers
v0x2b8c230_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2b8c2d0_0 .net "res", 0 0, L_0x2e072c0;  alias, 1 drivers
v0x2b86c70_0 .net "xAorB", 0 0, L_0x2e07160;  1 drivers
v0x2b86d30_0 .net "xAorBandCin", 0 0, L_0x2e07730;  1 drivers
S_0x2a11fa0 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a2f080 .param/l "i" 0 4 165, +C4<011000>;
S_0x2a11bb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2a11fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e090d0/d .functor AND 1, L_0x2e0beb0, L_0x2e0c010, C4<1>, C4<1>;
L_0x2e090d0 .delay 1 (40,40,40) L_0x2e090d0/d;
L_0x2e088b0/d .functor NAND 1, L_0x2e0beb0, L_0x2e0c010, C4<1>, C4<1>;
L_0x2e088b0 .delay 1 (20,20,20) L_0x2e088b0/d;
L_0x2e06a40/d .functor OR 1, L_0x2e0beb0, L_0x2e0c010, C4<0>, C4<0>;
L_0x2e06a40 .delay 1 (40,40,40) L_0x2e06a40/d;
L_0x2e06c30/d .functor NOR 1, L_0x2e0beb0, L_0x2e0c010, C4<0>, C4<0>;
L_0x2e06c30 .delay 1 (20,20,20) L_0x2e06c30/d;
L_0x2e09e30/d .functor XOR 1, L_0x2e0beb0, L_0x2e0c010, C4<0>, C4<0>;
L_0x2e09e30 .delay 1 (40,40,40) L_0x2e09e30/d;
L_0x2e0a820/d .functor NOT 1, L_0x2e09a40, C4<0>, C4<0>, C4<0>;
L_0x2e0a820 .delay 1 (10,10,10) L_0x2e0a820/d;
L_0x2e0a980/d .functor NOT 1, L_0x2e09ae0, C4<0>, C4<0>, C4<0>;
L_0x2e0a980 .delay 1 (10,10,10) L_0x2e0a980/d;
L_0x2e0aa40/d .functor NOT 1, L_0x2e09b80, C4<0>, C4<0>, C4<0>;
L_0x2e0aa40 .delay 1 (10,10,10) L_0x2e0aa40/d;
L_0x2e0abf0/d .functor AND 1, L_0x2e0a160, L_0x2e0a820, L_0x2e0a980, L_0x2e0aa40;
L_0x2e0abf0 .delay 1 (80,80,80) L_0x2e0abf0/d;
L_0x2e0ada0/d .functor AND 1, L_0x2e0a160, L_0x2e09a40, L_0x2e0a980, L_0x2e0aa40;
L_0x2e0ada0 .delay 1 (80,80,80) L_0x2e0ada0/d;
L_0x2e0afb0/d .functor AND 1, L_0x2e09e30, L_0x2e0a820, L_0x2e09ae0, L_0x2e0aa40;
L_0x2e0afb0 .delay 1 (80,80,80) L_0x2e0afb0/d;
L_0x2e0b190/d .functor AND 1, L_0x2e0a160, L_0x2e09a40, L_0x2e09ae0, L_0x2e0aa40;
L_0x2e0b190 .delay 1 (80,80,80) L_0x2e0b190/d;
L_0x2e0b360/d .functor AND 1, L_0x2e090d0, L_0x2e0a820, L_0x2e0a980, L_0x2e09b80;
L_0x2e0b360 .delay 1 (80,80,80) L_0x2e0b360/d;
L_0x2e0b540/d .functor AND 1, L_0x2e088b0, L_0x2e09a40, L_0x2e0a980, L_0x2e09b80;
L_0x2e0b540 .delay 1 (80,80,80) L_0x2e0b540/d;
L_0x2e0b2f0/d .functor AND 1, L_0x2e06c30, L_0x2e0a820, L_0x2e09ae0, L_0x2e09b80;
L_0x2e0b2f0 .delay 1 (80,80,80) L_0x2e0b2f0/d;
L_0x2e0b920/d .functor AND 1, L_0x2e06a40, L_0x2e09a40, L_0x2e09ae0, L_0x2e09b80;
L_0x2e0b920 .delay 1 (80,80,80) L_0x2e0b920/d;
L_0x2e0bac0/0/0 .functor OR 1, L_0x2e0abf0, L_0x2e0ada0, L_0x2e0afb0, L_0x2e0b360;
L_0x2e0bac0/0/4 .functor OR 1, L_0x2e0b540, L_0x2e0b2f0, L_0x2e0b920, L_0x2e0b190;
L_0x2e0bac0/d .functor OR 1, L_0x2e0bac0/0/0, L_0x2e0bac0/0/4, C4<0>, C4<0>;
L_0x2e0bac0 .delay 1 (160,160,160) L_0x2e0bac0/d;
v0x29f41b0_0 .net "a", 0 0, L_0x2e0beb0;  1 drivers
v0x29f4270_0 .net "addSub", 0 0, L_0x2e0a160;  1 drivers
v0x29ef300_0 .net "andRes", 0 0, L_0x2e090d0;  1 drivers
v0x29ef3d0_0 .net "b", 0 0, L_0x2e0c010;  1 drivers
v0x29eeeb0_0 .net "carryIn", 0 0, L_0x2e099a0;  1 drivers
v0x29eef50_0 .net "carryOut", 0 0, L_0x2e0a620;  1 drivers
v0x29eeac0_0 .net "initialResult", 0 0, L_0x2e0bac0;  1 drivers
v0x29eeb60_0 .net "isAdd", 0 0, L_0x2e0abf0;  1 drivers
v0x29e9530_0 .net "isAnd", 0 0, L_0x2e0b360;  1 drivers
v0x29e95d0_0 .net "isNand", 0 0, L_0x2e0b540;  1 drivers
v0x29e90e0_0 .net "isNor", 0 0, L_0x2e0b2f0;  1 drivers
v0x29e9180_0 .net "isOr", 0 0, L_0x2e0b920;  1 drivers
v0x29e8cf0_0 .net "isSLT", 0 0, L_0x2e0b190;  1 drivers
v0x29e8db0_0 .net "isSub", 0 0, L_0x2e0ada0;  1 drivers
v0x29e3760_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x29e3800_0 .net "isXor", 0 0, L_0x2e0afb0;  1 drivers
v0x29e3310_0 .net "nandRes", 0 0, L_0x2e088b0;  1 drivers
v0x29e2f20_0 .net "norRes", 0 0, L_0x2e06c30;  1 drivers
v0x29e2fe0_0 .net "orRes", 0 0, L_0x2e06a40;  1 drivers
v0x29d1f90_0 .net "s0", 0 0, L_0x2e09a40;  1 drivers
v0x29d2050_0 .net "s0inv", 0 0, L_0x2e0a820;  1 drivers
v0x29d1b40_0 .net "s1", 0 0, L_0x2e09ae0;  1 drivers
v0x29d1c00_0 .net "s1inv", 0 0, L_0x2e0a980;  1 drivers
v0x29d1750_0 .net "s2", 0 0, L_0x2e09b80;  1 drivers
v0x29d1810_0 .net "s2inv", 0 0, L_0x2e0aa40;  1 drivers
v0x29cc190_0 .net "xorRes", 0 0, L_0x2e09e30;  1 drivers
S_0x2a0c1d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2a11bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e09ef0/d .functor XOR 1, L_0x2e0c010, L_0x2e22250, C4<0>, C4<0>;
L_0x2e09ef0 .delay 1 (40,40,40) L_0x2e09ef0/d;
L_0x2e0a050/d .functor XOR 1, L_0x2e0beb0, L_0x2e09ef0, C4<0>, C4<0>;
L_0x2e0a050 .delay 1 (40,40,40) L_0x2e0a050/d;
L_0x2e0a160/d .functor XOR 1, L_0x2e0a050, L_0x2e099a0, C4<0>, C4<0>;
L_0x2e0a160 .delay 1 (40,40,40) L_0x2e0a160/d;
L_0x2e0a360/d .functor AND 1, L_0x2e0beb0, L_0x2e09ef0, C4<1>, C4<1>;
L_0x2e0a360 .delay 1 (40,40,40) L_0x2e0a360/d;
L_0x2e06ab0/d .functor AND 1, L_0x2e0a050, L_0x2e099a0, C4<1>, C4<1>;
L_0x2e06ab0 .delay 1 (40,40,40) L_0x2e06ab0/d;
L_0x2e0a620/d .functor OR 1, L_0x2e0a360, L_0x2e06ab0, C4<0>, C4<0>;
L_0x2e0a620 .delay 1 (40,40,40) L_0x2e0a620/d;
v0x2a0bde0_0 .net "AandB", 0 0, L_0x2e0a360;  1 drivers
v0x2a0bec0_0 .net "BxorSub", 0 0, L_0x2e09ef0;  1 drivers
v0x2a06850_0 .net "a", 0 0, L_0x2e0beb0;  alias, 1 drivers
v0x2a068f0_0 .net "b", 0 0, L_0x2e0c010;  alias, 1 drivers
v0x2a06400_0 .net "carryin", 0 0, L_0x2e099a0;  alias, 1 drivers
v0x2a064c0_0 .net "carryout", 0 0, L_0x2e0a620;  alias, 1 drivers
v0x2a06010_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a060b0_0 .net "res", 0 0, L_0x2e0a160;  alias, 1 drivers
v0x29ffc40_0 .net "xAorB", 0 0, L_0x2e0a050;  1 drivers
v0x29ffd00_0 .net "xAorBandCin", 0 0, L_0x2e06ab0;  1 drivers
S_0x29cbd40 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x29e8e70 .param/l "i" 0 4 165, +C4<011001>;
S_0x29cb950 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x29cbd40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e0bf50/d .functor AND 1, L_0x2e0e990, L_0x2e0eaf0, C4<1>, C4<1>;
L_0x2e0bf50 .delay 1 (40,40,40) L_0x2e0bf50/d;
L_0x2e0b730/d .functor NAND 1, L_0x2e0e990, L_0x2e0eaf0, C4<1>, C4<1>;
L_0x2e0b730 .delay 1 (20,20,20) L_0x2e0b730/d;
L_0x2e09d10/d .functor OR 1, L_0x2e0e990, L_0x2e0eaf0, C4<0>, C4<0>;
L_0x2e09d10 .delay 1 (40,40,40) L_0x2e09d10/d;
L_0x2e0c760/d .functor NOR 1, L_0x2e0e990, L_0x2e0eaf0, C4<0>, C4<0>;
L_0x2e0c760 .delay 1 (20,20,20) L_0x2e0c760/d;
L_0x2e0c820/d .functor XOR 1, L_0x2e0e990, L_0x2e0eaf0, C4<0>, C4<0>;
L_0x2e0c820 .delay 1 (40,40,40) L_0x2e0c820/d;
L_0x2e0d2b0/d .functor NOT 1, L_0x2e0c260, C4<0>, C4<0>, C4<0>;
L_0x2e0d2b0 .delay 1 (10,10,10) L_0x2e0d2b0/d;
L_0x2e0d410/d .functor NOT 1, L_0x2e0c300, C4<0>, C4<0>, C4<0>;
L_0x2e0d410 .delay 1 (10,10,10) L_0x2e0d410/d;
L_0x2e0d4d0/d .functor NOT 1, L_0x2e0c3a0, C4<0>, C4<0>, C4<0>;
L_0x2e0d4d0 .delay 1 (10,10,10) L_0x2e0d4d0/d;
L_0x2e0d680/d .functor AND 1, L_0x2e0cbf0, L_0x2e0d2b0, L_0x2e0d410, L_0x2e0d4d0;
L_0x2e0d680 .delay 1 (80,80,80) L_0x2e0d680/d;
L_0x2e0d880/d .functor AND 1, L_0x2e0cbf0, L_0x2e0c260, L_0x2e0d410, L_0x2e0d4d0;
L_0x2e0d880 .delay 1 (80,80,80) L_0x2e0d880/d;
L_0x2e0da90/d .functor AND 1, L_0x2e0c820, L_0x2e0d2b0, L_0x2e0c300, L_0x2e0d4d0;
L_0x2e0da90 .delay 1 (80,80,80) L_0x2e0da90/d;
L_0x2e0dc70/d .functor AND 1, L_0x2e0cbf0, L_0x2e0c260, L_0x2e0c300, L_0x2e0d4d0;
L_0x2e0dc70 .delay 1 (80,80,80) L_0x2e0dc70/d;
L_0x2e0de40/d .functor AND 1, L_0x2e0bf50, L_0x2e0d2b0, L_0x2e0d410, L_0x2e0c3a0;
L_0x2e0de40 .delay 1 (80,80,80) L_0x2e0de40/d;
L_0x2e0e020/d .functor AND 1, L_0x2e0b730, L_0x2e0c260, L_0x2e0d410, L_0x2e0c3a0;
L_0x2e0e020 .delay 1 (80,80,80) L_0x2e0e020/d;
L_0x2e0ddd0/d .functor AND 1, L_0x2e0c760, L_0x2e0d2b0, L_0x2e0c300, L_0x2e0c3a0;
L_0x2e0ddd0 .delay 1 (80,80,80) L_0x2e0ddd0/d;
L_0x2e0e400/d .functor AND 1, L_0x2e09d10, L_0x2e0c260, L_0x2e0c300, L_0x2e0c3a0;
L_0x2e0e400 .delay 1 (80,80,80) L_0x2e0e400/d;
L_0x2e0e5a0/0/0 .functor OR 1, L_0x2e0d680, L_0x2e0d880, L_0x2e0da90, L_0x2e0de40;
L_0x2e0e5a0/0/4 .functor OR 1, L_0x2e0e020, L_0x2e0ddd0, L_0x2e0e400, L_0x2e0dc70;
L_0x2e0e5a0/d .functor OR 1, L_0x2e0e5a0/0/0, L_0x2e0e5a0/0/4, C4<0>, C4<0>;
L_0x2e0e5a0 .delay 1 (160,160,160) L_0x2e0e5a0/d;
v0x29ae5a0_0 .net "a", 0 0, L_0x2e0e990;  1 drivers
v0x29ae660_0 .net "addSub", 0 0, L_0x2e0cbf0;  1 drivers
v0x29a8fe0_0 .net "andRes", 0 0, L_0x2e0bf50;  1 drivers
v0x29a90b0_0 .net "b", 0 0, L_0x2e0eaf0;  1 drivers
v0x29a8b90_0 .net "carryIn", 0 0, L_0x2e0c1c0;  1 drivers
v0x29a8c30_0 .net "carryOut", 0 0, L_0x2e0d0b0;  1 drivers
v0x29a87a0_0 .net "initialResult", 0 0, L_0x2e0e5a0;  1 drivers
v0x29a8840_0 .net "isAdd", 0 0, L_0x2e0d680;  1 drivers
v0x29a31e0_0 .net "isAnd", 0 0, L_0x2e0de40;  1 drivers
v0x29a3280_0 .net "isNand", 0 0, L_0x2e0e020;  1 drivers
v0x29a2d90_0 .net "isNor", 0 0, L_0x2e0ddd0;  1 drivers
v0x29a2e30_0 .net "isOr", 0 0, L_0x2e0e400;  1 drivers
v0x29a29a0_0 .net "isSLT", 0 0, L_0x2e0dc70;  1 drivers
v0x29a2a60_0 .net "isSub", 0 0, L_0x2e0d880;  1 drivers
v0x299c5b0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x299c650_0 .net "isXor", 0 0, L_0x2e0da90;  1 drivers
v0x2990e50_0 .net "nandRes", 0 0, L_0x2e0b730;  1 drivers
v0x298bc30_0 .net "norRes", 0 0, L_0x2e0c760;  1 drivers
v0x298bcf0_0 .net "orRes", 0 0, L_0x2e09d10;  1 drivers
v0x298b7e0_0 .net "s0", 0 0, L_0x2e0c260;  1 drivers
v0x298b8a0_0 .net "s0inv", 0 0, L_0x2e0d2b0;  1 drivers
v0x298b3f0_0 .net "s1", 0 0, L_0x2e0c300;  1 drivers
v0x298b4b0_0 .net "s1inv", 0 0, L_0x2e0d410;  1 drivers
v0x2b10240_0 .net "s2", 0 0, L_0x2e0c3a0;  1 drivers
v0x2b10300_0 .net "s2inv", 0 0, L_0x2e0d4d0;  1 drivers
v0x2b0fe00_0 .net "xorRes", 0 0, L_0x2e0c820;  1 drivers
S_0x29c5f40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x29cb950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e0c980/d .functor XOR 1, L_0x2e0eaf0, L_0x2e22250, C4<0>, C4<0>;
L_0x2e0c980 .delay 1 (40,40,40) L_0x2e0c980/d;
L_0x2e0ca40/d .functor XOR 1, L_0x2e0e990, L_0x2e0c980, C4<0>, C4<0>;
L_0x2e0ca40 .delay 1 (40,40,40) L_0x2e0ca40/d;
L_0x2e0cbf0/d .functor XOR 1, L_0x2e0ca40, L_0x2e0c1c0, C4<0>, C4<0>;
L_0x2e0cbf0 .delay 1 (40,40,40) L_0x2e0cbf0/d;
L_0x2e0cdf0/d .functor AND 1, L_0x2e0e990, L_0x2e0c980, C4<1>, C4<1>;
L_0x2e0cdf0 .delay 1 (40,40,40) L_0x2e0cdf0/d;
L_0x2e09d80/d .functor AND 1, L_0x2e0ca40, L_0x2e0c1c0, C4<1>, C4<1>;
L_0x2e09d80 .delay 1 (40,40,40) L_0x2e09d80/d;
L_0x2e0d0b0/d .functor OR 1, L_0x2e0cdf0, L_0x2e09d80, C4<0>, C4<0>;
L_0x2e0d0b0 .delay 1 (40,40,40) L_0x2e0d0b0/d;
v0x29c5b50_0 .net "AandB", 0 0, L_0x2e0cdf0;  1 drivers
v0x29c5c30_0 .net "BxorSub", 0 0, L_0x2e0c980;  1 drivers
v0x29bf720_0 .net "a", 0 0, L_0x2e0e990;  alias, 1 drivers
v0x29bf7c0_0 .net "b", 0 0, L_0x2e0eaf0;  alias, 1 drivers
v0x29b3c90_0 .net "carryin", 0 0, L_0x2e0c1c0;  alias, 1 drivers
v0x29b3d50_0 .net "carryout", 0 0, L_0x2e0d0b0;  alias, 1 drivers
v0x29aede0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x29aee80_0 .net "res", 0 0, L_0x2e0cbf0;  alias, 1 drivers
v0x29ae990_0 .net "xAorB", 0 0, L_0x2e0ca40;  1 drivers
v0x29aea50_0 .net "xAorBandCin", 0 0, L_0x2e09d80;  1 drivers
S_0x2b0a490 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x298bdb0 .param/l "i" 0 4 165, +C4<011010>;
S_0x2b0a050 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2b0a490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e0ea30/d .functor AND 1, L_0x2e11450, L_0x2e115b0, C4<1>, C4<1>;
L_0x2e0ea30 .delay 1 (40,40,40) L_0x2e0ea30/d;
L_0x2e0e210/d .functor NAND 1, L_0x2e11450, L_0x2e115b0, C4<1>, C4<1>;
L_0x2e0e210 .delay 1 (20,20,20) L_0x2e0e210/d;
L_0x2e0c4e0/d .functor OR 1, L_0x2e11450, L_0x2e115b0, C4<0>, C4<0>;
L_0x2e0c4e0 .delay 1 (40,40,40) L_0x2e0c4e0/d;
L_0x2e0f270/d .functor NOR 1, L_0x2e11450, L_0x2e115b0, C4<0>, C4<0>;
L_0x2e0f270 .delay 1 (20,20,20) L_0x2e0f270/d;
L_0x2e0f330/d .functor XOR 1, L_0x2e11450, L_0x2e115b0, C4<0>, C4<0>;
L_0x2e0f330 .delay 1 (40,40,40) L_0x2e0f330/d;
L_0x2e0fdc0/d .functor NOT 1, L_0x2e0ed40, C4<0>, C4<0>, C4<0>;
L_0x2e0fdc0 .delay 1 (10,10,10) L_0x2e0fdc0/d;
L_0x2e0ff20/d .functor NOT 1, L_0x2e0ede0, C4<0>, C4<0>, C4<0>;
L_0x2e0ff20 .delay 1 (10,10,10) L_0x2e0ff20/d;
L_0x2e0ffe0/d .functor NOT 1, L_0x2e0ee80, C4<0>, C4<0>, C4<0>;
L_0x2e0ffe0 .delay 1 (10,10,10) L_0x2e0ffe0/d;
L_0x2e10190/d .functor AND 1, L_0x2e0f700, L_0x2e0fdc0, L_0x2e0ff20, L_0x2e0ffe0;
L_0x2e10190 .delay 1 (80,80,80) L_0x2e10190/d;
L_0x2e10340/d .functor AND 1, L_0x2e0f700, L_0x2e0ed40, L_0x2e0ff20, L_0x2e0ffe0;
L_0x2e10340 .delay 1 (80,80,80) L_0x2e10340/d;
L_0x2e10550/d .functor AND 1, L_0x2e0f330, L_0x2e0fdc0, L_0x2e0ede0, L_0x2e0ffe0;
L_0x2e10550 .delay 1 (80,80,80) L_0x2e10550/d;
L_0x2e10730/d .functor AND 1, L_0x2e0f700, L_0x2e0ed40, L_0x2e0ede0, L_0x2e0ffe0;
L_0x2e10730 .delay 1 (80,80,80) L_0x2e10730/d;
L_0x2e10900/d .functor AND 1, L_0x2e0ea30, L_0x2e0fdc0, L_0x2e0ff20, L_0x2e0ee80;
L_0x2e10900 .delay 1 (80,80,80) L_0x2e10900/d;
L_0x2e10ae0/d .functor AND 1, L_0x2e0e210, L_0x2e0ed40, L_0x2e0ff20, L_0x2e0ee80;
L_0x2e10ae0 .delay 1 (80,80,80) L_0x2e10ae0/d;
L_0x2e10890/d .functor AND 1, L_0x2e0f270, L_0x2e0fdc0, L_0x2e0ede0, L_0x2e0ee80;
L_0x2e10890 .delay 1 (80,80,80) L_0x2e10890/d;
L_0x2e10ec0/d .functor AND 1, L_0x2e0c4e0, L_0x2e0ed40, L_0x2e0ede0, L_0x2e0ee80;
L_0x2e10ec0 .delay 1 (80,80,80) L_0x2e10ec0/d;
L_0x2e11060/0/0 .functor OR 1, L_0x2e10190, L_0x2e10340, L_0x2e10550, L_0x2e10900;
L_0x2e11060/0/4 .functor OR 1, L_0x2e10ae0, L_0x2e10890, L_0x2e10ec0, L_0x2e10730;
L_0x2e11060/d .functor OR 1, L_0x2e11060/0/0, L_0x2e11060/0/4, C4<0>, C4<0>;
L_0x2e11060 .delay 1 (160,160,160) L_0x2e11060/d;
v0x2aed120_0 .net "a", 0 0, L_0x2e11450;  1 drivers
v0x2aed1e0_0 .net "addSub", 0 0, L_0x2e0f700;  1 drivers
v0x2aeccd0_0 .net "andRes", 0 0, L_0x2e0ea30;  1 drivers
v0x2aecda0_0 .net "b", 0 0, L_0x2e115b0;  1 drivers
v0x2aec8e0_0 .net "carryIn", 0 0, L_0x2e0eca0;  1 drivers
v0x2aec980_0 .net "carryOut", 0 0, L_0x2e0fbc0;  1 drivers
v0x2ae7350_0 .net "initialResult", 0 0, L_0x2e11060;  1 drivers
v0x2ae73f0_0 .net "isAdd", 0 0, L_0x2e10190;  1 drivers
v0x2ae6f00_0 .net "isAnd", 0 0, L_0x2e10900;  1 drivers
v0x2ae6fa0_0 .net "isNand", 0 0, L_0x2e10ae0;  1 drivers
v0x2ae6b10_0 .net "isNor", 0 0, L_0x2e10890;  1 drivers
v0x2ae6bb0_0 .net "isOr", 0 0, L_0x2e10ec0;  1 drivers
v0x2ae06f0_0 .net "isSLT", 0 0, L_0x2e10730;  1 drivers
v0x2ae07b0_0 .net "isSub", 0 0, L_0x2e10340;  1 drivers
v0x2ad4c60_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2ad4d00_0 .net "isXor", 0 0, L_0x2e10550;  1 drivers
v0x2acfdb0_0 .net "nandRes", 0 0, L_0x2e0e210;  1 drivers
v0x2acf960_0 .net "norRes", 0 0, L_0x2e0f270;  1 drivers
v0x2acfa20_0 .net "orRes", 0 0, L_0x2e0c4e0;  1 drivers
v0x2acf570_0 .net "s0", 0 0, L_0x2e0ed40;  1 drivers
v0x2acf630_0 .net "s0inv", 0 0, L_0x2e0fdc0;  1 drivers
v0x2ac9fe0_0 .net "s1", 0 0, L_0x2e0ede0;  1 drivers
v0x2aca0a0_0 .net "s1inv", 0 0, L_0x2e0ff20;  1 drivers
v0x2ac9b90_0 .net "s2", 0 0, L_0x2e0ee80;  1 drivers
v0x2ac9c50_0 .net "s2inv", 0 0, L_0x2e0ffe0;  1 drivers
v0x2ac97a0_0 .net "xorRes", 0 0, L_0x2e0f330;  1 drivers
S_0x2b046f0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2b0a050;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e0f490/d .functor XOR 1, L_0x2e115b0, L_0x2e22250, C4<0>, C4<0>;
L_0x2e0f490 .delay 1 (40,40,40) L_0x2e0f490/d;
L_0x2e0f550/d .functor XOR 1, L_0x2e11450, L_0x2e0f490, C4<0>, C4<0>;
L_0x2e0f550 .delay 1 (40,40,40) L_0x2e0f550/d;
L_0x2e0f700/d .functor XOR 1, L_0x2e0f550, L_0x2e0eca0, C4<0>, C4<0>;
L_0x2e0f700 .delay 1 (40,40,40) L_0x2e0f700/d;
L_0x2e0f900/d .functor AND 1, L_0x2e11450, L_0x2e0f490, C4<1>, C4<1>;
L_0x2e0f900 .delay 1 (40,40,40) L_0x2e0f900/d;
L_0x2e0c550/d .functor AND 1, L_0x2e0f550, L_0x2e0eca0, C4<1>, C4<1>;
L_0x2e0c550 .delay 1 (40,40,40) L_0x2e0c550/d;
L_0x2e0fbc0/d .functor OR 1, L_0x2e0f900, L_0x2e0c550, C4<0>, C4<0>;
L_0x2e0fbc0 .delay 1 (40,40,40) L_0x2e0fbc0/d;
v0x2b04280_0 .net "AandB", 0 0, L_0x2e0f900;  1 drivers
v0x2b04360_0 .net "BxorSub", 0 0, L_0x2e0f490;  1 drivers
v0x2b03e90_0 .net "a", 0 0, L_0x2e11450;  alias, 1 drivers
v0x2b03f30_0 .net "b", 0 0, L_0x2e115b0;  alias, 1 drivers
v0x2af2ef0_0 .net "carryin", 0 0, L_0x2e0eca0;  alias, 1 drivers
v0x2af2fb0_0 .net "carryout", 0 0, L_0x2e0fbc0;  alias, 1 drivers
v0x2af2aa0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2af2b40_0 .net "res", 0 0, L_0x2e0f700;  alias, 1 drivers
v0x2af26b0_0 .net "xAorB", 0 0, L_0x2e0f550;  1 drivers
v0x2af2770_0 .net "xAorBandCin", 0 0, L_0x2e0c550;  1 drivers
S_0x2ac4210 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2ae0870 .param/l "i" 0 4 165, +C4<011011>;
S_0x2ac3dc0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ac4210;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e114f0/d .functor AND 1, L_0x2e13ea0, L_0x2e14000, C4<1>, C4<1>;
L_0x2e114f0 .delay 1 (40,40,40) L_0x2e114f0/d;
L_0x2e0f120/d .functor NAND 1, L_0x2e13ea0, L_0x2e14000, C4<1>, C4<1>;
L_0x2e0f120 .delay 1 (20,20,20) L_0x2e0f120/d;
L_0x2e0efc0/d .functor OR 1, L_0x2e13ea0, L_0x2e14000, C4<0>, C4<0>;
L_0x2e0efc0 .delay 1 (40,40,40) L_0x2e0efc0/d;
L_0x2e11d10/d .functor NOR 1, L_0x2e13ea0, L_0x2e14000, C4<0>, C4<0>;
L_0x2e11d10 .delay 1 (20,20,20) L_0x2e11d10/d;
L_0x2e11dd0/d .functor XOR 1, L_0x2e13ea0, L_0x2e14000, C4<0>, C4<0>;
L_0x2e11dd0 .delay 1 (40,40,40) L_0x2e11dd0/d;
L_0x2e12860/d .functor NOT 1, L_0x2de95a0, C4<0>, C4<0>, C4<0>;
L_0x2e12860 .delay 1 (10,10,10) L_0x2e12860/d;
L_0x2e129c0/d .functor NOT 1, L_0x2e11760, C4<0>, C4<0>, C4<0>;
L_0x2e129c0 .delay 1 (10,10,10) L_0x2e129c0/d;
L_0x2e12a80/d .functor NOT 1, L_0x2e11800, C4<0>, C4<0>, C4<0>;
L_0x2e12a80 .delay 1 (10,10,10) L_0x2e12a80/d;
L_0x2e12c30/d .functor AND 1, L_0x2e121a0, L_0x2e12860, L_0x2e129c0, L_0x2e12a80;
L_0x2e12c30 .delay 1 (80,80,80) L_0x2e12c30/d;
L_0x2e12de0/d .functor AND 1, L_0x2e121a0, L_0x2de95a0, L_0x2e129c0, L_0x2e12a80;
L_0x2e12de0 .delay 1 (80,80,80) L_0x2e12de0/d;
L_0x2e12ff0/d .functor AND 1, L_0x2e11dd0, L_0x2e12860, L_0x2e11760, L_0x2e12a80;
L_0x2e12ff0 .delay 1 (80,80,80) L_0x2e12ff0/d;
L_0x2e131d0/d .functor AND 1, L_0x2e121a0, L_0x2de95a0, L_0x2e11760, L_0x2e12a80;
L_0x2e131d0 .delay 1 (80,80,80) L_0x2e131d0/d;
L_0x2e133a0/d .functor AND 1, L_0x2e114f0, L_0x2e12860, L_0x2e129c0, L_0x2e11800;
L_0x2e133a0 .delay 1 (80,80,80) L_0x2e133a0/d;
L_0x2e13580/d .functor AND 1, L_0x2e0f120, L_0x2de95a0, L_0x2e129c0, L_0x2e11800;
L_0x2e13580 .delay 1 (80,80,80) L_0x2e13580/d;
L_0x2e13330/d .functor AND 1, L_0x2e11d10, L_0x2e12860, L_0x2e11760, L_0x2e11800;
L_0x2e13330 .delay 1 (80,80,80) L_0x2e13330/d;
L_0x2e13910/d .functor AND 1, L_0x2e0efc0, L_0x2de95a0, L_0x2e11760, L_0x2e11800;
L_0x2e13910 .delay 1 (80,80,80) L_0x2e13910/d;
L_0x2e13ab0/0/0 .functor OR 1, L_0x2e12c30, L_0x2e12de0, L_0x2e12ff0, L_0x2e133a0;
L_0x2e13ab0/0/4 .functor OR 1, L_0x2e13580, L_0x2e13330, L_0x2e13910, L_0x2e131d0;
L_0x2e13ab0/d .functor OR 1, L_0x2e13ab0/0/0, L_0x2e13ab0/0/4, C4<0>, C4<0>;
L_0x2e13ab0 .delay 1 (160,160,160) L_0x2e13ab0/d;
v0x2aa6e30_0 .net "a", 0 0, L_0x2e13ea0;  1 drivers
v0x2aa6ef0_0 .net "addSub", 0 0, L_0x2e121a0;  1 drivers
v0x2aa69e0_0 .net "andRes", 0 0, L_0x2e114f0;  1 drivers
v0x2aa6ab0_0 .net "b", 0 0, L_0x2e14000;  1 drivers
v0x2aa65f0_0 .net "carryIn", 0 0, L_0x2de9470;  1 drivers
v0x2aa6690_0 .net "carryOut", 0 0, L_0x2e12660;  1 drivers
v0x2aa0200_0 .net "initialResult", 0 0, L_0x2e13ab0;  1 drivers
v0x2aa02a0_0 .net "isAdd", 0 0, L_0x2e12c30;  1 drivers
v0x2a94770_0 .net "isAnd", 0 0, L_0x2e133a0;  1 drivers
v0x2a94810_0 .net "isNand", 0 0, L_0x2e13580;  1 drivers
v0x2a8f8c0_0 .net "isNor", 0 0, L_0x2e13330;  1 drivers
v0x2a8f960_0 .net "isOr", 0 0, L_0x2e13910;  1 drivers
v0x2a8f470_0 .net "isSLT", 0 0, L_0x2e131d0;  1 drivers
v0x2a8f530_0 .net "isSub", 0 0, L_0x2e12de0;  1 drivers
v0x2a8f080_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a8f120_0 .net "isXor", 0 0, L_0x2e12ff0;  1 drivers
v0x2a89ac0_0 .net "nandRes", 0 0, L_0x2e0f120;  1 drivers
v0x2a89670_0 .net "norRes", 0 0, L_0x2e11d10;  1 drivers
v0x2a89730_0 .net "orRes", 0 0, L_0x2e0efc0;  1 drivers
v0x2a89280_0 .net "s0", 0 0, L_0x2de95a0;  1 drivers
v0x2a89340_0 .net "s0inv", 0 0, L_0x2e12860;  1 drivers
v0x2a83cc0_0 .net "s1", 0 0, L_0x2e11760;  1 drivers
v0x2a83d80_0 .net "s1inv", 0 0, L_0x2e129c0;  1 drivers
v0x2a83870_0 .net "s2", 0 0, L_0x2e11800;  1 drivers
v0x2a83930_0 .net "s2inv", 0 0, L_0x2e12a80;  1 drivers
v0x2a83480_0 .net "xorRes", 0 0, L_0x2e11dd0;  1 drivers
S_0x2ab2a30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ac3dc0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e11f30/d .functor XOR 1, L_0x2e14000, L_0x2e22250, C4<0>, C4<0>;
L_0x2e11f30 .delay 1 (40,40,40) L_0x2e11f30/d;
L_0x2e11ff0/d .functor XOR 1, L_0x2e13ea0, L_0x2e11f30, C4<0>, C4<0>;
L_0x2e11ff0 .delay 1 (40,40,40) L_0x2e11ff0/d;
L_0x2e121a0/d .functor XOR 1, L_0x2e11ff0, L_0x2de9470, C4<0>, C4<0>;
L_0x2e121a0 .delay 1 (40,40,40) L_0x2e121a0/d;
L_0x2e123a0/d .functor AND 1, L_0x2e13ea0, L_0x2e11f30, C4<1>, C4<1>;
L_0x2e123a0 .delay 1 (40,40,40) L_0x2e123a0/d;
L_0x2e0f030/d .functor AND 1, L_0x2e11ff0, L_0x2de9470, C4<1>, C4<1>;
L_0x2e0f030 .delay 1 (40,40,40) L_0x2e0f030/d;
L_0x2e12660/d .functor OR 1, L_0x2e123a0, L_0x2e0f030, C4<0>, C4<0>;
L_0x2e12660 .delay 1 (40,40,40) L_0x2e12660/d;
v0x2ab25e0_0 .net "AandB", 0 0, L_0x2e123a0;  1 drivers
v0x2ab26c0_0 .net "BxorSub", 0 0, L_0x2e11f30;  1 drivers
v0x2ab21f0_0 .net "a", 0 0, L_0x2e13ea0;  alias, 1 drivers
v0x2ab2290_0 .net "b", 0 0, L_0x2e14000;  alias, 1 drivers
v0x2aacc30_0 .net "carryin", 0 0, L_0x2de9470;  alias, 1 drivers
v0x2aaccf0_0 .net "carryout", 0 0, L_0x2e12660;  alias, 1 drivers
v0x2aac7e0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2aac880_0 .net "res", 0 0, L_0x2e121a0;  alias, 1 drivers
v0x2aac3f0_0 .net "xAorB", 0 0, L_0x2e11ff0;  1 drivers
v0x2aac4b0_0 .net "xAorBandCin", 0 0, L_0x2e0f030;  1 drivers
S_0x2a72500 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b73590 .param/l "i" 0 4 165, +C4<011100>;
S_0x2a720b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2a72500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e13f40/d .functor AND 1, L_0x2e16bb0, L_0x2e16d10, C4<1>, C4<1>;
L_0x2e13f40 .delay 1 (40,40,40) L_0x2e13f40/d;
L_0x2e13770/d .functor NAND 1, L_0x2e16bb0, L_0x2e16d10, C4<1>, C4<1>;
L_0x2e13770 .delay 1 (20,20,20) L_0x2e13770/d;
L_0x2e11990/d .functor OR 1, L_0x2e16bb0, L_0x2e16d10, C4<0>, C4<0>;
L_0x2e11990 .delay 1 (40,40,40) L_0x2e11990/d;
L_0x2e11c90/d .functor NOR 1, L_0x2e16bb0, L_0x2e16d10, C4<0>, C4<0>;
L_0x2e11c90 .delay 1 (20,20,20) L_0x2e11c90/d;
L_0x2e14b10/d .functor XOR 1, L_0x2e16bb0, L_0x2e16d10, C4<0>, C4<0>;
L_0x2e14b10 .delay 1 (40,40,40) L_0x2e14b10/d;
L_0x2e15520/d .functor NOT 1, L_0x2e14660, C4<0>, C4<0>, C4<0>;
L_0x2e15520 .delay 1 (10,10,10) L_0x2e15520/d;
L_0x2e15680/d .functor NOT 1, L_0x2e14700, C4<0>, C4<0>, C4<0>;
L_0x2e15680 .delay 1 (10,10,10) L_0x2e15680/d;
L_0x2e15740/d .functor NOT 1, L_0x2e147a0, C4<0>, C4<0>, C4<0>;
L_0x2e15740 .delay 1 (10,10,10) L_0x2e15740/d;
L_0x2e158f0/d .functor AND 1, L_0x2e14e40, L_0x2e15520, L_0x2e15680, L_0x2e15740;
L_0x2e158f0 .delay 1 (80,80,80) L_0x2e158f0/d;
L_0x2e15af0/d .functor AND 1, L_0x2e14e40, L_0x2e14660, L_0x2e15680, L_0x2e15740;
L_0x2e15af0 .delay 1 (80,80,80) L_0x2e15af0/d;
L_0x2e15d00/d .functor AND 1, L_0x2e14b10, L_0x2e15520, L_0x2e14700, L_0x2e15740;
L_0x2e15d00 .delay 1 (80,80,80) L_0x2e15d00/d;
L_0x2e15ee0/d .functor AND 1, L_0x2e14e40, L_0x2e14660, L_0x2e14700, L_0x2e15740;
L_0x2e15ee0 .delay 1 (80,80,80) L_0x2e15ee0/d;
L_0x2e160b0/d .functor AND 1, L_0x2e13f40, L_0x2e15520, L_0x2e15680, L_0x2e147a0;
L_0x2e160b0 .delay 1 (80,80,80) L_0x2e160b0/d;
L_0x2e16290/d .functor AND 1, L_0x2e13770, L_0x2e14660, L_0x2e15680, L_0x2e147a0;
L_0x2e16290 .delay 1 (80,80,80) L_0x2e16290/d;
L_0x2e16040/d .functor AND 1, L_0x2e11c90, L_0x2e15520, L_0x2e14700, L_0x2e147a0;
L_0x2e16040 .delay 1 (80,80,80) L_0x2e16040/d;
L_0x2e16620/d .functor AND 1, L_0x2e11990, L_0x2e14660, L_0x2e14700, L_0x2e147a0;
L_0x2e16620 .delay 1 (80,80,80) L_0x2e16620/d;
L_0x2e167c0/0/0 .functor OR 1, L_0x2e158f0, L_0x2e15af0, L_0x2e15d00, L_0x2e160b0;
L_0x2e167c0/0/4 .functor OR 1, L_0x2e16290, L_0x2e16040, L_0x2e16620, L_0x2e15ee0;
L_0x2e167c0/d .functor OR 1, L_0x2e167c0/0/0, L_0x2e167c0/0/4, C4<0>, C4<0>;
L_0x2e167c0 .delay 1 (160,160,160) L_0x2e167c0/d;
v0x2a65900_0 .net "a", 0 0, L_0x2e16bb0;  1 drivers
v0x2a659c0_0 .net "addSub", 0 0, L_0x2e14e40;  1 drivers
v0x2bfab20_0 .net "andRes", 0 0, L_0x2e13f40;  1 drivers
v0x2bfabf0_0 .net "b", 0 0, L_0x2e16d10;  1 drivers
v0x2bd7900_0 .net "carryIn", 0 0, L_0x2e145c0;  1 drivers
v0x2bd79a0_0 .net "carryOut", 0 0, L_0x2e15320;  1 drivers
v0x29d6bc0_0 .net "initialResult", 0 0, L_0x2e167c0;  1 drivers
v0x29d6c60_0 .net "isAdd", 0 0, L_0x2e158f0;  1 drivers
v0x29d6d00_0 .net "isAnd", 0 0, L_0x2e160b0;  1 drivers
v0x29b3930_0 .net "isNand", 0 0, L_0x2e16290;  1 drivers
v0x29b39d0_0 .net "isNor", 0 0, L_0x2e16040;  1 drivers
v0x29b3a70_0 .net "isOr", 0 0, L_0x2e16620;  1 drivers
v0x2af7b20_0 .net "isSLT", 0 0, L_0x2e15ee0;  1 drivers
v0x2af7bc0_0 .net "isSub", 0 0, L_0x2e15af0;  1 drivers
v0x2ad4900_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2ad49a0_0 .net "isXor", 0 0, L_0x2e15d00;  1 drivers
v0x2c1de30_0 .net "nandRes", 0 0, L_0x2e13770;  1 drivers
v0x2c00ab0_0 .net "norRes", 0 0, L_0x2e11c90;  1 drivers
v0x2c00b50_0 .net "orRes", 0 0, L_0x2e11990;  1 drivers
v0x2bfade0_0 .net "s0", 0 0, L_0x2e14660;  1 drivers
v0x2bfaea0_0 .net "s0inv", 0 0, L_0x2e15520;  1 drivers
v0x2bdd9d0_0 .net "s1", 0 0, L_0x2e14700;  1 drivers
v0x2bdda90_0 .net "s1inv", 0 0, L_0x2e15680;  1 drivers
v0x2bc05a0_0 .net "s2", 0 0, L_0x2e147a0;  1 drivers
v0x2bc0660_0 .net "s2inv", 0 0, L_0x2e15740;  1 drivers
v0x2bba880_0 .net "xorRes", 0 0, L_0x2e14b10;  1 drivers
S_0x2a6c700 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2a720b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e14bd0/d .functor XOR 1, L_0x2e16d10, L_0x2e22250, C4<0>, C4<0>;
L_0x2e14bd0 .delay 1 (40,40,40) L_0x2e14bd0/d;
L_0x2e14d30/d .functor XOR 1, L_0x2e16bb0, L_0x2e14bd0, C4<0>, C4<0>;
L_0x2e14d30 .delay 1 (40,40,40) L_0x2e14d30/d;
L_0x2e14e40/d .functor XOR 1, L_0x2e14d30, L_0x2e145c0, C4<0>, C4<0>;
L_0x2e14e40 .delay 1 (40,40,40) L_0x2e14e40/d;
L_0x2e15040/d .functor AND 1, L_0x2e16bb0, L_0x2e14bd0, C4<1>, C4<1>;
L_0x2e15040 .delay 1 (40,40,40) L_0x2e15040/d;
L_0x2e152b0/d .functor AND 1, L_0x2e14d30, L_0x2e145c0, C4<1>, C4<1>;
L_0x2e152b0 .delay 1 (40,40,40) L_0x2e152b0/d;
L_0x2e15320/d .functor OR 1, L_0x2e15040, L_0x2e152b0, C4<0>, C4<0>;
L_0x2e15320 .delay 1 (40,40,40) L_0x2e15320/d;
v0x2a6c2b0_0 .net "AandB", 0 0, L_0x2e15040;  1 drivers
v0x2a6c390_0 .net "BxorSub", 0 0, L_0x2e14bd0;  1 drivers
v0x2a6bec0_0 .net "a", 0 0, L_0x2e16bb0;  alias, 1 drivers
v0x2a6bf60_0 .net "b", 0 0, L_0x2e16d10;  alias, 1 drivers
v0x2a66900_0 .net "carryin", 0 0, L_0x2e145c0;  alias, 1 drivers
v0x2a669c0_0 .net "carryout", 0 0, L_0x2e15320;  alias, 1 drivers
v0x2a664b0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a66550_0 .net "res", 0 0, L_0x2e14e40;  alias, 1 drivers
v0x2a660c0_0 .net "xAorB", 0 0, L_0x2e14d30;  1 drivers
v0x2a66180_0 .net "xAorBandCin", 0 0, L_0x2e152b0;  1 drivers
S_0x2b9d490 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b730a0 .param/l "i" 0 4 165, +C4<011101>;
S_0x2a3a360 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2b9d490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e16c50/d .functor AND 1, L_0x2e19610, L_0x2e19770, C4<1>, C4<1>;
L_0x2e16c50 .delay 1 (40,40,40) L_0x2e16c50/d;
L_0x2e16480/d .functor NAND 1, L_0x2e19610, L_0x2e19770, C4<1>, C4<1>;
L_0x2e16480 .delay 1 (20,20,20) L_0x2e16480/d;
L_0x2e148e0/d .functor OR 1, L_0x2e19610, L_0x2e19770, C4<0>, C4<0>;
L_0x2e148e0 .delay 1 (40,40,40) L_0x2e148e0/d;
L_0x2e174d0/d .functor NOR 1, L_0x2e19610, L_0x2e19770, C4<0>, C4<0>;
L_0x2e174d0 .delay 1 (20,20,20) L_0x2e174d0/d;
L_0x2e17590/d .functor XOR 1, L_0x2e19610, L_0x2e19770, C4<0>, C4<0>;
L_0x2e17590 .delay 1 (40,40,40) L_0x2e17590/d;
L_0x2e17fd0/d .functor NOT 1, L_0x2e19a50, C4<0>, C4<0>, C4<0>;
L_0x2e17fd0 .delay 1 (10,10,10) L_0x2e17fd0/d;
L_0x2e18130/d .functor NOT 1, L_0x2e16ec0, C4<0>, C4<0>, C4<0>;
L_0x2e18130 .delay 1 (10,10,10) L_0x2e18130/d;
L_0x2e181f0/d .functor NOT 1, L_0x2e16f60, C4<0>, C4<0>, C4<0>;
L_0x2e181f0 .delay 1 (10,10,10) L_0x2e181f0/d;
L_0x2e183a0/d .functor AND 1, L_0x2e17910, L_0x2e17fd0, L_0x2e18130, L_0x2e181f0;
L_0x2e183a0 .delay 1 (80,80,80) L_0x2e183a0/d;
L_0x2e18550/d .functor AND 1, L_0x2e17910, L_0x2e19a50, L_0x2e18130, L_0x2e181f0;
L_0x2e18550 .delay 1 (80,80,80) L_0x2e18550/d;
L_0x2e18760/d .functor AND 1, L_0x2e17590, L_0x2e17fd0, L_0x2e16ec0, L_0x2e181f0;
L_0x2e18760 .delay 1 (80,80,80) L_0x2e18760/d;
L_0x2e18940/d .functor AND 1, L_0x2e17910, L_0x2e19a50, L_0x2e16ec0, L_0x2e181f0;
L_0x2e18940 .delay 1 (80,80,80) L_0x2e18940/d;
L_0x2e18b10/d .functor AND 1, L_0x2e16c50, L_0x2e17fd0, L_0x2e18130, L_0x2e16f60;
L_0x2e18b10 .delay 1 (80,80,80) L_0x2e18b10/d;
L_0x2e18cf0/d .functor AND 1, L_0x2e16480, L_0x2e19a50, L_0x2e18130, L_0x2e16f60;
L_0x2e18cf0 .delay 1 (80,80,80) L_0x2e18cf0/d;
L_0x2e18aa0/d .functor AND 1, L_0x2e174d0, L_0x2e17fd0, L_0x2e16ec0, L_0x2e16f60;
L_0x2e18aa0 .delay 1 (80,80,80) L_0x2e18aa0/d;
L_0x2e19080/d .functor AND 1, L_0x2e148e0, L_0x2e19a50, L_0x2e16ec0, L_0x2e16f60;
L_0x2e19080 .delay 1 (80,80,80) L_0x2e19080/d;
L_0x2e19220/0/0 .functor OR 1, L_0x2e183a0, L_0x2e18550, L_0x2e18760, L_0x2e18b10;
L_0x2e19220/0/4 .functor OR 1, L_0x2e18cf0, L_0x2e18aa0, L_0x2e19080, L_0x2e18940;
L_0x2e19220/d .functor OR 1, L_0x2e19220/0/0, L_0x2e19220/0/4, C4<0>, C4<0>;
L_0x2e19220 .delay 1 (160,160,160) L_0x2e19220/d;
v0x2996890_0 .net "a", 0 0, L_0x2e19610;  1 drivers
v0x2996950_0 .net "addSub", 0 0, L_0x2e17910;  1 drivers
v0x2afdab0_0 .net "andRes", 0 0, L_0x2e16c50;  1 drivers
v0x2afdb80_0 .net "b", 0 0, L_0x2e19770;  1 drivers
v0x2af7de0_0 .net "carryIn", 0 0, L_0x2e19920;  1 drivers
v0x2af7e80_0 .net "carryOut", 0 0, L_0x2e17dd0;  1 drivers
v0x2ada9d0_0 .net "initialResult", 0 0, L_0x2e19220;  1 drivers
v0x2adaa70_0 .net "isAdd", 0 0, L_0x2e183a0;  1 drivers
v0x2adab10_0 .net "isAnd", 0 0, L_0x2e18b10;  1 drivers
v0x2abd600_0 .net "isNand", 0 0, L_0x2e18cf0;  1 drivers
v0x2abd6a0_0 .net "isNor", 0 0, L_0x2e18aa0;  1 drivers
v0x2abd740_0 .net "isOr", 0 0, L_0x2e19080;  1 drivers
v0x2ab78e0_0 .net "isSLT", 0 0, L_0x2e18940;  1 drivers
v0x2ab79a0_0 .net "isSub", 0 0, L_0x2e18550;  1 drivers
v0x2a9a4e0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a9a580_0 .net "isXor", 0 0, L_0x2e18760;  1 drivers
v0x2a7d0d0_0 .net "nandRes", 0 0, L_0x2e16480;  1 drivers
v0x2a773b0_0 .net "norRes", 0 0, L_0x2e174d0;  1 drivers
v0x2a77470_0 .net "orRes", 0 0, L_0x2e148e0;  1 drivers
v0x2bba5a0_0 .net "s0", 0 0, L_0x2e19a50;  1 drivers
v0x2bba660_0 .net "s0inv", 0 0, L_0x2e17fd0;  1 drivers
v0x2ab7600_0 .net "s1", 0 0, L_0x2e16ec0;  1 drivers
v0x2ab76c0_0 .net "s1inv", 0 0, L_0x2e18130;  1 drivers
v0x2a9fb10_0 .net "s2", 0 0, L_0x2e16f60;  1 drivers
v0x2a9fbd0_0 .net "s2inv", 0 0, L_0x2e181f0;  1 drivers
v0x2aa55e0_0 .net "xorRes", 0 0, L_0x2e17590;  1 drivers
S_0x2a172a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2a3a360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e176f0/d .functor XOR 1, L_0x2e19770, L_0x2e22250, C4<0>, C4<0>;
L_0x2e176f0 .delay 1 (40,40,40) L_0x2e176f0/d;
L_0x2e177b0/d .functor XOR 1, L_0x2e19610, L_0x2e176f0, C4<0>, C4<0>;
L_0x2e177b0 .delay 1 (40,40,40) L_0x2e177b0/d;
L_0x2e17910/d .functor XOR 1, L_0x2e177b0, L_0x2e19920, C4<0>, C4<0>;
L_0x2e17910 .delay 1 (40,40,40) L_0x2e17910/d;
L_0x2e17b10/d .functor AND 1, L_0x2e19610, L_0x2e176f0, C4<1>, C4<1>;
L_0x2e17b10 .delay 1 (40,40,40) L_0x2e17b10/d;
L_0x2e14950/d .functor AND 1, L_0x2e177b0, L_0x2e19920, C4<1>, C4<1>;
L_0x2e14950 .delay 1 (40,40,40) L_0x2e14950/d;
L_0x2e17dd0/d .functor OR 1, L_0x2e17b10, L_0x2e14950, C4<0>, C4<0>;
L_0x2e17dd0 .delay 1 (40,40,40) L_0x2e17dd0/d;
v0x29f9f20_0 .net "AandB", 0 0, L_0x2e17b10;  1 drivers
v0x29f9fc0_0 .net "BxorSub", 0 0, L_0x2e176f0;  1 drivers
v0x29fa060_0 .net "a", 0 0, L_0x2e19610;  alias, 1 drivers
v0x29dcb50_0 .net "b", 0 0, L_0x2e19770;  alias, 1 drivers
v0x29dcc10_0 .net "carryin", 0 0, L_0x2e19920;  alias, 1 drivers
v0x29d6e80_0 .net "carryout", 0 0, L_0x2e17dd0;  alias, 1 drivers
v0x29d6f20_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x29d6fc0_0 .net "res", 0 0, L_0x2e17910;  alias, 1 drivers
v0x29b9a00_0 .net "xAorB", 0 0, L_0x2e177b0;  1 drivers
v0x29b9ac0_0 .net "xAorBandCin", 0 0, L_0x2e14950;  1 drivers
S_0x2ab11b0 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2ab1370 .param/l "i" 0 4 165, +C4<011110>;
S_0x2ab71b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ab11b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e196b0/d .functor AND 1, L_0x2e1c0d0, L_0x2e1c230, C4<1>, C4<1>;
L_0x2e196b0 .delay 1 (40,40,40) L_0x2e196b0/d;
L_0x2e18ee0/d .functor NAND 1, L_0x2e1c0d0, L_0x2e1c230, C4<1>, C4<1>;
L_0x2e18ee0 .delay 1 (20,20,20) L_0x2e18ee0/d;
L_0x2e170f0/d .functor OR 1, L_0x2e1c0d0, L_0x2e1c230, C4<0>, C4<0>;
L_0x2e170f0 .delay 1 (40,40,40) L_0x2e170f0/d;
L_0x2e17290/d .functor NOR 1, L_0x2e1c0d0, L_0x2e1c230, C4<0>, C4<0>;
L_0x2e17290 .delay 1 (20,20,20) L_0x2e17290/d;
L_0x2e17440/d .functor XOR 1, L_0x2e1c0d0, L_0x2e1c230, C4<0>, C4<0>;
L_0x2e17440 .delay 1 (40,40,40) L_0x2e17440/d;
L_0x2e1aa40/d .functor NOT 1, L_0x2e19b90, C4<0>, C4<0>, C4<0>;
L_0x2e1aa40 .delay 1 (10,10,10) L_0x2e1aa40/d;
L_0x2e1aba0/d .functor NOT 1, L_0x2e19c30, C4<0>, C4<0>, C4<0>;
L_0x2e1aba0 .delay 1 (10,10,10) L_0x2e1aba0/d;
L_0x2e1ac60/d .functor NOT 1, L_0x2e19cd0, C4<0>, C4<0>, C4<0>;
L_0x2e1ac60 .delay 1 (10,10,10) L_0x2e1ac60/d;
L_0x2e1ae10/d .functor AND 1, L_0x2e1a360, L_0x2e1aa40, L_0x2e1aba0, L_0x2e1ac60;
L_0x2e1ae10 .delay 1 (80,80,80) L_0x2e1ae10/d;
L_0x2e1b010/d .functor AND 1, L_0x2e1a360, L_0x2e19b90, L_0x2e1aba0, L_0x2e1ac60;
L_0x2e1b010 .delay 1 (80,80,80) L_0x2e1b010/d;
L_0x2e1b220/d .functor AND 1, L_0x2e17440, L_0x2e1aa40, L_0x2e19c30, L_0x2e1ac60;
L_0x2e1b220 .delay 1 (80,80,80) L_0x2e1b220/d;
L_0x2e1b400/d .functor AND 1, L_0x2e1a360, L_0x2e19b90, L_0x2e19c30, L_0x2e1ac60;
L_0x2e1b400 .delay 1 (80,80,80) L_0x2e1b400/d;
L_0x2e1b5d0/d .functor AND 1, L_0x2e196b0, L_0x2e1aa40, L_0x2e1aba0, L_0x2e19cd0;
L_0x2e1b5d0 .delay 1 (80,80,80) L_0x2e1b5d0/d;
L_0x2e1b7b0/d .functor AND 1, L_0x2e18ee0, L_0x2e19b90, L_0x2e1aba0, L_0x2e19cd0;
L_0x2e1b7b0 .delay 1 (80,80,80) L_0x2e1b7b0/d;
L_0x2e1b560/d .functor AND 1, L_0x2e17290, L_0x2e1aa40, L_0x2e19c30, L_0x2e19cd0;
L_0x2e1b560 .delay 1 (80,80,80) L_0x2e1b560/d;
L_0x2e1bb40/d .functor AND 1, L_0x2e170f0, L_0x2e19b90, L_0x2e19c30, L_0x2e19cd0;
L_0x2e1bb40 .delay 1 (80,80,80) L_0x2e1bb40/d;
L_0x2e1bce0/0/0 .functor OR 1, L_0x2e1ae10, L_0x2e1b010, L_0x2e1b220, L_0x2e1b5d0;
L_0x2e1bce0/0/4 .functor OR 1, L_0x2e1b7b0, L_0x2e1b560, L_0x2e1bb40, L_0x2e1b400;
L_0x2e1bce0/d .functor OR 1, L_0x2e1bce0/0/0, L_0x2e1bce0/0/4, C4<0>, C4<0>;
L_0x2e1bce0 .delay 1 (160,160,160) L_0x2e1bce0/d;
v0x2ae5ad0_0 .net "a", 0 0, L_0x2e1c0d0;  1 drivers
v0x2ae5b90_0 .net "addSub", 0 0, L_0x2e1a360;  1 drivers
v0x2ae5c60_0 .net "andRes", 0 0, L_0x2e196b0;  1 drivers
v0x2aeb8d0_0 .net "b", 0 0, L_0x2e1c230;  1 drivers
v0x2aeb9a0_0 .net "carryIn", 0 0, L_0x2e19af0;  1 drivers
v0x2aeba40_0 .net "carryOut", 0 0, L_0x2e1a840;  1 drivers
v0x2af16a0_0 .net "initialResult", 0 0, L_0x2e1bce0;  1 drivers
v0x2af1740_0 .net "isAdd", 0 0, L_0x2e1ae10;  1 drivers
v0x2af17e0_0 .net "isAnd", 0 0, L_0x2e1b5d0;  1 drivers
v0x2b08c90_0 .net "isNand", 0 0, L_0x2e1b7b0;  1 drivers
v0x2b08d30_0 .net "isNor", 0 0, L_0x2e1b560;  1 drivers
v0x2b08dd0_0 .net "isOr", 0 0, L_0x2e1bb40;  1 drivers
v0x2b0eac0_0 .net "isSLT", 0 0, L_0x2e1b400;  1 drivers
v0x2b0eb80_0 .net "isSub", 0 0, L_0x2e1b010;  1 drivers
v0x2b0ec40_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a82700_0 .net "isXor", 0 0, L_0x2e1b220;  1 drivers
v0x2a827a0_0 .net "nandRes", 0 0, L_0x2e18ee0;  1 drivers
v0x2a82840_0 .net "norRes", 0 0, L_0x2e17290;  1 drivers
v0x2a88350_0 .net "orRes", 0 0, L_0x2e170f0;  1 drivers
v0x2a8e040_0 .net "s0", 0 0, L_0x2e19b90;  1 drivers
v0x2a8e100_0 .net "s0inv", 0 0, L_0x2e1aa40;  1 drivers
v0x2a8e1c0_0 .net "s1", 0 0, L_0x2e19c30;  1 drivers
v0x2a93f40_0 .net "s1inv", 0 0, L_0x2e1aba0;  1 drivers
v0x2a94000_0 .net "s2", 0 0, L_0x2e19cd0;  1 drivers
v0x2a940c0_0 .net "s2inv", 0 0, L_0x2e1ac60;  1 drivers
v0x2a99df0_0 .net "xorRes", 0 0, L_0x2e17440;  1 drivers
S_0x2ac8790 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ab71b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e1a0f0/d .functor XOR 1, L_0x2e1c230, L_0x2e22250, C4<0>, C4<0>;
L_0x2e1a0f0 .delay 1 (40,40,40) L_0x2e1a0f0/d;
L_0x2e1a250/d .functor XOR 1, L_0x2e1c0d0, L_0x2e1a0f0, C4<0>, C4<0>;
L_0x2e1a250 .delay 1 (40,40,40) L_0x2e1a250/d;
L_0x2e1a360/d .functor XOR 1, L_0x2e1a250, L_0x2e19af0, C4<0>, C4<0>;
L_0x2e1a360 .delay 1 (40,40,40) L_0x2e1a360/d;
L_0x2e1a560/d .functor AND 1, L_0x2e1c0d0, L_0x2e1a0f0, C4<1>, C4<1>;
L_0x2e1a560 .delay 1 (40,40,40) L_0x2e1a560/d;
L_0x2e1a7d0/d .functor AND 1, L_0x2e1a250, L_0x2e19af0, C4<1>, C4<1>;
L_0x2e1a7d0 .delay 1 (40,40,40) L_0x2e1a7d0/d;
L_0x2e1a840/d .functor OR 1, L_0x2e1a560, L_0x2e1a7d0, C4<0>, C4<0>;
L_0x2e1a840 .delay 1 (40,40,40) L_0x2e1a840/d;
v0x2abd090_0 .net "AandB", 0 0, L_0x2e1a560;  1 drivers
v0x2ace560_0 .net "BxorSub", 0 0, L_0x2e1a0f0;  1 drivers
v0x2ace600_0 .net "a", 0 0, L_0x2e1c0d0;  alias, 1 drivers
v0x2ace6d0_0 .net "b", 0 0, L_0x2e1c230;  alias, 1 drivers
v0x2a64f50_0 .net "carryin", 0 0, L_0x2e19af0;  alias, 1 drivers
v0x2a65010_0 .net "carryout", 0 0, L_0x2e1a840;  alias, 1 drivers
v0x2a650d0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x2a70c80_0 .net "res", 0 0, L_0x2e1a360;  alias, 1 drivers
v0x2a70d20_0 .net "xAorB", 0 0, L_0x2e1a250;  1 drivers
v0x2a70de0_0 .net "xAorBandCin", 0 0, L_0x2e1a7d0;  1 drivers
S_0x29c4b00 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x2c24230;
 .timescale 0 0;
P_0x2af1880 .param/l "i" 0 4 165, +C4<011111>;
S_0x29ca910 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x29c4b00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e1c170/d .functor AND 1, L_0x2e1f670, L_0x2e1c3e0, C4<1>, C4<1>;
L_0x2e1c170 .delay 1 (40,40,40) L_0x2e1c170/d;
L_0x2e1b9a0/d .functor NAND 1, L_0x2e1f670, L_0x2e1c3e0, C4<1>, C4<1>;
L_0x2e1b9a0 .delay 1 (20,20,20) L_0x2e1b9a0/d;
L_0x2e19eb0/d .functor OR 1, L_0x2e1f670, L_0x2e1c3e0, C4<0>, C4<0>;
L_0x2e19eb0 .delay 1 (40,40,40) L_0x2e19eb0/d;
L_0x2e1c9c0/d .functor NOR 1, L_0x2e1f670, L_0x2e1c3e0, C4<0>, C4<0>;
L_0x2e1c9c0 .delay 1 (20,20,20) L_0x2e1c9c0/d;
L_0x2e1ca80/d .functor XOR 1, L_0x2e1f670, L_0x2e1c3e0, C4<0>, C4<0>;
L_0x2e1ca80 .delay 1 (40,40,40) L_0x2e1ca80/d;
L_0x2e1d530/d .functor NOT 1, L_0x2df14a0, C4<0>, C4<0>, C4<0>;
L_0x2e1d530 .delay 1 (10,10,10) L_0x2e1d530/d;
L_0x2e1d690/d .functor NOT 1, L_0x2df1540, C4<0>, C4<0>, C4<0>;
L_0x2e1d690 .delay 1 (10,10,10) L_0x2e1d690/d;
L_0x2e1d750/d .functor NOT 1, L_0x2df15e0, C4<0>, C4<0>, C4<0>;
L_0x2e1d750 .delay 1 (10,10,10) L_0x2e1d750/d;
L_0x2e1d900/d .functor AND 1, L_0x2e1ce50, L_0x2e1d530, L_0x2e1d690, L_0x2e1d750;
L_0x2e1d900 .delay 1 (80,80,80) L_0x2e1d900/d;
L_0x2e1db00/d .functor AND 1, L_0x2e1ce50, L_0x2df14a0, L_0x2e1d690, L_0x2e1d750;
L_0x2e1db00 .delay 1 (80,80,80) L_0x2e1db00/d;
L_0x2e1dd10/d .functor AND 1, L_0x2e1ca80, L_0x2e1d530, L_0x2df1540, L_0x2e1d750;
L_0x2e1dd10 .delay 1 (80,80,80) L_0x2e1dd10/d;
L_0x2e1def0/d .functor AND 1, L_0x2e1ce50, L_0x2df14a0, L_0x2df1540, L_0x2e1d750;
L_0x2e1def0 .delay 1 (80,80,80) L_0x2e1def0/d;
L_0x2e1e0c0/d .functor AND 1, L_0x2e1c170, L_0x2e1d530, L_0x2e1d690, L_0x2df15e0;
L_0x2e1e0c0 .delay 1 (80,80,80) L_0x2e1e0c0/d;
L_0x2e1e250/d .functor AND 1, L_0x2e1b9a0, L_0x2df14a0, L_0x2e1d690, L_0x2df15e0;
L_0x2e1e250 .delay 1 (80,80,80) L_0x2e1e250/d;
L_0x2e1e050/d .functor AND 1, L_0x2e1c9c0, L_0x2e1d530, L_0x2df1540, L_0x2df15e0;
L_0x2e1e050 .delay 1 (80,80,80) L_0x2e1e050/d;
L_0x2e1e560/d .functor AND 1, L_0x2e19eb0, L_0x2df14a0, L_0x2df1540, L_0x2df15e0;
L_0x2e1e560 .delay 1 (80,80,80) L_0x2e1e560/d;
L_0x2e1e670/0/0 .functor OR 1, L_0x2e1d900, L_0x2e1db00, L_0x2e1dd10, L_0x2e1e0c0;
L_0x2e1e670/0/4 .functor OR 1, L_0x2e1e250, L_0x2e1e050, L_0x2e1e560, L_0x2e1def0;
L_0x2e1e670/d .functor OR 1, L_0x2e1e670/0/0, L_0x2e1e670/0/4, C4<0>, C4<0>;
L_0x2e1e670 .delay 1 (160,160,160) L_0x2e1e670/d;
v0x2a05130_0 .net "a", 0 0, L_0x2e1f670;  1 drivers
v0x29961a0_0 .net "addSub", 0 0, L_0x2e1ce50;  1 drivers
v0x2996270_0 .net "andRes", 0 0, L_0x2e1c170;  1 drivers
v0x2996340_0 .net "b", 0 0, L_0x2e1c3e0;  1 drivers
v0x2a0add0_0 .net "carryIn", 0 0, L_0x2e19fc0;  1 drivers
v0x2a0ae70_0 .net "carryOut", 0 0, L_0x2e1d330;  1 drivers
v0x2a0af10_0 .net "initialResult", 0 0, L_0x2e1e670;  1 drivers
v0x2a10ba0_0 .net "isAdd", 0 0, L_0x2e1d900;  1 drivers
v0x2a10c40_0 .net "isAnd", 0 0, L_0x2e1e0c0;  1 drivers
v0x2a10ce0_0 .net "isNand", 0 0, L_0x2e1e250;  1 drivers
v0x2a2def0_0 .net "isNor", 0 0, L_0x2e1e050;  1 drivers
v0x2a2df90_0 .net "isOr", 0 0, L_0x2e1e560;  1 drivers
v0x2a2e050_0 .net "isSLT", 0 0, L_0x2e1def0;  1 drivers
v0x29a1a40_0 .net "isSub", 0 0, L_0x2e1db00;  1 drivers
v0x29a1ae0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x29a1b80_0 .net "isXor", 0 0, L_0x2e1dd10;  1 drivers
v0x29a7760_0 .net "nandRes", 0 0, L_0x2e1b9a0;  1 drivers
v0x29ad560_0 .net "norRes", 0 0, L_0x2e1c9c0;  1 drivers
v0x29ad600_0 .net "orRes", 0 0, L_0x2e19eb0;  1 drivers
v0x29ad6c0_0 .net "s0", 0 0, L_0x2df14a0;  1 drivers
v0x29b3490_0 .net "s0inv", 0 0, L_0x2e1d530;  1 drivers
v0x29b3530_0 .net "s1", 0 0, L_0x2df1540;  1 drivers
v0x29b35f0_0 .net "s1inv", 0 0, L_0x2e1d690;  1 drivers
v0x29b9310_0 .net "s2", 0 0, L_0x2df15e0;  1 drivers
v0x29b93b0_0 .net "s2inv", 0 0, L_0x2e1d750;  1 drivers
v0x29b9470_0 .net "xorRes", 0 0, L_0x2e1ca80;  1 drivers
S_0x29dc460 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x29ca910;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e1cbe0/d .functor XOR 1, L_0x2e1c3e0, L_0x2e22250, C4<0>, C4<0>;
L_0x2e1cbe0 .delay 1 (40,40,40) L_0x2e1cbe0/d;
L_0x2e1cca0/d .functor XOR 1, L_0x2e1f670, L_0x2e1cbe0, C4<0>, C4<0>;
L_0x2e1cca0 .delay 1 (40,40,40) L_0x2e1cca0/d;
L_0x2e1ce50/d .functor XOR 1, L_0x2e1cca0, L_0x2e19fc0, C4<0>, C4<0>;
L_0x2e1ce50 .delay 1 (40,40,40) L_0x2e1ce50/d;
L_0x2e1d050/d .functor AND 1, L_0x2e1f670, L_0x2e1cbe0, C4<1>, C4<1>;
L_0x2e1d050 .delay 1 (40,40,40) L_0x2e1d050/d;
L_0x2e1d2c0/d .functor AND 1, L_0x2e1cca0, L_0x2e19fc0, C4<1>, C4<1>;
L_0x2e1d2c0 .delay 1 (40,40,40) L_0x2e1d2c0/d;
L_0x2e1d330/d .functor OR 1, L_0x2e1d050, L_0x2e1d2c0, C4<0>, C4<0>;
L_0x2e1d330 .delay 1 (40,40,40) L_0x2e1d330/d;
v0x29d68f0_0 .net "AandB", 0 0, L_0x2e1d050;  1 drivers
v0x29e7ce0_0 .net "BxorSub", 0 0, L_0x2e1cbe0;  1 drivers
v0x29e7d80_0 .net "a", 0 0, L_0x2e1f670;  alias, 1 drivers
v0x29e7e50_0 .net "b", 0 0, L_0x2e1c3e0;  alias, 1 drivers
v0x29edab0_0 .net "carryin", 0 0, L_0x2e19fc0;  alias, 1 drivers
v0x29edbc0_0 .net "carryout", 0 0, L_0x2e1d330;  alias, 1 drivers
v0x298a2c0_0 .net "isSubtract", 0 0, L_0x2e22250;  alias, 1 drivers
v0x298a360_0 .net "res", 0 0, L_0x2e1ce50;  alias, 1 drivers
v0x298a420_0 .net "xAorB", 0 0, L_0x2e1cca0;  1 drivers
v0x2a04fd0_0 .net "xAorBandCin", 0 0, L_0x2e1d2c0;  1 drivers
S_0x29bf030 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bd26d0 .param/l "j" 0 4 207, +C4<00>;
L_0x2df1680/d .functor AND 1, L_0x2e1c620, L_0x2e27630, C4<1>, C4<1>;
L_0x2df1680 .delay 1 (40,40,40) L_0x2df1680/d;
v0x2a11810_0 .net *"_s1", 0 0, L_0x2e1c620;  1 drivers
S_0x2bbfeb0 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bc0070 .param/l "j" 0 4 207, +C4<01>;
L_0x2e1c6c0/d .functor AND 1, L_0x2e1c7d0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e1c6c0 .delay 1 (40,40,40) L_0x2e1c6c0/d;
v0x2bc5bd0_0 .net *"_s1", 0 0, L_0x2e1c7d0;  1 drivers
S_0x2bcb730 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bb52f0 .param/l "j" 0 4 207, +C4<010>;
L_0x2e1c930/d .functor AND 1, L_0x2e1f760, L_0x2e27630, C4<1>, C4<1>;
L_0x2e1c930 .delay 1 (40,40,40) L_0x2e1c930/d;
v0x2bc5cb0_0 .net *"_s1", 0 0, L_0x2e1f760;  1 drivers
S_0x2bd1530 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b8c390 .param/l "j" 0 4 207, +C4<011>;
L_0x2e1f950/d .functor AND 1, L_0x2e1fa50, L_0x2e27630, C4<1>, C4<1>;
L_0x2e1f950 .delay 1 (40,40,40) L_0x2e1f950/d;
v0x2bc5d70_0 .net *"_s1", 0 0, L_0x2e1fa50;  1 drivers
S_0x2bd7460 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a29ad0 .param/l "j" 0 4 207, +C4<0100>;
L_0x2e1fb40/d .functor AND 1, L_0x2e1fc50, L_0x2e27630, C4<1>, C4<1>;
L_0x2e1fb40 .delay 1 (40,40,40) L_0x2e1fb40/d;
v0x2be8ad0_0 .net *"_s1", 0 0, L_0x2e1fc50;  1 drivers
S_0x2be8b90 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x29e9240 .param/l "j" 0 4 207, +C4<0101>;
L_0x2e20110/d .functor AND 1, L_0x2e201d0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e20110 .delay 1 (40,40,40) L_0x2e20110/d;
v0x2bee8d0_0 .net *"_s1", 0 0, L_0x2e201d0;  1 drivers
S_0x2bf46a0 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x29bf880 .param/l "j" 0 4 207, +C4<0110>;
L_0x2e20330/d .functor AND 1, L_0x2e203f0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e20330 .delay 1 (40,40,40) L_0x2e20330/d;
v0x2bee9b0_0 .net *"_s1", 0 0, L_0x2e203f0;  1 drivers
S_0x2b8b1f0 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x29ae700 .param/l "j" 0 4 207, +C4<0111>;
L_0x2e1f8c0/d .functor AND 1, L_0x2e20ef0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e1f8c0 .delay 1 (40,40,40) L_0x2e1f8c0/d;
v0x2beea70_0 .net *"_s1", 0 0, L_0x2e20ef0;  1 drivers
S_0x2c060e0 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x299c710 .param/l "j" 0 4 207, +C4<01000>;
L_0x2e20f90/d .functor AND 1, L_0x2e21050, L_0x2e27630, C4<1>, C4<1>;
L_0x2e20f90 .delay 1 (40,40,40) L_0x2e20f90/d;
v0x2c0bc90_0 .net *"_s1", 0 0, L_0x2e21050;  1 drivers
S_0x2c0bd50 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2ae6c70 .param/l "j" 0 4 207, +C4<01001>;
L_0x2e20790/d .functor AND 1, L_0x2e20850, L_0x2e27630, C4<1>, C4<1>;
L_0x2e20790 .delay 1 (40,40,40) L_0x2e20790/d;
v0x2c11ac0_0 .net *"_s1", 0 0, L_0x2e20850;  1 drivers
S_0x2c28ee0 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2ab2350 .param/l "j" 0 4 207, +C4<01010>;
L_0x2e209b0/d .functor AND 1, L_0x2e20a70, L_0x2e27630, C4<1>, C4<1>;
L_0x2e209b0 .delay 1 (40,40,40) L_0x2e209b0/d;
v0x2c11ba0_0 .net *"_s1", 0 0, L_0x2e20a70;  1 drivers
S_0x2c2ece0 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a8fa20 .param/l "j" 0 4 207, +C4<01011>;
L_0x2e20bd0/d .functor AND 1, L_0x2e20c90, L_0x2e27630, C4<1>, C4<1>;
L_0x2e20bd0 .delay 1 (40,40,40) L_0x2e20bd0/d;
v0x2c11c60_0 .net *"_s1", 0 0, L_0x2e20c90;  1 drivers
S_0x2b90ff0 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a6c020 .param/l "j" 0 4 207, +C4<01100>;
L_0x2e21870/d .functor AND 1, L_0x2e218e0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e21870 .delay 1 (40,40,40) L_0x2e21870/d;
v0x2b96ec0_0 .net *"_s1", 0 0, L_0x2e218e0;  1 drivers
S_0x2b96f80 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bd7a70 .param/l "j" 0 4 207, +C4<01101>;
L_0x2e211b0/d .functor AND 1, L_0x2e21270, L_0x2e27630, C4<1>, C4<1>;
L_0x2e211b0 .delay 1 (40,40,40) L_0x2e211b0/d;
v0x2b9cda0_0 .net *"_s1", 0 0, L_0x2e21270;  1 drivers
S_0x2ba8540 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bddb50 .param/l "j" 0 4 207, +C4<01110>;
L_0x2e213d0/d .functor AND 1, L_0x2e21490, L_0x2e27630, C4<1>, C4<1>;
L_0x2e213d0 .delay 1 (40,40,40) L_0x2e213d0/d;
v0x2b9ce80_0 .net *"_s1", 0 0, L_0x2e21490;  1 drivers
S_0x2bae350 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a3a4e0 .param/l "j" 0 4 207, +C4<01111>;
L_0x2e20550/d .functor AND 1, L_0x2e20de0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e20550 .delay 1 (40,40,40) L_0x2e20550/d;
v0x2b9cf40_0 .net *"_s1", 0 0, L_0x2e20de0;  1 drivers
S_0x2bb4150 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a1d140 .param/l "j" 0 4 207, +C4<010000>;
L_0x2e222e0/d .functor AND 1, L_0x2e223a0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e222e0 .delay 1 (40,40,40) L_0x2e222e0/d;
v0x2ba2ac0_0 .net *"_s1", 0 0, L_0x2e223a0;  1 drivers
S_0x2ba2b80 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2ab7380 .param/l "j" 0 4 207, +C4<010001>;
L_0x2e21a40/d .functor AND 1, L_0x2e21b00, L_0x2e27630, C4<1>, C4<1>;
L_0x2e21a40 .delay 1 (40,40,40) L_0x2e21a40/d;
v0x2a7c9e0_0 .net *"_s1", 0 0, L_0x2e21b00;  1 drivers
S_0x2a7cac0 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x29dc630 .param/l "j" 0 4 207, +C4<010010>;
L_0x2e21c60/d .functor AND 1, L_0x2e21d20, L_0x2e27630, C4<1>, C4<1>;
L_0x2e21c60 .delay 1 (40,40,40) L_0x2e21c60/d;
v0x2a3fb50_0 .net *"_s1", 0 0, L_0x2e21d20;  1 drivers
S_0x2a3fc30 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2b97540 .param/l "j" 0 4 207, +C4<010011>;
L_0x2e21e80/d .functor AND 1, L_0x2e21f40, L_0x2e27630, C4<1>, C4<1>;
L_0x2e21e80 .delay 1 (40,40,40) L_0x2e21e80/d;
v0x2b1a900_0 .net *"_s1", 0 0, L_0x2e21f40;  1 drivers
S_0x2b1a9e0 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a77250 .param/l "j" 0 4 207, +C4<010100>;
L_0x2e22bb0/d .functor AND 1, L_0x2e22c70, L_0x2e27630, C4<1>, C4<1>;
L_0x2e22bb0 .delay 1 (40,40,40) L_0x2e22bb0/d;
v0x27af700_0 .net *"_s1", 0 0, L_0x2e22c70;  1 drivers
S_0x27af7e0 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2af7c80 .param/l "j" 0 4 207, +C4<010101>;
L_0x2e22500/d .functor AND 1, L_0x2e225c0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e22500 .delay 1 (40,40,40) L_0x2e22500/d;
v0x2a28120_0 .net *"_s1", 0 0, L_0x2e225c0;  1 drivers
S_0x2a28200 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bba720 .param/l "j" 0 4 207, +C4<010110>;
L_0x2e22720/d .functor AND 1, L_0x2e227e0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e22720 .delay 1 (40,40,40) L_0x2e22720/d;
v0x29d0710_0 .net *"_s1", 0 0, L_0x2e227e0;  1 drivers
S_0x29d07f0 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2bc6ab0 .param/l "j" 0 4 207, +C4<010111>;
L_0x2e22940/d .functor AND 1, L_0x2e22a00, L_0x2e27630, C4<1>, C4<1>;
L_0x2e22940 .delay 1 (40,40,40) L_0x2e22940/d;
v0x299bec0_0 .net *"_s1", 0 0, L_0x2e22a00;  1 drivers
S_0x299bfa0 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2ae7040 .param/l "j" 0 4 207, +C4<011000>;
L_0x2e22aa0/d .functor AND 1, L_0x2e234f0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e22aa0 .delay 1 (40,40,40) L_0x2e22aa0/d;
v0x2b030e0_0 .net *"_s1", 0 0, L_0x2e234f0;  1 drivers
S_0x2b031c0 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2aa0340 .param/l "j" 0 4 207, +C4<011001>;
L_0x2e22dd0/d .functor AND 1, L_0x2e22e90, L_0x2e27630, C4<1>, C4<1>;
L_0x2e22dd0 .delay 1 (40,40,40) L_0x2e22dd0/d;
v0x2aab3b0_0 .net *"_s1", 0 0, L_0x2e22e90;  1 drivers
S_0x2aab490 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x29eeff0 .param/l "j" 0 4 207, +C4<011010>;
L_0x2e22ff0/d .functor AND 1, L_0x2e230b0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e22ff0 .delay 1 (40,40,40) L_0x2e22ff0/d;
v0x2a76cc0_0 .net *"_s1", 0 0, L_0x2e230b0;  1 drivers
S_0x2a76da0 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x29e9670 .param/l "j" 0 4 207, +C4<011011>;
L_0x2e23210/d .functor AND 1, L_0x2e232d0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e23210 .delay 1 (40,40,40) L_0x2e23210/d;
v0x29901b0_0 .net *"_s1", 0 0, L_0x2e232d0;  1 drivers
S_0x2990290 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x29a8cd0 .param/l "j" 0 4 207, +C4<011100>;
L_0x2e23370/d .functor AND 1, L_0x2e23d90, L_0x2e27630, C4<1>, C4<1>;
L_0x2e23370 .delay 1 (40,40,40) L_0x2e23370/d;
v0x2a6ae80_0 .net *"_s1", 0 0, L_0x2e23d90;  1 drivers
S_0x2a6af40 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x29a3320 .param/l "j" 0 4 207, +C4<011101>;
L_0x2e23650/d .functor AND 1, L_0x2e23710, L_0x2e27630, C4<1>, C4<1>;
L_0x2e23650 .delay 1 (40,40,40) L_0x2e23650/d;
v0x2b2e840_0 .net *"_s1", 0 0, L_0x2e23710;  1 drivers
S_0x2b2e920 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2a53b00 .param/l "j" 0 4 207, +C4<011110>;
L_0x2e23870/d .functor AND 1, L_0x2e23930, L_0x2e27630, C4<1>, C4<1>;
L_0x2e23870 .delay 1 (40,40,40) L_0x2e23870/d;
v0x2a53bc0_0 .net *"_s1", 0 0, L_0x2e23930;  1 drivers
S_0x2a53ca0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x2c24230;
 .timescale 0 0;
P_0x2c48e40 .param/l "j" 0 4 207, +C4<011111>;
L_0x2e25160/d .functor AND 1, L_0x2e220f0, L_0x2e27630, C4<1>, C4<1>;
L_0x2e25160 .delay 1 (40,40,40) L_0x2e25160/d;
v0x2c48f00_0 .net *"_s1", 0 0, L_0x2e220f0;  1 drivers
S_0x2c34ab0 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x2c24230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2e25720/d .functor XOR 1, L_0x2e25ec0, L_0x2e22250, C4<0>, C4<0>;
L_0x2e25720 .delay 1 (40,40,40) L_0x2e25720/d;
L_0x2e257e0/d .functor NOT 1, L_0x2e26c70, C4<0>, C4<0>, C4<0>;
L_0x2e257e0 .delay 1 (10,10,10) L_0x2e257e0/d;
L_0x2e25940/d .functor NOT 1, L_0x2e25720, C4<0>, C4<0>, C4<0>;
L_0x2e25940 .delay 1 (10,10,10) L_0x2e25940/d;
L_0x2e25a50/d .functor NOT 1, L_0x2e25fb0, C4<0>, C4<0>, C4<0>;
L_0x2e25a50 .delay 1 (10,10,10) L_0x2e25a50/d;
L_0x2e25bb0/d .functor AND 1, L_0x2e26c70, L_0x2e25720, C4<1>, C4<1>;
L_0x2e25bb0 .delay 1 (40,40,40) L_0x2e25bb0/d;
L_0x2e26600/d .functor AND 1, L_0x2e257e0, L_0x2e25940, C4<1>, C4<1>;
L_0x2e26600 .delay 1 (40,40,40) L_0x2e26600/d;
L_0x2e26710/d .functor AND 1, L_0x2e25bb0, L_0x2e25a50, C4<1>, C4<1>;
L_0x2e26710 .delay 1 (40,40,40) L_0x2e26710/d;
L_0x2e268c0/d .functor AND 1, L_0x2e26600, L_0x2e25fb0, C4<1>, C4<1>;
L_0x2e268c0 .delay 1 (40,40,40) L_0x2e268c0/d;
L_0x2e26ac0/d .functor OR 1, L_0x2e26710, L_0x2e268c0, C4<0>, C4<0>;
L_0x2e26ac0 .delay 1 (40,40,40) L_0x2e26ac0/d;
v0x2c49060_0 .net "BxorSub", 0 0, L_0x2e25720;  1 drivers
v0x2c34c80_0 .net "a", 0 0, L_0x2e26c70;  1 drivers
v0x2c34d40_0 .net "aAndB", 0 0, L_0x2e25bb0;  1 drivers
v0x2c34de0_0 .net "b", 0 0, L_0x2e25ec0;  1 drivers
v0x2bba150_0 .net "negToPos", 0 0, L_0x2e26710;  1 drivers
v0x2bba260_0 .net "notA", 0 0, L_0x2e257e0;  1 drivers
v0x270d490_0 .net "notB", 0 0, L_0x2e25940;  1 drivers
v0x270d550_0 .net "notS", 0 0, L_0x2e25a50;  1 drivers
v0x270d610_0 .net "notaAndNotb", 0 0, L_0x2e26600;  1 drivers
v0x270d760_0 .net "overflow", 0 0, L_0x2e26ac0;  alias, 1 drivers
v0x27019e0_0 .net "posToNeg", 0 0, L_0x2e268c0;  1 drivers
v0x2701aa0_0 .net "s", 0 0, L_0x2e25fb0;  1 drivers
v0x2701b60_0 .net "sub", 0 0, L_0x2e22250;  alias, 1 drivers
S_0x2701c00 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x2c24230;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2e27130/0/0 .functor OR 1, L_0x2e27460, L_0x2e27350, L_0x2e28230, L_0x2e28430;
L_0x2e27130/0/4 .functor OR 1, L_0x2e284d0, L_0x2e285c0, L_0x2e286b0, L_0x2e287a0;
L_0x2e27130/0/8 .functor OR 1, L_0x2e288e0, L_0x2e289d0, L_0x2e28b20, L_0x2e28320;
L_0x2e27130/0/12 .functor OR 1, L_0x2e28e40, L_0x2e28f30, L_0x2e290a0, L_0x2e29190;
L_0x2e27130/0/16 .functor OR 1, L_0x2e29310, L_0x2e29400, L_0x2e29590, L_0x2e29630;
L_0x2e27130/0/20 .functor OR 1, L_0x2e294f0, L_0x2e29820, L_0x2e29720, L_0x2e29a20;
L_0x2e27130/0/24 .functor OR 1, L_0x2e29910, L_0x2e29c30, L_0x2e29b10, L_0x2e28bc0;
L_0x2e27130/0/28 .functor OR 1, L_0x2e28da0, L_0x2e29d20, L_0x2e28cb0, L_0x2e2a360;
L_0x2e27130/1/0 .functor OR 1, L_0x2e27130/0/0, L_0x2e27130/0/4, L_0x2e27130/0/8, L_0x2e27130/0/12;
L_0x2e27130/1/4 .functor OR 1, L_0x2e27130/0/16, L_0x2e27130/0/20, L_0x2e27130/0/24, L_0x2e27130/0/28;
L_0x2e27130/d .functor NOR 1, L_0x2e27130/1/0, L_0x2e27130/1/4, C4<0>, C4<0>;
L_0x2e27130 .delay 1 (320,320,320) L_0x2e27130/d;
v0x273e260_0 .net *"_s10", 0 0, L_0x2e284d0;  1 drivers
v0x273e360_0 .net *"_s12", 0 0, L_0x2e285c0;  1 drivers
v0x273e440_0 .net *"_s14", 0 0, L_0x2e286b0;  1 drivers
v0x273e500_0 .net *"_s16", 0 0, L_0x2e287a0;  1 drivers
v0x273e5e0_0 .net *"_s18", 0 0, L_0x2e288e0;  1 drivers
v0x26f4460_0 .net *"_s2", 0 0, L_0x2e27460;  1 drivers
v0x26f4540_0 .net *"_s20", 0 0, L_0x2e289d0;  1 drivers
v0x26f4620_0 .net *"_s22", 0 0, L_0x2e28b20;  1 drivers
v0x26f4700_0 .net *"_s24", 0 0, L_0x2e28320;  1 drivers
v0x26f47e0_0 .net *"_s26", 0 0, L_0x2e28e40;  1 drivers
v0x26e74c0_0 .net *"_s28", 0 0, L_0x2e28f30;  1 drivers
v0x26e75a0_0 .net *"_s30", 0 0, L_0x2e290a0;  1 drivers
v0x26e7680_0 .net *"_s32", 0 0, L_0x2e29190;  1 drivers
v0x26e7760_0 .net *"_s34", 0 0, L_0x2e29310;  1 drivers
v0x26e7840_0 .net *"_s36", 0 0, L_0x2e29400;  1 drivers
v0x26f7110_0 .net *"_s38", 0 0, L_0x2e29590;  1 drivers
v0x26f71f0_0 .net *"_s4", 0 0, L_0x2e27350;  1 drivers
v0x26f73a0_0 .net *"_s40", 0 0, L_0x2e29630;  1 drivers
v0x26f7480_0 .net *"_s42", 0 0, L_0x2e294f0;  1 drivers
v0x26fb3c0_0 .net *"_s44", 0 0, L_0x2e29820;  1 drivers
v0x26fb4a0_0 .net *"_s46", 0 0, L_0x2e29720;  1 drivers
v0x26fb580_0 .net *"_s48", 0 0, L_0x2e29a20;  1 drivers
v0x26fb660_0 .net *"_s50", 0 0, L_0x2e29910;  1 drivers
v0x26fb740_0 .net *"_s52", 0 0, L_0x2e29c30;  1 drivers
v0x27307d0_0 .net *"_s54", 0 0, L_0x2e29b10;  1 drivers
v0x27308b0_0 .net *"_s56", 0 0, L_0x2e28bc0;  1 drivers
v0x2730990_0 .net *"_s58", 0 0, L_0x2e28da0;  1 drivers
v0x2730a70_0 .net *"_s6", 0 0, L_0x2e28230;  1 drivers
v0x2730b50_0 .net *"_s60", 0 0, L_0x2e29d20;  1 drivers
v0x271cec0_0 .net *"_s62", 0 0, L_0x2e28cb0;  1 drivers
v0x271cfa0_0 .net *"_s64", 0 0, L_0x2e2a360;  1 drivers
v0x271d080_0 .net *"_s8", 0 0, L_0x2e28430;  1 drivers
v0x271d160_0 .net8 "bitt", 31 0, RS_0x7f6b8ce9d778;  alias, 2 drivers
v0x271d200_0 .net "out", 0 0, L_0x2e27130;  alias, 1 drivers
L_0x2e27460 .part RS_0x7f6b8ce9d778, 0, 1;
L_0x2e27350 .part RS_0x7f6b8ce9d778, 1, 1;
L_0x2e28230 .part RS_0x7f6b8ce9d778, 2, 1;
L_0x2e28430 .part RS_0x7f6b8ce9d778, 3, 1;
L_0x2e284d0 .part RS_0x7f6b8ce9d778, 4, 1;
L_0x2e285c0 .part RS_0x7f6b8ce9d778, 5, 1;
L_0x2e286b0 .part RS_0x7f6b8ce9d778, 6, 1;
L_0x2e287a0 .part RS_0x7f6b8ce9d778, 7, 1;
L_0x2e288e0 .part RS_0x7f6b8ce9d778, 8, 1;
L_0x2e289d0 .part RS_0x7f6b8ce9d778, 9, 1;
L_0x2e28b20 .part RS_0x7f6b8ce9d778, 10, 1;
L_0x2e28320 .part RS_0x7f6b8ce9d778, 11, 1;
L_0x2e28e40 .part RS_0x7f6b8ce9d778, 12, 1;
L_0x2e28f30 .part RS_0x7f6b8ce9d778, 13, 1;
L_0x2e290a0 .part RS_0x7f6b8ce9d778, 14, 1;
L_0x2e29190 .part RS_0x7f6b8ce9d778, 15, 1;
L_0x2e29310 .part RS_0x7f6b8ce9d778, 16, 1;
L_0x2e29400 .part RS_0x7f6b8ce9d778, 17, 1;
L_0x2e29590 .part RS_0x7f6b8ce9d778, 18, 1;
L_0x2e29630 .part RS_0x7f6b8ce9d778, 19, 1;
L_0x2e294f0 .part RS_0x7f6b8ce9d778, 20, 1;
L_0x2e29820 .part RS_0x7f6b8ce9d778, 21, 1;
L_0x2e29720 .part RS_0x7f6b8ce9d778, 22, 1;
L_0x2e29a20 .part RS_0x7f6b8ce9d778, 23, 1;
L_0x2e29910 .part RS_0x7f6b8ce9d778, 24, 1;
L_0x2e29c30 .part RS_0x7f6b8ce9d778, 25, 1;
L_0x2e29b10 .part RS_0x7f6b8ce9d778, 26, 1;
L_0x2e28bc0 .part RS_0x7f6b8ce9d778, 27, 1;
L_0x2e28da0 .part RS_0x7f6b8ce9d778, 28, 1;
L_0x2e29d20 .part RS_0x7f6b8ce9d778, 29, 1;
L_0x2e28cb0 .part RS_0x7f6b8ce9d778, 30, 1;
L_0x2e2a360 .part RS_0x7f6b8ce9d778, 31, 1;
S_0x2c58c40 .scope module, "aluadd4" "alu" 3 72, 4 145 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2dc0bb0/d .functor OR 1, L_0x2dc33b0, L_0x2dc3510, C4<0>, C4<0>;
L_0x2dc0bb0 .delay 1 (40,40,40) L_0x2dc0bb0/d;
L_0x2dc37c0/d .functor OR 1, L_0x2dc0bb0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2dc37c0 .delay 1 (40,40,40) L_0x2dc37c0/d;
L_0x2dc38d0/d .functor OR 1, L_0x2dc4670, L_0x2dc3f40, C4<0>, C4<0>;
L_0x2dc38d0 .delay 1 (40,40,40) L_0x2dc38d0/d;
L_0x2dc5620/d .functor NOT 1, L_0x2dc49b0, C4<0>, C4<0>, C4<0>;
L_0x2dc5620 .delay 1 (10,10,10) L_0x2dc5620/d;
L_0x2dc4b10/d .functor NOT 1, L_0x2dc53d0, C4<0>, C4<0>, C4<0>;
L_0x2dc4b10 .delay 1 (10,10,10) L_0x2dc4b10/d;
L_0x2dc4c10/d .functor AND 1, L_0x2dc5620, L_0x2dc4d70, L_0x2dc5e50, C4<1>;
L_0x2dc4c10 .delay 1 (60,60,60) L_0x2dc4c10/d;
L_0x2dc5f40/d .functor NOT 1, L_0x2dc4c10, C4<0>, C4<0>, C4<0>;
L_0x2dc5f40 .delay 1 (10,10,10) L_0x2dc5f40/d;
L_0x2dc6050/d .functor AND 1, L_0x2dc6200, L_0x2dc4b10, L_0x2dc4c10, C4<1>;
L_0x2dc6050 .delay 1 (60,60,60) L_0x2dc6050/d;
L_0x2dc5780/d .functor OR 1, L_0x2dc58e0, L_0x2dc6050, C4<0>, C4<0>;
L_0x2dc5780 .delay 1 (40,40,40) L_0x2dc5780/d;
v0x2cb11b0_0 .net "SLTval", 0 0, L_0x2dc6050;  1 drivers
v0x2cb1270_0 .net *"_s321", 0 0, L_0x2d8fb50;  1 drivers
v0x2cb1350_0 .net *"_s324", 0 0, L_0x2dbddc0;  1 drivers
v0x2cb1440_0 .net *"_s327", 0 0, L_0x2dbe030;  1 drivers
v0x2cb1520_0 .net *"_s330", 0 0, L_0x2dbe2e0;  1 drivers
v0x2cb1600_0 .net *"_s333", 0 0, L_0x2dbef20;  1 drivers
v0x2cb16e0_0 .net *"_s336", 0 0, L_0x2dbe7c0;  1 drivers
v0x2cb17c0_0 .net *"_s339", 0 0, L_0x2dbe9e0;  1 drivers
v0x2cb18a0_0 .net *"_s342", 0 0, L_0x2dbe250;  1 drivers
v0x2cb1a10_0 .net *"_s345", 0 0, L_0x2dbf8f0;  1 drivers
v0x2cb1af0_0 .net *"_s348", 0 0, L_0x2dbf140;  1 drivers
v0x2cb1bd0_0 .net *"_s351", 0 0, L_0x2dbf360;  1 drivers
v0x2cb1cb0_0 .net *"_s354", 0 0, L_0x2dbf580;  1 drivers
v0x2cb1d90_0 .net *"_s357", 0 0, L_0x2dc01d0;  1 drivers
v0x2cb1e70_0 .net *"_s360", 0 0, L_0x2dbfb10;  1 drivers
v0x2cb1f50_0 .net *"_s363", 0 0, L_0x2dbfd30;  1 drivers
v0x2cb2030_0 .net *"_s366", 0 0, L_0x2dbec00;  1 drivers
v0x2cb21e0_0 .net *"_s369", 0 0, L_0x2dc0c40;  1 drivers
v0x2cb2280_0 .net *"_s372", 0 0, L_0x2dc03a0;  1 drivers
v0x2cb2360_0 .net *"_s375", 0 0, L_0x2dc05c0;  1 drivers
v0x2cb2440_0 .net *"_s378", 0 0, L_0x2dc07e0;  1 drivers
v0x2cb2520_0 .net *"_s381", 0 0, L_0x2dc1510;  1 drivers
v0x2cb2600_0 .net *"_s384", 0 0, L_0x2dc0e60;  1 drivers
v0x2cb26e0_0 .net *"_s387", 0 0, L_0x2dc1080;  1 drivers
v0x2cb27c0_0 .net *"_s390", 0 0, L_0x2dc12a0;  1 drivers
v0x2cb28a0_0 .net *"_s393", 0 0, L_0x2dc1400;  1 drivers
v0x2cb2980_0 .net *"_s396", 0 0, L_0x2dc1730;  1 drivers
v0x2cb2a60_0 .net *"_s399", 0 0, L_0x2dc1950;  1 drivers
v0x2cb2b40_0 .net *"_s402", 0 0, L_0x2dc1b70;  1 drivers
v0x2cb2c20_0 .net *"_s405", 0 0, L_0x2dc1cd0;  1 drivers
v0x2cb2d00_0 .net *"_s408", 0 0, L_0x2dc1fb0;  1 drivers
v0x2cb2de0_0 .net *"_s411", 0 0, L_0x2dc21d0;  1 drivers
v0x2cb2ec0_0 .net *"_s414", 0 0, L_0x2dc3a70;  1 drivers
v0x2cb2110_0 .net *"_s420", 0 0, L_0x2dc33b0;  1 drivers
v0x2cb3190_0 .net *"_s422", 0 0, L_0x2dc3510;  1 drivers
v0x2cb3270_0 .net *"_s424", 0 0, L_0x2dc37c0;  1 drivers
v0x2cb3350_0 .net *"_s429", 0 0, L_0x2dc4670;  1 drivers
v0x2cb3430_0 .net *"_s431", 0 0, L_0x2dc3f40;  1 drivers
v0x2cb3510_0 .net *"_s440", 0 0, L_0x2dc49b0;  1 drivers
v0x2cb35f0_0 .net *"_s444", 0 0, L_0x2dc4d70;  1 drivers
v0x2cb36d0_0 .net *"_s446", 0 0, L_0x2dc5e50;  1 drivers
v0x2cb37b0_0 .net *"_s450", 0 0, L_0x2dc6200;  1 drivers
v0x2cb3890_0 .net *"_s452", 0 0, L_0x2dc5780;  1 drivers
v0x2cb3970_0 .net *"_s455", 0 0, L_0x2dc58e0;  1 drivers
v0x2cb3a50_0 .net "carryOut", 32 0, L_0x2dc3600;  1 drivers
v0x2cb3b30_0 .net "carryout", 0 0, L_0x2dc38d0;  alias, 1 drivers
L_0x7f6b8ce12138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x2cb3bf0_0 .net "command", 2 0, L_0x7f6b8ce12138;  1 drivers
v0x2cb3cd0_0 .net "initialResult", 31 0, L_0x2dbd100;  1 drivers
v0x2cb3db0_0 .net "isSLT", 0 0, L_0x2dc4c10;  1 drivers
v0x2cb3e70_0 .net "isSLTinv", 0 0, L_0x2dc5f40;  1 drivers
v0x2cb3f30_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  1 drivers
v0x2cb3fd0_0 .net "operandA", 31 0, v0x2d37e40_0;  alias, 1 drivers
L_0x7f6b8ce120f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2cb40b0_0 .net "operandB", 31 0, L_0x7f6b8ce120f0;  1 drivers
v0x2cb4190_0 .net "overflow", 0 0, L_0x2dc53d0;  alias, 1 drivers
v0x2cb4230_0 .net "overflowInv", 0 0, L_0x2dc4b10;  1 drivers
v0x2cb42d0_0 .net8 "result", 31 0, RS_0x7f6b8ce9e198;  alias, 2 drivers
v0x2cb4390_0 .net "s2inv", 0 0, L_0x2dc5620;  1 drivers
v0x2cb4450_0 .net "zero", 0 0, L_0x2dc5a40;  alias, 1 drivers
L_0x2d69d60 .part v0x2d37e40_0, 0, 1;
L_0x2d69ec0 .part L_0x7f6b8ce120f0, 0, 1;
L_0x2d6a070 .part L_0x2dc3600, 0, 1;
L_0x2d6a110 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d6a1b0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d6a250 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d6c870 .part v0x2d37e40_0, 1, 1;
L_0x2d6cae0 .part L_0x7f6b8ce120f0, 1, 1;
L_0x2d6cc90 .part L_0x2dc3600, 1, 1;
L_0x2d6cd30 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d6ce60 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d6cf00 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d6f430 .part v0x2d37e40_0, 2, 1;
L_0x2d6f590 .part L_0x7f6b8ce120f0, 2, 1;
L_0x2d6d340 .part L_0x2dc3600, 2, 1;
L_0x2d6f7d0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d6f900 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d6fab0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d71f00 .part v0x2d37e40_0, 3, 1;
L_0x2d72060 .part L_0x7f6b8ce120f0, 3, 1;
L_0x2d6fb50 .part L_0x2dc3600, 3, 1;
L_0x2d723e0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d72210 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d72540 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d74970 .part v0x2d37e40_0, 4, 1;
L_0x2d74ad0 .part L_0x7f6b8ce120f0, 4, 1;
L_0x2d725e0 .part L_0x2dc3600, 4, 1;
L_0x2d74d60 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d74c80 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d74ef0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d77350 .part v0x2d37e40_0, 5, 1;
L_0x2d774b0 .part L_0x7f6b8ce120f0, 5, 1;
L_0x2d74f90 .part L_0x2dc3600, 5, 1;
L_0x2d77770 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d6f9a0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d77660 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d79f70 .part v0x2d37e40_0, 6, 1;
L_0x2d7a0d0 .part L_0x7f6b8ce120f0, 6, 1;
L_0x2d77a20 .part L_0x2dc3600, 6, 1;
L_0x2d7a3c0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d7a280 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d7a320 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d7c9f0 .part v0x2d37e40_0, 7, 1;
L_0x2d7cb50 .part L_0x7f6b8ce120f0, 7, 1;
L_0x2d7a7c0 .part L_0x2dc3600, 7, 1;
L_0x2d7cf80 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d7ce10 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d7ceb0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d7f540 .part v0x2d37e40_0, 8, 1;
L_0x2d7f6a0 .part L_0x7f6b8ce120f0, 8, 1;
L_0x2d7d360 .part L_0x2dc3600, 8, 1;
L_0x2d7d0b0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d7fa00 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d7faa0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d81fa0 .part v0x2d37e40_0, 9, 1;
L_0x2d6c9d0 .part L_0x7f6b8ce120f0, 9, 1;
L_0x2d7fdc0 .part L_0x2dc3600, 9, 1;
L_0x2d7fbd0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d82600 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d826a0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d84b60 .part v0x2d37e40_0, 10, 1;
L_0x2d84cc0 .part L_0x7f6b8ce120f0, 10, 1;
L_0x2d82740 .part L_0x2dc3600, 10, 1;
L_0x2d827e0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d82880 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d77810 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d877f0 .part v0x2d37e40_0, 11, 1;
L_0x2d87950 .part L_0x7f6b8ce120f0, 11, 1;
L_0x2d84f30 .part L_0x2dc3600, 11, 1;
L_0x2d85520 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d855c0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d87d40 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d8a260 .part v0x2d37e40_0, 12, 1;
L_0x2d8a3c0 .part L_0x7f6b8ce120f0, 12, 1;
L_0x2d87de0 .part L_0x2dc3600, 12, 1;
L_0x2d87e80 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d87f20 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d8a7e0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d8cd90 .part v0x2d37e40_0, 13, 1;
L_0x2d8cef0 .part L_0x7f6b8ce120f0, 13, 1;
L_0x2d8a880 .part L_0x2dc3600, 13, 1;
L_0x2d8a920 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d8a9c0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d8aa60 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d8f7a0 .part v0x2d37e40_0, 14, 1;
L_0x2d8f900 .part L_0x7f6b8ce120f0, 14, 1;
L_0x2d8d0a0 .part L_0x2dc3600, 14, 1;
L_0x2d8d140 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d8d1e0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d8d280 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d921c0 .part v0x2d37e40_0, 15, 1;
L_0x2d92320 .part L_0x7f6b8ce120f0, 15, 1;
L_0x2d8ffe0 .part L_0x2dc3600, 15, 1;
L_0x2d8fcc0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d7a460 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d929e0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d94e10 .part v0x2d37e40_0, 16, 1;
L_0x2d94f70 .part L_0x7f6b8ce120f0, 16, 1;
L_0x2d92900 .part L_0x2dc3600, 16, 1;
L_0x2d92b10 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d92bb0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d92c50 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d97840 .part v0x2d37e40_0, 17, 1;
L_0x2d979a0 .part L_0x7f6b8ce120f0, 17, 1;
L_0x2d95610 .part L_0x2dc3600, 17, 1;
L_0x2d951b0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d95250 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d952f0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d9a250 .part v0x2d37e40_0, 18, 1;
L_0x2d9a3b0 .part L_0x7f6b8ce120f0, 18, 1;
L_0x2d98070 .part L_0x2dc3600, 18, 1;
L_0x2d97be0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d97c80 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d97d20 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d9cc10 .part v0x2d37e40_0, 19, 1;
L_0x2d9cd70 .part L_0x7f6b8ce120f0, 19, 1;
L_0x2d9a560 .part L_0x2dc3600, 19, 1;
L_0x2d9a600 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d9a6a0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d9a740 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d9f650 .part v0x2d37e40_0, 20, 1;
L_0x2d9f7b0 .part L_0x7f6b8ce120f0, 20, 1;
L_0x2d9cf20 .part L_0x2dc3600, 20, 1;
L_0x2d9cfc0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d9d060 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d9d100 .part L_0x7f6b8ce12138, 2, 1;
L_0x2da2130 .part v0x2d37e40_0, 21, 1;
L_0x2da2290 .part L_0x7f6b8ce120f0, 21, 1;
L_0x2d9f960 .part L_0x2dc3600, 21, 1;
L_0x2d9fa00 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d9faa0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d9fb40 .part L_0x7f6b8ce12138, 2, 1;
L_0x2da5050 .part v0x2d37e40_0, 22, 1;
L_0x2da51b0 .part L_0x7f6b8ce120f0, 22, 1;
L_0x2da3060 .part L_0x2dc3600, 22, 1;
L_0x2da3100 .part L_0x7f6b8ce12138, 0, 1;
L_0x2da31a0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2da3240 .part L_0x7f6b8ce12138, 2, 1;
L_0x2da7ae0 .part v0x2d37e40_0, 23, 1;
L_0x2da7c40 .part L_0x7f6b8ce120f0, 23, 1;
L_0x2da5810 .part L_0x2dc3600, 23, 1;
L_0x2da53f0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2da5490 .part L_0x7f6b8ce12138, 1, 1;
L_0x2da5530 .part L_0x7f6b8ce12138, 2, 1;
L_0x2daa5a0 .part v0x2d37e40_0, 24, 1;
L_0x2daa700 .part L_0x7f6b8ce120f0, 24, 1;
L_0x2da82d0 .part L_0x2dc3600, 24, 1;
L_0x2da7e80 .part L_0x7f6b8ce12138, 0, 1;
L_0x2da7f20 .part L_0x7f6b8ce12138, 1, 1;
L_0x2da7fc0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2dad000 .part v0x2d37e40_0, 25, 1;
L_0x2d82100 .part L_0x7f6b8ce120f0, 25, 1;
L_0x2daa8b0 .part L_0x2dc3600, 25, 1;
L_0x2daa950 .part L_0x7f6b8ce12138, 0, 1;
L_0x2daa9f0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2daaa90 .part L_0x7f6b8ce12138, 2, 1;
L_0x2dafd20 .part v0x2d37e40_0, 26, 1;
L_0x2dafe80 .part L_0x7f6b8ce120f0, 26, 1;
L_0x2db0030 .part L_0x2dc3600, 26, 1;
L_0x2db0160 .part L_0x7f6b8ce12138, 0, 1;
L_0x2dad570 .part L_0x7f6b8ce12138, 1, 1;
L_0x2dad610 .part L_0x7f6b8ce12138, 2, 1;
L_0x2db27a0 .part v0x2d37e40_0, 27, 1;
L_0x2db2900 .part L_0x7f6b8ce120f0, 27, 1;
L_0x2db0200 .part L_0x2dc3600, 27, 1;
L_0x2db02a0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2db0340 .part L_0x7f6b8ce12138, 1, 1;
L_0x2db03e0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2db51b0 .part v0x2d37e40_0, 28, 1;
L_0x2db5310 .part L_0x7f6b8ce120f0, 28, 1;
L_0x2db54c0 .part L_0x2dc3600, 28, 1;
L_0x2db55f0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2db2ab0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2db2b50 .part L_0x7f6b8ce12138, 2, 1;
L_0x2db7c40 .part v0x2d37e40_0, 29, 1;
L_0x2db7da0 .part L_0x7f6b8ce120f0, 29, 1;
L_0x2db5690 .part L_0x2dc3600, 29, 1;
L_0x2db5730 .part L_0x7f6b8ce12138, 0, 1;
L_0x2db57d0 .part L_0x7f6b8ce12138, 1, 1;
L_0x2db5870 .part L_0x7f6b8ce12138, 2, 1;
L_0x2dba660 .part v0x2d37e40_0, 30, 1;
L_0x2dba7c0 .part L_0x7f6b8ce120f0, 30, 1;
L_0x2dba970 .part L_0x2dc3600, 30, 1;
L_0x2dbaaa0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2db7f50 .part L_0x7f6b8ce12138, 1, 1;
L_0x2db7ff0 .part L_0x7f6b8ce12138, 2, 1;
LS_0x2dbd100_0_0 .concat8 [ 1 1 1 1], L_0x2d69970, L_0x2d6c480, L_0x2d6f040, L_0x2d71b10;
LS_0x2dbd100_0_4 .concat8 [ 1 1 1 1], L_0x2d74580, L_0x2d76f60, L_0x2d79b80, L_0x2d7c600;
LS_0x2dbd100_0_8 .concat8 [ 1 1 1 1], L_0x2d7f150, L_0x2d81bb0, L_0x2d84770, L_0x2d87400;
LS_0x2dbd100_0_12 .concat8 [ 1 1 1 1], L_0x2d89e70, L_0x2d8c9a0, L_0x2d8f3b0, L_0x2d91dd0;
LS_0x2dbd100_0_16 .concat8 [ 1 1 1 1], L_0x2d94a20, L_0x2d97450, L_0x2d99e60, L_0x2d9c820;
LS_0x2dbd100_0_20 .concat8 [ 1 1 1 1], L_0x2d9f260, L_0x2da1d40, L_0x2da4c60, L_0x2da76f0;
LS_0x2dbd100_0_24 .concat8 [ 1 1 1 1], L_0x2daa1b0, L_0x2dacc10, L_0x2daf930, L_0x2db23b0;
LS_0x2dbd100_0_28 .concat8 [ 1 1 1 1], L_0x2db4dc0, L_0x2db7850, L_0x2dba270, L_0x2dbcd10;
LS_0x2dbd100_1_0 .concat8 [ 4 4 4 4], LS_0x2dbd100_0_0, LS_0x2dbd100_0_4, LS_0x2dbd100_0_8, LS_0x2dbd100_0_12;
LS_0x2dbd100_1_4 .concat8 [ 4 4 4 4], LS_0x2dbd100_0_16, LS_0x2dbd100_0_20, LS_0x2dbd100_0_24, LS_0x2dbd100_0_28;
L_0x2dbd100 .concat8 [ 16 16 0 0], LS_0x2dbd100_1_0, LS_0x2dbd100_1_4;
L_0x2dbdd20 .part v0x2d37e40_0, 31, 1;
L_0x2dbab40 .part L_0x7f6b8ce120f0, 31, 1;
L_0x2d924d0 .part L_0x2dc3600, 31, 1;
L_0x2d92570 .part L_0x7f6b8ce12138, 0, 1;
L_0x2d92610 .part L_0x7f6b8ce12138, 1, 1;
L_0x2d8fab0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2d8fbc0 .part L_0x2dbd100, 0, 1;
L_0x2dbded0 .part L_0x2dbd100, 1, 1;
L_0x2dbe0f0 .part L_0x2dbd100, 2, 1;
L_0x2dbee80 .part L_0x2dbd100, 3, 1;
L_0x2dbefe0 .part L_0x2dbd100, 4, 1;
L_0x2dbe880 .part L_0x2dbd100, 5, 1;
L_0x2dbeaa0 .part L_0x2dbd100, 6, 1;
L_0x2dbed60 .part L_0x2dbd100, 7, 1;
L_0x2dbf9b0 .part L_0x2dbd100, 8, 1;
L_0x2dbf200 .part L_0x2dbd100, 9, 1;
L_0x2dbf420 .part L_0x2dbd100, 10, 1;
L_0x2dbf640 .part L_0x2dbd100, 11, 1;
L_0x2dc0240 .part L_0x2dbd100, 12, 1;
L_0x2dbfbd0 .part L_0x2dbd100, 13, 1;
L_0x2dbfdf0 .part L_0x2dbd100, 14, 1;
L_0x2dbf790 .part L_0x2dbd100, 15, 1;
L_0x2dc0d00 .part L_0x2dbd100, 16, 1;
L_0x2dc0460 .part L_0x2dbd100, 17, 1;
L_0x2dc0680 .part L_0x2dbd100, 18, 1;
L_0x2dc08a0 .part L_0x2dbd100, 19, 1;
L_0x2dc15d0 .part L_0x2dbd100, 20, 1;
L_0x2dc0f20 .part L_0x2dbd100, 21, 1;
L_0x2dc1140 .part L_0x2dbd100, 22, 1;
L_0x2dc1360 .part L_0x2dbd100, 23, 1;
L_0x2dc1e50 .part L_0x2dbd100, 24, 1;
L_0x2dc17f0 .part L_0x2dbd100, 25, 1;
L_0x2dc1a10 .part L_0x2dbd100, 26, 1;
L_0x2dc1c30 .part L_0x2dbd100, 27, 1;
L_0x2dc26f0 .part L_0x2dbd100, 28, 1;
L_0x2dc2070 .part L_0x2dbd100, 29, 1;
L_0x2dc2290 .part L_0x2dbd100, 30, 1;
LS_0x2dbff50_0_0 .concat8 [ 1 1 1 1], L_0x2d8fb50, L_0x2dbddc0, L_0x2dbe030, L_0x2dbe2e0;
LS_0x2dbff50_0_4 .concat8 [ 1 1 1 1], L_0x2dbef20, L_0x2dbe7c0, L_0x2dbe9e0, L_0x2dbe250;
LS_0x2dbff50_0_8 .concat8 [ 1 1 1 1], L_0x2dbf8f0, L_0x2dbf140, L_0x2dbf360, L_0x2dbf580;
LS_0x2dbff50_0_12 .concat8 [ 1 1 1 1], L_0x2dc01d0, L_0x2dbfb10, L_0x2dbfd30, L_0x2dbec00;
LS_0x2dbff50_0_16 .concat8 [ 1 1 1 1], L_0x2dc0c40, L_0x2dc03a0, L_0x2dc05c0, L_0x2dc07e0;
LS_0x2dbff50_0_20 .concat8 [ 1 1 1 1], L_0x2dc1510, L_0x2dc0e60, L_0x2dc1080, L_0x2dc12a0;
LS_0x2dbff50_0_24 .concat8 [ 1 1 1 1], L_0x2dc1400, L_0x2dc1730, L_0x2dc1950, L_0x2dc1b70;
LS_0x2dbff50_0_28 .concat8 [ 1 1 1 1], L_0x2dc1cd0, L_0x2dc1fb0, L_0x2dc21d0, L_0x2dc3a70;
LS_0x2dbff50_1_0 .concat8 [ 4 4 4 4], LS_0x2dbff50_0_0, LS_0x2dbff50_0_4, LS_0x2dbff50_0_8, LS_0x2dbff50_0_12;
LS_0x2dbff50_1_4 .concat8 [ 4 4 4 4], LS_0x2dbff50_0_16, LS_0x2dbff50_0_20, LS_0x2dbff50_0_24, LS_0x2dbff50_0_28;
L_0x2dbff50 .concat8 [ 16 16 0 0], LS_0x2dbff50_1_0, LS_0x2dbff50_1_4;
L_0x2dc0a50 .part L_0x2dbd100, 31, 1;
L_0x2dc33b0 .part L_0x7f6b8ce12138, 0, 1;
L_0x2dc3510 .part L_0x7f6b8ce12138, 0, 1;
LS_0x2dc3600_0_0 .concat8 [ 1 1 1 1], L_0x2dc37c0, L_0x2d684d0, L_0x2d6b040, L_0x2d6dd30;
LS_0x2dc3600_0_4 .concat8 [ 1 1 1 1], L_0x2d70730, L_0x2d731a0, L_0x2d75bd0, L_0x2d78730;
LS_0x2dc3600_0_8 .concat8 [ 1 1 1 1], L_0x2d7b1b0, L_0x2d7dd00, L_0x2d80800, L_0x2d833c0;
LS_0x2dc3600_0_12 .concat8 [ 1 1 1 1], L_0x2d85fd0, L_0x2d88ac0, L_0x2d8b560, L_0x2d8e000;
LS_0x2dc3600_0_16 .concat8 [ 1 1 1 1], L_0x2d90980, L_0x2d93640, L_0x2d96000, L_0x2d98a10;
LS_0x2dc3600_0_20 .concat8 [ 1 1 1 1], L_0x2d9b490, L_0x2d9de80, L_0x2da08a0, L_0x2da37c0;
LS_0x2dc3600_0_24 .concat8 [ 1 1 1 1], L_0x2da6250, L_0x2da8d10, L_0x2dab770, L_0x2dae490;
LS_0x2dc3600_0_28 .concat8 [ 1 1 1 1], L_0x2db0f60, L_0x2db39e0, L_0x2db6470, L_0x2db8e90;
LS_0x2dc3600_0_32 .concat8 [ 1 0 0 0], L_0x2dbb8c0;
LS_0x2dc3600_1_0 .concat8 [ 4 4 4 4], LS_0x2dc3600_0_0, LS_0x2dc3600_0_4, LS_0x2dc3600_0_8, LS_0x2dc3600_0_12;
LS_0x2dc3600_1_4 .concat8 [ 4 4 4 4], LS_0x2dc3600_0_16, LS_0x2dc3600_0_20, LS_0x2dc3600_0_24, LS_0x2dc3600_0_28;
LS_0x2dc3600_1_8 .concat8 [ 1 0 0 0], LS_0x2dc3600_0_32;
L_0x2dc3600 .concat8 [ 16 16 1 0], LS_0x2dc3600_1_0, LS_0x2dc3600_1_4, LS_0x2dc3600_1_8;
L_0x2dc4670 .part L_0x2dc3600, 32, 1;
L_0x2dc3f40 .part L_0x2dc3600, 32, 1;
L_0x2dc5580 .part v0x2d37e40_0, 31, 1;
L_0x2dc47d0 .part L_0x7f6b8ce120f0, 31, 1;
L_0x2dc48c0 .part L_0x2dbd100, 31, 1;
L_0x2dc49b0 .part L_0x7f6b8ce12138, 2, 1;
L_0x2dc4d70 .part L_0x7f6b8ce12138, 0, 1;
L_0x2dc5e50 .part L_0x7f6b8ce12138, 1, 1;
L_0x2dc6200 .part L_0x2dbd100, 31, 1;
L_0x2dc56e0 .part/pv L_0x2dc5780, 0, 1, 32;
L_0x2dc58e0 .part L_0x2dbd100, 0, 1;
S_0x2c58e70 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x26e89d0 .param/l "i" 0 4 165, +C4<00>;
S_0x2c58ff0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c58e70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d67710/d .functor AND 1, L_0x2d69d60, L_0x2d69ec0, C4<1>, C4<1>;
L_0x2d67710 .delay 1 (40,40,40) L_0x2d67710/d;
L_0x2d67870/d .functor NAND 1, L_0x2d69d60, L_0x2d69ec0, C4<1>, C4<1>;
L_0x2d67870 .delay 1 (20,20,20) L_0x2d67870/d;
L_0x2d679d0/d .functor OR 1, L_0x2d69d60, L_0x2d69ec0, C4<0>, C4<0>;
L_0x2d679d0 .delay 1 (40,40,40) L_0x2d679d0/d;
L_0x2d67b60/d .functor NOR 1, L_0x2d69d60, L_0x2d69ec0, C4<0>, C4<0>;
L_0x2d67b60 .delay 1 (20,20,20) L_0x2d67b60/d;
L_0x2d67c20/d .functor XOR 1, L_0x2d69d60, L_0x2d69ec0, C4<0>, C4<0>;
L_0x2d67c20 .delay 1 (40,40,40) L_0x2d67c20/d;
L_0x2d686d0/d .functor NOT 1, L_0x2d6a110, C4<0>, C4<0>, C4<0>;
L_0x2d686d0 .delay 1 (10,10,10) L_0x2d686d0/d;
L_0x2d68830/d .functor NOT 1, L_0x2d6a1b0, C4<0>, C4<0>, C4<0>;
L_0x2d68830 .delay 1 (10,10,10) L_0x2d68830/d;
L_0x2d688f0/d .functor NOT 1, L_0x2d6a250, C4<0>, C4<0>, C4<0>;
L_0x2d688f0 .delay 1 (10,10,10) L_0x2d688f0/d;
L_0x2d68aa0/d .functor AND 1, L_0x2d67fa0, L_0x2d686d0, L_0x2d68830, L_0x2d688f0;
L_0x2d68aa0 .delay 1 (80,80,80) L_0x2d68aa0/d;
L_0x2d68c50/d .functor AND 1, L_0x2d67fa0, L_0x2d6a110, L_0x2d68830, L_0x2d688f0;
L_0x2d68c50 .delay 1 (80,80,80) L_0x2d68c50/d;
L_0x2d68e60/d .functor AND 1, L_0x2d67c20, L_0x2d686d0, L_0x2d6a1b0, L_0x2d688f0;
L_0x2d68e60 .delay 1 (80,80,80) L_0x2d68e60/d;
L_0x2d69040/d .functor AND 1, L_0x2d67fa0, L_0x2d6a110, L_0x2d6a1b0, L_0x2d688f0;
L_0x2d69040 .delay 1 (80,80,80) L_0x2d69040/d;
L_0x2d69210/d .functor AND 1, L_0x2d67710, L_0x2d686d0, L_0x2d68830, L_0x2d6a250;
L_0x2d69210 .delay 1 (80,80,80) L_0x2d69210/d;
L_0x2d693f0/d .functor AND 1, L_0x2d67870, L_0x2d6a110, L_0x2d68830, L_0x2d6a250;
L_0x2d693f0 .delay 1 (80,80,80) L_0x2d693f0/d;
L_0x2d691a0/d .functor AND 1, L_0x2d67b60, L_0x2d686d0, L_0x2d6a1b0, L_0x2d6a250;
L_0x2d691a0 .delay 1 (80,80,80) L_0x2d691a0/d;
L_0x2d697d0/d .functor AND 1, L_0x2d679d0, L_0x2d6a110, L_0x2d6a1b0, L_0x2d6a250;
L_0x2d697d0 .delay 1 (80,80,80) L_0x2d697d0/d;
L_0x2d69970/0/0 .functor OR 1, L_0x2d68aa0, L_0x2d68c50, L_0x2d68e60, L_0x2d69210;
L_0x2d69970/0/4 .functor OR 1, L_0x2d693f0, L_0x2d691a0, L_0x2d697d0, L_0x2d69040;
L_0x2d69970/d .functor OR 1, L_0x2d69970/0/0, L_0x2d69970/0/4, C4<0>, C4<0>;
L_0x2d69970 .delay 1 (160,160,160) L_0x2d69970/d;
v0x2c59dc0_0 .net "a", 0 0, L_0x2d69d60;  1 drivers
v0x2c59e80_0 .net "addSub", 0 0, L_0x2d67fa0;  1 drivers
v0x2c59f50_0 .net "andRes", 0 0, L_0x2d67710;  1 drivers
v0x2c5a020_0 .net "b", 0 0, L_0x2d69ec0;  1 drivers
v0x2c5a0f0_0 .net "carryIn", 0 0, L_0x2d6a070;  1 drivers
v0x2c5a190_0 .net "carryOut", 0 0, L_0x2d684d0;  1 drivers
v0x2c5a260_0 .net "initialResult", 0 0, L_0x2d69970;  1 drivers
v0x2c5a300_0 .net "isAdd", 0 0, L_0x2d68aa0;  1 drivers
v0x2c5a3a0_0 .net "isAnd", 0 0, L_0x2d69210;  1 drivers
v0x2c5a4d0_0 .net "isNand", 0 0, L_0x2d693f0;  1 drivers
v0x2c5a570_0 .net "isNor", 0 0, L_0x2d691a0;  1 drivers
v0x2c5a610_0 .net "isOr", 0 0, L_0x2d697d0;  1 drivers
v0x2c5a6d0_0 .net "isSLT", 0 0, L_0x2d69040;  1 drivers
v0x2c5a790_0 .net "isSub", 0 0, L_0x2d68c50;  1 drivers
v0x2c5a850_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c5a920_0 .net "isXor", 0 0, L_0x2d68e60;  1 drivers
v0x2c5a9c0_0 .net "nandRes", 0 0, L_0x2d67870;  1 drivers
v0x2c5ab70_0 .net "norRes", 0 0, L_0x2d67b60;  1 drivers
v0x2c5ac10_0 .net "orRes", 0 0, L_0x2d679d0;  1 drivers
v0x2c5acb0_0 .net "s0", 0 0, L_0x2d6a110;  1 drivers
v0x2c5ad50_0 .net "s0inv", 0 0, L_0x2d686d0;  1 drivers
v0x2c5ae10_0 .net "s1", 0 0, L_0x2d6a1b0;  1 drivers
v0x2c5aed0_0 .net "s1inv", 0 0, L_0x2d68830;  1 drivers
v0x2c5af90_0 .net "s2", 0 0, L_0x2d6a250;  1 drivers
v0x2c5b050_0 .net "s2inv", 0 0, L_0x2d688f0;  1 drivers
v0x2c5b110_0 .net "xorRes", 0 0, L_0x2d67c20;  1 drivers
S_0x2c59250 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c58ff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d67d80/d .functor XOR 1, L_0x2d69ec0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d67d80 .delay 1 (40,40,40) L_0x2d67d80/d;
L_0x2d67e40/d .functor XOR 1, L_0x2d69d60, L_0x2d67d80, C4<0>, C4<0>;
L_0x2d67e40 .delay 1 (40,40,40) L_0x2d67e40/d;
L_0x2d67fa0/d .functor XOR 1, L_0x2d67e40, L_0x2d6a070, C4<0>, C4<0>;
L_0x2d67fa0 .delay 1 (40,40,40) L_0x2d67fa0/d;
L_0x2d681a0/d .functor AND 1, L_0x2d69d60, L_0x2d67d80, C4<1>, C4<1>;
L_0x2d681a0 .delay 1 (40,40,40) L_0x2d681a0/d;
L_0x2d68410/d .functor AND 1, L_0x2d67e40, L_0x2d6a070, C4<1>, C4<1>;
L_0x2d68410 .delay 1 (40,40,40) L_0x2d68410/d;
L_0x2d684d0/d .functor OR 1, L_0x2d681a0, L_0x2d68410, C4<0>, C4<0>;
L_0x2d684d0 .delay 1 (40,40,40) L_0x2d684d0/d;
v0x2c59470_0 .net "AandB", 0 0, L_0x2d681a0;  1 drivers
v0x2c59510_0 .net "BxorSub", 0 0, L_0x2d67d80;  1 drivers
v0x2c595d0_0 .net "a", 0 0, L_0x2d69d60;  alias, 1 drivers
v0x2c596a0_0 .net "b", 0 0, L_0x2d69ec0;  alias, 1 drivers
v0x2c59760_0 .net "carryin", 0 0, L_0x2d6a070;  alias, 1 drivers
v0x2c59870_0 .net "carryout", 0 0, L_0x2d684d0;  alias, 1 drivers
v0x2c59930_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c599f0_0 .net "res", 0 0, L_0x2d67fa0;  alias, 1 drivers
v0x2c59ab0_0 .net "xAorB", 0 0, L_0x2d67e40;  1 drivers
v0x2c59c00_0 .net "xAorBandCin", 0 0, L_0x2d68410;  1 drivers
S_0x2c5b2f0 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c5b4b0 .param/l "i" 0 4 165, +C4<01>;
S_0x2c5b570 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c5b2f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d69e00/d .functor AND 1, L_0x2d6c870, L_0x2d6cae0, C4<1>, C4<1>;
L_0x2d69e00 .delay 1 (40,40,40) L_0x2d69e00/d;
L_0x2d6a3e0/d .functor NAND 1, L_0x2d6c870, L_0x2d6cae0, C4<1>, C4<1>;
L_0x2d6a3e0 .delay 1 (20,20,20) L_0x2d6a3e0/d;
L_0x2d6a540/d .functor OR 1, L_0x2d6c870, L_0x2d6cae0, C4<0>, C4<0>;
L_0x2d6a540 .delay 1 (40,40,40) L_0x2d6a540/d;
L_0x2d6a6d0/d .functor NOR 1, L_0x2d6c870, L_0x2d6cae0, C4<0>, C4<0>;
L_0x2d6a6d0 .delay 1 (20,20,20) L_0x2d6a6d0/d;
L_0x2d6a790/d .functor XOR 1, L_0x2d6c870, L_0x2d6cae0, C4<0>, C4<0>;
L_0x2d6a790 .delay 1 (40,40,40) L_0x2d6a790/d;
L_0x2d6b240/d .functor NOT 1, L_0x2d6cd30, C4<0>, C4<0>, C4<0>;
L_0x2d6b240 .delay 1 (10,10,10) L_0x2d6b240/d;
L_0x2d6b3a0/d .functor NOT 1, L_0x2d6ce60, C4<0>, C4<0>, C4<0>;
L_0x2d6b3a0 .delay 1 (10,10,10) L_0x2d6b3a0/d;
L_0x2d6b460/d .functor NOT 1, L_0x2d6cf00, C4<0>, C4<0>, C4<0>;
L_0x2d6b460 .delay 1 (10,10,10) L_0x2d6b460/d;
L_0x2d6b610/d .functor AND 1, L_0x2d6ab60, L_0x2d6b240, L_0x2d6b3a0, L_0x2d6b460;
L_0x2d6b610 .delay 1 (80,80,80) L_0x2d6b610/d;
L_0x2d6b7c0/d .functor AND 1, L_0x2d6ab60, L_0x2d6cd30, L_0x2d6b3a0, L_0x2d6b460;
L_0x2d6b7c0 .delay 1 (80,80,80) L_0x2d6b7c0/d;
L_0x2d6b970/d .functor AND 1, L_0x2d6a790, L_0x2d6b240, L_0x2d6ce60, L_0x2d6b460;
L_0x2d6b970 .delay 1 (80,80,80) L_0x2d6b970/d;
L_0x2d6bb60/d .functor AND 1, L_0x2d6ab60, L_0x2d6cd30, L_0x2d6ce60, L_0x2d6b460;
L_0x2d6bb60 .delay 1 (80,80,80) L_0x2d6bb60/d;
L_0x2d6bc90/d .functor AND 1, L_0x2d69e00, L_0x2d6b240, L_0x2d6b3a0, L_0x2d6cf00;
L_0x2d6bc90 .delay 1 (80,80,80) L_0x2d6bc90/d;
L_0x2d6bf20/d .functor AND 1, L_0x2d6a3e0, L_0x2d6cd30, L_0x2d6b3a0, L_0x2d6cf00;
L_0x2d6bf20 .delay 1 (80,80,80) L_0x2d6bf20/d;
L_0x2d6bc20/d .functor AND 1, L_0x2d6a6d0, L_0x2d6b240, L_0x2d6ce60, L_0x2d6cf00;
L_0x2d6bc20 .delay 1 (80,80,80) L_0x2d6bc20/d;
L_0x2d6c2b0/d .functor AND 1, L_0x2d6a540, L_0x2d6cd30, L_0x2d6ce60, L_0x2d6cf00;
L_0x2d6c2b0 .delay 1 (80,80,80) L_0x2d6c2b0/d;
L_0x2d6c480/0/0 .functor OR 1, L_0x2d6b610, L_0x2d6b7c0, L_0x2d6b970, L_0x2d6bc90;
L_0x2d6c480/0/4 .functor OR 1, L_0x2d6bf20, L_0x2d6bc20, L_0x2d6c2b0, L_0x2d6bb60;
L_0x2d6c480/d .functor OR 1, L_0x2d6c480/0/0, L_0x2d6c480/0/4, C4<0>, C4<0>;
L_0x2d6c480 .delay 1 (160,160,160) L_0x2d6c480/d;
v0x2c5c4c0_0 .net "a", 0 0, L_0x2d6c870;  1 drivers
v0x2c5c580_0 .net "addSub", 0 0, L_0x2d6ab60;  1 drivers
v0x2c5c620_0 .net "andRes", 0 0, L_0x2d69e00;  1 drivers
v0x2c5c6f0_0 .net "b", 0 0, L_0x2d6cae0;  1 drivers
v0x2c5c7c0_0 .net "carryIn", 0 0, L_0x2d6cc90;  1 drivers
v0x2c5c860_0 .net "carryOut", 0 0, L_0x2d6b040;  1 drivers
v0x2c5c930_0 .net "initialResult", 0 0, L_0x2d6c480;  1 drivers
v0x2c5c9d0_0 .net "isAdd", 0 0, L_0x2d6b610;  1 drivers
v0x2c5ca70_0 .net "isAnd", 0 0, L_0x2d6bc90;  1 drivers
v0x2c5cba0_0 .net "isNand", 0 0, L_0x2d6bf20;  1 drivers
v0x2c5cc40_0 .net "isNor", 0 0, L_0x2d6bc20;  1 drivers
v0x2c5cce0_0 .net "isOr", 0 0, L_0x2d6c2b0;  1 drivers
v0x2c5cda0_0 .net "isSLT", 0 0, L_0x2d6bb60;  1 drivers
v0x2c5ce60_0 .net "isSub", 0 0, L_0x2d6b7c0;  1 drivers
v0x2c5cf20_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c5cfc0_0 .net "isXor", 0 0, L_0x2d6b970;  1 drivers
v0x2c5d080_0 .net "nandRes", 0 0, L_0x2d6a3e0;  1 drivers
v0x2c5d230_0 .net "norRes", 0 0, L_0x2d6a6d0;  1 drivers
v0x2c5d2d0_0 .net "orRes", 0 0, L_0x2d6a540;  1 drivers
v0x2c5d370_0 .net "s0", 0 0, L_0x2d6cd30;  1 drivers
v0x2c5d410_0 .net "s0inv", 0 0, L_0x2d6b240;  1 drivers
v0x2c5d4d0_0 .net "s1", 0 0, L_0x2d6ce60;  1 drivers
v0x2c5d590_0 .net "s1inv", 0 0, L_0x2d6b3a0;  1 drivers
v0x2c5d650_0 .net "s2", 0 0, L_0x2d6cf00;  1 drivers
v0x2c5d710_0 .net "s2inv", 0 0, L_0x2d6b460;  1 drivers
v0x2c5d7d0_0 .net "xorRes", 0 0, L_0x2d6a790;  1 drivers
S_0x2c5b870 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c5b570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d6a8f0/d .functor XOR 1, L_0x2d6cae0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d6a8f0 .delay 1 (40,40,40) L_0x2d6a8f0/d;
L_0x2d6a9b0/d .functor XOR 1, L_0x2d6c870, L_0x2d6a8f0, C4<0>, C4<0>;
L_0x2d6a9b0 .delay 1 (40,40,40) L_0x2d6a9b0/d;
L_0x2d6ab60/d .functor XOR 1, L_0x2d6a9b0, L_0x2d6cc90, C4<0>, C4<0>;
L_0x2d6ab60 .delay 1 (40,40,40) L_0x2d6ab60/d;
L_0x2d6ad60/d .functor AND 1, L_0x2d6c870, L_0x2d6a8f0, C4<1>, C4<1>;
L_0x2d6ad60 .delay 1 (40,40,40) L_0x2d6ad60/d;
L_0x2d6afd0/d .functor AND 1, L_0x2d6a9b0, L_0x2d6cc90, C4<1>, C4<1>;
L_0x2d6afd0 .delay 1 (40,40,40) L_0x2d6afd0/d;
L_0x2d6b040/d .functor OR 1, L_0x2d6ad60, L_0x2d6afd0, C4<0>, C4<0>;
L_0x2d6b040 .delay 1 (40,40,40) L_0x2d6b040/d;
v0x2c5bb00_0 .net "AandB", 0 0, L_0x2d6ad60;  1 drivers
v0x2c5bbe0_0 .net "BxorSub", 0 0, L_0x2d6a8f0;  1 drivers
v0x2c5bca0_0 .net "a", 0 0, L_0x2d6c870;  alias, 1 drivers
v0x2c5bd70_0 .net "b", 0 0, L_0x2d6cae0;  alias, 1 drivers
v0x2c5be30_0 .net "carryin", 0 0, L_0x2d6cc90;  alias, 1 drivers
v0x2c5bf40_0 .net "carryout", 0 0, L_0x2d6b040;  alias, 1 drivers
v0x2c5c000_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c5c0f0_0 .net "res", 0 0, L_0x2d6ab60;  alias, 1 drivers
v0x2c5c1b0_0 .net "xAorB", 0 0, L_0x2d6a9b0;  1 drivers
v0x2c5c300_0 .net "xAorBandCin", 0 0, L_0x2d6afd0;  1 drivers
S_0x2c5d9b0 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c5dba0 .param/l "i" 0 4 165, +C4<010>;
S_0x2c5dc40 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c5d9b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d6d010/d .functor AND 1, L_0x2d6f430, L_0x2d6f590, C4<1>, C4<1>;
L_0x2d6d010 .delay 1 (40,40,40) L_0x2d6d010/d;
L_0x2d6d120/d .functor NAND 1, L_0x2d6f430, L_0x2d6f590, C4<1>, C4<1>;
L_0x2d6d120 .delay 1 (20,20,20) L_0x2d6d120/d;
L_0x2d6d280/d .functor OR 1, L_0x2d6f430, L_0x2d6f590, C4<0>, C4<0>;
L_0x2d6d280 .delay 1 (40,40,40) L_0x2d6d280/d;
L_0x2d6d410/d .functor NOR 1, L_0x2d6f430, L_0x2d6f590, C4<0>, C4<0>;
L_0x2d6d410 .delay 1 (20,20,20) L_0x2d6d410/d;
L_0x2d6d4d0/d .functor XOR 1, L_0x2d6f430, L_0x2d6f590, C4<0>, C4<0>;
L_0x2d6d4d0 .delay 1 (40,40,40) L_0x2d6d4d0/d;
L_0x2d6df30/d .functor NOT 1, L_0x2d6f7d0, C4<0>, C4<0>, C4<0>;
L_0x2d6df30 .delay 1 (10,10,10) L_0x2d6df30/d;
L_0x2d6e090/d .functor NOT 1, L_0x2d6f900, C4<0>, C4<0>, C4<0>;
L_0x2d6e090 .delay 1 (10,10,10) L_0x2d6e090/d;
L_0x2d6e150/d .functor NOT 1, L_0x2d6fab0, C4<0>, C4<0>, C4<0>;
L_0x2d6e150 .delay 1 (10,10,10) L_0x2d6e150/d;
L_0x2d6e300/d .functor AND 1, L_0x2d6d850, L_0x2d6df30, L_0x2d6e090, L_0x2d6e150;
L_0x2d6e300 .delay 1 (80,80,80) L_0x2d6e300/d;
L_0x2d6e4b0/d .functor AND 1, L_0x2d6d850, L_0x2d6f7d0, L_0x2d6e090, L_0x2d6e150;
L_0x2d6e4b0 .delay 1 (80,80,80) L_0x2d6e4b0/d;
L_0x2d6e660/d .functor AND 1, L_0x2d6d4d0, L_0x2d6df30, L_0x2d6f900, L_0x2d6e150;
L_0x2d6e660 .delay 1 (80,80,80) L_0x2d6e660/d;
L_0x2d6e850/d .functor AND 1, L_0x2d6d850, L_0x2d6f7d0, L_0x2d6f900, L_0x2d6e150;
L_0x2d6e850 .delay 1 (80,80,80) L_0x2d6e850/d;
L_0x2d6e980/d .functor AND 1, L_0x2d6d010, L_0x2d6df30, L_0x2d6e090, L_0x2d6fab0;
L_0x2d6e980 .delay 1 (80,80,80) L_0x2d6e980/d;
L_0x2d6ebe0/d .functor AND 1, L_0x2d6d120, L_0x2d6f7d0, L_0x2d6e090, L_0x2d6fab0;
L_0x2d6ebe0 .delay 1 (80,80,80) L_0x2d6ebe0/d;
L_0x2d6e910/d .functor AND 1, L_0x2d6d410, L_0x2d6df30, L_0x2d6f900, L_0x2d6fab0;
L_0x2d6e910 .delay 1 (80,80,80) L_0x2d6e910/d;
L_0x2d6ef40/d .functor AND 1, L_0x2d6d280, L_0x2d6f7d0, L_0x2d6f900, L_0x2d6fab0;
L_0x2d6ef40 .delay 1 (80,80,80) L_0x2d6ef40/d;
L_0x2d6f040/0/0 .functor OR 1, L_0x2d6e300, L_0x2d6e4b0, L_0x2d6e660, L_0x2d6e980;
L_0x2d6f040/0/4 .functor OR 1, L_0x2d6ebe0, L_0x2d6e910, L_0x2d6ef40, L_0x2d6e850;
L_0x2d6f040/d .functor OR 1, L_0x2d6f040/0/0, L_0x2d6f040/0/4, C4<0>, C4<0>;
L_0x2d6f040 .delay 1 (160,160,160) L_0x2d6f040/d;
v0x2c5ebd0_0 .net "a", 0 0, L_0x2d6f430;  1 drivers
v0x2c5ec90_0 .net "addSub", 0 0, L_0x2d6d850;  1 drivers
v0x2c5ed60_0 .net "andRes", 0 0, L_0x2d6d010;  1 drivers
v0x2c5ee30_0 .net "b", 0 0, L_0x2d6f590;  1 drivers
v0x2c5ef00_0 .net "carryIn", 0 0, L_0x2d6d340;  1 drivers
v0x2c5efa0_0 .net "carryOut", 0 0, L_0x2d6dd30;  1 drivers
v0x2c5f070_0 .net "initialResult", 0 0, L_0x2d6f040;  1 drivers
v0x2c5f110_0 .net "isAdd", 0 0, L_0x2d6e300;  1 drivers
v0x2c5f1b0_0 .net "isAnd", 0 0, L_0x2d6e980;  1 drivers
v0x2c5f2e0_0 .net "isNand", 0 0, L_0x2d6ebe0;  1 drivers
v0x2c5f380_0 .net "isNor", 0 0, L_0x2d6e910;  1 drivers
v0x2c5f420_0 .net "isOr", 0 0, L_0x2d6ef40;  1 drivers
v0x2c5f4e0_0 .net "isSLT", 0 0, L_0x2d6e850;  1 drivers
v0x2c5f5a0_0 .net "isSub", 0 0, L_0x2d6e4b0;  1 drivers
v0x2c5f660_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c5f700_0 .net "isXor", 0 0, L_0x2d6e660;  1 drivers
v0x2c5f7c0_0 .net "nandRes", 0 0, L_0x2d6d120;  1 drivers
v0x2c5f970_0 .net "norRes", 0 0, L_0x2d6d410;  1 drivers
v0x2c5fa10_0 .net "orRes", 0 0, L_0x2d6d280;  1 drivers
v0x2c5fab0_0 .net "s0", 0 0, L_0x2d6f7d0;  1 drivers
v0x2c5fb50_0 .net "s0inv", 0 0, L_0x2d6df30;  1 drivers
v0x2c5fc10_0 .net "s1", 0 0, L_0x2d6f900;  1 drivers
v0x2c5fcd0_0 .net "s1inv", 0 0, L_0x2d6e090;  1 drivers
v0x2c5fd90_0 .net "s2", 0 0, L_0x2d6fab0;  1 drivers
v0x2c5fe50_0 .net "s2inv", 0 0, L_0x2d6e150;  1 drivers
v0x2c5ff10_0 .net "xorRes", 0 0, L_0x2d6d4d0;  1 drivers
S_0x2c5df40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c5dc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d6d630/d .functor XOR 1, L_0x2d6f590, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d6d630 .delay 1 (40,40,40) L_0x2d6d630/d;
L_0x2d6d6f0/d .functor XOR 1, L_0x2d6f430, L_0x2d6d630, C4<0>, C4<0>;
L_0x2d6d6f0 .delay 1 (40,40,40) L_0x2d6d6f0/d;
L_0x2d6d850/d .functor XOR 1, L_0x2d6d6f0, L_0x2d6d340, C4<0>, C4<0>;
L_0x2d6d850 .delay 1 (40,40,40) L_0x2d6d850/d;
L_0x2d6da50/d .functor AND 1, L_0x2d6f430, L_0x2d6d630, C4<1>, C4<1>;
L_0x2d6da50 .delay 1 (40,40,40) L_0x2d6da50/d;
L_0x2d6dcc0/d .functor AND 1, L_0x2d6d6f0, L_0x2d6d340, C4<1>, C4<1>;
L_0x2d6dcc0 .delay 1 (40,40,40) L_0x2d6dcc0/d;
L_0x2d6dd30/d .functor OR 1, L_0x2d6da50, L_0x2d6dcc0, C4<0>, C4<0>;
L_0x2d6dd30 .delay 1 (40,40,40) L_0x2d6dd30/d;
v0x2c5e1d0_0 .net "AandB", 0 0, L_0x2d6da50;  1 drivers
v0x2c5e2b0_0 .net "BxorSub", 0 0, L_0x2d6d630;  1 drivers
v0x2c5e370_0 .net "a", 0 0, L_0x2d6f430;  alias, 1 drivers
v0x2c5e440_0 .net "b", 0 0, L_0x2d6f590;  alias, 1 drivers
v0x2c5e500_0 .net "carryin", 0 0, L_0x2d6d340;  alias, 1 drivers
v0x2c5e610_0 .net "carryout", 0 0, L_0x2d6dd30;  alias, 1 drivers
v0x2c5e6d0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c5e800_0 .net "res", 0 0, L_0x2d6d850;  alias, 1 drivers
v0x2c5e8c0_0 .net "xAorB", 0 0, L_0x2d6d6f0;  1 drivers
v0x2c5ea10_0 .net "xAorBandCin", 0 0, L_0x2d6dcc0;  1 drivers
S_0x2c600f0 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c5c0a0 .param/l "i" 0 4 165, +C4<011>;
S_0x2c60320 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c600f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d6cfa0/d .functor AND 1, L_0x2d71f00, L_0x2d72060, C4<1>, C4<1>;
L_0x2d6cfa0 .delay 1 (40,40,40) L_0x2d6cfa0/d;
L_0x2d695e0/d .functor NAND 1, L_0x2d71f00, L_0x2d72060, C4<1>, C4<1>;
L_0x2d695e0 .delay 1 (20,20,20) L_0x2d695e0/d;
L_0x2d6fc40/d .functor OR 1, L_0x2d71f00, L_0x2d72060, C4<0>, C4<0>;
L_0x2d6fc40 .delay 1 (40,40,40) L_0x2d6fc40/d;
L_0x2d6fe30/d .functor NOR 1, L_0x2d71f00, L_0x2d72060, C4<0>, C4<0>;
L_0x2d6fe30 .delay 1 (20,20,20) L_0x2d6fe30/d;
L_0x2d6fef0/d .functor XOR 1, L_0x2d71f00, L_0x2d72060, C4<0>, C4<0>;
L_0x2d6fef0 .delay 1 (40,40,40) L_0x2d6fef0/d;
L_0x2d70930/d .functor NOT 1, L_0x2d723e0, C4<0>, C4<0>, C4<0>;
L_0x2d70930 .delay 1 (10,10,10) L_0x2d70930/d;
L_0x2c618c0/d .functor NOT 1, L_0x2d72210, C4<0>, C4<0>, C4<0>;
L_0x2c618c0 .delay 1 (10,10,10) L_0x2c618c0/d;
L_0x2d70ae0/d .functor NOT 1, L_0x2d72540, C4<0>, C4<0>, C4<0>;
L_0x2d70ae0 .delay 1 (10,10,10) L_0x2d70ae0/d;
L_0x2d70c90/d .functor AND 1, L_0x2d70270, L_0x2d70930, L_0x2c618c0, L_0x2d70ae0;
L_0x2d70c90 .delay 1 (80,80,80) L_0x2d70c90/d;
L_0x2d70e40/d .functor AND 1, L_0x2d70270, L_0x2d723e0, L_0x2c618c0, L_0x2d70ae0;
L_0x2d70e40 .delay 1 (80,80,80) L_0x2d70e40/d;
L_0x2d71050/d .functor AND 1, L_0x2d6fef0, L_0x2d70930, L_0x2d72210, L_0x2d70ae0;
L_0x2d71050 .delay 1 (80,80,80) L_0x2d71050/d;
L_0x2d71230/d .functor AND 1, L_0x2d70270, L_0x2d723e0, L_0x2d72210, L_0x2d70ae0;
L_0x2d71230 .delay 1 (80,80,80) L_0x2d71230/d;
L_0x2d71400/d .functor AND 1, L_0x2d6cfa0, L_0x2d70930, L_0x2c618c0, L_0x2d72540;
L_0x2d71400 .delay 1 (80,80,80) L_0x2d71400/d;
L_0x2d715e0/d .functor AND 1, L_0x2d695e0, L_0x2d723e0, L_0x2c618c0, L_0x2d72540;
L_0x2d715e0 .delay 1 (80,80,80) L_0x2d715e0/d;
L_0x2d71390/d .functor AND 1, L_0x2d6fe30, L_0x2d70930, L_0x2d72210, L_0x2d72540;
L_0x2d71390 .delay 1 (80,80,80) L_0x2d71390/d;
L_0x2d71970/d .functor AND 1, L_0x2d6fc40, L_0x2d723e0, L_0x2d72210, L_0x2d72540;
L_0x2d71970 .delay 1 (80,80,80) L_0x2d71970/d;
L_0x2d71b10/0/0 .functor OR 1, L_0x2d70c90, L_0x2d70e40, L_0x2d71050, L_0x2d71400;
L_0x2d71b10/0/4 .functor OR 1, L_0x2d715e0, L_0x2d71390, L_0x2d71970, L_0x2d71230;
L_0x2d71b10/d .functor OR 1, L_0x2d71b10/0/0, L_0x2d71b10/0/4, C4<0>, C4<0>;
L_0x2d71b10 .delay 1 (160,160,160) L_0x2d71b10/d;
v0x2c61220_0 .net "a", 0 0, L_0x2d71f00;  1 drivers
v0x2c612e0_0 .net "addSub", 0 0, L_0x2d70270;  1 drivers
v0x2c613b0_0 .net "andRes", 0 0, L_0x2d6cfa0;  1 drivers
v0x2c61480_0 .net "b", 0 0, L_0x2d72060;  1 drivers
v0x2c61550_0 .net "carryIn", 0 0, L_0x2d6fb50;  1 drivers
v0x2c615f0_0 .net "carryOut", 0 0, L_0x2d70730;  1 drivers
v0x2c616c0_0 .net "initialResult", 0 0, L_0x2d71b10;  1 drivers
v0x2c61760_0 .net "isAdd", 0 0, L_0x2d70c90;  1 drivers
v0x2c61800_0 .net "isAnd", 0 0, L_0x2d71400;  1 drivers
v0x2c61930_0 .net "isNand", 0 0, L_0x2d715e0;  1 drivers
v0x2c619d0_0 .net "isNor", 0 0, L_0x2d71390;  1 drivers
v0x2c61a70_0 .net "isOr", 0 0, L_0x2d71970;  1 drivers
v0x2c61b30_0 .net "isSLT", 0 0, L_0x2d71230;  1 drivers
v0x2c61bf0_0 .net "isSub", 0 0, L_0x2d70e40;  1 drivers
v0x2c61cb0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c61d50_0 .net "isXor", 0 0, L_0x2d71050;  1 drivers
v0x2c61e10_0 .net "nandRes", 0 0, L_0x2d695e0;  1 drivers
v0x2c61fc0_0 .net "norRes", 0 0, L_0x2d6fe30;  1 drivers
v0x2c62060_0 .net "orRes", 0 0, L_0x2d6fc40;  1 drivers
v0x2c62100_0 .net "s0", 0 0, L_0x2d723e0;  1 drivers
v0x2c621a0_0 .net "s0inv", 0 0, L_0x2d70930;  1 drivers
v0x2c62260_0 .net "s1", 0 0, L_0x2d72210;  1 drivers
v0x2c62320_0 .net "s1inv", 0 0, L_0x2c618c0;  1 drivers
v0x2c623e0_0 .net "s2", 0 0, L_0x2d72540;  1 drivers
v0x2c624a0_0 .net "s2inv", 0 0, L_0x2d70ae0;  1 drivers
v0x2c62560_0 .net "xorRes", 0 0, L_0x2d6fef0;  1 drivers
S_0x2c60620 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c60320;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d70050/d .functor XOR 1, L_0x2d72060, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d70050 .delay 1 (40,40,40) L_0x2d70050/d;
L_0x2d70110/d .functor XOR 1, L_0x2d71f00, L_0x2d70050, C4<0>, C4<0>;
L_0x2d70110 .delay 1 (40,40,40) L_0x2d70110/d;
L_0x2d70270/d .functor XOR 1, L_0x2d70110, L_0x2d6fb50, C4<0>, C4<0>;
L_0x2d70270 .delay 1 (40,40,40) L_0x2d70270/d;
L_0x2d70470/d .functor AND 1, L_0x2d71f00, L_0x2d70050, C4<1>, C4<1>;
L_0x2d70470 .delay 1 (40,40,40) L_0x2d70470/d;
L_0x2d6fcb0/d .functor AND 1, L_0x2d70110, L_0x2d6fb50, C4<1>, C4<1>;
L_0x2d6fcb0 .delay 1 (40,40,40) L_0x2d6fcb0/d;
L_0x2d70730/d .functor OR 1, L_0x2d70470, L_0x2d6fcb0, C4<0>, C4<0>;
L_0x2d70730 .delay 1 (40,40,40) L_0x2d70730/d;
v0x2c608b0_0 .net "AandB", 0 0, L_0x2d70470;  1 drivers
v0x2c60990_0 .net "BxorSub", 0 0, L_0x2d70050;  1 drivers
v0x2c60a50_0 .net "a", 0 0, L_0x2d71f00;  alias, 1 drivers
v0x2c60b20_0 .net "b", 0 0, L_0x2d72060;  alias, 1 drivers
v0x2c60be0_0 .net "carryin", 0 0, L_0x2d6fb50;  alias, 1 drivers
v0x2c60cf0_0 .net "carryout", 0 0, L_0x2d70730;  alias, 1 drivers
v0x2c60db0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c60e50_0 .net "res", 0 0, L_0x2d70270;  alias, 1 drivers
v0x2c60f10_0 .net "xAorB", 0 0, L_0x2d70110;  1 drivers
v0x2c61060_0 .net "xAorBandCin", 0 0, L_0x2d6fcb0;  1 drivers
S_0x2c62740 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c62950 .param/l "i" 0 4 165, +C4<0100>;
S_0x2c62a10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c62740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d71fa0/d .functor AND 1, L_0x2d74970, L_0x2d74ad0, C4<1>, C4<1>;
L_0x2d71fa0 .delay 1 (40,40,40) L_0x2d71fa0/d;
L_0x2d724d0/d .functor NAND 1, L_0x2d74970, L_0x2d74ad0, C4<1>, C4<1>;
L_0x2d724d0 .delay 1 (20,20,20) L_0x2d724d0/d;
L_0x2d726b0/d .functor OR 1, L_0x2d74970, L_0x2d74ad0, C4<0>, C4<0>;
L_0x2d726b0 .delay 1 (40,40,40) L_0x2d726b0/d;
L_0x2d728a0/d .functor NOR 1, L_0x2d74970, L_0x2d74ad0, C4<0>, C4<0>;
L_0x2d728a0 .delay 1 (20,20,20) L_0x2d728a0/d;
L_0x2d72960/d .functor XOR 1, L_0x2d74970, L_0x2d74ad0, C4<0>, C4<0>;
L_0x2d72960 .delay 1 (40,40,40) L_0x2d72960/d;
L_0x2d733a0/d .functor NOT 1, L_0x2d74d60, C4<0>, C4<0>, C4<0>;
L_0x2d733a0 .delay 1 (10,10,10) L_0x2d733a0/d;
L_0x2c64010/d .functor NOT 1, L_0x2d74c80, C4<0>, C4<0>, C4<0>;
L_0x2c64010 .delay 1 (10,10,10) L_0x2c64010/d;
L_0x2d73550/d .functor NOT 1, L_0x2d74ef0, C4<0>, C4<0>, C4<0>;
L_0x2d73550 .delay 1 (10,10,10) L_0x2d73550/d;
L_0x2d73700/d .functor AND 1, L_0x2d72ce0, L_0x2d733a0, L_0x2c64010, L_0x2d73550;
L_0x2d73700 .delay 1 (80,80,80) L_0x2d73700/d;
L_0x2d738b0/d .functor AND 1, L_0x2d72ce0, L_0x2d74d60, L_0x2c64010, L_0x2d73550;
L_0x2d738b0 .delay 1 (80,80,80) L_0x2d738b0/d;
L_0x2d73ac0/d .functor AND 1, L_0x2d72960, L_0x2d733a0, L_0x2d74c80, L_0x2d73550;
L_0x2d73ac0 .delay 1 (80,80,80) L_0x2d73ac0/d;
L_0x2d73ca0/d .functor AND 1, L_0x2d72ce0, L_0x2d74d60, L_0x2d74c80, L_0x2d73550;
L_0x2d73ca0 .delay 1 (80,80,80) L_0x2d73ca0/d;
L_0x2d73e70/d .functor AND 1, L_0x2d71fa0, L_0x2d733a0, L_0x2c64010, L_0x2d74ef0;
L_0x2d73e70 .delay 1 (80,80,80) L_0x2d73e70/d;
L_0x2d74050/d .functor AND 1, L_0x2d724d0, L_0x2d74d60, L_0x2c64010, L_0x2d74ef0;
L_0x2d74050 .delay 1 (80,80,80) L_0x2d74050/d;
L_0x2d73e00/d .functor AND 1, L_0x2d728a0, L_0x2d733a0, L_0x2d74c80, L_0x2d74ef0;
L_0x2d73e00 .delay 1 (80,80,80) L_0x2d73e00/d;
L_0x2d743e0/d .functor AND 1, L_0x2d726b0, L_0x2d74d60, L_0x2d74c80, L_0x2d74ef0;
L_0x2d743e0 .delay 1 (80,80,80) L_0x2d743e0/d;
L_0x2d74580/0/0 .functor OR 1, L_0x2d73700, L_0x2d738b0, L_0x2d73ac0, L_0x2d73e70;
L_0x2d74580/0/4 .functor OR 1, L_0x2d74050, L_0x2d73e00, L_0x2d743e0, L_0x2d73ca0;
L_0x2d74580/d .functor OR 1, L_0x2d74580/0/0, L_0x2d74580/0/4, C4<0>, C4<0>;
L_0x2d74580 .delay 1 (160,160,160) L_0x2d74580/d;
v0x2c63970_0 .net "a", 0 0, L_0x2d74970;  1 drivers
v0x2c63a30_0 .net "addSub", 0 0, L_0x2d72ce0;  1 drivers
v0x2c63b00_0 .net "andRes", 0 0, L_0x2d71fa0;  1 drivers
v0x2c63bd0_0 .net "b", 0 0, L_0x2d74ad0;  1 drivers
v0x2c63ca0_0 .net "carryIn", 0 0, L_0x2d725e0;  1 drivers
v0x2c63d40_0 .net "carryOut", 0 0, L_0x2d731a0;  1 drivers
v0x2c63e10_0 .net "initialResult", 0 0, L_0x2d74580;  1 drivers
v0x2c63eb0_0 .net "isAdd", 0 0, L_0x2d73700;  1 drivers
v0x2c63f50_0 .net "isAnd", 0 0, L_0x2d73e70;  1 drivers
v0x2c64080_0 .net "isNand", 0 0, L_0x2d74050;  1 drivers
v0x2c64120_0 .net "isNor", 0 0, L_0x2d73e00;  1 drivers
v0x2c641c0_0 .net "isOr", 0 0, L_0x2d743e0;  1 drivers
v0x2c64280_0 .net "isSLT", 0 0, L_0x2d73ca0;  1 drivers
v0x2c64340_0 .net "isSub", 0 0, L_0x2d738b0;  1 drivers
v0x2c64400_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c644a0_0 .net "isXor", 0 0, L_0x2d73ac0;  1 drivers
v0x2c64560_0 .net "nandRes", 0 0, L_0x2d724d0;  1 drivers
v0x2c64710_0 .net "norRes", 0 0, L_0x2d728a0;  1 drivers
v0x2c647b0_0 .net "orRes", 0 0, L_0x2d726b0;  1 drivers
v0x2c64850_0 .net "s0", 0 0, L_0x2d74d60;  1 drivers
v0x2c648f0_0 .net "s0inv", 0 0, L_0x2d733a0;  1 drivers
v0x2c649b0_0 .net "s1", 0 0, L_0x2d74c80;  1 drivers
v0x2c64a70_0 .net "s1inv", 0 0, L_0x2c64010;  1 drivers
v0x2c64b30_0 .net "s2", 0 0, L_0x2d74ef0;  1 drivers
v0x2c64bf0_0 .net "s2inv", 0 0, L_0x2d73550;  1 drivers
v0x2c64cb0_0 .net "xorRes", 0 0, L_0x2d72960;  1 drivers
S_0x2c62d10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c62a10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d72ac0/d .functor XOR 1, L_0x2d74ad0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d72ac0 .delay 1 (40,40,40) L_0x2d72ac0/d;
L_0x2d72b80/d .functor XOR 1, L_0x2d74970, L_0x2d72ac0, C4<0>, C4<0>;
L_0x2d72b80 .delay 1 (40,40,40) L_0x2d72b80/d;
L_0x2d72ce0/d .functor XOR 1, L_0x2d72b80, L_0x2d725e0, C4<0>, C4<0>;
L_0x2d72ce0 .delay 1 (40,40,40) L_0x2d72ce0/d;
L_0x2d72ee0/d .functor AND 1, L_0x2d74970, L_0x2d72ac0, C4<1>, C4<1>;
L_0x2d72ee0 .delay 1 (40,40,40) L_0x2d72ee0/d;
L_0x2d72720/d .functor AND 1, L_0x2d72b80, L_0x2d725e0, C4<1>, C4<1>;
L_0x2d72720 .delay 1 (40,40,40) L_0x2d72720/d;
L_0x2d731a0/d .functor OR 1, L_0x2d72ee0, L_0x2d72720, C4<0>, C4<0>;
L_0x2d731a0 .delay 1 (40,40,40) L_0x2d731a0/d;
v0x2c62fa0_0 .net "AandB", 0 0, L_0x2d72ee0;  1 drivers
v0x2c63080_0 .net "BxorSub", 0 0, L_0x2d72ac0;  1 drivers
v0x2c63140_0 .net "a", 0 0, L_0x2d74970;  alias, 1 drivers
v0x2c631e0_0 .net "b", 0 0, L_0x2d74ad0;  alias, 1 drivers
v0x2c632a0_0 .net "carryin", 0 0, L_0x2d725e0;  alias, 1 drivers
v0x2c633b0_0 .net "carryout", 0 0, L_0x2d731a0;  alias, 1 drivers
v0x2c63470_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c63620_0 .net "res", 0 0, L_0x2d72ce0;  alias, 1 drivers
v0x2c636c0_0 .net "xAorB", 0 0, L_0x2d72b80;  1 drivers
v0x2c637f0_0 .net "xAorBandCin", 0 0, L_0x2d72720;  1 drivers
S_0x2c64e90 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c65050 .param/l "i" 0 4 165, +C4<0101>;
S_0x2c65110 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c64e90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d74a10/d .functor AND 1, L_0x2d77350, L_0x2d774b0, C4<1>, C4<1>;
L_0x2d74a10 .delay 1 (40,40,40) L_0x2d74a10/d;
L_0x2d74240/d .functor NAND 1, L_0x2d77350, L_0x2d774b0, C4<1>, C4<1>;
L_0x2d74240 .delay 1 (20,20,20) L_0x2d74240/d;
L_0x2d750e0/d .functor OR 1, L_0x2d77350, L_0x2d774b0, C4<0>, C4<0>;
L_0x2d750e0 .delay 1 (40,40,40) L_0x2d750e0/d;
L_0x2d752d0/d .functor NOR 1, L_0x2d77350, L_0x2d774b0, C4<0>, C4<0>;
L_0x2d752d0 .delay 1 (20,20,20) L_0x2d752d0/d;
L_0x2d75390/d .functor XOR 1, L_0x2d77350, L_0x2d774b0, C4<0>, C4<0>;
L_0x2d75390 .delay 1 (40,40,40) L_0x2d75390/d;
L_0x2d75dd0/d .functor NOT 1, L_0x2d77770, C4<0>, C4<0>, C4<0>;
L_0x2d75dd0 .delay 1 (10,10,10) L_0x2d75dd0/d;
L_0x2c666b0/d .functor NOT 1, L_0x2d6f9a0, C4<0>, C4<0>, C4<0>;
L_0x2c666b0 .delay 1 (10,10,10) L_0x2c666b0/d;
L_0x2d75f80/d .functor NOT 1, L_0x2d77660, C4<0>, C4<0>, C4<0>;
L_0x2d75f80 .delay 1 (10,10,10) L_0x2d75f80/d;
L_0x2d760e0/d .functor AND 1, L_0x2d75710, L_0x2d75dd0, L_0x2c666b0, L_0x2d75f80;
L_0x2d760e0 .delay 1 (80,80,80) L_0x2d760e0/d;
L_0x2d76290/d .functor AND 1, L_0x2d75710, L_0x2d77770, L_0x2c666b0, L_0x2d75f80;
L_0x2d76290 .delay 1 (80,80,80) L_0x2d76290/d;
L_0x2d764a0/d .functor AND 1, L_0x2d75390, L_0x2d75dd0, L_0x2d6f9a0, L_0x2d75f80;
L_0x2d764a0 .delay 1 (80,80,80) L_0x2d764a0/d;
L_0x2d76680/d .functor AND 1, L_0x2d75710, L_0x2d77770, L_0x2d6f9a0, L_0x2d75f80;
L_0x2d76680 .delay 1 (80,80,80) L_0x2d76680/d;
L_0x2d76850/d .functor AND 1, L_0x2d74a10, L_0x2d75dd0, L_0x2c666b0, L_0x2d77660;
L_0x2d76850 .delay 1 (80,80,80) L_0x2d76850/d;
L_0x2d76a30/d .functor AND 1, L_0x2d74240, L_0x2d77770, L_0x2c666b0, L_0x2d77660;
L_0x2d76a30 .delay 1 (80,80,80) L_0x2d76a30/d;
L_0x2d767e0/d .functor AND 1, L_0x2d752d0, L_0x2d75dd0, L_0x2d6f9a0, L_0x2d77660;
L_0x2d767e0 .delay 1 (80,80,80) L_0x2d767e0/d;
L_0x2d76dc0/d .functor AND 1, L_0x2d750e0, L_0x2d77770, L_0x2d6f9a0, L_0x2d77660;
L_0x2d76dc0 .delay 1 (80,80,80) L_0x2d76dc0/d;
L_0x2d76f60/0/0 .functor OR 1, L_0x2d760e0, L_0x2d76290, L_0x2d764a0, L_0x2d76850;
L_0x2d76f60/0/4 .functor OR 1, L_0x2d76a30, L_0x2d767e0, L_0x2d76dc0, L_0x2d76680;
L_0x2d76f60/d .functor OR 1, L_0x2d76f60/0/0, L_0x2d76f60/0/4, C4<0>, C4<0>;
L_0x2d76f60 .delay 1 (160,160,160) L_0x2d76f60/d;
v0x2c66010_0 .net "a", 0 0, L_0x2d77350;  1 drivers
v0x2c660d0_0 .net "addSub", 0 0, L_0x2d75710;  1 drivers
v0x2c661a0_0 .net "andRes", 0 0, L_0x2d74a10;  1 drivers
v0x2c66270_0 .net "b", 0 0, L_0x2d774b0;  1 drivers
v0x2c66340_0 .net "carryIn", 0 0, L_0x2d74f90;  1 drivers
v0x2c663e0_0 .net "carryOut", 0 0, L_0x2d75bd0;  1 drivers
v0x2c664b0_0 .net "initialResult", 0 0, L_0x2d76f60;  1 drivers
v0x2c66550_0 .net "isAdd", 0 0, L_0x2d760e0;  1 drivers
v0x2c665f0_0 .net "isAnd", 0 0, L_0x2d76850;  1 drivers
v0x2c66720_0 .net "isNand", 0 0, L_0x2d76a30;  1 drivers
v0x2c667c0_0 .net "isNor", 0 0, L_0x2d767e0;  1 drivers
v0x2c66860_0 .net "isOr", 0 0, L_0x2d76dc0;  1 drivers
v0x2c66920_0 .net "isSLT", 0 0, L_0x2d76680;  1 drivers
v0x2c669e0_0 .net "isSub", 0 0, L_0x2d76290;  1 drivers
v0x2c66aa0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c66b40_0 .net "isXor", 0 0, L_0x2d764a0;  1 drivers
v0x2c66c00_0 .net "nandRes", 0 0, L_0x2d74240;  1 drivers
v0x2c66db0_0 .net "norRes", 0 0, L_0x2d752d0;  1 drivers
v0x2c66e50_0 .net "orRes", 0 0, L_0x2d750e0;  1 drivers
v0x2c66ef0_0 .net "s0", 0 0, L_0x2d77770;  1 drivers
v0x2c66f90_0 .net "s0inv", 0 0, L_0x2d75dd0;  1 drivers
v0x2c67030_0 .net "s1", 0 0, L_0x2d6f9a0;  1 drivers
v0x2c670d0_0 .net "s1inv", 0 0, L_0x2c666b0;  1 drivers
v0x2c67170_0 .net "s2", 0 0, L_0x2d77660;  1 drivers
v0x2c67210_0 .net "s2inv", 0 0, L_0x2d75f80;  1 drivers
v0x2c672b0_0 .net "xorRes", 0 0, L_0x2d75390;  1 drivers
S_0x2c65410 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c65110;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d754f0/d .functor XOR 1, L_0x2d774b0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d754f0 .delay 1 (40,40,40) L_0x2d754f0/d;
L_0x2d755b0/d .functor XOR 1, L_0x2d77350, L_0x2d754f0, C4<0>, C4<0>;
L_0x2d755b0 .delay 1 (40,40,40) L_0x2d755b0/d;
L_0x2d75710/d .functor XOR 1, L_0x2d755b0, L_0x2d74f90, C4<0>, C4<0>;
L_0x2d75710 .delay 1 (40,40,40) L_0x2d75710/d;
L_0x2d75910/d .functor AND 1, L_0x2d77350, L_0x2d754f0, C4<1>, C4<1>;
L_0x2d75910 .delay 1 (40,40,40) L_0x2d75910/d;
L_0x2d75150/d .functor AND 1, L_0x2d755b0, L_0x2d74f90, C4<1>, C4<1>;
L_0x2d75150 .delay 1 (40,40,40) L_0x2d75150/d;
L_0x2d75bd0/d .functor OR 1, L_0x2d75910, L_0x2d75150, C4<0>, C4<0>;
L_0x2d75bd0 .delay 1 (40,40,40) L_0x2d75bd0/d;
v0x2c656a0_0 .net "AandB", 0 0, L_0x2d75910;  1 drivers
v0x2c65780_0 .net "BxorSub", 0 0, L_0x2d754f0;  1 drivers
v0x2c65840_0 .net "a", 0 0, L_0x2d77350;  alias, 1 drivers
v0x2c65910_0 .net "b", 0 0, L_0x2d774b0;  alias, 1 drivers
v0x2c659d0_0 .net "carryin", 0 0, L_0x2d74f90;  alias, 1 drivers
v0x2c65ae0_0 .net "carryout", 0 0, L_0x2d75bd0;  alias, 1 drivers
v0x2c65ba0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c65c40_0 .net "res", 0 0, L_0x2d75710;  alias, 1 drivers
v0x2c65d00_0 .net "xAorB", 0 0, L_0x2d755b0;  1 drivers
v0x2c65e50_0 .net "xAorBandCin", 0 0, L_0x2d75150;  1 drivers
S_0x2c674a0 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c67660 .param/l "i" 0 4 165, +C4<0110>;
S_0x2c67720 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c674a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d773f0/d .functor AND 1, L_0x2d79f70, L_0x2d7a0d0, C4<1>, C4<1>;
L_0x2d773f0 .delay 1 (40,40,40) L_0x2d773f0/d;
L_0x2d76c20/d .functor NAND 1, L_0x2d79f70, L_0x2d7a0d0, C4<1>, C4<1>;
L_0x2d76c20 .delay 1 (20,20,20) L_0x2d76c20/d;
L_0x2d77ba0/d .functor OR 1, L_0x2d79f70, L_0x2d7a0d0, C4<0>, C4<0>;
L_0x2d77ba0 .delay 1 (40,40,40) L_0x2d77ba0/d;
L_0x2d77d90/d .functor NOR 1, L_0x2d79f70, L_0x2d7a0d0, C4<0>, C4<0>;
L_0x2d77d90 .delay 1 (20,20,20) L_0x2d77d90/d;
L_0x2d77ef0/d .functor XOR 1, L_0x2d79f70, L_0x2d7a0d0, C4<0>, C4<0>;
L_0x2d77ef0 .delay 1 (40,40,40) L_0x2d77ef0/d;
L_0x2d78930/d .functor NOT 1, L_0x2d7a3c0, C4<0>, C4<0>, C4<0>;
L_0x2d78930 .delay 1 (10,10,10) L_0x2d78930/d;
L_0x2d78a90/d .functor NOT 1, L_0x2d7a280, C4<0>, C4<0>, C4<0>;
L_0x2d78a90 .delay 1 (10,10,10) L_0x2d78a90/d;
L_0x2d78b50/d .functor NOT 1, L_0x2d7a320, C4<0>, C4<0>, C4<0>;
L_0x2d78b50 .delay 1 (10,10,10) L_0x2d78b50/d;
L_0x2d78d00/d .functor AND 1, L_0x2d78270, L_0x2d78930, L_0x2d78a90, L_0x2d78b50;
L_0x2d78d00 .delay 1 (80,80,80) L_0x2d78d00/d;
L_0x2d78eb0/d .functor AND 1, L_0x2d78270, L_0x2d7a3c0, L_0x2d78a90, L_0x2d78b50;
L_0x2d78eb0 .delay 1 (80,80,80) L_0x2d78eb0/d;
L_0x2d790c0/d .functor AND 1, L_0x2d77ef0, L_0x2d78930, L_0x2d7a280, L_0x2d78b50;
L_0x2d790c0 .delay 1 (80,80,80) L_0x2d790c0/d;
L_0x2d792a0/d .functor AND 1, L_0x2d78270, L_0x2d7a3c0, L_0x2d7a280, L_0x2d78b50;
L_0x2d792a0 .delay 1 (80,80,80) L_0x2d792a0/d;
L_0x2d79470/d .functor AND 1, L_0x2d773f0, L_0x2d78930, L_0x2d78a90, L_0x2d7a320;
L_0x2d79470 .delay 1 (80,80,80) L_0x2d79470/d;
L_0x2d79650/d .functor AND 1, L_0x2d76c20, L_0x2d7a3c0, L_0x2d78a90, L_0x2d7a320;
L_0x2d79650 .delay 1 (80,80,80) L_0x2d79650/d;
L_0x2d79400/d .functor AND 1, L_0x2d77d90, L_0x2d78930, L_0x2d7a280, L_0x2d7a320;
L_0x2d79400 .delay 1 (80,80,80) L_0x2d79400/d;
L_0x2d799e0/d .functor AND 1, L_0x2d77ba0, L_0x2d7a3c0, L_0x2d7a280, L_0x2d7a320;
L_0x2d799e0 .delay 1 (80,80,80) L_0x2d799e0/d;
L_0x2d79b80/0/0 .functor OR 1, L_0x2d78d00, L_0x2d78eb0, L_0x2d790c0, L_0x2d79470;
L_0x2d79b80/0/4 .functor OR 1, L_0x2d79650, L_0x2d79400, L_0x2d799e0, L_0x2d792a0;
L_0x2d79b80/d .functor OR 1, L_0x2d79b80/0/0, L_0x2d79b80/0/4, C4<0>, C4<0>;
L_0x2d79b80 .delay 1 (160,160,160) L_0x2d79b80/d;
v0x2c68660_0 .net "a", 0 0, L_0x2d79f70;  1 drivers
v0x2c68720_0 .net "addSub", 0 0, L_0x2d78270;  1 drivers
v0x2c687f0_0 .net "andRes", 0 0, L_0x2d773f0;  1 drivers
v0x2c688c0_0 .net "b", 0 0, L_0x2d7a0d0;  1 drivers
v0x2c68990_0 .net "carryIn", 0 0, L_0x2d77a20;  1 drivers
v0x2c68a30_0 .net "carryOut", 0 0, L_0x2d78730;  1 drivers
v0x2c68b00_0 .net "initialResult", 0 0, L_0x2d79b80;  1 drivers
v0x2c68ba0_0 .net "isAdd", 0 0, L_0x2d78d00;  1 drivers
v0x2c68c40_0 .net "isAnd", 0 0, L_0x2d79470;  1 drivers
v0x2c68d70_0 .net "isNand", 0 0, L_0x2d79650;  1 drivers
v0x2c68e10_0 .net "isNor", 0 0, L_0x2d79400;  1 drivers
v0x2c68eb0_0 .net "isOr", 0 0, L_0x2d799e0;  1 drivers
v0x2c68f70_0 .net "isSLT", 0 0, L_0x2d792a0;  1 drivers
v0x2c69030_0 .net "isSub", 0 0, L_0x2d78eb0;  1 drivers
v0x2c690f0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c69190_0 .net "isXor", 0 0, L_0x2d790c0;  1 drivers
v0x2c69250_0 .net "nandRes", 0 0, L_0x2d76c20;  1 drivers
v0x2c69400_0 .net "norRes", 0 0, L_0x2d77d90;  1 drivers
v0x2c694a0_0 .net "orRes", 0 0, L_0x2d77ba0;  1 drivers
v0x2c69540_0 .net "s0", 0 0, L_0x2d7a3c0;  1 drivers
v0x2c695e0_0 .net "s0inv", 0 0, L_0x2d78930;  1 drivers
v0x2c696a0_0 .net "s1", 0 0, L_0x2d7a280;  1 drivers
v0x2c69760_0 .net "s1inv", 0 0, L_0x2d78a90;  1 drivers
v0x2c69820_0 .net "s2", 0 0, L_0x2d7a320;  1 drivers
v0x2c698e0_0 .net "s2inv", 0 0, L_0x2d78b50;  1 drivers
v0x2c699a0_0 .net "xorRes", 0 0, L_0x2d77ef0;  1 drivers
S_0x2c67a20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c67720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d77f60/d .functor XOR 1, L_0x2d7a0d0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d77f60 .delay 1 (40,40,40) L_0x2d77f60/d;
L_0x2d780c0/d .functor XOR 1, L_0x2d79f70, L_0x2d77f60, C4<0>, C4<0>;
L_0x2d780c0 .delay 1 (40,40,40) L_0x2d780c0/d;
L_0x2d78270/d .functor XOR 1, L_0x2d780c0, L_0x2d77a20, C4<0>, C4<0>;
L_0x2d78270 .delay 1 (40,40,40) L_0x2d78270/d;
L_0x2d78470/d .functor AND 1, L_0x2d79f70, L_0x2d77f60, C4<1>, C4<1>;
L_0x2d78470 .delay 1 (40,40,40) L_0x2d78470/d;
L_0x2d77c10/d .functor AND 1, L_0x2d780c0, L_0x2d77a20, C4<1>, C4<1>;
L_0x2d77c10 .delay 1 (40,40,40) L_0x2d77c10/d;
L_0x2d78730/d .functor OR 1, L_0x2d78470, L_0x2d77c10, C4<0>, C4<0>;
L_0x2d78730 .delay 1 (40,40,40) L_0x2d78730/d;
v0x2c67cf0_0 .net "AandB", 0 0, L_0x2d78470;  1 drivers
v0x2c67dd0_0 .net "BxorSub", 0 0, L_0x2d77f60;  1 drivers
v0x2c67e90_0 .net "a", 0 0, L_0x2d79f70;  alias, 1 drivers
v0x2c67f60_0 .net "b", 0 0, L_0x2d7a0d0;  alias, 1 drivers
v0x2c68020_0 .net "carryin", 0 0, L_0x2d77a20;  alias, 1 drivers
v0x2c68130_0 .net "carryout", 0 0, L_0x2d78730;  alias, 1 drivers
v0x2c681f0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c68290_0 .net "res", 0 0, L_0x2d78270;  alias, 1 drivers
v0x2c68350_0 .net "xAorB", 0 0, L_0x2d780c0;  1 drivers
v0x2c684a0_0 .net "xAorBandCin", 0 0, L_0x2d77c10;  1 drivers
S_0x2c69b80 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c69d40 .param/l "i" 0 4 165, +C4<0111>;
S_0x2c69e00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c69b80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d7a010/d .functor AND 1, L_0x2d7c9f0, L_0x2d7cb50, C4<1>, C4<1>;
L_0x2d7a010 .delay 1 (40,40,40) L_0x2d7a010/d;
L_0x2d7a610/d .functor NAND 1, L_0x2d7c9f0, L_0x2d7cb50, C4<1>, C4<1>;
L_0x2d7a610 .delay 1 (20,20,20) L_0x2d7a610/d;
L_0x2d79840/d .functor OR 1, L_0x2d7c9f0, L_0x2d7cb50, C4<0>, C4<0>;
L_0x2d79840 .delay 1 (40,40,40) L_0x2d79840/d;
L_0x2d7a890/d .functor NOR 1, L_0x2d7c9f0, L_0x2d7cb50, C4<0>, C4<0>;
L_0x2d7a890 .delay 1 (20,20,20) L_0x2d7a890/d;
L_0x2d7a950/d .functor XOR 1, L_0x2d7c9f0, L_0x2d7cb50, C4<0>, C4<0>;
L_0x2d7a950 .delay 1 (40,40,40) L_0x2d7a950/d;
L_0x2d7b3b0/d .functor NOT 1, L_0x2d7cf80, C4<0>, C4<0>, C4<0>;
L_0x2d7b3b0 .delay 1 (10,10,10) L_0x2d7b3b0/d;
L_0x2d7b510/d .functor NOT 1, L_0x2d7ce10, C4<0>, C4<0>, C4<0>;
L_0x2d7b510 .delay 1 (10,10,10) L_0x2d7b510/d;
L_0x2d7b5d0/d .functor NOT 1, L_0x2d7ceb0, C4<0>, C4<0>, C4<0>;
L_0x2d7b5d0 .delay 1 (10,10,10) L_0x2d7b5d0/d;
L_0x2d7b780/d .functor AND 1, L_0x2d7acd0, L_0x2d7b3b0, L_0x2d7b510, L_0x2d7b5d0;
L_0x2d7b780 .delay 1 (80,80,80) L_0x2d7b780/d;
L_0x2d7b930/d .functor AND 1, L_0x2d7acd0, L_0x2d7cf80, L_0x2d7b510, L_0x2d7b5d0;
L_0x2d7b930 .delay 1 (80,80,80) L_0x2d7b930/d;
L_0x2d7bb40/d .functor AND 1, L_0x2d7a950, L_0x2d7b3b0, L_0x2d7ce10, L_0x2d7b5d0;
L_0x2d7bb40 .delay 1 (80,80,80) L_0x2d7bb40/d;
L_0x2d7bd20/d .functor AND 1, L_0x2d7acd0, L_0x2d7cf80, L_0x2d7ce10, L_0x2d7b5d0;
L_0x2d7bd20 .delay 1 (80,80,80) L_0x2d7bd20/d;
L_0x2d7bef0/d .functor AND 1, L_0x2d7a010, L_0x2d7b3b0, L_0x2d7b510, L_0x2d7ceb0;
L_0x2d7bef0 .delay 1 (80,80,80) L_0x2d7bef0/d;
L_0x2d7c0d0/d .functor AND 1, L_0x2d7a610, L_0x2d7cf80, L_0x2d7b510, L_0x2d7ceb0;
L_0x2d7c0d0 .delay 1 (80,80,80) L_0x2d7c0d0/d;
L_0x2d7be80/d .functor AND 1, L_0x2d7a890, L_0x2d7b3b0, L_0x2d7ce10, L_0x2d7ceb0;
L_0x2d7be80 .delay 1 (80,80,80) L_0x2d7be80/d;
L_0x2d7c460/d .functor AND 1, L_0x2d79840, L_0x2d7cf80, L_0x2d7ce10, L_0x2d7ceb0;
L_0x2d7c460 .delay 1 (80,80,80) L_0x2d7c460/d;
L_0x2d7c600/0/0 .functor OR 1, L_0x2d7b780, L_0x2d7b930, L_0x2d7bb40, L_0x2d7bef0;
L_0x2d7c600/0/4 .functor OR 1, L_0x2d7c0d0, L_0x2d7be80, L_0x2d7c460, L_0x2d7bd20;
L_0x2d7c600/d .functor OR 1, L_0x2d7c600/0/0, L_0x2d7c600/0/4, C4<0>, C4<0>;
L_0x2d7c600 .delay 1 (160,160,160) L_0x2d7c600/d;
v0x2c6ad00_0 .net "a", 0 0, L_0x2d7c9f0;  1 drivers
v0x2c6adc0_0 .net "addSub", 0 0, L_0x2d7acd0;  1 drivers
v0x2c6ae90_0 .net "andRes", 0 0, L_0x2d7a010;  1 drivers
v0x2c6af60_0 .net "b", 0 0, L_0x2d7cb50;  1 drivers
v0x2c6b030_0 .net "carryIn", 0 0, L_0x2d7a7c0;  1 drivers
v0x2c6b0d0_0 .net "carryOut", 0 0, L_0x2d7b1b0;  1 drivers
v0x2c6b1a0_0 .net "initialResult", 0 0, L_0x2d7c600;  1 drivers
v0x2c6b240_0 .net "isAdd", 0 0, L_0x2d7b780;  1 drivers
v0x2c6b2e0_0 .net "isAnd", 0 0, L_0x2d7bef0;  1 drivers
v0x2c6b410_0 .net "isNand", 0 0, L_0x2d7c0d0;  1 drivers
v0x2c6b4b0_0 .net "isNor", 0 0, L_0x2d7be80;  1 drivers
v0x2c6b550_0 .net "isOr", 0 0, L_0x2d7c460;  1 drivers
v0x2c6b610_0 .net "isSLT", 0 0, L_0x2d7bd20;  1 drivers
v0x2c6b6d0_0 .net "isSub", 0 0, L_0x2d7b930;  1 drivers
v0x2c6b790_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c6b830_0 .net "isXor", 0 0, L_0x2d7bb40;  1 drivers
v0x2c6b8f0_0 .net "nandRes", 0 0, L_0x2d7a610;  1 drivers
v0x2c6baa0_0 .net "norRes", 0 0, L_0x2d7a890;  1 drivers
v0x2c6bb40_0 .net "orRes", 0 0, L_0x2d79840;  1 drivers
v0x2c6bbe0_0 .net "s0", 0 0, L_0x2d7cf80;  1 drivers
v0x2c6bc80_0 .net "s0inv", 0 0, L_0x2d7b3b0;  1 drivers
v0x2c6bd40_0 .net "s1", 0 0, L_0x2d7ce10;  1 drivers
v0x2c6be00_0 .net "s1inv", 0 0, L_0x2d7b510;  1 drivers
v0x2c6bec0_0 .net "s2", 0 0, L_0x2d7ceb0;  1 drivers
v0x2c6bf80_0 .net "s2inv", 0 0, L_0x2d7b5d0;  1 drivers
v0x2c6c040_0 .net "xorRes", 0 0, L_0x2d7a950;  1 drivers
S_0x2c6a100 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c69e00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d7aab0/d .functor XOR 1, L_0x2d7cb50, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d7aab0 .delay 1 (40,40,40) L_0x2d7aab0/d;
L_0x2d7ab20/d .functor XOR 1, L_0x2d7c9f0, L_0x2d7aab0, C4<0>, C4<0>;
L_0x2d7ab20 .delay 1 (40,40,40) L_0x2d7ab20/d;
L_0x2d7acd0/d .functor XOR 1, L_0x2d7ab20, L_0x2d7a7c0, C4<0>, C4<0>;
L_0x2d7acd0 .delay 1 (40,40,40) L_0x2d7acd0/d;
L_0x2d7aed0/d .functor AND 1, L_0x2d7c9f0, L_0x2d7aab0, C4<1>, C4<1>;
L_0x2d7aed0 .delay 1 (40,40,40) L_0x2d7aed0/d;
L_0x2d7b140/d .functor AND 1, L_0x2d7ab20, L_0x2d7a7c0, C4<1>, C4<1>;
L_0x2d7b140 .delay 1 (40,40,40) L_0x2d7b140/d;
L_0x2d7b1b0/d .functor OR 1, L_0x2d7aed0, L_0x2d7b140, C4<0>, C4<0>;
L_0x2d7b1b0 .delay 1 (40,40,40) L_0x2d7b1b0/d;
v0x2c6a390_0 .net "AandB", 0 0, L_0x2d7aed0;  1 drivers
v0x2c6a470_0 .net "BxorSub", 0 0, L_0x2d7aab0;  1 drivers
v0x2c6a530_0 .net "a", 0 0, L_0x2d7c9f0;  alias, 1 drivers
v0x2c6a600_0 .net "b", 0 0, L_0x2d7cb50;  alias, 1 drivers
v0x2c6a6c0_0 .net "carryin", 0 0, L_0x2d7a7c0;  alias, 1 drivers
v0x2c6a7d0_0 .net "carryout", 0 0, L_0x2d7b1b0;  alias, 1 drivers
v0x2c6a890_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c6a930_0 .net "res", 0 0, L_0x2d7acd0;  alias, 1 drivers
v0x2c6a9f0_0 .net "xAorB", 0 0, L_0x2d7ab20;  1 drivers
v0x2c6ab40_0 .net "xAorBandCin", 0 0, L_0x2d7b140;  1 drivers
S_0x2c6c220 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c62900 .param/l "i" 0 4 165, +C4<01000>;
S_0x2c6c4e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c6c220;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d7ca90/d .functor AND 1, L_0x2d7f540, L_0x2d7f6a0, C4<1>, C4<1>;
L_0x2d7ca90 .delay 1 (40,40,40) L_0x2d7ca90/d;
L_0x2d7d1b0/d .functor NAND 1, L_0x2d7f540, L_0x2d7f6a0, C4<1>, C4<1>;
L_0x2d7d1b0 .delay 1 (20,20,20) L_0x2d7d1b0/d;
L_0x2d7c2c0/d .functor OR 1, L_0x2d7f540, L_0x2d7f6a0, C4<0>, C4<0>;
L_0x2d7c2c0 .delay 1 (40,40,40) L_0x2d7c2c0/d;
L_0x2d7d430/d .functor NOR 1, L_0x2d7f540, L_0x2d7f6a0, C4<0>, C4<0>;
L_0x2d7d430 .delay 1 (20,20,20) L_0x2d7d430/d;
L_0x2d7d4f0/d .functor XOR 1, L_0x2d7f540, L_0x2d7f6a0, C4<0>, C4<0>;
L_0x2d7d4f0 .delay 1 (40,40,40) L_0x2d7d4f0/d;
L_0x2d7df00/d .functor NOT 1, L_0x2d7d0b0, C4<0>, C4<0>, C4<0>;
L_0x2d7df00 .delay 1 (10,10,10) L_0x2d7df00/d;
L_0x2d7e060/d .functor NOT 1, L_0x2d7fa00, C4<0>, C4<0>, C4<0>;
L_0x2d7e060 .delay 1 (10,10,10) L_0x2d7e060/d;
L_0x2d7e120/d .functor NOT 1, L_0x2d7faa0, C4<0>, C4<0>, C4<0>;
L_0x2d7e120 .delay 1 (10,10,10) L_0x2d7e120/d;
L_0x2d7e2d0/d .functor AND 1, L_0x2d7d820, L_0x2d7df00, L_0x2d7e060, L_0x2d7e120;
L_0x2d7e2d0 .delay 1 (80,80,80) L_0x2d7e2d0/d;
L_0x2d7e480/d .functor AND 1, L_0x2d7d820, L_0x2d7d0b0, L_0x2d7e060, L_0x2d7e120;
L_0x2d7e480 .delay 1 (80,80,80) L_0x2d7e480/d;
L_0x2d7e690/d .functor AND 1, L_0x2d7d4f0, L_0x2d7df00, L_0x2d7fa00, L_0x2d7e120;
L_0x2d7e690 .delay 1 (80,80,80) L_0x2d7e690/d;
L_0x2d7e870/d .functor AND 1, L_0x2d7d820, L_0x2d7d0b0, L_0x2d7fa00, L_0x2d7e120;
L_0x2d7e870 .delay 1 (80,80,80) L_0x2d7e870/d;
L_0x2d7ea40/d .functor AND 1, L_0x2d7ca90, L_0x2d7df00, L_0x2d7e060, L_0x2d7faa0;
L_0x2d7ea40 .delay 1 (80,80,80) L_0x2d7ea40/d;
L_0x2d7ec20/d .functor AND 1, L_0x2d7d1b0, L_0x2d7d0b0, L_0x2d7e060, L_0x2d7faa0;
L_0x2d7ec20 .delay 1 (80,80,80) L_0x2d7ec20/d;
L_0x2d7e9d0/d .functor AND 1, L_0x2d7d430, L_0x2d7df00, L_0x2d7fa00, L_0x2d7faa0;
L_0x2d7e9d0 .delay 1 (80,80,80) L_0x2d7e9d0/d;
L_0x2d7efb0/d .functor AND 1, L_0x2d7c2c0, L_0x2d7d0b0, L_0x2d7fa00, L_0x2d7faa0;
L_0x2d7efb0 .delay 1 (80,80,80) L_0x2d7efb0/d;
L_0x2d7f150/0/0 .functor OR 1, L_0x2d7e2d0, L_0x2d7e480, L_0x2d7e690, L_0x2d7ea40;
L_0x2d7f150/0/4 .functor OR 1, L_0x2d7ec20, L_0x2d7e9d0, L_0x2d7efb0, L_0x2d7e870;
L_0x2d7f150/d .functor OR 1, L_0x2d7f150/0/0, L_0x2d7f150/0/4, C4<0>, C4<0>;
L_0x2d7f150 .delay 1 (160,160,160) L_0x2d7f150/d;
v0x2c6d4f0_0 .net "a", 0 0, L_0x2d7f540;  1 drivers
v0x2c6d5b0_0 .net "addSub", 0 0, L_0x2d7d820;  1 drivers
v0x2c6d680_0 .net "andRes", 0 0, L_0x2d7ca90;  1 drivers
v0x2c6d750_0 .net "b", 0 0, L_0x2d7f6a0;  1 drivers
v0x2c6d820_0 .net "carryIn", 0 0, L_0x2d7d360;  1 drivers
v0x2c6d8c0_0 .net "carryOut", 0 0, L_0x2d7dd00;  1 drivers
v0x2c6d990_0 .net "initialResult", 0 0, L_0x2d7f150;  1 drivers
v0x2c6da30_0 .net "isAdd", 0 0, L_0x2d7e2d0;  1 drivers
v0x2c6dad0_0 .net "isAnd", 0 0, L_0x2d7ea40;  1 drivers
v0x2c6dc00_0 .net "isNand", 0 0, L_0x2d7ec20;  1 drivers
v0x2c6dca0_0 .net "isNor", 0 0, L_0x2d7e9d0;  1 drivers
v0x2c6dd40_0 .net "isOr", 0 0, L_0x2d7efb0;  1 drivers
v0x2c6de00_0 .net "isSLT", 0 0, L_0x2d7e870;  1 drivers
v0x2c6dec0_0 .net "isSub", 0 0, L_0x2d7e480;  1 drivers
v0x2c6df80_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c6e020_0 .net "isXor", 0 0, L_0x2d7e690;  1 drivers
v0x2c6e0e0_0 .net "nandRes", 0 0, L_0x2d7d1b0;  1 drivers
v0x2c6e290_0 .net "norRes", 0 0, L_0x2d7d430;  1 drivers
v0x2c6e330_0 .net "orRes", 0 0, L_0x2d7c2c0;  1 drivers
v0x2c6e3d0_0 .net "s0", 0 0, L_0x2d7d0b0;  1 drivers
v0x2c6e470_0 .net "s0inv", 0 0, L_0x2d7df00;  1 drivers
v0x2c6e530_0 .net "s1", 0 0, L_0x2d7fa00;  1 drivers
v0x2c6e5f0_0 .net "s1inv", 0 0, L_0x2d7e060;  1 drivers
v0x2c6e6b0_0 .net "s2", 0 0, L_0x2d7faa0;  1 drivers
v0x2c6e770_0 .net "s2inv", 0 0, L_0x2d7e120;  1 drivers
v0x2c6e830_0 .net "xorRes", 0 0, L_0x2d7d4f0;  1 drivers
S_0x2c6c7e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c6c4e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d7d650/d .functor XOR 1, L_0x2d7f6a0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d7d650 .delay 1 (40,40,40) L_0x2d7d650/d;
L_0x2d7d6c0/d .functor XOR 1, L_0x2d7f540, L_0x2d7d650, C4<0>, C4<0>;
L_0x2d7d6c0 .delay 1 (40,40,40) L_0x2d7d6c0/d;
L_0x2d7d820/d .functor XOR 1, L_0x2d7d6c0, L_0x2d7d360, C4<0>, C4<0>;
L_0x2d7d820 .delay 1 (40,40,40) L_0x2d7d820/d;
L_0x2d7da20/d .functor AND 1, L_0x2d7f540, L_0x2d7d650, C4<1>, C4<1>;
L_0x2d7da20 .delay 1 (40,40,40) L_0x2d7da20/d;
L_0x2d7dc90/d .functor AND 1, L_0x2d7d6c0, L_0x2d7d360, C4<1>, C4<1>;
L_0x2d7dc90 .delay 1 (40,40,40) L_0x2d7dc90/d;
L_0x2d7dd00/d .functor OR 1, L_0x2d7da20, L_0x2d7dc90, C4<0>, C4<0>;
L_0x2d7dd00 .delay 1 (40,40,40) L_0x2d7dd00/d;
v0x2c6ca70_0 .net "AandB", 0 0, L_0x2d7da20;  1 drivers
v0x2c6cb50_0 .net "BxorSub", 0 0, L_0x2d7d650;  1 drivers
v0x2c6cc10_0 .net "a", 0 0, L_0x2d7f540;  alias, 1 drivers
v0x2c6cce0_0 .net "b", 0 0, L_0x2d7f6a0;  alias, 1 drivers
v0x2c6cda0_0 .net "carryin", 0 0, L_0x2d7d360;  alias, 1 drivers
v0x2c6ceb0_0 .net "carryout", 0 0, L_0x2d7dd00;  alias, 1 drivers
v0x2c6cf70_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c63510_0 .net "res", 0 0, L_0x2d7d820;  alias, 1 drivers
v0x2c6d220_0 .net "xAorB", 0 0, L_0x2d7d6c0;  1 drivers
v0x2c6d350_0 .net "xAorBandCin", 0 0, L_0x2d7dc90;  1 drivers
S_0x2c6ea10 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c6ebd0 .param/l "i" 0 4 165, +C4<01001>;
S_0x2c6ec90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c6ea10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d7f5e0/d .functor AND 1, L_0x2d81fa0, L_0x2d6c9d0, C4<1>, C4<1>;
L_0x2d7f5e0 .delay 1 (40,40,40) L_0x2d7f5e0/d;
L_0x2d7f8a0/d .functor NAND 1, L_0x2d81fa0, L_0x2d6c9d0, C4<1>, C4<1>;
L_0x2d7f8a0 .delay 1 (20,20,20) L_0x2d7f8a0/d;
L_0x2d7fd00/d .functor OR 1, L_0x2d81fa0, L_0x2d6c9d0, C4<0>, C4<0>;
L_0x2d7fd00 .delay 1 (40,40,40) L_0x2d7fd00/d;
L_0x2d7fe90/d .functor NOR 1, L_0x2d81fa0, L_0x2d6c9d0, C4<0>, C4<0>;
L_0x2d7fe90 .delay 1 (20,20,20) L_0x2d7fe90/d;
L_0x2d7fff0/d .functor XOR 1, L_0x2d81fa0, L_0x2d6c9d0, C4<0>, C4<0>;
L_0x2d7fff0 .delay 1 (40,40,40) L_0x2d7fff0/d;
L_0x2d80a00/d .functor NOT 1, L_0x2d7fbd0, C4<0>, C4<0>, C4<0>;
L_0x2d80a00 .delay 1 (10,10,10) L_0x2d80a00/d;
L_0x2d80b60/d .functor NOT 1, L_0x2d82600, C4<0>, C4<0>, C4<0>;
L_0x2d80b60 .delay 1 (10,10,10) L_0x2d80b60/d;
L_0x2d80c20/d .functor NOT 1, L_0x2d826a0, C4<0>, C4<0>, C4<0>;
L_0x2d80c20 .delay 1 (10,10,10) L_0x2d80c20/d;
L_0x2d80dd0/d .functor AND 1, L_0x2d80320, L_0x2d80a00, L_0x2d80b60, L_0x2d80c20;
L_0x2d80dd0 .delay 1 (80,80,80) L_0x2d80dd0/d;
L_0x2d80f80/d .functor AND 1, L_0x2d80320, L_0x2d7fbd0, L_0x2d80b60, L_0x2d80c20;
L_0x2d80f80 .delay 1 (80,80,80) L_0x2d80f80/d;
L_0x2d81130/d .functor AND 1, L_0x2d7fff0, L_0x2d80a00, L_0x2d82600, L_0x2d80c20;
L_0x2d81130 .delay 1 (80,80,80) L_0x2d81130/d;
L_0x2d81320/d .functor AND 1, L_0x2d80320, L_0x2d7fbd0, L_0x2d82600, L_0x2d80c20;
L_0x2d81320 .delay 1 (80,80,80) L_0x2d81320/d;
L_0x2d81450/d .functor AND 1, L_0x2d7f5e0, L_0x2d80a00, L_0x2d80b60, L_0x2d826a0;
L_0x2d81450 .delay 1 (80,80,80) L_0x2d81450/d;
L_0x2d816b0/d .functor AND 1, L_0x2d7f8a0, L_0x2d7fbd0, L_0x2d80b60, L_0x2d826a0;
L_0x2d816b0 .delay 1 (80,80,80) L_0x2d816b0/d;
L_0x2d813e0/d .functor AND 1, L_0x2d7fe90, L_0x2d80a00, L_0x2d82600, L_0x2d826a0;
L_0x2d813e0 .delay 1 (80,80,80) L_0x2d813e0/d;
L_0x2d81a10/d .functor AND 1, L_0x2d7fd00, L_0x2d7fbd0, L_0x2d82600, L_0x2d826a0;
L_0x2d81a10 .delay 1 (80,80,80) L_0x2d81a10/d;
L_0x2d81bb0/0/0 .functor OR 1, L_0x2d80dd0, L_0x2d80f80, L_0x2d81130, L_0x2d81450;
L_0x2d81bb0/0/4 .functor OR 1, L_0x2d816b0, L_0x2d813e0, L_0x2d81a10, L_0x2d81320;
L_0x2d81bb0/d .functor OR 1, L_0x2d81bb0/0/0, L_0x2d81bb0/0/4, C4<0>, C4<0>;
L_0x2d81bb0 .delay 1 (160,160,160) L_0x2d81bb0/d;
v0x2c6fb90_0 .net "a", 0 0, L_0x2d81fa0;  1 drivers
v0x2c6fc50_0 .net "addSub", 0 0, L_0x2d80320;  1 drivers
v0x2c6fd20_0 .net "andRes", 0 0, L_0x2d7f5e0;  1 drivers
v0x2c6fdf0_0 .net "b", 0 0, L_0x2d6c9d0;  1 drivers
v0x2c6fec0_0 .net "carryIn", 0 0, L_0x2d7fdc0;  1 drivers
v0x2c6ff60_0 .net "carryOut", 0 0, L_0x2d80800;  1 drivers
v0x2c70030_0 .net "initialResult", 0 0, L_0x2d81bb0;  1 drivers
v0x2c700d0_0 .net "isAdd", 0 0, L_0x2d80dd0;  1 drivers
v0x2c70170_0 .net "isAnd", 0 0, L_0x2d81450;  1 drivers
v0x2c702a0_0 .net "isNand", 0 0, L_0x2d816b0;  1 drivers
v0x2c70340_0 .net "isNor", 0 0, L_0x2d813e0;  1 drivers
v0x2c703e0_0 .net "isOr", 0 0, L_0x2d81a10;  1 drivers
v0x2c704a0_0 .net "isSLT", 0 0, L_0x2d81320;  1 drivers
v0x2c70560_0 .net "isSub", 0 0, L_0x2d80f80;  1 drivers
v0x2c70620_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c706c0_0 .net "isXor", 0 0, L_0x2d81130;  1 drivers
v0x2c70780_0 .net "nandRes", 0 0, L_0x2d7f8a0;  1 drivers
v0x2c70930_0 .net "norRes", 0 0, L_0x2d7fe90;  1 drivers
v0x2c709d0_0 .net "orRes", 0 0, L_0x2d7fd00;  1 drivers
v0x2c70a70_0 .net "s0", 0 0, L_0x2d7fbd0;  1 drivers
v0x2c70b10_0 .net "s0inv", 0 0, L_0x2d80a00;  1 drivers
v0x2c70bd0_0 .net "s1", 0 0, L_0x2d82600;  1 drivers
v0x2c70c90_0 .net "s1inv", 0 0, L_0x2d80b60;  1 drivers
v0x2c70d50_0 .net "s2", 0 0, L_0x2d826a0;  1 drivers
v0x2c70e10_0 .net "s2inv", 0 0, L_0x2d80c20;  1 drivers
v0x2c70ed0_0 .net "xorRes", 0 0, L_0x2d7fff0;  1 drivers
S_0x2c6ef90 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c6ec90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d800b0/d .functor XOR 1, L_0x2d6c9d0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d800b0 .delay 1 (40,40,40) L_0x2d800b0/d;
L_0x2d80210/d .functor XOR 1, L_0x2d81fa0, L_0x2d800b0, C4<0>, C4<0>;
L_0x2d80210 .delay 1 (40,40,40) L_0x2d80210/d;
L_0x2d80320/d .functor XOR 1, L_0x2d80210, L_0x2d7fdc0, C4<0>, C4<0>;
L_0x2d80320 .delay 1 (40,40,40) L_0x2d80320/d;
L_0x2d80520/d .functor AND 1, L_0x2d81fa0, L_0x2d800b0, C4<1>, C4<1>;
L_0x2d80520 .delay 1 (40,40,40) L_0x2d80520/d;
L_0x2d80790/d .functor AND 1, L_0x2d80210, L_0x2d7fdc0, C4<1>, C4<1>;
L_0x2d80790 .delay 1 (40,40,40) L_0x2d80790/d;
L_0x2d80800/d .functor OR 1, L_0x2d80520, L_0x2d80790, C4<0>, C4<0>;
L_0x2d80800 .delay 1 (40,40,40) L_0x2d80800/d;
v0x2c6f220_0 .net "AandB", 0 0, L_0x2d80520;  1 drivers
v0x2c6f300_0 .net "BxorSub", 0 0, L_0x2d800b0;  1 drivers
v0x2c6f3c0_0 .net "a", 0 0, L_0x2d81fa0;  alias, 1 drivers
v0x2c6f490_0 .net "b", 0 0, L_0x2d6c9d0;  alias, 1 drivers
v0x2c6f550_0 .net "carryin", 0 0, L_0x2d7fdc0;  alias, 1 drivers
v0x2c6f660_0 .net "carryout", 0 0, L_0x2d80800;  alias, 1 drivers
v0x2c6f720_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c6f7c0_0 .net "res", 0 0, L_0x2d80320;  alias, 1 drivers
v0x2c6f880_0 .net "xAorB", 0 0, L_0x2d80210;  1 drivers
v0x2c6f9d0_0 .net "xAorBandCin", 0 0, L_0x2d80790;  1 drivers
S_0x2c710b0 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c71270 .param/l "i" 0 4 165, +C4<01010>;
S_0x2c71330 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c710b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d82040/d .functor AND 1, L_0x2d84b60, L_0x2d84cc0, C4<1>, C4<1>;
L_0x2d82040 .delay 1 (40,40,40) L_0x2d82040/d;
L_0x2d82580/d .functor NAND 1, L_0x2d84b60, L_0x2d84cc0, C4<1>, C4<1>;
L_0x2d82580 .delay 1 (20,20,20) L_0x2d82580/d;
L_0x2d824c0/d .functor OR 1, L_0x2d84b60, L_0x2d84cc0, C4<0>, C4<0>;
L_0x2d824c0 .delay 1 (40,40,40) L_0x2d824c0/d;
L_0x2d82a50/d .functor NOR 1, L_0x2d84b60, L_0x2d84cc0, C4<0>, C4<0>;
L_0x2d82a50 .delay 1 (20,20,20) L_0x2d82a50/d;
L_0x2d82b10/d .functor XOR 1, L_0x2d84b60, L_0x2d84cc0, C4<0>, C4<0>;
L_0x2d82b10 .delay 1 (40,40,40) L_0x2d82b10/d;
L_0x2d835c0/d .functor NOT 1, L_0x2d827e0, C4<0>, C4<0>, C4<0>;
L_0x2d835c0 .delay 1 (10,10,10) L_0x2d835c0/d;
L_0x2d83720/d .functor NOT 1, L_0x2d82880, C4<0>, C4<0>, C4<0>;
L_0x2d83720 .delay 1 (10,10,10) L_0x2d83720/d;
L_0x2d837e0/d .functor NOT 1, L_0x2d77810, C4<0>, C4<0>, C4<0>;
L_0x2d837e0 .delay 1 (10,10,10) L_0x2d837e0/d;
L_0x2d83990/d .functor AND 1, L_0x2d82ee0, L_0x2d835c0, L_0x2d83720, L_0x2d837e0;
L_0x2d83990 .delay 1 (80,80,80) L_0x2d83990/d;
L_0x2d83b40/d .functor AND 1, L_0x2d82ee0, L_0x2d827e0, L_0x2d83720, L_0x2d837e0;
L_0x2d83b40 .delay 1 (80,80,80) L_0x2d83b40/d;
L_0x2d83cf0/d .functor AND 1, L_0x2d82b10, L_0x2d835c0, L_0x2d82880, L_0x2d837e0;
L_0x2d83cf0 .delay 1 (80,80,80) L_0x2d83cf0/d;
L_0x2d83ee0/d .functor AND 1, L_0x2d82ee0, L_0x2d827e0, L_0x2d82880, L_0x2d837e0;
L_0x2d83ee0 .delay 1 (80,80,80) L_0x2d83ee0/d;
L_0x2d84010/d .functor AND 1, L_0x2d82040, L_0x2d835c0, L_0x2d83720, L_0x2d77810;
L_0x2d84010 .delay 1 (80,80,80) L_0x2d84010/d;
L_0x2d84270/d .functor AND 1, L_0x2d82580, L_0x2d827e0, L_0x2d83720, L_0x2d77810;
L_0x2d84270 .delay 1 (80,80,80) L_0x2d84270/d;
L_0x2d83fa0/d .functor AND 1, L_0x2d82a50, L_0x2d835c0, L_0x2d82880, L_0x2d77810;
L_0x2d83fa0 .delay 1 (80,80,80) L_0x2d83fa0/d;
L_0x2d845d0/d .functor AND 1, L_0x2d824c0, L_0x2d827e0, L_0x2d82880, L_0x2d77810;
L_0x2d845d0 .delay 1 (80,80,80) L_0x2d845d0/d;
L_0x2d84770/0/0 .functor OR 1, L_0x2d83990, L_0x2d83b40, L_0x2d83cf0, L_0x2d84010;
L_0x2d84770/0/4 .functor OR 1, L_0x2d84270, L_0x2d83fa0, L_0x2d845d0, L_0x2d83ee0;
L_0x2d84770/d .functor OR 1, L_0x2d84770/0/0, L_0x2d84770/0/4, C4<0>, C4<0>;
L_0x2d84770 .delay 1 (160,160,160) L_0x2d84770/d;
v0x2c72230_0 .net "a", 0 0, L_0x2d84b60;  1 drivers
v0x2c722f0_0 .net "addSub", 0 0, L_0x2d82ee0;  1 drivers
v0x2c723c0_0 .net "andRes", 0 0, L_0x2d82040;  1 drivers
v0x2c72490_0 .net "b", 0 0, L_0x2d84cc0;  1 drivers
v0x2c72560_0 .net "carryIn", 0 0, L_0x2d82740;  1 drivers
v0x2c72600_0 .net "carryOut", 0 0, L_0x2d833c0;  1 drivers
v0x2c726d0_0 .net "initialResult", 0 0, L_0x2d84770;  1 drivers
v0x2c72770_0 .net "isAdd", 0 0, L_0x2d83990;  1 drivers
v0x2c72810_0 .net "isAnd", 0 0, L_0x2d84010;  1 drivers
v0x2c72940_0 .net "isNand", 0 0, L_0x2d84270;  1 drivers
v0x2c729e0_0 .net "isNor", 0 0, L_0x2d83fa0;  1 drivers
v0x2c72a80_0 .net "isOr", 0 0, L_0x2d845d0;  1 drivers
v0x2c72b40_0 .net "isSLT", 0 0, L_0x2d83ee0;  1 drivers
v0x2c72c00_0 .net "isSub", 0 0, L_0x2d83b40;  1 drivers
v0x2c72cc0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c72d60_0 .net "isXor", 0 0, L_0x2d83cf0;  1 drivers
v0x2c72e20_0 .net "nandRes", 0 0, L_0x2d82580;  1 drivers
v0x2c72fd0_0 .net "norRes", 0 0, L_0x2d82a50;  1 drivers
v0x2c73070_0 .net "orRes", 0 0, L_0x2d824c0;  1 drivers
v0x2c73110_0 .net "s0", 0 0, L_0x2d827e0;  1 drivers
v0x2c731b0_0 .net "s0inv", 0 0, L_0x2d835c0;  1 drivers
v0x2c73270_0 .net "s1", 0 0, L_0x2d82880;  1 drivers
v0x2c73330_0 .net "s1inv", 0 0, L_0x2d83720;  1 drivers
v0x2c733f0_0 .net "s2", 0 0, L_0x2d77810;  1 drivers
v0x2c734b0_0 .net "s2inv", 0 0, L_0x2d837e0;  1 drivers
v0x2c73570_0 .net "xorRes", 0 0, L_0x2d82b10;  1 drivers
S_0x2c71630 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c71330;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d82c70/d .functor XOR 1, L_0x2d84cc0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d82c70 .delay 1 (40,40,40) L_0x2d82c70/d;
L_0x2d82d30/d .functor XOR 1, L_0x2d84b60, L_0x2d82c70, C4<0>, C4<0>;
L_0x2d82d30 .delay 1 (40,40,40) L_0x2d82d30/d;
L_0x2d82ee0/d .functor XOR 1, L_0x2d82d30, L_0x2d82740, C4<0>, C4<0>;
L_0x2d82ee0 .delay 1 (40,40,40) L_0x2d82ee0/d;
L_0x2d830e0/d .functor AND 1, L_0x2d84b60, L_0x2d82c70, C4<1>, C4<1>;
L_0x2d830e0 .delay 1 (40,40,40) L_0x2d830e0/d;
L_0x2d83350/d .functor AND 1, L_0x2d82d30, L_0x2d82740, C4<1>, C4<1>;
L_0x2d83350 .delay 1 (40,40,40) L_0x2d83350/d;
L_0x2d833c0/d .functor OR 1, L_0x2d830e0, L_0x2d83350, C4<0>, C4<0>;
L_0x2d833c0 .delay 1 (40,40,40) L_0x2d833c0/d;
v0x2c718c0_0 .net "AandB", 0 0, L_0x2d830e0;  1 drivers
v0x2c719a0_0 .net "BxorSub", 0 0, L_0x2d82c70;  1 drivers
v0x2c71a60_0 .net "a", 0 0, L_0x2d84b60;  alias, 1 drivers
v0x2c71b30_0 .net "b", 0 0, L_0x2d84cc0;  alias, 1 drivers
v0x2c71bf0_0 .net "carryin", 0 0, L_0x2d82740;  alias, 1 drivers
v0x2c71d00_0 .net "carryout", 0 0, L_0x2d833c0;  alias, 1 drivers
v0x2c71dc0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c71e60_0 .net "res", 0 0, L_0x2d82ee0;  alias, 1 drivers
v0x2c71f20_0 .net "xAorB", 0 0, L_0x2d82d30;  1 drivers
v0x2c72070_0 .net "xAorBandCin", 0 0, L_0x2d83350;  1 drivers
S_0x2c73750 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c73910 .param/l "i" 0 4 165, +C4<01011>;
S_0x2c739d0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c73750;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d84c00/d .functor AND 1, L_0x2d877f0, L_0x2d87950, C4<1>, C4<1>;
L_0x2d84c00 .delay 1 (40,40,40) L_0x2d84c00/d;
L_0x2d778b0/d .functor NAND 1, L_0x2d877f0, L_0x2d87950, C4<1>, C4<1>;
L_0x2d778b0 .delay 1 (20,20,20) L_0x2d778b0/d;
L_0x2d84e70/d .functor OR 1, L_0x2d877f0, L_0x2d87950, C4<0>, C4<0>;
L_0x2d84e70 .delay 1 (40,40,40) L_0x2d84e70/d;
L_0x2d856b0/d .functor NOR 1, L_0x2d877f0, L_0x2d87950, C4<0>, C4<0>;
L_0x2d856b0 .delay 1 (20,20,20) L_0x2d856b0/d;
L_0x2d85770/d .functor XOR 1, L_0x2d877f0, L_0x2d87950, C4<0>, C4<0>;
L_0x2d85770 .delay 1 (40,40,40) L_0x2d85770/d;
L_0x2d861d0/d .functor NOT 1, L_0x2d85520, C4<0>, C4<0>, C4<0>;
L_0x2d861d0 .delay 1 (10,10,10) L_0x2d861d0/d;
L_0x2d86330/d .functor NOT 1, L_0x2d855c0, C4<0>, C4<0>, C4<0>;
L_0x2d86330 .delay 1 (10,10,10) L_0x2d86330/d;
L_0x2d863f0/d .functor NOT 1, L_0x2d87d40, C4<0>, C4<0>, C4<0>;
L_0x2d863f0 .delay 1 (10,10,10) L_0x2d863f0/d;
L_0x2d865a0/d .functor AND 1, L_0x2d85af0, L_0x2d861d0, L_0x2d86330, L_0x2d863f0;
L_0x2d865a0 .delay 1 (80,80,80) L_0x2d865a0/d;
L_0x2d86750/d .functor AND 1, L_0x2d85af0, L_0x2d85520, L_0x2d86330, L_0x2d863f0;
L_0x2d86750 .delay 1 (80,80,80) L_0x2d86750/d;
L_0x2d86900/d .functor AND 1, L_0x2d85770, L_0x2d861d0, L_0x2d855c0, L_0x2d863f0;
L_0x2d86900 .delay 1 (80,80,80) L_0x2d86900/d;
L_0x2d86af0/d .functor AND 1, L_0x2d85af0, L_0x2d85520, L_0x2d855c0, L_0x2d863f0;
L_0x2d86af0 .delay 1 (80,80,80) L_0x2d86af0/d;
L_0x2d86c20/d .functor AND 1, L_0x2d84c00, L_0x2d861d0, L_0x2d86330, L_0x2d87d40;
L_0x2d86c20 .delay 1 (80,80,80) L_0x2d86c20/d;
L_0x2d86e80/d .functor AND 1, L_0x2d778b0, L_0x2d85520, L_0x2d86330, L_0x2d87d40;
L_0x2d86e80 .delay 1 (80,80,80) L_0x2d86e80/d;
L_0x2d86bb0/d .functor AND 1, L_0x2d856b0, L_0x2d861d0, L_0x2d855c0, L_0x2d87d40;
L_0x2d86bb0 .delay 1 (80,80,80) L_0x2d86bb0/d;
L_0x2d87260/d .functor AND 1, L_0x2d84e70, L_0x2d85520, L_0x2d855c0, L_0x2d87d40;
L_0x2d87260 .delay 1 (80,80,80) L_0x2d87260/d;
L_0x2d87400/0/0 .functor OR 1, L_0x2d865a0, L_0x2d86750, L_0x2d86900, L_0x2d86c20;
L_0x2d87400/0/4 .functor OR 1, L_0x2d86e80, L_0x2d86bb0, L_0x2d87260, L_0x2d86af0;
L_0x2d87400/d .functor OR 1, L_0x2d87400/0/0, L_0x2d87400/0/4, C4<0>, C4<0>;
L_0x2d87400 .delay 1 (160,160,160) L_0x2d87400/d;
v0x2c748d0_0 .net "a", 0 0, L_0x2d877f0;  1 drivers
v0x2c74990_0 .net "addSub", 0 0, L_0x2d85af0;  1 drivers
v0x2c74a60_0 .net "andRes", 0 0, L_0x2d84c00;  1 drivers
v0x2c74b30_0 .net "b", 0 0, L_0x2d87950;  1 drivers
v0x2c74c00_0 .net "carryIn", 0 0, L_0x2d84f30;  1 drivers
v0x2c74ca0_0 .net "carryOut", 0 0, L_0x2d85fd0;  1 drivers
v0x2c74d70_0 .net "initialResult", 0 0, L_0x2d87400;  1 drivers
v0x2c74e10_0 .net "isAdd", 0 0, L_0x2d865a0;  1 drivers
v0x2c74eb0_0 .net "isAnd", 0 0, L_0x2d86c20;  1 drivers
v0x2c74fe0_0 .net "isNand", 0 0, L_0x2d86e80;  1 drivers
v0x2c75080_0 .net "isNor", 0 0, L_0x2d86bb0;  1 drivers
v0x2c75120_0 .net "isOr", 0 0, L_0x2d87260;  1 drivers
v0x2c751e0_0 .net "isSLT", 0 0, L_0x2d86af0;  1 drivers
v0x2c752a0_0 .net "isSub", 0 0, L_0x2d86750;  1 drivers
v0x2c75360_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c75400_0 .net "isXor", 0 0, L_0x2d86900;  1 drivers
v0x2c754c0_0 .net "nandRes", 0 0, L_0x2d778b0;  1 drivers
v0x2c75670_0 .net "norRes", 0 0, L_0x2d856b0;  1 drivers
v0x2c75710_0 .net "orRes", 0 0, L_0x2d84e70;  1 drivers
v0x2c757b0_0 .net "s0", 0 0, L_0x2d85520;  1 drivers
v0x2c75850_0 .net "s0inv", 0 0, L_0x2d861d0;  1 drivers
v0x2c75910_0 .net "s1", 0 0, L_0x2d855c0;  1 drivers
v0x2c759d0_0 .net "s1inv", 0 0, L_0x2d86330;  1 drivers
v0x2c75a90_0 .net "s2", 0 0, L_0x2d87d40;  1 drivers
v0x2c75b50_0 .net "s2inv", 0 0, L_0x2d863f0;  1 drivers
v0x2c75c10_0 .net "xorRes", 0 0, L_0x2d85770;  1 drivers
S_0x2c73cd0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c739d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d858d0/d .functor XOR 1, L_0x2d87950, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d858d0 .delay 1 (40,40,40) L_0x2d858d0/d;
L_0x2d85990/d .functor XOR 1, L_0x2d877f0, L_0x2d858d0, C4<0>, C4<0>;
L_0x2d85990 .delay 1 (40,40,40) L_0x2d85990/d;
L_0x2d85af0/d .functor XOR 1, L_0x2d85990, L_0x2d84f30, C4<0>, C4<0>;
L_0x2d85af0 .delay 1 (40,40,40) L_0x2d85af0/d;
L_0x2d85cf0/d .functor AND 1, L_0x2d877f0, L_0x2d858d0, C4<1>, C4<1>;
L_0x2d85cf0 .delay 1 (40,40,40) L_0x2d85cf0/d;
L_0x2d85f60/d .functor AND 1, L_0x2d85990, L_0x2d84f30, C4<1>, C4<1>;
L_0x2d85f60 .delay 1 (40,40,40) L_0x2d85f60/d;
L_0x2d85fd0/d .functor OR 1, L_0x2d85cf0, L_0x2d85f60, C4<0>, C4<0>;
L_0x2d85fd0 .delay 1 (40,40,40) L_0x2d85fd0/d;
v0x2c73f60_0 .net "AandB", 0 0, L_0x2d85cf0;  1 drivers
v0x2c74040_0 .net "BxorSub", 0 0, L_0x2d858d0;  1 drivers
v0x2c74100_0 .net "a", 0 0, L_0x2d877f0;  alias, 1 drivers
v0x2c741d0_0 .net "b", 0 0, L_0x2d87950;  alias, 1 drivers
v0x2c74290_0 .net "carryin", 0 0, L_0x2d84f30;  alias, 1 drivers
v0x2c743a0_0 .net "carryout", 0 0, L_0x2d85fd0;  alias, 1 drivers
v0x2c74460_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c74500_0 .net "res", 0 0, L_0x2d85af0;  alias, 1 drivers
v0x2c745c0_0 .net "xAorB", 0 0, L_0x2d85990;  1 drivers
v0x2c74710_0 .net "xAorBandCin", 0 0, L_0x2d85f60;  1 drivers
S_0x2c75df0 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c75fb0 .param/l "i" 0 4 165, +C4<01100>;
S_0x2c76070 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c75df0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d87890/d .functor AND 1, L_0x2d8a260, L_0x2d8a3c0, C4<1>, C4<1>;
L_0x2d87890 .delay 1 (40,40,40) L_0x2d87890/d;
L_0x2d87cb0/d .functor NAND 1, L_0x2d8a260, L_0x2d8a3c0, C4<1>, C4<1>;
L_0x2d87cb0 .delay 1 (20,20,20) L_0x2d87cb0/d;
L_0x2d87bf0/d .functor OR 1, L_0x2d8a260, L_0x2d8a3c0, C4<0>, C4<0>;
L_0x2d87bf0 .delay 1 (40,40,40) L_0x2d87bf0/d;
L_0x2d88150/d .functor NOR 1, L_0x2d8a260, L_0x2d8a3c0, C4<0>, C4<0>;
L_0x2d88150 .delay 1 (20,20,20) L_0x2d88150/d;
L_0x2d88210/d .functor XOR 1, L_0x2d8a260, L_0x2d8a3c0, C4<0>, C4<0>;
L_0x2d88210 .delay 1 (40,40,40) L_0x2d88210/d;
L_0x2d88cc0/d .functor NOT 1, L_0x2d87e80, C4<0>, C4<0>, C4<0>;
L_0x2d88cc0 .delay 1 (10,10,10) L_0x2d88cc0/d;
L_0x2d88e20/d .functor NOT 1, L_0x2d87f20, C4<0>, C4<0>, C4<0>;
L_0x2d88e20 .delay 1 (10,10,10) L_0x2d88e20/d;
L_0x2d88ee0/d .functor NOT 1, L_0x2d8a7e0, C4<0>, C4<0>, C4<0>;
L_0x2d88ee0 .delay 1 (10,10,10) L_0x2d88ee0/d;
L_0x2d89090/d .functor AND 1, L_0x2d885e0, L_0x2d88cc0, L_0x2d88e20, L_0x2d88ee0;
L_0x2d89090 .delay 1 (80,80,80) L_0x2d89090/d;
L_0x2d89240/d .functor AND 1, L_0x2d885e0, L_0x2d87e80, L_0x2d88e20, L_0x2d88ee0;
L_0x2d89240 .delay 1 (80,80,80) L_0x2d89240/d;
L_0x2d893f0/d .functor AND 1, L_0x2d88210, L_0x2d88cc0, L_0x2d87f20, L_0x2d88ee0;
L_0x2d893f0 .delay 1 (80,80,80) L_0x2d893f0/d;
L_0x2d895e0/d .functor AND 1, L_0x2d885e0, L_0x2d87e80, L_0x2d87f20, L_0x2d88ee0;
L_0x2d895e0 .delay 1 (80,80,80) L_0x2d895e0/d;
L_0x2d89710/d .functor AND 1, L_0x2d87890, L_0x2d88cc0, L_0x2d88e20, L_0x2d8a7e0;
L_0x2d89710 .delay 1 (80,80,80) L_0x2d89710/d;
L_0x2d89970/d .functor AND 1, L_0x2d87cb0, L_0x2d87e80, L_0x2d88e20, L_0x2d8a7e0;
L_0x2d89970 .delay 1 (80,80,80) L_0x2d89970/d;
L_0x2d896a0/d .functor AND 1, L_0x2d88150, L_0x2d88cc0, L_0x2d87f20, L_0x2d8a7e0;
L_0x2d896a0 .delay 1 (80,80,80) L_0x2d896a0/d;
L_0x2d89cd0/d .functor AND 1, L_0x2d87bf0, L_0x2d87e80, L_0x2d87f20, L_0x2d8a7e0;
L_0x2d89cd0 .delay 1 (80,80,80) L_0x2d89cd0/d;
L_0x2d89e70/0/0 .functor OR 1, L_0x2d89090, L_0x2d89240, L_0x2d893f0, L_0x2d89710;
L_0x2d89e70/0/4 .functor OR 1, L_0x2d89970, L_0x2d896a0, L_0x2d89cd0, L_0x2d895e0;
L_0x2d89e70/d .functor OR 1, L_0x2d89e70/0/0, L_0x2d89e70/0/4, C4<0>, C4<0>;
L_0x2d89e70 .delay 1 (160,160,160) L_0x2d89e70/d;
v0x2c76f70_0 .net "a", 0 0, L_0x2d8a260;  1 drivers
v0x2c77030_0 .net "addSub", 0 0, L_0x2d885e0;  1 drivers
v0x2c77100_0 .net "andRes", 0 0, L_0x2d87890;  1 drivers
v0x2c771d0_0 .net "b", 0 0, L_0x2d8a3c0;  1 drivers
v0x2c772a0_0 .net "carryIn", 0 0, L_0x2d87de0;  1 drivers
v0x2c77340_0 .net "carryOut", 0 0, L_0x2d88ac0;  1 drivers
v0x2c77410_0 .net "initialResult", 0 0, L_0x2d89e70;  1 drivers
v0x2c774b0_0 .net "isAdd", 0 0, L_0x2d89090;  1 drivers
v0x2c77550_0 .net "isAnd", 0 0, L_0x2d89710;  1 drivers
v0x2c77680_0 .net "isNand", 0 0, L_0x2d89970;  1 drivers
v0x2c77720_0 .net "isNor", 0 0, L_0x2d896a0;  1 drivers
v0x2c777c0_0 .net "isOr", 0 0, L_0x2d89cd0;  1 drivers
v0x2c77880_0 .net "isSLT", 0 0, L_0x2d895e0;  1 drivers
v0x2c77940_0 .net "isSub", 0 0, L_0x2d89240;  1 drivers
v0x2c77a00_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c77aa0_0 .net "isXor", 0 0, L_0x2d893f0;  1 drivers
v0x2c77b60_0 .net "nandRes", 0 0, L_0x2d87cb0;  1 drivers
v0x2c77d10_0 .net "norRes", 0 0, L_0x2d88150;  1 drivers
v0x2c77db0_0 .net "orRes", 0 0, L_0x2d87bf0;  1 drivers
v0x2c77e50_0 .net "s0", 0 0, L_0x2d87e80;  1 drivers
v0x2c77ef0_0 .net "s0inv", 0 0, L_0x2d88cc0;  1 drivers
v0x2c77fb0_0 .net "s1", 0 0, L_0x2d87f20;  1 drivers
v0x2c78070_0 .net "s1inv", 0 0, L_0x2d88e20;  1 drivers
v0x2c78130_0 .net "s2", 0 0, L_0x2d8a7e0;  1 drivers
v0x2c781f0_0 .net "s2inv", 0 0, L_0x2d88ee0;  1 drivers
v0x2c782b0_0 .net "xorRes", 0 0, L_0x2d88210;  1 drivers
S_0x2c76370 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c76070;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d88370/d .functor XOR 1, L_0x2d8a3c0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d88370 .delay 1 (40,40,40) L_0x2d88370/d;
L_0x2d88430/d .functor XOR 1, L_0x2d8a260, L_0x2d88370, C4<0>, C4<0>;
L_0x2d88430 .delay 1 (40,40,40) L_0x2d88430/d;
L_0x2d885e0/d .functor XOR 1, L_0x2d88430, L_0x2d87de0, C4<0>, C4<0>;
L_0x2d885e0 .delay 1 (40,40,40) L_0x2d885e0/d;
L_0x2d887e0/d .functor AND 1, L_0x2d8a260, L_0x2d88370, C4<1>, C4<1>;
L_0x2d887e0 .delay 1 (40,40,40) L_0x2d887e0/d;
L_0x2d88a50/d .functor AND 1, L_0x2d88430, L_0x2d87de0, C4<1>, C4<1>;
L_0x2d88a50 .delay 1 (40,40,40) L_0x2d88a50/d;
L_0x2d88ac0/d .functor OR 1, L_0x2d887e0, L_0x2d88a50, C4<0>, C4<0>;
L_0x2d88ac0 .delay 1 (40,40,40) L_0x2d88ac0/d;
v0x2c76600_0 .net "AandB", 0 0, L_0x2d887e0;  1 drivers
v0x2c766e0_0 .net "BxorSub", 0 0, L_0x2d88370;  1 drivers
v0x2c767a0_0 .net "a", 0 0, L_0x2d8a260;  alias, 1 drivers
v0x2c76870_0 .net "b", 0 0, L_0x2d8a3c0;  alias, 1 drivers
v0x2c76930_0 .net "carryin", 0 0, L_0x2d87de0;  alias, 1 drivers
v0x2c76a40_0 .net "carryout", 0 0, L_0x2d88ac0;  alias, 1 drivers
v0x2c76b00_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c76ba0_0 .net "res", 0 0, L_0x2d885e0;  alias, 1 drivers
v0x2c76c60_0 .net "xAorB", 0 0, L_0x2d88430;  1 drivers
v0x2c76db0_0 .net "xAorBandCin", 0 0, L_0x2d88a50;  1 drivers
S_0x2c78490 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c78650 .param/l "i" 0 4 165, +C4<01101>;
S_0x2c78710 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c78490;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d8a300/d .functor AND 1, L_0x2d8cd90, L_0x2d8cef0, C4<1>, C4<1>;
L_0x2d8a300 .delay 1 (40,40,40) L_0x2d8a300/d;
L_0x2d8a720/d .functor NAND 1, L_0x2d8cd90, L_0x2d8cef0, C4<1>, C4<1>;
L_0x2d8a720 .delay 1 (20,20,20) L_0x2d8a720/d;
L_0x2d8a5c0/d .functor OR 1, L_0x2d8cd90, L_0x2d8cef0, C4<0>, C4<0>;
L_0x2d8a5c0 .delay 1 (40,40,40) L_0x2d8a5c0/d;
L_0x2d8abe0/d .functor NOR 1, L_0x2d8cd90, L_0x2d8cef0, C4<0>, C4<0>;
L_0x2d8abe0 .delay 1 (20,20,20) L_0x2d8abe0/d;
L_0x2d8aca0/d .functor XOR 1, L_0x2d8cd90, L_0x2d8cef0, C4<0>, C4<0>;
L_0x2d8aca0 .delay 1 (40,40,40) L_0x2d8aca0/d;
L_0x2d8b760/d .functor NOT 1, L_0x2d8a920, C4<0>, C4<0>, C4<0>;
L_0x2d8b760 .delay 1 (10,10,10) L_0x2d8b760/d;
L_0x2d8b8c0/d .functor NOT 1, L_0x2d8a9c0, C4<0>, C4<0>, C4<0>;
L_0x2d8b8c0 .delay 1 (10,10,10) L_0x2d8b8c0/d;
L_0x2d8b980/d .functor NOT 1, L_0x2d8aa60, C4<0>, C4<0>, C4<0>;
L_0x2d8b980 .delay 1 (10,10,10) L_0x2d8b980/d;
L_0x2d8bb30/d .functor AND 1, L_0x2d8b0a0, L_0x2d8b760, L_0x2d8b8c0, L_0x2d8b980;
L_0x2d8bb30 .delay 1 (80,80,80) L_0x2d8bb30/d;
L_0x2d8bce0/d .functor AND 1, L_0x2d8b0a0, L_0x2d8a920, L_0x2d8b8c0, L_0x2d8b980;
L_0x2d8bce0 .delay 1 (80,80,80) L_0x2d8bce0/d;
L_0x2d8be90/d .functor AND 1, L_0x2d8aca0, L_0x2d8b760, L_0x2d8a9c0, L_0x2d8b980;
L_0x2d8be90 .delay 1 (80,80,80) L_0x2d8be90/d;
L_0x2d8c080/d .functor AND 1, L_0x2d8b0a0, L_0x2d8a920, L_0x2d8a9c0, L_0x2d8b980;
L_0x2d8c080 .delay 1 (80,80,80) L_0x2d8c080/d;
L_0x2d8c1b0/d .functor AND 1, L_0x2d8a300, L_0x2d8b760, L_0x2d8b8c0, L_0x2d8aa60;
L_0x2d8c1b0 .delay 1 (80,80,80) L_0x2d8c1b0/d;
L_0x2d8c440/d .functor AND 1, L_0x2d8a720, L_0x2d8a920, L_0x2d8b8c0, L_0x2d8aa60;
L_0x2d8c440 .delay 1 (80,80,80) L_0x2d8c440/d;
L_0x2d8c140/d .functor AND 1, L_0x2d8abe0, L_0x2d8b760, L_0x2d8a9c0, L_0x2d8aa60;
L_0x2d8c140 .delay 1 (80,80,80) L_0x2d8c140/d;
L_0x2d8c7d0/d .functor AND 1, L_0x2d8a5c0, L_0x2d8a920, L_0x2d8a9c0, L_0x2d8aa60;
L_0x2d8c7d0 .delay 1 (80,80,80) L_0x2d8c7d0/d;
L_0x2d8c9a0/0/0 .functor OR 1, L_0x2d8bb30, L_0x2d8bce0, L_0x2d8be90, L_0x2d8c1b0;
L_0x2d8c9a0/0/4 .functor OR 1, L_0x2d8c440, L_0x2d8c140, L_0x2d8c7d0, L_0x2d8c080;
L_0x2d8c9a0/d .functor OR 1, L_0x2d8c9a0/0/0, L_0x2d8c9a0/0/4, C4<0>, C4<0>;
L_0x2d8c9a0 .delay 1 (160,160,160) L_0x2d8c9a0/d;
v0x2c79610_0 .net "a", 0 0, L_0x2d8cd90;  1 drivers
v0x2c796d0_0 .net "addSub", 0 0, L_0x2d8b0a0;  1 drivers
v0x2c797a0_0 .net "andRes", 0 0, L_0x2d8a300;  1 drivers
v0x2c79870_0 .net "b", 0 0, L_0x2d8cef0;  1 drivers
v0x2c79940_0 .net "carryIn", 0 0, L_0x2d8a880;  1 drivers
v0x2c799e0_0 .net "carryOut", 0 0, L_0x2d8b560;  1 drivers
v0x2c79ab0_0 .net "initialResult", 0 0, L_0x2d8c9a0;  1 drivers
v0x2c79b50_0 .net "isAdd", 0 0, L_0x2d8bb30;  1 drivers
v0x2c79bf0_0 .net "isAnd", 0 0, L_0x2d8c1b0;  1 drivers
v0x2c79d20_0 .net "isNand", 0 0, L_0x2d8c440;  1 drivers
v0x2c79dc0_0 .net "isNor", 0 0, L_0x2d8c140;  1 drivers
v0x2c79e60_0 .net "isOr", 0 0, L_0x2d8c7d0;  1 drivers
v0x2c79f20_0 .net "isSLT", 0 0, L_0x2d8c080;  1 drivers
v0x2c79fe0_0 .net "isSub", 0 0, L_0x2d8bce0;  1 drivers
v0x2c7a0a0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c7a140_0 .net "isXor", 0 0, L_0x2d8be90;  1 drivers
v0x2c7a200_0 .net "nandRes", 0 0, L_0x2d8a720;  1 drivers
v0x2c7a3b0_0 .net "norRes", 0 0, L_0x2d8abe0;  1 drivers
v0x2c7a450_0 .net "orRes", 0 0, L_0x2d8a5c0;  1 drivers
v0x2c7a4f0_0 .net "s0", 0 0, L_0x2d8a920;  1 drivers
v0x2c7a590_0 .net "s0inv", 0 0, L_0x2d8b760;  1 drivers
v0x2c7a650_0 .net "s1", 0 0, L_0x2d8a9c0;  1 drivers
v0x2c7a710_0 .net "s1inv", 0 0, L_0x2d8b8c0;  1 drivers
v0x2c7a7d0_0 .net "s2", 0 0, L_0x2d8aa60;  1 drivers
v0x2c7a890_0 .net "s2inv", 0 0, L_0x2d8b980;  1 drivers
v0x2c7a950_0 .net "xorRes", 0 0, L_0x2d8aca0;  1 drivers
S_0x2c78a10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c78710;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d8ae00/d .functor XOR 1, L_0x2d8cef0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d8ae00 .delay 1 (40,40,40) L_0x2d8ae00/d;
L_0x2d8aef0/d .functor XOR 1, L_0x2d8cd90, L_0x2d8ae00, C4<0>, C4<0>;
L_0x2d8aef0 .delay 1 (40,40,40) L_0x2d8aef0/d;
L_0x2d8b0a0/d .functor XOR 1, L_0x2d8aef0, L_0x2d8a880, C4<0>, C4<0>;
L_0x2d8b0a0 .delay 1 (40,40,40) L_0x2d8b0a0/d;
L_0x2d8b2a0/d .functor AND 1, L_0x2d8cd90, L_0x2d8ae00, C4<1>, C4<1>;
L_0x2d8b2a0 .delay 1 (40,40,40) L_0x2d8b2a0/d;
L_0x2d8a630/d .functor AND 1, L_0x2d8aef0, L_0x2d8a880, C4<1>, C4<1>;
L_0x2d8a630 .delay 1 (40,40,40) L_0x2d8a630/d;
L_0x2d8b560/d .functor OR 1, L_0x2d8b2a0, L_0x2d8a630, C4<0>, C4<0>;
L_0x2d8b560 .delay 1 (40,40,40) L_0x2d8b560/d;
v0x2c78ca0_0 .net "AandB", 0 0, L_0x2d8b2a0;  1 drivers
v0x2c78d80_0 .net "BxorSub", 0 0, L_0x2d8ae00;  1 drivers
v0x2c78e40_0 .net "a", 0 0, L_0x2d8cd90;  alias, 1 drivers
v0x2c78f10_0 .net "b", 0 0, L_0x2d8cef0;  alias, 1 drivers
v0x2c78fd0_0 .net "carryin", 0 0, L_0x2d8a880;  alias, 1 drivers
v0x2c790e0_0 .net "carryout", 0 0, L_0x2d8b560;  alias, 1 drivers
v0x2c791a0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c79240_0 .net "res", 0 0, L_0x2d8b0a0;  alias, 1 drivers
v0x2c79300_0 .net "xAorB", 0 0, L_0x2d8aef0;  1 drivers
v0x2c79450_0 .net "xAorBandCin", 0 0, L_0x2d8a630;  1 drivers
S_0x2c7ab30 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c7acf0 .param/l "i" 0 4 165, +C4<01110>;
S_0x2c7adb0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c7ab30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d8ce30/d .functor AND 1, L_0x2d8f7a0, L_0x2d8f900, C4<1>, C4<1>;
L_0x2d8ce30 .delay 1 (40,40,40) L_0x2d8ce30/d;
L_0x2d8d3f0/d .functor NAND 1, L_0x2d8f7a0, L_0x2d8f900, C4<1>, C4<1>;
L_0x2d8d3f0 .delay 1 (20,20,20) L_0x2d8d3f0/d;
L_0x2d8d550/d .functor OR 1, L_0x2d8f7a0, L_0x2d8f900, C4<0>, C4<0>;
L_0x2d8d550 .delay 1 (40,40,40) L_0x2d8d550/d;
L_0x2d8d6e0/d .functor NOR 1, L_0x2d8f7a0, L_0x2d8f900, C4<0>, C4<0>;
L_0x2d8d6e0 .delay 1 (20,20,20) L_0x2d8d6e0/d;
L_0x2d8d7a0/d .functor XOR 1, L_0x2d8f7a0, L_0x2d8f900, C4<0>, C4<0>;
L_0x2d8d7a0 .delay 1 (40,40,40) L_0x2d8d7a0/d;
L_0x2d8e200/d .functor NOT 1, L_0x2d8d140, C4<0>, C4<0>, C4<0>;
L_0x2d8e200 .delay 1 (10,10,10) L_0x2d8e200/d;
L_0x2d8e360/d .functor NOT 1, L_0x2d8d1e0, C4<0>, C4<0>, C4<0>;
L_0x2d8e360 .delay 1 (10,10,10) L_0x2d8e360/d;
L_0x2d8e420/d .functor NOT 1, L_0x2d8d280, C4<0>, C4<0>, C4<0>;
L_0x2d8e420 .delay 1 (10,10,10) L_0x2d8e420/d;
L_0x2d8e5d0/d .functor AND 1, L_0x2d8db20, L_0x2d8e200, L_0x2d8e360, L_0x2d8e420;
L_0x2d8e5d0 .delay 1 (80,80,80) L_0x2d8e5d0/d;
L_0x2d8e780/d .functor AND 1, L_0x2d8db20, L_0x2d8d140, L_0x2d8e360, L_0x2d8e420;
L_0x2d8e780 .delay 1 (80,80,80) L_0x2d8e780/d;
L_0x2d8e930/d .functor AND 1, L_0x2d8d7a0, L_0x2d8e200, L_0x2d8d1e0, L_0x2d8e420;
L_0x2d8e930 .delay 1 (80,80,80) L_0x2d8e930/d;
L_0x2d8eb20/d .functor AND 1, L_0x2d8db20, L_0x2d8d140, L_0x2d8d1e0, L_0x2d8e420;
L_0x2d8eb20 .delay 1 (80,80,80) L_0x2d8eb20/d;
L_0x2d8ec50/d .functor AND 1, L_0x2d8ce30, L_0x2d8e200, L_0x2d8e360, L_0x2d8d280;
L_0x2d8ec50 .delay 1 (80,80,80) L_0x2d8ec50/d;
L_0x2d87070/d .functor AND 1, L_0x2d8d3f0, L_0x2d8d140, L_0x2d8e360, L_0x2d8d280;
L_0x2d87070 .delay 1 (80,80,80) L_0x2d87070/d;
L_0x2d8ebe0/d .functor AND 1, L_0x2d8d6e0, L_0x2d8e200, L_0x2d8d1e0, L_0x2d8d280;
L_0x2d8ebe0 .delay 1 (80,80,80) L_0x2d8ebe0/d;
L_0x2d8f210/d .functor AND 1, L_0x2d8d550, L_0x2d8d140, L_0x2d8d1e0, L_0x2d8d280;
L_0x2d8f210 .delay 1 (80,80,80) L_0x2d8f210/d;
L_0x2d8f3b0/0/0 .functor OR 1, L_0x2d8e5d0, L_0x2d8e780, L_0x2d8e930, L_0x2d8ec50;
L_0x2d8f3b0/0/4 .functor OR 1, L_0x2d87070, L_0x2d8ebe0, L_0x2d8f210, L_0x2d8eb20;
L_0x2d8f3b0/d .functor OR 1, L_0x2d8f3b0/0/0, L_0x2d8f3b0/0/4, C4<0>, C4<0>;
L_0x2d8f3b0 .delay 1 (160,160,160) L_0x2d8f3b0/d;
v0x2c7bcb0_0 .net "a", 0 0, L_0x2d8f7a0;  1 drivers
v0x2c7bd70_0 .net "addSub", 0 0, L_0x2d8db20;  1 drivers
v0x2c7be40_0 .net "andRes", 0 0, L_0x2d8ce30;  1 drivers
v0x2c7bf10_0 .net "b", 0 0, L_0x2d8f900;  1 drivers
v0x2c7bfe0_0 .net "carryIn", 0 0, L_0x2d8d0a0;  1 drivers
v0x2c7c080_0 .net "carryOut", 0 0, L_0x2d8e000;  1 drivers
v0x2c7c150_0 .net "initialResult", 0 0, L_0x2d8f3b0;  1 drivers
v0x2c7c1f0_0 .net "isAdd", 0 0, L_0x2d8e5d0;  1 drivers
v0x2c7c290_0 .net "isAnd", 0 0, L_0x2d8ec50;  1 drivers
v0x2c7c3c0_0 .net "isNand", 0 0, L_0x2d87070;  1 drivers
v0x2c7c460_0 .net "isNor", 0 0, L_0x2d8ebe0;  1 drivers
v0x2c7c500_0 .net "isOr", 0 0, L_0x2d8f210;  1 drivers
v0x2c7c5c0_0 .net "isSLT", 0 0, L_0x2d8eb20;  1 drivers
v0x2c7c680_0 .net "isSub", 0 0, L_0x2d8e780;  1 drivers
v0x2c7c740_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c7c7e0_0 .net "isXor", 0 0, L_0x2d8e930;  1 drivers
v0x2c7c8a0_0 .net "nandRes", 0 0, L_0x2d8d3f0;  1 drivers
v0x2c7ca50_0 .net "norRes", 0 0, L_0x2d8d6e0;  1 drivers
v0x2c7caf0_0 .net "orRes", 0 0, L_0x2d8d550;  1 drivers
v0x2c7cb90_0 .net "s0", 0 0, L_0x2d8d140;  1 drivers
v0x2c7cc30_0 .net "s0inv", 0 0, L_0x2d8e200;  1 drivers
v0x2c7ccf0_0 .net "s1", 0 0, L_0x2d8d1e0;  1 drivers
v0x2c7cdb0_0 .net "s1inv", 0 0, L_0x2d8e360;  1 drivers
v0x2c7ce70_0 .net "s2", 0 0, L_0x2d8d280;  1 drivers
v0x2c7cf30_0 .net "s2inv", 0 0, L_0x2d8e420;  1 drivers
v0x2c7cff0_0 .net "xorRes", 0 0, L_0x2d8d7a0;  1 drivers
S_0x2c7b0b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c7adb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d8d900/d .functor XOR 1, L_0x2d8f900, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d8d900 .delay 1 (40,40,40) L_0x2d8d900/d;
L_0x2d8d9c0/d .functor XOR 1, L_0x2d8f7a0, L_0x2d8d900, C4<0>, C4<0>;
L_0x2d8d9c0 .delay 1 (40,40,40) L_0x2d8d9c0/d;
L_0x2d8db20/d .functor XOR 1, L_0x2d8d9c0, L_0x2d8d0a0, C4<0>, C4<0>;
L_0x2d8db20 .delay 1 (40,40,40) L_0x2d8db20/d;
L_0x2d8dd20/d .functor AND 1, L_0x2d8f7a0, L_0x2d8d900, C4<1>, C4<1>;
L_0x2d8dd20 .delay 1 (40,40,40) L_0x2d8dd20/d;
L_0x2d8df90/d .functor AND 1, L_0x2d8d9c0, L_0x2d8d0a0, C4<1>, C4<1>;
L_0x2d8df90 .delay 1 (40,40,40) L_0x2d8df90/d;
L_0x2d8e000/d .functor OR 1, L_0x2d8dd20, L_0x2d8df90, C4<0>, C4<0>;
L_0x2d8e000 .delay 1 (40,40,40) L_0x2d8e000/d;
v0x2c7b340_0 .net "AandB", 0 0, L_0x2d8dd20;  1 drivers
v0x2c7b420_0 .net "BxorSub", 0 0, L_0x2d8d900;  1 drivers
v0x2c7b4e0_0 .net "a", 0 0, L_0x2d8f7a0;  alias, 1 drivers
v0x2c7b5b0_0 .net "b", 0 0, L_0x2d8f900;  alias, 1 drivers
v0x2c7b670_0 .net "carryin", 0 0, L_0x2d8d0a0;  alias, 1 drivers
v0x2c7b780_0 .net "carryout", 0 0, L_0x2d8e000;  alias, 1 drivers
v0x2c7b840_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c7b8e0_0 .net "res", 0 0, L_0x2d8db20;  alias, 1 drivers
v0x2c7b9a0_0 .net "xAorB", 0 0, L_0x2d8d9c0;  1 drivers
v0x2c7baf0_0 .net "xAorBandCin", 0 0, L_0x2d8df90;  1 drivers
S_0x2c7d1d0 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c7d390 .param/l "i" 0 4 165, +C4<01111>;
S_0x2c7d450 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c7d1d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d8f840/d .functor AND 1, L_0x2d921c0, L_0x2d92320, C4<1>, C4<1>;
L_0x2d8f840 .delay 1 (40,40,40) L_0x2d8f840/d;
L_0x2d8fe30/d .functor NAND 1, L_0x2d921c0, L_0x2d92320, C4<1>, C4<1>;
L_0x2d8fe30 .delay 1 (20,20,20) L_0x2d8fe30/d;
L_0x2d8ef90/d .functor OR 1, L_0x2d921c0, L_0x2d92320, C4<0>, C4<0>;
L_0x2d8ef90 .delay 1 (40,40,40) L_0x2d8ef90/d;
L_0x2d900b0/d .functor NOR 1, L_0x2d921c0, L_0x2d92320, C4<0>, C4<0>;
L_0x2d900b0 .delay 1 (20,20,20) L_0x2d900b0/d;
L_0x2d90170/d .functor XOR 1, L_0x2d921c0, L_0x2d92320, C4<0>, C4<0>;
L_0x2d90170 .delay 1 (40,40,40) L_0x2d90170/d;
L_0x2d90b80/d .functor NOT 1, L_0x2d8fcc0, C4<0>, C4<0>, C4<0>;
L_0x2d90b80 .delay 1 (10,10,10) L_0x2d90b80/d;
L_0x2d90ce0/d .functor NOT 1, L_0x2d7a460, C4<0>, C4<0>, C4<0>;
L_0x2d90ce0 .delay 1 (10,10,10) L_0x2d90ce0/d;
L_0x2d90da0/d .functor NOT 1, L_0x2d929e0, C4<0>, C4<0>, C4<0>;
L_0x2d90da0 .delay 1 (10,10,10) L_0x2d90da0/d;
L_0x2d90f50/d .functor AND 1, L_0x2d904a0, L_0x2d90b80, L_0x2d90ce0, L_0x2d90da0;
L_0x2d90f50 .delay 1 (80,80,80) L_0x2d90f50/d;
L_0x2d91100/d .functor AND 1, L_0x2d904a0, L_0x2d8fcc0, L_0x2d90ce0, L_0x2d90da0;
L_0x2d91100 .delay 1 (80,80,80) L_0x2d91100/d;
L_0x2d91310/d .functor AND 1, L_0x2d90170, L_0x2d90b80, L_0x2d7a460, L_0x2d90da0;
L_0x2d91310 .delay 1 (80,80,80) L_0x2d91310/d;
L_0x2d914f0/d .functor AND 1, L_0x2d904a0, L_0x2d8fcc0, L_0x2d7a460, L_0x2d90da0;
L_0x2d914f0 .delay 1 (80,80,80) L_0x2d914f0/d;
L_0x2d916c0/d .functor AND 1, L_0x2d8f840, L_0x2d90b80, L_0x2d90ce0, L_0x2d929e0;
L_0x2d916c0 .delay 1 (80,80,80) L_0x2d916c0/d;
L_0x2d918a0/d .functor AND 1, L_0x2d8fe30, L_0x2d8fcc0, L_0x2d90ce0, L_0x2d929e0;
L_0x2d918a0 .delay 1 (80,80,80) L_0x2d918a0/d;
L_0x2d91650/d .functor AND 1, L_0x2d900b0, L_0x2d90b80, L_0x2d7a460, L_0x2d929e0;
L_0x2d91650 .delay 1 (80,80,80) L_0x2d91650/d;
L_0x2d91c30/d .functor AND 1, L_0x2d8ef90, L_0x2d8fcc0, L_0x2d7a460, L_0x2d929e0;
L_0x2d91c30 .delay 1 (80,80,80) L_0x2d91c30/d;
L_0x2d91dd0/0/0 .functor OR 1, L_0x2d90f50, L_0x2d91100, L_0x2d91310, L_0x2d916c0;
L_0x2d91dd0/0/4 .functor OR 1, L_0x2d918a0, L_0x2d91650, L_0x2d91c30, L_0x2d914f0;
L_0x2d91dd0/d .functor OR 1, L_0x2d91dd0/0/0, L_0x2d91dd0/0/4, C4<0>, C4<0>;
L_0x2d91dd0 .delay 1 (160,160,160) L_0x2d91dd0/d;
v0x2c7e350_0 .net "a", 0 0, L_0x2d921c0;  1 drivers
v0x2c7e410_0 .net "addSub", 0 0, L_0x2d904a0;  1 drivers
v0x2c7e4e0_0 .net "andRes", 0 0, L_0x2d8f840;  1 drivers
v0x2c7e5b0_0 .net "b", 0 0, L_0x2d92320;  1 drivers
v0x2c7e680_0 .net "carryIn", 0 0, L_0x2d8ffe0;  1 drivers
v0x2c7e720_0 .net "carryOut", 0 0, L_0x2d90980;  1 drivers
v0x2c7e7f0_0 .net "initialResult", 0 0, L_0x2d91dd0;  1 drivers
v0x2c7e890_0 .net "isAdd", 0 0, L_0x2d90f50;  1 drivers
v0x2c7e930_0 .net "isAnd", 0 0, L_0x2d916c0;  1 drivers
v0x2c7ea60_0 .net "isNand", 0 0, L_0x2d918a0;  1 drivers
v0x2c7eb00_0 .net "isNor", 0 0, L_0x2d91650;  1 drivers
v0x2c7eba0_0 .net "isOr", 0 0, L_0x2d91c30;  1 drivers
v0x2c7ec60_0 .net "isSLT", 0 0, L_0x2d914f0;  1 drivers
v0x2c7ed20_0 .net "isSub", 0 0, L_0x2d91100;  1 drivers
v0x2c7ede0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c7ee80_0 .net "isXor", 0 0, L_0x2d91310;  1 drivers
v0x2c7ef40_0 .net "nandRes", 0 0, L_0x2d8fe30;  1 drivers
v0x2c7f0f0_0 .net "norRes", 0 0, L_0x2d900b0;  1 drivers
v0x2c7f190_0 .net "orRes", 0 0, L_0x2d8ef90;  1 drivers
v0x2c7f230_0 .net "s0", 0 0, L_0x2d8fcc0;  1 drivers
v0x2c7f2d0_0 .net "s0inv", 0 0, L_0x2d90b80;  1 drivers
v0x2c7f390_0 .net "s1", 0 0, L_0x2d7a460;  1 drivers
v0x2c7f450_0 .net "s1inv", 0 0, L_0x2d90ce0;  1 drivers
v0x2c7f510_0 .net "s2", 0 0, L_0x2d929e0;  1 drivers
v0x2c7f5d0_0 .net "s2inv", 0 0, L_0x2d90da0;  1 drivers
v0x2c7f690_0 .net "xorRes", 0 0, L_0x2d90170;  1 drivers
S_0x2c7d750 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c7d450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d902d0/d .functor XOR 1, L_0x2d92320, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d902d0 .delay 1 (40,40,40) L_0x2d902d0/d;
L_0x2d90340/d .functor XOR 1, L_0x2d921c0, L_0x2d902d0, C4<0>, C4<0>;
L_0x2d90340 .delay 1 (40,40,40) L_0x2d90340/d;
L_0x2d904a0/d .functor XOR 1, L_0x2d90340, L_0x2d8ffe0, C4<0>, C4<0>;
L_0x2d904a0 .delay 1 (40,40,40) L_0x2d904a0/d;
L_0x2d906a0/d .functor AND 1, L_0x2d921c0, L_0x2d902d0, C4<1>, C4<1>;
L_0x2d906a0 .delay 1 (40,40,40) L_0x2d906a0/d;
L_0x2d90910/d .functor AND 1, L_0x2d90340, L_0x2d8ffe0, C4<1>, C4<1>;
L_0x2d90910 .delay 1 (40,40,40) L_0x2d90910/d;
L_0x2d90980/d .functor OR 1, L_0x2d906a0, L_0x2d90910, C4<0>, C4<0>;
L_0x2d90980 .delay 1 (40,40,40) L_0x2d90980/d;
v0x2c7d9e0_0 .net "AandB", 0 0, L_0x2d906a0;  1 drivers
v0x2c7dac0_0 .net "BxorSub", 0 0, L_0x2d902d0;  1 drivers
v0x2c7db80_0 .net "a", 0 0, L_0x2d921c0;  alias, 1 drivers
v0x2c7dc50_0 .net "b", 0 0, L_0x2d92320;  alias, 1 drivers
v0x2c7dd10_0 .net "carryin", 0 0, L_0x2d8ffe0;  alias, 1 drivers
v0x2c7de20_0 .net "carryout", 0 0, L_0x2d90980;  alias, 1 drivers
v0x2c7dee0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c7df80_0 .net "res", 0 0, L_0x2d904a0;  alias, 1 drivers
v0x2c7e040_0 .net "xAorB", 0 0, L_0x2d90340;  1 drivers
v0x2c7e190_0 .net "xAorBandCin", 0 0, L_0x2d90910;  1 drivers
S_0x2c7f870 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c6c3e0 .param/l "i" 0 4 165, +C4<010000>;
S_0x2c7fb90 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c7f870;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d92260/d .functor AND 1, L_0x2d94e10, L_0x2d94f70, C4<1>, C4<1>;
L_0x2d92260 .delay 1 (40,40,40) L_0x2d92260/d;
L_0x2d926e0/d .functor NAND 1, L_0x2d94e10, L_0x2d94f70, C4<1>, C4<1>;
L_0x2d926e0 .delay 1 (20,20,20) L_0x2d926e0/d;
L_0x2d92840/d .functor OR 1, L_0x2d94e10, L_0x2d94f70, C4<0>, C4<0>;
L_0x2d92840 .delay 1 (40,40,40) L_0x2d92840/d;
L_0x2d91a90/d .functor NOR 1, L_0x2d94e10, L_0x2d94f70, C4<0>, C4<0>;
L_0x2d91a90 .delay 1 (20,20,20) L_0x2d91a90/d;
L_0x2d92de0/d .functor XOR 1, L_0x2d94e10, L_0x2d94f70, C4<0>, C4<0>;
L_0x2d92de0 .delay 1 (40,40,40) L_0x2d92de0/d;
L_0x2d93840/d .functor NOT 1, L_0x2d92b10, C4<0>, C4<0>, C4<0>;
L_0x2d93840 .delay 1 (10,10,10) L_0x2d93840/d;
L_0x2c81320/d .functor NOT 1, L_0x2d92bb0, C4<0>, C4<0>, C4<0>;
L_0x2c81320 .delay 1 (10,10,10) L_0x2c81320/d;
L_0x2d939f0/d .functor NOT 1, L_0x2d92c50, C4<0>, C4<0>, C4<0>;
L_0x2d939f0 .delay 1 (10,10,10) L_0x2d939f0/d;
L_0x2d93ba0/d .functor AND 1, L_0x2d93160, L_0x2d93840, L_0x2c81320, L_0x2d939f0;
L_0x2d93ba0 .delay 1 (80,80,80) L_0x2d93ba0/d;
L_0x2d93d50/d .functor AND 1, L_0x2d93160, L_0x2d92b10, L_0x2c81320, L_0x2d939f0;
L_0x2d93d50 .delay 1 (80,80,80) L_0x2d93d50/d;
L_0x2d93f60/d .functor AND 1, L_0x2d92de0, L_0x2d93840, L_0x2d92bb0, L_0x2d939f0;
L_0x2d93f60 .delay 1 (80,80,80) L_0x2d93f60/d;
L_0x2d94140/d .functor AND 1, L_0x2d93160, L_0x2d92b10, L_0x2d92bb0, L_0x2d939f0;
L_0x2d94140 .delay 1 (80,80,80) L_0x2d94140/d;
L_0x2d94310/d .functor AND 1, L_0x2d92260, L_0x2d93840, L_0x2c81320, L_0x2d92c50;
L_0x2d94310 .delay 1 (80,80,80) L_0x2d94310/d;
L_0x2d944f0/d .functor AND 1, L_0x2d926e0, L_0x2d92b10, L_0x2c81320, L_0x2d92c50;
L_0x2d944f0 .delay 1 (80,80,80) L_0x2d944f0/d;
L_0x2d942a0/d .functor AND 1, L_0x2d91a90, L_0x2d93840, L_0x2d92bb0, L_0x2d92c50;
L_0x2d942a0 .delay 1 (80,80,80) L_0x2d942a0/d;
L_0x2d94880/d .functor AND 1, L_0x2d92840, L_0x2d92b10, L_0x2d92bb0, L_0x2d92c50;
L_0x2d94880 .delay 1 (80,80,80) L_0x2d94880/d;
L_0x2d94a20/0/0 .functor OR 1, L_0x2d93ba0, L_0x2d93d50, L_0x2d93f60, L_0x2d94310;
L_0x2d94a20/0/4 .functor OR 1, L_0x2d944f0, L_0x2d942a0, L_0x2d94880, L_0x2d94140;
L_0x2d94a20/d .functor OR 1, L_0x2d94a20/0/0, L_0x2d94a20/0/4, C4<0>, C4<0>;
L_0x2d94a20 .delay 1 (160,160,160) L_0x2d94a20/d;
v0x2c80c50_0 .net "a", 0 0, L_0x2d94e10;  1 drivers
v0x2c80d40_0 .net "addSub", 0 0, L_0x2d93160;  1 drivers
v0x2c80e10_0 .net "andRes", 0 0, L_0x2d92260;  1 drivers
v0x2c80ee0_0 .net "b", 0 0, L_0x2d94f70;  1 drivers
v0x2c80fb0_0 .net "carryIn", 0 0, L_0x2d92900;  1 drivers
v0x2c81050_0 .net "carryOut", 0 0, L_0x2d93640;  1 drivers
v0x2c81120_0 .net "initialResult", 0 0, L_0x2d94a20;  1 drivers
v0x2c811c0_0 .net "isAdd", 0 0, L_0x2d93ba0;  1 drivers
v0x2c81260_0 .net "isAnd", 0 0, L_0x2d94310;  1 drivers
v0x2c81390_0 .net "isNand", 0 0, L_0x2d944f0;  1 drivers
v0x2c81430_0 .net "isNor", 0 0, L_0x2d942a0;  1 drivers
v0x2c814d0_0 .net "isOr", 0 0, L_0x2d94880;  1 drivers
v0x2c81590_0 .net "isSLT", 0 0, L_0x2d94140;  1 drivers
v0x2c81650_0 .net "isSub", 0 0, L_0x2d93d50;  1 drivers
v0x2c81710_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c817b0_0 .net "isXor", 0 0, L_0x2d93f60;  1 drivers
v0x2c81870_0 .net "nandRes", 0 0, L_0x2d926e0;  1 drivers
v0x2c81a20_0 .net "norRes", 0 0, L_0x2d91a90;  1 drivers
v0x2c81ac0_0 .net "orRes", 0 0, L_0x2d92840;  1 drivers
v0x2c81b60_0 .net "s0", 0 0, L_0x2d92b10;  1 drivers
v0x2c81c00_0 .net "s0inv", 0 0, L_0x2d93840;  1 drivers
v0x2c81cc0_0 .net "s1", 0 0, L_0x2d92bb0;  1 drivers
v0x2c81d80_0 .net "s1inv", 0 0, L_0x2c81320;  1 drivers
v0x2c81e40_0 .net "s2", 0 0, L_0x2d92c50;  1 drivers
v0x2c81f00_0 .net "s2inv", 0 0, L_0x2d939f0;  1 drivers
v0x2c81fc0_0 .net "xorRes", 0 0, L_0x2d92de0;  1 drivers
S_0x2c7fe90 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c7fb90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d92f40/d .functor XOR 1, L_0x2d94f70, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d92f40 .delay 1 (40,40,40) L_0x2d92f40/d;
L_0x2d93000/d .functor XOR 1, L_0x2d94e10, L_0x2d92f40, C4<0>, C4<0>;
L_0x2d93000 .delay 1 (40,40,40) L_0x2d93000/d;
L_0x2d93160/d .functor XOR 1, L_0x2d93000, L_0x2d92900, C4<0>, C4<0>;
L_0x2d93160 .delay 1 (40,40,40) L_0x2d93160/d;
L_0x2d93360/d .functor AND 1, L_0x2d94e10, L_0x2d92f40, C4<1>, C4<1>;
L_0x2d93360 .delay 1 (40,40,40) L_0x2d93360/d;
L_0x2d935d0/d .functor AND 1, L_0x2d93000, L_0x2d92900, C4<1>, C4<1>;
L_0x2d935d0 .delay 1 (40,40,40) L_0x2d935d0/d;
L_0x2d93640/d .functor OR 1, L_0x2d93360, L_0x2d935d0, C4<0>, C4<0>;
L_0x2d93640 .delay 1 (40,40,40) L_0x2d93640/d;
v0x2c80100_0 .net "AandB", 0 0, L_0x2d93360;  1 drivers
v0x2c801e0_0 .net "BxorSub", 0 0, L_0x2d92f40;  1 drivers
v0x2c802a0_0 .net "a", 0 0, L_0x2d94e10;  alias, 1 drivers
v0x2c80370_0 .net "b", 0 0, L_0x2d94f70;  alias, 1 drivers
v0x2c80430_0 .net "carryin", 0 0, L_0x2d92900;  alias, 1 drivers
v0x2c80540_0 .net "carryout", 0 0, L_0x2d93640;  alias, 1 drivers
v0x2c80600_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c6d010_0 .net "res", 0 0, L_0x2d93160;  alias, 1 drivers
v0x2c6d0d0_0 .net "xAorB", 0 0, L_0x2d93000;  1 drivers
v0x2c80ab0_0 .net "xAorBandCin", 0 0, L_0x2d935d0;  1 drivers
S_0x2c821a0 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c82360 .param/l "i" 0 4 165, +C4<010001>;
S_0x2c82420 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c821a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d94eb0/d .functor AND 1, L_0x2d97840, L_0x2d979a0, C4<1>, C4<1>;
L_0x2d94eb0 .delay 1 (40,40,40) L_0x2d94eb0/d;
L_0x2d95460/d .functor NAND 1, L_0x2d97840, L_0x2d979a0, C4<1>, C4<1>;
L_0x2d95460 .delay 1 (20,20,20) L_0x2d95460/d;
L_0x2d946e0/d .functor OR 1, L_0x2d97840, L_0x2d979a0, C4<0>, C4<0>;
L_0x2d946e0 .delay 1 (40,40,40) L_0x2d946e0/d;
L_0x2d956e0/d .functor NOR 1, L_0x2d97840, L_0x2d979a0, C4<0>, C4<0>;
L_0x2d956e0 .delay 1 (20,20,20) L_0x2d956e0/d;
L_0x2d957a0/d .functor XOR 1, L_0x2d97840, L_0x2d979a0, C4<0>, C4<0>;
L_0x2d957a0 .delay 1 (40,40,40) L_0x2d957a0/d;
L_0x2d96200/d .functor NOT 1, L_0x2d951b0, C4<0>, C4<0>, C4<0>;
L_0x2d96200 .delay 1 (10,10,10) L_0x2d96200/d;
L_0x2d96360/d .functor NOT 1, L_0x2d95250, C4<0>, C4<0>, C4<0>;
L_0x2d96360 .delay 1 (10,10,10) L_0x2d96360/d;
L_0x2d96420/d .functor NOT 1, L_0x2d952f0, C4<0>, C4<0>, C4<0>;
L_0x2d96420 .delay 1 (10,10,10) L_0x2d96420/d;
L_0x2d965d0/d .functor AND 1, L_0x2d95b20, L_0x2d96200, L_0x2d96360, L_0x2d96420;
L_0x2d965d0 .delay 1 (80,80,80) L_0x2d965d0/d;
L_0x2d96780/d .functor AND 1, L_0x2d95b20, L_0x2d951b0, L_0x2d96360, L_0x2d96420;
L_0x2d96780 .delay 1 (80,80,80) L_0x2d96780/d;
L_0x2d96990/d .functor AND 1, L_0x2d957a0, L_0x2d96200, L_0x2d95250, L_0x2d96420;
L_0x2d96990 .delay 1 (80,80,80) L_0x2d96990/d;
L_0x2d96b70/d .functor AND 1, L_0x2d95b20, L_0x2d951b0, L_0x2d95250, L_0x2d96420;
L_0x2d96b70 .delay 1 (80,80,80) L_0x2d96b70/d;
L_0x2d96d40/d .functor AND 1, L_0x2d94eb0, L_0x2d96200, L_0x2d96360, L_0x2d952f0;
L_0x2d96d40 .delay 1 (80,80,80) L_0x2d96d40/d;
L_0x2d96f20/d .functor AND 1, L_0x2d95460, L_0x2d951b0, L_0x2d96360, L_0x2d952f0;
L_0x2d96f20 .delay 1 (80,80,80) L_0x2d96f20/d;
L_0x2d96cd0/d .functor AND 1, L_0x2d956e0, L_0x2d96200, L_0x2d95250, L_0x2d952f0;
L_0x2d96cd0 .delay 1 (80,80,80) L_0x2d96cd0/d;
L_0x2d972b0/d .functor AND 1, L_0x2d946e0, L_0x2d951b0, L_0x2d95250, L_0x2d952f0;
L_0x2d972b0 .delay 1 (80,80,80) L_0x2d972b0/d;
L_0x2d97450/0/0 .functor OR 1, L_0x2d965d0, L_0x2d96780, L_0x2d96990, L_0x2d96d40;
L_0x2d97450/0/4 .functor OR 1, L_0x2d96f20, L_0x2d96cd0, L_0x2d972b0, L_0x2d96b70;
L_0x2d97450/d .functor OR 1, L_0x2d97450/0/0, L_0x2d97450/0/4, C4<0>, C4<0>;
L_0x2d97450 .delay 1 (160,160,160) L_0x2d97450/d;
v0x2c83320_0 .net "a", 0 0, L_0x2d97840;  1 drivers
v0x2c833e0_0 .net "addSub", 0 0, L_0x2d95b20;  1 drivers
v0x2c834b0_0 .net "andRes", 0 0, L_0x2d94eb0;  1 drivers
v0x2c83580_0 .net "b", 0 0, L_0x2d979a0;  1 drivers
v0x2c83650_0 .net "carryIn", 0 0, L_0x2d95610;  1 drivers
v0x2c836f0_0 .net "carryOut", 0 0, L_0x2d96000;  1 drivers
v0x2c837c0_0 .net "initialResult", 0 0, L_0x2d97450;  1 drivers
v0x2c83860_0 .net "isAdd", 0 0, L_0x2d965d0;  1 drivers
v0x2c83900_0 .net "isAnd", 0 0, L_0x2d96d40;  1 drivers
v0x2c83a30_0 .net "isNand", 0 0, L_0x2d96f20;  1 drivers
v0x2c83ad0_0 .net "isNor", 0 0, L_0x2d96cd0;  1 drivers
v0x2c83b70_0 .net "isOr", 0 0, L_0x2d972b0;  1 drivers
v0x2c83c30_0 .net "isSLT", 0 0, L_0x2d96b70;  1 drivers
v0x2c83cf0_0 .net "isSub", 0 0, L_0x2d96780;  1 drivers
v0x2c83db0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c83e50_0 .net "isXor", 0 0, L_0x2d96990;  1 drivers
v0x2c83f10_0 .net "nandRes", 0 0, L_0x2d95460;  1 drivers
v0x2c840c0_0 .net "norRes", 0 0, L_0x2d956e0;  1 drivers
v0x2c84160_0 .net "orRes", 0 0, L_0x2d946e0;  1 drivers
v0x2c84200_0 .net "s0", 0 0, L_0x2d951b0;  1 drivers
v0x2c842a0_0 .net "s0inv", 0 0, L_0x2d96200;  1 drivers
v0x2c84360_0 .net "s1", 0 0, L_0x2d95250;  1 drivers
v0x2c84420_0 .net "s1inv", 0 0, L_0x2d96360;  1 drivers
v0x2c844e0_0 .net "s2", 0 0, L_0x2d952f0;  1 drivers
v0x2c845a0_0 .net "s2inv", 0 0, L_0x2d96420;  1 drivers
v0x2c84660_0 .net "xorRes", 0 0, L_0x2d957a0;  1 drivers
S_0x2c82720 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c82420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d95900/d .functor XOR 1, L_0x2d979a0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d95900 .delay 1 (40,40,40) L_0x2d95900/d;
L_0x2d95970/d .functor XOR 1, L_0x2d97840, L_0x2d95900, C4<0>, C4<0>;
L_0x2d95970 .delay 1 (40,40,40) L_0x2d95970/d;
L_0x2d95b20/d .functor XOR 1, L_0x2d95970, L_0x2d95610, C4<0>, C4<0>;
L_0x2d95b20 .delay 1 (40,40,40) L_0x2d95b20/d;
L_0x2d95d20/d .functor AND 1, L_0x2d97840, L_0x2d95900, C4<1>, C4<1>;
L_0x2d95d20 .delay 1 (40,40,40) L_0x2d95d20/d;
L_0x2d95f90/d .functor AND 1, L_0x2d95970, L_0x2d95610, C4<1>, C4<1>;
L_0x2d95f90 .delay 1 (40,40,40) L_0x2d95f90/d;
L_0x2d96000/d .functor OR 1, L_0x2d95d20, L_0x2d95f90, C4<0>, C4<0>;
L_0x2d96000 .delay 1 (40,40,40) L_0x2d96000/d;
v0x2c829b0_0 .net "AandB", 0 0, L_0x2d95d20;  1 drivers
v0x2c82a90_0 .net "BxorSub", 0 0, L_0x2d95900;  1 drivers
v0x2c82b50_0 .net "a", 0 0, L_0x2d97840;  alias, 1 drivers
v0x2c82c20_0 .net "b", 0 0, L_0x2d979a0;  alias, 1 drivers
v0x2c82ce0_0 .net "carryin", 0 0, L_0x2d95610;  alias, 1 drivers
v0x2c82df0_0 .net "carryout", 0 0, L_0x2d96000;  alias, 1 drivers
v0x2c82eb0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c82f50_0 .net "res", 0 0, L_0x2d95b20;  alias, 1 drivers
v0x2c83010_0 .net "xAorB", 0 0, L_0x2d95970;  1 drivers
v0x2c83160_0 .net "xAorBandCin", 0 0, L_0x2d95f90;  1 drivers
S_0x2c84840 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c84a00 .param/l "i" 0 4 165, +C4<010010>;
S_0x2c84ac0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c84840;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d978e0/d .functor AND 1, L_0x2d9a250, L_0x2d9a3b0, C4<1>, C4<1>;
L_0x2d978e0 .delay 1 (40,40,40) L_0x2d978e0/d;
L_0x2d97ec0/d .functor NAND 1, L_0x2d9a250, L_0x2d9a3b0, C4<1>, C4<1>;
L_0x2d97ec0 .delay 1 (20,20,20) L_0x2d97ec0/d;
L_0x2d97110/d .functor OR 1, L_0x2d9a250, L_0x2d9a3b0, C4<0>, C4<0>;
L_0x2d97110 .delay 1 (40,40,40) L_0x2d97110/d;
L_0x2d98140/d .functor NOR 1, L_0x2d9a250, L_0x2d9a3b0, C4<0>, C4<0>;
L_0x2d98140 .delay 1 (20,20,20) L_0x2d98140/d;
L_0x2d98200/d .functor XOR 1, L_0x2d9a250, L_0x2d9a3b0, C4<0>, C4<0>;
L_0x2d98200 .delay 1 (40,40,40) L_0x2d98200/d;
L_0x2d98c10/d .functor NOT 1, L_0x2d97be0, C4<0>, C4<0>, C4<0>;
L_0x2d98c10 .delay 1 (10,10,10) L_0x2d98c10/d;
L_0x2d98d70/d .functor NOT 1, L_0x2d97c80, C4<0>, C4<0>, C4<0>;
L_0x2d98d70 .delay 1 (10,10,10) L_0x2d98d70/d;
L_0x2d98e30/d .functor NOT 1, L_0x2d97d20, C4<0>, C4<0>, C4<0>;
L_0x2d98e30 .delay 1 (10,10,10) L_0x2d98e30/d;
L_0x2d98fe0/d .functor AND 1, L_0x2d98530, L_0x2d98c10, L_0x2d98d70, L_0x2d98e30;
L_0x2d98fe0 .delay 1 (80,80,80) L_0x2d98fe0/d;
L_0x2d99190/d .functor AND 1, L_0x2d98530, L_0x2d97be0, L_0x2d98d70, L_0x2d98e30;
L_0x2d99190 .delay 1 (80,80,80) L_0x2d99190/d;
L_0x2d993a0/d .functor AND 1, L_0x2d98200, L_0x2d98c10, L_0x2d97c80, L_0x2d98e30;
L_0x2d993a0 .delay 1 (80,80,80) L_0x2d993a0/d;
L_0x2d99580/d .functor AND 1, L_0x2d98530, L_0x2d97be0, L_0x2d97c80, L_0x2d98e30;
L_0x2d99580 .delay 1 (80,80,80) L_0x2d99580/d;
L_0x2d99750/d .functor AND 1, L_0x2d978e0, L_0x2d98c10, L_0x2d98d70, L_0x2d97d20;
L_0x2d99750 .delay 1 (80,80,80) L_0x2d99750/d;
L_0x2d99930/d .functor AND 1, L_0x2d97ec0, L_0x2d97be0, L_0x2d98d70, L_0x2d97d20;
L_0x2d99930 .delay 1 (80,80,80) L_0x2d99930/d;
L_0x2d996e0/d .functor AND 1, L_0x2d98140, L_0x2d98c10, L_0x2d97c80, L_0x2d97d20;
L_0x2d996e0 .delay 1 (80,80,80) L_0x2d996e0/d;
L_0x2d99cc0/d .functor AND 1, L_0x2d97110, L_0x2d97be0, L_0x2d97c80, L_0x2d97d20;
L_0x2d99cc0 .delay 1 (80,80,80) L_0x2d99cc0/d;
L_0x2d99e60/0/0 .functor OR 1, L_0x2d98fe0, L_0x2d99190, L_0x2d993a0, L_0x2d99750;
L_0x2d99e60/0/4 .functor OR 1, L_0x2d99930, L_0x2d996e0, L_0x2d99cc0, L_0x2d99580;
L_0x2d99e60/d .functor OR 1, L_0x2d99e60/0/0, L_0x2d99e60/0/4, C4<0>, C4<0>;
L_0x2d99e60 .delay 1 (160,160,160) L_0x2d99e60/d;
v0x2c859c0_0 .net "a", 0 0, L_0x2d9a250;  1 drivers
v0x2c85a80_0 .net "addSub", 0 0, L_0x2d98530;  1 drivers
v0x2c85b50_0 .net "andRes", 0 0, L_0x2d978e0;  1 drivers
v0x2c85c20_0 .net "b", 0 0, L_0x2d9a3b0;  1 drivers
v0x2c85cf0_0 .net "carryIn", 0 0, L_0x2d98070;  1 drivers
v0x2c85d90_0 .net "carryOut", 0 0, L_0x2d98a10;  1 drivers
v0x2c85e60_0 .net "initialResult", 0 0, L_0x2d99e60;  1 drivers
v0x2c85f00_0 .net "isAdd", 0 0, L_0x2d98fe0;  1 drivers
v0x2c85fa0_0 .net "isAnd", 0 0, L_0x2d99750;  1 drivers
v0x2c860d0_0 .net "isNand", 0 0, L_0x2d99930;  1 drivers
v0x2c86170_0 .net "isNor", 0 0, L_0x2d996e0;  1 drivers
v0x2c86210_0 .net "isOr", 0 0, L_0x2d99cc0;  1 drivers
v0x2c862d0_0 .net "isSLT", 0 0, L_0x2d99580;  1 drivers
v0x2c86390_0 .net "isSub", 0 0, L_0x2d99190;  1 drivers
v0x2c86450_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c864f0_0 .net "isXor", 0 0, L_0x2d993a0;  1 drivers
v0x2c865b0_0 .net "nandRes", 0 0, L_0x2d97ec0;  1 drivers
v0x2c86760_0 .net "norRes", 0 0, L_0x2d98140;  1 drivers
v0x2c86800_0 .net "orRes", 0 0, L_0x2d97110;  1 drivers
v0x2c868a0_0 .net "s0", 0 0, L_0x2d97be0;  1 drivers
v0x2c86940_0 .net "s0inv", 0 0, L_0x2d98c10;  1 drivers
v0x2c86a00_0 .net "s1", 0 0, L_0x2d97c80;  1 drivers
v0x2c86ac0_0 .net "s1inv", 0 0, L_0x2d98d70;  1 drivers
v0x2c86b80_0 .net "s2", 0 0, L_0x2d97d20;  1 drivers
v0x2c86c40_0 .net "s2inv", 0 0, L_0x2d98e30;  1 drivers
v0x2c86d00_0 .net "xorRes", 0 0, L_0x2d98200;  1 drivers
S_0x2c84dc0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c84ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d98360/d .functor XOR 1, L_0x2d9a3b0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d98360 .delay 1 (40,40,40) L_0x2d98360/d;
L_0x2d983d0/d .functor XOR 1, L_0x2d9a250, L_0x2d98360, C4<0>, C4<0>;
L_0x2d983d0 .delay 1 (40,40,40) L_0x2d983d0/d;
L_0x2d98530/d .functor XOR 1, L_0x2d983d0, L_0x2d98070, C4<0>, C4<0>;
L_0x2d98530 .delay 1 (40,40,40) L_0x2d98530/d;
L_0x2d98730/d .functor AND 1, L_0x2d9a250, L_0x2d98360, C4<1>, C4<1>;
L_0x2d98730 .delay 1 (40,40,40) L_0x2d98730/d;
L_0x2d989a0/d .functor AND 1, L_0x2d983d0, L_0x2d98070, C4<1>, C4<1>;
L_0x2d989a0 .delay 1 (40,40,40) L_0x2d989a0/d;
L_0x2d98a10/d .functor OR 1, L_0x2d98730, L_0x2d989a0, C4<0>, C4<0>;
L_0x2d98a10 .delay 1 (40,40,40) L_0x2d98a10/d;
v0x2c85050_0 .net "AandB", 0 0, L_0x2d98730;  1 drivers
v0x2c85130_0 .net "BxorSub", 0 0, L_0x2d98360;  1 drivers
v0x2c851f0_0 .net "a", 0 0, L_0x2d9a250;  alias, 1 drivers
v0x2c852c0_0 .net "b", 0 0, L_0x2d9a3b0;  alias, 1 drivers
v0x2c85380_0 .net "carryin", 0 0, L_0x2d98070;  alias, 1 drivers
v0x2c85490_0 .net "carryout", 0 0, L_0x2d98a10;  alias, 1 drivers
v0x2c85550_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c855f0_0 .net "res", 0 0, L_0x2d98530;  alias, 1 drivers
v0x2c856b0_0 .net "xAorB", 0 0, L_0x2d983d0;  1 drivers
v0x2c85800_0 .net "xAorBandCin", 0 0, L_0x2d989a0;  1 drivers
S_0x2c86ee0 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c870a0 .param/l "i" 0 4 165, +C4<010011>;
S_0x2c87160 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c86ee0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d9a2f0/d .functor AND 1, L_0x2d9cc10, L_0x2d9cd70, C4<1>, C4<1>;
L_0x2d9a2f0 .delay 1 (40,40,40) L_0x2d9a2f0/d;
L_0x2d99b20/d .functor NAND 1, L_0x2d9cc10, L_0x2d9cd70, C4<1>, C4<1>;
L_0x2d99b20 .delay 1 (20,20,20) L_0x2d99b20/d;
L_0x2d9a950/d .functor OR 1, L_0x2d9cc10, L_0x2d9cd70, C4<0>, C4<0>;
L_0x2d9a950 .delay 1 (40,40,40) L_0x2d9a950/d;
L_0x2d9ab40/d .functor NOR 1, L_0x2d9cc10, L_0x2d9cd70, C4<0>, C4<0>;
L_0x2d9ab40 .delay 1 (20,20,20) L_0x2d9ab40/d;
L_0x2d9ac00/d .functor XOR 1, L_0x2d9cc10, L_0x2d9cd70, C4<0>, C4<0>;
L_0x2d9ac00 .delay 1 (40,40,40) L_0x2d9ac00/d;
L_0x2d9b690/d .functor NOT 1, L_0x2d9a600, C4<0>, C4<0>, C4<0>;
L_0x2d9b690 .delay 1 (10,10,10) L_0x2d9b690/d;
L_0x2c88720/d .functor NOT 1, L_0x2d9a6a0, C4<0>, C4<0>, C4<0>;
L_0x2c88720 .delay 1 (10,10,10) L_0x2c88720/d;
L_0x2d9b840/d .functor NOT 1, L_0x2d9a740, C4<0>, C4<0>, C4<0>;
L_0x2d9b840 .delay 1 (10,10,10) L_0x2d9b840/d;
L_0x2d9b9f0/d .functor AND 1, L_0x2d9afd0, L_0x2d9b690, L_0x2c88720, L_0x2d9b840;
L_0x2d9b9f0 .delay 1 (80,80,80) L_0x2d9b9f0/d;
L_0x2d9bba0/d .functor AND 1, L_0x2d9afd0, L_0x2d9a600, L_0x2c88720, L_0x2d9b840;
L_0x2d9bba0 .delay 1 (80,80,80) L_0x2d9bba0/d;
L_0x2d9bdb0/d .functor AND 1, L_0x2d9ac00, L_0x2d9b690, L_0x2d9a6a0, L_0x2d9b840;
L_0x2d9bdb0 .delay 1 (80,80,80) L_0x2d9bdb0/d;
L_0x2d9bf90/d .functor AND 1, L_0x2d9afd0, L_0x2d9a600, L_0x2d9a6a0, L_0x2d9b840;
L_0x2d9bf90 .delay 1 (80,80,80) L_0x2d9bf90/d;
L_0x2d9c160/d .functor AND 1, L_0x2d9a2f0, L_0x2d9b690, L_0x2c88720, L_0x2d9a740;
L_0x2d9c160 .delay 1 (80,80,80) L_0x2d9c160/d;
L_0x2d9c340/d .functor AND 1, L_0x2d99b20, L_0x2d9a600, L_0x2c88720, L_0x2d9a740;
L_0x2d9c340 .delay 1 (80,80,80) L_0x2d9c340/d;
L_0x2d9c0f0/d .functor AND 1, L_0x2d9ab40, L_0x2d9b690, L_0x2d9a6a0, L_0x2d9a740;
L_0x2d9c0f0 .delay 1 (80,80,80) L_0x2d9c0f0/d;
L_0x2d9c6d0/d .functor AND 1, L_0x2d9a950, L_0x2d9a600, L_0x2d9a6a0, L_0x2d9a740;
L_0x2d9c6d0 .delay 1 (80,80,80) L_0x2d9c6d0/d;
L_0x2d9c820/0/0 .functor OR 1, L_0x2d9b9f0, L_0x2d9bba0, L_0x2d9bdb0, L_0x2d9c160;
L_0x2d9c820/0/4 .functor OR 1, L_0x2d9c340, L_0x2d9c0f0, L_0x2d9c6d0, L_0x2d9bf90;
L_0x2d9c820/d .functor OR 1, L_0x2d9c820/0/0, L_0x2d9c820/0/4, C4<0>, C4<0>;
L_0x2d9c820 .delay 1 (160,160,160) L_0x2d9c820/d;
v0x2c88000_0 .net "a", 0 0, L_0x2d9cc10;  1 drivers
v0x2c880f0_0 .net "addSub", 0 0, L_0x2d9afd0;  1 drivers
v0x2c881c0_0 .net "andRes", 0 0, L_0x2d9a2f0;  1 drivers
v0x2c88290_0 .net "b", 0 0, L_0x2d9cd70;  1 drivers
v0x2c88360_0 .net "carryIn", 0 0, L_0x2d9a560;  1 drivers
v0x2c88450_0 .net "carryOut", 0 0, L_0x2d9b490;  1 drivers
v0x2c88520_0 .net "initialResult", 0 0, L_0x2d9c820;  1 drivers
v0x2c885c0_0 .net "isAdd", 0 0, L_0x2d9b9f0;  1 drivers
v0x2c88660_0 .net "isAnd", 0 0, L_0x2d9c160;  1 drivers
v0x2c88790_0 .net "isNand", 0 0, L_0x2d9c340;  1 drivers
v0x2c88830_0 .net "isNor", 0 0, L_0x2d9c0f0;  1 drivers
v0x2c888d0_0 .net "isOr", 0 0, L_0x2d9c6d0;  1 drivers
v0x2c88990_0 .net "isSLT", 0 0, L_0x2d9bf90;  1 drivers
v0x2c88a50_0 .net "isSub", 0 0, L_0x2d9bba0;  1 drivers
v0x2c88b10_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c88bb0_0 .net "isXor", 0 0, L_0x2d9bdb0;  1 drivers
v0x2c88c70_0 .net "nandRes", 0 0, L_0x2d99b20;  1 drivers
v0x2c88e20_0 .net "norRes", 0 0, L_0x2d9ab40;  1 drivers
v0x2c88ec0_0 .net "orRes", 0 0, L_0x2d9a950;  1 drivers
v0x2c88f60_0 .net "s0", 0 0, L_0x2d9a600;  1 drivers
v0x2c89000_0 .net "s0inv", 0 0, L_0x2d9b690;  1 drivers
v0x2c890c0_0 .net "s1", 0 0, L_0x2d9a6a0;  1 drivers
v0x2c89180_0 .net "s1inv", 0 0, L_0x2c88720;  1 drivers
v0x2c89240_0 .net "s2", 0 0, L_0x2d9a740;  1 drivers
v0x2c89300_0 .net "s2inv", 0 0, L_0x2d9b840;  1 drivers
v0x2c893c0_0 .net "xorRes", 0 0, L_0x2d9ac00;  1 drivers
S_0x2c87460 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c87160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d9ad60/d .functor XOR 1, L_0x2d9cd70, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d9ad60 .delay 1 (40,40,40) L_0x2d9ad60/d;
L_0x2d9ae20/d .functor XOR 1, L_0x2d9cc10, L_0x2d9ad60, C4<0>, C4<0>;
L_0x2d9ae20 .delay 1 (40,40,40) L_0x2d9ae20/d;
L_0x2d9afd0/d .functor XOR 1, L_0x2d9ae20, L_0x2d9a560, C4<0>, C4<0>;
L_0x2d9afd0 .delay 1 (40,40,40) L_0x2d9afd0/d;
L_0x2d9b1d0/d .functor AND 1, L_0x2d9cc10, L_0x2d9ad60, C4<1>, C4<1>;
L_0x2d9b1d0 .delay 1 (40,40,40) L_0x2d9b1d0/d;
L_0x2d9a9c0/d .functor AND 1, L_0x2d9ae20, L_0x2d9a560, C4<1>, C4<1>;
L_0x2d9a9c0 .delay 1 (40,40,40) L_0x2d9a9c0/d;
L_0x2d9b490/d .functor OR 1, L_0x2d9b1d0, L_0x2d9a9c0, C4<0>, C4<0>;
L_0x2d9b490 .delay 1 (40,40,40) L_0x2d9b490/d;
v0x2c876f0_0 .net "AandB", 0 0, L_0x2d9b1d0;  1 drivers
v0x2c877d0_0 .net "BxorSub", 0 0, L_0x2d9ad60;  1 drivers
v0x2c87890_0 .net "a", 0 0, L_0x2d9cc10;  alias, 1 drivers
v0x2c87960_0 .net "b", 0 0, L_0x2d9cd70;  alias, 1 drivers
v0x2c87a20_0 .net "carryin", 0 0, L_0x2d9a560;  alias, 1 drivers
v0x2c87b30_0 .net "carryout", 0 0, L_0x2d9b490;  alias, 1 drivers
v0x2c87bf0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c87c90_0 .net "res", 0 0, L_0x2d9afd0;  alias, 1 drivers
v0x2c87d50_0 .net "xAorB", 0 0, L_0x2d9ae20;  1 drivers
v0x2c87ea0_0 .net "xAorBandCin", 0 0, L_0x2d9a9c0;  1 drivers
S_0x2c895a0 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c89760 .param/l "i" 0 4 165, +C4<010100>;
S_0x2c89820 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c895a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d9ccb0/d .functor AND 1, L_0x2d9f650, L_0x2d9f7b0, C4<1>, C4<1>;
L_0x2d9ccb0 .delay 1 (40,40,40) L_0x2d9ccb0/d;
L_0x2d9c530/d .functor NAND 1, L_0x2d9f650, L_0x2d9f7b0, C4<1>, C4<1>;
L_0x2d9c530 .delay 1 (20,20,20) L_0x2d9c530/d;
L_0x2d9d340/d .functor OR 1, L_0x2d9f650, L_0x2d9f7b0, C4<0>, C4<0>;
L_0x2d9d340 .delay 1 (40,40,40) L_0x2d9d340/d;
L_0x2d9d530/d .functor NOR 1, L_0x2d9f650, L_0x2d9f7b0, C4<0>, C4<0>;
L_0x2d9d530 .delay 1 (20,20,20) L_0x2d9d530/d;
L_0x2d9d5f0/d .functor XOR 1, L_0x2d9f650, L_0x2d9f7b0, C4<0>, C4<0>;
L_0x2d9d5f0 .delay 1 (40,40,40) L_0x2d9d5f0/d;
L_0x2d9e080/d .functor NOT 1, L_0x2d9cfc0, C4<0>, C4<0>, C4<0>;
L_0x2d9e080 .delay 1 (10,10,10) L_0x2d9e080/d;
L_0x2c8adc0/d .functor NOT 1, L_0x2d9d060, C4<0>, C4<0>, C4<0>;
L_0x2c8adc0 .delay 1 (10,10,10) L_0x2c8adc0/d;
L_0x2d9e230/d .functor NOT 1, L_0x2d9d100, C4<0>, C4<0>, C4<0>;
L_0x2d9e230 .delay 1 (10,10,10) L_0x2d9e230/d;
L_0x2d9e3e0/d .functor AND 1, L_0x2d9d9c0, L_0x2d9e080, L_0x2c8adc0, L_0x2d9e230;
L_0x2d9e3e0 .delay 1 (80,80,80) L_0x2d9e3e0/d;
L_0x2d9e590/d .functor AND 1, L_0x2d9d9c0, L_0x2d9cfc0, L_0x2c8adc0, L_0x2d9e230;
L_0x2d9e590 .delay 1 (80,80,80) L_0x2d9e590/d;
L_0x2d9e7a0/d .functor AND 1, L_0x2d9d5f0, L_0x2d9e080, L_0x2d9d060, L_0x2d9e230;
L_0x2d9e7a0 .delay 1 (80,80,80) L_0x2d9e7a0/d;
L_0x2d9e980/d .functor AND 1, L_0x2d9d9c0, L_0x2d9cfc0, L_0x2d9d060, L_0x2d9e230;
L_0x2d9e980 .delay 1 (80,80,80) L_0x2d9e980/d;
L_0x2d9eb50/d .functor AND 1, L_0x2d9ccb0, L_0x2d9e080, L_0x2c8adc0, L_0x2d9d100;
L_0x2d9eb50 .delay 1 (80,80,80) L_0x2d9eb50/d;
L_0x2d9ed30/d .functor AND 1, L_0x2d9c530, L_0x2d9cfc0, L_0x2c8adc0, L_0x2d9d100;
L_0x2d9ed30 .delay 1 (80,80,80) L_0x2d9ed30/d;
L_0x2d9eae0/d .functor AND 1, L_0x2d9d530, L_0x2d9e080, L_0x2d9d060, L_0x2d9d100;
L_0x2d9eae0 .delay 1 (80,80,80) L_0x2d9eae0/d;
L_0x2d9f0c0/d .functor AND 1, L_0x2d9d340, L_0x2d9cfc0, L_0x2d9d060, L_0x2d9d100;
L_0x2d9f0c0 .delay 1 (80,80,80) L_0x2d9f0c0/d;
L_0x2d9f260/0/0 .functor OR 1, L_0x2d9e3e0, L_0x2d9e590, L_0x2d9e7a0, L_0x2d9eb50;
L_0x2d9f260/0/4 .functor OR 1, L_0x2d9ed30, L_0x2d9eae0, L_0x2d9f0c0, L_0x2d9e980;
L_0x2d9f260/d .functor OR 1, L_0x2d9f260/0/0, L_0x2d9f260/0/4, C4<0>, C4<0>;
L_0x2d9f260 .delay 1 (160,160,160) L_0x2d9f260/d;
v0x2c8a720_0 .net "a", 0 0, L_0x2d9f650;  1 drivers
v0x2c8a7e0_0 .net "addSub", 0 0, L_0x2d9d9c0;  1 drivers
v0x2c8a8b0_0 .net "andRes", 0 0, L_0x2d9ccb0;  1 drivers
v0x2c8a980_0 .net "b", 0 0, L_0x2d9f7b0;  1 drivers
v0x2c8aa50_0 .net "carryIn", 0 0, L_0x2d9cf20;  1 drivers
v0x2c8aaf0_0 .net "carryOut", 0 0, L_0x2d9de80;  1 drivers
v0x2c8abc0_0 .net "initialResult", 0 0, L_0x2d9f260;  1 drivers
v0x2c8ac60_0 .net "isAdd", 0 0, L_0x2d9e3e0;  1 drivers
v0x2c8ad00_0 .net "isAnd", 0 0, L_0x2d9eb50;  1 drivers
v0x2c8ae30_0 .net "isNand", 0 0, L_0x2d9ed30;  1 drivers
v0x2c8aed0_0 .net "isNor", 0 0, L_0x2d9eae0;  1 drivers
v0x2c8af70_0 .net "isOr", 0 0, L_0x2d9f0c0;  1 drivers
v0x2c8b030_0 .net "isSLT", 0 0, L_0x2d9e980;  1 drivers
v0x2c8b0f0_0 .net "isSub", 0 0, L_0x2d9e590;  1 drivers
v0x2c8b1b0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c8b250_0 .net "isXor", 0 0, L_0x2d9e7a0;  1 drivers
v0x2c8b310_0 .net "nandRes", 0 0, L_0x2d9c530;  1 drivers
v0x2c8b4c0_0 .net "norRes", 0 0, L_0x2d9d530;  1 drivers
v0x2c8b560_0 .net "orRes", 0 0, L_0x2d9d340;  1 drivers
v0x2c8b600_0 .net "s0", 0 0, L_0x2d9cfc0;  1 drivers
v0x2c8b6a0_0 .net "s0inv", 0 0, L_0x2d9e080;  1 drivers
v0x2c8b760_0 .net "s1", 0 0, L_0x2d9d060;  1 drivers
v0x2c8b820_0 .net "s1inv", 0 0, L_0x2c8adc0;  1 drivers
v0x2c8b8e0_0 .net "s2", 0 0, L_0x2d9d100;  1 drivers
v0x2c8b9a0_0 .net "s2inv", 0 0, L_0x2d9e230;  1 drivers
v0x2c8ba60_0 .net "xorRes", 0 0, L_0x2d9d5f0;  1 drivers
S_0x2c89b20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c89820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2d9d750/d .functor XOR 1, L_0x2d9f7b0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2d9d750 .delay 1 (40,40,40) L_0x2d9d750/d;
L_0x2d9d810/d .functor XOR 1, L_0x2d9f650, L_0x2d9d750, C4<0>, C4<0>;
L_0x2d9d810 .delay 1 (40,40,40) L_0x2d9d810/d;
L_0x2d9d9c0/d .functor XOR 1, L_0x2d9d810, L_0x2d9cf20, C4<0>, C4<0>;
L_0x2d9d9c0 .delay 1 (40,40,40) L_0x2d9d9c0/d;
L_0x2d9dbc0/d .functor AND 1, L_0x2d9f650, L_0x2d9d750, C4<1>, C4<1>;
L_0x2d9dbc0 .delay 1 (40,40,40) L_0x2d9dbc0/d;
L_0x2d9d3b0/d .functor AND 1, L_0x2d9d810, L_0x2d9cf20, C4<1>, C4<1>;
L_0x2d9d3b0 .delay 1 (40,40,40) L_0x2d9d3b0/d;
L_0x2d9de80/d .functor OR 1, L_0x2d9dbc0, L_0x2d9d3b0, C4<0>, C4<0>;
L_0x2d9de80 .delay 1 (40,40,40) L_0x2d9de80/d;
v0x2c89db0_0 .net "AandB", 0 0, L_0x2d9dbc0;  1 drivers
v0x2c89e90_0 .net "BxorSub", 0 0, L_0x2d9d750;  1 drivers
v0x2c89f50_0 .net "a", 0 0, L_0x2d9f650;  alias, 1 drivers
v0x2c8a020_0 .net "b", 0 0, L_0x2d9f7b0;  alias, 1 drivers
v0x2c8a0e0_0 .net "carryin", 0 0, L_0x2d9cf20;  alias, 1 drivers
v0x2c8a1f0_0 .net "carryout", 0 0, L_0x2d9de80;  alias, 1 drivers
v0x2c8a2b0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c8a350_0 .net "res", 0 0, L_0x2d9d9c0;  alias, 1 drivers
v0x2c8a410_0 .net "xAorB", 0 0, L_0x2d9d810;  1 drivers
v0x2c8a560_0 .net "xAorBandCin", 0 0, L_0x2d9d3b0;  1 drivers
S_0x2c8bc40 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c8be00 .param/l "i" 0 4 165, +C4<010101>;
S_0x2c8bec0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c8bc40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2d9f6f0/d .functor AND 1, L_0x2da2130, L_0x2da2290, C4<1>, C4<1>;
L_0x2d9f6f0 .delay 1 (40,40,40) L_0x2d9f6f0/d;
L_0x2d9ef20/d .functor NAND 1, L_0x2da2130, L_0x2da2290, C4<1>, C4<1>;
L_0x2d9ef20 .delay 1 (20,20,20) L_0x2d9ef20/d;
L_0x2d9fd60/d .functor OR 1, L_0x2da2130, L_0x2da2290, C4<0>, C4<0>;
L_0x2d9fd60 .delay 1 (40,40,40) L_0x2d9fd60/d;
L_0x2d9ff50/d .functor NOR 1, L_0x2da2130, L_0x2da2290, C4<0>, C4<0>;
L_0x2d9ff50 .delay 1 (20,20,20) L_0x2d9ff50/d;
L_0x2da0010/d .functor XOR 1, L_0x2da2130, L_0x2da2290, C4<0>, C4<0>;
L_0x2da0010 .delay 1 (40,40,40) L_0x2da0010/d;
L_0x2da0aa0/d .functor NOT 1, L_0x2d9fa00, C4<0>, C4<0>, C4<0>;
L_0x2da0aa0 .delay 1 (10,10,10) L_0x2da0aa0/d;
L_0x2da0c00/d .functor NOT 1, L_0x2d9faa0, C4<0>, C4<0>, C4<0>;
L_0x2da0c00 .delay 1 (10,10,10) L_0x2da0c00/d;
L_0x2da0cc0/d .functor NOT 1, L_0x2d9fb40, C4<0>, C4<0>, C4<0>;
L_0x2da0cc0 .delay 1 (10,10,10) L_0x2da0cc0/d;
L_0x2da0e70/d .functor AND 1, L_0x2da03e0, L_0x2da0aa0, L_0x2da0c00, L_0x2da0cc0;
L_0x2da0e70 .delay 1 (80,80,80) L_0x2da0e70/d;
L_0x2da1020/d .functor AND 1, L_0x2da03e0, L_0x2d9fa00, L_0x2da0c00, L_0x2da0cc0;
L_0x2da1020 .delay 1 (80,80,80) L_0x2da1020/d;
L_0x2da1230/d .functor AND 1, L_0x2da0010, L_0x2da0aa0, L_0x2d9faa0, L_0x2da0cc0;
L_0x2da1230 .delay 1 (80,80,80) L_0x2da1230/d;
L_0x2da1410/d .functor AND 1, L_0x2da03e0, L_0x2d9fa00, L_0x2d9faa0, L_0x2da0cc0;
L_0x2da1410 .delay 1 (80,80,80) L_0x2da1410/d;
L_0x2da15e0/d .functor AND 1, L_0x2d9f6f0, L_0x2da0aa0, L_0x2da0c00, L_0x2d9fb40;
L_0x2da15e0 .delay 1 (80,80,80) L_0x2da15e0/d;
L_0x2da17c0/d .functor AND 1, L_0x2d9ef20, L_0x2d9fa00, L_0x2da0c00, L_0x2d9fb40;
L_0x2da17c0 .delay 1 (80,80,80) L_0x2da17c0/d;
L_0x2da1570/d .functor AND 1, L_0x2d9ff50, L_0x2da0aa0, L_0x2d9faa0, L_0x2d9fb40;
L_0x2da1570 .delay 1 (80,80,80) L_0x2da1570/d;
L_0x2da1ba0/d .functor AND 1, L_0x2d9fd60, L_0x2d9fa00, L_0x2d9faa0, L_0x2d9fb40;
L_0x2da1ba0 .delay 1 (80,80,80) L_0x2da1ba0/d;
L_0x2da1d40/0/0 .functor OR 1, L_0x2da0e70, L_0x2da1020, L_0x2da1230, L_0x2da15e0;
L_0x2da1d40/0/4 .functor OR 1, L_0x2da17c0, L_0x2da1570, L_0x2da1ba0, L_0x2da1410;
L_0x2da1d40/d .functor OR 1, L_0x2da1d40/0/0, L_0x2da1d40/0/4, C4<0>, C4<0>;
L_0x2da1d40 .delay 1 (160,160,160) L_0x2da1d40/d;
v0x2c8cdc0_0 .net "a", 0 0, L_0x2da2130;  1 drivers
v0x2c8ce80_0 .net "addSub", 0 0, L_0x2da03e0;  1 drivers
v0x2c8cf50_0 .net "andRes", 0 0, L_0x2d9f6f0;  1 drivers
v0x2c8d020_0 .net "b", 0 0, L_0x2da2290;  1 drivers
v0x2c8d0f0_0 .net "carryIn", 0 0, L_0x2d9f960;  1 drivers
v0x2c8d190_0 .net "carryOut", 0 0, L_0x2da08a0;  1 drivers
v0x2c8d260_0 .net "initialResult", 0 0, L_0x2da1d40;  1 drivers
v0x2c8d300_0 .net "isAdd", 0 0, L_0x2da0e70;  1 drivers
v0x2c8d3a0_0 .net "isAnd", 0 0, L_0x2da15e0;  1 drivers
v0x2c8d4d0_0 .net "isNand", 0 0, L_0x2da17c0;  1 drivers
v0x2c8d570_0 .net "isNor", 0 0, L_0x2da1570;  1 drivers
v0x2c8d610_0 .net "isOr", 0 0, L_0x2da1ba0;  1 drivers
v0x2c8d6d0_0 .net "isSLT", 0 0, L_0x2da1410;  1 drivers
v0x2c8d790_0 .net "isSub", 0 0, L_0x2da1020;  1 drivers
v0x2c8d850_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c8d8f0_0 .net "isXor", 0 0, L_0x2da1230;  1 drivers
v0x2c8d9b0_0 .net "nandRes", 0 0, L_0x2d9ef20;  1 drivers
v0x2c8db60_0 .net "norRes", 0 0, L_0x2d9ff50;  1 drivers
v0x2c8dc00_0 .net "orRes", 0 0, L_0x2d9fd60;  1 drivers
v0x2c8dca0_0 .net "s0", 0 0, L_0x2d9fa00;  1 drivers
v0x2c8dd40_0 .net "s0inv", 0 0, L_0x2da0aa0;  1 drivers
v0x2c8de00_0 .net "s1", 0 0, L_0x2d9faa0;  1 drivers
v0x2c8dec0_0 .net "s1inv", 0 0, L_0x2da0c00;  1 drivers
v0x2c8df80_0 .net "s2", 0 0, L_0x2d9fb40;  1 drivers
v0x2c8e040_0 .net "s2inv", 0 0, L_0x2da0cc0;  1 drivers
v0x2c8e100_0 .net "xorRes", 0 0, L_0x2da0010;  1 drivers
S_0x2c8c1c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c8bec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2da0170/d .functor XOR 1, L_0x2da2290, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2da0170 .delay 1 (40,40,40) L_0x2da0170/d;
L_0x2da0230/d .functor XOR 1, L_0x2da2130, L_0x2da0170, C4<0>, C4<0>;
L_0x2da0230 .delay 1 (40,40,40) L_0x2da0230/d;
L_0x2da03e0/d .functor XOR 1, L_0x2da0230, L_0x2d9f960, C4<0>, C4<0>;
L_0x2da03e0 .delay 1 (40,40,40) L_0x2da03e0/d;
L_0x2da05e0/d .functor AND 1, L_0x2da2130, L_0x2da0170, C4<1>, C4<1>;
L_0x2da05e0 .delay 1 (40,40,40) L_0x2da05e0/d;
L_0x2d9fdd0/d .functor AND 1, L_0x2da0230, L_0x2d9f960, C4<1>, C4<1>;
L_0x2d9fdd0 .delay 1 (40,40,40) L_0x2d9fdd0/d;
L_0x2da08a0/d .functor OR 1, L_0x2da05e0, L_0x2d9fdd0, C4<0>, C4<0>;
L_0x2da08a0 .delay 1 (40,40,40) L_0x2da08a0/d;
v0x2c8c450_0 .net "AandB", 0 0, L_0x2da05e0;  1 drivers
v0x2c8c530_0 .net "BxorSub", 0 0, L_0x2da0170;  1 drivers
v0x2c8c5f0_0 .net "a", 0 0, L_0x2da2130;  alias, 1 drivers
v0x2c8c6c0_0 .net "b", 0 0, L_0x2da2290;  alias, 1 drivers
v0x2c8c780_0 .net "carryin", 0 0, L_0x2d9f960;  alias, 1 drivers
v0x2c8c890_0 .net "carryout", 0 0, L_0x2da08a0;  alias, 1 drivers
v0x2c8c950_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c8c9f0_0 .net "res", 0 0, L_0x2da03e0;  alias, 1 drivers
v0x2c8cab0_0 .net "xAorB", 0 0, L_0x2da0230;  1 drivers
v0x2c8cc00_0 .net "xAorBandCin", 0 0, L_0x2d9fdd0;  1 drivers
S_0x2c8e2e0 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c8e4a0 .param/l "i" 0 4 165, +C4<010110>;
S_0x2c8e560 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c8e2e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2da21d0/d .functor AND 1, L_0x2da5050, L_0x2da51b0, C4<1>, C4<1>;
L_0x2da21d0 .delay 1 (40,40,40) L_0x2da21d0/d;
L_0x2da19b0/d .functor NAND 1, L_0x2da5050, L_0x2da51b0, C4<1>, C4<1>;
L_0x2da19b0 .delay 1 (20,20,20) L_0x2da19b0/d;
L_0x2d9fcd0/d .functor OR 1, L_0x2da5050, L_0x2da51b0, C4<0>, C4<0>;
L_0x2d9fcd0 .delay 1 (40,40,40) L_0x2d9fcd0/d;
L_0x2da24d0/d .functor NOR 1, L_0x2da5050, L_0x2da51b0, C4<0>, C4<0>;
L_0x2da24d0 .delay 1 (20,20,20) L_0x2da24d0/d;
L_0x2da27e0/d .functor XOR 1, L_0x2da5050, L_0x2da51b0, C4<0>, C4<0>;
L_0x2da27e0 .delay 1 (40,40,40) L_0x2da27e0/d;
L_0x2da39c0/d .functor NOT 1, L_0x2da3100, C4<0>, C4<0>, C4<0>;
L_0x2da39c0 .delay 1 (10,10,10) L_0x2da39c0/d;
L_0x2da3b20/d .functor NOT 1, L_0x2da31a0, C4<0>, C4<0>, C4<0>;
L_0x2da3b20 .delay 1 (10,10,10) L_0x2da3b20/d;
L_0x2da3be0/d .functor NOT 1, L_0x2da3240, C4<0>, C4<0>, C4<0>;
L_0x2da3be0 .delay 1 (10,10,10) L_0x2da3be0/d;
L_0x2da3d90/d .functor AND 1, L_0x2d853e0, L_0x2da39c0, L_0x2da3b20, L_0x2da3be0;
L_0x2da3d90 .delay 1 (80,80,80) L_0x2da3d90/d;
L_0x2da3f40/d .functor AND 1, L_0x2d853e0, L_0x2da3100, L_0x2da3b20, L_0x2da3be0;
L_0x2da3f40 .delay 1 (80,80,80) L_0x2da3f40/d;
L_0x2da4150/d .functor AND 1, L_0x2da27e0, L_0x2da39c0, L_0x2da31a0, L_0x2da3be0;
L_0x2da4150 .delay 1 (80,80,80) L_0x2da4150/d;
L_0x2da4330/d .functor AND 1, L_0x2d853e0, L_0x2da3100, L_0x2da31a0, L_0x2da3be0;
L_0x2da4330 .delay 1 (80,80,80) L_0x2da4330/d;
L_0x2da4500/d .functor AND 1, L_0x2da21d0, L_0x2da39c0, L_0x2da3b20, L_0x2da3240;
L_0x2da4500 .delay 1 (80,80,80) L_0x2da4500/d;
L_0x2da46e0/d .functor AND 1, L_0x2da19b0, L_0x2da3100, L_0x2da3b20, L_0x2da3240;
L_0x2da46e0 .delay 1 (80,80,80) L_0x2da46e0/d;
L_0x2da4490/d .functor AND 1, L_0x2da24d0, L_0x2da39c0, L_0x2da31a0, L_0x2da3240;
L_0x2da4490 .delay 1 (80,80,80) L_0x2da4490/d;
L_0x2da4ac0/d .functor AND 1, L_0x2d9fcd0, L_0x2da3100, L_0x2da31a0, L_0x2da3240;
L_0x2da4ac0 .delay 1 (80,80,80) L_0x2da4ac0/d;
L_0x2da4c60/0/0 .functor OR 1, L_0x2da3d90, L_0x2da3f40, L_0x2da4150, L_0x2da4500;
L_0x2da4c60/0/4 .functor OR 1, L_0x2da46e0, L_0x2da4490, L_0x2da4ac0, L_0x2da4330;
L_0x2da4c60/d .functor OR 1, L_0x2da4c60/0/0, L_0x2da4c60/0/4, C4<0>, C4<0>;
L_0x2da4c60 .delay 1 (160,160,160) L_0x2da4c60/d;
v0x2c8f460_0 .net "a", 0 0, L_0x2da5050;  1 drivers
v0x2c8f520_0 .net "addSub", 0 0, L_0x2d853e0;  1 drivers
v0x2c8f5f0_0 .net "andRes", 0 0, L_0x2da21d0;  1 drivers
v0x2c8f6c0_0 .net "b", 0 0, L_0x2da51b0;  1 drivers
v0x2c8f790_0 .net "carryIn", 0 0, L_0x2da3060;  1 drivers
v0x2c8f830_0 .net "carryOut", 0 0, L_0x2da37c0;  1 drivers
v0x2c8f900_0 .net "initialResult", 0 0, L_0x2da4c60;  1 drivers
v0x2c8f9a0_0 .net "isAdd", 0 0, L_0x2da3d90;  1 drivers
v0x2c8fa40_0 .net "isAnd", 0 0, L_0x2da4500;  1 drivers
v0x2c8fb70_0 .net "isNand", 0 0, L_0x2da46e0;  1 drivers
v0x2c8fc10_0 .net "isNor", 0 0, L_0x2da4490;  1 drivers
v0x2c8fcb0_0 .net "isOr", 0 0, L_0x2da4ac0;  1 drivers
v0x2c8fd70_0 .net "isSLT", 0 0, L_0x2da4330;  1 drivers
v0x2c8fe30_0 .net "isSub", 0 0, L_0x2da3f40;  1 drivers
v0x2c8fef0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c8ff90_0 .net "isXor", 0 0, L_0x2da4150;  1 drivers
v0x2c90050_0 .net "nandRes", 0 0, L_0x2da19b0;  1 drivers
v0x2c90200_0 .net "norRes", 0 0, L_0x2da24d0;  1 drivers
v0x2c902a0_0 .net "orRes", 0 0, L_0x2d9fcd0;  1 drivers
v0x2c90340_0 .net "s0", 0 0, L_0x2da3100;  1 drivers
v0x2c903e0_0 .net "s0inv", 0 0, L_0x2da39c0;  1 drivers
v0x2c904a0_0 .net "s1", 0 0, L_0x2da31a0;  1 drivers
v0x2c90560_0 .net "s1inv", 0 0, L_0x2da3b20;  1 drivers
v0x2c90620_0 .net "s2", 0 0, L_0x2da3240;  1 drivers
v0x2c906e0_0 .net "s2inv", 0 0, L_0x2da3be0;  1 drivers
v0x2c907a0_0 .net "xorRes", 0 0, L_0x2da27e0;  1 drivers
S_0x2c8e860 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c8e560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2da26d0/d .functor XOR 1, L_0x2da51b0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2da26d0 .delay 1 (40,40,40) L_0x2da26d0/d;
L_0x2d85080/d .functor XOR 1, L_0x2da5050, L_0x2da26d0, C4<0>, C4<0>;
L_0x2d85080 .delay 1 (40,40,40) L_0x2d85080/d;
L_0x2d853e0/d .functor XOR 1, L_0x2d85080, L_0x2da3060, C4<0>, C4<0>;
L_0x2d853e0 .delay 1 (40,40,40) L_0x2d853e0/d;
L_0x2da34e0/d .functor AND 1, L_0x2da5050, L_0x2da26d0, C4<1>, C4<1>;
L_0x2da34e0 .delay 1 (40,40,40) L_0x2da34e0/d;
L_0x2da3750/d .functor AND 1, L_0x2d85080, L_0x2da3060, C4<1>, C4<1>;
L_0x2da3750 .delay 1 (40,40,40) L_0x2da3750/d;
L_0x2da37c0/d .functor OR 1, L_0x2da34e0, L_0x2da3750, C4<0>, C4<0>;
L_0x2da37c0 .delay 1 (40,40,40) L_0x2da37c0/d;
v0x2c8eaf0_0 .net "AandB", 0 0, L_0x2da34e0;  1 drivers
v0x2c8ebd0_0 .net "BxorSub", 0 0, L_0x2da26d0;  1 drivers
v0x2c8ec90_0 .net "a", 0 0, L_0x2da5050;  alias, 1 drivers
v0x2c8ed60_0 .net "b", 0 0, L_0x2da51b0;  alias, 1 drivers
v0x2c8ee20_0 .net "carryin", 0 0, L_0x2da3060;  alias, 1 drivers
v0x2c8ef30_0 .net "carryout", 0 0, L_0x2da37c0;  alias, 1 drivers
v0x2c8eff0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c8f090_0 .net "res", 0 0, L_0x2d853e0;  alias, 1 drivers
v0x2c8f150_0 .net "xAorB", 0 0, L_0x2d85080;  1 drivers
v0x2c8f2a0_0 .net "xAorBandCin", 0 0, L_0x2da3750;  1 drivers
S_0x2c90980 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c90b40 .param/l "i" 0 4 165, +C4<010111>;
S_0x2c90c00 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c90980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2da50f0/d .functor AND 1, L_0x2da7ae0, L_0x2da7c40, C4<1>, C4<1>;
L_0x2da50f0 .delay 1 (40,40,40) L_0x2da50f0/d;
L_0x2da3380/d .functor NAND 1, L_0x2da7ae0, L_0x2da7c40, C4<1>, C4<1>;
L_0x2da3380 .delay 1 (20,20,20) L_0x2da3380/d;
L_0x2da48d0/d .functor OR 1, L_0x2da7ae0, L_0x2da7c40, C4<0>, C4<0>;
L_0x2da48d0 .delay 1 (40,40,40) L_0x2da48d0/d;
L_0x2da58e0/d .functor NOR 1, L_0x2da7ae0, L_0x2da7c40, C4<0>, C4<0>;
L_0x2da58e0 .delay 1 (20,20,20) L_0x2da58e0/d;
L_0x2da59a0/d .functor XOR 1, L_0x2da7ae0, L_0x2da7c40, C4<0>, C4<0>;
L_0x2da59a0 .delay 1 (40,40,40) L_0x2da59a0/d;
L_0x2da6450/d .functor NOT 1, L_0x2da53f0, C4<0>, C4<0>, C4<0>;
L_0x2da6450 .delay 1 (10,10,10) L_0x2da6450/d;
L_0x2da65b0/d .functor NOT 1, L_0x2da5490, C4<0>, C4<0>, C4<0>;
L_0x2da65b0 .delay 1 (10,10,10) L_0x2da65b0/d;
L_0x2da6670/d .functor NOT 1, L_0x2da5530, C4<0>, C4<0>, C4<0>;
L_0x2da6670 .delay 1 (10,10,10) L_0x2da6670/d;
L_0x2da6820/d .functor AND 1, L_0x2da5d70, L_0x2da6450, L_0x2da65b0, L_0x2da6670;
L_0x2da6820 .delay 1 (80,80,80) L_0x2da6820/d;
L_0x2da69d0/d .functor AND 1, L_0x2da5d70, L_0x2da53f0, L_0x2da65b0, L_0x2da6670;
L_0x2da69d0 .delay 1 (80,80,80) L_0x2da69d0/d;
L_0x2da6be0/d .functor AND 1, L_0x2da59a0, L_0x2da6450, L_0x2da5490, L_0x2da6670;
L_0x2da6be0 .delay 1 (80,80,80) L_0x2da6be0/d;
L_0x2da6dc0/d .functor AND 1, L_0x2da5d70, L_0x2da53f0, L_0x2da5490, L_0x2da6670;
L_0x2da6dc0 .delay 1 (80,80,80) L_0x2da6dc0/d;
L_0x2da6f90/d .functor AND 1, L_0x2da50f0, L_0x2da6450, L_0x2da65b0, L_0x2da5530;
L_0x2da6f90 .delay 1 (80,80,80) L_0x2da6f90/d;
L_0x2da7170/d .functor AND 1, L_0x2da3380, L_0x2da53f0, L_0x2da65b0, L_0x2da5530;
L_0x2da7170 .delay 1 (80,80,80) L_0x2da7170/d;
L_0x2da6f20/d .functor AND 1, L_0x2da58e0, L_0x2da6450, L_0x2da5490, L_0x2da5530;
L_0x2da6f20 .delay 1 (80,80,80) L_0x2da6f20/d;
L_0x2da7550/d .functor AND 1, L_0x2da48d0, L_0x2da53f0, L_0x2da5490, L_0x2da5530;
L_0x2da7550 .delay 1 (80,80,80) L_0x2da7550/d;
L_0x2da76f0/0/0 .functor OR 1, L_0x2da6820, L_0x2da69d0, L_0x2da6be0, L_0x2da6f90;
L_0x2da76f0/0/4 .functor OR 1, L_0x2da7170, L_0x2da6f20, L_0x2da7550, L_0x2da6dc0;
L_0x2da76f0/d .functor OR 1, L_0x2da76f0/0/0, L_0x2da76f0/0/4, C4<0>, C4<0>;
L_0x2da76f0 .delay 1 (160,160,160) L_0x2da76f0/d;
v0x2c91b00_0 .net "a", 0 0, L_0x2da7ae0;  1 drivers
v0x2c91bc0_0 .net "addSub", 0 0, L_0x2da5d70;  1 drivers
v0x2c91c90_0 .net "andRes", 0 0, L_0x2da50f0;  1 drivers
v0x2c91d60_0 .net "b", 0 0, L_0x2da7c40;  1 drivers
v0x2c91e30_0 .net "carryIn", 0 0, L_0x2da5810;  1 drivers
v0x2c91ed0_0 .net "carryOut", 0 0, L_0x2da6250;  1 drivers
v0x2c91fa0_0 .net "initialResult", 0 0, L_0x2da76f0;  1 drivers
v0x2c92040_0 .net "isAdd", 0 0, L_0x2da6820;  1 drivers
v0x2c920e0_0 .net "isAnd", 0 0, L_0x2da6f90;  1 drivers
v0x2c92210_0 .net "isNand", 0 0, L_0x2da7170;  1 drivers
v0x2c922b0_0 .net "isNor", 0 0, L_0x2da6f20;  1 drivers
v0x2c92350_0 .net "isOr", 0 0, L_0x2da7550;  1 drivers
v0x2c92410_0 .net "isSLT", 0 0, L_0x2da6dc0;  1 drivers
v0x2c924d0_0 .net "isSub", 0 0, L_0x2da69d0;  1 drivers
v0x2c92590_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c92630_0 .net "isXor", 0 0, L_0x2da6be0;  1 drivers
v0x2c926f0_0 .net "nandRes", 0 0, L_0x2da3380;  1 drivers
v0x2c928a0_0 .net "norRes", 0 0, L_0x2da58e0;  1 drivers
v0x2c92940_0 .net "orRes", 0 0, L_0x2da48d0;  1 drivers
v0x2c929e0_0 .net "s0", 0 0, L_0x2da53f0;  1 drivers
v0x2c92a80_0 .net "s0inv", 0 0, L_0x2da6450;  1 drivers
v0x2c92b40_0 .net "s1", 0 0, L_0x2da5490;  1 drivers
v0x2c92c00_0 .net "s1inv", 0 0, L_0x2da65b0;  1 drivers
v0x2c92cc0_0 .net "s2", 0 0, L_0x2da5530;  1 drivers
v0x2c92d80_0 .net "s2inv", 0 0, L_0x2da6670;  1 drivers
v0x2c92e40_0 .net "xorRes", 0 0, L_0x2da59a0;  1 drivers
S_0x2c90f00 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c90c00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2da5b00/d .functor XOR 1, L_0x2da7c40, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2da5b00 .delay 1 (40,40,40) L_0x2da5b00/d;
L_0x2da5bc0/d .functor XOR 1, L_0x2da7ae0, L_0x2da5b00, C4<0>, C4<0>;
L_0x2da5bc0 .delay 1 (40,40,40) L_0x2da5bc0/d;
L_0x2da5d70/d .functor XOR 1, L_0x2da5bc0, L_0x2da5810, C4<0>, C4<0>;
L_0x2da5d70 .delay 1 (40,40,40) L_0x2da5d70/d;
L_0x2da5f70/d .functor AND 1, L_0x2da7ae0, L_0x2da5b00, C4<1>, C4<1>;
L_0x2da5f70 .delay 1 (40,40,40) L_0x2da5f70/d;
L_0x2da61e0/d .functor AND 1, L_0x2da5bc0, L_0x2da5810, C4<1>, C4<1>;
L_0x2da61e0 .delay 1 (40,40,40) L_0x2da61e0/d;
L_0x2da6250/d .functor OR 1, L_0x2da5f70, L_0x2da61e0, C4<0>, C4<0>;
L_0x2da6250 .delay 1 (40,40,40) L_0x2da6250/d;
v0x2c91190_0 .net "AandB", 0 0, L_0x2da5f70;  1 drivers
v0x2c91270_0 .net "BxorSub", 0 0, L_0x2da5b00;  1 drivers
v0x2c91330_0 .net "a", 0 0, L_0x2da7ae0;  alias, 1 drivers
v0x2c91400_0 .net "b", 0 0, L_0x2da7c40;  alias, 1 drivers
v0x2c914c0_0 .net "carryin", 0 0, L_0x2da5810;  alias, 1 drivers
v0x2c915d0_0 .net "carryout", 0 0, L_0x2da6250;  alias, 1 drivers
v0x2c91690_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c91730_0 .net "res", 0 0, L_0x2da5d70;  alias, 1 drivers
v0x2c917f0_0 .net "xAorB", 0 0, L_0x2da5bc0;  1 drivers
v0x2c91940_0 .net "xAorBandCin", 0 0, L_0x2da61e0;  1 drivers
S_0x2c93020 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c931e0 .param/l "i" 0 4 165, +C4<011000>;
S_0x2c932a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c93020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2da7b80/d .functor AND 1, L_0x2daa5a0, L_0x2daa700, C4<1>, C4<1>;
L_0x2da7b80 .delay 1 (40,40,40) L_0x2da7b80/d;
L_0x2da7360/d .functor NAND 1, L_0x2daa5a0, L_0x2daa700, C4<1>, C4<1>;
L_0x2da7360 .delay 1 (20,20,20) L_0x2da7360/d;
L_0x2da5710/d .functor OR 1, L_0x2daa5a0, L_0x2daa700, C4<0>, C4<0>;
L_0x2da5710 .delay 1 (40,40,40) L_0x2da5710/d;
L_0x2da83a0/d .functor NOR 1, L_0x2daa5a0, L_0x2daa700, C4<0>, C4<0>;
L_0x2da83a0 .delay 1 (20,20,20) L_0x2da83a0/d;
L_0x2da8460/d .functor XOR 1, L_0x2daa5a0, L_0x2daa700, C4<0>, C4<0>;
L_0x2da8460 .delay 1 (40,40,40) L_0x2da8460/d;
L_0x2da8f10/d .functor NOT 1, L_0x2da7e80, C4<0>, C4<0>, C4<0>;
L_0x2da8f10 .delay 1 (10,10,10) L_0x2da8f10/d;
L_0x2da9070/d .functor NOT 1, L_0x2da7f20, C4<0>, C4<0>, C4<0>;
L_0x2da9070 .delay 1 (10,10,10) L_0x2da9070/d;
L_0x2da9130/d .functor NOT 1, L_0x2da7fc0, C4<0>, C4<0>, C4<0>;
L_0x2da9130 .delay 1 (10,10,10) L_0x2da9130/d;
L_0x2da92e0/d .functor AND 1, L_0x2da8830, L_0x2da8f10, L_0x2da9070, L_0x2da9130;
L_0x2da92e0 .delay 1 (80,80,80) L_0x2da92e0/d;
L_0x2da9490/d .functor AND 1, L_0x2da8830, L_0x2da7e80, L_0x2da9070, L_0x2da9130;
L_0x2da9490 .delay 1 (80,80,80) L_0x2da9490/d;
L_0x2da96a0/d .functor AND 1, L_0x2da8460, L_0x2da8f10, L_0x2da7f20, L_0x2da9130;
L_0x2da96a0 .delay 1 (80,80,80) L_0x2da96a0/d;
L_0x2da9880/d .functor AND 1, L_0x2da8830, L_0x2da7e80, L_0x2da7f20, L_0x2da9130;
L_0x2da9880 .delay 1 (80,80,80) L_0x2da9880/d;
L_0x2da9a50/d .functor AND 1, L_0x2da7b80, L_0x2da8f10, L_0x2da9070, L_0x2da7fc0;
L_0x2da9a50 .delay 1 (80,80,80) L_0x2da9a50/d;
L_0x2da9c30/d .functor AND 1, L_0x2da7360, L_0x2da7e80, L_0x2da9070, L_0x2da7fc0;
L_0x2da9c30 .delay 1 (80,80,80) L_0x2da9c30/d;
L_0x2da99e0/d .functor AND 1, L_0x2da83a0, L_0x2da8f10, L_0x2da7f20, L_0x2da7fc0;
L_0x2da99e0 .delay 1 (80,80,80) L_0x2da99e0/d;
L_0x2daa010/d .functor AND 1, L_0x2da5710, L_0x2da7e80, L_0x2da7f20, L_0x2da7fc0;
L_0x2daa010 .delay 1 (80,80,80) L_0x2daa010/d;
L_0x2daa1b0/0/0 .functor OR 1, L_0x2da92e0, L_0x2da9490, L_0x2da96a0, L_0x2da9a50;
L_0x2daa1b0/0/4 .functor OR 1, L_0x2da9c30, L_0x2da99e0, L_0x2daa010, L_0x2da9880;
L_0x2daa1b0/d .functor OR 1, L_0x2daa1b0/0/0, L_0x2daa1b0/0/4, C4<0>, C4<0>;
L_0x2daa1b0 .delay 1 (160,160,160) L_0x2daa1b0/d;
v0x2c941a0_0 .net "a", 0 0, L_0x2daa5a0;  1 drivers
v0x2c94260_0 .net "addSub", 0 0, L_0x2da8830;  1 drivers
v0x2c94330_0 .net "andRes", 0 0, L_0x2da7b80;  1 drivers
v0x2c94400_0 .net "b", 0 0, L_0x2daa700;  1 drivers
v0x2c944d0_0 .net "carryIn", 0 0, L_0x2da82d0;  1 drivers
v0x2c94570_0 .net "carryOut", 0 0, L_0x2da8d10;  1 drivers
v0x2c94640_0 .net "initialResult", 0 0, L_0x2daa1b0;  1 drivers
v0x2c946e0_0 .net "isAdd", 0 0, L_0x2da92e0;  1 drivers
v0x2c94780_0 .net "isAnd", 0 0, L_0x2da9a50;  1 drivers
v0x2c948b0_0 .net "isNand", 0 0, L_0x2da9c30;  1 drivers
v0x2c94950_0 .net "isNor", 0 0, L_0x2da99e0;  1 drivers
v0x2c949f0_0 .net "isOr", 0 0, L_0x2daa010;  1 drivers
v0x2c94ab0_0 .net "isSLT", 0 0, L_0x2da9880;  1 drivers
v0x2c94b70_0 .net "isSub", 0 0, L_0x2da9490;  1 drivers
v0x2c94c30_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c94cd0_0 .net "isXor", 0 0, L_0x2da96a0;  1 drivers
v0x2c94d90_0 .net "nandRes", 0 0, L_0x2da7360;  1 drivers
v0x2c94f40_0 .net "norRes", 0 0, L_0x2da83a0;  1 drivers
v0x2c94fe0_0 .net "orRes", 0 0, L_0x2da5710;  1 drivers
v0x2c95080_0 .net "s0", 0 0, L_0x2da7e80;  1 drivers
v0x2c95120_0 .net "s0inv", 0 0, L_0x2da8f10;  1 drivers
v0x2c951e0_0 .net "s1", 0 0, L_0x2da7f20;  1 drivers
v0x2c952a0_0 .net "s1inv", 0 0, L_0x2da9070;  1 drivers
v0x2c95360_0 .net "s2", 0 0, L_0x2da7fc0;  1 drivers
v0x2c95420_0 .net "s2inv", 0 0, L_0x2da9130;  1 drivers
v0x2c954e0_0 .net "xorRes", 0 0, L_0x2da8460;  1 drivers
S_0x2c935a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c932a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2da85c0/d .functor XOR 1, L_0x2daa700, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2da85c0 .delay 1 (40,40,40) L_0x2da85c0/d;
L_0x2da8680/d .functor XOR 1, L_0x2daa5a0, L_0x2da85c0, C4<0>, C4<0>;
L_0x2da8680 .delay 1 (40,40,40) L_0x2da8680/d;
L_0x2da8830/d .functor XOR 1, L_0x2da8680, L_0x2da82d0, C4<0>, C4<0>;
L_0x2da8830 .delay 1 (40,40,40) L_0x2da8830/d;
L_0x2da8a30/d .functor AND 1, L_0x2daa5a0, L_0x2da85c0, C4<1>, C4<1>;
L_0x2da8a30 .delay 1 (40,40,40) L_0x2da8a30/d;
L_0x2da8ca0/d .functor AND 1, L_0x2da8680, L_0x2da82d0, C4<1>, C4<1>;
L_0x2da8ca0 .delay 1 (40,40,40) L_0x2da8ca0/d;
L_0x2da8d10/d .functor OR 1, L_0x2da8a30, L_0x2da8ca0, C4<0>, C4<0>;
L_0x2da8d10 .delay 1 (40,40,40) L_0x2da8d10/d;
v0x2c93830_0 .net "AandB", 0 0, L_0x2da8a30;  1 drivers
v0x2c93910_0 .net "BxorSub", 0 0, L_0x2da85c0;  1 drivers
v0x2c939d0_0 .net "a", 0 0, L_0x2daa5a0;  alias, 1 drivers
v0x2c93aa0_0 .net "b", 0 0, L_0x2daa700;  alias, 1 drivers
v0x2c93b60_0 .net "carryin", 0 0, L_0x2da82d0;  alias, 1 drivers
v0x2c93c70_0 .net "carryout", 0 0, L_0x2da8d10;  alias, 1 drivers
v0x2c93d30_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c93dd0_0 .net "res", 0 0, L_0x2da8830;  alias, 1 drivers
v0x2c93e90_0 .net "xAorB", 0 0, L_0x2da8680;  1 drivers
v0x2c93fe0_0 .net "xAorBandCin", 0 0, L_0x2da8ca0;  1 drivers
S_0x2c956c0 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c95880 .param/l "i" 0 4 165, +C4<011001>;
S_0x2c95940 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c956c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2daa640/d .functor AND 1, L_0x2dad000, L_0x2d82100, C4<1>, C4<1>;
L_0x2daa640 .delay 1 (40,40,40) L_0x2daa640/d;
L_0x2da9e20/d .functor NAND 1, L_0x2dad000, L_0x2d82100, C4<1>, C4<1>;
L_0x2da9e20 .delay 1 (20,20,20) L_0x2da9e20/d;
L_0x2da8150/d .functor OR 1, L_0x2dad000, L_0x2d82100, C4<0>, C4<0>;
L_0x2da8150 .delay 1 (40,40,40) L_0x2da8150/d;
L_0x2daae50/d .functor NOR 1, L_0x2dad000, L_0x2d82100, C4<0>, C4<0>;
L_0x2daae50 .delay 1 (20,20,20) L_0x2daae50/d;
L_0x2daaf10/d .functor XOR 1, L_0x2dad000, L_0x2d82100, C4<0>, C4<0>;
L_0x2daaf10 .delay 1 (40,40,40) L_0x2daaf10/d;
L_0x2dab970/d .functor NOT 1, L_0x2daa950, C4<0>, C4<0>, C4<0>;
L_0x2dab970 .delay 1 (10,10,10) L_0x2dab970/d;
L_0x2dabad0/d .functor NOT 1, L_0x2daa9f0, C4<0>, C4<0>, C4<0>;
L_0x2dabad0 .delay 1 (10,10,10) L_0x2dabad0/d;
L_0x2dabb90/d .functor NOT 1, L_0x2daaa90, C4<0>, C4<0>, C4<0>;
L_0x2dabb90 .delay 1 (10,10,10) L_0x2dabb90/d;
L_0x2dabd40/d .functor AND 1, L_0x2dab290, L_0x2dab970, L_0x2dabad0, L_0x2dabb90;
L_0x2dabd40 .delay 1 (80,80,80) L_0x2dabd40/d;
L_0x2dabef0/d .functor AND 1, L_0x2dab290, L_0x2daa950, L_0x2dabad0, L_0x2dabb90;
L_0x2dabef0 .delay 1 (80,80,80) L_0x2dabef0/d;
L_0x2dac100/d .functor AND 1, L_0x2daaf10, L_0x2dab970, L_0x2daa9f0, L_0x2dabb90;
L_0x2dac100 .delay 1 (80,80,80) L_0x2dac100/d;
L_0x2dac2e0/d .functor AND 1, L_0x2dab290, L_0x2daa950, L_0x2daa9f0, L_0x2dabb90;
L_0x2dac2e0 .delay 1 (80,80,80) L_0x2dac2e0/d;
L_0x2dac4b0/d .functor AND 1, L_0x2daa640, L_0x2dab970, L_0x2dabad0, L_0x2daaa90;
L_0x2dac4b0 .delay 1 (80,80,80) L_0x2dac4b0/d;
L_0x2dac690/d .functor AND 1, L_0x2da9e20, L_0x2daa950, L_0x2dabad0, L_0x2daaa90;
L_0x2dac690 .delay 1 (80,80,80) L_0x2dac690/d;
L_0x2dac440/d .functor AND 1, L_0x2daae50, L_0x2dab970, L_0x2daa9f0, L_0x2daaa90;
L_0x2dac440 .delay 1 (80,80,80) L_0x2dac440/d;
L_0x2daca70/d .functor AND 1, L_0x2da8150, L_0x2daa950, L_0x2daa9f0, L_0x2daaa90;
L_0x2daca70 .delay 1 (80,80,80) L_0x2daca70/d;
L_0x2dacc10/0/0 .functor OR 1, L_0x2dabd40, L_0x2dabef0, L_0x2dac100, L_0x2dac4b0;
L_0x2dacc10/0/4 .functor OR 1, L_0x2dac690, L_0x2dac440, L_0x2daca70, L_0x2dac2e0;
L_0x2dacc10/d .functor OR 1, L_0x2dacc10/0/0, L_0x2dacc10/0/4, C4<0>, C4<0>;
L_0x2dacc10 .delay 1 (160,160,160) L_0x2dacc10/d;
v0x2c96840_0 .net "a", 0 0, L_0x2dad000;  1 drivers
v0x2c96900_0 .net "addSub", 0 0, L_0x2dab290;  1 drivers
v0x2c969d0_0 .net "andRes", 0 0, L_0x2daa640;  1 drivers
v0x2c96aa0_0 .net "b", 0 0, L_0x2d82100;  1 drivers
v0x2c96b70_0 .net "carryIn", 0 0, L_0x2daa8b0;  1 drivers
v0x2c96c10_0 .net "carryOut", 0 0, L_0x2dab770;  1 drivers
v0x2c96ce0_0 .net "initialResult", 0 0, L_0x2dacc10;  1 drivers
v0x2c96d80_0 .net "isAdd", 0 0, L_0x2dabd40;  1 drivers
v0x2c96e20_0 .net "isAnd", 0 0, L_0x2dac4b0;  1 drivers
v0x2c96f50_0 .net "isNand", 0 0, L_0x2dac690;  1 drivers
v0x2c96ff0_0 .net "isNor", 0 0, L_0x2dac440;  1 drivers
v0x2c97090_0 .net "isOr", 0 0, L_0x2daca70;  1 drivers
v0x2c97150_0 .net "isSLT", 0 0, L_0x2dac2e0;  1 drivers
v0x2c97210_0 .net "isSub", 0 0, L_0x2dabef0;  1 drivers
v0x2c972d0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c97370_0 .net "isXor", 0 0, L_0x2dac100;  1 drivers
v0x2c97430_0 .net "nandRes", 0 0, L_0x2da9e20;  1 drivers
v0x2c975e0_0 .net "norRes", 0 0, L_0x2daae50;  1 drivers
v0x2c97680_0 .net "orRes", 0 0, L_0x2da8150;  1 drivers
v0x2c97720_0 .net "s0", 0 0, L_0x2daa950;  1 drivers
v0x2c977c0_0 .net "s0inv", 0 0, L_0x2dab970;  1 drivers
v0x2c97880_0 .net "s1", 0 0, L_0x2daa9f0;  1 drivers
v0x2c97940_0 .net "s1inv", 0 0, L_0x2dabad0;  1 drivers
v0x2c97a00_0 .net "s2", 0 0, L_0x2daaa90;  1 drivers
v0x2c97ac0_0 .net "s2inv", 0 0, L_0x2dabb90;  1 drivers
v0x2c97b80_0 .net "xorRes", 0 0, L_0x2daaf10;  1 drivers
S_0x2c95c40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c95940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dab070/d .functor XOR 1, L_0x2d82100, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2dab070 .delay 1 (40,40,40) L_0x2dab070/d;
L_0x2dab130/d .functor XOR 1, L_0x2dad000, L_0x2dab070, C4<0>, C4<0>;
L_0x2dab130 .delay 1 (40,40,40) L_0x2dab130/d;
L_0x2dab290/d .functor XOR 1, L_0x2dab130, L_0x2daa8b0, C4<0>, C4<0>;
L_0x2dab290 .delay 1 (40,40,40) L_0x2dab290/d;
L_0x2dab490/d .functor AND 1, L_0x2dad000, L_0x2dab070, C4<1>, C4<1>;
L_0x2dab490 .delay 1 (40,40,40) L_0x2dab490/d;
L_0x2dab700/d .functor AND 1, L_0x2dab130, L_0x2daa8b0, C4<1>, C4<1>;
L_0x2dab700 .delay 1 (40,40,40) L_0x2dab700/d;
L_0x2dab770/d .functor OR 1, L_0x2dab490, L_0x2dab700, C4<0>, C4<0>;
L_0x2dab770 .delay 1 (40,40,40) L_0x2dab770/d;
v0x2c95ed0_0 .net "AandB", 0 0, L_0x2dab490;  1 drivers
v0x2c95fb0_0 .net "BxorSub", 0 0, L_0x2dab070;  1 drivers
v0x2c96070_0 .net "a", 0 0, L_0x2dad000;  alias, 1 drivers
v0x2c96140_0 .net "b", 0 0, L_0x2d82100;  alias, 1 drivers
v0x2c96200_0 .net "carryin", 0 0, L_0x2daa8b0;  alias, 1 drivers
v0x2c96310_0 .net "carryout", 0 0, L_0x2dab770;  alias, 1 drivers
v0x2c963d0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c96470_0 .net "res", 0 0, L_0x2dab290;  alias, 1 drivers
v0x2c96530_0 .net "xAorB", 0 0, L_0x2dab130;  1 drivers
v0x2c96680_0 .net "xAorBandCin", 0 0, L_0x2dab700;  1 drivers
S_0x2c97d60 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c97f20 .param/l "i" 0 4 165, +C4<011010>;
S_0x2c97fe0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c97d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dad0a0/d .functor AND 1, L_0x2dafd20, L_0x2dafe80, C4<1>, C4<1>;
L_0x2dad0a0 .delay 1 (40,40,40) L_0x2dad0a0/d;
L_0x2da8210/d .functor NAND 1, L_0x2dafd20, L_0x2dafe80, C4<1>, C4<1>;
L_0x2da8210 .delay 1 (20,20,20) L_0x2da8210/d;
L_0x2dac880/d .functor OR 1, L_0x2dafd20, L_0x2dafe80, C4<0>, C4<0>;
L_0x2dac880 .delay 1 (40,40,40) L_0x2dac880/d;
L_0x2daac60/d .functor NOR 1, L_0x2dafd20, L_0x2dafe80, C4<0>, C4<0>;
L_0x2daac60 .delay 1 (20,20,20) L_0x2daac60/d;
L_0x2dadb40/d .functor XOR 1, L_0x2dafd20, L_0x2dafe80, C4<0>, C4<0>;
L_0x2dadb40 .delay 1 (40,40,40) L_0x2dadb40/d;
L_0x2dae690/d .functor NOT 1, L_0x2db0160, C4<0>, C4<0>, C4<0>;
L_0x2dae690 .delay 1 (10,10,10) L_0x2dae690/d;
L_0x2dae7f0/d .functor NOT 1, L_0x2dad570, C4<0>, C4<0>, C4<0>;
L_0x2dae7f0 .delay 1 (10,10,10) L_0x2dae7f0/d;
L_0x2dae8b0/d .functor NOT 1, L_0x2dad610, C4<0>, C4<0>, C4<0>;
L_0x2dae8b0 .delay 1 (10,10,10) L_0x2dae8b0/d;
L_0x2daea60/d .functor AND 1, L_0x2dadfb0, L_0x2dae690, L_0x2dae7f0, L_0x2dae8b0;
L_0x2daea60 .delay 1 (80,80,80) L_0x2daea60/d;
L_0x2daec10/d .functor AND 1, L_0x2dadfb0, L_0x2db0160, L_0x2dae7f0, L_0x2dae8b0;
L_0x2daec10 .delay 1 (80,80,80) L_0x2daec10/d;
L_0x2daee20/d .functor AND 1, L_0x2dadb40, L_0x2dae690, L_0x2dad570, L_0x2dae8b0;
L_0x2daee20 .delay 1 (80,80,80) L_0x2daee20/d;
L_0x2daf000/d .functor AND 1, L_0x2dadfb0, L_0x2db0160, L_0x2dad570, L_0x2dae8b0;
L_0x2daf000 .delay 1 (80,80,80) L_0x2daf000/d;
L_0x2daf1d0/d .functor AND 1, L_0x2dad0a0, L_0x2dae690, L_0x2dae7f0, L_0x2dad610;
L_0x2daf1d0 .delay 1 (80,80,80) L_0x2daf1d0/d;
L_0x2daf3b0/d .functor AND 1, L_0x2da8210, L_0x2db0160, L_0x2dae7f0, L_0x2dad610;
L_0x2daf3b0 .delay 1 (80,80,80) L_0x2daf3b0/d;
L_0x2daf160/d .functor AND 1, L_0x2daac60, L_0x2dae690, L_0x2dad570, L_0x2dad610;
L_0x2daf160 .delay 1 (80,80,80) L_0x2daf160/d;
L_0x2daf790/d .functor AND 1, L_0x2dac880, L_0x2db0160, L_0x2dad570, L_0x2dad610;
L_0x2daf790 .delay 1 (80,80,80) L_0x2daf790/d;
L_0x2daf930/0/0 .functor OR 1, L_0x2daea60, L_0x2daec10, L_0x2daee20, L_0x2daf1d0;
L_0x2daf930/0/4 .functor OR 1, L_0x2daf3b0, L_0x2daf160, L_0x2daf790, L_0x2daf000;
L_0x2daf930/d .functor OR 1, L_0x2daf930/0/0, L_0x2daf930/0/4, C4<0>, C4<0>;
L_0x2daf930 .delay 1 (160,160,160) L_0x2daf930/d;
v0x2c98ee0_0 .net "a", 0 0, L_0x2dafd20;  1 drivers
v0x2c98fa0_0 .net "addSub", 0 0, L_0x2dadfb0;  1 drivers
v0x2c99070_0 .net "andRes", 0 0, L_0x2dad0a0;  1 drivers
v0x2c99140_0 .net "b", 0 0, L_0x2dafe80;  1 drivers
v0x2c99210_0 .net "carryIn", 0 0, L_0x2db0030;  1 drivers
v0x2c992b0_0 .net "carryOut", 0 0, L_0x2dae490;  1 drivers
v0x2c99380_0 .net "initialResult", 0 0, L_0x2daf930;  1 drivers
v0x2c99420_0 .net "isAdd", 0 0, L_0x2daea60;  1 drivers
v0x2c994c0_0 .net "isAnd", 0 0, L_0x2daf1d0;  1 drivers
v0x2c995f0_0 .net "isNand", 0 0, L_0x2daf3b0;  1 drivers
v0x2c99690_0 .net "isNor", 0 0, L_0x2daf160;  1 drivers
v0x2c99730_0 .net "isOr", 0 0, L_0x2daf790;  1 drivers
v0x2c997f0_0 .net "isSLT", 0 0, L_0x2daf000;  1 drivers
v0x2c998b0_0 .net "isSub", 0 0, L_0x2daec10;  1 drivers
v0x2c99970_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c99a10_0 .net "isXor", 0 0, L_0x2daee20;  1 drivers
v0x2c99ad0_0 .net "nandRes", 0 0, L_0x2da8210;  1 drivers
v0x2c99c80_0 .net "norRes", 0 0, L_0x2daac60;  1 drivers
v0x2c99d20_0 .net "orRes", 0 0, L_0x2dac880;  1 drivers
v0x2c99dc0_0 .net "s0", 0 0, L_0x2db0160;  1 drivers
v0x2c99e60_0 .net "s0inv", 0 0, L_0x2dae690;  1 drivers
v0x2c99f20_0 .net "s1", 0 0, L_0x2dad570;  1 drivers
v0x2c99fe0_0 .net "s1inv", 0 0, L_0x2dae7f0;  1 drivers
v0x2c9a0a0_0 .net "s2", 0 0, L_0x2dad610;  1 drivers
v0x2c9a160_0 .net "s2inv", 0 0, L_0x2dae8b0;  1 drivers
v0x2c9a220_0 .net "xorRes", 0 0, L_0x2dadb40;  1 drivers
S_0x2c982e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c97fe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dadca0/d .functor XOR 1, L_0x2dafe80, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2dadca0 .delay 1 (40,40,40) L_0x2dadca0/d;
L_0x2dade00/d .functor XOR 1, L_0x2dafd20, L_0x2dadca0, C4<0>, C4<0>;
L_0x2dade00 .delay 1 (40,40,40) L_0x2dade00/d;
L_0x2dadfb0/d .functor XOR 1, L_0x2dade00, L_0x2db0030, C4<0>, C4<0>;
L_0x2dadfb0 .delay 1 (40,40,40) L_0x2dadfb0/d;
L_0x2dae1b0/d .functor AND 1, L_0x2dafd20, L_0x2dadca0, C4<1>, C4<1>;
L_0x2dae1b0 .delay 1 (40,40,40) L_0x2dae1b0/d;
L_0x2dae420/d .functor AND 1, L_0x2dade00, L_0x2db0030, C4<1>, C4<1>;
L_0x2dae420 .delay 1 (40,40,40) L_0x2dae420/d;
L_0x2dae490/d .functor OR 1, L_0x2dae1b0, L_0x2dae420, C4<0>, C4<0>;
L_0x2dae490 .delay 1 (40,40,40) L_0x2dae490/d;
v0x2c98570_0 .net "AandB", 0 0, L_0x2dae1b0;  1 drivers
v0x2c98650_0 .net "BxorSub", 0 0, L_0x2dadca0;  1 drivers
v0x2c98710_0 .net "a", 0 0, L_0x2dafd20;  alias, 1 drivers
v0x2c987e0_0 .net "b", 0 0, L_0x2dafe80;  alias, 1 drivers
v0x2c988a0_0 .net "carryin", 0 0, L_0x2db0030;  alias, 1 drivers
v0x2c989b0_0 .net "carryout", 0 0, L_0x2dae490;  alias, 1 drivers
v0x2c98a70_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c98b10_0 .net "res", 0 0, L_0x2dadfb0;  alias, 1 drivers
v0x2c98bd0_0 .net "xAorB", 0 0, L_0x2dade00;  1 drivers
v0x2c98d20_0 .net "xAorBandCin", 0 0, L_0x2dae420;  1 drivers
S_0x2c9a400 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c9a5c0 .param/l "i" 0 4 165, +C4<011011>;
S_0x2c9a680 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c9a400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dafdc0/d .functor AND 1, L_0x2db27a0, L_0x2db2900, C4<1>, C4<1>;
L_0x2dafdc0 .delay 1 (40,40,40) L_0x2dafdc0/d;
L_0x2daf5a0/d .functor NAND 1, L_0x2db27a0, L_0x2db2900, C4<1>, C4<1>;
L_0x2daf5a0 .delay 1 (20,20,20) L_0x2daf5a0/d;
L_0x2dad750/d .functor OR 1, L_0x2db27a0, L_0x2db2900, C4<0>, C4<0>;
L_0x2dad750 .delay 1 (40,40,40) L_0x2dad750/d;
L_0x2dad990/d .functor NOR 1, L_0x2db27a0, L_0x2db2900, C4<0>, C4<0>;
L_0x2dad990 .delay 1 (20,20,20) L_0x2dad990/d;
L_0x2db0720/d .functor XOR 1, L_0x2db27a0, L_0x2db2900, C4<0>, C4<0>;
L_0x2db0720 .delay 1 (40,40,40) L_0x2db0720/d;
L_0x2db1160/d .functor NOT 1, L_0x2db02a0, C4<0>, C4<0>, C4<0>;
L_0x2db1160 .delay 1 (10,10,10) L_0x2db1160/d;
L_0x2db12c0/d .functor NOT 1, L_0x2db0340, C4<0>, C4<0>, C4<0>;
L_0x2db12c0 .delay 1 (10,10,10) L_0x2db12c0/d;
L_0x2db1380/d .functor NOT 1, L_0x2db03e0, C4<0>, C4<0>, C4<0>;
L_0x2db1380 .delay 1 (10,10,10) L_0x2db1380/d;
L_0x2db1530/d .functor AND 1, L_0x2db0aa0, L_0x2db1160, L_0x2db12c0, L_0x2db1380;
L_0x2db1530 .delay 1 (80,80,80) L_0x2db1530/d;
L_0x2db16e0/d .functor AND 1, L_0x2db0aa0, L_0x2db02a0, L_0x2db12c0, L_0x2db1380;
L_0x2db16e0 .delay 1 (80,80,80) L_0x2db16e0/d;
L_0x2db18f0/d .functor AND 1, L_0x2db0720, L_0x2db1160, L_0x2db0340, L_0x2db1380;
L_0x2db18f0 .delay 1 (80,80,80) L_0x2db18f0/d;
L_0x2db1ad0/d .functor AND 1, L_0x2db0aa0, L_0x2db02a0, L_0x2db0340, L_0x2db1380;
L_0x2db1ad0 .delay 1 (80,80,80) L_0x2db1ad0/d;
L_0x2db1ca0/d .functor AND 1, L_0x2dafdc0, L_0x2db1160, L_0x2db12c0, L_0x2db03e0;
L_0x2db1ca0 .delay 1 (80,80,80) L_0x2db1ca0/d;
L_0x2db1e80/d .functor AND 1, L_0x2daf5a0, L_0x2db02a0, L_0x2db12c0, L_0x2db03e0;
L_0x2db1e80 .delay 1 (80,80,80) L_0x2db1e80/d;
L_0x2db1c30/d .functor AND 1, L_0x2dad990, L_0x2db1160, L_0x2db0340, L_0x2db03e0;
L_0x2db1c30 .delay 1 (80,80,80) L_0x2db1c30/d;
L_0x2db2210/d .functor AND 1, L_0x2dad750, L_0x2db02a0, L_0x2db0340, L_0x2db03e0;
L_0x2db2210 .delay 1 (80,80,80) L_0x2db2210/d;
L_0x2db23b0/0/0 .functor OR 1, L_0x2db1530, L_0x2db16e0, L_0x2db18f0, L_0x2db1ca0;
L_0x2db23b0/0/4 .functor OR 1, L_0x2db1e80, L_0x2db1c30, L_0x2db2210, L_0x2db1ad0;
L_0x2db23b0/d .functor OR 1, L_0x2db23b0/0/0, L_0x2db23b0/0/4, C4<0>, C4<0>;
L_0x2db23b0 .delay 1 (160,160,160) L_0x2db23b0/d;
v0x2c9b580_0 .net "a", 0 0, L_0x2db27a0;  1 drivers
v0x2c9b640_0 .net "addSub", 0 0, L_0x2db0aa0;  1 drivers
v0x2c9b710_0 .net "andRes", 0 0, L_0x2dafdc0;  1 drivers
v0x2c9b7e0_0 .net "b", 0 0, L_0x2db2900;  1 drivers
v0x2c9b8b0_0 .net "carryIn", 0 0, L_0x2db0200;  1 drivers
v0x2c9b950_0 .net "carryOut", 0 0, L_0x2db0f60;  1 drivers
v0x2c9ba20_0 .net "initialResult", 0 0, L_0x2db23b0;  1 drivers
v0x2c9bac0_0 .net "isAdd", 0 0, L_0x2db1530;  1 drivers
v0x2c9bb60_0 .net "isAnd", 0 0, L_0x2db1ca0;  1 drivers
v0x2c9bc90_0 .net "isNand", 0 0, L_0x2db1e80;  1 drivers
v0x2c9bd30_0 .net "isNor", 0 0, L_0x2db1c30;  1 drivers
v0x2c9bdd0_0 .net "isOr", 0 0, L_0x2db2210;  1 drivers
v0x2c9be90_0 .net "isSLT", 0 0, L_0x2db1ad0;  1 drivers
v0x2c9bf50_0 .net "isSub", 0 0, L_0x2db16e0;  1 drivers
v0x2c9c010_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c9c0b0_0 .net "isXor", 0 0, L_0x2db18f0;  1 drivers
v0x2c9c170_0 .net "nandRes", 0 0, L_0x2daf5a0;  1 drivers
v0x2c9c320_0 .net "norRes", 0 0, L_0x2dad990;  1 drivers
v0x2c9c3c0_0 .net "orRes", 0 0, L_0x2dad750;  1 drivers
v0x2c9c460_0 .net "s0", 0 0, L_0x2db02a0;  1 drivers
v0x2c9c500_0 .net "s0inv", 0 0, L_0x2db1160;  1 drivers
v0x2c9c5c0_0 .net "s1", 0 0, L_0x2db0340;  1 drivers
v0x2c9c680_0 .net "s1inv", 0 0, L_0x2db12c0;  1 drivers
v0x2c9c740_0 .net "s2", 0 0, L_0x2db03e0;  1 drivers
v0x2c9c800_0 .net "s2inv", 0 0, L_0x2db1380;  1 drivers
v0x2c9c8c0_0 .net "xorRes", 0 0, L_0x2db0720;  1 drivers
S_0x2c9a980 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c9a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2db0790/d .functor XOR 1, L_0x2db2900, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2db0790 .delay 1 (40,40,40) L_0x2db0790/d;
L_0x2db08f0/d .functor XOR 1, L_0x2db27a0, L_0x2db0790, C4<0>, C4<0>;
L_0x2db08f0 .delay 1 (40,40,40) L_0x2db08f0/d;
L_0x2db0aa0/d .functor XOR 1, L_0x2db08f0, L_0x2db0200, C4<0>, C4<0>;
L_0x2db0aa0 .delay 1 (40,40,40) L_0x2db0aa0/d;
L_0x2db0ca0/d .functor AND 1, L_0x2db27a0, L_0x2db0790, C4<1>, C4<1>;
L_0x2db0ca0 .delay 1 (40,40,40) L_0x2db0ca0/d;
L_0x2dad7c0/d .functor AND 1, L_0x2db08f0, L_0x2db0200, C4<1>, C4<1>;
L_0x2dad7c0 .delay 1 (40,40,40) L_0x2dad7c0/d;
L_0x2db0f60/d .functor OR 1, L_0x2db0ca0, L_0x2dad7c0, C4<0>, C4<0>;
L_0x2db0f60 .delay 1 (40,40,40) L_0x2db0f60/d;
v0x2c9ac10_0 .net "AandB", 0 0, L_0x2db0ca0;  1 drivers
v0x2c9acf0_0 .net "BxorSub", 0 0, L_0x2db0790;  1 drivers
v0x2c9adb0_0 .net "a", 0 0, L_0x2db27a0;  alias, 1 drivers
v0x2c9ae80_0 .net "b", 0 0, L_0x2db2900;  alias, 1 drivers
v0x2c9af40_0 .net "carryin", 0 0, L_0x2db0200;  alias, 1 drivers
v0x2c9b050_0 .net "carryout", 0 0, L_0x2db0f60;  alias, 1 drivers
v0x2c9b110_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c9b1b0_0 .net "res", 0 0, L_0x2db0aa0;  alias, 1 drivers
v0x2c9b270_0 .net "xAorB", 0 0, L_0x2db08f0;  1 drivers
v0x2c9b3c0_0 .net "xAorBandCin", 0 0, L_0x2dad7c0;  1 drivers
S_0x2c9caa0 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c9cc60 .param/l "i" 0 4 165, +C4<011100>;
S_0x2c9cd20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c9caa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2db2840/d .functor AND 1, L_0x2db51b0, L_0x2db5310, C4<1>, C4<1>;
L_0x2db2840 .delay 1 (40,40,40) L_0x2db2840/d;
L_0x2db2070/d .functor NAND 1, L_0x2db51b0, L_0x2db5310, C4<1>, C4<1>;
L_0x2db2070 .delay 1 (20,20,20) L_0x2db2070/d;
L_0x2db0520/d .functor OR 1, L_0x2db51b0, L_0x2db5310, C4<0>, C4<0>;
L_0x2db0520 .delay 1 (40,40,40) L_0x2db0520/d;
L_0x2db3090/d .functor NOR 1, L_0x2db51b0, L_0x2db5310, C4<0>, C4<0>;
L_0x2db3090 .delay 1 (20,20,20) L_0x2db3090/d;
L_0x2db3150/d .functor XOR 1, L_0x2db51b0, L_0x2db5310, C4<0>, C4<0>;
L_0x2db3150 .delay 1 (40,40,40) L_0x2db3150/d;
L_0x2db3be0/d .functor NOT 1, L_0x2db55f0, C4<0>, C4<0>, C4<0>;
L_0x2db3be0 .delay 1 (10,10,10) L_0x2db3be0/d;
L_0x2c9e2c0/d .functor NOT 1, L_0x2db2ab0, C4<0>, C4<0>, C4<0>;
L_0x2c9e2c0 .delay 1 (10,10,10) L_0x2c9e2c0/d;
L_0x2db3d90/d .functor NOT 1, L_0x2db2b50, C4<0>, C4<0>, C4<0>;
L_0x2db3d90 .delay 1 (10,10,10) L_0x2db3d90/d;
L_0x2db3f40/d .functor AND 1, L_0x2db3520, L_0x2db3be0, L_0x2c9e2c0, L_0x2db3d90;
L_0x2db3f40 .delay 1 (80,80,80) L_0x2db3f40/d;
L_0x2db40f0/d .functor AND 1, L_0x2db3520, L_0x2db55f0, L_0x2c9e2c0, L_0x2db3d90;
L_0x2db40f0 .delay 1 (80,80,80) L_0x2db40f0/d;
L_0x2db4300/d .functor AND 1, L_0x2db3150, L_0x2db3be0, L_0x2db2ab0, L_0x2db3d90;
L_0x2db4300 .delay 1 (80,80,80) L_0x2db4300/d;
L_0x2db44e0/d .functor AND 1, L_0x2db3520, L_0x2db55f0, L_0x2db2ab0, L_0x2db3d90;
L_0x2db44e0 .delay 1 (80,80,80) L_0x2db44e0/d;
L_0x2db46b0/d .functor AND 1, L_0x2db2840, L_0x2db3be0, L_0x2c9e2c0, L_0x2db2b50;
L_0x2db46b0 .delay 1 (80,80,80) L_0x2db46b0/d;
L_0x2db4890/d .functor AND 1, L_0x2db2070, L_0x2db55f0, L_0x2c9e2c0, L_0x2db2b50;
L_0x2db4890 .delay 1 (80,80,80) L_0x2db4890/d;
L_0x2db4640/d .functor AND 1, L_0x2db3090, L_0x2db3be0, L_0x2db2ab0, L_0x2db2b50;
L_0x2db4640 .delay 1 (80,80,80) L_0x2db4640/d;
L_0x2db4c20/d .functor AND 1, L_0x2db0520, L_0x2db55f0, L_0x2db2ab0, L_0x2db2b50;
L_0x2db4c20 .delay 1 (80,80,80) L_0x2db4c20/d;
L_0x2db4dc0/0/0 .functor OR 1, L_0x2db3f40, L_0x2db40f0, L_0x2db4300, L_0x2db46b0;
L_0x2db4dc0/0/4 .functor OR 1, L_0x2db4890, L_0x2db4640, L_0x2db4c20, L_0x2db44e0;
L_0x2db4dc0/d .functor OR 1, L_0x2db4dc0/0/0, L_0x2db4dc0/0/4, C4<0>, C4<0>;
L_0x2db4dc0 .delay 1 (160,160,160) L_0x2db4dc0/d;
v0x2c9dc20_0 .net "a", 0 0, L_0x2db51b0;  1 drivers
v0x2c9dce0_0 .net "addSub", 0 0, L_0x2db3520;  1 drivers
v0x2c9ddb0_0 .net "andRes", 0 0, L_0x2db2840;  1 drivers
v0x2c9de80_0 .net "b", 0 0, L_0x2db5310;  1 drivers
v0x2c9df50_0 .net "carryIn", 0 0, L_0x2db54c0;  1 drivers
v0x2c9dff0_0 .net "carryOut", 0 0, L_0x2db39e0;  1 drivers
v0x2c9e0c0_0 .net "initialResult", 0 0, L_0x2db4dc0;  1 drivers
v0x2c9e160_0 .net "isAdd", 0 0, L_0x2db3f40;  1 drivers
v0x2c9e200_0 .net "isAnd", 0 0, L_0x2db46b0;  1 drivers
v0x2c9e330_0 .net "isNand", 0 0, L_0x2db4890;  1 drivers
v0x2c9e3d0_0 .net "isNor", 0 0, L_0x2db4640;  1 drivers
v0x2c9e470_0 .net "isOr", 0 0, L_0x2db4c20;  1 drivers
v0x2c9e530_0 .net "isSLT", 0 0, L_0x2db44e0;  1 drivers
v0x2c9e5f0_0 .net "isSub", 0 0, L_0x2db40f0;  1 drivers
v0x2c9e6b0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c9e750_0 .net "isXor", 0 0, L_0x2db4300;  1 drivers
v0x2c9e810_0 .net "nandRes", 0 0, L_0x2db2070;  1 drivers
v0x2c9e9c0_0 .net "norRes", 0 0, L_0x2db3090;  1 drivers
v0x2c9ea60_0 .net "orRes", 0 0, L_0x2db0520;  1 drivers
v0x2c9eb00_0 .net "s0", 0 0, L_0x2db55f0;  1 drivers
v0x2c9eba0_0 .net "s0inv", 0 0, L_0x2db3be0;  1 drivers
v0x2c9ec60_0 .net "s1", 0 0, L_0x2db2ab0;  1 drivers
v0x2c9ed20_0 .net "s1inv", 0 0, L_0x2c9e2c0;  1 drivers
v0x2c9ede0_0 .net "s2", 0 0, L_0x2db2b50;  1 drivers
v0x2c9eea0_0 .net "s2inv", 0 0, L_0x2db3d90;  1 drivers
v0x2c9ef60_0 .net "xorRes", 0 0, L_0x2db3150;  1 drivers
S_0x2c9d020 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c9cd20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2db32b0/d .functor XOR 1, L_0x2db5310, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2db32b0 .delay 1 (40,40,40) L_0x2db32b0/d;
L_0x2db3370/d .functor XOR 1, L_0x2db51b0, L_0x2db32b0, C4<0>, C4<0>;
L_0x2db3370 .delay 1 (40,40,40) L_0x2db3370/d;
L_0x2db3520/d .functor XOR 1, L_0x2db3370, L_0x2db54c0, C4<0>, C4<0>;
L_0x2db3520 .delay 1 (40,40,40) L_0x2db3520/d;
L_0x2db3720/d .functor AND 1, L_0x2db51b0, L_0x2db32b0, C4<1>, C4<1>;
L_0x2db3720 .delay 1 (40,40,40) L_0x2db3720/d;
L_0x2db0590/d .functor AND 1, L_0x2db3370, L_0x2db54c0, C4<1>, C4<1>;
L_0x2db0590 .delay 1 (40,40,40) L_0x2db0590/d;
L_0x2db39e0/d .functor OR 1, L_0x2db3720, L_0x2db0590, C4<0>, C4<0>;
L_0x2db39e0 .delay 1 (40,40,40) L_0x2db39e0/d;
v0x2c9d2b0_0 .net "AandB", 0 0, L_0x2db3720;  1 drivers
v0x2c9d390_0 .net "BxorSub", 0 0, L_0x2db32b0;  1 drivers
v0x2c9d450_0 .net "a", 0 0, L_0x2db51b0;  alias, 1 drivers
v0x2c9d520_0 .net "b", 0 0, L_0x2db5310;  alias, 1 drivers
v0x2c9d5e0_0 .net "carryin", 0 0, L_0x2db54c0;  alias, 1 drivers
v0x2c9d6f0_0 .net "carryout", 0 0, L_0x2db39e0;  alias, 1 drivers
v0x2c9d7b0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c9d850_0 .net "res", 0 0, L_0x2db3520;  alias, 1 drivers
v0x2c9d910_0 .net "xAorB", 0 0, L_0x2db3370;  1 drivers
v0x2c9da60_0 .net "xAorBandCin", 0 0, L_0x2db0590;  1 drivers
S_0x2c9f140 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c9f300 .param/l "i" 0 4 165, +C4<011101>;
S_0x2c9f3c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2c9f140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2db5250/d .functor AND 1, L_0x2db7c40, L_0x2db7da0, C4<1>, C4<1>;
L_0x2db5250 .delay 1 (40,40,40) L_0x2db5250/d;
L_0x2db4a80/d .functor NAND 1, L_0x2db7c40, L_0x2db7da0, C4<1>, C4<1>;
L_0x2db4a80 .delay 1 (20,20,20) L_0x2db4a80/d;
L_0x2db2ce0/d .functor OR 1, L_0x2db7c40, L_0x2db7da0, C4<0>, C4<0>;
L_0x2db2ce0 .delay 1 (40,40,40) L_0x2db2ce0/d;
L_0x2db2e80/d .functor NOR 1, L_0x2db7c40, L_0x2db7da0, C4<0>, C4<0>;
L_0x2db2e80 .delay 1 (20,20,20) L_0x2db2e80/d;
L_0x2db5c10/d .functor XOR 1, L_0x2db7c40, L_0x2db7da0, C4<0>, C4<0>;
L_0x2db5c10 .delay 1 (40,40,40) L_0x2db5c10/d;
L_0x2db6670/d .functor NOT 1, L_0x2db5730, C4<0>, C4<0>, C4<0>;
L_0x2db6670 .delay 1 (10,10,10) L_0x2db6670/d;
L_0x2ca0960/d .functor NOT 1, L_0x2db57d0, C4<0>, C4<0>, C4<0>;
L_0x2ca0960 .delay 1 (10,10,10) L_0x2ca0960/d;
L_0x2db6820/d .functor NOT 1, L_0x2db5870, C4<0>, C4<0>, C4<0>;
L_0x2db6820 .delay 1 (10,10,10) L_0x2db6820/d;
L_0x2db69d0/d .functor AND 1, L_0x2db5f90, L_0x2db6670, L_0x2ca0960, L_0x2db6820;
L_0x2db69d0 .delay 1 (80,80,80) L_0x2db69d0/d;
L_0x2db6b80/d .functor AND 1, L_0x2db5f90, L_0x2db5730, L_0x2ca0960, L_0x2db6820;
L_0x2db6b80 .delay 1 (80,80,80) L_0x2db6b80/d;
L_0x2db6d90/d .functor AND 1, L_0x2db5c10, L_0x2db6670, L_0x2db57d0, L_0x2db6820;
L_0x2db6d90 .delay 1 (80,80,80) L_0x2db6d90/d;
L_0x2db6f70/d .functor AND 1, L_0x2db5f90, L_0x2db5730, L_0x2db57d0, L_0x2db6820;
L_0x2db6f70 .delay 1 (80,80,80) L_0x2db6f70/d;
L_0x2db7140/d .functor AND 1, L_0x2db5250, L_0x2db6670, L_0x2ca0960, L_0x2db5870;
L_0x2db7140 .delay 1 (80,80,80) L_0x2db7140/d;
L_0x2db7320/d .functor AND 1, L_0x2db4a80, L_0x2db5730, L_0x2ca0960, L_0x2db5870;
L_0x2db7320 .delay 1 (80,80,80) L_0x2db7320/d;
L_0x2db70d0/d .functor AND 1, L_0x2db2e80, L_0x2db6670, L_0x2db57d0, L_0x2db5870;
L_0x2db70d0 .delay 1 (80,80,80) L_0x2db70d0/d;
L_0x2db76b0/d .functor AND 1, L_0x2db2ce0, L_0x2db5730, L_0x2db57d0, L_0x2db5870;
L_0x2db76b0 .delay 1 (80,80,80) L_0x2db76b0/d;
L_0x2db7850/0/0 .functor OR 1, L_0x2db69d0, L_0x2db6b80, L_0x2db6d90, L_0x2db7140;
L_0x2db7850/0/4 .functor OR 1, L_0x2db7320, L_0x2db70d0, L_0x2db76b0, L_0x2db6f70;
L_0x2db7850/d .functor OR 1, L_0x2db7850/0/0, L_0x2db7850/0/4, C4<0>, C4<0>;
L_0x2db7850 .delay 1 (160,160,160) L_0x2db7850/d;
v0x2ca02c0_0 .net "a", 0 0, L_0x2db7c40;  1 drivers
v0x2ca0380_0 .net "addSub", 0 0, L_0x2db5f90;  1 drivers
v0x2ca0450_0 .net "andRes", 0 0, L_0x2db5250;  1 drivers
v0x2ca0520_0 .net "b", 0 0, L_0x2db7da0;  1 drivers
v0x2ca05f0_0 .net "carryIn", 0 0, L_0x2db5690;  1 drivers
v0x2ca0690_0 .net "carryOut", 0 0, L_0x2db6470;  1 drivers
v0x2ca0760_0 .net "initialResult", 0 0, L_0x2db7850;  1 drivers
v0x2ca0800_0 .net "isAdd", 0 0, L_0x2db69d0;  1 drivers
v0x2ca08a0_0 .net "isAnd", 0 0, L_0x2db7140;  1 drivers
v0x2ca09d0_0 .net "isNand", 0 0, L_0x2db7320;  1 drivers
v0x2ca0a70_0 .net "isNor", 0 0, L_0x2db70d0;  1 drivers
v0x2ca0b10_0 .net "isOr", 0 0, L_0x2db76b0;  1 drivers
v0x2ca0bd0_0 .net "isSLT", 0 0, L_0x2db6f70;  1 drivers
v0x2ca0c90_0 .net "isSub", 0 0, L_0x2db6b80;  1 drivers
v0x2ca0d50_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2ca0df0_0 .net "isXor", 0 0, L_0x2db6d90;  1 drivers
v0x2ca0eb0_0 .net "nandRes", 0 0, L_0x2db4a80;  1 drivers
v0x2ca1060_0 .net "norRes", 0 0, L_0x2db2e80;  1 drivers
v0x2ca1100_0 .net "orRes", 0 0, L_0x2db2ce0;  1 drivers
v0x2ca11a0_0 .net "s0", 0 0, L_0x2db5730;  1 drivers
v0x2ca1240_0 .net "s0inv", 0 0, L_0x2db6670;  1 drivers
v0x2ca1300_0 .net "s1", 0 0, L_0x2db57d0;  1 drivers
v0x2ca13c0_0 .net "s1inv", 0 0, L_0x2ca0960;  1 drivers
v0x2ca1480_0 .net "s2", 0 0, L_0x2db5870;  1 drivers
v0x2ca1540_0 .net "s2inv", 0 0, L_0x2db6820;  1 drivers
v0x2ca1600_0 .net "xorRes", 0 0, L_0x2db5c10;  1 drivers
S_0x2c9f6c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2c9f3c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2db5c80/d .functor XOR 1, L_0x2db7da0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2db5c80 .delay 1 (40,40,40) L_0x2db5c80/d;
L_0x2db5de0/d .functor XOR 1, L_0x2db7c40, L_0x2db5c80, C4<0>, C4<0>;
L_0x2db5de0 .delay 1 (40,40,40) L_0x2db5de0/d;
L_0x2db5f90/d .functor XOR 1, L_0x2db5de0, L_0x2db5690, C4<0>, C4<0>;
L_0x2db5f90 .delay 1 (40,40,40) L_0x2db5f90/d;
L_0x2db6190/d .functor AND 1, L_0x2db7c40, L_0x2db5c80, C4<1>, C4<1>;
L_0x2db6190 .delay 1 (40,40,40) L_0x2db6190/d;
L_0x2db6400/d .functor AND 1, L_0x2db5de0, L_0x2db5690, C4<1>, C4<1>;
L_0x2db6400 .delay 1 (40,40,40) L_0x2db6400/d;
L_0x2db6470/d .functor OR 1, L_0x2db6190, L_0x2db6400, C4<0>, C4<0>;
L_0x2db6470 .delay 1 (40,40,40) L_0x2db6470/d;
v0x2c9f950_0 .net "AandB", 0 0, L_0x2db6190;  1 drivers
v0x2c9fa30_0 .net "BxorSub", 0 0, L_0x2db5c80;  1 drivers
v0x2c9faf0_0 .net "a", 0 0, L_0x2db7c40;  alias, 1 drivers
v0x2c9fbc0_0 .net "b", 0 0, L_0x2db7da0;  alias, 1 drivers
v0x2c9fc80_0 .net "carryin", 0 0, L_0x2db5690;  alias, 1 drivers
v0x2c9fd90_0 .net "carryout", 0 0, L_0x2db6470;  alias, 1 drivers
v0x2c9fe50_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2c9fef0_0 .net "res", 0 0, L_0x2db5f90;  alias, 1 drivers
v0x2c9ffb0_0 .net "xAorB", 0 0, L_0x2db5de0;  1 drivers
v0x2ca0100_0 .net "xAorBandCin", 0 0, L_0x2db6400;  1 drivers
S_0x2ca17e0 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca19a0 .param/l "i" 0 4 165, +C4<011110>;
S_0x2ca1a60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ca17e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2db7ce0/d .functor AND 1, L_0x2dba660, L_0x2dba7c0, C4<1>, C4<1>;
L_0x2db7ce0 .delay 1 (40,40,40) L_0x2db7ce0/d;
L_0x2db7510/d .functor NAND 1, L_0x2dba660, L_0x2dba7c0, C4<1>, C4<1>;
L_0x2db7510 .delay 1 (20,20,20) L_0x2db7510/d;
L_0x2db59b0/d .functor OR 1, L_0x2dba660, L_0x2dba7c0, C4<0>, C4<0>;
L_0x2db59b0 .delay 1 (40,40,40) L_0x2db59b0/d;
L_0x2db8590/d .functor NOR 1, L_0x2dba660, L_0x2dba7c0, C4<0>, C4<0>;
L_0x2db8590 .delay 1 (20,20,20) L_0x2db8590/d;
L_0x2db8600/d .functor XOR 1, L_0x2dba660, L_0x2dba7c0, C4<0>, C4<0>;
L_0x2db8600 .delay 1 (40,40,40) L_0x2db8600/d;
L_0x2db9090/d .functor NOT 1, L_0x2dbaaa0, C4<0>, C4<0>, C4<0>;
L_0x2db9090 .delay 1 (10,10,10) L_0x2db9090/d;
L_0x2ca3000/d .functor NOT 1, L_0x2db7f50, C4<0>, C4<0>, C4<0>;
L_0x2ca3000 .delay 1 (10,10,10) L_0x2ca3000/d;
L_0x2db9240/d .functor NOT 1, L_0x2db7ff0, C4<0>, C4<0>, C4<0>;
L_0x2db9240 .delay 1 (10,10,10) L_0x2db9240/d;
L_0x2db93f0/d .functor AND 1, L_0x2db89d0, L_0x2db9090, L_0x2ca3000, L_0x2db9240;
L_0x2db93f0 .delay 1 (80,80,80) L_0x2db93f0/d;
L_0x2db95a0/d .functor AND 1, L_0x2db89d0, L_0x2dbaaa0, L_0x2ca3000, L_0x2db9240;
L_0x2db95a0 .delay 1 (80,80,80) L_0x2db95a0/d;
L_0x2db97b0/d .functor AND 1, L_0x2db8600, L_0x2db9090, L_0x2db7f50, L_0x2db9240;
L_0x2db97b0 .delay 1 (80,80,80) L_0x2db97b0/d;
L_0x2db9990/d .functor AND 1, L_0x2db89d0, L_0x2dbaaa0, L_0x2db7f50, L_0x2db9240;
L_0x2db9990 .delay 1 (80,80,80) L_0x2db9990/d;
L_0x2db9b60/d .functor AND 1, L_0x2db7ce0, L_0x2db9090, L_0x2ca3000, L_0x2db7ff0;
L_0x2db9b60 .delay 1 (80,80,80) L_0x2db9b60/d;
L_0x2db9d40/d .functor AND 1, L_0x2db7510, L_0x2dbaaa0, L_0x2ca3000, L_0x2db7ff0;
L_0x2db9d40 .delay 1 (80,80,80) L_0x2db9d40/d;
L_0x2db9af0/d .functor AND 1, L_0x2db8590, L_0x2db9090, L_0x2db7f50, L_0x2db7ff0;
L_0x2db9af0 .delay 1 (80,80,80) L_0x2db9af0/d;
L_0x2dba0d0/d .functor AND 1, L_0x2db59b0, L_0x2dbaaa0, L_0x2db7f50, L_0x2db7ff0;
L_0x2dba0d0 .delay 1 (80,80,80) L_0x2dba0d0/d;
L_0x2dba270/0/0 .functor OR 1, L_0x2db93f0, L_0x2db95a0, L_0x2db97b0, L_0x2db9b60;
L_0x2dba270/0/4 .functor OR 1, L_0x2db9d40, L_0x2db9af0, L_0x2dba0d0, L_0x2db9990;
L_0x2dba270/d .functor OR 1, L_0x2dba270/0/0, L_0x2dba270/0/4, C4<0>, C4<0>;
L_0x2dba270 .delay 1 (160,160,160) L_0x2dba270/d;
v0x2ca2960_0 .net "a", 0 0, L_0x2dba660;  1 drivers
v0x2ca2a20_0 .net "addSub", 0 0, L_0x2db89d0;  1 drivers
v0x2ca2af0_0 .net "andRes", 0 0, L_0x2db7ce0;  1 drivers
v0x2ca2bc0_0 .net "b", 0 0, L_0x2dba7c0;  1 drivers
v0x2ca2c90_0 .net "carryIn", 0 0, L_0x2dba970;  1 drivers
v0x2ca2d30_0 .net "carryOut", 0 0, L_0x2db8e90;  1 drivers
v0x2ca2e00_0 .net "initialResult", 0 0, L_0x2dba270;  1 drivers
v0x2ca2ea0_0 .net "isAdd", 0 0, L_0x2db93f0;  1 drivers
v0x2ca2f40_0 .net "isAnd", 0 0, L_0x2db9b60;  1 drivers
v0x2ca3070_0 .net "isNand", 0 0, L_0x2db9d40;  1 drivers
v0x2ca3110_0 .net "isNor", 0 0, L_0x2db9af0;  1 drivers
v0x2ca31b0_0 .net "isOr", 0 0, L_0x2dba0d0;  1 drivers
v0x2ca3270_0 .net "isSLT", 0 0, L_0x2db9990;  1 drivers
v0x2ca3330_0 .net "isSub", 0 0, L_0x2db95a0;  1 drivers
v0x2ca33f0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2ca3490_0 .net "isXor", 0 0, L_0x2db97b0;  1 drivers
v0x2ca3550_0 .net "nandRes", 0 0, L_0x2db7510;  1 drivers
v0x2ca3700_0 .net "norRes", 0 0, L_0x2db8590;  1 drivers
v0x2ca37a0_0 .net "orRes", 0 0, L_0x2db59b0;  1 drivers
v0x2ca3840_0 .net "s0", 0 0, L_0x2dbaaa0;  1 drivers
v0x2ca38e0_0 .net "s0inv", 0 0, L_0x2db9090;  1 drivers
v0x2ca39a0_0 .net "s1", 0 0, L_0x2db7f50;  1 drivers
v0x2ca3a60_0 .net "s1inv", 0 0, L_0x2ca3000;  1 drivers
v0x2ca3b20_0 .net "s2", 0 0, L_0x2db7ff0;  1 drivers
v0x2ca3be0_0 .net "s2inv", 0 0, L_0x2db9240;  1 drivers
v0x2ca3ca0_0 .net "xorRes", 0 0, L_0x2db8600;  1 drivers
S_0x2ca1d60 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ca1a60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2db8760/d .functor XOR 1, L_0x2dba7c0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2db8760 .delay 1 (40,40,40) L_0x2db8760/d;
L_0x2db8820/d .functor XOR 1, L_0x2dba660, L_0x2db8760, C4<0>, C4<0>;
L_0x2db8820 .delay 1 (40,40,40) L_0x2db8820/d;
L_0x2db89d0/d .functor XOR 1, L_0x2db8820, L_0x2dba970, C4<0>, C4<0>;
L_0x2db89d0 .delay 1 (40,40,40) L_0x2db89d0/d;
L_0x2db8bd0/d .functor AND 1, L_0x2dba660, L_0x2db8760, C4<1>, C4<1>;
L_0x2db8bd0 .delay 1 (40,40,40) L_0x2db8bd0/d;
L_0x2db5a20/d .functor AND 1, L_0x2db8820, L_0x2dba970, C4<1>, C4<1>;
L_0x2db5a20 .delay 1 (40,40,40) L_0x2db5a20/d;
L_0x2db8e90/d .functor OR 1, L_0x2db8bd0, L_0x2db5a20, C4<0>, C4<0>;
L_0x2db8e90 .delay 1 (40,40,40) L_0x2db8e90/d;
v0x2ca1ff0_0 .net "AandB", 0 0, L_0x2db8bd0;  1 drivers
v0x2ca20d0_0 .net "BxorSub", 0 0, L_0x2db8760;  1 drivers
v0x2ca2190_0 .net "a", 0 0, L_0x2dba660;  alias, 1 drivers
v0x2ca2260_0 .net "b", 0 0, L_0x2dba7c0;  alias, 1 drivers
v0x2ca2320_0 .net "carryin", 0 0, L_0x2dba970;  alias, 1 drivers
v0x2ca2430_0 .net "carryout", 0 0, L_0x2db8e90;  alias, 1 drivers
v0x2ca24f0_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2ca2590_0 .net "res", 0 0, L_0x2db89d0;  alias, 1 drivers
v0x2ca2650_0 .net "xAorB", 0 0, L_0x2db8820;  1 drivers
v0x2ca27a0_0 .net "xAorBandCin", 0 0, L_0x2db5a20;  1 drivers
S_0x2ca3e80 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca4040 .param/l "i" 0 4 165, +C4<011111>;
S_0x2ca4100 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ca3e80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2dba700/d .functor AND 1, L_0x2dbdd20, L_0x2dbab40, C4<1>, C4<1>;
L_0x2dba700 .delay 1 (40,40,40) L_0x2dba700/d;
L_0x2db9f30/d .functor NAND 1, L_0x2dbdd20, L_0x2dbab40, C4<1>, C4<1>;
L_0x2db9f30 .delay 1 (20,20,20) L_0x2db9f30/d;
L_0x2db8180/d .functor OR 1, L_0x2dbdd20, L_0x2dbab40, C4<0>, C4<0>;
L_0x2db8180 .delay 1 (40,40,40) L_0x2db8180/d;
L_0x2db8480/d .functor NOR 1, L_0x2dbdd20, L_0x2dbab40, C4<0>, C4<0>;
L_0x2db8480 .delay 1 (20,20,20) L_0x2db8480/d;
L_0x2db84f0/d .functor XOR 1, L_0x2dbdd20, L_0x2dbab40, C4<0>, C4<0>;
L_0x2db84f0 .delay 1 (40,40,40) L_0x2db84f0/d;
L_0x2dbbac0/d .functor NOT 1, L_0x2d92570, C4<0>, C4<0>, C4<0>;
L_0x2dbbac0 .delay 1 (10,10,10) L_0x2dbbac0/d;
L_0x2dbbc20/d .functor NOT 1, L_0x2d92610, C4<0>, C4<0>, C4<0>;
L_0x2dbbc20 .delay 1 (10,10,10) L_0x2dbbc20/d;
L_0x2dbbce0/d .functor NOT 1, L_0x2d8fab0, C4<0>, C4<0>, C4<0>;
L_0x2dbbce0 .delay 1 (10,10,10) L_0x2dbbce0/d;
L_0x2dbbe90/d .functor AND 1, L_0x2dbb3e0, L_0x2dbbac0, L_0x2dbbc20, L_0x2dbbce0;
L_0x2dbbe90 .delay 1 (80,80,80) L_0x2dbbe90/d;
L_0x2dbc040/d .functor AND 1, L_0x2dbb3e0, L_0x2d92570, L_0x2dbbc20, L_0x2dbbce0;
L_0x2dbc040 .delay 1 (80,80,80) L_0x2dbc040/d;
L_0x2dbc250/d .functor AND 1, L_0x2db84f0, L_0x2dbbac0, L_0x2d92610, L_0x2dbbce0;
L_0x2dbc250 .delay 1 (80,80,80) L_0x2dbc250/d;
L_0x2dbc430/d .functor AND 1, L_0x2dbb3e0, L_0x2d92570, L_0x2d92610, L_0x2dbbce0;
L_0x2dbc430 .delay 1 (80,80,80) L_0x2dbc430/d;
L_0x2dbc600/d .functor AND 1, L_0x2dba700, L_0x2dbbac0, L_0x2dbbc20, L_0x2d8fab0;
L_0x2dbc600 .delay 1 (80,80,80) L_0x2dbc600/d;
L_0x2dbc7e0/d .functor AND 1, L_0x2db9f30, L_0x2d92570, L_0x2dbbc20, L_0x2d8fab0;
L_0x2dbc7e0 .delay 1 (80,80,80) L_0x2dbc7e0/d;
L_0x2dbc590/d .functor AND 1, L_0x2db8480, L_0x2dbbac0, L_0x2d92610, L_0x2d8fab0;
L_0x2dbc590 .delay 1 (80,80,80) L_0x2dbc590/d;
L_0x2dbcb70/d .functor AND 1, L_0x2db8180, L_0x2d92570, L_0x2d92610, L_0x2d8fab0;
L_0x2dbcb70 .delay 1 (80,80,80) L_0x2dbcb70/d;
L_0x2dbcd10/0/0 .functor OR 1, L_0x2dbbe90, L_0x2dbc040, L_0x2dbc250, L_0x2dbc600;
L_0x2dbcd10/0/4 .functor OR 1, L_0x2dbc7e0, L_0x2dbc590, L_0x2dbcb70, L_0x2dbc430;
L_0x2dbcd10/d .functor OR 1, L_0x2dbcd10/0/0, L_0x2dbcd10/0/4, C4<0>, C4<0>;
L_0x2dbcd10 .delay 1 (160,160,160) L_0x2dbcd10/d;
v0x2ca5000_0 .net "a", 0 0, L_0x2dbdd20;  1 drivers
v0x2ca50c0_0 .net "addSub", 0 0, L_0x2dbb3e0;  1 drivers
v0x2ca5190_0 .net "andRes", 0 0, L_0x2dba700;  1 drivers
v0x2ca5260_0 .net "b", 0 0, L_0x2dbab40;  1 drivers
v0x2ca5330_0 .net "carryIn", 0 0, L_0x2d924d0;  1 drivers
v0x2ca53d0_0 .net "carryOut", 0 0, L_0x2dbb8c0;  1 drivers
v0x2ca54a0_0 .net "initialResult", 0 0, L_0x2dbcd10;  1 drivers
v0x2ca5540_0 .net "isAdd", 0 0, L_0x2dbbe90;  1 drivers
v0x2ca55e0_0 .net "isAnd", 0 0, L_0x2dbc600;  1 drivers
v0x2ca5710_0 .net "isNand", 0 0, L_0x2dbc7e0;  1 drivers
v0x2ca57b0_0 .net "isNor", 0 0, L_0x2dbc590;  1 drivers
v0x2ca5850_0 .net "isOr", 0 0, L_0x2dbcb70;  1 drivers
v0x2ca5910_0 .net "isSLT", 0 0, L_0x2dbc430;  1 drivers
v0x2ca59d0_0 .net "isSub", 0 0, L_0x2dbc040;  1 drivers
v0x2ca5a90_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2ca5b30_0 .net "isXor", 0 0, L_0x2dbc250;  1 drivers
v0x2ca5bf0_0 .net "nandRes", 0 0, L_0x2db9f30;  1 drivers
v0x2ca5da0_0 .net "norRes", 0 0, L_0x2db8480;  1 drivers
v0x2ca5e40_0 .net "orRes", 0 0, L_0x2db8180;  1 drivers
v0x2ca5ee0_0 .net "s0", 0 0, L_0x2d92570;  1 drivers
v0x2ca5f80_0 .net "s0inv", 0 0, L_0x2dbbac0;  1 drivers
v0x2ca6040_0 .net "s1", 0 0, L_0x2d92610;  1 drivers
v0x2ca6100_0 .net "s1inv", 0 0, L_0x2dbbc20;  1 drivers
v0x2ca61c0_0 .net "s2", 0 0, L_0x2d8fab0;  1 drivers
v0x2ca6280_0 .net "s2inv", 0 0, L_0x2dbbce0;  1 drivers
v0x2ca6340_0 .net "xorRes", 0 0, L_0x2db84f0;  1 drivers
S_0x2ca4400 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ca4100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2dbb170/d .functor XOR 1, L_0x2dbab40, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2dbb170 .delay 1 (40,40,40) L_0x2dbb170/d;
L_0x2dbb2d0/d .functor XOR 1, L_0x2dbdd20, L_0x2dbb170, C4<0>, C4<0>;
L_0x2dbb2d0 .delay 1 (40,40,40) L_0x2dbb2d0/d;
L_0x2dbb3e0/d .functor XOR 1, L_0x2dbb2d0, L_0x2d924d0, C4<0>, C4<0>;
L_0x2dbb3e0 .delay 1 (40,40,40) L_0x2dbb3e0/d;
L_0x2dbb5e0/d .functor AND 1, L_0x2dbdd20, L_0x2dbb170, C4<1>, C4<1>;
L_0x2dbb5e0 .delay 1 (40,40,40) L_0x2dbb5e0/d;
L_0x2dbb850/d .functor AND 1, L_0x2dbb2d0, L_0x2d924d0, C4<1>, C4<1>;
L_0x2dbb850 .delay 1 (40,40,40) L_0x2dbb850/d;
L_0x2dbb8c0/d .functor OR 1, L_0x2dbb5e0, L_0x2dbb850, C4<0>, C4<0>;
L_0x2dbb8c0 .delay 1 (40,40,40) L_0x2dbb8c0/d;
v0x2ca4690_0 .net "AandB", 0 0, L_0x2dbb5e0;  1 drivers
v0x2ca4770_0 .net "BxorSub", 0 0, L_0x2dbb170;  1 drivers
v0x2ca4830_0 .net "a", 0 0, L_0x2dbdd20;  alias, 1 drivers
v0x2ca4900_0 .net "b", 0 0, L_0x2dbab40;  alias, 1 drivers
v0x2ca49c0_0 .net "carryin", 0 0, L_0x2d924d0;  alias, 1 drivers
v0x2ca4ad0_0 .net "carryout", 0 0, L_0x2dbb8c0;  alias, 1 drivers
v0x2ca4b90_0 .net "isSubtract", 0 0, L_0x2dc0bb0;  alias, 1 drivers
v0x2ca4c30_0 .net "res", 0 0, L_0x2dbb3e0;  alias, 1 drivers
v0x2ca4cf0_0 .net "xAorB", 0 0, L_0x2dbb2d0;  1 drivers
v0x2ca4e40_0 .net "xAorBandCin", 0 0, L_0x2dbb850;  1 drivers
S_0x2ca6520 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2c7fa30 .param/l "j" 0 4 207, +C4<00>;
L_0x2d8fb50/d .functor AND 1, L_0x2d8fbc0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2d8fb50 .delay 1 (40,40,40) L_0x2d8fb50/d;
v0x2ca68f0_0 .net *"_s1", 0 0, L_0x2d8fbc0;  1 drivers
S_0x2ca6990 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca6ba0 .param/l "j" 0 4 207, +C4<01>;
L_0x2dbddc0/d .functor AND 1, L_0x2dbded0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbddc0 .delay 1 (40,40,40) L_0x2dbddc0/d;
v0x2ca6c60_0 .net *"_s1", 0 0, L_0x2dbded0;  1 drivers
S_0x2ca6d40 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca6f50 .param/l "j" 0 4 207, +C4<010>;
L_0x2dbe030/d .functor AND 1, L_0x2dbe0f0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbe030 .delay 1 (40,40,40) L_0x2dbe030/d;
v0x2ca7010_0 .net *"_s1", 0 0, L_0x2dbe0f0;  1 drivers
S_0x2ca70f0 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca7300 .param/l "j" 0 4 207, +C4<011>;
L_0x2dbe2e0/d .functor AND 1, L_0x2dbee80, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbe2e0 .delay 1 (40,40,40) L_0x2dbe2e0/d;
v0x2ca73c0_0 .net *"_s1", 0 0, L_0x2dbee80;  1 drivers
S_0x2ca74a0 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca76b0 .param/l "j" 0 4 207, +C4<0100>;
L_0x2dbef20/d .functor AND 1, L_0x2dbefe0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbef20 .delay 1 (40,40,40) L_0x2dbef20/d;
v0x2ca7770_0 .net *"_s1", 0 0, L_0x2dbefe0;  1 drivers
S_0x2ca7850 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca7a60 .param/l "j" 0 4 207, +C4<0101>;
L_0x2dbe7c0/d .functor AND 1, L_0x2dbe880, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbe7c0 .delay 1 (40,40,40) L_0x2dbe7c0/d;
v0x2ca7b20_0 .net *"_s1", 0 0, L_0x2dbe880;  1 drivers
S_0x2ca7c00 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca7e10 .param/l "j" 0 4 207, +C4<0110>;
L_0x2dbe9e0/d .functor AND 1, L_0x2dbeaa0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbe9e0 .delay 1 (40,40,40) L_0x2dbe9e0/d;
v0x2ca7ed0_0 .net *"_s1", 0 0, L_0x2dbeaa0;  1 drivers
S_0x2ca7fb0 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca81c0 .param/l "j" 0 4 207, +C4<0111>;
L_0x2dbe250/d .functor AND 1, L_0x2dbed60, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbe250 .delay 1 (40,40,40) L_0x2dbe250/d;
v0x2ca8280_0 .net *"_s1", 0 0, L_0x2dbed60;  1 drivers
S_0x2ca8360 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca8570 .param/l "j" 0 4 207, +C4<01000>;
L_0x2dbf8f0/d .functor AND 1, L_0x2dbf9b0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbf8f0 .delay 1 (40,40,40) L_0x2dbf8f0/d;
v0x2ca8630_0 .net *"_s1", 0 0, L_0x2dbf9b0;  1 drivers
S_0x2ca8710 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca8920 .param/l "j" 0 4 207, +C4<01001>;
L_0x2dbf140/d .functor AND 1, L_0x2dbf200, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbf140 .delay 1 (40,40,40) L_0x2dbf140/d;
v0x2ca89e0_0 .net *"_s1", 0 0, L_0x2dbf200;  1 drivers
S_0x2ca8ac0 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca8cd0 .param/l "j" 0 4 207, +C4<01010>;
L_0x2dbf360/d .functor AND 1, L_0x2dbf420, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbf360 .delay 1 (40,40,40) L_0x2dbf360/d;
v0x2ca8d90_0 .net *"_s1", 0 0, L_0x2dbf420;  1 drivers
S_0x2ca8e70 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca9040 .param/l "j" 0 4 207, +C4<01011>;
L_0x2dbf580/d .functor AND 1, L_0x2dbf640, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbf580 .delay 1 (40,40,40) L_0x2dbf580/d;
v0x2ca9100_0 .net *"_s1", 0 0, L_0x2dbf640;  1 drivers
S_0x2ca91e0 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca93f0 .param/l "j" 0 4 207, +C4<01100>;
L_0x2dc01d0/d .functor AND 1, L_0x2dc0240, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc01d0 .delay 1 (40,40,40) L_0x2dc01d0/d;
v0x2ca94b0_0 .net *"_s1", 0 0, L_0x2dc0240;  1 drivers
S_0x2ca9590 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca97a0 .param/l "j" 0 4 207, +C4<01101>;
L_0x2dbfb10/d .functor AND 1, L_0x2dbfbd0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbfb10 .delay 1 (40,40,40) L_0x2dbfb10/d;
v0x2ca9860_0 .net *"_s1", 0 0, L_0x2dbfbd0;  1 drivers
S_0x2ca9940 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca9b50 .param/l "j" 0 4 207, +C4<01110>;
L_0x2dbfd30/d .functor AND 1, L_0x2dbfdf0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbfd30 .delay 1 (40,40,40) L_0x2dbfd30/d;
v0x2ca9c10_0 .net *"_s1", 0 0, L_0x2dbfdf0;  1 drivers
S_0x2ca9cf0 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2ca9f00 .param/l "j" 0 4 207, +C4<01111>;
L_0x2dbec00/d .functor AND 1, L_0x2dbf790, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dbec00 .delay 1 (40,40,40) L_0x2dbec00/d;
v0x2ca9fc0_0 .net *"_s1", 0 0, L_0x2dbf790;  1 drivers
S_0x2caa0a0 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2caa2b0 .param/l "j" 0 4 207, +C4<010000>;
L_0x2dc0c40/d .functor AND 1, L_0x2dc0d00, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc0c40 .delay 1 (40,40,40) L_0x2dc0c40/d;
v0x2caa370_0 .net *"_s1", 0 0, L_0x2dc0d00;  1 drivers
S_0x2caa450 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2caa660 .param/l "j" 0 4 207, +C4<010001>;
L_0x2dc03a0/d .functor AND 1, L_0x2dc0460, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc03a0 .delay 1 (40,40,40) L_0x2dc03a0/d;
v0x2caa720_0 .net *"_s1", 0 0, L_0x2dc0460;  1 drivers
S_0x2caa800 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2caaa10 .param/l "j" 0 4 207, +C4<010010>;
L_0x2dc05c0/d .functor AND 1, L_0x2dc0680, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc05c0 .delay 1 (40,40,40) L_0x2dc05c0/d;
v0x2caaad0_0 .net *"_s1", 0 0, L_0x2dc0680;  1 drivers
S_0x2caabb0 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2caadc0 .param/l "j" 0 4 207, +C4<010011>;
L_0x2dc07e0/d .functor AND 1, L_0x2dc08a0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc07e0 .delay 1 (40,40,40) L_0x2dc07e0/d;
v0x2caae80_0 .net *"_s1", 0 0, L_0x2dc08a0;  1 drivers
S_0x2caaf60 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cab170 .param/l "j" 0 4 207, +C4<010100>;
L_0x2dc1510/d .functor AND 1, L_0x2dc15d0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc1510 .delay 1 (40,40,40) L_0x2dc1510/d;
v0x2cab230_0 .net *"_s1", 0 0, L_0x2dc15d0;  1 drivers
S_0x2cab310 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cab520 .param/l "j" 0 4 207, +C4<010101>;
L_0x2dc0e60/d .functor AND 1, L_0x2dc0f20, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc0e60 .delay 1 (40,40,40) L_0x2dc0e60/d;
v0x2cab5e0_0 .net *"_s1", 0 0, L_0x2dc0f20;  1 drivers
S_0x2cab6c0 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cab8d0 .param/l "j" 0 4 207, +C4<010110>;
L_0x2dc1080/d .functor AND 1, L_0x2dc1140, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc1080 .delay 1 (40,40,40) L_0x2dc1080/d;
v0x2cab990_0 .net *"_s1", 0 0, L_0x2dc1140;  1 drivers
S_0x2caba70 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cabc80 .param/l "j" 0 4 207, +C4<010111>;
L_0x2dc12a0/d .functor AND 1, L_0x2dc1360, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc12a0 .delay 1 (40,40,40) L_0x2dc12a0/d;
v0x2cabd40_0 .net *"_s1", 0 0, L_0x2dc1360;  1 drivers
S_0x2cabe20 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cac030 .param/l "j" 0 4 207, +C4<011000>;
L_0x2dc1400/d .functor AND 1, L_0x2dc1e50, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc1400 .delay 1 (40,40,40) L_0x2dc1400/d;
v0x2cac0f0_0 .net *"_s1", 0 0, L_0x2dc1e50;  1 drivers
S_0x2cac1d0 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cac3e0 .param/l "j" 0 4 207, +C4<011001>;
L_0x2dc1730/d .functor AND 1, L_0x2dc17f0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc1730 .delay 1 (40,40,40) L_0x2dc1730/d;
v0x2cac4a0_0 .net *"_s1", 0 0, L_0x2dc17f0;  1 drivers
S_0x2cac580 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cac790 .param/l "j" 0 4 207, +C4<011010>;
L_0x2dc1950/d .functor AND 1, L_0x2dc1a10, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc1950 .delay 1 (40,40,40) L_0x2dc1950/d;
v0x2cac850_0 .net *"_s1", 0 0, L_0x2dc1a10;  1 drivers
S_0x2cac930 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cacb40 .param/l "j" 0 4 207, +C4<011011>;
L_0x2dc1b70/d .functor AND 1, L_0x2dc1c30, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc1b70 .delay 1 (40,40,40) L_0x2dc1b70/d;
v0x2cacc00_0 .net *"_s1", 0 0, L_0x2dc1c30;  1 drivers
S_0x2cacce0 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cacef0 .param/l "j" 0 4 207, +C4<011100>;
L_0x2dc1cd0/d .functor AND 1, L_0x2dc26f0, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc1cd0 .delay 1 (40,40,40) L_0x2dc1cd0/d;
v0x2cacfb0_0 .net *"_s1", 0 0, L_0x2dc26f0;  1 drivers
S_0x2cad090 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cad2a0 .param/l "j" 0 4 207, +C4<011101>;
L_0x2dc1fb0/d .functor AND 1, L_0x2dc2070, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc1fb0 .delay 1 (40,40,40) L_0x2dc1fb0/d;
v0x2cad360_0 .net *"_s1", 0 0, L_0x2dc2070;  1 drivers
S_0x2cad440 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cad650 .param/l "j" 0 4 207, +C4<011110>;
L_0x2dc21d0/d .functor AND 1, L_0x2dc2290, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc21d0 .delay 1 (40,40,40) L_0x2dc21d0/d;
v0x2cad710_0 .net *"_s1", 0 0, L_0x2dc2290;  1 drivers
S_0x2cad7f0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x2c58c40;
 .timescale 0 0;
P_0x2cada00 .param/l "j" 0 4 207, +C4<011111>;
L_0x2dc3a70/d .functor AND 1, L_0x2dc0a50, L_0x2dc5f40, C4<1>, C4<1>;
L_0x2dc3a70 .delay 1 (40,40,40) L_0x2dc3a70/d;
v0x2cadac0_0 .net *"_s1", 0 0, L_0x2dc0a50;  1 drivers
S_0x2cadba0 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x2c58c40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2dc4030/d .functor XOR 1, L_0x2dc47d0, L_0x2dc0bb0, C4<0>, C4<0>;
L_0x2dc4030 .delay 1 (40,40,40) L_0x2dc4030/d;
L_0x2dc40f0/d .functor NOT 1, L_0x2dc5580, C4<0>, C4<0>, C4<0>;
L_0x2dc40f0 .delay 1 (10,10,10) L_0x2dc40f0/d;
L_0x2dc4250/d .functor NOT 1, L_0x2dc4030, C4<0>, C4<0>, C4<0>;
L_0x2dc4250 .delay 1 (10,10,10) L_0x2dc4250/d;
L_0x2dc4360/d .functor NOT 1, L_0x2dc48c0, C4<0>, C4<0>, C4<0>;
L_0x2dc4360 .delay 1 (10,10,10) L_0x2dc4360/d;
L_0x2dc44c0/d .functor AND 1, L_0x2dc5580, L_0x2dc4030, C4<1>, C4<1>;
L_0x2dc44c0 .delay 1 (40,40,40) L_0x2dc44c0/d;
L_0x2dc4f10/d .functor AND 1, L_0x2dc40f0, L_0x2dc4250, C4<1>, C4<1>;
L_0x2dc4f10 .delay 1 (40,40,40) L_0x2dc4f10/d;
L_0x2dc5020/d .functor AND 1, L_0x2dc44c0, L_0x2dc4360, C4<1>, C4<1>;
L_0x2dc5020 .delay 1 (40,40,40) L_0x2dc5020/d;
L_0x2dc51d0/d .functor AND 1, L_0x2dc4f10, L_0x2dc48c0, C4<1>, C4<1>;
L_0x2dc51d0 .delay 1 (40,40,40) L_0x2dc51d0/d;
L_0x2dc53d0/d .functor OR 1, L_0x2dc5020, L_0x2dc51d0, C4<0>, C4<0>;
L_0x2dc53d0 .delay 1 (40,40,40) L_0x2dc53d0/d;
v0x2ca6790_0 .net "BxorSub", 0 0, L_0x2dc4030;  1 drivers
v0x2cae180_0 .net "a", 0 0, L_0x2dc5580;  1 drivers
v0x2cae220_0 .net "aAndB", 0 0, L_0x2dc44c0;  1 drivers
v0x2cae2c0_0 .net "b", 0 0, L_0x2dc47d0;  1 drivers
v0x2cae360_0 .net "negToPos", 0 0, L_0x2dc5020;  1 drivers
v0x2cae470_0 .net "notA", 0 0, L_0x2dc40f0;  1 drivers
v0x2cae530_0 .net "notB", 0 0, L_0x2dc4250;  1 drivers
v0x2cae5f0_0 .net "notS", 0 0, L_0x2dc4360;  1 drivers
v0x2cae6b0_0 .net "notaAndNotb", 0 0, L_0x2dc4f10;  1 drivers
v0x2cae800_0 .net "overflow", 0 0, L_0x2dc53d0;  alias, 1 drivers
v0x2cae8c0_0 .net "posToNeg", 0 0, L_0x2dc51d0;  1 drivers
v0x2cae980_0 .net "s", 0 0, L_0x2dc48c0;  1 drivers
v0x2caea40_0 .net "sub", 0 0, L_0x2dc0bb0;  alias, 1 drivers
S_0x2c80700 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x2c58c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2dc5a40/0/0 .functor OR 1, L_0x2dc5d70, L_0x2dc5c60, L_0x2dc6c00, L_0x2dc6cf0;
L_0x2dc5a40/0/4 .functor OR 1, L_0x2dc6de0, L_0x2dc6ed0, L_0x2dc6fc0, L_0x2dc70b0;
L_0x2dc5a40/0/8 .functor OR 1, L_0x2dc71f0, L_0x2dc6af0, L_0x2dc7550, L_0x2dc75f0;
L_0x2dc5a40/0/12 .functor OR 1, L_0x2dc7750, L_0x2dc7840, L_0x2dc79b0, L_0x2dc7aa0;
L_0x2dc5a40/0/16 .functor OR 1, L_0x2dc7c20, L_0x2dc7d10, L_0x2dc7ea0, L_0x2dc7f40;
L_0x2dc5a40/0/20 .functor OR 1, L_0x2dc7e00, L_0x2dc8130, L_0x2dc8030, L_0x2dc8330;
L_0x2dc5a40/0/24 .functor OR 1, L_0x2dc8220, L_0x2dc72e0, L_0x2dc74b0, L_0x2dc8420;
L_0x2dc5a40/0/28 .functor OR 1, L_0x2dc73d0, L_0x2dc8a90, L_0x2dc8950, L_0x2dc8c80;
L_0x2dc5a40/1/0 .functor OR 1, L_0x2dc5a40/0/0, L_0x2dc5a40/0/4, L_0x2dc5a40/0/8, L_0x2dc5a40/0/12;
L_0x2dc5a40/1/4 .functor OR 1, L_0x2dc5a40/0/16, L_0x2dc5a40/0/20, L_0x2dc5a40/0/24, L_0x2dc5a40/0/28;
L_0x2dc5a40/d .functor NOR 1, L_0x2dc5a40/1/0, L_0x2dc5a40/1/4, C4<0>, C4<0>;
L_0x2dc5a40 .delay 1 (320,320,320) L_0x2dc5a40/d;
v0x2c80930_0 .net *"_s10", 0 0, L_0x2dc6de0;  1 drivers
v0x2caf2f0_0 .net *"_s12", 0 0, L_0x2dc6ed0;  1 drivers
v0x2caf390_0 .net *"_s14", 0 0, L_0x2dc6fc0;  1 drivers
v0x2caf430_0 .net *"_s16", 0 0, L_0x2dc70b0;  1 drivers
v0x2caf4f0_0 .net *"_s18", 0 0, L_0x2dc71f0;  1 drivers
v0x2caf620_0 .net *"_s2", 0 0, L_0x2dc5d70;  1 drivers
v0x2caf700_0 .net *"_s20", 0 0, L_0x2dc6af0;  1 drivers
v0x2caf7e0_0 .net *"_s22", 0 0, L_0x2dc7550;  1 drivers
v0x2caf8c0_0 .net *"_s24", 0 0, L_0x2dc75f0;  1 drivers
v0x2cafa30_0 .net *"_s26", 0 0, L_0x2dc7750;  1 drivers
v0x2cafb10_0 .net *"_s28", 0 0, L_0x2dc7840;  1 drivers
v0x2cafbf0_0 .net *"_s30", 0 0, L_0x2dc79b0;  1 drivers
v0x2cafcd0_0 .net *"_s32", 0 0, L_0x2dc7aa0;  1 drivers
v0x2cafdb0_0 .net *"_s34", 0 0, L_0x2dc7c20;  1 drivers
v0x2cafe90_0 .net *"_s36", 0 0, L_0x2dc7d10;  1 drivers
v0x2caff70_0 .net *"_s38", 0 0, L_0x2dc7ea0;  1 drivers
v0x2cb0050_0 .net *"_s4", 0 0, L_0x2dc5c60;  1 drivers
v0x2cb0200_0 .net *"_s40", 0 0, L_0x2dc7f40;  1 drivers
v0x2cb02a0_0 .net *"_s42", 0 0, L_0x2dc7e00;  1 drivers
v0x2cb0380_0 .net *"_s44", 0 0, L_0x2dc8130;  1 drivers
v0x2cb0460_0 .net *"_s46", 0 0, L_0x2dc8030;  1 drivers
v0x2cb0540_0 .net *"_s48", 0 0, L_0x2dc8330;  1 drivers
v0x2cb0620_0 .net *"_s50", 0 0, L_0x2dc8220;  1 drivers
v0x2cb0700_0 .net *"_s52", 0 0, L_0x2dc72e0;  1 drivers
v0x2cb07e0_0 .net *"_s54", 0 0, L_0x2dc74b0;  1 drivers
v0x2cb08c0_0 .net *"_s56", 0 0, L_0x2dc8420;  1 drivers
v0x2cb09a0_0 .net *"_s58", 0 0, L_0x2dc73d0;  1 drivers
v0x2cb0a80_0 .net *"_s6", 0 0, L_0x2dc6c00;  1 drivers
v0x2cb0b60_0 .net *"_s60", 0 0, L_0x2dc8a90;  1 drivers
v0x2cb0c40_0 .net *"_s62", 0 0, L_0x2dc8950;  1 drivers
v0x2cb0d20_0 .net *"_s64", 0 0, L_0x2dc8c80;  1 drivers
v0x2cb0e00_0 .net *"_s8", 0 0, L_0x2dc6cf0;  1 drivers
v0x2cb0ee0_0 .net8 "bitt", 31 0, RS_0x7f6b8ce9e198;  alias, 2 drivers
v0x2cb0110_0 .net "out", 0 0, L_0x2dc5a40;  alias, 1 drivers
L_0x2dc5d70 .part RS_0x7f6b8ce9e198, 0, 1;
L_0x2dc5c60 .part RS_0x7f6b8ce9e198, 1, 1;
L_0x2dc6c00 .part RS_0x7f6b8ce9e198, 2, 1;
L_0x2dc6cf0 .part RS_0x7f6b8ce9e198, 3, 1;
L_0x2dc6de0 .part RS_0x7f6b8ce9e198, 4, 1;
L_0x2dc6ed0 .part RS_0x7f6b8ce9e198, 5, 1;
L_0x2dc6fc0 .part RS_0x7f6b8ce9e198, 6, 1;
L_0x2dc70b0 .part RS_0x7f6b8ce9e198, 7, 1;
L_0x2dc71f0 .part RS_0x7f6b8ce9e198, 8, 1;
L_0x2dc6af0 .part RS_0x7f6b8ce9e198, 9, 1;
L_0x2dc7550 .part RS_0x7f6b8ce9e198, 10, 1;
L_0x2dc75f0 .part RS_0x7f6b8ce9e198, 11, 1;
L_0x2dc7750 .part RS_0x7f6b8ce9e198, 12, 1;
L_0x2dc7840 .part RS_0x7f6b8ce9e198, 13, 1;
L_0x2dc79b0 .part RS_0x7f6b8ce9e198, 14, 1;
L_0x2dc7aa0 .part RS_0x7f6b8ce9e198, 15, 1;
L_0x2dc7c20 .part RS_0x7f6b8ce9e198, 16, 1;
L_0x2dc7d10 .part RS_0x7f6b8ce9e198, 17, 1;
L_0x2dc7ea0 .part RS_0x7f6b8ce9e198, 18, 1;
L_0x2dc7f40 .part RS_0x7f6b8ce9e198, 19, 1;
L_0x2dc7e00 .part RS_0x7f6b8ce9e198, 20, 1;
L_0x2dc8130 .part RS_0x7f6b8ce9e198, 21, 1;
L_0x2dc8030 .part RS_0x7f6b8ce9e198, 22, 1;
L_0x2dc8330 .part RS_0x7f6b8ce9e198, 23, 1;
L_0x2dc8220 .part RS_0x7f6b8ce9e198, 24, 1;
L_0x2dc72e0 .part RS_0x7f6b8ce9e198, 25, 1;
L_0x2dc74b0 .part RS_0x7f6b8ce9e198, 26, 1;
L_0x2dc8420 .part RS_0x7f6b8ce9e198, 27, 1;
L_0x2dc73d0 .part RS_0x7f6b8ce9e198, 28, 1;
L_0x2dc8a90 .part RS_0x7f6b8ce9e198, 29, 1;
L_0x2dc8950 .part RS_0x7f6b8ce9e198, 30, 1;
L_0x2dc8c80 .part RS_0x7f6b8ce9e198, 31, 1;
S_0x2cb45f0 .scope module, "alumain" "alu" 3 135, 4 145 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryout"
    .port_info 1 /OUTPUT 1 "zero"
    .port_info 2 /OUTPUT 1 "overflow"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2e887b0/d .functor OR 1, L_0x2e8afb0, L_0x2e8b110, C4<0>, C4<0>;
L_0x2e887b0 .delay 1 (40,40,40) L_0x2e887b0/d;
L_0x2e8b3c0/d .functor OR 1, L_0x2e887b0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e8b3c0 .delay 1 (40,40,40) L_0x2e8b3c0/d;
L_0x2e8b4d0/d .functor OR 1, L_0x2e8c270, L_0x2e8bb40, C4<0>, C4<0>;
L_0x2e8b4d0 .delay 1 (40,40,40) L_0x2e8b4d0/d;
L_0x2e8d260/d .functor NOT 1, L_0x2e8c5b0, C4<0>, C4<0>, C4<0>;
L_0x2e8d260 .delay 1 (10,10,10) L_0x2e8d260/d;
L_0x2e8c710/d .functor NOT 1, L_0x2e8cfd0, C4<0>, C4<0>, C4<0>;
L_0x2e8c710 .delay 1 (10,10,10) L_0x2e8c710/d;
L_0x2e8c7d0/d .functor AND 1, L_0x2e8d260, L_0x2e8c930, L_0x2e8da90, C4<1>;
L_0x2e8c7d0 .delay 1 (60,60,60) L_0x2e8c7d0/d;
L_0x2e8db30/d .functor NOT 1, L_0x2e8c7d0, C4<0>, C4<0>, C4<0>;
L_0x2e8db30 .delay 1 (10,10,10) L_0x2e8db30/d;
L_0x2e8dc40/d .functor AND 1, L_0x2e8ddf0, L_0x2e8c710, L_0x2e8c7d0, C4<1>;
L_0x2e8dc40 .delay 1 (60,60,60) L_0x2e8dc40/d;
L_0x2e8d3c0/d .functor OR 1, L_0x2e8d520, L_0x2e8dc40, C4<0>, C4<0>;
L_0x2e8d3c0 .delay 1 (40,40,40) L_0x2e8d3c0/d;
v0x2d2cf70_0 .net "SLTval", 0 0, L_0x2e8dc40;  1 drivers
v0x2d2d010_0 .net *"_s321", 0 0, L_0x2e84880;  1 drivers
v0x2d2d0b0_0 .net *"_s324", 0 0, L_0x2e82bc0;  1 drivers
v0x2d2d1a0_0 .net *"_s327", 0 0, L_0x2e85cc0;  1 drivers
v0x2d2d280_0 .net *"_s330", 0 0, L_0x2e85e20;  1 drivers
v0x2d2d3b0_0 .net *"_s333", 0 0, L_0x2e860f0;  1 drivers
v0x2d2d490_0 .net *"_s336", 0 0, L_0x2e86670;  1 drivers
v0x2d2d570_0 .net *"_s339", 0 0, L_0x2e86890;  1 drivers
v0x2d2d650_0 .net *"_s342", 0 0, L_0x2e85ee0;  1 drivers
v0x2d2d7c0_0 .net *"_s345", 0 0, L_0x2e874f0;  1 drivers
v0x2d2d8a0_0 .net *"_s348", 0 0, L_0x2e86d40;  1 drivers
v0x2d2d980_0 .net *"_s351", 0 0, L_0x2e86f60;  1 drivers
v0x2d2da60_0 .net *"_s354", 0 0, L_0x2e87180;  1 drivers
v0x2d2db40_0 .net *"_s357", 0 0, L_0x2e87dd0;  1 drivers
v0x2d2dc20_0 .net *"_s360", 0 0, L_0x2e87710;  1 drivers
v0x2d2dd00_0 .net *"_s363", 0 0, L_0x2e87930;  1 drivers
v0x2d2dde0_0 .net *"_s366", 0 0, L_0x2e86ab0;  1 drivers
v0x2d2df90_0 .net *"_s369", 0 0, L_0x2e88840;  1 drivers
v0x2d2e030_0 .net *"_s372", 0 0, L_0x2e87fa0;  1 drivers
v0x2d2e110_0 .net *"_s375", 0 0, L_0x2e881c0;  1 drivers
v0x2d2e1f0_0 .net *"_s378", 0 0, L_0x2e883e0;  1 drivers
v0x2d2e2d0_0 .net *"_s381", 0 0, L_0x2e89110;  1 drivers
v0x2d2e3b0_0 .net *"_s384", 0 0, L_0x2e88a60;  1 drivers
v0x2d2e490_0 .net *"_s387", 0 0, L_0x2e88c80;  1 drivers
v0x2d2e570_0 .net *"_s390", 0 0, L_0x2e88ea0;  1 drivers
v0x2d2e650_0 .net *"_s393", 0 0, L_0x2e89000;  1 drivers
v0x2d2e730_0 .net *"_s396", 0 0, L_0x2e89330;  1 drivers
v0x2d2e810_0 .net *"_s399", 0 0, L_0x2e89550;  1 drivers
v0x2d2e8f0_0 .net *"_s402", 0 0, L_0x2e89770;  1 drivers
v0x2d2e9d0_0 .net *"_s405", 0 0, L_0x2e898d0;  1 drivers
v0x2d2eab0_0 .net *"_s408", 0 0, L_0x2e89bb0;  1 drivers
v0x2d2eb90_0 .net *"_s411", 0 0, L_0x2e89dd0;  1 drivers
v0x2d2ec70_0 .net *"_s414", 0 0, L_0x2e8b670;  1 drivers
v0x2d2dec0_0 .net *"_s420", 0 0, L_0x2e8afb0;  1 drivers
v0x2d2ef40_0 .net *"_s422", 0 0, L_0x2e8b110;  1 drivers
v0x2d2f020_0 .net *"_s424", 0 0, L_0x2e8b3c0;  1 drivers
v0x2d2f100_0 .net *"_s429", 0 0, L_0x2e8c270;  1 drivers
v0x2d2f1e0_0 .net *"_s431", 0 0, L_0x2e8bb40;  1 drivers
v0x2d2f2c0_0 .net *"_s440", 0 0, L_0x2e8c5b0;  1 drivers
v0x2d2f3a0_0 .net *"_s444", 0 0, L_0x2e8c930;  1 drivers
v0x2d2f480_0 .net *"_s446", 0 0, L_0x2e8da90;  1 drivers
v0x2d2f560_0 .net *"_s450", 0 0, L_0x2e8ddf0;  1 drivers
v0x2d2f640_0 .net *"_s452", 0 0, L_0x2e8d3c0;  1 drivers
v0x2d2f720_0 .net *"_s455", 0 0, L_0x2e8d520;  1 drivers
v0x2d2f800_0 .net "carryOut", 32 0, L_0x2e8b200;  1 drivers
v0x2d2f8e0_0 .net "carryout", 0 0, L_0x2e8b4d0;  alias, 1 drivers
v0x2d2f9a0_0 .net "command", 2 0, v0x2d32c10_0;  alias, 1 drivers
v0x2d2fa80_0 .net "initialResult", 31 0, L_0x2e84fb0;  1 drivers
v0x2d2fb60_0 .net "isSLT", 0 0, L_0x2e8c7d0;  1 drivers
v0x2d2fc20_0 .net "isSLTinv", 0 0, L_0x2e8db30;  1 drivers
v0x2d2fce0_0 .net "isSubtract", 0 0, L_0x2e887b0;  1 drivers
v0x2d2fd80_0 .net "operandA", 31 0, L_0x2e2ecd0;  alias, 1 drivers
v0x2d2fe60_0 .net "operandB", 31 0, L_0x2e90f40;  alias, 1 drivers
v0x2d2ff40_0 .net "overflow", 0 0, L_0x2e8cfd0;  alias, 1 drivers
v0x2d2ffe0_0 .net "overflowInv", 0 0, L_0x2e8c710;  1 drivers
v0x2d30080_0 .net8 "result", 31 0, RS_0x7f6b8ce60e68;  alias, 2 drivers
v0x2d30170_0 .net "s2inv", 0 0, L_0x2e8d260;  1 drivers
v0x2d30210_0 .net "zero", 0 0, L_0x2e8d680;  alias, 1 drivers
L_0x2e31c70 .part L_0x2e2ecd0, 0, 1;
L_0x2e31dd0 .part L_0x2e90f40, 0, 1;
L_0x2e30250 .part L_0x2e8b200, 0, 1;
L_0x2e32010 .part v0x2d32c10_0, 0, 1;
L_0x2e320b0 .part v0x2d32c10_0, 1, 1;
L_0x2e321e0 .part v0x2d32c10_0, 2, 1;
L_0x2e345e0 .part L_0x2e2ecd0, 1, 1;
L_0x2e34850 .part L_0x2e90f40, 1, 1;
L_0x2e34a00 .part L_0x2e8b200, 1, 1;
L_0x2e34aa0 .part v0x2d32c10_0, 0, 1;
L_0x2e34b40 .part v0x2d32c10_0, 1, 1;
L_0x2e34be0 .part v0x2d32c10_0, 2, 1;
L_0x2e371c0 .part L_0x2e2ecd0, 2, 1;
L_0x2e37320 .part L_0x2e90f40, 2, 1;
L_0x2e34fe0 .part L_0x2e8b200, 2, 1;
L_0x2e37560 .part v0x2d32c10_0, 0, 1;
L_0x2e37690 .part v0x2d32c10_0, 1, 1;
L_0x2e37730 .part v0x2d32c10_0, 2, 1;
L_0x2e39c50 .part L_0x2e2ecd0, 3, 1;
L_0x2e39db0 .part L_0x2e90f40, 3, 1;
L_0x2e377d0 .part L_0x2e8b200, 3, 1;
L_0x2e3a080 .part v0x2d32c10_0, 0, 1;
L_0x2e3a120 .part v0x2d32c10_0, 1, 1;
L_0x2e3a1c0 .part v0x2d32c10_0, 2, 1;
L_0x2e3c690 .part L_0x2e2ecd0, 4, 1;
L_0x2e3c7f0 .part L_0x2e90f40, 4, 1;
L_0x2e3a460 .part L_0x2e8b200, 4, 1;
L_0x2e3ca80 .part v0x2d32c10_0, 0, 1;
L_0x2e3c9a0 .part v0x2d32c10_0, 1, 1;
L_0x2e34c80 .part v0x2d32c10_0, 2, 1;
L_0x2e3f230 .part L_0x2e2ecd0, 5, 1;
L_0x2e3f390 .part L_0x2e90f40, 5, 1;
L_0x2e3ce20 .part L_0x2e8b200, 5, 1;
L_0x2e3f760 .part v0x2d32c10_0, 0, 1;
L_0x2e3f650 .part v0x2d32c10_0, 1, 1;
L_0x2e3f920 .part v0x2d32c10_0, 2, 1;
L_0x2e41e10 .part L_0x2e2ecd0, 6, 1;
L_0x2e41f70 .part L_0x2e90f40, 6, 1;
L_0x2e3fb40 .part L_0x2e8b200, 6, 1;
L_0x2e3fa50 .part v0x2d32c10_0, 0, 1;
L_0x2e42270 .part v0x2d32c10_0, 1, 1;
L_0x2e42310 .part v0x2d32c10_0, 2, 1;
L_0x2e44870 .part L_0x2e2ecd0, 7, 1;
L_0x2e449d0 .part L_0x2e90f40, 7, 1;
L_0x2e423b0 .part L_0x2e8b200, 7, 1;
L_0x2e42450 .part v0x2d32c10_0, 0, 1;
L_0x2e44b80 .part v0x2d32c10_0, 1, 1;
L_0x2e44c20 .part v0x2d32c10_0, 2, 1;
L_0x2e473e0 .part L_0x2e2ecd0, 8, 1;
L_0x2e47540 .part L_0x2e90f40, 8, 1;
L_0x2e45200 .part L_0x2e8b200, 8, 1;
L_0x2e44e90 .part v0x2d32c10_0, 0, 1;
L_0x2e478a0 .part v0x2d32c10_0, 1, 1;
L_0x2e47940 .part v0x2d32c10_0, 2, 1;
L_0x2e49e40 .part L_0x2e2ecd0, 9, 1;
L_0x2e34740 .part L_0x2e90f40, 9, 1;
L_0x2e47c60 .part L_0x2e8b200, 9, 1;
L_0x2e47a70 .part v0x2d32c10_0, 0, 1;
L_0x2e4a4a0 .part v0x2d32c10_0, 1, 1;
L_0x2e4a540 .part v0x2d32c10_0, 2, 1;
L_0x2e4cbc0 .part L_0x2e2ecd0, 10, 1;
L_0x2e4cd20 .part L_0x2e90f40, 10, 1;
L_0x2e4ced0 .part L_0x2e8b200, 10, 1;
L_0x2e4cf70 .part v0x2d32c10_0, 0, 1;
L_0x2e4d010 .part v0x2d32c10_0, 1, 1;
L_0x2e4d0b0 .part v0x2d32c10_0, 2, 1;
L_0x2e4f5c0 .part L_0x2e2ecd0, 11, 1;
L_0x2e4f720 .part L_0x2e90f40, 11, 1;
L_0x2e4d430 .part L_0x2e8b200, 11, 1;
L_0x2e4d1e0 .part v0x2d32c10_0, 0, 1;
L_0x2e4d280 .part v0x2d32c10_0, 1, 1;
L_0x2e4fb10 .part v0x2d32c10_0, 2, 1;
L_0x2e51fe0 .part L_0x2e2ecd0, 12, 1;
L_0x2e52140 .part L_0x2e90f40, 12, 1;
L_0x2e4fe50 .part L_0x2e8b200, 12, 1;
L_0x2e4fc40 .part v0x2d32c10_0, 0, 1;
L_0x2e4fce0 .part v0x2d32c10_0, 1, 1;
L_0x2e52560 .part v0x2d32c10_0, 2, 1;
L_0x2e54a00 .part L_0x2e2ecd0, 13, 1;
L_0x2e54b60 .part L_0x2e90f40, 13, 1;
L_0x2e3f540 .part L_0x2e8b200, 13, 1;
L_0x2e52600 .part v0x2d32c10_0, 0, 1;
L_0x2e526a0 .part v0x2d32c10_0, 1, 1;
L_0x2e52740 .part v0x2d32c10_0, 2, 1;
L_0x2e57530 .part L_0x2e2ecd0, 14, 1;
L_0x2e57690 .part L_0x2e90f40, 14, 1;
L_0x2e54f20 .part L_0x2e8b200, 14, 1;
L_0x2e54fc0 .part v0x2d32c10_0, 0, 1;
L_0x2e55060 .part v0x2d32c10_0, 1, 1;
L_0x2e55100 .part v0x2d32c10_0, 2, 1;
L_0x2e59fa0 .part L_0x2e2ecd0, 15, 1;
L_0x2e5a100 .part L_0x2e90f40, 15, 1;
L_0x2e57d70 .part L_0x2e8b200, 15, 1;
L_0x2e44cf0 .part v0x2d32c10_0, 0, 1;
L_0x2e5a5b0 .part v0x2d32c10_0, 1, 1;
L_0x2e5a650 .part v0x2d32c10_0, 2, 1;
L_0x2e5cb10 .part L_0x2e2ecd0, 16, 1;
L_0x2e5cc70 .part L_0x2e90f40, 16, 1;
L_0x2e5ce20 .part L_0x2e8b200, 16, 1;
L_0x2e5cf50 .part v0x2d32c10_0, 0, 1;
L_0x2e5a6f0 .part v0x2d32c10_0, 1, 1;
L_0x2e5a790 .part v0x2d32c10_0, 2, 1;
L_0x2e5f550 .part L_0x2e2ecd0, 17, 1;
L_0x2e5f6b0 .part L_0x2e90f40, 17, 1;
L_0x2e5cff0 .part L_0x2e8b200, 17, 1;
L_0x2e5d090 .part v0x2d32c10_0, 0, 1;
L_0x2e5d130 .part v0x2d32c10_0, 1, 1;
L_0x2e5d1d0 .part v0x2d32c10_0, 2, 1;
L_0x2e61fb0 .part L_0x2e2ecd0, 18, 1;
L_0x2e62110 .part L_0x2e90f40, 18, 1;
L_0x2e5fd80 .part L_0x2e8b200, 18, 1;
L_0x2e5f8f0 .part v0x2d32c10_0, 0, 1;
L_0x2e5f990 .part v0x2d32c10_0, 1, 1;
L_0x2e5fa30 .part v0x2d32c10_0, 2, 1;
L_0x2e649c0 .part L_0x2e2ecd0, 19, 1;
L_0x2e64b20 .part L_0x2e90f40, 19, 1;
L_0x2e622c0 .part L_0x2e8b200, 19, 1;
L_0x2e62360 .part v0x2d32c10_0, 0, 1;
L_0x2e62400 .part v0x2d32c10_0, 1, 1;
L_0x2e624a0 .part v0x2d32c10_0, 2, 1;
L_0x2e674b0 .part L_0x2e2ecd0, 20, 1;
L_0x2e67610 .part L_0x2e90f40, 20, 1;
L_0x2e64cd0 .part L_0x2e8b200, 20, 1;
L_0x2e64d70 .part v0x2d32c10_0, 0, 1;
L_0x2e64e10 .part v0x2d32c10_0, 1, 1;
L_0x2e64eb0 .part v0x2d32c10_0, 2, 1;
L_0x2e6a330 .part L_0x2e2ecd0, 21, 1;
L_0x2e6a490 .part L_0x2e90f40, 21, 1;
L_0x2e6a640 .part L_0x2e8b200, 21, 1;
L_0x2e6a6e0 .part v0x2d32c10_0, 0, 1;
L_0x2e4a5e0 .part v0x2d32c10_0, 1, 1;
L_0x2e4a680 .part v0x2d32c10_0, 2, 1;
L_0x2e6cdd0 .part L_0x2e2ecd0, 22, 1;
L_0x2e6cf30 .part L_0x2e90f40, 22, 1;
L_0x2e6d0e0 .part L_0x2e8b200, 22, 1;
L_0x2e6d210 .part v0x2d32c10_0, 0, 1;
L_0x2e6a780 .part v0x2d32c10_0, 1, 1;
L_0x2e6a820 .part v0x2d32c10_0, 2, 1;
L_0x2e6f880 .part L_0x2e2ecd0, 23, 1;
L_0x2e6f9e0 .part L_0x2e90f40, 23, 1;
L_0x2e6d2b0 .part L_0x2e8b200, 23, 1;
L_0x2e6d350 .part v0x2d32c10_0, 0, 1;
L_0x2e6d3f0 .part v0x2d32c10_0, 1, 1;
L_0x2e6d490 .part v0x2d32c10_0, 2, 1;
L_0x2e722f0 .part L_0x2e2ecd0, 24, 1;
L_0x2e72450 .part L_0x2e90f40, 24, 1;
L_0x2e70070 .part L_0x2e8b200, 24, 1;
L_0x2e6fc20 .part v0x2d32c10_0, 0, 1;
L_0x2e6fcc0 .part v0x2d32c10_0, 1, 1;
L_0x2e6fd60 .part v0x2d32c10_0, 2, 1;
L_0x2e74d50 .part L_0x2e2ecd0, 25, 1;
L_0x2e49fa0 .part L_0x2e90f40, 25, 1;
L_0x2e72600 .part L_0x2e8b200, 25, 1;
L_0x2e726a0 .part v0x2d32c10_0, 0, 1;
L_0x2e72740 .part v0x2d32c10_0, 1, 1;
L_0x2e727e0 .part v0x2d32c10_0, 2, 1;
L_0x2e779d0 .part L_0x2e2ecd0, 26, 1;
L_0x2e77b30 .part L_0x2e90f40, 26, 1;
L_0x2e77ce0 .part L_0x2e8b200, 26, 1;
L_0x2e77e10 .part v0x2d32c10_0, 0, 1;
L_0x2e752c0 .part v0x2d32c10_0, 1, 1;
L_0x2e75360 .part v0x2d32c10_0, 2, 1;
L_0x2e7a450 .part L_0x2e2ecd0, 27, 1;
L_0x2e7a5b0 .part L_0x2e90f40, 27, 1;
L_0x2e77eb0 .part L_0x2e8b200, 27, 1;
L_0x2e77f50 .part v0x2d32c10_0, 0, 1;
L_0x2e77ff0 .part v0x2d32c10_0, 1, 1;
L_0x2e78090 .part v0x2d32c10_0, 2, 1;
L_0x2e7ce60 .part L_0x2e2ecd0, 28, 1;
L_0x2e7cfc0 .part L_0x2e90f40, 28, 1;
L_0x2e7d170 .part L_0x2e8b200, 28, 1;
L_0x2e7d2a0 .part v0x2d32c10_0, 0, 1;
L_0x2e7a760 .part v0x2d32c10_0, 1, 1;
L_0x2e7a800 .part v0x2d32c10_0, 2, 1;
L_0x2e7f8f0 .part L_0x2e2ecd0, 29, 1;
L_0x2e7fa50 .part L_0x2e90f40, 29, 1;
L_0x2e54d10 .part L_0x2e8b200, 29, 1;
L_0x2e54db0 .part v0x2d32c10_0, 0, 1;
L_0x2e54e50 .part v0x2d32c10_0, 1, 1;
L_0x2e7d340 .part v0x2d32c10_0, 2, 1;
L_0x2e82530 .part L_0x2e2ecd0, 30, 1;
L_0x2e82690 .part L_0x2e90f40, 30, 1;
L_0x2e80010 .part L_0x2e8b200, 30, 1;
L_0x2e800b0 .part v0x2d32c10_0, 0, 1;
L_0x2e80150 .part v0x2d32c10_0, 1, 1;
L_0x2e801f0 .part v0x2d32c10_0, 2, 1;
LS_0x2e84fb0_0_0 .concat8 [ 1 1 1 1], L_0x2e31880, L_0x2e341f0, L_0x2e36dd0, L_0x2e39860;
LS_0x2e84fb0_0_4 .concat8 [ 1 1 1 1], L_0x2e3c2a0, L_0x2e3ee40, L_0x2e41a20, L_0x2e44480;
LS_0x2e84fb0_0_8 .concat8 [ 1 1 1 1], L_0x2e46ff0, L_0x2e49a50, L_0x2e4c7d0, L_0x2e4f1d0;
LS_0x2e84fb0_0_12 .concat8 [ 1 1 1 1], L_0x2e51bf0, L_0x2e54610, L_0x2e57140, L_0x2e59bb0;
LS_0x2e84fb0_0_16 .concat8 [ 1 1 1 1], L_0x2e5c720, L_0x2e5f160, L_0x2e61bc0, L_0x2e645d0;
LS_0x2e84fb0_0_20 .concat8 [ 1 1 1 1], L_0x2e670c0, L_0x2e69f40, L_0x2e6c9e0, L_0x2e6f490;
LS_0x2e84fb0_0_24 .concat8 [ 1 1 1 1], L_0x2e71f00, L_0x2e74960, L_0x2e775e0, L_0x2e7a060;
LS_0x2e84fb0_0_28 .concat8 [ 1 1 1 1], L_0x2e7ca70, L_0x2e7f500, L_0x2e82140, L_0x2e84bc0;
LS_0x2e84fb0_1_0 .concat8 [ 4 4 4 4], LS_0x2e84fb0_0_0, LS_0x2e84fb0_0_4, LS_0x2e84fb0_0_8, LS_0x2e84fb0_0_12;
LS_0x2e84fb0_1_4 .concat8 [ 4 4 4 4], LS_0x2e84fb0_0_16, LS_0x2e84fb0_0_20, LS_0x2e84fb0_0_24, LS_0x2e84fb0_0_28;
L_0x2e84fb0 .concat8 [ 16 16 0 0], LS_0x2e84fb0_1_0, LS_0x2e84fb0_1_4;
L_0x2e85bd0 .part L_0x2e2ecd0, 31, 1;
L_0x2e82840 .part L_0x2e90f40, 31, 1;
L_0x2e804e0 .part L_0x2e8b200, 31, 1;
L_0x2e578d0 .part v0x2d32c10_0, 0, 1;
L_0x2e57970 .part v0x2d32c10_0, 1, 1;
L_0x2e57a10 .part v0x2d32c10_0, 2, 1;
L_0x2e82a80 .part L_0x2e84fb0, 0, 1;
L_0x2e82cd0 .part L_0x2e84fb0, 1, 1;
L_0x2e85d80 .part L_0x2e84fb0, 2, 1;
L_0x2e86000 .part L_0x2e84fb0, 3, 1;
L_0x2e86ca0 .part L_0x2e84fb0, 4, 1;
L_0x2e86730 .part L_0x2e84fb0, 5, 1;
L_0x2e86950 .part L_0x2e84fb0, 6, 1;
L_0x2e86bc0 .part L_0x2e84fb0, 7, 1;
L_0x2e875b0 .part L_0x2e84fb0, 8, 1;
L_0x2e86e00 .part L_0x2e84fb0, 9, 1;
L_0x2e87020 .part L_0x2e84fb0, 10, 1;
L_0x2e87240 .part L_0x2e84fb0, 11, 1;
L_0x2e87e40 .part L_0x2e84fb0, 12, 1;
L_0x2e877d0 .part L_0x2e84fb0, 13, 1;
L_0x2e879f0 .part L_0x2e84fb0, 14, 1;
L_0x2e87390 .part L_0x2e84fb0, 15, 1;
L_0x2e88900 .part L_0x2e84fb0, 16, 1;
L_0x2e88060 .part L_0x2e84fb0, 17, 1;
L_0x2e88280 .part L_0x2e84fb0, 18, 1;
L_0x2e884a0 .part L_0x2e84fb0, 19, 1;
L_0x2e891d0 .part L_0x2e84fb0, 20, 1;
L_0x2e88b20 .part L_0x2e84fb0, 21, 1;
L_0x2e88d40 .part L_0x2e84fb0, 22, 1;
L_0x2e88f60 .part L_0x2e84fb0, 23, 1;
L_0x2e89a50 .part L_0x2e84fb0, 24, 1;
L_0x2e893f0 .part L_0x2e84fb0, 25, 1;
L_0x2e89610 .part L_0x2e84fb0, 26, 1;
L_0x2e89830 .part L_0x2e84fb0, 27, 1;
L_0x2e8a2f0 .part L_0x2e84fb0, 28, 1;
L_0x2e89c70 .part L_0x2e84fb0, 29, 1;
L_0x2e89e90 .part L_0x2e84fb0, 30, 1;
LS_0x2e87b50_0_0 .concat8 [ 1 1 1 1], L_0x2e84880, L_0x2e82bc0, L_0x2e85cc0, L_0x2e85e20;
LS_0x2e87b50_0_4 .concat8 [ 1 1 1 1], L_0x2e860f0, L_0x2e86670, L_0x2e86890, L_0x2e85ee0;
LS_0x2e87b50_0_8 .concat8 [ 1 1 1 1], L_0x2e874f0, L_0x2e86d40, L_0x2e86f60, L_0x2e87180;
LS_0x2e87b50_0_12 .concat8 [ 1 1 1 1], L_0x2e87dd0, L_0x2e87710, L_0x2e87930, L_0x2e86ab0;
LS_0x2e87b50_0_16 .concat8 [ 1 1 1 1], L_0x2e88840, L_0x2e87fa0, L_0x2e881c0, L_0x2e883e0;
LS_0x2e87b50_0_20 .concat8 [ 1 1 1 1], L_0x2e89110, L_0x2e88a60, L_0x2e88c80, L_0x2e88ea0;
LS_0x2e87b50_0_24 .concat8 [ 1 1 1 1], L_0x2e89000, L_0x2e89330, L_0x2e89550, L_0x2e89770;
LS_0x2e87b50_0_28 .concat8 [ 1 1 1 1], L_0x2e898d0, L_0x2e89bb0, L_0x2e89dd0, L_0x2e8b670;
LS_0x2e87b50_1_0 .concat8 [ 4 4 4 4], LS_0x2e87b50_0_0, LS_0x2e87b50_0_4, LS_0x2e87b50_0_8, LS_0x2e87b50_0_12;
LS_0x2e87b50_1_4 .concat8 [ 4 4 4 4], LS_0x2e87b50_0_16, LS_0x2e87b50_0_20, LS_0x2e87b50_0_24, LS_0x2e87b50_0_28;
L_0x2e87b50 .concat8 [ 16 16 0 0], LS_0x2e87b50_1_0, LS_0x2e87b50_1_4;
L_0x2e88650 .part L_0x2e84fb0, 31, 1;
L_0x2e8afb0 .part v0x2d32c10_0, 0, 1;
L_0x2e8b110 .part v0x2d32c10_0, 0, 1;
LS_0x2e8b200_0_0 .concat8 [ 1 1 1 1], L_0x2e8b3c0, L_0x2e306b0, L_0x2e32ee0, L_0x2e35980;
LS_0x2e8b200_0_4 .concat8 [ 1 1 1 1], L_0x2e38410, L_0x2e3ae50, L_0x2e3da60, L_0x2e405d0;
LS_0x2e8b200_0_8 .concat8 [ 1 1 1 1], L_0x2e43050, L_0x2e45c40, L_0x2e486a0, L_0x2e4b3a0;
LS_0x2e8b200_0_12 .concat8 [ 1 1 1 1], L_0x2e4de20, L_0x2e50840, L_0x2e53260, L_0x2e55d60;
LS_0x2e8b200_0_16 .concat8 [ 1 1 1 1], L_0x2e58760, L_0x2e5b340, L_0x2e5dd10, L_0x2e60770;
LS_0x2e8b200_0_20 .concat8 [ 1 1 1 1], L_0x2e631f0, L_0x2e65ca0, L_0x2e68b10, L_0x2e6b540;
LS_0x2e8b200_0_24 .concat8 [ 1 1 1 1], L_0x2e6dff0, L_0x2e70a60, L_0x2e734c0, L_0x2e761e0;
LS_0x2e8b200_0_28 .concat8 [ 1 1 1 1], L_0x2e78c80, L_0x2e7b690, L_0x2e7e120, L_0x2e80d60;
LS_0x2e8b200_0_32 .concat8 [ 1 0 0 0], L_0x2e83790;
LS_0x2e8b200_1_0 .concat8 [ 4 4 4 4], LS_0x2e8b200_0_0, LS_0x2e8b200_0_4, LS_0x2e8b200_0_8, LS_0x2e8b200_0_12;
LS_0x2e8b200_1_4 .concat8 [ 4 4 4 4], LS_0x2e8b200_0_16, LS_0x2e8b200_0_20, LS_0x2e8b200_0_24, LS_0x2e8b200_0_28;
LS_0x2e8b200_1_8 .concat8 [ 1 0 0 0], LS_0x2e8b200_0_32;
L_0x2e8b200 .concat8 [ 16 16 1 0], LS_0x2e8b200_1_0, LS_0x2e8b200_1_4, LS_0x2e8b200_1_8;
L_0x2e8c270 .part L_0x2e8b200, 32, 1;
L_0x2e8bb40 .part L_0x2e8b200, 32, 1;
L_0x2e8d1c0 .part L_0x2e2ecd0, 31, 1;
L_0x2e8c3d0 .part L_0x2e90f40, 31, 1;
L_0x2e8c4c0 .part L_0x2e84fb0, 31, 1;
L_0x2e8c5b0 .part v0x2d32c10_0, 2, 1;
L_0x2e8c930 .part v0x2d32c10_0, 0, 1;
L_0x2e8da90 .part v0x2d32c10_0, 1, 1;
L_0x2e8ddf0 .part L_0x2e84fb0, 31, 1;
L_0x2e8d320 .part/pv L_0x2e8d3c0, 0, 1, 32;
L_0x2e8d520 .part L_0x2e84fb0, 0, 1;
S_0x2cb48a0 .scope generate, "genblk1[0]" "genblk1[0]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cb4a90 .param/l "i" 0 4 165, +C4<00>;
S_0x2cb4b70 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cb48a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e30090/d .functor AND 1, L_0x2e31c70, L_0x2e31dd0, C4<1>, C4<1>;
L_0x2e30090 .delay 1 (40,40,40) L_0x2e30090/d;
L_0x2e30100/d .functor NAND 1, L_0x2e31c70, L_0x2e31dd0, C4<1>, C4<1>;
L_0x2e30100 .delay 1 (20,20,20) L_0x2e30100/d;
L_0x2e30170/d .functor OR 1, L_0x2e31c70, L_0x2e31dd0, C4<0>, C4<0>;
L_0x2e30170 .delay 1 (40,40,40) L_0x2e30170/d;
L_0x2e30300/d .functor NOR 1, L_0x2e31c70, L_0x2e31dd0, C4<0>, C4<0>;
L_0x2e30300 .delay 1 (20,20,20) L_0x2e30300/d;
L_0x2e30370/d .functor XOR 1, L_0x2e31c70, L_0x2e31dd0, C4<0>, C4<0>;
L_0x2e30370 .delay 1 (40,40,40) L_0x2e30370/d;
L_0x2e30720/d .functor NOT 1, L_0x2e32010, C4<0>, C4<0>, C4<0>;
L_0x2e30720 .delay 1 (10,10,10) L_0x2e30720/d;
L_0x2e30790/d .functor NOT 1, L_0x2e320b0, C4<0>, C4<0>, C4<0>;
L_0x2e30790 .delay 1 (10,10,10) L_0x2e30790/d;
L_0x2e30800/d .functor NOT 1, L_0x2e321e0, C4<0>, C4<0>, C4<0>;
L_0x2e30800 .delay 1 (10,10,10) L_0x2e30800/d;
L_0x2e30870/d .functor AND 1, L_0x2e304c0, L_0x2e30720, L_0x2e30790, L_0x2e30800;
L_0x2e30870 .delay 1 (80,80,80) L_0x2e30870/d;
L_0x2e30a80/d .functor AND 1, L_0x2e304c0, L_0x2e32010, L_0x2e30790, L_0x2e30800;
L_0x2e30a80 .delay 1 (80,80,80) L_0x2e30a80/d;
L_0x2e30c30/d .functor AND 1, L_0x2e30370, L_0x2e30720, L_0x2e320b0, L_0x2e30800;
L_0x2e30c30 .delay 1 (80,80,80) L_0x2e30c30/d;
L_0x2e30e70/d .functor AND 1, L_0x2e304c0, L_0x2e32010, L_0x2e320b0, L_0x2e30800;
L_0x2e30e70 .delay 1 (80,80,80) L_0x2e30e70/d;
L_0x2e31040/d .functor AND 1, L_0x2e30090, L_0x2e30720, L_0x2e30790, L_0x2e321e0;
L_0x2e31040 .delay 1 (80,80,80) L_0x2e31040/d;
L_0x2e312d0/d .functor AND 1, L_0x2e30100, L_0x2e32010, L_0x2e30790, L_0x2e321e0;
L_0x2e312d0 .delay 1 (80,80,80) L_0x2e312d0/d;
L_0x2e30fd0/d .functor AND 1, L_0x2e30300, L_0x2e30720, L_0x2e320b0, L_0x2e321e0;
L_0x2e30fd0 .delay 1 (80,80,80) L_0x2e30fd0/d;
L_0x2e316b0/d .functor AND 1, L_0x2e30170, L_0x2e32010, L_0x2e320b0, L_0x2e321e0;
L_0x2e316b0 .delay 1 (80,80,80) L_0x2e316b0/d;
L_0x2e31880/0/0 .functor OR 1, L_0x2e30870, L_0x2e30a80, L_0x2e30c30, L_0x2e31040;
L_0x2e31880/0/4 .functor OR 1, L_0x2e312d0, L_0x2e30fd0, L_0x2e316b0, L_0x2e30e70;
L_0x2e31880/d .functor OR 1, L_0x2e31880/0/0, L_0x2e31880/0/4, C4<0>, C4<0>;
L_0x2e31880 .delay 1 (160,160,160) L_0x2e31880/d;
v0x2cb5ad0_0 .net "a", 0 0, L_0x2e31c70;  1 drivers
v0x2cb5b90_0 .net "addSub", 0 0, L_0x2e304c0;  1 drivers
v0x2cb5c60_0 .net "andRes", 0 0, L_0x2e30090;  1 drivers
v0x2cb5d30_0 .net "b", 0 0, L_0x2e31dd0;  1 drivers
v0x2cb5e00_0 .net "carryIn", 0 0, L_0x2e30250;  1 drivers
v0x2cb5ea0_0 .net "carryOut", 0 0, L_0x2e306b0;  1 drivers
v0x2cb5f70_0 .net "initialResult", 0 0, L_0x2e31880;  1 drivers
v0x2cb6010_0 .net "isAdd", 0 0, L_0x2e30870;  1 drivers
v0x2cb60b0_0 .net "isAnd", 0 0, L_0x2e31040;  1 drivers
v0x2cb61e0_0 .net "isNand", 0 0, L_0x2e312d0;  1 drivers
v0x2cb6280_0 .net "isNor", 0 0, L_0x2e30fd0;  1 drivers
v0x2cb6320_0 .net "isOr", 0 0, L_0x2e316b0;  1 drivers
v0x2cb63e0_0 .net "isSLT", 0 0, L_0x2e30e70;  1 drivers
v0x2cb64a0_0 .net "isSub", 0 0, L_0x2e30a80;  1 drivers
v0x2cb6560_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cb6630_0 .net "isXor", 0 0, L_0x2e30c30;  1 drivers
v0x2cb66d0_0 .net "nandRes", 0 0, L_0x2e30100;  1 drivers
v0x2cb6880_0 .net "norRes", 0 0, L_0x2e30300;  1 drivers
v0x2cb6920_0 .net "orRes", 0 0, L_0x2e30170;  1 drivers
v0x2cb69c0_0 .net "s0", 0 0, L_0x2e32010;  1 drivers
v0x2cb6a60_0 .net "s0inv", 0 0, L_0x2e30720;  1 drivers
v0x2cb6b20_0 .net "s1", 0 0, L_0x2e320b0;  1 drivers
v0x2cb6be0_0 .net "s1inv", 0 0, L_0x2e30790;  1 drivers
v0x2cb6ca0_0 .net "s2", 0 0, L_0x2e321e0;  1 drivers
v0x2cb6d60_0 .net "s2inv", 0 0, L_0x2e30800;  1 drivers
v0x2cb6e20_0 .net "xorRes", 0 0, L_0x2e30370;  1 drivers
S_0x2cb4e70 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cb4b70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e303e0/d .functor XOR 1, L_0x2e31dd0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e303e0 .delay 1 (40,40,40) L_0x2e303e0/d;
L_0x2e30450/d .functor XOR 1, L_0x2e31c70, L_0x2e303e0, C4<0>, C4<0>;
L_0x2e30450 .delay 1 (40,40,40) L_0x2e30450/d;
L_0x2e304c0/d .functor XOR 1, L_0x2e30450, L_0x2e30250, C4<0>, C4<0>;
L_0x2e304c0 .delay 1 (40,40,40) L_0x2e304c0/d;
L_0x2e30530/d .functor AND 1, L_0x2e31c70, L_0x2e303e0, C4<1>, C4<1>;
L_0x2e30530 .delay 1 (40,40,40) L_0x2e30530/d;
L_0x2e301e0/d .functor AND 1, L_0x2e30450, L_0x2e30250, C4<1>, C4<1>;
L_0x2e301e0 .delay 1 (40,40,40) L_0x2e301e0/d;
L_0x2e306b0/d .functor OR 1, L_0x2e30530, L_0x2e301e0, C4<0>, C4<0>;
L_0x2e306b0 .delay 1 (40,40,40) L_0x2e306b0/d;
v0x2cb5140_0 .net "AandB", 0 0, L_0x2e30530;  1 drivers
v0x2cb5220_0 .net "BxorSub", 0 0, L_0x2e303e0;  1 drivers
v0x2cb52e0_0 .net "a", 0 0, L_0x2e31c70;  alias, 1 drivers
v0x2cb53b0_0 .net "b", 0 0, L_0x2e31dd0;  alias, 1 drivers
v0x2cb5470_0 .net "carryin", 0 0, L_0x2e30250;  alias, 1 drivers
v0x2cb5580_0 .net "carryout", 0 0, L_0x2e306b0;  alias, 1 drivers
v0x2cb5640_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cb5700_0 .net "res", 0 0, L_0x2e304c0;  alias, 1 drivers
v0x2cb57c0_0 .net "xAorB", 0 0, L_0x2e30450;  1 drivers
v0x2cb5910_0 .net "xAorBandCin", 0 0, L_0x2e301e0;  1 drivers
S_0x2cb7000 .scope generate, "genblk1[1]" "genblk1[1]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cb71c0 .param/l "i" 0 4 165, +C4<01>;
S_0x2cb7280 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cb7000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e31d10/d .functor AND 1, L_0x2e345e0, L_0x2e34850, C4<1>, C4<1>;
L_0x2e31d10 .delay 1 (40,40,40) L_0x2e31d10/d;
L_0x2e322d0/d .functor NAND 1, L_0x2e345e0, L_0x2e34850, C4<1>, C4<1>;
L_0x2e322d0 .delay 1 (20,20,20) L_0x2e322d0/d;
L_0x2e32430/d .functor OR 1, L_0x2e345e0, L_0x2e34850, C4<0>, C4<0>;
L_0x2e32430 .delay 1 (40,40,40) L_0x2e32430/d;
L_0x2e325c0/d .functor NOR 1, L_0x2e345e0, L_0x2e34850, C4<0>, C4<0>;
L_0x2e325c0 .delay 1 (20,20,20) L_0x2e325c0/d;
L_0x2e32680/d .functor XOR 1, L_0x2e345e0, L_0x2e34850, C4<0>, C4<0>;
L_0x2e32680 .delay 1 (40,40,40) L_0x2e32680/d;
L_0x2e330e0/d .functor NOT 1, L_0x2e34aa0, C4<0>, C4<0>, C4<0>;
L_0x2e330e0 .delay 1 (10,10,10) L_0x2e330e0/d;
L_0x2e33240/d .functor NOT 1, L_0x2e34b40, C4<0>, C4<0>, C4<0>;
L_0x2e33240 .delay 1 (10,10,10) L_0x2e33240/d;
L_0x2e33300/d .functor NOT 1, L_0x2e34be0, C4<0>, C4<0>, C4<0>;
L_0x2e33300 .delay 1 (10,10,10) L_0x2e33300/d;
L_0x2e334b0/d .functor AND 1, L_0x2e32a00, L_0x2e330e0, L_0x2e33240, L_0x2e33300;
L_0x2e334b0 .delay 1 (80,80,80) L_0x2e334b0/d;
L_0x2e33660/d .functor AND 1, L_0x2e32a00, L_0x2e34aa0, L_0x2e33240, L_0x2e33300;
L_0x2e33660 .delay 1 (80,80,80) L_0x2e33660/d;
L_0x2e33810/d .functor AND 1, L_0x2e32680, L_0x2e330e0, L_0x2e34b40, L_0x2e33300;
L_0x2e33810 .delay 1 (80,80,80) L_0x2e33810/d;
L_0x2e33a00/d .functor AND 1, L_0x2e32a00, L_0x2e34aa0, L_0x2e34b40, L_0x2e33300;
L_0x2e33a00 .delay 1 (80,80,80) L_0x2e33a00/d;
L_0x2e33b30/d .functor AND 1, L_0x2e31d10, L_0x2e330e0, L_0x2e33240, L_0x2e34be0;
L_0x2e33b30 .delay 1 (80,80,80) L_0x2e33b30/d;
L_0x2e33d90/d .functor AND 1, L_0x2e322d0, L_0x2e34aa0, L_0x2e33240, L_0x2e34be0;
L_0x2e33d90 .delay 1 (80,80,80) L_0x2e33d90/d;
L_0x2e33ac0/d .functor AND 1, L_0x2e325c0, L_0x2e330e0, L_0x2e34b40, L_0x2e34be0;
L_0x2e33ac0 .delay 1 (80,80,80) L_0x2e33ac0/d;
L_0x2e340a0/d .functor AND 1, L_0x2e32430, L_0x2e34aa0, L_0x2e34b40, L_0x2e34be0;
L_0x2e340a0 .delay 1 (80,80,80) L_0x2e340a0/d;
L_0x2e341f0/0/0 .functor OR 1, L_0x2e334b0, L_0x2e33660, L_0x2e33810, L_0x2e33b30;
L_0x2e341f0/0/4 .functor OR 1, L_0x2e33d90, L_0x2e33ac0, L_0x2e340a0, L_0x2e33a00;
L_0x2e341f0/d .functor OR 1, L_0x2e341f0/0/0, L_0x2e341f0/0/4, C4<0>, C4<0>;
L_0x2e341f0 .delay 1 (160,160,160) L_0x2e341f0/d;
v0x2cb81d0_0 .net "a", 0 0, L_0x2e345e0;  1 drivers
v0x2cb8290_0 .net "addSub", 0 0, L_0x2e32a00;  1 drivers
v0x2cb8330_0 .net "andRes", 0 0, L_0x2e31d10;  1 drivers
v0x2cb8400_0 .net "b", 0 0, L_0x2e34850;  1 drivers
v0x2cb84d0_0 .net "carryIn", 0 0, L_0x2e34a00;  1 drivers
v0x2cb8570_0 .net "carryOut", 0 0, L_0x2e32ee0;  1 drivers
v0x2cb8640_0 .net "initialResult", 0 0, L_0x2e341f0;  1 drivers
v0x2cb86e0_0 .net "isAdd", 0 0, L_0x2e334b0;  1 drivers
v0x2cb8780_0 .net "isAnd", 0 0, L_0x2e33b30;  1 drivers
v0x2cb88b0_0 .net "isNand", 0 0, L_0x2e33d90;  1 drivers
v0x2cb8950_0 .net "isNor", 0 0, L_0x2e33ac0;  1 drivers
v0x2cb89f0_0 .net "isOr", 0 0, L_0x2e340a0;  1 drivers
v0x2cb8ab0_0 .net "isSLT", 0 0, L_0x2e33a00;  1 drivers
v0x2cb8b70_0 .net "isSub", 0 0, L_0x2e33660;  1 drivers
v0x2cb8c30_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cb8cd0_0 .net "isXor", 0 0, L_0x2e33810;  1 drivers
v0x2cb8d90_0 .net "nandRes", 0 0, L_0x2e322d0;  1 drivers
v0x2cb8f40_0 .net "norRes", 0 0, L_0x2e325c0;  1 drivers
v0x2cb8fe0_0 .net "orRes", 0 0, L_0x2e32430;  1 drivers
v0x2cb9080_0 .net "s0", 0 0, L_0x2e34aa0;  1 drivers
v0x2cb9120_0 .net "s0inv", 0 0, L_0x2e330e0;  1 drivers
v0x2cb91e0_0 .net "s1", 0 0, L_0x2e34b40;  1 drivers
v0x2cb92a0_0 .net "s1inv", 0 0, L_0x2e33240;  1 drivers
v0x2cb9360_0 .net "s2", 0 0, L_0x2e34be0;  1 drivers
v0x2cb9420_0 .net "s2inv", 0 0, L_0x2e33300;  1 drivers
v0x2cb94e0_0 .net "xorRes", 0 0, L_0x2e32680;  1 drivers
S_0x2cb7580 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cb7280;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e327e0/d .functor XOR 1, L_0x2e34850, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e327e0 .delay 1 (40,40,40) L_0x2e327e0/d;
L_0x2e328a0/d .functor XOR 1, L_0x2e345e0, L_0x2e327e0, C4<0>, C4<0>;
L_0x2e328a0 .delay 1 (40,40,40) L_0x2e328a0/d;
L_0x2e32a00/d .functor XOR 1, L_0x2e328a0, L_0x2e34a00, C4<0>, C4<0>;
L_0x2e32a00 .delay 1 (40,40,40) L_0x2e32a00/d;
L_0x2e32c00/d .functor AND 1, L_0x2e345e0, L_0x2e327e0, C4<1>, C4<1>;
L_0x2e32c00 .delay 1 (40,40,40) L_0x2e32c00/d;
L_0x2e32e70/d .functor AND 1, L_0x2e328a0, L_0x2e34a00, C4<1>, C4<1>;
L_0x2e32e70 .delay 1 (40,40,40) L_0x2e32e70/d;
L_0x2e32ee0/d .functor OR 1, L_0x2e32c00, L_0x2e32e70, C4<0>, C4<0>;
L_0x2e32ee0 .delay 1 (40,40,40) L_0x2e32ee0/d;
v0x2cb7810_0 .net "AandB", 0 0, L_0x2e32c00;  1 drivers
v0x2cb78f0_0 .net "BxorSub", 0 0, L_0x2e327e0;  1 drivers
v0x2cb79b0_0 .net "a", 0 0, L_0x2e345e0;  alias, 1 drivers
v0x2cb7a80_0 .net "b", 0 0, L_0x2e34850;  alias, 1 drivers
v0x2cb7b40_0 .net "carryin", 0 0, L_0x2e34a00;  alias, 1 drivers
v0x2cb7c50_0 .net "carryout", 0 0, L_0x2e32ee0;  alias, 1 drivers
v0x2cb7d10_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cb7e00_0 .net "res", 0 0, L_0x2e32a00;  alias, 1 drivers
v0x2cb7ec0_0 .net "xAorB", 0 0, L_0x2e328a0;  1 drivers
v0x2cb8010_0 .net "xAorBandCin", 0 0, L_0x2e32e70;  1 drivers
S_0x2cb96c0 .scope generate, "genblk1[2]" "genblk1[2]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cb98b0 .param/l "i" 0 4 165, +C4<010>;
S_0x2cb9950 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cb96c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e32150/d .functor AND 1, L_0x2e371c0, L_0x2e37320, C4<1>, C4<1>;
L_0x2e32150 .delay 1 (40,40,40) L_0x2e32150/d;
L_0x2e34e30/d .functor NAND 1, L_0x2e371c0, L_0x2e37320, C4<1>, C4<1>;
L_0x2e34e30 .delay 1 (20,20,20) L_0x2e34e30/d;
L_0x2e2d5e0/d .functor OR 1, L_0x2e371c0, L_0x2e37320, C4<0>, C4<0>;
L_0x2e2d5e0 .delay 1 (40,40,40) L_0x2e2d5e0/d;
L_0x2e350b0/d .functor NOR 1, L_0x2e371c0, L_0x2e37320, C4<0>, C4<0>;
L_0x2e350b0 .delay 1 (20,20,20) L_0x2e350b0/d;
L_0x2e35170/d .functor XOR 1, L_0x2e371c0, L_0x2e37320, C4<0>, C4<0>;
L_0x2e35170 .delay 1 (40,40,40) L_0x2e35170/d;
L_0x2e35b80/d .functor NOT 1, L_0x2e37560, C4<0>, C4<0>, C4<0>;
L_0x2e35b80 .delay 1 (10,10,10) L_0x2e35b80/d;
L_0x2e35ce0/d .functor NOT 1, L_0x2e37690, C4<0>, C4<0>, C4<0>;
L_0x2e35ce0 .delay 1 (10,10,10) L_0x2e35ce0/d;
L_0x2e35da0/d .functor NOT 1, L_0x2e37730, C4<0>, C4<0>, C4<0>;
L_0x2e35da0 .delay 1 (10,10,10) L_0x2e35da0/d;
L_0x2e35f50/d .functor AND 1, L_0x2e354a0, L_0x2e35b80, L_0x2e35ce0, L_0x2e35da0;
L_0x2e35f50 .delay 1 (80,80,80) L_0x2e35f50/d;
L_0x2e36100/d .functor AND 1, L_0x2e354a0, L_0x2e37560, L_0x2e35ce0, L_0x2e35da0;
L_0x2e36100 .delay 1 (80,80,80) L_0x2e36100/d;
L_0x2e36310/d .functor AND 1, L_0x2e35170, L_0x2e35b80, L_0x2e37690, L_0x2e35da0;
L_0x2e36310 .delay 1 (80,80,80) L_0x2e36310/d;
L_0x2e364f0/d .functor AND 1, L_0x2e354a0, L_0x2e37560, L_0x2e37690, L_0x2e35da0;
L_0x2e364f0 .delay 1 (80,80,80) L_0x2e364f0/d;
L_0x2e366c0/d .functor AND 1, L_0x2e32150, L_0x2e35b80, L_0x2e35ce0, L_0x2e37730;
L_0x2e366c0 .delay 1 (80,80,80) L_0x2e366c0/d;
L_0x2e368a0/d .functor AND 1, L_0x2e34e30, L_0x2e37560, L_0x2e35ce0, L_0x2e37730;
L_0x2e368a0 .delay 1 (80,80,80) L_0x2e368a0/d;
L_0x2e36650/d .functor AND 1, L_0x2e350b0, L_0x2e35b80, L_0x2e37690, L_0x2e37730;
L_0x2e36650 .delay 1 (80,80,80) L_0x2e36650/d;
L_0x2e36c30/d .functor AND 1, L_0x2e2d5e0, L_0x2e37560, L_0x2e37690, L_0x2e37730;
L_0x2e36c30 .delay 1 (80,80,80) L_0x2e36c30/d;
L_0x2e36dd0/0/0 .functor OR 1, L_0x2e35f50, L_0x2e36100, L_0x2e36310, L_0x2e366c0;
L_0x2e36dd0/0/4 .functor OR 1, L_0x2e368a0, L_0x2e36650, L_0x2e36c30, L_0x2e364f0;
L_0x2e36dd0/d .functor OR 1, L_0x2e36dd0/0/0, L_0x2e36dd0/0/4, C4<0>, C4<0>;
L_0x2e36dd0 .delay 1 (160,160,160) L_0x2e36dd0/d;
v0x2cba8e0_0 .net "a", 0 0, L_0x2e371c0;  1 drivers
v0x2cba9a0_0 .net "addSub", 0 0, L_0x2e354a0;  1 drivers
v0x2cbaa70_0 .net "andRes", 0 0, L_0x2e32150;  1 drivers
v0x2cbab40_0 .net "b", 0 0, L_0x2e37320;  1 drivers
v0x2cbac10_0 .net "carryIn", 0 0, L_0x2e34fe0;  1 drivers
v0x2cbacb0_0 .net "carryOut", 0 0, L_0x2e35980;  1 drivers
v0x2cbad80_0 .net "initialResult", 0 0, L_0x2e36dd0;  1 drivers
v0x2cbae20_0 .net "isAdd", 0 0, L_0x2e35f50;  1 drivers
v0x2cbaec0_0 .net "isAnd", 0 0, L_0x2e366c0;  1 drivers
v0x2cbaff0_0 .net "isNand", 0 0, L_0x2e368a0;  1 drivers
v0x2cbb090_0 .net "isNor", 0 0, L_0x2e36650;  1 drivers
v0x2cbb130_0 .net "isOr", 0 0, L_0x2e36c30;  1 drivers
v0x2cbb1f0_0 .net "isSLT", 0 0, L_0x2e364f0;  1 drivers
v0x2cbb2b0_0 .net "isSub", 0 0, L_0x2e36100;  1 drivers
v0x2cbb370_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cbb410_0 .net "isXor", 0 0, L_0x2e36310;  1 drivers
v0x2cbb4d0_0 .net "nandRes", 0 0, L_0x2e34e30;  1 drivers
v0x2cbb680_0 .net "norRes", 0 0, L_0x2e350b0;  1 drivers
v0x2cbb720_0 .net "orRes", 0 0, L_0x2e2d5e0;  1 drivers
v0x2cbb7c0_0 .net "s0", 0 0, L_0x2e37560;  1 drivers
v0x2cbb860_0 .net "s0inv", 0 0, L_0x2e35b80;  1 drivers
v0x2cbb920_0 .net "s1", 0 0, L_0x2e37690;  1 drivers
v0x2cbb9e0_0 .net "s1inv", 0 0, L_0x2e35ce0;  1 drivers
v0x2cbbaa0_0 .net "s2", 0 0, L_0x2e37730;  1 drivers
v0x2cbbb60_0 .net "s2inv", 0 0, L_0x2e35da0;  1 drivers
v0x2cbbc20_0 .net "xorRes", 0 0, L_0x2e35170;  1 drivers
S_0x2cb9c50 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cb9950;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e352d0/d .functor XOR 1, L_0x2e37320, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e352d0 .delay 1 (40,40,40) L_0x2e352d0/d;
L_0x2e35340/d .functor XOR 1, L_0x2e371c0, L_0x2e352d0, C4<0>, C4<0>;
L_0x2e35340 .delay 1 (40,40,40) L_0x2e35340/d;
L_0x2e354a0/d .functor XOR 1, L_0x2e35340, L_0x2e34fe0, C4<0>, C4<0>;
L_0x2e354a0 .delay 1 (40,40,40) L_0x2e354a0/d;
L_0x2e356a0/d .functor AND 1, L_0x2e371c0, L_0x2e352d0, C4<1>, C4<1>;
L_0x2e356a0 .delay 1 (40,40,40) L_0x2e356a0/d;
L_0x2e35910/d .functor AND 1, L_0x2e35340, L_0x2e34fe0, C4<1>, C4<1>;
L_0x2e35910 .delay 1 (40,40,40) L_0x2e35910/d;
L_0x2e35980/d .functor OR 1, L_0x2e356a0, L_0x2e35910, C4<0>, C4<0>;
L_0x2e35980 .delay 1 (40,40,40) L_0x2e35980/d;
v0x2cb9ee0_0 .net "AandB", 0 0, L_0x2e356a0;  1 drivers
v0x2cb9fc0_0 .net "BxorSub", 0 0, L_0x2e352d0;  1 drivers
v0x2cba080_0 .net "a", 0 0, L_0x2e371c0;  alias, 1 drivers
v0x2cba150_0 .net "b", 0 0, L_0x2e37320;  alias, 1 drivers
v0x2cba210_0 .net "carryin", 0 0, L_0x2e34fe0;  alias, 1 drivers
v0x2cba320_0 .net "carryout", 0 0, L_0x2e35980;  alias, 1 drivers
v0x2cba3e0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cba510_0 .net "res", 0 0, L_0x2e354a0;  alias, 1 drivers
v0x2cba5d0_0 .net "xAorB", 0 0, L_0x2e35340;  1 drivers
v0x2cba720_0 .net "xAorBandCin", 0 0, L_0x2e35910;  1 drivers
S_0x2cbbe00 .scope generate, "genblk1[3]" "genblk1[3]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cb7db0 .param/l "i" 0 4 165, +C4<011>;
S_0x2cbc030 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cbbe00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e34680/d .functor AND 1, L_0x2e39c50, L_0x2e39db0, C4<1>, C4<1>;
L_0x2e34680 .delay 1 (40,40,40) L_0x2e34680/d;
L_0x2e37870/d .functor NAND 1, L_0x2e39c50, L_0x2e39db0, C4<1>, C4<1>;
L_0x2e37870 .delay 1 (20,20,20) L_0x2e37870/d;
L_0x2e36a90/d .functor OR 1, L_0x2e39c50, L_0x2e39db0, C4<0>, C4<0>;
L_0x2e36a90 .delay 1 (40,40,40) L_0x2e36a90/d;
L_0x2e37af0/d .functor NOR 1, L_0x2e39c50, L_0x2e39db0, C4<0>, C4<0>;
L_0x2e37af0 .delay 1 (20,20,20) L_0x2e37af0/d;
L_0x2e37bb0/d .functor XOR 1, L_0x2e39c50, L_0x2e39db0, C4<0>, C4<0>;
L_0x2e37bb0 .delay 1 (40,40,40) L_0x2e37bb0/d;
L_0x2e38610/d .functor NOT 1, L_0x2e3a080, C4<0>, C4<0>, C4<0>;
L_0x2e38610 .delay 1 (10,10,10) L_0x2e38610/d;
L_0x2e38770/d .functor NOT 1, L_0x2e3a120, C4<0>, C4<0>, C4<0>;
L_0x2e38770 .delay 1 (10,10,10) L_0x2e38770/d;
L_0x2e38830/d .functor NOT 1, L_0x2e3a1c0, C4<0>, C4<0>, C4<0>;
L_0x2e38830 .delay 1 (10,10,10) L_0x2e38830/d;
L_0x2e389e0/d .functor AND 1, L_0x2e37f30, L_0x2e38610, L_0x2e38770, L_0x2e38830;
L_0x2e389e0 .delay 1 (80,80,80) L_0x2e389e0/d;
L_0x2e38b90/d .functor AND 1, L_0x2e37f30, L_0x2e3a080, L_0x2e38770, L_0x2e38830;
L_0x2e38b90 .delay 1 (80,80,80) L_0x2e38b90/d;
L_0x2e38da0/d .functor AND 1, L_0x2e37bb0, L_0x2e38610, L_0x2e3a120, L_0x2e38830;
L_0x2e38da0 .delay 1 (80,80,80) L_0x2e38da0/d;
L_0x2e38f80/d .functor AND 1, L_0x2e37f30, L_0x2e3a080, L_0x2e3a120, L_0x2e38830;
L_0x2e38f80 .delay 1 (80,80,80) L_0x2e38f80/d;
L_0x2e39150/d .functor AND 1, L_0x2e34680, L_0x2e38610, L_0x2e38770, L_0x2e3a1c0;
L_0x2e39150 .delay 1 (80,80,80) L_0x2e39150/d;
L_0x2e39330/d .functor AND 1, L_0x2e37870, L_0x2e3a080, L_0x2e38770, L_0x2e3a1c0;
L_0x2e39330 .delay 1 (80,80,80) L_0x2e39330/d;
L_0x2e390e0/d .functor AND 1, L_0x2e37af0, L_0x2e38610, L_0x2e3a120, L_0x2e3a1c0;
L_0x2e390e0 .delay 1 (80,80,80) L_0x2e390e0/d;
L_0x2e396c0/d .functor AND 1, L_0x2e36a90, L_0x2e3a080, L_0x2e3a120, L_0x2e3a1c0;
L_0x2e396c0 .delay 1 (80,80,80) L_0x2e396c0/d;
L_0x2e39860/0/0 .functor OR 1, L_0x2e389e0, L_0x2e38b90, L_0x2e38da0, L_0x2e39150;
L_0x2e39860/0/4 .functor OR 1, L_0x2e39330, L_0x2e390e0, L_0x2e396c0, L_0x2e38f80;
L_0x2e39860/d .functor OR 1, L_0x2e39860/0/0, L_0x2e39860/0/4, C4<0>, C4<0>;
L_0x2e39860 .delay 1 (160,160,160) L_0x2e39860/d;
v0x2cbcf30_0 .net "a", 0 0, L_0x2e39c50;  1 drivers
v0x2cbcff0_0 .net "addSub", 0 0, L_0x2e37f30;  1 drivers
v0x2cbd0c0_0 .net "andRes", 0 0, L_0x2e34680;  1 drivers
v0x2cbd190_0 .net "b", 0 0, L_0x2e39db0;  1 drivers
v0x2cbd260_0 .net "carryIn", 0 0, L_0x2e377d0;  1 drivers
v0x2cbd300_0 .net "carryOut", 0 0, L_0x2e38410;  1 drivers
v0x2cbd3d0_0 .net "initialResult", 0 0, L_0x2e39860;  1 drivers
v0x2cbd470_0 .net "isAdd", 0 0, L_0x2e389e0;  1 drivers
v0x2cbd510_0 .net "isAnd", 0 0, L_0x2e39150;  1 drivers
v0x2cbd640_0 .net "isNand", 0 0, L_0x2e39330;  1 drivers
v0x2cbd6e0_0 .net "isNor", 0 0, L_0x2e390e0;  1 drivers
v0x2cbd780_0 .net "isOr", 0 0, L_0x2e396c0;  1 drivers
v0x2cbd840_0 .net "isSLT", 0 0, L_0x2e38f80;  1 drivers
v0x2cbd900_0 .net "isSub", 0 0, L_0x2e38b90;  1 drivers
v0x2cbd9c0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cbda60_0 .net "isXor", 0 0, L_0x2e38da0;  1 drivers
v0x2cbdb20_0 .net "nandRes", 0 0, L_0x2e37870;  1 drivers
v0x2cbdcd0_0 .net "norRes", 0 0, L_0x2e37af0;  1 drivers
v0x2cbdd70_0 .net "orRes", 0 0, L_0x2e36a90;  1 drivers
v0x2cbde10_0 .net "s0", 0 0, L_0x2e3a080;  1 drivers
v0x2cbdeb0_0 .net "s0inv", 0 0, L_0x2e38610;  1 drivers
v0x2cbdf70_0 .net "s1", 0 0, L_0x2e3a120;  1 drivers
v0x2cbe030_0 .net "s1inv", 0 0, L_0x2e38770;  1 drivers
v0x2cbe0f0_0 .net "s2", 0 0, L_0x2e3a1c0;  1 drivers
v0x2cbe1b0_0 .net "s2inv", 0 0, L_0x2e38830;  1 drivers
v0x2cbe270_0 .net "xorRes", 0 0, L_0x2e37bb0;  1 drivers
S_0x2cbc330 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cbc030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e37d10/d .functor XOR 1, L_0x2e39db0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e37d10 .delay 1 (40,40,40) L_0x2e37d10/d;
L_0x2e37d80/d .functor XOR 1, L_0x2e39c50, L_0x2e37d10, C4<0>, C4<0>;
L_0x2e37d80 .delay 1 (40,40,40) L_0x2e37d80/d;
L_0x2e37f30/d .functor XOR 1, L_0x2e37d80, L_0x2e377d0, C4<0>, C4<0>;
L_0x2e37f30 .delay 1 (40,40,40) L_0x2e37f30/d;
L_0x2e38130/d .functor AND 1, L_0x2e39c50, L_0x2e37d10, C4<1>, C4<1>;
L_0x2e38130 .delay 1 (40,40,40) L_0x2e38130/d;
L_0x2e383a0/d .functor AND 1, L_0x2e37d80, L_0x2e377d0, C4<1>, C4<1>;
L_0x2e383a0 .delay 1 (40,40,40) L_0x2e383a0/d;
L_0x2e38410/d .functor OR 1, L_0x2e38130, L_0x2e383a0, C4<0>, C4<0>;
L_0x2e38410 .delay 1 (40,40,40) L_0x2e38410/d;
v0x2cbc5c0_0 .net "AandB", 0 0, L_0x2e38130;  1 drivers
v0x2cbc6a0_0 .net "BxorSub", 0 0, L_0x2e37d10;  1 drivers
v0x2cbc760_0 .net "a", 0 0, L_0x2e39c50;  alias, 1 drivers
v0x2cbc830_0 .net "b", 0 0, L_0x2e39db0;  alias, 1 drivers
v0x2cbc8f0_0 .net "carryin", 0 0, L_0x2e377d0;  alias, 1 drivers
v0x2cbca00_0 .net "carryout", 0 0, L_0x2e38410;  alias, 1 drivers
v0x2cbcac0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cbcb60_0 .net "res", 0 0, L_0x2e37f30;  alias, 1 drivers
v0x2cbcc20_0 .net "xAorB", 0 0, L_0x2e37d80;  1 drivers
v0x2cbcd70_0 .net "xAorBandCin", 0 0, L_0x2e383a0;  1 drivers
S_0x2cbe450 .scope generate, "genblk1[4]" "genblk1[4]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cbe660 .param/l "i" 0 4 165, +C4<0100>;
S_0x2cbe720 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cbe450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e39cf0/d .functor AND 1, L_0x2e3c690, L_0x2e3c7f0, C4<1>, C4<1>;
L_0x2e39cf0 .delay 1 (40,40,40) L_0x2e39cf0/d;
L_0x2e3a2b0/d .functor NAND 1, L_0x2e3c690, L_0x2e3c7f0, C4<1>, C4<1>;
L_0x2e3a2b0 .delay 1 (20,20,20) L_0x2e3a2b0/d;
L_0x2e39520/d .functor OR 1, L_0x2e3c690, L_0x2e3c7f0, C4<0>, C4<0>;
L_0x2e39520 .delay 1 (40,40,40) L_0x2e39520/d;
L_0x2e3a530/d .functor NOR 1, L_0x2e3c690, L_0x2e3c7f0, C4<0>, C4<0>;
L_0x2e3a530 .delay 1 (20,20,20) L_0x2e3a530/d;
L_0x2e3a5f0/d .functor XOR 1, L_0x2e3c690, L_0x2e3c7f0, C4<0>, C4<0>;
L_0x2e3a5f0 .delay 1 (40,40,40) L_0x2e3a5f0/d;
L_0x2e3b050/d .functor NOT 1, L_0x2e3ca80, C4<0>, C4<0>, C4<0>;
L_0x2e3b050 .delay 1 (10,10,10) L_0x2e3b050/d;
L_0x2e3b1b0/d .functor NOT 1, L_0x2e3c9a0, C4<0>, C4<0>, C4<0>;
L_0x2e3b1b0 .delay 1 (10,10,10) L_0x2e3b1b0/d;
L_0x2e3b270/d .functor NOT 1, L_0x2e34c80, C4<0>, C4<0>, C4<0>;
L_0x2e3b270 .delay 1 (10,10,10) L_0x2e3b270/d;
L_0x2e3b420/d .functor AND 1, L_0x2e3a970, L_0x2e3b050, L_0x2e3b1b0, L_0x2e3b270;
L_0x2e3b420 .delay 1 (80,80,80) L_0x2e3b420/d;
L_0x2e3b5d0/d .functor AND 1, L_0x2e3a970, L_0x2e3ca80, L_0x2e3b1b0, L_0x2e3b270;
L_0x2e3b5d0 .delay 1 (80,80,80) L_0x2e3b5d0/d;
L_0x2e3b7e0/d .functor AND 1, L_0x2e3a5f0, L_0x2e3b050, L_0x2e3c9a0, L_0x2e3b270;
L_0x2e3b7e0 .delay 1 (80,80,80) L_0x2e3b7e0/d;
L_0x2e3b9c0/d .functor AND 1, L_0x2e3a970, L_0x2e3ca80, L_0x2e3c9a0, L_0x2e3b270;
L_0x2e3b9c0 .delay 1 (80,80,80) L_0x2e3b9c0/d;
L_0x2e3bb90/d .functor AND 1, L_0x2e39cf0, L_0x2e3b050, L_0x2e3b1b0, L_0x2e34c80;
L_0x2e3bb90 .delay 1 (80,80,80) L_0x2e3bb90/d;
L_0x2e3bd70/d .functor AND 1, L_0x2e3a2b0, L_0x2e3ca80, L_0x2e3b1b0, L_0x2e34c80;
L_0x2e3bd70 .delay 1 (80,80,80) L_0x2e3bd70/d;
L_0x2e3bb20/d .functor AND 1, L_0x2e3a530, L_0x2e3b050, L_0x2e3c9a0, L_0x2e34c80;
L_0x2e3bb20 .delay 1 (80,80,80) L_0x2e3bb20/d;
L_0x2e3c100/d .functor AND 1, L_0x2e39520, L_0x2e3ca80, L_0x2e3c9a0, L_0x2e34c80;
L_0x2e3c100 .delay 1 (80,80,80) L_0x2e3c100/d;
L_0x2e3c2a0/0/0 .functor OR 1, L_0x2e3b420, L_0x2e3b5d0, L_0x2e3b7e0, L_0x2e3bb90;
L_0x2e3c2a0/0/4 .functor OR 1, L_0x2e3bd70, L_0x2e3bb20, L_0x2e3c100, L_0x2e3b9c0;
L_0x2e3c2a0/d .functor OR 1, L_0x2e3c2a0/0/0, L_0x2e3c2a0/0/4, C4<0>, C4<0>;
L_0x2e3c2a0 .delay 1 (160,160,160) L_0x2e3c2a0/d;
v0x2cbf680_0 .net "a", 0 0, L_0x2e3c690;  1 drivers
v0x2cbf740_0 .net "addSub", 0 0, L_0x2e3a970;  1 drivers
v0x2cbf810_0 .net "andRes", 0 0, L_0x2e39cf0;  1 drivers
v0x2cbf8e0_0 .net "b", 0 0, L_0x2e3c7f0;  1 drivers
v0x2cbf9b0_0 .net "carryIn", 0 0, L_0x2e3a460;  1 drivers
v0x2cbfa50_0 .net "carryOut", 0 0, L_0x2e3ae50;  1 drivers
v0x2cbfb20_0 .net "initialResult", 0 0, L_0x2e3c2a0;  1 drivers
v0x2cbfbc0_0 .net "isAdd", 0 0, L_0x2e3b420;  1 drivers
v0x2cbfc60_0 .net "isAnd", 0 0, L_0x2e3bb90;  1 drivers
v0x2cbfd90_0 .net "isNand", 0 0, L_0x2e3bd70;  1 drivers
v0x2cbfe30_0 .net "isNor", 0 0, L_0x2e3bb20;  1 drivers
v0x2cbfed0_0 .net "isOr", 0 0, L_0x2e3c100;  1 drivers
v0x2cbff90_0 .net "isSLT", 0 0, L_0x2e3b9c0;  1 drivers
v0x2cc0050_0 .net "isSub", 0 0, L_0x2e3b5d0;  1 drivers
v0x2cc0110_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cc01b0_0 .net "isXor", 0 0, L_0x2e3b7e0;  1 drivers
v0x2cc0270_0 .net "nandRes", 0 0, L_0x2e3a2b0;  1 drivers
v0x2cc0420_0 .net "norRes", 0 0, L_0x2e3a530;  1 drivers
v0x2cc04c0_0 .net "orRes", 0 0, L_0x2e39520;  1 drivers
v0x2cc0560_0 .net "s0", 0 0, L_0x2e3ca80;  1 drivers
v0x2cc0600_0 .net "s0inv", 0 0, L_0x2e3b050;  1 drivers
v0x2cc06c0_0 .net "s1", 0 0, L_0x2e3c9a0;  1 drivers
v0x2cc0780_0 .net "s1inv", 0 0, L_0x2e3b1b0;  1 drivers
v0x2cc0840_0 .net "s2", 0 0, L_0x2e34c80;  1 drivers
v0x2cc0900_0 .net "s2inv", 0 0, L_0x2e3b270;  1 drivers
v0x2cc09c0_0 .net "xorRes", 0 0, L_0x2e3a5f0;  1 drivers
S_0x2cbea20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cbe720;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e3a750/d .functor XOR 1, L_0x2e3c7f0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e3a750 .delay 1 (40,40,40) L_0x2e3a750/d;
L_0x2e3a7c0/d .functor XOR 1, L_0x2e3c690, L_0x2e3a750, C4<0>, C4<0>;
L_0x2e3a7c0 .delay 1 (40,40,40) L_0x2e3a7c0/d;
L_0x2e3a970/d .functor XOR 1, L_0x2e3a7c0, L_0x2e3a460, C4<0>, C4<0>;
L_0x2e3a970 .delay 1 (40,40,40) L_0x2e3a970/d;
L_0x2e3ab70/d .functor AND 1, L_0x2e3c690, L_0x2e3a750, C4<1>, C4<1>;
L_0x2e3ab70 .delay 1 (40,40,40) L_0x2e3ab70/d;
L_0x2e3ade0/d .functor AND 1, L_0x2e3a7c0, L_0x2e3a460, C4<1>, C4<1>;
L_0x2e3ade0 .delay 1 (40,40,40) L_0x2e3ade0/d;
L_0x2e3ae50/d .functor OR 1, L_0x2e3ab70, L_0x2e3ade0, C4<0>, C4<0>;
L_0x2e3ae50 .delay 1 (40,40,40) L_0x2e3ae50/d;
v0x2cbecb0_0 .net "AandB", 0 0, L_0x2e3ab70;  1 drivers
v0x2cbed90_0 .net "BxorSub", 0 0, L_0x2e3a750;  1 drivers
v0x2cbee50_0 .net "a", 0 0, L_0x2e3c690;  alias, 1 drivers
v0x2cbeef0_0 .net "b", 0 0, L_0x2e3c7f0;  alias, 1 drivers
v0x2cbefb0_0 .net "carryin", 0 0, L_0x2e3a460;  alias, 1 drivers
v0x2cbf0c0_0 .net "carryout", 0 0, L_0x2e3ae50;  alias, 1 drivers
v0x2cbf180_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cbf330_0 .net "res", 0 0, L_0x2e3a970;  alias, 1 drivers
v0x2cbf3d0_0 .net "xAorB", 0 0, L_0x2e3a7c0;  1 drivers
v0x2cbf500_0 .net "xAorBandCin", 0 0, L_0x2e3ade0;  1 drivers
S_0x2cc0ba0 .scope generate, "genblk1[5]" "genblk1[5]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cc0d60 .param/l "i" 0 4 165, +C4<0101>;
S_0x2cc0e20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cc0ba0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e3c730/d .functor AND 1, L_0x2e3f230, L_0x2e3f390, C4<1>, C4<1>;
L_0x2e3c730 .delay 1 (40,40,40) L_0x2e3c730/d;
L_0x2e3bf60/d .functor NAND 1, L_0x2e3f230, L_0x2e3f390, C4<1>, C4<1>;
L_0x2e3bf60 .delay 1 (20,20,20) L_0x2e3bf60/d;
L_0x2e3cf20/d .functor OR 1, L_0x2e3f230, L_0x2e3f390, C4<0>, C4<0>;
L_0x2e3cf20 .delay 1 (40,40,40) L_0x2e3cf20/d;
L_0x2e3d110/d .functor NOR 1, L_0x2e3f230, L_0x2e3f390, C4<0>, C4<0>;
L_0x2e3d110 .delay 1 (20,20,20) L_0x2e3d110/d;
L_0x2e3d1d0/d .functor XOR 1, L_0x2e3f230, L_0x2e3f390, C4<0>, C4<0>;
L_0x2e3d1d0 .delay 1 (40,40,40) L_0x2e3d1d0/d;
L_0x2e3dc60/d .functor NOT 1, L_0x2e3f760, C4<0>, C4<0>, C4<0>;
L_0x2e3dc60 .delay 1 (10,10,10) L_0x2e3dc60/d;
L_0x2cc23c0/d .functor NOT 1, L_0x2e3f650, C4<0>, C4<0>, C4<0>;
L_0x2cc23c0 .delay 1 (10,10,10) L_0x2cc23c0/d;
L_0x2e3de10/d .functor NOT 1, L_0x2e3f920, C4<0>, C4<0>, C4<0>;
L_0x2e3de10 .delay 1 (10,10,10) L_0x2e3de10/d;
L_0x2e3dfc0/d .functor AND 1, L_0x2e3d5a0, L_0x2e3dc60, L_0x2cc23c0, L_0x2e3de10;
L_0x2e3dfc0 .delay 1 (80,80,80) L_0x2e3dfc0/d;
L_0x2e3e170/d .functor AND 1, L_0x2e3d5a0, L_0x2e3f760, L_0x2cc23c0, L_0x2e3de10;
L_0x2e3e170 .delay 1 (80,80,80) L_0x2e3e170/d;
L_0x2e3e380/d .functor AND 1, L_0x2e3d1d0, L_0x2e3dc60, L_0x2e3f650, L_0x2e3de10;
L_0x2e3e380 .delay 1 (80,80,80) L_0x2e3e380/d;
L_0x2e3e560/d .functor AND 1, L_0x2e3d5a0, L_0x2e3f760, L_0x2e3f650, L_0x2e3de10;
L_0x2e3e560 .delay 1 (80,80,80) L_0x2e3e560/d;
L_0x2e3e730/d .functor AND 1, L_0x2e3c730, L_0x2e3dc60, L_0x2cc23c0, L_0x2e3f920;
L_0x2e3e730 .delay 1 (80,80,80) L_0x2e3e730/d;
L_0x2e3e910/d .functor AND 1, L_0x2e3bf60, L_0x2e3f760, L_0x2cc23c0, L_0x2e3f920;
L_0x2e3e910 .delay 1 (80,80,80) L_0x2e3e910/d;
L_0x2e3e6c0/d .functor AND 1, L_0x2e3d110, L_0x2e3dc60, L_0x2e3f650, L_0x2e3f920;
L_0x2e3e6c0 .delay 1 (80,80,80) L_0x2e3e6c0/d;
L_0x2e3eca0/d .functor AND 1, L_0x2e3cf20, L_0x2e3f760, L_0x2e3f650, L_0x2e3f920;
L_0x2e3eca0 .delay 1 (80,80,80) L_0x2e3eca0/d;
L_0x2e3ee40/0/0 .functor OR 1, L_0x2e3dfc0, L_0x2e3e170, L_0x2e3e380, L_0x2e3e730;
L_0x2e3ee40/0/4 .functor OR 1, L_0x2e3e910, L_0x2e3e6c0, L_0x2e3eca0, L_0x2e3e560;
L_0x2e3ee40/d .functor OR 1, L_0x2e3ee40/0/0, L_0x2e3ee40/0/4, C4<0>, C4<0>;
L_0x2e3ee40 .delay 1 (160,160,160) L_0x2e3ee40/d;
v0x2cc1d20_0 .net "a", 0 0, L_0x2e3f230;  1 drivers
v0x2cc1de0_0 .net "addSub", 0 0, L_0x2e3d5a0;  1 drivers
v0x2cc1eb0_0 .net "andRes", 0 0, L_0x2e3c730;  1 drivers
v0x2cc1f80_0 .net "b", 0 0, L_0x2e3f390;  1 drivers
v0x2cc2050_0 .net "carryIn", 0 0, L_0x2e3ce20;  1 drivers
v0x2cc20f0_0 .net "carryOut", 0 0, L_0x2e3da60;  1 drivers
v0x2cc21c0_0 .net "initialResult", 0 0, L_0x2e3ee40;  1 drivers
v0x2cc2260_0 .net "isAdd", 0 0, L_0x2e3dfc0;  1 drivers
v0x2cc2300_0 .net "isAnd", 0 0, L_0x2e3e730;  1 drivers
v0x2cc2430_0 .net "isNand", 0 0, L_0x2e3e910;  1 drivers
v0x2cc24d0_0 .net "isNor", 0 0, L_0x2e3e6c0;  1 drivers
v0x2cc2570_0 .net "isOr", 0 0, L_0x2e3eca0;  1 drivers
v0x2cc2630_0 .net "isSLT", 0 0, L_0x2e3e560;  1 drivers
v0x2cc26f0_0 .net "isSub", 0 0, L_0x2e3e170;  1 drivers
v0x2cc27b0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cc2850_0 .net "isXor", 0 0, L_0x2e3e380;  1 drivers
v0x2cc2910_0 .net "nandRes", 0 0, L_0x2e3bf60;  1 drivers
v0x2cc2ac0_0 .net "norRes", 0 0, L_0x2e3d110;  1 drivers
v0x2cc2b60_0 .net "orRes", 0 0, L_0x2e3cf20;  1 drivers
v0x2cc2c00_0 .net "s0", 0 0, L_0x2e3f760;  1 drivers
v0x2cc2ca0_0 .net "s0inv", 0 0, L_0x2e3dc60;  1 drivers
v0x2cc2d60_0 .net "s1", 0 0, L_0x2e3f650;  1 drivers
v0x2cc2e20_0 .net "s1inv", 0 0, L_0x2cc23c0;  1 drivers
v0x2cc2ee0_0 .net "s2", 0 0, L_0x2e3f920;  1 drivers
v0x2cc2fa0_0 .net "s2inv", 0 0, L_0x2e3de10;  1 drivers
v0x2cc3060_0 .net "xorRes", 0 0, L_0x2e3d1d0;  1 drivers
S_0x2cc1120 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cc0e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e3d330/d .functor XOR 1, L_0x2e3f390, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e3d330 .delay 1 (40,40,40) L_0x2e3d330/d;
L_0x2e3d3f0/d .functor XOR 1, L_0x2e3f230, L_0x2e3d330, C4<0>, C4<0>;
L_0x2e3d3f0 .delay 1 (40,40,40) L_0x2e3d3f0/d;
L_0x2e3d5a0/d .functor XOR 1, L_0x2e3d3f0, L_0x2e3ce20, C4<0>, C4<0>;
L_0x2e3d5a0 .delay 1 (40,40,40) L_0x2e3d5a0/d;
L_0x2e3d7a0/d .functor AND 1, L_0x2e3f230, L_0x2e3d330, C4<1>, C4<1>;
L_0x2e3d7a0 .delay 1 (40,40,40) L_0x2e3d7a0/d;
L_0x2e3cf90/d .functor AND 1, L_0x2e3d3f0, L_0x2e3ce20, C4<1>, C4<1>;
L_0x2e3cf90 .delay 1 (40,40,40) L_0x2e3cf90/d;
L_0x2e3da60/d .functor OR 1, L_0x2e3d7a0, L_0x2e3cf90, C4<0>, C4<0>;
L_0x2e3da60 .delay 1 (40,40,40) L_0x2e3da60/d;
v0x2cc13b0_0 .net "AandB", 0 0, L_0x2e3d7a0;  1 drivers
v0x2cc1490_0 .net "BxorSub", 0 0, L_0x2e3d330;  1 drivers
v0x2cc1550_0 .net "a", 0 0, L_0x2e3f230;  alias, 1 drivers
v0x2cc1620_0 .net "b", 0 0, L_0x2e3f390;  alias, 1 drivers
v0x2cc16e0_0 .net "carryin", 0 0, L_0x2e3ce20;  alias, 1 drivers
v0x2cc17f0_0 .net "carryout", 0 0, L_0x2e3da60;  alias, 1 drivers
v0x2cc18b0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cc1950_0 .net "res", 0 0, L_0x2e3d5a0;  alias, 1 drivers
v0x2cc1a10_0 .net "xAorB", 0 0, L_0x2e3d3f0;  1 drivers
v0x2cc1b60_0 .net "xAorBandCin", 0 0, L_0x2e3cf90;  1 drivers
S_0x2cc3240 .scope generate, "genblk1[6]" "genblk1[6]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cc3400 .param/l "i" 0 4 165, +C4<0110>;
S_0x2cc34c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cc3240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e3f2d0/d .functor AND 1, L_0x2e41e10, L_0x2e41f70, C4<1>, C4<1>;
L_0x2e3f2d0 .delay 1 (40,40,40) L_0x2e3f2d0/d;
L_0x2e3f800/d .functor NAND 1, L_0x2e41e10, L_0x2e41f70, C4<1>, C4<1>;
L_0x2e3f800 .delay 1 (20,20,20) L_0x2e3f800/d;
L_0x2e3eb00/d .functor OR 1, L_0x2e41e10, L_0x2e41f70, C4<0>, C4<0>;
L_0x2e3eb00 .delay 1 (40,40,40) L_0x2e3eb00/d;
L_0x2e3fc10/d .functor NOR 1, L_0x2e41e10, L_0x2e41f70, C4<0>, C4<0>;
L_0x2e3fc10 .delay 1 (20,20,20) L_0x2e3fc10/d;
L_0x2e3fd70/d .functor XOR 1, L_0x2e41e10, L_0x2e41f70, C4<0>, C4<0>;
L_0x2e3fd70 .delay 1 (40,40,40) L_0x2e3fd70/d;
L_0x2e407d0/d .functor NOT 1, L_0x2e3fa50, C4<0>, C4<0>, C4<0>;
L_0x2e407d0 .delay 1 (10,10,10) L_0x2e407d0/d;
L_0x2e40930/d .functor NOT 1, L_0x2e42270, C4<0>, C4<0>, C4<0>;
L_0x2e40930 .delay 1 (10,10,10) L_0x2e40930/d;
L_0x2e409f0/d .functor NOT 1, L_0x2e42310, C4<0>, C4<0>, C4<0>;
L_0x2e409f0 .delay 1 (10,10,10) L_0x2e409f0/d;
L_0x2e40ba0/d .functor AND 1, L_0x2e400f0, L_0x2e407d0, L_0x2e40930, L_0x2e409f0;
L_0x2e40ba0 .delay 1 (80,80,80) L_0x2e40ba0/d;
L_0x2e40d50/d .functor AND 1, L_0x2e400f0, L_0x2e3fa50, L_0x2e40930, L_0x2e409f0;
L_0x2e40d50 .delay 1 (80,80,80) L_0x2e40d50/d;
L_0x2e40f60/d .functor AND 1, L_0x2e3fd70, L_0x2e407d0, L_0x2e42270, L_0x2e409f0;
L_0x2e40f60 .delay 1 (80,80,80) L_0x2e40f60/d;
L_0x2e41140/d .functor AND 1, L_0x2e400f0, L_0x2e3fa50, L_0x2e42270, L_0x2e409f0;
L_0x2e41140 .delay 1 (80,80,80) L_0x2e41140/d;
L_0x2e41310/d .functor AND 1, L_0x2e3f2d0, L_0x2e407d0, L_0x2e40930, L_0x2e42310;
L_0x2e41310 .delay 1 (80,80,80) L_0x2e41310/d;
L_0x2e414f0/d .functor AND 1, L_0x2e3f800, L_0x2e3fa50, L_0x2e40930, L_0x2e42310;
L_0x2e414f0 .delay 1 (80,80,80) L_0x2e414f0/d;
L_0x2e412a0/d .functor AND 1, L_0x2e3fc10, L_0x2e407d0, L_0x2e42270, L_0x2e42310;
L_0x2e412a0 .delay 1 (80,80,80) L_0x2e412a0/d;
L_0x2e41880/d .functor AND 1, L_0x2e3eb00, L_0x2e3fa50, L_0x2e42270, L_0x2e42310;
L_0x2e41880 .delay 1 (80,80,80) L_0x2e41880/d;
L_0x2e41a20/0/0 .functor OR 1, L_0x2e40ba0, L_0x2e40d50, L_0x2e40f60, L_0x2e41310;
L_0x2e41a20/0/4 .functor OR 1, L_0x2e414f0, L_0x2e412a0, L_0x2e41880, L_0x2e41140;
L_0x2e41a20/d .functor OR 1, L_0x2e41a20/0/0, L_0x2e41a20/0/4, C4<0>, C4<0>;
L_0x2e41a20 .delay 1 (160,160,160) L_0x2e41a20/d;
v0x2cc43c0_0 .net "a", 0 0, L_0x2e41e10;  1 drivers
v0x2cc4480_0 .net "addSub", 0 0, L_0x2e400f0;  1 drivers
v0x2cc4550_0 .net "andRes", 0 0, L_0x2e3f2d0;  1 drivers
v0x2cc4620_0 .net "b", 0 0, L_0x2e41f70;  1 drivers
v0x2cc46f0_0 .net "carryIn", 0 0, L_0x2e3fb40;  1 drivers
v0x2cc4790_0 .net "carryOut", 0 0, L_0x2e405d0;  1 drivers
v0x2cc4860_0 .net "initialResult", 0 0, L_0x2e41a20;  1 drivers
v0x2cc4900_0 .net "isAdd", 0 0, L_0x2e40ba0;  1 drivers
v0x2cc49a0_0 .net "isAnd", 0 0, L_0x2e41310;  1 drivers
v0x2cc4ad0_0 .net "isNand", 0 0, L_0x2e414f0;  1 drivers
v0x2cc4b70_0 .net "isNor", 0 0, L_0x2e412a0;  1 drivers
v0x2cc4c10_0 .net "isOr", 0 0, L_0x2e41880;  1 drivers
v0x2cc4cd0_0 .net "isSLT", 0 0, L_0x2e41140;  1 drivers
v0x2cc4d90_0 .net "isSub", 0 0, L_0x2e40d50;  1 drivers
v0x2cc4e50_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cc4ef0_0 .net "isXor", 0 0, L_0x2e40f60;  1 drivers
v0x2cc4fb0_0 .net "nandRes", 0 0, L_0x2e3f800;  1 drivers
v0x2cc5160_0 .net "norRes", 0 0, L_0x2e3fc10;  1 drivers
v0x2cc5200_0 .net "orRes", 0 0, L_0x2e3eb00;  1 drivers
v0x2cc52a0_0 .net "s0", 0 0, L_0x2e3fa50;  1 drivers
v0x2cc5340_0 .net "s0inv", 0 0, L_0x2e407d0;  1 drivers
v0x2cc5400_0 .net "s1", 0 0, L_0x2e42270;  1 drivers
v0x2cc54c0_0 .net "s1inv", 0 0, L_0x2e40930;  1 drivers
v0x2cc5580_0 .net "s2", 0 0, L_0x2e42310;  1 drivers
v0x2cc5640_0 .net "s2inv", 0 0, L_0x2e409f0;  1 drivers
v0x2cc5700_0 .net "xorRes", 0 0, L_0x2e3fd70;  1 drivers
S_0x2cc37c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cc34c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e3fde0/d .functor XOR 1, L_0x2e41f70, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e3fde0 .delay 1 (40,40,40) L_0x2e3fde0/d;
L_0x2e3ff40/d .functor XOR 1, L_0x2e41e10, L_0x2e3fde0, C4<0>, C4<0>;
L_0x2e3ff40 .delay 1 (40,40,40) L_0x2e3ff40/d;
L_0x2e400f0/d .functor XOR 1, L_0x2e3ff40, L_0x2e3fb40, C4<0>, C4<0>;
L_0x2e400f0 .delay 1 (40,40,40) L_0x2e400f0/d;
L_0x2e402f0/d .functor AND 1, L_0x2e41e10, L_0x2e3fde0, C4<1>, C4<1>;
L_0x2e402f0 .delay 1 (40,40,40) L_0x2e402f0/d;
L_0x2e40560/d .functor AND 1, L_0x2e3ff40, L_0x2e3fb40, C4<1>, C4<1>;
L_0x2e40560 .delay 1 (40,40,40) L_0x2e40560/d;
L_0x2e405d0/d .functor OR 1, L_0x2e402f0, L_0x2e40560, C4<0>, C4<0>;
L_0x2e405d0 .delay 1 (40,40,40) L_0x2e405d0/d;
v0x2cc3a50_0 .net "AandB", 0 0, L_0x2e402f0;  1 drivers
v0x2cc3b30_0 .net "BxorSub", 0 0, L_0x2e3fde0;  1 drivers
v0x2cc3bf0_0 .net "a", 0 0, L_0x2e41e10;  alias, 1 drivers
v0x2cc3cc0_0 .net "b", 0 0, L_0x2e41f70;  alias, 1 drivers
v0x2cc3d80_0 .net "carryin", 0 0, L_0x2e3fb40;  alias, 1 drivers
v0x2cc3e90_0 .net "carryout", 0 0, L_0x2e405d0;  alias, 1 drivers
v0x2cc3f50_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cc3ff0_0 .net "res", 0 0, L_0x2e400f0;  alias, 1 drivers
v0x2cc40b0_0 .net "xAorB", 0 0, L_0x2e3ff40;  1 drivers
v0x2cc4200_0 .net "xAorBandCin", 0 0, L_0x2e40560;  1 drivers
S_0x2cc58e0 .scope generate, "genblk1[7]" "genblk1[7]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cc5aa0 .param/l "i" 0 4 165, +C4<0111>;
S_0x2cc5b60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cc58e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e41eb0/d .functor AND 1, L_0x2e44870, L_0x2e449d0, C4<1>, C4<1>;
L_0x2e41eb0 .delay 1 (40,40,40) L_0x2e41eb0/d;
L_0x2e416e0/d .functor NAND 1, L_0x2e44870, L_0x2e449d0, C4<1>, C4<1>;
L_0x2e416e0 .delay 1 (20,20,20) L_0x2e416e0/d;
L_0x2e42510/d .functor OR 1, L_0x2e44870, L_0x2e449d0, C4<0>, C4<0>;
L_0x2e42510 .delay 1 (40,40,40) L_0x2e42510/d;
L_0x2e42700/d .functor NOR 1, L_0x2e44870, L_0x2e449d0, C4<0>, C4<0>;
L_0x2e42700 .delay 1 (20,20,20) L_0x2e42700/d;
L_0x2e427c0/d .functor XOR 1, L_0x2e44870, L_0x2e449d0, C4<0>, C4<0>;
L_0x2e427c0 .delay 1 (40,40,40) L_0x2e427c0/d;
L_0x2e43250/d .functor NOT 1, L_0x2e42450, C4<0>, C4<0>, C4<0>;
L_0x2e43250 .delay 1 (10,10,10) L_0x2e43250/d;
L_0x2cc7100/d .functor NOT 1, L_0x2e44b80, C4<0>, C4<0>, C4<0>;
L_0x2cc7100 .delay 1 (10,10,10) L_0x2cc7100/d;
L_0x2e43400/d .functor NOT 1, L_0x2e44c20, C4<0>, C4<0>, C4<0>;
L_0x2e43400 .delay 1 (10,10,10) L_0x2e43400/d;
L_0x2e435b0/d .functor AND 1, L_0x2e42b90, L_0x2e43250, L_0x2cc7100, L_0x2e43400;
L_0x2e435b0 .delay 1 (80,80,80) L_0x2e435b0/d;
L_0x2e43760/d .functor AND 1, L_0x2e42b90, L_0x2e42450, L_0x2cc7100, L_0x2e43400;
L_0x2e43760 .delay 1 (80,80,80) L_0x2e43760/d;
L_0x2e43970/d .functor AND 1, L_0x2e427c0, L_0x2e43250, L_0x2e44b80, L_0x2e43400;
L_0x2e43970 .delay 1 (80,80,80) L_0x2e43970/d;
L_0x2e43b50/d .functor AND 1, L_0x2e42b90, L_0x2e42450, L_0x2e44b80, L_0x2e43400;
L_0x2e43b50 .delay 1 (80,80,80) L_0x2e43b50/d;
L_0x2e43d20/d .functor AND 1, L_0x2e41eb0, L_0x2e43250, L_0x2cc7100, L_0x2e44c20;
L_0x2e43d20 .delay 1 (80,80,80) L_0x2e43d20/d;
L_0x2e43f00/d .functor AND 1, L_0x2e416e0, L_0x2e42450, L_0x2cc7100, L_0x2e44c20;
L_0x2e43f00 .delay 1 (80,80,80) L_0x2e43f00/d;
L_0x2e43cb0/d .functor AND 1, L_0x2e42700, L_0x2e43250, L_0x2e44b80, L_0x2e44c20;
L_0x2e43cb0 .delay 1 (80,80,80) L_0x2e43cb0/d;
L_0x2e442e0/d .functor AND 1, L_0x2e42510, L_0x2e42450, L_0x2e44b80, L_0x2e44c20;
L_0x2e442e0 .delay 1 (80,80,80) L_0x2e442e0/d;
L_0x2e44480/0/0 .functor OR 1, L_0x2e435b0, L_0x2e43760, L_0x2e43970, L_0x2e43d20;
L_0x2e44480/0/4 .functor OR 1, L_0x2e43f00, L_0x2e43cb0, L_0x2e442e0, L_0x2e43b50;
L_0x2e44480/d .functor OR 1, L_0x2e44480/0/0, L_0x2e44480/0/4, C4<0>, C4<0>;
L_0x2e44480 .delay 1 (160,160,160) L_0x2e44480/d;
v0x2cc6a60_0 .net "a", 0 0, L_0x2e44870;  1 drivers
v0x2cc6b20_0 .net "addSub", 0 0, L_0x2e42b90;  1 drivers
v0x2cc6bf0_0 .net "andRes", 0 0, L_0x2e41eb0;  1 drivers
v0x2cc6cc0_0 .net "b", 0 0, L_0x2e449d0;  1 drivers
v0x2cc6d90_0 .net "carryIn", 0 0, L_0x2e423b0;  1 drivers
v0x2cc6e30_0 .net "carryOut", 0 0, L_0x2e43050;  1 drivers
v0x2cc6f00_0 .net "initialResult", 0 0, L_0x2e44480;  1 drivers
v0x2cc6fa0_0 .net "isAdd", 0 0, L_0x2e435b0;  1 drivers
v0x2cc7040_0 .net "isAnd", 0 0, L_0x2e43d20;  1 drivers
v0x2cc7170_0 .net "isNand", 0 0, L_0x2e43f00;  1 drivers
v0x2cc7210_0 .net "isNor", 0 0, L_0x2e43cb0;  1 drivers
v0x2cc72b0_0 .net "isOr", 0 0, L_0x2e442e0;  1 drivers
v0x2cc7370_0 .net "isSLT", 0 0, L_0x2e43b50;  1 drivers
v0x2cc7430_0 .net "isSub", 0 0, L_0x2e43760;  1 drivers
v0x2cc74f0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cc7590_0 .net "isXor", 0 0, L_0x2e43970;  1 drivers
v0x2cc7650_0 .net "nandRes", 0 0, L_0x2e416e0;  1 drivers
v0x2cc7800_0 .net "norRes", 0 0, L_0x2e42700;  1 drivers
v0x2cc78a0_0 .net "orRes", 0 0, L_0x2e42510;  1 drivers
v0x2cc7940_0 .net "s0", 0 0, L_0x2e42450;  1 drivers
v0x2cc79e0_0 .net "s0inv", 0 0, L_0x2e43250;  1 drivers
v0x2cc7aa0_0 .net "s1", 0 0, L_0x2e44b80;  1 drivers
v0x2cc7b60_0 .net "s1inv", 0 0, L_0x2cc7100;  1 drivers
v0x2cc7c20_0 .net "s2", 0 0, L_0x2e44c20;  1 drivers
v0x2cc7ce0_0 .net "s2inv", 0 0, L_0x2e43400;  1 drivers
v0x2cc7da0_0 .net "xorRes", 0 0, L_0x2e427c0;  1 drivers
S_0x2cc5e60 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cc5b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e42920/d .functor XOR 1, L_0x2e449d0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e42920 .delay 1 (40,40,40) L_0x2e42920/d;
L_0x2e429e0/d .functor XOR 1, L_0x2e44870, L_0x2e42920, C4<0>, C4<0>;
L_0x2e429e0 .delay 1 (40,40,40) L_0x2e429e0/d;
L_0x2e42b90/d .functor XOR 1, L_0x2e429e0, L_0x2e423b0, C4<0>, C4<0>;
L_0x2e42b90 .delay 1 (40,40,40) L_0x2e42b90/d;
L_0x2e42d90/d .functor AND 1, L_0x2e44870, L_0x2e42920, C4<1>, C4<1>;
L_0x2e42d90 .delay 1 (40,40,40) L_0x2e42d90/d;
L_0x2e42580/d .functor AND 1, L_0x2e429e0, L_0x2e423b0, C4<1>, C4<1>;
L_0x2e42580 .delay 1 (40,40,40) L_0x2e42580/d;
L_0x2e43050/d .functor OR 1, L_0x2e42d90, L_0x2e42580, C4<0>, C4<0>;
L_0x2e43050 .delay 1 (40,40,40) L_0x2e43050/d;
v0x2cc60f0_0 .net "AandB", 0 0, L_0x2e42d90;  1 drivers
v0x2cc61d0_0 .net "BxorSub", 0 0, L_0x2e42920;  1 drivers
v0x2cc6290_0 .net "a", 0 0, L_0x2e44870;  alias, 1 drivers
v0x2cc6360_0 .net "b", 0 0, L_0x2e449d0;  alias, 1 drivers
v0x2cc6420_0 .net "carryin", 0 0, L_0x2e423b0;  alias, 1 drivers
v0x2cc6530_0 .net "carryout", 0 0, L_0x2e43050;  alias, 1 drivers
v0x2cc65f0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cc6690_0 .net "res", 0 0, L_0x2e42b90;  alias, 1 drivers
v0x2cc6750_0 .net "xAorB", 0 0, L_0x2e429e0;  1 drivers
v0x2cc68a0_0 .net "xAorBandCin", 0 0, L_0x2e42580;  1 drivers
S_0x2cc7f80 .scope generate, "genblk1[8]" "genblk1[8]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cbe610 .param/l "i" 0 4 165, +C4<01000>;
S_0x2cc8240 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cc7f80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e44910/d .functor AND 1, L_0x2e473e0, L_0x2e47540, C4<1>, C4<1>;
L_0x2e44910 .delay 1 (40,40,40) L_0x2e44910/d;
L_0x2e44fe0/d .functor NAND 1, L_0x2e473e0, L_0x2e47540, C4<1>, C4<1>;
L_0x2e44fe0 .delay 1 (20,20,20) L_0x2e44fe0/d;
L_0x2e45140/d .functor OR 1, L_0x2e473e0, L_0x2e47540, C4<0>, C4<0>;
L_0x2e45140 .delay 1 (40,40,40) L_0x2e45140/d;
L_0x2e452d0/d .functor NOR 1, L_0x2e473e0, L_0x2e47540, C4<0>, C4<0>;
L_0x2e452d0 .delay 1 (20,20,20) L_0x2e452d0/d;
L_0x2e45390/d .functor XOR 1, L_0x2e473e0, L_0x2e47540, C4<0>, C4<0>;
L_0x2e45390 .delay 1 (40,40,40) L_0x2e45390/d;
L_0x2e45e40/d .functor NOT 1, L_0x2e44e90, C4<0>, C4<0>, C4<0>;
L_0x2e45e40 .delay 1 (10,10,10) L_0x2e45e40/d;
L_0x2e45fa0/d .functor NOT 1, L_0x2e478a0, C4<0>, C4<0>, C4<0>;
L_0x2e45fa0 .delay 1 (10,10,10) L_0x2e45fa0/d;
L_0x2e46060/d .functor NOT 1, L_0x2e47940, C4<0>, C4<0>, C4<0>;
L_0x2e46060 .delay 1 (10,10,10) L_0x2e46060/d;
L_0x2e46210/d .functor AND 1, L_0x2e45760, L_0x2e45e40, L_0x2e45fa0, L_0x2e46060;
L_0x2e46210 .delay 1 (80,80,80) L_0x2e46210/d;
L_0x2e463c0/d .functor AND 1, L_0x2e45760, L_0x2e44e90, L_0x2e45fa0, L_0x2e46060;
L_0x2e463c0 .delay 1 (80,80,80) L_0x2e463c0/d;
L_0x2e46570/d .functor AND 1, L_0x2e45390, L_0x2e45e40, L_0x2e478a0, L_0x2e46060;
L_0x2e46570 .delay 1 (80,80,80) L_0x2e46570/d;
L_0x2e46760/d .functor AND 1, L_0x2e45760, L_0x2e44e90, L_0x2e478a0, L_0x2e46060;
L_0x2e46760 .delay 1 (80,80,80) L_0x2e46760/d;
L_0x2e46890/d .functor AND 1, L_0x2e44910, L_0x2e45e40, L_0x2e45fa0, L_0x2e47940;
L_0x2e46890 .delay 1 (80,80,80) L_0x2e46890/d;
L_0x2e46af0/d .functor AND 1, L_0x2e44fe0, L_0x2e44e90, L_0x2e45fa0, L_0x2e47940;
L_0x2e46af0 .delay 1 (80,80,80) L_0x2e46af0/d;
L_0x2e46820/d .functor AND 1, L_0x2e452d0, L_0x2e45e40, L_0x2e478a0, L_0x2e47940;
L_0x2e46820 .delay 1 (80,80,80) L_0x2e46820/d;
L_0x2e46e50/d .functor AND 1, L_0x2e45140, L_0x2e44e90, L_0x2e478a0, L_0x2e47940;
L_0x2e46e50 .delay 1 (80,80,80) L_0x2e46e50/d;
L_0x2e46ff0/0/0 .functor OR 1, L_0x2e46210, L_0x2e463c0, L_0x2e46570, L_0x2e46890;
L_0x2e46ff0/0/4 .functor OR 1, L_0x2e46af0, L_0x2e46820, L_0x2e46e50, L_0x2e46760;
L_0x2e46ff0/d .functor OR 1, L_0x2e46ff0/0/0, L_0x2e46ff0/0/4, C4<0>, C4<0>;
L_0x2e46ff0 .delay 1 (160,160,160) L_0x2e46ff0/d;
v0x2cc9250_0 .net "a", 0 0, L_0x2e473e0;  1 drivers
v0x2cc9310_0 .net "addSub", 0 0, L_0x2e45760;  1 drivers
v0x2cc93e0_0 .net "andRes", 0 0, L_0x2e44910;  1 drivers
v0x2cc94b0_0 .net "b", 0 0, L_0x2e47540;  1 drivers
v0x2cc9580_0 .net "carryIn", 0 0, L_0x2e45200;  1 drivers
v0x2cc9620_0 .net "carryOut", 0 0, L_0x2e45c40;  1 drivers
v0x2cc96f0_0 .net "initialResult", 0 0, L_0x2e46ff0;  1 drivers
v0x2cc9790_0 .net "isAdd", 0 0, L_0x2e46210;  1 drivers
v0x2cc9830_0 .net "isAnd", 0 0, L_0x2e46890;  1 drivers
v0x2cc9960_0 .net "isNand", 0 0, L_0x2e46af0;  1 drivers
v0x2cc9a00_0 .net "isNor", 0 0, L_0x2e46820;  1 drivers
v0x2cc9aa0_0 .net "isOr", 0 0, L_0x2e46e50;  1 drivers
v0x2cc9b60_0 .net "isSLT", 0 0, L_0x2e46760;  1 drivers
v0x2cc9c20_0 .net "isSub", 0 0, L_0x2e463c0;  1 drivers
v0x2cc9ce0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cc9d80_0 .net "isXor", 0 0, L_0x2e46570;  1 drivers
v0x2cc9e40_0 .net "nandRes", 0 0, L_0x2e44fe0;  1 drivers
v0x2cc9ff0_0 .net "norRes", 0 0, L_0x2e452d0;  1 drivers
v0x2cca090_0 .net "orRes", 0 0, L_0x2e45140;  1 drivers
v0x2cca130_0 .net "s0", 0 0, L_0x2e44e90;  1 drivers
v0x2cca1d0_0 .net "s0inv", 0 0, L_0x2e45e40;  1 drivers
v0x2cca270_0 .net "s1", 0 0, L_0x2e478a0;  1 drivers
v0x2cca310_0 .net "s1inv", 0 0, L_0x2e45fa0;  1 drivers
v0x2cca3b0_0 .net "s2", 0 0, L_0x2e47940;  1 drivers
v0x2cca450_0 .net "s2inv", 0 0, L_0x2e46060;  1 drivers
v0x2cca510_0 .net "xorRes", 0 0, L_0x2e45390;  1 drivers
S_0x2cc8540 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cc8240;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e454f0/d .functor XOR 1, L_0x2e47540, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e454f0 .delay 1 (40,40,40) L_0x2e454f0/d;
L_0x2e455b0/d .functor XOR 1, L_0x2e473e0, L_0x2e454f0, C4<0>, C4<0>;
L_0x2e455b0 .delay 1 (40,40,40) L_0x2e455b0/d;
L_0x2e45760/d .functor XOR 1, L_0x2e455b0, L_0x2e45200, C4<0>, C4<0>;
L_0x2e45760 .delay 1 (40,40,40) L_0x2e45760/d;
L_0x2e45960/d .functor AND 1, L_0x2e473e0, L_0x2e454f0, C4<1>, C4<1>;
L_0x2e45960 .delay 1 (40,40,40) L_0x2e45960/d;
L_0x2e45bd0/d .functor AND 1, L_0x2e455b0, L_0x2e45200, C4<1>, C4<1>;
L_0x2e45bd0 .delay 1 (40,40,40) L_0x2e45bd0/d;
L_0x2e45c40/d .functor OR 1, L_0x2e45960, L_0x2e45bd0, C4<0>, C4<0>;
L_0x2e45c40 .delay 1 (40,40,40) L_0x2e45c40/d;
v0x2cc87d0_0 .net "AandB", 0 0, L_0x2e45960;  1 drivers
v0x2cc88b0_0 .net "BxorSub", 0 0, L_0x2e454f0;  1 drivers
v0x2cc8970_0 .net "a", 0 0, L_0x2e473e0;  alias, 1 drivers
v0x2cc8a40_0 .net "b", 0 0, L_0x2e47540;  alias, 1 drivers
v0x2cc8b00_0 .net "carryin", 0 0, L_0x2e45200;  alias, 1 drivers
v0x2cc8c10_0 .net "carryout", 0 0, L_0x2e45c40;  alias, 1 drivers
v0x2cc8cd0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cbf220_0 .net "res", 0 0, L_0x2e45760;  alias, 1 drivers
v0x2cc8f80_0 .net "xAorB", 0 0, L_0x2e455b0;  1 drivers
v0x2cc90b0_0 .net "xAorBandCin", 0 0, L_0x2e45bd0;  1 drivers
S_0x2cca740 .scope generate, "genblk1[9]" "genblk1[9]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cca900 .param/l "i" 0 4 165, +C4<01001>;
S_0x2cca9c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cca740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e47480/d .functor AND 1, L_0x2e49e40, L_0x2e34740, C4<1>, C4<1>;
L_0x2e47480 .delay 1 (40,40,40) L_0x2e47480/d;
L_0x2e47740/d .functor NAND 1, L_0x2e49e40, L_0x2e34740, C4<1>, C4<1>;
L_0x2e47740 .delay 1 (20,20,20) L_0x2e47740/d;
L_0x2e47ba0/d .functor OR 1, L_0x2e49e40, L_0x2e34740, C4<0>, C4<0>;
L_0x2e47ba0 .delay 1 (40,40,40) L_0x2e47ba0/d;
L_0x2e47d30/d .functor NOR 1, L_0x2e49e40, L_0x2e34740, C4<0>, C4<0>;
L_0x2e47d30 .delay 1 (20,20,20) L_0x2e47d30/d;
L_0x2e47e90/d .functor XOR 1, L_0x2e49e40, L_0x2e34740, C4<0>, C4<0>;
L_0x2e47e90 .delay 1 (40,40,40) L_0x2e47e90/d;
L_0x2e488a0/d .functor NOT 1, L_0x2e47a70, C4<0>, C4<0>, C4<0>;
L_0x2e488a0 .delay 1 (10,10,10) L_0x2e488a0/d;
L_0x2e48a00/d .functor NOT 1, L_0x2e4a4a0, C4<0>, C4<0>, C4<0>;
L_0x2e48a00 .delay 1 (10,10,10) L_0x2e48a00/d;
L_0x2e48ac0/d .functor NOT 1, L_0x2e4a540, C4<0>, C4<0>, C4<0>;
L_0x2e48ac0 .delay 1 (10,10,10) L_0x2e48ac0/d;
L_0x2e48c70/d .functor AND 1, L_0x2e481c0, L_0x2e488a0, L_0x2e48a00, L_0x2e48ac0;
L_0x2e48c70 .delay 1 (80,80,80) L_0x2e48c70/d;
L_0x2e48e20/d .functor AND 1, L_0x2e481c0, L_0x2e47a70, L_0x2e48a00, L_0x2e48ac0;
L_0x2e48e20 .delay 1 (80,80,80) L_0x2e48e20/d;
L_0x2e48fd0/d .functor AND 1, L_0x2e47e90, L_0x2e488a0, L_0x2e4a4a0, L_0x2e48ac0;
L_0x2e48fd0 .delay 1 (80,80,80) L_0x2e48fd0/d;
L_0x2e491c0/d .functor AND 1, L_0x2e481c0, L_0x2e47a70, L_0x2e4a4a0, L_0x2e48ac0;
L_0x2e491c0 .delay 1 (80,80,80) L_0x2e491c0/d;
L_0x2e492f0/d .functor AND 1, L_0x2e47480, L_0x2e488a0, L_0x2e48a00, L_0x2e4a540;
L_0x2e492f0 .delay 1 (80,80,80) L_0x2e492f0/d;
L_0x2e49550/d .functor AND 1, L_0x2e47740, L_0x2e47a70, L_0x2e48a00, L_0x2e4a540;
L_0x2e49550 .delay 1 (80,80,80) L_0x2e49550/d;
L_0x2e49280/d .functor AND 1, L_0x2e47d30, L_0x2e488a0, L_0x2e4a4a0, L_0x2e4a540;
L_0x2e49280 .delay 1 (80,80,80) L_0x2e49280/d;
L_0x2e498b0/d .functor AND 1, L_0x2e47ba0, L_0x2e47a70, L_0x2e4a4a0, L_0x2e4a540;
L_0x2e498b0 .delay 1 (80,80,80) L_0x2e498b0/d;
L_0x2e49a50/0/0 .functor OR 1, L_0x2e48c70, L_0x2e48e20, L_0x2e48fd0, L_0x2e492f0;
L_0x2e49a50/0/4 .functor OR 1, L_0x2e49550, L_0x2e49280, L_0x2e498b0, L_0x2e491c0;
L_0x2e49a50/d .functor OR 1, L_0x2e49a50/0/0, L_0x2e49a50/0/4, C4<0>, C4<0>;
L_0x2e49a50 .delay 1 (160,160,160) L_0x2e49a50/d;
v0x2ccb900_0 .net "a", 0 0, L_0x2e49e40;  1 drivers
v0x2ccb9c0_0 .net "addSub", 0 0, L_0x2e481c0;  1 drivers
v0x2ccba90_0 .net "andRes", 0 0, L_0x2e47480;  1 drivers
v0x2ccbb60_0 .net "b", 0 0, L_0x2e34740;  1 drivers
v0x2ccbc30_0 .net "carryIn", 0 0, L_0x2e47c60;  1 drivers
v0x2ccbcd0_0 .net "carryOut", 0 0, L_0x2e486a0;  1 drivers
v0x2ccbda0_0 .net "initialResult", 0 0, L_0x2e49a50;  1 drivers
v0x2ccbe40_0 .net "isAdd", 0 0, L_0x2e48c70;  1 drivers
v0x2ccbee0_0 .net "isAnd", 0 0, L_0x2e492f0;  1 drivers
v0x2ccc010_0 .net "isNand", 0 0, L_0x2e49550;  1 drivers
v0x2ccc0b0_0 .net "isNor", 0 0, L_0x2e49280;  1 drivers
v0x2ccc150_0 .net "isOr", 0 0, L_0x2e498b0;  1 drivers
v0x2ccc210_0 .net "isSLT", 0 0, L_0x2e491c0;  1 drivers
v0x2ccc2d0_0 .net "isSub", 0 0, L_0x2e48e20;  1 drivers
v0x2ccc390_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ccc430_0 .net "isXor", 0 0, L_0x2e48fd0;  1 drivers
v0x2ccc4f0_0 .net "nandRes", 0 0, L_0x2e47740;  1 drivers
v0x2ccc6a0_0 .net "norRes", 0 0, L_0x2e47d30;  1 drivers
v0x2ccc740_0 .net "orRes", 0 0, L_0x2e47ba0;  1 drivers
v0x2ccc7e0_0 .net "s0", 0 0, L_0x2e47a70;  1 drivers
v0x2ccc880_0 .net "s0inv", 0 0, L_0x2e488a0;  1 drivers
v0x2ccc940_0 .net "s1", 0 0, L_0x2e4a4a0;  1 drivers
v0x2ccca00_0 .net "s1inv", 0 0, L_0x2e48a00;  1 drivers
v0x2cccac0_0 .net "s2", 0 0, L_0x2e4a540;  1 drivers
v0x2cccb80_0 .net "s2inv", 0 0, L_0x2e48ac0;  1 drivers
v0x2cccc40_0 .net "xorRes", 0 0, L_0x2e47e90;  1 drivers
S_0x2ccacc0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cca9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e47f50/d .functor XOR 1, L_0x2e34740, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e47f50 .delay 1 (40,40,40) L_0x2e47f50/d;
L_0x2e480b0/d .functor XOR 1, L_0x2e49e40, L_0x2e47f50, C4<0>, C4<0>;
L_0x2e480b0 .delay 1 (40,40,40) L_0x2e480b0/d;
L_0x2e481c0/d .functor XOR 1, L_0x2e480b0, L_0x2e47c60, C4<0>, C4<0>;
L_0x2e481c0 .delay 1 (40,40,40) L_0x2e481c0/d;
L_0x2e483c0/d .functor AND 1, L_0x2e49e40, L_0x2e47f50, C4<1>, C4<1>;
L_0x2e483c0 .delay 1 (40,40,40) L_0x2e483c0/d;
L_0x2e48630/d .functor AND 1, L_0x2e480b0, L_0x2e47c60, C4<1>, C4<1>;
L_0x2e48630 .delay 1 (40,40,40) L_0x2e48630/d;
L_0x2e486a0/d .functor OR 1, L_0x2e483c0, L_0x2e48630, C4<0>, C4<0>;
L_0x2e486a0 .delay 1 (40,40,40) L_0x2e486a0/d;
v0x2ccaf90_0 .net "AandB", 0 0, L_0x2e483c0;  1 drivers
v0x2ccb070_0 .net "BxorSub", 0 0, L_0x2e47f50;  1 drivers
v0x2ccb130_0 .net "a", 0 0, L_0x2e49e40;  alias, 1 drivers
v0x2ccb200_0 .net "b", 0 0, L_0x2e34740;  alias, 1 drivers
v0x2ccb2c0_0 .net "carryin", 0 0, L_0x2e47c60;  alias, 1 drivers
v0x2ccb3d0_0 .net "carryout", 0 0, L_0x2e486a0;  alias, 1 drivers
v0x2ccb490_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ccb530_0 .net "res", 0 0, L_0x2e481c0;  alias, 1 drivers
v0x2ccb5f0_0 .net "xAorB", 0 0, L_0x2e480b0;  1 drivers
v0x2ccb740_0 .net "xAorBandCin", 0 0, L_0x2e48630;  1 drivers
S_0x2ccce20 .scope generate, "genblk1[10]" "genblk1[10]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cccfe0 .param/l "i" 0 4 165, +C4<01010>;
S_0x2ccd0a0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ccce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e49ee0/d .functor AND 1, L_0x2e4cbc0, L_0x2e4cd20, C4<1>, C4<1>;
L_0x2e49ee0 .delay 1 (40,40,40) L_0x2e49ee0/d;
L_0x2e347e0/d .functor NAND 1, L_0x2e4cbc0, L_0x2e4cd20, C4<1>, C4<1>;
L_0x2e347e0 .delay 1 (20,20,20) L_0x2e347e0/d;
L_0x2e47b10/d .functor OR 1, L_0x2e4cbc0, L_0x2e4cd20, C4<0>, C4<0>;
L_0x2e47b10 .delay 1 (40,40,40) L_0x2e47b10/d;
L_0x2e4aa80/d .functor NOR 1, L_0x2e4cbc0, L_0x2e4cd20, C4<0>, C4<0>;
L_0x2e4aa80 .delay 1 (20,20,20) L_0x2e4aa80/d;
L_0x2e4ab40/d .functor XOR 1, L_0x2e4cbc0, L_0x2e4cd20, C4<0>, C4<0>;
L_0x2e4ab40 .delay 1 (40,40,40) L_0x2e4ab40/d;
L_0x2e4b5a0/d .functor NOT 1, L_0x2e4cf70, C4<0>, C4<0>, C4<0>;
L_0x2e4b5a0 .delay 1 (10,10,10) L_0x2e4b5a0/d;
L_0x2e4b700/d .functor NOT 1, L_0x2e4d010, C4<0>, C4<0>, C4<0>;
L_0x2e4b700 .delay 1 (10,10,10) L_0x2e4b700/d;
L_0x2e4b7c0/d .functor NOT 1, L_0x2e4d0b0, C4<0>, C4<0>, C4<0>;
L_0x2e4b7c0 .delay 1 (10,10,10) L_0x2e4b7c0/d;
L_0x2e4b970/d .functor AND 1, L_0x2e4aec0, L_0x2e4b5a0, L_0x2e4b700, L_0x2e4b7c0;
L_0x2e4b970 .delay 1 (80,80,80) L_0x2e4b970/d;
L_0x2e4bb20/d .functor AND 1, L_0x2e4aec0, L_0x2e4cf70, L_0x2e4b700, L_0x2e4b7c0;
L_0x2e4bb20 .delay 1 (80,80,80) L_0x2e4bb20/d;
L_0x2e4bcd0/d .functor AND 1, L_0x2e4ab40, L_0x2e4b5a0, L_0x2e4d010, L_0x2e4b7c0;
L_0x2e4bcd0 .delay 1 (80,80,80) L_0x2e4bcd0/d;
L_0x2e4bec0/d .functor AND 1, L_0x2e4aec0, L_0x2e4cf70, L_0x2e4d010, L_0x2e4b7c0;
L_0x2e4bec0 .delay 1 (80,80,80) L_0x2e4bec0/d;
L_0x2e4bff0/d .functor AND 1, L_0x2e49ee0, L_0x2e4b5a0, L_0x2e4b700, L_0x2e4d0b0;
L_0x2e4bff0 .delay 1 (80,80,80) L_0x2e4bff0/d;
L_0x2e4c250/d .functor AND 1, L_0x2e347e0, L_0x2e4cf70, L_0x2e4b700, L_0x2e4d0b0;
L_0x2e4c250 .delay 1 (80,80,80) L_0x2e4c250/d;
L_0x2e4bf80/d .functor AND 1, L_0x2e4aa80, L_0x2e4b5a0, L_0x2e4d010, L_0x2e4d0b0;
L_0x2e4bf80 .delay 1 (80,80,80) L_0x2e4bf80/d;
L_0x2e4c630/d .functor AND 1, L_0x2e47b10, L_0x2e4cf70, L_0x2e4d010, L_0x2e4d0b0;
L_0x2e4c630 .delay 1 (80,80,80) L_0x2e4c630/d;
L_0x2e4c7d0/0/0 .functor OR 1, L_0x2e4b970, L_0x2e4bb20, L_0x2e4bcd0, L_0x2e4bff0;
L_0x2e4c7d0/0/4 .functor OR 1, L_0x2e4c250, L_0x2e4bf80, L_0x2e4c630, L_0x2e4bec0;
L_0x2e4c7d0/d .functor OR 1, L_0x2e4c7d0/0/0, L_0x2e4c7d0/0/4, C4<0>, C4<0>;
L_0x2e4c7d0 .delay 1 (160,160,160) L_0x2e4c7d0/d;
v0x2ccdfa0_0 .net "a", 0 0, L_0x2e4cbc0;  1 drivers
v0x2cce060_0 .net "addSub", 0 0, L_0x2e4aec0;  1 drivers
v0x2cce130_0 .net "andRes", 0 0, L_0x2e49ee0;  1 drivers
v0x2cce200_0 .net "b", 0 0, L_0x2e4cd20;  1 drivers
v0x2cce2d0_0 .net "carryIn", 0 0, L_0x2e4ced0;  1 drivers
v0x2cce370_0 .net "carryOut", 0 0, L_0x2e4b3a0;  1 drivers
v0x2cce440_0 .net "initialResult", 0 0, L_0x2e4c7d0;  1 drivers
v0x2cce4e0_0 .net "isAdd", 0 0, L_0x2e4b970;  1 drivers
v0x2cce580_0 .net "isAnd", 0 0, L_0x2e4bff0;  1 drivers
v0x2cce6b0_0 .net "isNand", 0 0, L_0x2e4c250;  1 drivers
v0x2cce750_0 .net "isNor", 0 0, L_0x2e4bf80;  1 drivers
v0x2cce7f0_0 .net "isOr", 0 0, L_0x2e4c630;  1 drivers
v0x2cce8b0_0 .net "isSLT", 0 0, L_0x2e4bec0;  1 drivers
v0x2cce970_0 .net "isSub", 0 0, L_0x2e4bb20;  1 drivers
v0x2ccea30_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ccead0_0 .net "isXor", 0 0, L_0x2e4bcd0;  1 drivers
v0x2cceb90_0 .net "nandRes", 0 0, L_0x2e347e0;  1 drivers
v0x2cced40_0 .net "norRes", 0 0, L_0x2e4aa80;  1 drivers
v0x2ccede0_0 .net "orRes", 0 0, L_0x2e47b10;  1 drivers
v0x2ccee80_0 .net "s0", 0 0, L_0x2e4cf70;  1 drivers
v0x2ccef20_0 .net "s0inv", 0 0, L_0x2e4b5a0;  1 drivers
v0x2ccefe0_0 .net "s1", 0 0, L_0x2e4d010;  1 drivers
v0x2ccf0a0_0 .net "s1inv", 0 0, L_0x2e4b700;  1 drivers
v0x2ccf160_0 .net "s2", 0 0, L_0x2e4d0b0;  1 drivers
v0x2ccf220_0 .net "s2inv", 0 0, L_0x2e4b7c0;  1 drivers
v0x2ccf2e0_0 .net "xorRes", 0 0, L_0x2e4ab40;  1 drivers
S_0x2ccd3a0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ccd0a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e4aca0/d .functor XOR 1, L_0x2e4cd20, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e4aca0 .delay 1 (40,40,40) L_0x2e4aca0/d;
L_0x2e4ad60/d .functor XOR 1, L_0x2e4cbc0, L_0x2e4aca0, C4<0>, C4<0>;
L_0x2e4ad60 .delay 1 (40,40,40) L_0x2e4ad60/d;
L_0x2e4aec0/d .functor XOR 1, L_0x2e4ad60, L_0x2e4ced0, C4<0>, C4<0>;
L_0x2e4aec0 .delay 1 (40,40,40) L_0x2e4aec0/d;
L_0x2e4b0c0/d .functor AND 1, L_0x2e4cbc0, L_0x2e4aca0, C4<1>, C4<1>;
L_0x2e4b0c0 .delay 1 (40,40,40) L_0x2e4b0c0/d;
L_0x2e4b330/d .functor AND 1, L_0x2e4ad60, L_0x2e4ced0, C4<1>, C4<1>;
L_0x2e4b330 .delay 1 (40,40,40) L_0x2e4b330/d;
L_0x2e4b3a0/d .functor OR 1, L_0x2e4b0c0, L_0x2e4b330, C4<0>, C4<0>;
L_0x2e4b3a0 .delay 1 (40,40,40) L_0x2e4b3a0/d;
v0x2ccd630_0 .net "AandB", 0 0, L_0x2e4b0c0;  1 drivers
v0x2ccd710_0 .net "BxorSub", 0 0, L_0x2e4aca0;  1 drivers
v0x2ccd7d0_0 .net "a", 0 0, L_0x2e4cbc0;  alias, 1 drivers
v0x2ccd8a0_0 .net "b", 0 0, L_0x2e4cd20;  alias, 1 drivers
v0x2ccd960_0 .net "carryin", 0 0, L_0x2e4ced0;  alias, 1 drivers
v0x2ccda70_0 .net "carryout", 0 0, L_0x2e4b3a0;  alias, 1 drivers
v0x2ccdb30_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ccdbd0_0 .net "res", 0 0, L_0x2e4aec0;  alias, 1 drivers
v0x2ccdc90_0 .net "xAorB", 0 0, L_0x2e4ad60;  1 drivers
v0x2ccdde0_0 .net "xAorBandCin", 0 0, L_0x2e4b330;  1 drivers
S_0x2ccf4c0 .scope generate, "genblk1[11]" "genblk1[11]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2ccf680 .param/l "i" 0 4 165, +C4<01011>;
S_0x2ccf740 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ccf4c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e4cc60/d .functor AND 1, L_0x2e4f5c0, L_0x2e4f720, C4<1>, C4<1>;
L_0x2e4cc60 .delay 1 (40,40,40) L_0x2e4cc60/d;
L_0x2e3ccb0/d .functor NAND 1, L_0x2e4f5c0, L_0x2e4f720, C4<1>, C4<1>;
L_0x2e3ccb0 .delay 1 (20,20,20) L_0x2e3ccb0/d;
L_0x2e4d370/d .functor OR 1, L_0x2e4f5c0, L_0x2e4f720, C4<0>, C4<0>;
L_0x2e4d370 .delay 1 (40,40,40) L_0x2e4d370/d;
L_0x2e4d500/d .functor NOR 1, L_0x2e4f5c0, L_0x2e4f720, C4<0>, C4<0>;
L_0x2e4d500 .delay 1 (20,20,20) L_0x2e4d500/d;
L_0x2e4d5c0/d .functor XOR 1, L_0x2e4f5c0, L_0x2e4f720, C4<0>, C4<0>;
L_0x2e4d5c0 .delay 1 (40,40,40) L_0x2e4d5c0/d;
L_0x2e4e020/d .functor NOT 1, L_0x2e4d1e0, C4<0>, C4<0>, C4<0>;
L_0x2e4e020 .delay 1 (10,10,10) L_0x2e4e020/d;
L_0x2e4e180/d .functor NOT 1, L_0x2e4d280, C4<0>, C4<0>, C4<0>;
L_0x2e4e180 .delay 1 (10,10,10) L_0x2e4e180/d;
L_0x2e4e240/d .functor NOT 1, L_0x2e4fb10, C4<0>, C4<0>, C4<0>;
L_0x2e4e240 .delay 1 (10,10,10) L_0x2e4e240/d;
L_0x2e4e3f0/d .functor AND 1, L_0x2e4d940, L_0x2e4e020, L_0x2e4e180, L_0x2e4e240;
L_0x2e4e3f0 .delay 1 (80,80,80) L_0x2e4e3f0/d;
L_0x2e4e5a0/d .functor AND 1, L_0x2e4d940, L_0x2e4d1e0, L_0x2e4e180, L_0x2e4e240;
L_0x2e4e5a0 .delay 1 (80,80,80) L_0x2e4e5a0/d;
L_0x2e4e750/d .functor AND 1, L_0x2e4d5c0, L_0x2e4e020, L_0x2e4d280, L_0x2e4e240;
L_0x2e4e750 .delay 1 (80,80,80) L_0x2e4e750/d;
L_0x2e4e940/d .functor AND 1, L_0x2e4d940, L_0x2e4d1e0, L_0x2e4d280, L_0x2e4e240;
L_0x2e4e940 .delay 1 (80,80,80) L_0x2e4e940/d;
L_0x2e4ea70/d .functor AND 1, L_0x2e4cc60, L_0x2e4e020, L_0x2e4e180, L_0x2e4fb10;
L_0x2e4ea70 .delay 1 (80,80,80) L_0x2e4ea70/d;
L_0x2e4ecd0/d .functor AND 1, L_0x2e3ccb0, L_0x2e4d1e0, L_0x2e4e180, L_0x2e4fb10;
L_0x2e4ecd0 .delay 1 (80,80,80) L_0x2e4ecd0/d;
L_0x2e4ea00/d .functor AND 1, L_0x2e4d500, L_0x2e4e020, L_0x2e4d280, L_0x2e4fb10;
L_0x2e4ea00 .delay 1 (80,80,80) L_0x2e4ea00/d;
L_0x2e4f030/d .functor AND 1, L_0x2e4d370, L_0x2e4d1e0, L_0x2e4d280, L_0x2e4fb10;
L_0x2e4f030 .delay 1 (80,80,80) L_0x2e4f030/d;
L_0x2e4f1d0/0/0 .functor OR 1, L_0x2e4e3f0, L_0x2e4e5a0, L_0x2e4e750, L_0x2e4ea70;
L_0x2e4f1d0/0/4 .functor OR 1, L_0x2e4ecd0, L_0x2e4ea00, L_0x2e4f030, L_0x2e4e940;
L_0x2e4f1d0/d .functor OR 1, L_0x2e4f1d0/0/0, L_0x2e4f1d0/0/4, C4<0>, C4<0>;
L_0x2e4f1d0 .delay 1 (160,160,160) L_0x2e4f1d0/d;
v0x2cd0640_0 .net "a", 0 0, L_0x2e4f5c0;  1 drivers
v0x2cd0700_0 .net "addSub", 0 0, L_0x2e4d940;  1 drivers
v0x2cd07d0_0 .net "andRes", 0 0, L_0x2e4cc60;  1 drivers
v0x2cd08a0_0 .net "b", 0 0, L_0x2e4f720;  1 drivers
v0x2cd0970_0 .net "carryIn", 0 0, L_0x2e4d430;  1 drivers
v0x2cd0a10_0 .net "carryOut", 0 0, L_0x2e4de20;  1 drivers
v0x2cd0ae0_0 .net "initialResult", 0 0, L_0x2e4f1d0;  1 drivers
v0x2cd0b80_0 .net "isAdd", 0 0, L_0x2e4e3f0;  1 drivers
v0x2cd0c20_0 .net "isAnd", 0 0, L_0x2e4ea70;  1 drivers
v0x2cd0d50_0 .net "isNand", 0 0, L_0x2e4ecd0;  1 drivers
v0x2cd0df0_0 .net "isNor", 0 0, L_0x2e4ea00;  1 drivers
v0x2cd0e90_0 .net "isOr", 0 0, L_0x2e4f030;  1 drivers
v0x2cd0f50_0 .net "isSLT", 0 0, L_0x2e4e940;  1 drivers
v0x2cd1010_0 .net "isSub", 0 0, L_0x2e4e5a0;  1 drivers
v0x2cd10d0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cd1170_0 .net "isXor", 0 0, L_0x2e4e750;  1 drivers
v0x2cd1230_0 .net "nandRes", 0 0, L_0x2e3ccb0;  1 drivers
v0x2cd13e0_0 .net "norRes", 0 0, L_0x2e4d500;  1 drivers
v0x2cd1480_0 .net "orRes", 0 0, L_0x2e4d370;  1 drivers
v0x2cd1520_0 .net "s0", 0 0, L_0x2e4d1e0;  1 drivers
v0x2cd15c0_0 .net "s0inv", 0 0, L_0x2e4e020;  1 drivers
v0x2cd1680_0 .net "s1", 0 0, L_0x2e4d280;  1 drivers
v0x2cd1740_0 .net "s1inv", 0 0, L_0x2e4e180;  1 drivers
v0x2cd1800_0 .net "s2", 0 0, L_0x2e4fb10;  1 drivers
v0x2cd18c0_0 .net "s2inv", 0 0, L_0x2e4e240;  1 drivers
v0x2cd1980_0 .net "xorRes", 0 0, L_0x2e4d5c0;  1 drivers
S_0x2ccfa40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ccf740;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e4d720/d .functor XOR 1, L_0x2e4f720, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e4d720 .delay 1 (40,40,40) L_0x2e4d720/d;
L_0x2e4d7e0/d .functor XOR 1, L_0x2e4f5c0, L_0x2e4d720, C4<0>, C4<0>;
L_0x2e4d7e0 .delay 1 (40,40,40) L_0x2e4d7e0/d;
L_0x2e4d940/d .functor XOR 1, L_0x2e4d7e0, L_0x2e4d430, C4<0>, C4<0>;
L_0x2e4d940 .delay 1 (40,40,40) L_0x2e4d940/d;
L_0x2e4db40/d .functor AND 1, L_0x2e4f5c0, L_0x2e4d720, C4<1>, C4<1>;
L_0x2e4db40 .delay 1 (40,40,40) L_0x2e4db40/d;
L_0x2e4ddb0/d .functor AND 1, L_0x2e4d7e0, L_0x2e4d430, C4<1>, C4<1>;
L_0x2e4ddb0 .delay 1 (40,40,40) L_0x2e4ddb0/d;
L_0x2e4de20/d .functor OR 1, L_0x2e4db40, L_0x2e4ddb0, C4<0>, C4<0>;
L_0x2e4de20 .delay 1 (40,40,40) L_0x2e4de20/d;
v0x2ccfcd0_0 .net "AandB", 0 0, L_0x2e4db40;  1 drivers
v0x2ccfdb0_0 .net "BxorSub", 0 0, L_0x2e4d720;  1 drivers
v0x2ccfe70_0 .net "a", 0 0, L_0x2e4f5c0;  alias, 1 drivers
v0x2ccff40_0 .net "b", 0 0, L_0x2e4f720;  alias, 1 drivers
v0x2cd0000_0 .net "carryin", 0 0, L_0x2e4d430;  alias, 1 drivers
v0x2cd0110_0 .net "carryout", 0 0, L_0x2e4de20;  alias, 1 drivers
v0x2cd01d0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cd0270_0 .net "res", 0 0, L_0x2e4d940;  alias, 1 drivers
v0x2cd0330_0 .net "xAorB", 0 0, L_0x2e4d7e0;  1 drivers
v0x2cd0480_0 .net "xAorBandCin", 0 0, L_0x2e4ddb0;  1 drivers
S_0x2cd1b60 .scope generate, "genblk1[12]" "genblk1[12]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cd1d20 .param/l "i" 0 4 165, +C4<01100>;
S_0x2cd1de0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cd1b60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e4f660/d .functor AND 1, L_0x2e51fe0, L_0x2e52140, C4<1>, C4<1>;
L_0x2e4f660 .delay 1 (40,40,40) L_0x2e4f660/d;
L_0x2e4fa80/d .functor NAND 1, L_0x2e51fe0, L_0x2e52140, C4<1>, C4<1>;
L_0x2e4fa80 .delay 1 (20,20,20) L_0x2e4fa80/d;
L_0x2e4f9c0/d .functor OR 1, L_0x2e51fe0, L_0x2e52140, C4<0>, C4<0>;
L_0x2e4f9c0 .delay 1 (40,40,40) L_0x2e4f9c0/d;
L_0x2e4ff20/d .functor NOR 1, L_0x2e51fe0, L_0x2e52140, C4<0>, C4<0>;
L_0x2e4ff20 .delay 1 (20,20,20) L_0x2e4ff20/d;
L_0x2e4ffe0/d .functor XOR 1, L_0x2e51fe0, L_0x2e52140, C4<0>, C4<0>;
L_0x2e4ffe0 .delay 1 (40,40,40) L_0x2e4ffe0/d;
L_0x2e50a40/d .functor NOT 1, L_0x2e4fc40, C4<0>, C4<0>, C4<0>;
L_0x2e50a40 .delay 1 (10,10,10) L_0x2e50a40/d;
L_0x2e50ba0/d .functor NOT 1, L_0x2e4fce0, C4<0>, C4<0>, C4<0>;
L_0x2e50ba0 .delay 1 (10,10,10) L_0x2e50ba0/d;
L_0x2e50c60/d .functor NOT 1, L_0x2e52560, C4<0>, C4<0>, C4<0>;
L_0x2e50c60 .delay 1 (10,10,10) L_0x2e50c60/d;
L_0x2e50e10/d .functor AND 1, L_0x2e50360, L_0x2e50a40, L_0x2e50ba0, L_0x2e50c60;
L_0x2e50e10 .delay 1 (80,80,80) L_0x2e50e10/d;
L_0x2e50fc0/d .functor AND 1, L_0x2e50360, L_0x2e4fc40, L_0x2e50ba0, L_0x2e50c60;
L_0x2e50fc0 .delay 1 (80,80,80) L_0x2e50fc0/d;
L_0x2e51170/d .functor AND 1, L_0x2e4ffe0, L_0x2e50a40, L_0x2e4fce0, L_0x2e50c60;
L_0x2e51170 .delay 1 (80,80,80) L_0x2e51170/d;
L_0x2e51360/d .functor AND 1, L_0x2e50360, L_0x2e4fc40, L_0x2e4fce0, L_0x2e50c60;
L_0x2e51360 .delay 1 (80,80,80) L_0x2e51360/d;
L_0x2e51490/d .functor AND 1, L_0x2e4f660, L_0x2e50a40, L_0x2e50ba0, L_0x2e52560;
L_0x2e51490 .delay 1 (80,80,80) L_0x2e51490/d;
L_0x2e516f0/d .functor AND 1, L_0x2e4fa80, L_0x2e4fc40, L_0x2e50ba0, L_0x2e52560;
L_0x2e516f0 .delay 1 (80,80,80) L_0x2e516f0/d;
L_0x2e51420/d .functor AND 1, L_0x2e4ff20, L_0x2e50a40, L_0x2e4fce0, L_0x2e52560;
L_0x2e51420 .delay 1 (80,80,80) L_0x2e51420/d;
L_0x2e51a50/d .functor AND 1, L_0x2e4f9c0, L_0x2e4fc40, L_0x2e4fce0, L_0x2e52560;
L_0x2e51a50 .delay 1 (80,80,80) L_0x2e51a50/d;
L_0x2e51bf0/0/0 .functor OR 1, L_0x2e50e10, L_0x2e50fc0, L_0x2e51170, L_0x2e51490;
L_0x2e51bf0/0/4 .functor OR 1, L_0x2e516f0, L_0x2e51420, L_0x2e51a50, L_0x2e51360;
L_0x2e51bf0/d .functor OR 1, L_0x2e51bf0/0/0, L_0x2e51bf0/0/4, C4<0>, C4<0>;
L_0x2e51bf0 .delay 1 (160,160,160) L_0x2e51bf0/d;
v0x2cd2ce0_0 .net "a", 0 0, L_0x2e51fe0;  1 drivers
v0x2cd2da0_0 .net "addSub", 0 0, L_0x2e50360;  1 drivers
v0x2cd2e70_0 .net "andRes", 0 0, L_0x2e4f660;  1 drivers
v0x2cd2f40_0 .net "b", 0 0, L_0x2e52140;  1 drivers
v0x2cd3010_0 .net "carryIn", 0 0, L_0x2e4fe50;  1 drivers
v0x2cd30b0_0 .net "carryOut", 0 0, L_0x2e50840;  1 drivers
v0x2cd3180_0 .net "initialResult", 0 0, L_0x2e51bf0;  1 drivers
v0x2cd3220_0 .net "isAdd", 0 0, L_0x2e50e10;  1 drivers
v0x2cd32c0_0 .net "isAnd", 0 0, L_0x2e51490;  1 drivers
v0x2cd33f0_0 .net "isNand", 0 0, L_0x2e516f0;  1 drivers
v0x2cd3490_0 .net "isNor", 0 0, L_0x2e51420;  1 drivers
v0x2cd3530_0 .net "isOr", 0 0, L_0x2e51a50;  1 drivers
v0x2cd35f0_0 .net "isSLT", 0 0, L_0x2e51360;  1 drivers
v0x2cd36b0_0 .net "isSub", 0 0, L_0x2e50fc0;  1 drivers
v0x2cd3770_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cd3810_0 .net "isXor", 0 0, L_0x2e51170;  1 drivers
v0x2cd38d0_0 .net "nandRes", 0 0, L_0x2e4fa80;  1 drivers
v0x2cd3a80_0 .net "norRes", 0 0, L_0x2e4ff20;  1 drivers
v0x2cd3b20_0 .net "orRes", 0 0, L_0x2e4f9c0;  1 drivers
v0x2cd3bc0_0 .net "s0", 0 0, L_0x2e4fc40;  1 drivers
v0x2cd3c60_0 .net "s0inv", 0 0, L_0x2e50a40;  1 drivers
v0x2cd3d20_0 .net "s1", 0 0, L_0x2e4fce0;  1 drivers
v0x2cd3de0_0 .net "s1inv", 0 0, L_0x2e50ba0;  1 drivers
v0x2cd3ea0_0 .net "s2", 0 0, L_0x2e52560;  1 drivers
v0x2cd3f60_0 .net "s2inv", 0 0, L_0x2e50c60;  1 drivers
v0x2cd4020_0 .net "xorRes", 0 0, L_0x2e4ffe0;  1 drivers
S_0x2cd20e0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cd1de0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e50140/d .functor XOR 1, L_0x2e52140, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e50140 .delay 1 (40,40,40) L_0x2e50140/d;
L_0x2e50200/d .functor XOR 1, L_0x2e51fe0, L_0x2e50140, C4<0>, C4<0>;
L_0x2e50200 .delay 1 (40,40,40) L_0x2e50200/d;
L_0x2e50360/d .functor XOR 1, L_0x2e50200, L_0x2e4fe50, C4<0>, C4<0>;
L_0x2e50360 .delay 1 (40,40,40) L_0x2e50360/d;
L_0x2e50560/d .functor AND 1, L_0x2e51fe0, L_0x2e50140, C4<1>, C4<1>;
L_0x2e50560 .delay 1 (40,40,40) L_0x2e50560/d;
L_0x2e507d0/d .functor AND 1, L_0x2e50200, L_0x2e4fe50, C4<1>, C4<1>;
L_0x2e507d0 .delay 1 (40,40,40) L_0x2e507d0/d;
L_0x2e50840/d .functor OR 1, L_0x2e50560, L_0x2e507d0, C4<0>, C4<0>;
L_0x2e50840 .delay 1 (40,40,40) L_0x2e50840/d;
v0x2cd2370_0 .net "AandB", 0 0, L_0x2e50560;  1 drivers
v0x2cd2450_0 .net "BxorSub", 0 0, L_0x2e50140;  1 drivers
v0x2cd2510_0 .net "a", 0 0, L_0x2e51fe0;  alias, 1 drivers
v0x2cd25e0_0 .net "b", 0 0, L_0x2e52140;  alias, 1 drivers
v0x2cd26a0_0 .net "carryin", 0 0, L_0x2e4fe50;  alias, 1 drivers
v0x2cd27b0_0 .net "carryout", 0 0, L_0x2e50840;  alias, 1 drivers
v0x2cd2870_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cd2910_0 .net "res", 0 0, L_0x2e50360;  alias, 1 drivers
v0x2cd29d0_0 .net "xAorB", 0 0, L_0x2e50200;  1 drivers
v0x2cd2b20_0 .net "xAorBandCin", 0 0, L_0x2e507d0;  1 drivers
S_0x2cd4200 .scope generate, "genblk1[13]" "genblk1[13]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cd43c0 .param/l "i" 0 4 165, +C4<01101>;
S_0x2cd4480 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cd4200;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e52080/d .functor AND 1, L_0x2e54a00, L_0x2e54b60, C4<1>, C4<1>;
L_0x2e52080 .delay 1 (40,40,40) L_0x2e52080/d;
L_0x2e524a0/d .functor NAND 1, L_0x2e54a00, L_0x2e54b60, C4<1>, C4<1>;
L_0x2e524a0 .delay 1 (20,20,20) L_0x2e524a0/d;
L_0x2e52340/d .functor OR 1, L_0x2e54a00, L_0x2e54b60, C4<0>, C4<0>;
L_0x2e52340 .delay 1 (40,40,40) L_0x2e52340/d;
L_0x2e52960/d .functor NOR 1, L_0x2e54a00, L_0x2e54b60, C4<0>, C4<0>;
L_0x2e52960 .delay 1 (20,20,20) L_0x2e52960/d;
L_0x2e52a20/d .functor XOR 1, L_0x2e54a00, L_0x2e54b60, C4<0>, C4<0>;
L_0x2e52a20 .delay 1 (40,40,40) L_0x2e52a20/d;
L_0x2e53460/d .functor NOT 1, L_0x2e52600, C4<0>, C4<0>, C4<0>;
L_0x2e53460 .delay 1 (10,10,10) L_0x2e53460/d;
L_0x2e535c0/d .functor NOT 1, L_0x2e526a0, C4<0>, C4<0>, C4<0>;
L_0x2e535c0 .delay 1 (10,10,10) L_0x2e535c0/d;
L_0x2e53680/d .functor NOT 1, L_0x2e52740, C4<0>, C4<0>, C4<0>;
L_0x2e53680 .delay 1 (10,10,10) L_0x2e53680/d;
L_0x2e53830/d .functor AND 1, L_0x2e52da0, L_0x2e53460, L_0x2e535c0, L_0x2e53680;
L_0x2e53830 .delay 1 (80,80,80) L_0x2e53830/d;
L_0x2e539e0/d .functor AND 1, L_0x2e52da0, L_0x2e52600, L_0x2e535c0, L_0x2e53680;
L_0x2e539e0 .delay 1 (80,80,80) L_0x2e539e0/d;
L_0x2e53b90/d .functor AND 1, L_0x2e52a20, L_0x2e53460, L_0x2e526a0, L_0x2e53680;
L_0x2e53b90 .delay 1 (80,80,80) L_0x2e53b90/d;
L_0x2e53d80/d .functor AND 1, L_0x2e52da0, L_0x2e52600, L_0x2e526a0, L_0x2e53680;
L_0x2e53d80 .delay 1 (80,80,80) L_0x2e53d80/d;
L_0x2e53eb0/d .functor AND 1, L_0x2e52080, L_0x2e53460, L_0x2e535c0, L_0x2e52740;
L_0x2e53eb0 .delay 1 (80,80,80) L_0x2e53eb0/d;
L_0x2e4c440/d .functor AND 1, L_0x2e524a0, L_0x2e52600, L_0x2e535c0, L_0x2e52740;
L_0x2e4c440 .delay 1 (80,80,80) L_0x2e4c440/d;
L_0x2e53e40/d .functor AND 1, L_0x2e52960, L_0x2e53460, L_0x2e526a0, L_0x2e52740;
L_0x2e53e40 .delay 1 (80,80,80) L_0x2e53e40/d;
L_0x2e54470/d .functor AND 1, L_0x2e52340, L_0x2e52600, L_0x2e526a0, L_0x2e52740;
L_0x2e54470 .delay 1 (80,80,80) L_0x2e54470/d;
L_0x2e54610/0/0 .functor OR 1, L_0x2e53830, L_0x2e539e0, L_0x2e53b90, L_0x2e53eb0;
L_0x2e54610/0/4 .functor OR 1, L_0x2e4c440, L_0x2e53e40, L_0x2e54470, L_0x2e53d80;
L_0x2e54610/d .functor OR 1, L_0x2e54610/0/0, L_0x2e54610/0/4, C4<0>, C4<0>;
L_0x2e54610 .delay 1 (160,160,160) L_0x2e54610/d;
v0x2cd5380_0 .net "a", 0 0, L_0x2e54a00;  1 drivers
v0x2cd5440_0 .net "addSub", 0 0, L_0x2e52da0;  1 drivers
v0x2cd5510_0 .net "andRes", 0 0, L_0x2e52080;  1 drivers
v0x2cd55e0_0 .net "b", 0 0, L_0x2e54b60;  1 drivers
v0x2cd56b0_0 .net "carryIn", 0 0, L_0x2e3f540;  1 drivers
v0x2cd5750_0 .net "carryOut", 0 0, L_0x2e53260;  1 drivers
v0x2cd5820_0 .net "initialResult", 0 0, L_0x2e54610;  1 drivers
v0x2cd58c0_0 .net "isAdd", 0 0, L_0x2e53830;  1 drivers
v0x2cd5960_0 .net "isAnd", 0 0, L_0x2e53eb0;  1 drivers
v0x2cd5a90_0 .net "isNand", 0 0, L_0x2e4c440;  1 drivers
v0x2cd5b30_0 .net "isNor", 0 0, L_0x2e53e40;  1 drivers
v0x2cd5bd0_0 .net "isOr", 0 0, L_0x2e54470;  1 drivers
v0x2cd5c90_0 .net "isSLT", 0 0, L_0x2e53d80;  1 drivers
v0x2cd5d50_0 .net "isSub", 0 0, L_0x2e539e0;  1 drivers
v0x2cd5e10_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cd5eb0_0 .net "isXor", 0 0, L_0x2e53b90;  1 drivers
v0x2cd5f70_0 .net "nandRes", 0 0, L_0x2e524a0;  1 drivers
v0x2cd6120_0 .net "norRes", 0 0, L_0x2e52960;  1 drivers
v0x2cd61c0_0 .net "orRes", 0 0, L_0x2e52340;  1 drivers
v0x2cd6260_0 .net "s0", 0 0, L_0x2e52600;  1 drivers
v0x2cd6300_0 .net "s0inv", 0 0, L_0x2e53460;  1 drivers
v0x2cd63c0_0 .net "s1", 0 0, L_0x2e526a0;  1 drivers
v0x2cd6480_0 .net "s1inv", 0 0, L_0x2e535c0;  1 drivers
v0x2cd6540_0 .net "s2", 0 0, L_0x2e52740;  1 drivers
v0x2cd6600_0 .net "s2inv", 0 0, L_0x2e53680;  1 drivers
v0x2cd66c0_0 .net "xorRes", 0 0, L_0x2e52a20;  1 drivers
S_0x2cd4780 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cd4480;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e52b80/d .functor XOR 1, L_0x2e54b60, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e52b80 .delay 1 (40,40,40) L_0x2e52b80/d;
L_0x2e52c40/d .functor XOR 1, L_0x2e54a00, L_0x2e52b80, C4<0>, C4<0>;
L_0x2e52c40 .delay 1 (40,40,40) L_0x2e52c40/d;
L_0x2e52da0/d .functor XOR 1, L_0x2e52c40, L_0x2e3f540, C4<0>, C4<0>;
L_0x2e52da0 .delay 1 (40,40,40) L_0x2e52da0/d;
L_0x2e52fa0/d .functor AND 1, L_0x2e54a00, L_0x2e52b80, C4<1>, C4<1>;
L_0x2e52fa0 .delay 1 (40,40,40) L_0x2e52fa0/d;
L_0x2e523b0/d .functor AND 1, L_0x2e52c40, L_0x2e3f540, C4<1>, C4<1>;
L_0x2e523b0 .delay 1 (40,40,40) L_0x2e523b0/d;
L_0x2e53260/d .functor OR 1, L_0x2e52fa0, L_0x2e523b0, C4<0>, C4<0>;
L_0x2e53260 .delay 1 (40,40,40) L_0x2e53260/d;
v0x2cd4a10_0 .net "AandB", 0 0, L_0x2e52fa0;  1 drivers
v0x2cd4af0_0 .net "BxorSub", 0 0, L_0x2e52b80;  1 drivers
v0x2cd4bb0_0 .net "a", 0 0, L_0x2e54a00;  alias, 1 drivers
v0x2cd4c80_0 .net "b", 0 0, L_0x2e54b60;  alias, 1 drivers
v0x2cd4d40_0 .net "carryin", 0 0, L_0x2e3f540;  alias, 1 drivers
v0x2cd4e50_0 .net "carryout", 0 0, L_0x2e53260;  alias, 1 drivers
v0x2cd4f10_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cd4fb0_0 .net "res", 0 0, L_0x2e52da0;  alias, 1 drivers
v0x2cd5070_0 .net "xAorB", 0 0, L_0x2e52c40;  1 drivers
v0x2cd51c0_0 .net "xAorBandCin", 0 0, L_0x2e523b0;  1 drivers
S_0x2cd68a0 .scope generate, "genblk1[14]" "genblk1[14]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cd6a60 .param/l "i" 0 4 165, +C4<01110>;
S_0x2cd6b20 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cd68a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e54aa0/d .functor AND 1, L_0x2e57530, L_0x2e57690, C4<1>, C4<1>;
L_0x2e54aa0 .delay 1 (40,40,40) L_0x2e54aa0/d;
L_0x2e541f0/d .functor NAND 1, L_0x2e57530, L_0x2e57690, C4<1>, C4<1>;
L_0x2e541f0 .delay 1 (20,20,20) L_0x2e541f0/d;
L_0x2e55220/d .functor OR 1, L_0x2e57530, L_0x2e57690, C4<0>, C4<0>;
L_0x2e55220 .delay 1 (40,40,40) L_0x2e55220/d;
L_0x2e55410/d .functor NOR 1, L_0x2e57530, L_0x2e57690, C4<0>, C4<0>;
L_0x2e55410 .delay 1 (20,20,20) L_0x2e55410/d;
L_0x2e554d0/d .functor XOR 1, L_0x2e57530, L_0x2e57690, C4<0>, C4<0>;
L_0x2e554d0 .delay 1 (40,40,40) L_0x2e554d0/d;
L_0x2e55f60/d .functor NOT 1, L_0x2e54fc0, C4<0>, C4<0>, C4<0>;
L_0x2e55f60 .delay 1 (10,10,10) L_0x2e55f60/d;
L_0x2cd80c0/d .functor NOT 1, L_0x2e55060, C4<0>, C4<0>, C4<0>;
L_0x2cd80c0 .delay 1 (10,10,10) L_0x2cd80c0/d;
L_0x2e56110/d .functor NOT 1, L_0x2e55100, C4<0>, C4<0>, C4<0>;
L_0x2e56110 .delay 1 (10,10,10) L_0x2e56110/d;
L_0x2e562c0/d .functor AND 1, L_0x2e558a0, L_0x2e55f60, L_0x2cd80c0, L_0x2e56110;
L_0x2e562c0 .delay 1 (80,80,80) L_0x2e562c0/d;
L_0x2e56470/d .functor AND 1, L_0x2e558a0, L_0x2e54fc0, L_0x2cd80c0, L_0x2e56110;
L_0x2e56470 .delay 1 (80,80,80) L_0x2e56470/d;
L_0x2e56680/d .functor AND 1, L_0x2e554d0, L_0x2e55f60, L_0x2e55060, L_0x2e56110;
L_0x2e56680 .delay 1 (80,80,80) L_0x2e56680/d;
L_0x2e56860/d .functor AND 1, L_0x2e558a0, L_0x2e54fc0, L_0x2e55060, L_0x2e56110;
L_0x2e56860 .delay 1 (80,80,80) L_0x2e56860/d;
L_0x2e56a30/d .functor AND 1, L_0x2e54aa0, L_0x2e55f60, L_0x2cd80c0, L_0x2e55100;
L_0x2e56a30 .delay 1 (80,80,80) L_0x2e56a30/d;
L_0x2e56c10/d .functor AND 1, L_0x2e541f0, L_0x2e54fc0, L_0x2cd80c0, L_0x2e55100;
L_0x2e56c10 .delay 1 (80,80,80) L_0x2e56c10/d;
L_0x2e569c0/d .functor AND 1, L_0x2e55410, L_0x2e55f60, L_0x2e55060, L_0x2e55100;
L_0x2e569c0 .delay 1 (80,80,80) L_0x2e569c0/d;
L_0x2e56fa0/d .functor AND 1, L_0x2e55220, L_0x2e54fc0, L_0x2e55060, L_0x2e55100;
L_0x2e56fa0 .delay 1 (80,80,80) L_0x2e56fa0/d;
L_0x2e57140/0/0 .functor OR 1, L_0x2e562c0, L_0x2e56470, L_0x2e56680, L_0x2e56a30;
L_0x2e57140/0/4 .functor OR 1, L_0x2e56c10, L_0x2e569c0, L_0x2e56fa0, L_0x2e56860;
L_0x2e57140/d .functor OR 1, L_0x2e57140/0/0, L_0x2e57140/0/4, C4<0>, C4<0>;
L_0x2e57140 .delay 1 (160,160,160) L_0x2e57140/d;
v0x2cd7a20_0 .net "a", 0 0, L_0x2e57530;  1 drivers
v0x2cd7ae0_0 .net "addSub", 0 0, L_0x2e558a0;  1 drivers
v0x2cd7bb0_0 .net "andRes", 0 0, L_0x2e54aa0;  1 drivers
v0x2cd7c80_0 .net "b", 0 0, L_0x2e57690;  1 drivers
v0x2cd7d50_0 .net "carryIn", 0 0, L_0x2e54f20;  1 drivers
v0x2cd7df0_0 .net "carryOut", 0 0, L_0x2e55d60;  1 drivers
v0x2cd7ec0_0 .net "initialResult", 0 0, L_0x2e57140;  1 drivers
v0x2cd7f60_0 .net "isAdd", 0 0, L_0x2e562c0;  1 drivers
v0x2cd8000_0 .net "isAnd", 0 0, L_0x2e56a30;  1 drivers
v0x2cd8130_0 .net "isNand", 0 0, L_0x2e56c10;  1 drivers
v0x2cd81d0_0 .net "isNor", 0 0, L_0x2e569c0;  1 drivers
v0x2cd8270_0 .net "isOr", 0 0, L_0x2e56fa0;  1 drivers
v0x2cd8330_0 .net "isSLT", 0 0, L_0x2e56860;  1 drivers
v0x2cd83f0_0 .net "isSub", 0 0, L_0x2e56470;  1 drivers
v0x2cd84b0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cd8550_0 .net "isXor", 0 0, L_0x2e56680;  1 drivers
v0x2cd8610_0 .net "nandRes", 0 0, L_0x2e541f0;  1 drivers
v0x2cd87c0_0 .net "norRes", 0 0, L_0x2e55410;  1 drivers
v0x2cd8860_0 .net "orRes", 0 0, L_0x2e55220;  1 drivers
v0x2cd8900_0 .net "s0", 0 0, L_0x2e54fc0;  1 drivers
v0x2cd89a0_0 .net "s0inv", 0 0, L_0x2e55f60;  1 drivers
v0x2cd8a60_0 .net "s1", 0 0, L_0x2e55060;  1 drivers
v0x2cd8b20_0 .net "s1inv", 0 0, L_0x2cd80c0;  1 drivers
v0x2cd8be0_0 .net "s2", 0 0, L_0x2e55100;  1 drivers
v0x2cd8ca0_0 .net "s2inv", 0 0, L_0x2e56110;  1 drivers
v0x2cd8d60_0 .net "xorRes", 0 0, L_0x2e554d0;  1 drivers
S_0x2cd6e20 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cd6b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e55630/d .functor XOR 1, L_0x2e57690, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e55630 .delay 1 (40,40,40) L_0x2e55630/d;
L_0x2e556f0/d .functor XOR 1, L_0x2e57530, L_0x2e55630, C4<0>, C4<0>;
L_0x2e556f0 .delay 1 (40,40,40) L_0x2e556f0/d;
L_0x2e558a0/d .functor XOR 1, L_0x2e556f0, L_0x2e54f20, C4<0>, C4<0>;
L_0x2e558a0 .delay 1 (40,40,40) L_0x2e558a0/d;
L_0x2e55aa0/d .functor AND 1, L_0x2e57530, L_0x2e55630, C4<1>, C4<1>;
L_0x2e55aa0 .delay 1 (40,40,40) L_0x2e55aa0/d;
L_0x2e55290/d .functor AND 1, L_0x2e556f0, L_0x2e54f20, C4<1>, C4<1>;
L_0x2e55290 .delay 1 (40,40,40) L_0x2e55290/d;
L_0x2e55d60/d .functor OR 1, L_0x2e55aa0, L_0x2e55290, C4<0>, C4<0>;
L_0x2e55d60 .delay 1 (40,40,40) L_0x2e55d60/d;
v0x2cd70b0_0 .net "AandB", 0 0, L_0x2e55aa0;  1 drivers
v0x2cd7190_0 .net "BxorSub", 0 0, L_0x2e55630;  1 drivers
v0x2cd7250_0 .net "a", 0 0, L_0x2e57530;  alias, 1 drivers
v0x2cd7320_0 .net "b", 0 0, L_0x2e57690;  alias, 1 drivers
v0x2cd73e0_0 .net "carryin", 0 0, L_0x2e54f20;  alias, 1 drivers
v0x2cd74f0_0 .net "carryout", 0 0, L_0x2e55d60;  alias, 1 drivers
v0x2cd75b0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cd7650_0 .net "res", 0 0, L_0x2e558a0;  alias, 1 drivers
v0x2cd7710_0 .net "xAorB", 0 0, L_0x2e556f0;  1 drivers
v0x2cd7860_0 .net "xAorBandCin", 0 0, L_0x2e55290;  1 drivers
S_0x2cd8f40 .scope generate, "genblk1[15]" "genblk1[15]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cd9100 .param/l "i" 0 4 165, +C4<01111>;
S_0x2cd91c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cd8f40;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e575d0/d .functor AND 1, L_0x2e59fa0, L_0x2e5a100, C4<1>, C4<1>;
L_0x2e575d0 .delay 1 (40,40,40) L_0x2e575d0/d;
L_0x2e57bc0/d .functor NAND 1, L_0x2e59fa0, L_0x2e5a100, C4<1>, C4<1>;
L_0x2e57bc0 .delay 1 (20,20,20) L_0x2e57bc0/d;
L_0x2e56e00/d .functor OR 1, L_0x2e59fa0, L_0x2e5a100, C4<0>, C4<0>;
L_0x2e56e00 .delay 1 (40,40,40) L_0x2e56e00/d;
L_0x2e57e40/d .functor NOR 1, L_0x2e59fa0, L_0x2e5a100, C4<0>, C4<0>;
L_0x2e57e40 .delay 1 (20,20,20) L_0x2e57e40/d;
L_0x2e57f00/d .functor XOR 1, L_0x2e59fa0, L_0x2e5a100, C4<0>, C4<0>;
L_0x2e57f00 .delay 1 (40,40,40) L_0x2e57f00/d;
L_0x2e58960/d .functor NOT 1, L_0x2e44cf0, C4<0>, C4<0>, C4<0>;
L_0x2e58960 .delay 1 (10,10,10) L_0x2e58960/d;
L_0x2e58ac0/d .functor NOT 1, L_0x2e5a5b0, C4<0>, C4<0>, C4<0>;
L_0x2e58ac0 .delay 1 (10,10,10) L_0x2e58ac0/d;
L_0x2e58b80/d .functor NOT 1, L_0x2e5a650, C4<0>, C4<0>, C4<0>;
L_0x2e58b80 .delay 1 (10,10,10) L_0x2e58b80/d;
L_0x2e58d30/d .functor AND 1, L_0x2e58280, L_0x2e58960, L_0x2e58ac0, L_0x2e58b80;
L_0x2e58d30 .delay 1 (80,80,80) L_0x2e58d30/d;
L_0x2e58ee0/d .functor AND 1, L_0x2e58280, L_0x2e44cf0, L_0x2e58ac0, L_0x2e58b80;
L_0x2e58ee0 .delay 1 (80,80,80) L_0x2e58ee0/d;
L_0x2e590f0/d .functor AND 1, L_0x2e57f00, L_0x2e58960, L_0x2e5a5b0, L_0x2e58b80;
L_0x2e590f0 .delay 1 (80,80,80) L_0x2e590f0/d;
L_0x2e592d0/d .functor AND 1, L_0x2e58280, L_0x2e44cf0, L_0x2e5a5b0, L_0x2e58b80;
L_0x2e592d0 .delay 1 (80,80,80) L_0x2e592d0/d;
L_0x2e594a0/d .functor AND 1, L_0x2e575d0, L_0x2e58960, L_0x2e58ac0, L_0x2e5a650;
L_0x2e594a0 .delay 1 (80,80,80) L_0x2e594a0/d;
L_0x2e59680/d .functor AND 1, L_0x2e57bc0, L_0x2e44cf0, L_0x2e58ac0, L_0x2e5a650;
L_0x2e59680 .delay 1 (80,80,80) L_0x2e59680/d;
L_0x2e59430/d .functor AND 1, L_0x2e57e40, L_0x2e58960, L_0x2e5a5b0, L_0x2e5a650;
L_0x2e59430 .delay 1 (80,80,80) L_0x2e59430/d;
L_0x2e59a10/d .functor AND 1, L_0x2e56e00, L_0x2e44cf0, L_0x2e5a5b0, L_0x2e5a650;
L_0x2e59a10 .delay 1 (80,80,80) L_0x2e59a10/d;
L_0x2e59bb0/0/0 .functor OR 1, L_0x2e58d30, L_0x2e58ee0, L_0x2e590f0, L_0x2e594a0;
L_0x2e59bb0/0/4 .functor OR 1, L_0x2e59680, L_0x2e59430, L_0x2e59a10, L_0x2e592d0;
L_0x2e59bb0/d .functor OR 1, L_0x2e59bb0/0/0, L_0x2e59bb0/0/4, C4<0>, C4<0>;
L_0x2e59bb0 .delay 1 (160,160,160) L_0x2e59bb0/d;
v0x2cda0c0_0 .net "a", 0 0, L_0x2e59fa0;  1 drivers
v0x2cda180_0 .net "addSub", 0 0, L_0x2e58280;  1 drivers
v0x2cda250_0 .net "andRes", 0 0, L_0x2e575d0;  1 drivers
v0x2cda320_0 .net "b", 0 0, L_0x2e5a100;  1 drivers
v0x2cda3f0_0 .net "carryIn", 0 0, L_0x2e57d70;  1 drivers
v0x2cda490_0 .net "carryOut", 0 0, L_0x2e58760;  1 drivers
v0x2cda560_0 .net "initialResult", 0 0, L_0x2e59bb0;  1 drivers
v0x2cda600_0 .net "isAdd", 0 0, L_0x2e58d30;  1 drivers
v0x2cda6a0_0 .net "isAnd", 0 0, L_0x2e594a0;  1 drivers
v0x2cda7d0_0 .net "isNand", 0 0, L_0x2e59680;  1 drivers
v0x2cda870_0 .net "isNor", 0 0, L_0x2e59430;  1 drivers
v0x2cda910_0 .net "isOr", 0 0, L_0x2e59a10;  1 drivers
v0x2cda9d0_0 .net "isSLT", 0 0, L_0x2e592d0;  1 drivers
v0x2cdaa90_0 .net "isSub", 0 0, L_0x2e58ee0;  1 drivers
v0x2cdab50_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cdabf0_0 .net "isXor", 0 0, L_0x2e590f0;  1 drivers
v0x2cdacb0_0 .net "nandRes", 0 0, L_0x2e57bc0;  1 drivers
v0x2cdae60_0 .net "norRes", 0 0, L_0x2e57e40;  1 drivers
v0x2cdaf00_0 .net "orRes", 0 0, L_0x2e56e00;  1 drivers
v0x2cdafa0_0 .net "s0", 0 0, L_0x2e44cf0;  1 drivers
v0x2cdb040_0 .net "s0inv", 0 0, L_0x2e58960;  1 drivers
v0x2cdb100_0 .net "s1", 0 0, L_0x2e5a5b0;  1 drivers
v0x2cdb1c0_0 .net "s1inv", 0 0, L_0x2e58ac0;  1 drivers
v0x2cdb280_0 .net "s2", 0 0, L_0x2e5a650;  1 drivers
v0x2cdb340_0 .net "s2inv", 0 0, L_0x2e58b80;  1 drivers
v0x2cdb400_0 .net "xorRes", 0 0, L_0x2e57f00;  1 drivers
S_0x2cd94c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cd91c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e58060/d .functor XOR 1, L_0x2e5a100, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e58060 .delay 1 (40,40,40) L_0x2e58060/d;
L_0x2e580d0/d .functor XOR 1, L_0x2e59fa0, L_0x2e58060, C4<0>, C4<0>;
L_0x2e580d0 .delay 1 (40,40,40) L_0x2e580d0/d;
L_0x2e58280/d .functor XOR 1, L_0x2e580d0, L_0x2e57d70, C4<0>, C4<0>;
L_0x2e58280 .delay 1 (40,40,40) L_0x2e58280/d;
L_0x2e58480/d .functor AND 1, L_0x2e59fa0, L_0x2e58060, C4<1>, C4<1>;
L_0x2e58480 .delay 1 (40,40,40) L_0x2e58480/d;
L_0x2e586f0/d .functor AND 1, L_0x2e580d0, L_0x2e57d70, C4<1>, C4<1>;
L_0x2e586f0 .delay 1 (40,40,40) L_0x2e586f0/d;
L_0x2e58760/d .functor OR 1, L_0x2e58480, L_0x2e586f0, C4<0>, C4<0>;
L_0x2e58760 .delay 1 (40,40,40) L_0x2e58760/d;
v0x2cd9750_0 .net "AandB", 0 0, L_0x2e58480;  1 drivers
v0x2cd9830_0 .net "BxorSub", 0 0, L_0x2e58060;  1 drivers
v0x2cd98f0_0 .net "a", 0 0, L_0x2e59fa0;  alias, 1 drivers
v0x2cd99c0_0 .net "b", 0 0, L_0x2e5a100;  alias, 1 drivers
v0x2cd9a80_0 .net "carryin", 0 0, L_0x2e57d70;  alias, 1 drivers
v0x2cd9b90_0 .net "carryout", 0 0, L_0x2e58760;  alias, 1 drivers
v0x2cd9c50_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cd9cf0_0 .net "res", 0 0, L_0x2e58280;  alias, 1 drivers
v0x2cd9db0_0 .net "xAorB", 0 0, L_0x2e580d0;  1 drivers
v0x2cd9f00_0 .net "xAorBandCin", 0 0, L_0x2e586f0;  1 drivers
S_0x2cdb5e0 .scope generate, "genblk1[16]" "genblk1[16]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cc8140 .param/l "i" 0 4 165, +C4<010000>;
S_0x2cdb900 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cdb5e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e5a040/d .functor AND 1, L_0x2e5cb10, L_0x2e5cc70, C4<1>, C4<1>;
L_0x2e5a040 .delay 1 (40,40,40) L_0x2e5a040/d;
L_0x2e5a300/d .functor NAND 1, L_0x2e5cb10, L_0x2e5cc70, C4<1>, C4<1>;
L_0x2e5a300 .delay 1 (20,20,20) L_0x2e5a300/d;
L_0x2e5a460/d .functor OR 1, L_0x2e5cb10, L_0x2e5cc70, C4<0>, C4<0>;
L_0x2e5a460 .delay 1 (40,40,40) L_0x2e5a460/d;
L_0x2e59870/d .functor NOR 1, L_0x2e5cb10, L_0x2e5cc70, C4<0>, C4<0>;
L_0x2e59870 .delay 1 (20,20,20) L_0x2e59870/d;
L_0x2e5aa90/d .functor XOR 1, L_0x2e5cb10, L_0x2e5cc70, C4<0>, C4<0>;
L_0x2e5aa90 .delay 1 (40,40,40) L_0x2e5aa90/d;
L_0x2e5b540/d .functor NOT 1, L_0x2e5cf50, C4<0>, C4<0>, C4<0>;
L_0x2e5b540 .delay 1 (10,10,10) L_0x2e5b540/d;
L_0x2cdd090/d .functor NOT 1, L_0x2e5a6f0, C4<0>, C4<0>, C4<0>;
L_0x2cdd090 .delay 1 (10,10,10) L_0x2cdd090/d;
L_0x2e5b6f0/d .functor NOT 1, L_0x2e5a790, C4<0>, C4<0>, C4<0>;
L_0x2e5b6f0 .delay 1 (10,10,10) L_0x2e5b6f0/d;
L_0x2e5b8a0/d .functor AND 1, L_0x2e5ae60, L_0x2e5b540, L_0x2cdd090, L_0x2e5b6f0;
L_0x2e5b8a0 .delay 1 (80,80,80) L_0x2e5b8a0/d;
L_0x2e5ba50/d .functor AND 1, L_0x2e5ae60, L_0x2e5cf50, L_0x2cdd090, L_0x2e5b6f0;
L_0x2e5ba50 .delay 1 (80,80,80) L_0x2e5ba50/d;
L_0x2e5bc60/d .functor AND 1, L_0x2e5aa90, L_0x2e5b540, L_0x2e5a6f0, L_0x2e5b6f0;
L_0x2e5bc60 .delay 1 (80,80,80) L_0x2e5bc60/d;
L_0x2e5be40/d .functor AND 1, L_0x2e5ae60, L_0x2e5cf50, L_0x2e5a6f0, L_0x2e5b6f0;
L_0x2e5be40 .delay 1 (80,80,80) L_0x2e5be40/d;
L_0x2e5c010/d .functor AND 1, L_0x2e5a040, L_0x2e5b540, L_0x2cdd090, L_0x2e5a790;
L_0x2e5c010 .delay 1 (80,80,80) L_0x2e5c010/d;
L_0x2e5c1f0/d .functor AND 1, L_0x2e5a300, L_0x2e5cf50, L_0x2cdd090, L_0x2e5a790;
L_0x2e5c1f0 .delay 1 (80,80,80) L_0x2e5c1f0/d;
L_0x2e5bfa0/d .functor AND 1, L_0x2e59870, L_0x2e5b540, L_0x2e5a6f0, L_0x2e5a790;
L_0x2e5bfa0 .delay 1 (80,80,80) L_0x2e5bfa0/d;
L_0x2e5c580/d .functor AND 1, L_0x2e5a460, L_0x2e5cf50, L_0x2e5a6f0, L_0x2e5a790;
L_0x2e5c580 .delay 1 (80,80,80) L_0x2e5c580/d;
L_0x2e5c720/0/0 .functor OR 1, L_0x2e5b8a0, L_0x2e5ba50, L_0x2e5bc60, L_0x2e5c010;
L_0x2e5c720/0/4 .functor OR 1, L_0x2e5c1f0, L_0x2e5bfa0, L_0x2e5c580, L_0x2e5be40;
L_0x2e5c720/d .functor OR 1, L_0x2e5c720/0/0, L_0x2e5c720/0/4, C4<0>, C4<0>;
L_0x2e5c720 .delay 1 (160,160,160) L_0x2e5c720/d;
v0x2cdc9c0_0 .net "a", 0 0, L_0x2e5cb10;  1 drivers
v0x2cdcab0_0 .net "addSub", 0 0, L_0x2e5ae60;  1 drivers
v0x2cdcb80_0 .net "andRes", 0 0, L_0x2e5a040;  1 drivers
v0x2cdcc50_0 .net "b", 0 0, L_0x2e5cc70;  1 drivers
v0x2cdcd20_0 .net "carryIn", 0 0, L_0x2e5ce20;  1 drivers
v0x2cdcdc0_0 .net "carryOut", 0 0, L_0x2e5b340;  1 drivers
v0x2cdce90_0 .net "initialResult", 0 0, L_0x2e5c720;  1 drivers
v0x2cdcf30_0 .net "isAdd", 0 0, L_0x2e5b8a0;  1 drivers
v0x2cdcfd0_0 .net "isAnd", 0 0, L_0x2e5c010;  1 drivers
v0x2cdd100_0 .net "isNand", 0 0, L_0x2e5c1f0;  1 drivers
v0x2cdd1a0_0 .net "isNor", 0 0, L_0x2e5bfa0;  1 drivers
v0x2cdd240_0 .net "isOr", 0 0, L_0x2e5c580;  1 drivers
v0x2cdd300_0 .net "isSLT", 0 0, L_0x2e5be40;  1 drivers
v0x2cdd3c0_0 .net "isSub", 0 0, L_0x2e5ba50;  1 drivers
v0x2cdd480_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cdd520_0 .net "isXor", 0 0, L_0x2e5bc60;  1 drivers
v0x2cdd5e0_0 .net "nandRes", 0 0, L_0x2e5a300;  1 drivers
v0x2cdd790_0 .net "norRes", 0 0, L_0x2e59870;  1 drivers
v0x2cdd830_0 .net "orRes", 0 0, L_0x2e5a460;  1 drivers
v0x2cdd8d0_0 .net "s0", 0 0, L_0x2e5cf50;  1 drivers
v0x2cdd970_0 .net "s0inv", 0 0, L_0x2e5b540;  1 drivers
v0x2cdda30_0 .net "s1", 0 0, L_0x2e5a6f0;  1 drivers
v0x2cddaf0_0 .net "s1inv", 0 0, L_0x2cdd090;  1 drivers
v0x2cddbb0_0 .net "s2", 0 0, L_0x2e5a790;  1 drivers
v0x2cddc70_0 .net "s2inv", 0 0, L_0x2e5b6f0;  1 drivers
v0x2cddd30_0 .net "xorRes", 0 0, L_0x2e5aa90;  1 drivers
S_0x2cdbc00 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cdb900;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e5abf0/d .functor XOR 1, L_0x2e5cc70, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e5abf0 .delay 1 (40,40,40) L_0x2e5abf0/d;
L_0x2e5acb0/d .functor XOR 1, L_0x2e5cb10, L_0x2e5abf0, C4<0>, C4<0>;
L_0x2e5acb0 .delay 1 (40,40,40) L_0x2e5acb0/d;
L_0x2e5ae60/d .functor XOR 1, L_0x2e5acb0, L_0x2e5ce20, C4<0>, C4<0>;
L_0x2e5ae60 .delay 1 (40,40,40) L_0x2e5ae60/d;
L_0x2e5b060/d .functor AND 1, L_0x2e5cb10, L_0x2e5abf0, C4<1>, C4<1>;
L_0x2e5b060 .delay 1 (40,40,40) L_0x2e5b060/d;
L_0x2e5b2d0/d .functor AND 1, L_0x2e5acb0, L_0x2e5ce20, C4<1>, C4<1>;
L_0x2e5b2d0 .delay 1 (40,40,40) L_0x2e5b2d0/d;
L_0x2e5b340/d .functor OR 1, L_0x2e5b060, L_0x2e5b2d0, C4<0>, C4<0>;
L_0x2e5b340 .delay 1 (40,40,40) L_0x2e5b340/d;
v0x2cdbe70_0 .net "AandB", 0 0, L_0x2e5b060;  1 drivers
v0x2cdbf50_0 .net "BxorSub", 0 0, L_0x2e5abf0;  1 drivers
v0x2cdc010_0 .net "a", 0 0, L_0x2e5cb10;  alias, 1 drivers
v0x2cdc0e0_0 .net "b", 0 0, L_0x2e5cc70;  alias, 1 drivers
v0x2cdc1a0_0 .net "carryin", 0 0, L_0x2e5ce20;  alias, 1 drivers
v0x2cdc2b0_0 .net "carryout", 0 0, L_0x2e5b340;  alias, 1 drivers
v0x2cdc370_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cc8d70_0 .net "res", 0 0, L_0x2e5ae60;  alias, 1 drivers
v0x2cc8e30_0 .net "xAorB", 0 0, L_0x2e5acb0;  1 drivers
v0x2cdc820_0 .net "xAorBandCin", 0 0, L_0x2e5b2d0;  1 drivers
S_0x2cddf10 .scope generate, "genblk1[17]" "genblk1[17]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cde0d0 .param/l "i" 0 4 165, +C4<010001>;
S_0x2cde190 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cddf10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e5cbb0/d .functor AND 1, L_0x2e5f550, L_0x2e5f6b0, C4<1>, C4<1>;
L_0x2e5cbb0 .delay 1 (40,40,40) L_0x2e5cbb0/d;
L_0x2e5a8d0/d .functor NAND 1, L_0x2e5f550, L_0x2e5f6b0, C4<1>, C4<1>;
L_0x2e5a8d0 .delay 1 (20,20,20) L_0x2e5a8d0/d;
L_0x2e5c3e0/d .functor OR 1, L_0x2e5f550, L_0x2e5f6b0, C4<0>, C4<0>;
L_0x2e5c3e0 .delay 1 (40,40,40) L_0x2e5c3e0/d;
L_0x2e5d410/d .functor NOR 1, L_0x2e5f550, L_0x2e5f6b0, C4<0>, C4<0>;
L_0x2e5d410 .delay 1 (20,20,20) L_0x2e5d410/d;
L_0x2e5d4d0/d .functor XOR 1, L_0x2e5f550, L_0x2e5f6b0, C4<0>, C4<0>;
L_0x2e5d4d0 .delay 1 (40,40,40) L_0x2e5d4d0/d;
L_0x2e5df10/d .functor NOT 1, L_0x2e5d090, C4<0>, C4<0>, C4<0>;
L_0x2e5df10 .delay 1 (10,10,10) L_0x2e5df10/d;
L_0x2e5e070/d .functor NOT 1, L_0x2e5d130, C4<0>, C4<0>, C4<0>;
L_0x2e5e070 .delay 1 (10,10,10) L_0x2e5e070/d;
L_0x2e5e130/d .functor NOT 1, L_0x2e5d1d0, C4<0>, C4<0>, C4<0>;
L_0x2e5e130 .delay 1 (10,10,10) L_0x2e5e130/d;
L_0x2e5e2e0/d .functor AND 1, L_0x2e5d850, L_0x2e5df10, L_0x2e5e070, L_0x2e5e130;
L_0x2e5e2e0 .delay 1 (80,80,80) L_0x2e5e2e0/d;
L_0x2e5e490/d .functor AND 1, L_0x2e5d850, L_0x2e5d090, L_0x2e5e070, L_0x2e5e130;
L_0x2e5e490 .delay 1 (80,80,80) L_0x2e5e490/d;
L_0x2e5e6a0/d .functor AND 1, L_0x2e5d4d0, L_0x2e5df10, L_0x2e5d130, L_0x2e5e130;
L_0x2e5e6a0 .delay 1 (80,80,80) L_0x2e5e6a0/d;
L_0x2e5e880/d .functor AND 1, L_0x2e5d850, L_0x2e5d090, L_0x2e5d130, L_0x2e5e130;
L_0x2e5e880 .delay 1 (80,80,80) L_0x2e5e880/d;
L_0x2e5ea50/d .functor AND 1, L_0x2e5cbb0, L_0x2e5df10, L_0x2e5e070, L_0x2e5d1d0;
L_0x2e5ea50 .delay 1 (80,80,80) L_0x2e5ea50/d;
L_0x2e5ec30/d .functor AND 1, L_0x2e5a8d0, L_0x2e5d090, L_0x2e5e070, L_0x2e5d1d0;
L_0x2e5ec30 .delay 1 (80,80,80) L_0x2e5ec30/d;
L_0x2e5e9e0/d .functor AND 1, L_0x2e5d410, L_0x2e5df10, L_0x2e5d130, L_0x2e5d1d0;
L_0x2e5e9e0 .delay 1 (80,80,80) L_0x2e5e9e0/d;
L_0x2e5efc0/d .functor AND 1, L_0x2e5c3e0, L_0x2e5d090, L_0x2e5d130, L_0x2e5d1d0;
L_0x2e5efc0 .delay 1 (80,80,80) L_0x2e5efc0/d;
L_0x2e5f160/0/0 .functor OR 1, L_0x2e5e2e0, L_0x2e5e490, L_0x2e5e6a0, L_0x2e5ea50;
L_0x2e5f160/0/4 .functor OR 1, L_0x2e5ec30, L_0x2e5e9e0, L_0x2e5efc0, L_0x2e5e880;
L_0x2e5f160/d .functor OR 1, L_0x2e5f160/0/0, L_0x2e5f160/0/4, C4<0>, C4<0>;
L_0x2e5f160 .delay 1 (160,160,160) L_0x2e5f160/d;
v0x2cdf090_0 .net "a", 0 0, L_0x2e5f550;  1 drivers
v0x2cdf150_0 .net "addSub", 0 0, L_0x2e5d850;  1 drivers
v0x2cdf220_0 .net "andRes", 0 0, L_0x2e5cbb0;  1 drivers
v0x2cdf2f0_0 .net "b", 0 0, L_0x2e5f6b0;  1 drivers
v0x2cdf3c0_0 .net "carryIn", 0 0, L_0x2e5cff0;  1 drivers
v0x2cdf460_0 .net "carryOut", 0 0, L_0x2e5dd10;  1 drivers
v0x2cdf530_0 .net "initialResult", 0 0, L_0x2e5f160;  1 drivers
v0x2cdf5d0_0 .net "isAdd", 0 0, L_0x2e5e2e0;  1 drivers
v0x2cdf670_0 .net "isAnd", 0 0, L_0x2e5ea50;  1 drivers
v0x2cdf7a0_0 .net "isNand", 0 0, L_0x2e5ec30;  1 drivers
v0x2cdf840_0 .net "isNor", 0 0, L_0x2e5e9e0;  1 drivers
v0x2cdf8e0_0 .net "isOr", 0 0, L_0x2e5efc0;  1 drivers
v0x2cdf9a0_0 .net "isSLT", 0 0, L_0x2e5e880;  1 drivers
v0x2cdfa60_0 .net "isSub", 0 0, L_0x2e5e490;  1 drivers
v0x2cdfb20_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cdfbc0_0 .net "isXor", 0 0, L_0x2e5e6a0;  1 drivers
v0x2cdfc80_0 .net "nandRes", 0 0, L_0x2e5a8d0;  1 drivers
v0x2cdfe30_0 .net "norRes", 0 0, L_0x2e5d410;  1 drivers
v0x2cdfed0_0 .net "orRes", 0 0, L_0x2e5c3e0;  1 drivers
v0x2cdff70_0 .net "s0", 0 0, L_0x2e5d090;  1 drivers
v0x2ce0010_0 .net "s0inv", 0 0, L_0x2e5df10;  1 drivers
v0x2ce00d0_0 .net "s1", 0 0, L_0x2e5d130;  1 drivers
v0x2ce0190_0 .net "s1inv", 0 0, L_0x2e5e070;  1 drivers
v0x2ce0250_0 .net "s2", 0 0, L_0x2e5d1d0;  1 drivers
v0x2ce0310_0 .net "s2inv", 0 0, L_0x2e5e130;  1 drivers
v0x2ce03d0_0 .net "xorRes", 0 0, L_0x2e5d4d0;  1 drivers
S_0x2cde490 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cde190;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e5d630/d .functor XOR 1, L_0x2e5f6b0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e5d630 .delay 1 (40,40,40) L_0x2e5d630/d;
L_0x2e5d6a0/d .functor XOR 1, L_0x2e5f550, L_0x2e5d630, C4<0>, C4<0>;
L_0x2e5d6a0 .delay 1 (40,40,40) L_0x2e5d6a0/d;
L_0x2e5d850/d .functor XOR 1, L_0x2e5d6a0, L_0x2e5cff0, C4<0>, C4<0>;
L_0x2e5d850 .delay 1 (40,40,40) L_0x2e5d850/d;
L_0x2e5da50/d .functor AND 1, L_0x2e5f550, L_0x2e5d630, C4<1>, C4<1>;
L_0x2e5da50 .delay 1 (40,40,40) L_0x2e5da50/d;
L_0x2e5a9e0/d .functor AND 1, L_0x2e5d6a0, L_0x2e5cff0, C4<1>, C4<1>;
L_0x2e5a9e0 .delay 1 (40,40,40) L_0x2e5a9e0/d;
L_0x2e5dd10/d .functor OR 1, L_0x2e5da50, L_0x2e5a9e0, C4<0>, C4<0>;
L_0x2e5dd10 .delay 1 (40,40,40) L_0x2e5dd10/d;
v0x2cde720_0 .net "AandB", 0 0, L_0x2e5da50;  1 drivers
v0x2cde800_0 .net "BxorSub", 0 0, L_0x2e5d630;  1 drivers
v0x2cde8c0_0 .net "a", 0 0, L_0x2e5f550;  alias, 1 drivers
v0x2cde990_0 .net "b", 0 0, L_0x2e5f6b0;  alias, 1 drivers
v0x2cdea50_0 .net "carryin", 0 0, L_0x2e5cff0;  alias, 1 drivers
v0x2cdeb60_0 .net "carryout", 0 0, L_0x2e5dd10;  alias, 1 drivers
v0x2cdec20_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2cdecc0_0 .net "res", 0 0, L_0x2e5d850;  alias, 1 drivers
v0x2cded80_0 .net "xAorB", 0 0, L_0x2e5d6a0;  1 drivers
v0x2cdeed0_0 .net "xAorBandCin", 0 0, L_0x2e5a9e0;  1 drivers
S_0x2ce05b0 .scope generate, "genblk1[18]" "genblk1[18]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2ce0770 .param/l "i" 0 4 165, +C4<010010>;
S_0x2ce0830 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ce05b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e5f5f0/d .functor AND 1, L_0x2e61fb0, L_0x2e62110, C4<1>, C4<1>;
L_0x2e5f5f0 .delay 1 (40,40,40) L_0x2e5f5f0/d;
L_0x2e5fbd0/d .functor NAND 1, L_0x2e61fb0, L_0x2e62110, C4<1>, C4<1>;
L_0x2e5fbd0 .delay 1 (20,20,20) L_0x2e5fbd0/d;
L_0x2e5ee20/d .functor OR 1, L_0x2e61fb0, L_0x2e62110, C4<0>, C4<0>;
L_0x2e5ee20 .delay 1 (40,40,40) L_0x2e5ee20/d;
L_0x2e5fe50/d .functor NOR 1, L_0x2e61fb0, L_0x2e62110, C4<0>, C4<0>;
L_0x2e5fe50 .delay 1 (20,20,20) L_0x2e5fe50/d;
L_0x2e5ff10/d .functor XOR 1, L_0x2e61fb0, L_0x2e62110, C4<0>, C4<0>;
L_0x2e5ff10 .delay 1 (40,40,40) L_0x2e5ff10/d;
L_0x2e60970/d .functor NOT 1, L_0x2e5f8f0, C4<0>, C4<0>, C4<0>;
L_0x2e60970 .delay 1 (10,10,10) L_0x2e60970/d;
L_0x2e60ad0/d .functor NOT 1, L_0x2e5f990, C4<0>, C4<0>, C4<0>;
L_0x2e60ad0 .delay 1 (10,10,10) L_0x2e60ad0/d;
L_0x2e60b90/d .functor NOT 1, L_0x2e5fa30, C4<0>, C4<0>, C4<0>;
L_0x2e60b90 .delay 1 (10,10,10) L_0x2e60b90/d;
L_0x2e60d40/d .functor AND 1, L_0x2e60290, L_0x2e60970, L_0x2e60ad0, L_0x2e60b90;
L_0x2e60d40 .delay 1 (80,80,80) L_0x2e60d40/d;
L_0x2e60ef0/d .functor AND 1, L_0x2e60290, L_0x2e5f8f0, L_0x2e60ad0, L_0x2e60b90;
L_0x2e60ef0 .delay 1 (80,80,80) L_0x2e60ef0/d;
L_0x2e61100/d .functor AND 1, L_0x2e5ff10, L_0x2e60970, L_0x2e5f990, L_0x2e60b90;
L_0x2e61100 .delay 1 (80,80,80) L_0x2e61100/d;
L_0x2e612e0/d .functor AND 1, L_0x2e60290, L_0x2e5f8f0, L_0x2e5f990, L_0x2e60b90;
L_0x2e612e0 .delay 1 (80,80,80) L_0x2e612e0/d;
L_0x2e614b0/d .functor AND 1, L_0x2e5f5f0, L_0x2e60970, L_0x2e60ad0, L_0x2e5fa30;
L_0x2e614b0 .delay 1 (80,80,80) L_0x2e614b0/d;
L_0x2e61690/d .functor AND 1, L_0x2e5fbd0, L_0x2e5f8f0, L_0x2e60ad0, L_0x2e5fa30;
L_0x2e61690 .delay 1 (80,80,80) L_0x2e61690/d;
L_0x2e61440/d .functor AND 1, L_0x2e5fe50, L_0x2e60970, L_0x2e5f990, L_0x2e5fa30;
L_0x2e61440 .delay 1 (80,80,80) L_0x2e61440/d;
L_0x2e61a20/d .functor AND 1, L_0x2e5ee20, L_0x2e5f8f0, L_0x2e5f990, L_0x2e5fa30;
L_0x2e61a20 .delay 1 (80,80,80) L_0x2e61a20/d;
L_0x2e61bc0/0/0 .functor OR 1, L_0x2e60d40, L_0x2e60ef0, L_0x2e61100, L_0x2e614b0;
L_0x2e61bc0/0/4 .functor OR 1, L_0x2e61690, L_0x2e61440, L_0x2e61a20, L_0x2e612e0;
L_0x2e61bc0/d .functor OR 1, L_0x2e61bc0/0/0, L_0x2e61bc0/0/4, C4<0>, C4<0>;
L_0x2e61bc0 .delay 1 (160,160,160) L_0x2e61bc0/d;
v0x2ce1730_0 .net "a", 0 0, L_0x2e61fb0;  1 drivers
v0x2ce17f0_0 .net "addSub", 0 0, L_0x2e60290;  1 drivers
v0x2ce18c0_0 .net "andRes", 0 0, L_0x2e5f5f0;  1 drivers
v0x2ce1990_0 .net "b", 0 0, L_0x2e62110;  1 drivers
v0x2ce1a60_0 .net "carryIn", 0 0, L_0x2e5fd80;  1 drivers
v0x2ce1b00_0 .net "carryOut", 0 0, L_0x2e60770;  1 drivers
v0x2ce1bd0_0 .net "initialResult", 0 0, L_0x2e61bc0;  1 drivers
v0x2ce1c70_0 .net "isAdd", 0 0, L_0x2e60d40;  1 drivers
v0x2ce1d10_0 .net "isAnd", 0 0, L_0x2e614b0;  1 drivers
v0x2ce1e40_0 .net "isNand", 0 0, L_0x2e61690;  1 drivers
v0x2ce1ee0_0 .net "isNor", 0 0, L_0x2e61440;  1 drivers
v0x2ce1f80_0 .net "isOr", 0 0, L_0x2e61a20;  1 drivers
v0x2ce2040_0 .net "isSLT", 0 0, L_0x2e612e0;  1 drivers
v0x2ce2100_0 .net "isSub", 0 0, L_0x2e60ef0;  1 drivers
v0x2ce21c0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ce2260_0 .net "isXor", 0 0, L_0x2e61100;  1 drivers
v0x2ce2320_0 .net "nandRes", 0 0, L_0x2e5fbd0;  1 drivers
v0x2ce24d0_0 .net "norRes", 0 0, L_0x2e5fe50;  1 drivers
v0x2ce2570_0 .net "orRes", 0 0, L_0x2e5ee20;  1 drivers
v0x2ce2610_0 .net "s0", 0 0, L_0x2e5f8f0;  1 drivers
v0x2ce26b0_0 .net "s0inv", 0 0, L_0x2e60970;  1 drivers
v0x2ce2770_0 .net "s1", 0 0, L_0x2e5f990;  1 drivers
v0x2ce2830_0 .net "s1inv", 0 0, L_0x2e60ad0;  1 drivers
v0x2ce28f0_0 .net "s2", 0 0, L_0x2e5fa30;  1 drivers
v0x2ce29b0_0 .net "s2inv", 0 0, L_0x2e60b90;  1 drivers
v0x2ce2a70_0 .net "xorRes", 0 0, L_0x2e5ff10;  1 drivers
S_0x2ce0b30 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ce0830;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e60070/d .functor XOR 1, L_0x2e62110, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e60070 .delay 1 (40,40,40) L_0x2e60070/d;
L_0x2e600e0/d .functor XOR 1, L_0x2e61fb0, L_0x2e60070, C4<0>, C4<0>;
L_0x2e600e0 .delay 1 (40,40,40) L_0x2e600e0/d;
L_0x2e60290/d .functor XOR 1, L_0x2e600e0, L_0x2e5fd80, C4<0>, C4<0>;
L_0x2e60290 .delay 1 (40,40,40) L_0x2e60290/d;
L_0x2e60490/d .functor AND 1, L_0x2e61fb0, L_0x2e60070, C4<1>, C4<1>;
L_0x2e60490 .delay 1 (40,40,40) L_0x2e60490/d;
L_0x2e60700/d .functor AND 1, L_0x2e600e0, L_0x2e5fd80, C4<1>, C4<1>;
L_0x2e60700 .delay 1 (40,40,40) L_0x2e60700/d;
L_0x2e60770/d .functor OR 1, L_0x2e60490, L_0x2e60700, C4<0>, C4<0>;
L_0x2e60770 .delay 1 (40,40,40) L_0x2e60770/d;
v0x2ce0dc0_0 .net "AandB", 0 0, L_0x2e60490;  1 drivers
v0x2ce0ea0_0 .net "BxorSub", 0 0, L_0x2e60070;  1 drivers
v0x2ce0f60_0 .net "a", 0 0, L_0x2e61fb0;  alias, 1 drivers
v0x2ce1030_0 .net "b", 0 0, L_0x2e62110;  alias, 1 drivers
v0x2ce10f0_0 .net "carryin", 0 0, L_0x2e5fd80;  alias, 1 drivers
v0x2ce1200_0 .net "carryout", 0 0, L_0x2e60770;  alias, 1 drivers
v0x2ce12c0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ce1360_0 .net "res", 0 0, L_0x2e60290;  alias, 1 drivers
v0x2ce1420_0 .net "xAorB", 0 0, L_0x2e600e0;  1 drivers
v0x2ce1570_0 .net "xAorBandCin", 0 0, L_0x2e60700;  1 drivers
S_0x2ce2c50 .scope generate, "genblk1[19]" "genblk1[19]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2ce2e10 .param/l "i" 0 4 165, +C4<010011>;
S_0x2ce2ed0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ce2c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e62050/d .functor AND 1, L_0x2e649c0, L_0x2e64b20, C4<1>, C4<1>;
L_0x2e62050 .delay 1 (40,40,40) L_0x2e62050/d;
L_0x2e61880/d .functor NAND 1, L_0x2e649c0, L_0x2e64b20, C4<1>, C4<1>;
L_0x2e61880 .delay 1 (20,20,20) L_0x2e61880/d;
L_0x2e626b0/d .functor OR 1, L_0x2e649c0, L_0x2e64b20, C4<0>, C4<0>;
L_0x2e626b0 .delay 1 (40,40,40) L_0x2e626b0/d;
L_0x2e628a0/d .functor NOR 1, L_0x2e649c0, L_0x2e64b20, C4<0>, C4<0>;
L_0x2e628a0 .delay 1 (20,20,20) L_0x2e628a0/d;
L_0x2e62960/d .functor XOR 1, L_0x2e649c0, L_0x2e64b20, C4<0>, C4<0>;
L_0x2e62960 .delay 1 (40,40,40) L_0x2e62960/d;
L_0x2e633f0/d .functor NOT 1, L_0x2e62360, C4<0>, C4<0>, C4<0>;
L_0x2e633f0 .delay 1 (10,10,10) L_0x2e633f0/d;
L_0x2ce4470/d .functor NOT 1, L_0x2e62400, C4<0>, C4<0>, C4<0>;
L_0x2ce4470 .delay 1 (10,10,10) L_0x2ce4470/d;
L_0x2e635a0/d .functor NOT 1, L_0x2e624a0, C4<0>, C4<0>, C4<0>;
L_0x2e635a0 .delay 1 (10,10,10) L_0x2e635a0/d;
L_0x2e63750/d .functor AND 1, L_0x2e62d30, L_0x2e633f0, L_0x2ce4470, L_0x2e635a0;
L_0x2e63750 .delay 1 (80,80,80) L_0x2e63750/d;
L_0x2e63900/d .functor AND 1, L_0x2e62d30, L_0x2e62360, L_0x2ce4470, L_0x2e635a0;
L_0x2e63900 .delay 1 (80,80,80) L_0x2e63900/d;
L_0x2e63b10/d .functor AND 1, L_0x2e62960, L_0x2e633f0, L_0x2e62400, L_0x2e635a0;
L_0x2e63b10 .delay 1 (80,80,80) L_0x2e63b10/d;
L_0x2e63cf0/d .functor AND 1, L_0x2e62d30, L_0x2e62360, L_0x2e62400, L_0x2e635a0;
L_0x2e63cf0 .delay 1 (80,80,80) L_0x2e63cf0/d;
L_0x2e63ec0/d .functor AND 1, L_0x2e62050, L_0x2e633f0, L_0x2ce4470, L_0x2e624a0;
L_0x2e63ec0 .delay 1 (80,80,80) L_0x2e63ec0/d;
L_0x2e640a0/d .functor AND 1, L_0x2e61880, L_0x2e62360, L_0x2ce4470, L_0x2e624a0;
L_0x2e640a0 .delay 1 (80,80,80) L_0x2e640a0/d;
L_0x2e63e50/d .functor AND 1, L_0x2e628a0, L_0x2e633f0, L_0x2e62400, L_0x2e624a0;
L_0x2e63e50 .delay 1 (80,80,80) L_0x2e63e50/d;
L_0x2e64430/d .functor AND 1, L_0x2e626b0, L_0x2e62360, L_0x2e62400, L_0x2e624a0;
L_0x2e64430 .delay 1 (80,80,80) L_0x2e64430/d;
L_0x2e645d0/0/0 .functor OR 1, L_0x2e63750, L_0x2e63900, L_0x2e63b10, L_0x2e63ec0;
L_0x2e645d0/0/4 .functor OR 1, L_0x2e640a0, L_0x2e63e50, L_0x2e64430, L_0x2e63cf0;
L_0x2e645d0/d .functor OR 1, L_0x2e645d0/0/0, L_0x2e645d0/0/4, C4<0>, C4<0>;
L_0x2e645d0 .delay 1 (160,160,160) L_0x2e645d0/d;
v0x2ce3dd0_0 .net "a", 0 0, L_0x2e649c0;  1 drivers
v0x2ce3e90_0 .net "addSub", 0 0, L_0x2e62d30;  1 drivers
v0x2ce3f60_0 .net "andRes", 0 0, L_0x2e62050;  1 drivers
v0x2ce4030_0 .net "b", 0 0, L_0x2e64b20;  1 drivers
v0x2ce4100_0 .net "carryIn", 0 0, L_0x2e622c0;  1 drivers
v0x2ce41a0_0 .net "carryOut", 0 0, L_0x2e631f0;  1 drivers
v0x2ce4270_0 .net "initialResult", 0 0, L_0x2e645d0;  1 drivers
v0x2ce4310_0 .net "isAdd", 0 0, L_0x2e63750;  1 drivers
v0x2ce43b0_0 .net "isAnd", 0 0, L_0x2e63ec0;  1 drivers
v0x2ce44e0_0 .net "isNand", 0 0, L_0x2e640a0;  1 drivers
v0x2ce4580_0 .net "isNor", 0 0, L_0x2e63e50;  1 drivers
v0x2ce4620_0 .net "isOr", 0 0, L_0x2e64430;  1 drivers
v0x2ce46e0_0 .net "isSLT", 0 0, L_0x2e63cf0;  1 drivers
v0x2ce47a0_0 .net "isSub", 0 0, L_0x2e63900;  1 drivers
v0x2ce4860_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ce4900_0 .net "isXor", 0 0, L_0x2e63b10;  1 drivers
v0x2ce49c0_0 .net "nandRes", 0 0, L_0x2e61880;  1 drivers
v0x2ce4b70_0 .net "norRes", 0 0, L_0x2e628a0;  1 drivers
v0x2ce4c10_0 .net "orRes", 0 0, L_0x2e626b0;  1 drivers
v0x2ce4cb0_0 .net "s0", 0 0, L_0x2e62360;  1 drivers
v0x2ce4d50_0 .net "s0inv", 0 0, L_0x2e633f0;  1 drivers
v0x2ce4e10_0 .net "s1", 0 0, L_0x2e62400;  1 drivers
v0x2ce4ed0_0 .net "s1inv", 0 0, L_0x2ce4470;  1 drivers
v0x2ce4f90_0 .net "s2", 0 0, L_0x2e624a0;  1 drivers
v0x2ce5050_0 .net "s2inv", 0 0, L_0x2e635a0;  1 drivers
v0x2ce5110_0 .net "xorRes", 0 0, L_0x2e62960;  1 drivers
S_0x2ce31d0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ce2ed0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e62ac0/d .functor XOR 1, L_0x2e64b20, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e62ac0 .delay 1 (40,40,40) L_0x2e62ac0/d;
L_0x2e62b80/d .functor XOR 1, L_0x2e649c0, L_0x2e62ac0, C4<0>, C4<0>;
L_0x2e62b80 .delay 1 (40,40,40) L_0x2e62b80/d;
L_0x2e62d30/d .functor XOR 1, L_0x2e62b80, L_0x2e622c0, C4<0>, C4<0>;
L_0x2e62d30 .delay 1 (40,40,40) L_0x2e62d30/d;
L_0x2e62f30/d .functor AND 1, L_0x2e649c0, L_0x2e62ac0, C4<1>, C4<1>;
L_0x2e62f30 .delay 1 (40,40,40) L_0x2e62f30/d;
L_0x2e62720/d .functor AND 1, L_0x2e62b80, L_0x2e622c0, C4<1>, C4<1>;
L_0x2e62720 .delay 1 (40,40,40) L_0x2e62720/d;
L_0x2e631f0/d .functor OR 1, L_0x2e62f30, L_0x2e62720, C4<0>, C4<0>;
L_0x2e631f0 .delay 1 (40,40,40) L_0x2e631f0/d;
v0x2ce3460_0 .net "AandB", 0 0, L_0x2e62f30;  1 drivers
v0x2ce3540_0 .net "BxorSub", 0 0, L_0x2e62ac0;  1 drivers
v0x2ce3600_0 .net "a", 0 0, L_0x2e649c0;  alias, 1 drivers
v0x2ce36d0_0 .net "b", 0 0, L_0x2e64b20;  alias, 1 drivers
v0x2ce3790_0 .net "carryin", 0 0, L_0x2e622c0;  alias, 1 drivers
v0x2ce38a0_0 .net "carryout", 0 0, L_0x2e631f0;  alias, 1 drivers
v0x2ce3960_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ce3a00_0 .net "res", 0 0, L_0x2e62d30;  alias, 1 drivers
v0x2ce3ac0_0 .net "xAorB", 0 0, L_0x2e62b80;  1 drivers
v0x2ce3c10_0 .net "xAorBandCin", 0 0, L_0x2e62720;  1 drivers
S_0x2ce52f0 .scope generate, "genblk1[20]" "genblk1[20]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2ce54b0 .param/l "i" 0 4 165, +C4<010100>;
S_0x2ce5570 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ce52f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e64a60/d .functor AND 1, L_0x2e674b0, L_0x2e67610, C4<1>, C4<1>;
L_0x2e64a60 .delay 1 (40,40,40) L_0x2e64a60/d;
L_0x2e650a0/d .functor NAND 1, L_0x2e674b0, L_0x2e67610, C4<1>, C4<1>;
L_0x2e650a0 .delay 1 (20,20,20) L_0x2e650a0/d;
L_0x2e65160/d .functor OR 1, L_0x2e674b0, L_0x2e67610, C4<0>, C4<0>;
L_0x2e65160 .delay 1 (40,40,40) L_0x2e65160/d;
L_0x2e65350/d .functor NOR 1, L_0x2e674b0, L_0x2e67610, C4<0>, C4<0>;
L_0x2e65350 .delay 1 (20,20,20) L_0x2e65350/d;
L_0x2e65410/d .functor XOR 1, L_0x2e674b0, L_0x2e67610, C4<0>, C4<0>;
L_0x2e65410 .delay 1 (40,40,40) L_0x2e65410/d;
L_0x2e65ea0/d .functor NOT 1, L_0x2e64d70, C4<0>, C4<0>, C4<0>;
L_0x2e65ea0 .delay 1 (10,10,10) L_0x2e65ea0/d;
L_0x2e66000/d .functor NOT 1, L_0x2e64e10, C4<0>, C4<0>, C4<0>;
L_0x2e66000 .delay 1 (10,10,10) L_0x2e66000/d;
L_0x2e660c0/d .functor NOT 1, L_0x2e64eb0, C4<0>, C4<0>, C4<0>;
L_0x2e660c0 .delay 1 (10,10,10) L_0x2e660c0/d;
L_0x2e66270/d .functor AND 1, L_0x2e657e0, L_0x2e65ea0, L_0x2e66000, L_0x2e660c0;
L_0x2e66270 .delay 1 (80,80,80) L_0x2e66270/d;
L_0x2e66420/d .functor AND 1, L_0x2e657e0, L_0x2e64d70, L_0x2e66000, L_0x2e660c0;
L_0x2e66420 .delay 1 (80,80,80) L_0x2e66420/d;
L_0x2e66630/d .functor AND 1, L_0x2e65410, L_0x2e65ea0, L_0x2e64e10, L_0x2e660c0;
L_0x2e66630 .delay 1 (80,80,80) L_0x2e66630/d;
L_0x2e66810/d .functor AND 1, L_0x2e657e0, L_0x2e64d70, L_0x2e64e10, L_0x2e660c0;
L_0x2e66810 .delay 1 (80,80,80) L_0x2e66810/d;
L_0x2e669e0/d .functor AND 1, L_0x2e64a60, L_0x2e65ea0, L_0x2e66000, L_0x2e64eb0;
L_0x2e669e0 .delay 1 (80,80,80) L_0x2e669e0/d;
L_0x2e66bc0/d .functor AND 1, L_0x2e650a0, L_0x2e64d70, L_0x2e66000, L_0x2e64eb0;
L_0x2e66bc0 .delay 1 (80,80,80) L_0x2e66bc0/d;
L_0x2e66970/d .functor AND 1, L_0x2e65350, L_0x2e65ea0, L_0x2e64e10, L_0x2e64eb0;
L_0x2e66970 .delay 1 (80,80,80) L_0x2e66970/d;
L_0x2e66f20/d .functor AND 1, L_0x2e65160, L_0x2e64d70, L_0x2e64e10, L_0x2e64eb0;
L_0x2e66f20 .delay 1 (80,80,80) L_0x2e66f20/d;
L_0x2e670c0/0/0 .functor OR 1, L_0x2e66270, L_0x2e66420, L_0x2e66630, L_0x2e669e0;
L_0x2e670c0/0/4 .functor OR 1, L_0x2e66bc0, L_0x2e66970, L_0x2e66f20, L_0x2e66810;
L_0x2e670c0/d .functor OR 1, L_0x2e670c0/0/0, L_0x2e670c0/0/4, C4<0>, C4<0>;
L_0x2e670c0 .delay 1 (160,160,160) L_0x2e670c0/d;
v0x2ce6470_0 .net "a", 0 0, L_0x2e674b0;  1 drivers
v0x2ce6530_0 .net "addSub", 0 0, L_0x2e657e0;  1 drivers
v0x2ce6600_0 .net "andRes", 0 0, L_0x2e64a60;  1 drivers
v0x2ce66d0_0 .net "b", 0 0, L_0x2e67610;  1 drivers
v0x2ce67a0_0 .net "carryIn", 0 0, L_0x2e64cd0;  1 drivers
v0x2ce6840_0 .net "carryOut", 0 0, L_0x2e65ca0;  1 drivers
v0x2ce6910_0 .net "initialResult", 0 0, L_0x2e670c0;  1 drivers
v0x2ce69b0_0 .net "isAdd", 0 0, L_0x2e66270;  1 drivers
v0x2ce6a50_0 .net "isAnd", 0 0, L_0x2e669e0;  1 drivers
v0x2ce6b80_0 .net "isNand", 0 0, L_0x2e66bc0;  1 drivers
v0x2ce6c20_0 .net "isNor", 0 0, L_0x2e66970;  1 drivers
v0x2ce6cc0_0 .net "isOr", 0 0, L_0x2e66f20;  1 drivers
v0x2ce6d80_0 .net "isSLT", 0 0, L_0x2e66810;  1 drivers
v0x2ce6e40_0 .net "isSub", 0 0, L_0x2e66420;  1 drivers
v0x2ce6f00_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ce6fa0_0 .net "isXor", 0 0, L_0x2e66630;  1 drivers
v0x2ce7060_0 .net "nandRes", 0 0, L_0x2e650a0;  1 drivers
v0x2ce7210_0 .net "norRes", 0 0, L_0x2e65350;  1 drivers
v0x2ce72b0_0 .net "orRes", 0 0, L_0x2e65160;  1 drivers
v0x2ce7350_0 .net "s0", 0 0, L_0x2e64d70;  1 drivers
v0x2ce73f0_0 .net "s0inv", 0 0, L_0x2e65ea0;  1 drivers
v0x2ce74b0_0 .net "s1", 0 0, L_0x2e64e10;  1 drivers
v0x2ce7570_0 .net "s1inv", 0 0, L_0x2e66000;  1 drivers
v0x2ce7630_0 .net "s2", 0 0, L_0x2e64eb0;  1 drivers
v0x2ce76f0_0 .net "s2inv", 0 0, L_0x2e660c0;  1 drivers
v0x2ce77b0_0 .net "xorRes", 0 0, L_0x2e65410;  1 drivers
S_0x2ce5870 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ce5570;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e65570/d .functor XOR 1, L_0x2e67610, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e65570 .delay 1 (40,40,40) L_0x2e65570/d;
L_0x2e65630/d .functor XOR 1, L_0x2e674b0, L_0x2e65570, C4<0>, C4<0>;
L_0x2e65630 .delay 1 (40,40,40) L_0x2e65630/d;
L_0x2e657e0/d .functor XOR 1, L_0x2e65630, L_0x2e64cd0, C4<0>, C4<0>;
L_0x2e657e0 .delay 1 (40,40,40) L_0x2e657e0/d;
L_0x2e659e0/d .functor AND 1, L_0x2e674b0, L_0x2e65570, C4<1>, C4<1>;
L_0x2e659e0 .delay 1 (40,40,40) L_0x2e659e0/d;
L_0x2e651d0/d .functor AND 1, L_0x2e65630, L_0x2e64cd0, C4<1>, C4<1>;
L_0x2e651d0 .delay 1 (40,40,40) L_0x2e651d0/d;
L_0x2e65ca0/d .functor OR 1, L_0x2e659e0, L_0x2e651d0, C4<0>, C4<0>;
L_0x2e65ca0 .delay 1 (40,40,40) L_0x2e65ca0/d;
v0x2ce5b00_0 .net "AandB", 0 0, L_0x2e659e0;  1 drivers
v0x2ce5be0_0 .net "BxorSub", 0 0, L_0x2e65570;  1 drivers
v0x2ce5ca0_0 .net "a", 0 0, L_0x2e674b0;  alias, 1 drivers
v0x2ce5d70_0 .net "b", 0 0, L_0x2e67610;  alias, 1 drivers
v0x2ce5e30_0 .net "carryin", 0 0, L_0x2e64cd0;  alias, 1 drivers
v0x2ce5f40_0 .net "carryout", 0 0, L_0x2e65ca0;  alias, 1 drivers
v0x2ce6000_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ce60a0_0 .net "res", 0 0, L_0x2e657e0;  alias, 1 drivers
v0x2ce6160_0 .net "xAorB", 0 0, L_0x2e65630;  1 drivers
v0x2ce62b0_0 .net "xAorBandCin", 0 0, L_0x2e651d0;  1 drivers
S_0x2ce7990 .scope generate, "genblk1[21]" "genblk1[21]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2ce7b50 .param/l "i" 0 4 165, +C4<010101>;
S_0x2ce7c10 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2ce7990;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e67550/d .functor AND 1, L_0x2e6a330, L_0x2e6a490, C4<1>, C4<1>;
L_0x2e67550 .delay 1 (40,40,40) L_0x2e67550/d;
L_0x2e64f50/d .functor NAND 1, L_0x2e6a330, L_0x2e6a490, C4<1>, C4<1>;
L_0x2e64f50 .delay 1 (20,20,20) L_0x2e64f50/d;
L_0x2e65010/d .functor OR 1, L_0x2e6a330, L_0x2e6a490, C4<0>, C4<0>;
L_0x2e65010 .delay 1 (40,40,40) L_0x2e65010/d;
L_0x2e678a0/d .functor NOR 1, L_0x2e6a330, L_0x2e6a490, C4<0>, C4<0>;
L_0x2e678a0 .delay 1 (20,20,20) L_0x2e678a0/d;
L_0x2e67a00/d .functor XOR 1, L_0x2e6a330, L_0x2e6a490, C4<0>, C4<0>;
L_0x2e67a00 .delay 1 (40,40,40) L_0x2e67a00/d;
L_0x2e68d10/d .functor NOT 1, L_0x2e6a6e0, C4<0>, C4<0>, C4<0>;
L_0x2e68d10 .delay 1 (10,10,10) L_0x2e68d10/d;
L_0x2e68e70/d .functor NOT 1, L_0x2e4a5e0, C4<0>, C4<0>, C4<0>;
L_0x2e68e70 .delay 1 (10,10,10) L_0x2e68e70/d;
L_0x2e68f30/d .functor NOT 1, L_0x2e4a680, C4<0>, C4<0>, C4<0>;
L_0x2e68f30 .delay 1 (10,10,10) L_0x2e68f30/d;
L_0x2e690e0/d .functor AND 1, L_0x2e68630, L_0x2e68d10, L_0x2e68e70, L_0x2e68f30;
L_0x2e690e0 .delay 1 (80,80,80) L_0x2e690e0/d;
L_0x2e69290/d .functor AND 1, L_0x2e68630, L_0x2e6a6e0, L_0x2e68e70, L_0x2e68f30;
L_0x2e69290 .delay 1 (80,80,80) L_0x2e69290/d;
L_0x2e69440/d .functor AND 1, L_0x2e67a00, L_0x2e68d10, L_0x2e4a5e0, L_0x2e68f30;
L_0x2e69440 .delay 1 (80,80,80) L_0x2e69440/d;
L_0x2e69630/d .functor AND 1, L_0x2e68630, L_0x2e6a6e0, L_0x2e4a5e0, L_0x2e68f30;
L_0x2e69630 .delay 1 (80,80,80) L_0x2e69630/d;
L_0x2e69760/d .functor AND 1, L_0x2e67550, L_0x2e68d10, L_0x2e68e70, L_0x2e4a680;
L_0x2e69760 .delay 1 (80,80,80) L_0x2e69760/d;
L_0x2e699c0/d .functor AND 1, L_0x2e64f50, L_0x2e6a6e0, L_0x2e68e70, L_0x2e4a680;
L_0x2e699c0 .delay 1 (80,80,80) L_0x2e699c0/d;
L_0x2e696f0/d .functor AND 1, L_0x2e678a0, L_0x2e68d10, L_0x2e4a5e0, L_0x2e4a680;
L_0x2e696f0 .delay 1 (80,80,80) L_0x2e696f0/d;
L_0x2e69da0/d .functor AND 1, L_0x2e65010, L_0x2e6a6e0, L_0x2e4a5e0, L_0x2e4a680;
L_0x2e69da0 .delay 1 (80,80,80) L_0x2e69da0/d;
L_0x2e69f40/0/0 .functor OR 1, L_0x2e690e0, L_0x2e69290, L_0x2e69440, L_0x2e69760;
L_0x2e69f40/0/4 .functor OR 1, L_0x2e699c0, L_0x2e696f0, L_0x2e69da0, L_0x2e69630;
L_0x2e69f40/d .functor OR 1, L_0x2e69f40/0/0, L_0x2e69f40/0/4, C4<0>, C4<0>;
L_0x2e69f40 .delay 1 (160,160,160) L_0x2e69f40/d;
v0x2ce8b10_0 .net "a", 0 0, L_0x2e6a330;  1 drivers
v0x2ce8bd0_0 .net "addSub", 0 0, L_0x2e68630;  1 drivers
v0x2ce8ca0_0 .net "andRes", 0 0, L_0x2e67550;  1 drivers
v0x2ce8d70_0 .net "b", 0 0, L_0x2e6a490;  1 drivers
v0x2ce8e40_0 .net "carryIn", 0 0, L_0x2e6a640;  1 drivers
v0x2ce8ee0_0 .net "carryOut", 0 0, L_0x2e68b10;  1 drivers
v0x2ce8fb0_0 .net "initialResult", 0 0, L_0x2e69f40;  1 drivers
v0x2ce9050_0 .net "isAdd", 0 0, L_0x2e690e0;  1 drivers
v0x2ce90f0_0 .net "isAnd", 0 0, L_0x2e69760;  1 drivers
v0x2ce9220_0 .net "isNand", 0 0, L_0x2e699c0;  1 drivers
v0x2ce92c0_0 .net "isNor", 0 0, L_0x2e696f0;  1 drivers
v0x2ce9360_0 .net "isOr", 0 0, L_0x2e69da0;  1 drivers
v0x2ce9420_0 .net "isSLT", 0 0, L_0x2e69630;  1 drivers
v0x2ce94e0_0 .net "isSub", 0 0, L_0x2e69290;  1 drivers
v0x2ce95a0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ce9640_0 .net "isXor", 0 0, L_0x2e69440;  1 drivers
v0x2ce9700_0 .net "nandRes", 0 0, L_0x2e64f50;  1 drivers
v0x2ce98b0_0 .net "norRes", 0 0, L_0x2e678a0;  1 drivers
v0x2ce9950_0 .net "orRes", 0 0, L_0x2e65010;  1 drivers
v0x2ce99f0_0 .net "s0", 0 0, L_0x2e6a6e0;  1 drivers
v0x2ce9a90_0 .net "s0inv", 0 0, L_0x2e68d10;  1 drivers
v0x2ce9b50_0 .net "s1", 0 0, L_0x2e4a5e0;  1 drivers
v0x2ce9c10_0 .net "s1inv", 0 0, L_0x2e68e70;  1 drivers
v0x2ce9cd0_0 .net "s2", 0 0, L_0x2e4a680;  1 drivers
v0x2ce9d90_0 .net "s2inv", 0 0, L_0x2e68f30;  1 drivers
v0x2ce9e50_0 .net "xorRes", 0 0, L_0x2e67a00;  1 drivers
S_0x2ce7f10 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2ce7c10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e68410/d .functor XOR 1, L_0x2e6a490, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e68410 .delay 1 (40,40,40) L_0x2e68410/d;
L_0x2e684d0/d .functor XOR 1, L_0x2e6a330, L_0x2e68410, C4<0>, C4<0>;
L_0x2e684d0 .delay 1 (40,40,40) L_0x2e684d0/d;
L_0x2e68630/d .functor XOR 1, L_0x2e684d0, L_0x2e6a640, C4<0>, C4<0>;
L_0x2e68630 .delay 1 (40,40,40) L_0x2e68630/d;
L_0x2e68830/d .functor AND 1, L_0x2e6a330, L_0x2e68410, C4<1>, C4<1>;
L_0x2e68830 .delay 1 (40,40,40) L_0x2e68830/d;
L_0x2e68aa0/d .functor AND 1, L_0x2e684d0, L_0x2e6a640, C4<1>, C4<1>;
L_0x2e68aa0 .delay 1 (40,40,40) L_0x2e68aa0/d;
L_0x2e68b10/d .functor OR 1, L_0x2e68830, L_0x2e68aa0, C4<0>, C4<0>;
L_0x2e68b10 .delay 1 (40,40,40) L_0x2e68b10/d;
v0x2ce81a0_0 .net "AandB", 0 0, L_0x2e68830;  1 drivers
v0x2ce8280_0 .net "BxorSub", 0 0, L_0x2e68410;  1 drivers
v0x2ce8340_0 .net "a", 0 0, L_0x2e6a330;  alias, 1 drivers
v0x2ce8410_0 .net "b", 0 0, L_0x2e6a490;  alias, 1 drivers
v0x2ce84d0_0 .net "carryin", 0 0, L_0x2e6a640;  alias, 1 drivers
v0x2ce85e0_0 .net "carryout", 0 0, L_0x2e68b10;  alias, 1 drivers
v0x2ce86a0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ce8740_0 .net "res", 0 0, L_0x2e68630;  alias, 1 drivers
v0x2ce8800_0 .net "xAorB", 0 0, L_0x2e684d0;  1 drivers
v0x2ce8950_0 .net "xAorBandCin", 0 0, L_0x2e68aa0;  1 drivers
S_0x2cea030 .scope generate, "genblk1[22]" "genblk1[22]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cea1f0 .param/l "i" 0 4 165, +C4<010110>;
S_0x2cea2b0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2cea030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e6a3d0/d .functor AND 1, L_0x2e6cdd0, L_0x2e6cf30, C4<1>, C4<1>;
L_0x2e6a3d0 .delay 1 (40,40,40) L_0x2e6a3d0/d;
L_0x2e69bb0/d .functor NAND 1, L_0x2e6cdd0, L_0x2e6cf30, C4<1>, C4<1>;
L_0x2e69bb0 .delay 1 (20,20,20) L_0x2e69bb0/d;
L_0x2e4a970/d .functor OR 1, L_0x2e6cdd0, L_0x2e6cf30, C4<0>, C4<0>;
L_0x2e4a970 .delay 1 (40,40,40) L_0x2e4a970/d;
L_0x2e4a850/d .functor NOR 1, L_0x2e6cdd0, L_0x2e6cf30, C4<0>, C4<0>;
L_0x2e4a850 .delay 1 (20,20,20) L_0x2e4a850/d;
L_0x2e6ac90/d .functor XOR 1, L_0x2e6cdd0, L_0x2e6cf30, C4<0>, C4<0>;
L_0x2e6ac90 .delay 1 (40,40,40) L_0x2e6ac90/d;
L_0x2e6b740/d .functor NOT 1, L_0x2e6d210, C4<0>, C4<0>, C4<0>;
L_0x2e6b740 .delay 1 (10,10,10) L_0x2e6b740/d;
L_0x2e6b8a0/d .functor NOT 1, L_0x2e6a780, C4<0>, C4<0>, C4<0>;
L_0x2e6b8a0 .delay 1 (10,10,10) L_0x2e6b8a0/d;
L_0x2e6b960/d .functor NOT 1, L_0x2e6a820, C4<0>, C4<0>, C4<0>;
L_0x2e6b960 .delay 1 (10,10,10) L_0x2e6b960/d;
L_0x2e6bb10/d .functor AND 1, L_0x2e6b060, L_0x2e6b740, L_0x2e6b8a0, L_0x2e6b960;
L_0x2e6bb10 .delay 1 (80,80,80) L_0x2e6bb10/d;
L_0x2e6bcc0/d .functor AND 1, L_0x2e6b060, L_0x2e6d210, L_0x2e6b8a0, L_0x2e6b960;
L_0x2e6bcc0 .delay 1 (80,80,80) L_0x2e6bcc0/d;
L_0x2e6bed0/d .functor AND 1, L_0x2e6ac90, L_0x2e6b740, L_0x2e6a780, L_0x2e6b960;
L_0x2e6bed0 .delay 1 (80,80,80) L_0x2e6bed0/d;
L_0x2e6c0b0/d .functor AND 1, L_0x2e6b060, L_0x2e6d210, L_0x2e6a780, L_0x2e6b960;
L_0x2e6c0b0 .delay 1 (80,80,80) L_0x2e6c0b0/d;
L_0x2e6c280/d .functor AND 1, L_0x2e6a3d0, L_0x2e6b740, L_0x2e6b8a0, L_0x2e6a820;
L_0x2e6c280 .delay 1 (80,80,80) L_0x2e6c280/d;
L_0x2e6c460/d .functor AND 1, L_0x2e69bb0, L_0x2e6d210, L_0x2e6b8a0, L_0x2e6a820;
L_0x2e6c460 .delay 1 (80,80,80) L_0x2e6c460/d;
L_0x2e6c210/d .functor AND 1, L_0x2e4a850, L_0x2e6b740, L_0x2e6a780, L_0x2e6a820;
L_0x2e6c210 .delay 1 (80,80,80) L_0x2e6c210/d;
L_0x2e6c840/d .functor AND 1, L_0x2e4a970, L_0x2e6d210, L_0x2e6a780, L_0x2e6a820;
L_0x2e6c840 .delay 1 (80,80,80) L_0x2e6c840/d;
L_0x2e6c9e0/0/0 .functor OR 1, L_0x2e6bb10, L_0x2e6bcc0, L_0x2e6bed0, L_0x2e6c280;
L_0x2e6c9e0/0/4 .functor OR 1, L_0x2e6c460, L_0x2e6c210, L_0x2e6c840, L_0x2e6c0b0;
L_0x2e6c9e0/d .functor OR 1, L_0x2e6c9e0/0/0, L_0x2e6c9e0/0/4, C4<0>, C4<0>;
L_0x2e6c9e0 .delay 1 (160,160,160) L_0x2e6c9e0/d;
v0x2ceb150_0 .net "a", 0 0, L_0x2e6cdd0;  1 drivers
v0x2ceb240_0 .net "addSub", 0 0, L_0x2e6b060;  1 drivers
v0x2ceb310_0 .net "andRes", 0 0, L_0x2e6a3d0;  1 drivers
v0x2ceb3e0_0 .net "b", 0 0, L_0x2e6cf30;  1 drivers
v0x2ceb4b0_0 .net "carryIn", 0 0, L_0x2e6d0e0;  1 drivers
v0x2ceb5a0_0 .net "carryOut", 0 0, L_0x2e6b540;  1 drivers
v0x2ceb670_0 .net "initialResult", 0 0, L_0x2e6c9e0;  1 drivers
v0x2ceb710_0 .net "isAdd", 0 0, L_0x2e6bb10;  1 drivers
v0x2ceb7b0_0 .net "isAnd", 0 0, L_0x2e6c280;  1 drivers
v0x2d0b820_0 .net "isNand", 0 0, L_0x2e6c460;  1 drivers
v0x2d0b8e0_0 .net "isNor", 0 0, L_0x2e6c210;  1 drivers
v0x2d0b9a0_0 .net "isOr", 0 0, L_0x2e6c840;  1 drivers
v0x2d0ba60_0 .net "isSLT", 0 0, L_0x2e6c0b0;  1 drivers
v0x2d0bb20_0 .net "isSub", 0 0, L_0x2e6bcc0;  1 drivers
v0x2d0bbe0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d0bc80_0 .net "isXor", 0 0, L_0x2e6bed0;  1 drivers
v0x2d0bd40_0 .net "nandRes", 0 0, L_0x2e69bb0;  1 drivers
v0x2d0bef0_0 .net "norRes", 0 0, L_0x2e4a850;  1 drivers
v0x2d0bf90_0 .net "orRes", 0 0, L_0x2e4a970;  1 drivers
v0x2d0c030_0 .net "s0", 0 0, L_0x2e6d210;  1 drivers
v0x2d0c0d0_0 .net "s0inv", 0 0, L_0x2e6b740;  1 drivers
v0x2d0c190_0 .net "s1", 0 0, L_0x2e6a780;  1 drivers
v0x2d0c250_0 .net "s1inv", 0 0, L_0x2e6b8a0;  1 drivers
v0x2d0c310_0 .net "s2", 0 0, L_0x2e6a820;  1 drivers
v0x2d0c3d0_0 .net "s2inv", 0 0, L_0x2e6b960;  1 drivers
v0x2d0c490_0 .net "xorRes", 0 0, L_0x2e6ac90;  1 drivers
S_0x2cea5b0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2cea2b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e6adf0/d .functor XOR 1, L_0x2e6cf30, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e6adf0 .delay 1 (40,40,40) L_0x2e6adf0/d;
L_0x2e6aeb0/d .functor XOR 1, L_0x2e6cdd0, L_0x2e6adf0, C4<0>, C4<0>;
L_0x2e6aeb0 .delay 1 (40,40,40) L_0x2e6aeb0/d;
L_0x2e6b060/d .functor XOR 1, L_0x2e6aeb0, L_0x2e6d0e0, C4<0>, C4<0>;
L_0x2e6b060 .delay 1 (40,40,40) L_0x2e6b060/d;
L_0x2e6b260/d .functor AND 1, L_0x2e6cdd0, L_0x2e6adf0, C4<1>, C4<1>;
L_0x2e6b260 .delay 1 (40,40,40) L_0x2e6b260/d;
L_0x2e6b4d0/d .functor AND 1, L_0x2e6aeb0, L_0x2e6d0e0, C4<1>, C4<1>;
L_0x2e6b4d0 .delay 1 (40,40,40) L_0x2e6b4d0/d;
L_0x2e6b540/d .functor OR 1, L_0x2e6b260, L_0x2e6b4d0, C4<0>, C4<0>;
L_0x2e6b540 .delay 1 (40,40,40) L_0x2e6b540/d;
v0x2cea840_0 .net "AandB", 0 0, L_0x2e6b260;  1 drivers
v0x2cea920_0 .net "BxorSub", 0 0, L_0x2e6adf0;  1 drivers
v0x2cea9e0_0 .net "a", 0 0, L_0x2e6cdd0;  alias, 1 drivers
v0x2ceaab0_0 .net "b", 0 0, L_0x2e6cf30;  alias, 1 drivers
v0x2ceab70_0 .net "carryin", 0 0, L_0x2e6d0e0;  alias, 1 drivers
v0x2ceac80_0 .net "carryout", 0 0, L_0x2e6b540;  alias, 1 drivers
v0x2cead40_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2ceade0_0 .net "res", 0 0, L_0x2e6b060;  alias, 1 drivers
v0x2ceaea0_0 .net "xAorB", 0 0, L_0x2e6aeb0;  1 drivers
v0x2ceaff0_0 .net "xAorBandCin", 0 0, L_0x2e6b4d0;  1 drivers
S_0x2d0c6c0 .scope generate, "genblk1[23]" "genblk1[23]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d0c880 .param/l "i" 0 4 165, +C4<010111>;
S_0x2d0c940 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2d0c6c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e6ce70/d .functor AND 1, L_0x2e6f880, L_0x2e6f9e0, C4<1>, C4<1>;
L_0x2e6ce70 .delay 1 (40,40,40) L_0x2e6ce70/d;
L_0x2e6c650/d .functor NAND 1, L_0x2e6f880, L_0x2e6f9e0, C4<1>, C4<1>;
L_0x2e6c650 .delay 1 (20,20,20) L_0x2e6c650/d;
L_0x2e6a960/d .functor OR 1, L_0x2e6f880, L_0x2e6f9e0, C4<0>, C4<0>;
L_0x2e6a960 .delay 1 (40,40,40) L_0x2e6a960/d;
L_0x2e6aba0/d .functor NOR 1, L_0x2e6f880, L_0x2e6f9e0, C4<0>, C4<0>;
L_0x2e6aba0 .delay 1 (20,20,20) L_0x2e6aba0/d;
L_0x2e6d760/d .functor XOR 1, L_0x2e6f880, L_0x2e6f9e0, C4<0>, C4<0>;
L_0x2e6d760 .delay 1 (40,40,40) L_0x2e6d760/d;
L_0x2e6e1f0/d .functor NOT 1, L_0x2e6d350, C4<0>, C4<0>, C4<0>;
L_0x2e6e1f0 .delay 1 (10,10,10) L_0x2e6e1f0/d;
L_0x2e6e350/d .functor NOT 1, L_0x2e6d3f0, C4<0>, C4<0>, C4<0>;
L_0x2e6e350 .delay 1 (10,10,10) L_0x2e6e350/d;
L_0x2e6e410/d .functor NOT 1, L_0x2e6d490, C4<0>, C4<0>, C4<0>;
L_0x2e6e410 .delay 1 (10,10,10) L_0x2e6e410/d;
L_0x2e6e5c0/d .functor AND 1, L_0x2e6db30, L_0x2e6e1f0, L_0x2e6e350, L_0x2e6e410;
L_0x2e6e5c0 .delay 1 (80,80,80) L_0x2e6e5c0/d;
L_0x2e6e770/d .functor AND 1, L_0x2e6db30, L_0x2e6d350, L_0x2e6e350, L_0x2e6e410;
L_0x2e6e770 .delay 1 (80,80,80) L_0x2e6e770/d;
L_0x2e6e980/d .functor AND 1, L_0x2e6d760, L_0x2e6e1f0, L_0x2e6d3f0, L_0x2e6e410;
L_0x2e6e980 .delay 1 (80,80,80) L_0x2e6e980/d;
L_0x2e6eb60/d .functor AND 1, L_0x2e6db30, L_0x2e6d350, L_0x2e6d3f0, L_0x2e6e410;
L_0x2e6eb60 .delay 1 (80,80,80) L_0x2e6eb60/d;
L_0x2e6ed30/d .functor AND 1, L_0x2e6ce70, L_0x2e6e1f0, L_0x2e6e350, L_0x2e6d490;
L_0x2e6ed30 .delay 1 (80,80,80) L_0x2e6ed30/d;
L_0x2e6ef10/d .functor AND 1, L_0x2e6c650, L_0x2e6d350, L_0x2e6e350, L_0x2e6d490;
L_0x2e6ef10 .delay 1 (80,80,80) L_0x2e6ef10/d;
L_0x2e6ecc0/d .functor AND 1, L_0x2e6aba0, L_0x2e6e1f0, L_0x2e6d3f0, L_0x2e6d490;
L_0x2e6ecc0 .delay 1 (80,80,80) L_0x2e6ecc0/d;
L_0x2e6f2f0/d .functor AND 1, L_0x2e6a960, L_0x2e6d350, L_0x2e6d3f0, L_0x2e6d490;
L_0x2e6f2f0 .delay 1 (80,80,80) L_0x2e6f2f0/d;
L_0x2e6f490/0/0 .functor OR 1, L_0x2e6e5c0, L_0x2e6e770, L_0x2e6e980, L_0x2e6ed30;
L_0x2e6f490/0/4 .functor OR 1, L_0x2e6ef10, L_0x2e6ecc0, L_0x2e6f2f0, L_0x2e6eb60;
L_0x2e6f490/d .functor OR 1, L_0x2e6f490/0/0, L_0x2e6f490/0/4, C4<0>, C4<0>;
L_0x2e6f490 .delay 1 (160,160,160) L_0x2e6f490/d;
v0x2d0d880_0 .net "a", 0 0, L_0x2e6f880;  1 drivers
v0x2d0d940_0 .net "addSub", 0 0, L_0x2e6db30;  1 drivers
v0x2d0da10_0 .net "andRes", 0 0, L_0x2e6ce70;  1 drivers
v0x2d0dae0_0 .net "b", 0 0, L_0x2e6f9e0;  1 drivers
v0x2d0dbb0_0 .net "carryIn", 0 0, L_0x2e6d2b0;  1 drivers
v0x2d0dc50_0 .net "carryOut", 0 0, L_0x2e6dff0;  1 drivers
v0x2d0dd20_0 .net "initialResult", 0 0, L_0x2e6f490;  1 drivers
v0x2d0ddc0_0 .net "isAdd", 0 0, L_0x2e6e5c0;  1 drivers
v0x2d0de60_0 .net "isAnd", 0 0, L_0x2e6ed30;  1 drivers
v0x2d0df90_0 .net "isNand", 0 0, L_0x2e6ef10;  1 drivers
v0x2d0e030_0 .net "isNor", 0 0, L_0x2e6ecc0;  1 drivers
v0x2d0e0d0_0 .net "isOr", 0 0, L_0x2e6f2f0;  1 drivers
v0x2d0e190_0 .net "isSLT", 0 0, L_0x2e6eb60;  1 drivers
v0x2d0e250_0 .net "isSub", 0 0, L_0x2e6e770;  1 drivers
v0x2d0e310_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d0e3b0_0 .net "isXor", 0 0, L_0x2e6e980;  1 drivers
v0x2d0e470_0 .net "nandRes", 0 0, L_0x2e6c650;  1 drivers
v0x2d0e620_0 .net "norRes", 0 0, L_0x2e6aba0;  1 drivers
v0x2d0e6c0_0 .net "orRes", 0 0, L_0x2e6a960;  1 drivers
v0x2d0e760_0 .net "s0", 0 0, L_0x2e6d350;  1 drivers
v0x2d0e800_0 .net "s0inv", 0 0, L_0x2e6e1f0;  1 drivers
v0x2d0e8c0_0 .net "s1", 0 0, L_0x2e6d3f0;  1 drivers
v0x2d0e980_0 .net "s1inv", 0 0, L_0x2e6e350;  1 drivers
v0x2d0ea40_0 .net "s2", 0 0, L_0x2e6d490;  1 drivers
v0x2d0eb00_0 .net "s2inv", 0 0, L_0x2e6e410;  1 drivers
v0x2d0ebc0_0 .net "xorRes", 0 0, L_0x2e6d760;  1 drivers
S_0x2d0cc40 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2d0c940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e6d8c0/d .functor XOR 1, L_0x2e6f9e0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e6d8c0 .delay 1 (40,40,40) L_0x2e6d8c0/d;
L_0x2e6d980/d .functor XOR 1, L_0x2e6f880, L_0x2e6d8c0, C4<0>, C4<0>;
L_0x2e6d980 .delay 1 (40,40,40) L_0x2e6d980/d;
L_0x2e6db30/d .functor XOR 1, L_0x2e6d980, L_0x2e6d2b0, C4<0>, C4<0>;
L_0x2e6db30 .delay 1 (40,40,40) L_0x2e6db30/d;
L_0x2e6dd30/d .functor AND 1, L_0x2e6f880, L_0x2e6d8c0, C4<1>, C4<1>;
L_0x2e6dd30 .delay 1 (40,40,40) L_0x2e6dd30/d;
L_0x2e6a9d0/d .functor AND 1, L_0x2e6d980, L_0x2e6d2b0, C4<1>, C4<1>;
L_0x2e6a9d0 .delay 1 (40,40,40) L_0x2e6a9d0/d;
L_0x2e6dff0/d .functor OR 1, L_0x2e6dd30, L_0x2e6a9d0, C4<0>, C4<0>;
L_0x2e6dff0 .delay 1 (40,40,40) L_0x2e6dff0/d;
v0x2d0cf10_0 .net "AandB", 0 0, L_0x2e6dd30;  1 drivers
v0x2d0cff0_0 .net "BxorSub", 0 0, L_0x2e6d8c0;  1 drivers
v0x2d0d0b0_0 .net "a", 0 0, L_0x2e6f880;  alias, 1 drivers
v0x2d0d180_0 .net "b", 0 0, L_0x2e6f9e0;  alias, 1 drivers
v0x2d0d240_0 .net "carryin", 0 0, L_0x2e6d2b0;  alias, 1 drivers
v0x2d0d350_0 .net "carryout", 0 0, L_0x2e6dff0;  alias, 1 drivers
v0x2d0d410_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d0d4b0_0 .net "res", 0 0, L_0x2e6db30;  alias, 1 drivers
v0x2d0d570_0 .net "xAorB", 0 0, L_0x2e6d980;  1 drivers
v0x2d0d6c0_0 .net "xAorBandCin", 0 0, L_0x2e6a9d0;  1 drivers
S_0x2d0eda0 .scope generate, "genblk1[24]" "genblk1[24]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d0ef60 .param/l "i" 0 4 165, +C4<011000>;
S_0x2d0f020 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2d0eda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e6f920/d .functor AND 1, L_0x2e722f0, L_0x2e72450, C4<1>, C4<1>;
L_0x2e6f920 .delay 1 (40,40,40) L_0x2e6f920/d;
L_0x2e6f100/d .functor NAND 1, L_0x2e722f0, L_0x2e72450, C4<1>, C4<1>;
L_0x2e6f100 .delay 1 (20,20,20) L_0x2e6f100/d;
L_0x2e6d670/d .functor OR 1, L_0x2e722f0, L_0x2e72450, C4<0>, C4<0>;
L_0x2e6d670 .delay 1 (40,40,40) L_0x2e6d670/d;
L_0x2e70140/d .functor NOR 1, L_0x2e722f0, L_0x2e72450, C4<0>, C4<0>;
L_0x2e70140 .delay 1 (20,20,20) L_0x2e70140/d;
L_0x2e70200/d .functor XOR 1, L_0x2e722f0, L_0x2e72450, C4<0>, C4<0>;
L_0x2e70200 .delay 1 (40,40,40) L_0x2e70200/d;
L_0x2e70c60/d .functor NOT 1, L_0x2e6fc20, C4<0>, C4<0>, C4<0>;
L_0x2e70c60 .delay 1 (10,10,10) L_0x2e70c60/d;
L_0x2e70dc0/d .functor NOT 1, L_0x2e6fcc0, C4<0>, C4<0>, C4<0>;
L_0x2e70dc0 .delay 1 (10,10,10) L_0x2e70dc0/d;
L_0x2e70e80/d .functor NOT 1, L_0x2e6fd60, C4<0>, C4<0>, C4<0>;
L_0x2e70e80 .delay 1 (10,10,10) L_0x2e70e80/d;
L_0x2e71030/d .functor AND 1, L_0x2e70580, L_0x2e70c60, L_0x2e70dc0, L_0x2e70e80;
L_0x2e71030 .delay 1 (80,80,80) L_0x2e71030/d;
L_0x2e711e0/d .functor AND 1, L_0x2e70580, L_0x2e6fc20, L_0x2e70dc0, L_0x2e70e80;
L_0x2e711e0 .delay 1 (80,80,80) L_0x2e711e0/d;
L_0x2e713f0/d .functor AND 1, L_0x2e70200, L_0x2e70c60, L_0x2e6fcc0, L_0x2e70e80;
L_0x2e713f0 .delay 1 (80,80,80) L_0x2e713f0/d;
L_0x2e715d0/d .functor AND 1, L_0x2e70580, L_0x2e6fc20, L_0x2e6fcc0, L_0x2e70e80;
L_0x2e715d0 .delay 1 (80,80,80) L_0x2e715d0/d;
L_0x2e717a0/d .functor AND 1, L_0x2e6f920, L_0x2e70c60, L_0x2e70dc0, L_0x2e6fd60;
L_0x2e717a0 .delay 1 (80,80,80) L_0x2e717a0/d;
L_0x2e71980/d .functor AND 1, L_0x2e6f100, L_0x2e6fc20, L_0x2e70dc0, L_0x2e6fd60;
L_0x2e71980 .delay 1 (80,80,80) L_0x2e71980/d;
L_0x2e71730/d .functor AND 1, L_0x2e70140, L_0x2e70c60, L_0x2e6fcc0, L_0x2e6fd60;
L_0x2e71730 .delay 1 (80,80,80) L_0x2e71730/d;
L_0x2e71d60/d .functor AND 1, L_0x2e6d670, L_0x2e6fc20, L_0x2e6fcc0, L_0x2e6fd60;
L_0x2e71d60 .delay 1 (80,80,80) L_0x2e71d60/d;
L_0x2e71f00/0/0 .functor OR 1, L_0x2e71030, L_0x2e711e0, L_0x2e713f0, L_0x2e717a0;
L_0x2e71f00/0/4 .functor OR 1, L_0x2e71980, L_0x2e71730, L_0x2e71d60, L_0x2e715d0;
L_0x2e71f00/d .functor OR 1, L_0x2e71f00/0/0, L_0x2e71f00/0/4, C4<0>, C4<0>;
L_0x2e71f00 .delay 1 (160,160,160) L_0x2e71f00/d;
v0x2d0ff20_0 .net "a", 0 0, L_0x2e722f0;  1 drivers
v0x2d0ffe0_0 .net "addSub", 0 0, L_0x2e70580;  1 drivers
v0x2d100b0_0 .net "andRes", 0 0, L_0x2e6f920;  1 drivers
v0x2d10180_0 .net "b", 0 0, L_0x2e72450;  1 drivers
v0x2d10250_0 .net "carryIn", 0 0, L_0x2e70070;  1 drivers
v0x2d102f0_0 .net "carryOut", 0 0, L_0x2e70a60;  1 drivers
v0x2d103c0_0 .net "initialResult", 0 0, L_0x2e71f00;  1 drivers
v0x2d10460_0 .net "isAdd", 0 0, L_0x2e71030;  1 drivers
v0x2d10500_0 .net "isAnd", 0 0, L_0x2e717a0;  1 drivers
v0x2d10630_0 .net "isNand", 0 0, L_0x2e71980;  1 drivers
v0x2d106d0_0 .net "isNor", 0 0, L_0x2e71730;  1 drivers
v0x2d10770_0 .net "isOr", 0 0, L_0x2e71d60;  1 drivers
v0x2d10830_0 .net "isSLT", 0 0, L_0x2e715d0;  1 drivers
v0x2d108f0_0 .net "isSub", 0 0, L_0x2e711e0;  1 drivers
v0x2d109b0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d10a50_0 .net "isXor", 0 0, L_0x2e713f0;  1 drivers
v0x2d10b10_0 .net "nandRes", 0 0, L_0x2e6f100;  1 drivers
v0x2d10cc0_0 .net "norRes", 0 0, L_0x2e70140;  1 drivers
v0x2d10d60_0 .net "orRes", 0 0, L_0x2e6d670;  1 drivers
v0x2d10e00_0 .net "s0", 0 0, L_0x2e6fc20;  1 drivers
v0x2d10ea0_0 .net "s0inv", 0 0, L_0x2e70c60;  1 drivers
v0x2d10f60_0 .net "s1", 0 0, L_0x2e6fcc0;  1 drivers
v0x2d11020_0 .net "s1inv", 0 0, L_0x2e70dc0;  1 drivers
v0x2d110e0_0 .net "s2", 0 0, L_0x2e6fd60;  1 drivers
v0x2d111a0_0 .net "s2inv", 0 0, L_0x2e70e80;  1 drivers
v0x2d11260_0 .net "xorRes", 0 0, L_0x2e70200;  1 drivers
S_0x2d0f320 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2d0f020;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e70360/d .functor XOR 1, L_0x2e72450, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e70360 .delay 1 (40,40,40) L_0x2e70360/d;
L_0x2e70420/d .functor XOR 1, L_0x2e722f0, L_0x2e70360, C4<0>, C4<0>;
L_0x2e70420 .delay 1 (40,40,40) L_0x2e70420/d;
L_0x2e70580/d .functor XOR 1, L_0x2e70420, L_0x2e70070, C4<0>, C4<0>;
L_0x2e70580 .delay 1 (40,40,40) L_0x2e70580/d;
L_0x2e70780/d .functor AND 1, L_0x2e722f0, L_0x2e70360, C4<1>, C4<1>;
L_0x2e70780 .delay 1 (40,40,40) L_0x2e70780/d;
L_0x2e709f0/d .functor AND 1, L_0x2e70420, L_0x2e70070, C4<1>, C4<1>;
L_0x2e709f0 .delay 1 (40,40,40) L_0x2e709f0/d;
L_0x2e70a60/d .functor OR 1, L_0x2e70780, L_0x2e709f0, C4<0>, C4<0>;
L_0x2e70a60 .delay 1 (40,40,40) L_0x2e70a60/d;
v0x2d0f5b0_0 .net "AandB", 0 0, L_0x2e70780;  1 drivers
v0x2d0f690_0 .net "BxorSub", 0 0, L_0x2e70360;  1 drivers
v0x2d0f750_0 .net "a", 0 0, L_0x2e722f0;  alias, 1 drivers
v0x2d0f820_0 .net "b", 0 0, L_0x2e72450;  alias, 1 drivers
v0x2d0f8e0_0 .net "carryin", 0 0, L_0x2e70070;  alias, 1 drivers
v0x2d0f9f0_0 .net "carryout", 0 0, L_0x2e70a60;  alias, 1 drivers
v0x2d0fab0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d0fb50_0 .net "res", 0 0, L_0x2e70580;  alias, 1 drivers
v0x2d0fc10_0 .net "xAorB", 0 0, L_0x2e70420;  1 drivers
v0x2d0fd60_0 .net "xAorBandCin", 0 0, L_0x2e709f0;  1 drivers
S_0x2d11440 .scope generate, "genblk1[25]" "genblk1[25]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d11600 .param/l "i" 0 4 165, +C4<011001>;
S_0x2d116c0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2d11440;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e72390/d .functor AND 1, L_0x2e74d50, L_0x2e49fa0, C4<1>, C4<1>;
L_0x2e72390 .delay 1 (40,40,40) L_0x2e72390/d;
L_0x2e71b70/d .functor NAND 1, L_0x2e74d50, L_0x2e49fa0, C4<1>, C4<1>;
L_0x2e71b70 .delay 1 (20,20,20) L_0x2e71b70/d;
L_0x2e6fef0/d .functor OR 1, L_0x2e74d50, L_0x2e49fa0, C4<0>, C4<0>;
L_0x2e6fef0 .delay 1 (40,40,40) L_0x2e6fef0/d;
L_0x2e72ba0/d .functor NOR 1, L_0x2e74d50, L_0x2e49fa0, C4<0>, C4<0>;
L_0x2e72ba0 .delay 1 (20,20,20) L_0x2e72ba0/d;
L_0x2e72c60/d .functor XOR 1, L_0x2e74d50, L_0x2e49fa0, C4<0>, C4<0>;
L_0x2e72c60 .delay 1 (40,40,40) L_0x2e72c60/d;
L_0x2e736c0/d .functor NOT 1, L_0x2e726a0, C4<0>, C4<0>, C4<0>;
L_0x2e736c0 .delay 1 (10,10,10) L_0x2e736c0/d;
L_0x2e73820/d .functor NOT 1, L_0x2e72740, C4<0>, C4<0>, C4<0>;
L_0x2e73820 .delay 1 (10,10,10) L_0x2e73820/d;
L_0x2e738e0/d .functor NOT 1, L_0x2e727e0, C4<0>, C4<0>, C4<0>;
L_0x2e738e0 .delay 1 (10,10,10) L_0x2e738e0/d;
L_0x2e73a90/d .functor AND 1, L_0x2e72fe0, L_0x2e736c0, L_0x2e73820, L_0x2e738e0;
L_0x2e73a90 .delay 1 (80,80,80) L_0x2e73a90/d;
L_0x2e73c40/d .functor AND 1, L_0x2e72fe0, L_0x2e726a0, L_0x2e73820, L_0x2e738e0;
L_0x2e73c40 .delay 1 (80,80,80) L_0x2e73c40/d;
L_0x2e73e50/d .functor AND 1, L_0x2e72c60, L_0x2e736c0, L_0x2e72740, L_0x2e738e0;
L_0x2e73e50 .delay 1 (80,80,80) L_0x2e73e50/d;
L_0x2e74030/d .functor AND 1, L_0x2e72fe0, L_0x2e726a0, L_0x2e72740, L_0x2e738e0;
L_0x2e74030 .delay 1 (80,80,80) L_0x2e74030/d;
L_0x2e74200/d .functor AND 1, L_0x2e72390, L_0x2e736c0, L_0x2e73820, L_0x2e727e0;
L_0x2e74200 .delay 1 (80,80,80) L_0x2e74200/d;
L_0x2e743e0/d .functor AND 1, L_0x2e71b70, L_0x2e726a0, L_0x2e73820, L_0x2e727e0;
L_0x2e743e0 .delay 1 (80,80,80) L_0x2e743e0/d;
L_0x2e74190/d .functor AND 1, L_0x2e72ba0, L_0x2e736c0, L_0x2e72740, L_0x2e727e0;
L_0x2e74190 .delay 1 (80,80,80) L_0x2e74190/d;
L_0x2e747c0/d .functor AND 1, L_0x2e6fef0, L_0x2e726a0, L_0x2e72740, L_0x2e727e0;
L_0x2e747c0 .delay 1 (80,80,80) L_0x2e747c0/d;
L_0x2e74960/0/0 .functor OR 1, L_0x2e73a90, L_0x2e73c40, L_0x2e73e50, L_0x2e74200;
L_0x2e74960/0/4 .functor OR 1, L_0x2e743e0, L_0x2e74190, L_0x2e747c0, L_0x2e74030;
L_0x2e74960/d .functor OR 1, L_0x2e74960/0/0, L_0x2e74960/0/4, C4<0>, C4<0>;
L_0x2e74960 .delay 1 (160,160,160) L_0x2e74960/d;
v0x2d125c0_0 .net "a", 0 0, L_0x2e74d50;  1 drivers
v0x2d12680_0 .net "addSub", 0 0, L_0x2e72fe0;  1 drivers
v0x2d12750_0 .net "andRes", 0 0, L_0x2e72390;  1 drivers
v0x2d12820_0 .net "b", 0 0, L_0x2e49fa0;  1 drivers
v0x2d128f0_0 .net "carryIn", 0 0, L_0x2e72600;  1 drivers
v0x2d12990_0 .net "carryOut", 0 0, L_0x2e734c0;  1 drivers
v0x2d12a60_0 .net "initialResult", 0 0, L_0x2e74960;  1 drivers
v0x2d12b00_0 .net "isAdd", 0 0, L_0x2e73a90;  1 drivers
v0x2d12ba0_0 .net "isAnd", 0 0, L_0x2e74200;  1 drivers
v0x2d12cd0_0 .net "isNand", 0 0, L_0x2e743e0;  1 drivers
v0x2d12d70_0 .net "isNor", 0 0, L_0x2e74190;  1 drivers
v0x2d12e10_0 .net "isOr", 0 0, L_0x2e747c0;  1 drivers
v0x2d12ed0_0 .net "isSLT", 0 0, L_0x2e74030;  1 drivers
v0x2d12f90_0 .net "isSub", 0 0, L_0x2e73c40;  1 drivers
v0x2d13050_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d130f0_0 .net "isXor", 0 0, L_0x2e73e50;  1 drivers
v0x2d131b0_0 .net "nandRes", 0 0, L_0x2e71b70;  1 drivers
v0x2d13360_0 .net "norRes", 0 0, L_0x2e72ba0;  1 drivers
v0x2d13400_0 .net "orRes", 0 0, L_0x2e6fef0;  1 drivers
v0x2d134a0_0 .net "s0", 0 0, L_0x2e726a0;  1 drivers
v0x2d13540_0 .net "s0inv", 0 0, L_0x2e736c0;  1 drivers
v0x2d13600_0 .net "s1", 0 0, L_0x2e72740;  1 drivers
v0x2d136c0_0 .net "s1inv", 0 0, L_0x2e73820;  1 drivers
v0x2d13780_0 .net "s2", 0 0, L_0x2e727e0;  1 drivers
v0x2d13840_0 .net "s2inv", 0 0, L_0x2e738e0;  1 drivers
v0x2d13900_0 .net "xorRes", 0 0, L_0x2e72c60;  1 drivers
S_0x2d119c0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2d116c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e72dc0/d .functor XOR 1, L_0x2e49fa0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e72dc0 .delay 1 (40,40,40) L_0x2e72dc0/d;
L_0x2e72e80/d .functor XOR 1, L_0x2e74d50, L_0x2e72dc0, C4<0>, C4<0>;
L_0x2e72e80 .delay 1 (40,40,40) L_0x2e72e80/d;
L_0x2e72fe0/d .functor XOR 1, L_0x2e72e80, L_0x2e72600, C4<0>, C4<0>;
L_0x2e72fe0 .delay 1 (40,40,40) L_0x2e72fe0/d;
L_0x2e731e0/d .functor AND 1, L_0x2e74d50, L_0x2e72dc0, C4<1>, C4<1>;
L_0x2e731e0 .delay 1 (40,40,40) L_0x2e731e0/d;
L_0x2e73450/d .functor AND 1, L_0x2e72e80, L_0x2e72600, C4<1>, C4<1>;
L_0x2e73450 .delay 1 (40,40,40) L_0x2e73450/d;
L_0x2e734c0/d .functor OR 1, L_0x2e731e0, L_0x2e73450, C4<0>, C4<0>;
L_0x2e734c0 .delay 1 (40,40,40) L_0x2e734c0/d;
v0x2d11c50_0 .net "AandB", 0 0, L_0x2e731e0;  1 drivers
v0x2d11d30_0 .net "BxorSub", 0 0, L_0x2e72dc0;  1 drivers
v0x2d11df0_0 .net "a", 0 0, L_0x2e74d50;  alias, 1 drivers
v0x2d11ec0_0 .net "b", 0 0, L_0x2e49fa0;  alias, 1 drivers
v0x2d11f80_0 .net "carryin", 0 0, L_0x2e72600;  alias, 1 drivers
v0x2d12090_0 .net "carryout", 0 0, L_0x2e734c0;  alias, 1 drivers
v0x2d12150_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d121f0_0 .net "res", 0 0, L_0x2e72fe0;  alias, 1 drivers
v0x2d122b0_0 .net "xAorB", 0 0, L_0x2e72e80;  1 drivers
v0x2d12400_0 .net "xAorBandCin", 0 0, L_0x2e73450;  1 drivers
S_0x2d13ae0 .scope generate, "genblk1[26]" "genblk1[26]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d13ca0 .param/l "i" 0 4 165, +C4<011010>;
S_0x2d13d60 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2d13ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e74df0/d .functor AND 1, L_0x2e779d0, L_0x2e77b30, C4<1>, C4<1>;
L_0x2e74df0 .delay 1 (40,40,40) L_0x2e74df0/d;
L_0x2e6ffb0/d .functor NAND 1, L_0x2e779d0, L_0x2e77b30, C4<1>, C4<1>;
L_0x2e6ffb0 .delay 1 (20,20,20) L_0x2e6ffb0/d;
L_0x2e745d0/d .functor OR 1, L_0x2e779d0, L_0x2e77b30, C4<0>, C4<0>;
L_0x2e745d0 .delay 1 (40,40,40) L_0x2e745d0/d;
L_0x2e729b0/d .functor NOR 1, L_0x2e779d0, L_0x2e77b30, C4<0>, C4<0>;
L_0x2e729b0 .delay 1 (20,20,20) L_0x2e729b0/d;
L_0x2e75890/d .functor XOR 1, L_0x2e779d0, L_0x2e77b30, C4<0>, C4<0>;
L_0x2e75890 .delay 1 (40,40,40) L_0x2e75890/d;
L_0x2e763e0/d .functor NOT 1, L_0x2e77e10, C4<0>, C4<0>, C4<0>;
L_0x2e763e0 .delay 1 (10,10,10) L_0x2e763e0/d;
L_0x2e76540/d .functor NOT 1, L_0x2e752c0, C4<0>, C4<0>, C4<0>;
L_0x2e76540 .delay 1 (10,10,10) L_0x2e76540/d;
L_0x2e765b0/d .functor NOT 1, L_0x2e75360, C4<0>, C4<0>, C4<0>;
L_0x2e765b0 .delay 1 (10,10,10) L_0x2e765b0/d;
L_0x2e76760/d .functor AND 1, L_0x2e75d00, L_0x2e763e0, L_0x2e76540, L_0x2e765b0;
L_0x2e76760 .delay 1 (80,80,80) L_0x2e76760/d;
L_0x2e76910/d .functor AND 1, L_0x2e75d00, L_0x2e77e10, L_0x2e76540, L_0x2e765b0;
L_0x2e76910 .delay 1 (80,80,80) L_0x2e76910/d;
L_0x2e76b20/d .functor AND 1, L_0x2e75890, L_0x2e763e0, L_0x2e752c0, L_0x2e765b0;
L_0x2e76b20 .delay 1 (80,80,80) L_0x2e76b20/d;
L_0x2e76d00/d .functor AND 1, L_0x2e75d00, L_0x2e77e10, L_0x2e752c0, L_0x2e765b0;
L_0x2e76d00 .delay 1 (80,80,80) L_0x2e76d00/d;
L_0x2e76ed0/d .functor AND 1, L_0x2e74df0, L_0x2e763e0, L_0x2e76540, L_0x2e75360;
L_0x2e76ed0 .delay 1 (80,80,80) L_0x2e76ed0/d;
L_0x2e770b0/d .functor AND 1, L_0x2e6ffb0, L_0x2e77e10, L_0x2e76540, L_0x2e75360;
L_0x2e770b0 .delay 1 (80,80,80) L_0x2e770b0/d;
L_0x2e76e60/d .functor AND 1, L_0x2e729b0, L_0x2e763e0, L_0x2e752c0, L_0x2e75360;
L_0x2e76e60 .delay 1 (80,80,80) L_0x2e76e60/d;
L_0x2e77440/d .functor AND 1, L_0x2e745d0, L_0x2e77e10, L_0x2e752c0, L_0x2e75360;
L_0x2e77440 .delay 1 (80,80,80) L_0x2e77440/d;
L_0x2e775e0/0/0 .functor OR 1, L_0x2e76760, L_0x2e76910, L_0x2e76b20, L_0x2e76ed0;
L_0x2e775e0/0/4 .functor OR 1, L_0x2e770b0, L_0x2e76e60, L_0x2e77440, L_0x2e76d00;
L_0x2e775e0/d .functor OR 1, L_0x2e775e0/0/0, L_0x2e775e0/0/4, C4<0>, C4<0>;
L_0x2e775e0 .delay 1 (160,160,160) L_0x2e775e0/d;
v0x2d14c60_0 .net "a", 0 0, L_0x2e779d0;  1 drivers
v0x2d14d20_0 .net "addSub", 0 0, L_0x2e75d00;  1 drivers
v0x2d14df0_0 .net "andRes", 0 0, L_0x2e74df0;  1 drivers
v0x2d14ec0_0 .net "b", 0 0, L_0x2e77b30;  1 drivers
v0x2d14f90_0 .net "carryIn", 0 0, L_0x2e77ce0;  1 drivers
v0x2d15030_0 .net "carryOut", 0 0, L_0x2e761e0;  1 drivers
v0x2d15100_0 .net "initialResult", 0 0, L_0x2e775e0;  1 drivers
v0x2d151a0_0 .net "isAdd", 0 0, L_0x2e76760;  1 drivers
v0x2d15240_0 .net "isAnd", 0 0, L_0x2e76ed0;  1 drivers
v0x2d15370_0 .net "isNand", 0 0, L_0x2e770b0;  1 drivers
v0x2d15410_0 .net "isNor", 0 0, L_0x2e76e60;  1 drivers
v0x2d154b0_0 .net "isOr", 0 0, L_0x2e77440;  1 drivers
v0x2d15570_0 .net "isSLT", 0 0, L_0x2e76d00;  1 drivers
v0x2d15630_0 .net "isSub", 0 0, L_0x2e76910;  1 drivers
v0x2d156f0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d15790_0 .net "isXor", 0 0, L_0x2e76b20;  1 drivers
v0x2d15850_0 .net "nandRes", 0 0, L_0x2e6ffb0;  1 drivers
v0x2d15a00_0 .net "norRes", 0 0, L_0x2e729b0;  1 drivers
v0x2d15aa0_0 .net "orRes", 0 0, L_0x2e745d0;  1 drivers
v0x2d15b40_0 .net "s0", 0 0, L_0x2e77e10;  1 drivers
v0x2d15be0_0 .net "s0inv", 0 0, L_0x2e763e0;  1 drivers
v0x2d15ca0_0 .net "s1", 0 0, L_0x2e752c0;  1 drivers
v0x2d15d60_0 .net "s1inv", 0 0, L_0x2e76540;  1 drivers
v0x2d15e20_0 .net "s2", 0 0, L_0x2e75360;  1 drivers
v0x2d15ee0_0 .net "s2inv", 0 0, L_0x2e765b0;  1 drivers
v0x2d15fa0_0 .net "xorRes", 0 0, L_0x2e75890;  1 drivers
S_0x2d14060 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2d13d60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e759f0/d .functor XOR 1, L_0x2e77b30, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e759f0 .delay 1 (40,40,40) L_0x2e759f0/d;
L_0x2e75b50/d .functor XOR 1, L_0x2e779d0, L_0x2e759f0, C4<0>, C4<0>;
L_0x2e75b50 .delay 1 (40,40,40) L_0x2e75b50/d;
L_0x2e75d00/d .functor XOR 1, L_0x2e75b50, L_0x2e77ce0, C4<0>, C4<0>;
L_0x2e75d00 .delay 1 (40,40,40) L_0x2e75d00/d;
L_0x2e75f00/d .functor AND 1, L_0x2e779d0, L_0x2e759f0, C4<1>, C4<1>;
L_0x2e75f00 .delay 1 (40,40,40) L_0x2e75f00/d;
L_0x2e76170/d .functor AND 1, L_0x2e75b50, L_0x2e77ce0, C4<1>, C4<1>;
L_0x2e76170 .delay 1 (40,40,40) L_0x2e76170/d;
L_0x2e761e0/d .functor OR 1, L_0x2e75f00, L_0x2e76170, C4<0>, C4<0>;
L_0x2e761e0 .delay 1 (40,40,40) L_0x2e761e0/d;
v0x2d142f0_0 .net "AandB", 0 0, L_0x2e75f00;  1 drivers
v0x2d143d0_0 .net "BxorSub", 0 0, L_0x2e759f0;  1 drivers
v0x2d14490_0 .net "a", 0 0, L_0x2e779d0;  alias, 1 drivers
v0x2d14560_0 .net "b", 0 0, L_0x2e77b30;  alias, 1 drivers
v0x2d14620_0 .net "carryin", 0 0, L_0x2e77ce0;  alias, 1 drivers
v0x2d14730_0 .net "carryout", 0 0, L_0x2e761e0;  alias, 1 drivers
v0x2d147f0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d14890_0 .net "res", 0 0, L_0x2e75d00;  alias, 1 drivers
v0x2d14950_0 .net "xAorB", 0 0, L_0x2e75b50;  1 drivers
v0x2d14aa0_0 .net "xAorBandCin", 0 0, L_0x2e76170;  1 drivers
S_0x2d16180 .scope generate, "genblk1[27]" "genblk1[27]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d16340 .param/l "i" 0 4 165, +C4<011011>;
S_0x2d16400 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2d16180;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e77a70/d .functor AND 1, L_0x2e7a450, L_0x2e7a5b0, C4<1>, C4<1>;
L_0x2e77a70 .delay 1 (40,40,40) L_0x2e77a70/d;
L_0x2e772a0/d .functor NAND 1, L_0x2e7a450, L_0x2e7a5b0, C4<1>, C4<1>;
L_0x2e772a0 .delay 1 (20,20,20) L_0x2e772a0/d;
L_0x2e754f0/d .functor OR 1, L_0x2e7a450, L_0x2e7a5b0, C4<0>, C4<0>;
L_0x2e754f0 .delay 1 (40,40,40) L_0x2e754f0/d;
L_0x2e75690/d .functor NOR 1, L_0x2e7a450, L_0x2e7a5b0, C4<0>, C4<0>;
L_0x2e75690 .delay 1 (20,20,20) L_0x2e75690/d;
L_0x2e783d0/d .functor XOR 1, L_0x2e7a450, L_0x2e7a5b0, C4<0>, C4<0>;
L_0x2e783d0 .delay 1 (40,40,40) L_0x2e783d0/d;
L_0x2e78e80/d .functor NOT 1, L_0x2e77f50, C4<0>, C4<0>, C4<0>;
L_0x2e78e80 .delay 1 (10,10,10) L_0x2e78e80/d;
L_0x2d179a0/d .functor NOT 1, L_0x2e77ff0, C4<0>, C4<0>, C4<0>;
L_0x2d179a0 .delay 1 (10,10,10) L_0x2d179a0/d;
L_0x2e79030/d .functor NOT 1, L_0x2e78090, C4<0>, C4<0>, C4<0>;
L_0x2e79030 .delay 1 (10,10,10) L_0x2e79030/d;
L_0x2e791e0/d .functor AND 1, L_0x2e787a0, L_0x2e78e80, L_0x2d179a0, L_0x2e79030;
L_0x2e791e0 .delay 1 (80,80,80) L_0x2e791e0/d;
L_0x2e79390/d .functor AND 1, L_0x2e787a0, L_0x2e77f50, L_0x2d179a0, L_0x2e79030;
L_0x2e79390 .delay 1 (80,80,80) L_0x2e79390/d;
L_0x2e795a0/d .functor AND 1, L_0x2e783d0, L_0x2e78e80, L_0x2e77ff0, L_0x2e79030;
L_0x2e795a0 .delay 1 (80,80,80) L_0x2e795a0/d;
L_0x2e79780/d .functor AND 1, L_0x2e787a0, L_0x2e77f50, L_0x2e77ff0, L_0x2e79030;
L_0x2e79780 .delay 1 (80,80,80) L_0x2e79780/d;
L_0x2e79950/d .functor AND 1, L_0x2e77a70, L_0x2e78e80, L_0x2d179a0, L_0x2e78090;
L_0x2e79950 .delay 1 (80,80,80) L_0x2e79950/d;
L_0x2e79b30/d .functor AND 1, L_0x2e772a0, L_0x2e77f50, L_0x2d179a0, L_0x2e78090;
L_0x2e79b30 .delay 1 (80,80,80) L_0x2e79b30/d;
L_0x2e798e0/d .functor AND 1, L_0x2e75690, L_0x2e78e80, L_0x2e77ff0, L_0x2e78090;
L_0x2e798e0 .delay 1 (80,80,80) L_0x2e798e0/d;
L_0x2e79ec0/d .functor AND 1, L_0x2e754f0, L_0x2e77f50, L_0x2e77ff0, L_0x2e78090;
L_0x2e79ec0 .delay 1 (80,80,80) L_0x2e79ec0/d;
L_0x2e7a060/0/0 .functor OR 1, L_0x2e791e0, L_0x2e79390, L_0x2e795a0, L_0x2e79950;
L_0x2e7a060/0/4 .functor OR 1, L_0x2e79b30, L_0x2e798e0, L_0x2e79ec0, L_0x2e79780;
L_0x2e7a060/d .functor OR 1, L_0x2e7a060/0/0, L_0x2e7a060/0/4, C4<0>, C4<0>;
L_0x2e7a060 .delay 1 (160,160,160) L_0x2e7a060/d;
v0x2d17300_0 .net "a", 0 0, L_0x2e7a450;  1 drivers
v0x2d173c0_0 .net "addSub", 0 0, L_0x2e787a0;  1 drivers
v0x2d17490_0 .net "andRes", 0 0, L_0x2e77a70;  1 drivers
v0x2d17560_0 .net "b", 0 0, L_0x2e7a5b0;  1 drivers
v0x2d17630_0 .net "carryIn", 0 0, L_0x2e77eb0;  1 drivers
v0x2d176d0_0 .net "carryOut", 0 0, L_0x2e78c80;  1 drivers
v0x2d177a0_0 .net "initialResult", 0 0, L_0x2e7a060;  1 drivers
v0x2d17840_0 .net "isAdd", 0 0, L_0x2e791e0;  1 drivers
v0x2d178e0_0 .net "isAnd", 0 0, L_0x2e79950;  1 drivers
v0x2d17a10_0 .net "isNand", 0 0, L_0x2e79b30;  1 drivers
v0x2d17ab0_0 .net "isNor", 0 0, L_0x2e798e0;  1 drivers
v0x2d17b50_0 .net "isOr", 0 0, L_0x2e79ec0;  1 drivers
v0x2d17c10_0 .net "isSLT", 0 0, L_0x2e79780;  1 drivers
v0x2d17cd0_0 .net "isSub", 0 0, L_0x2e79390;  1 drivers
v0x2d17d90_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d17e30_0 .net "isXor", 0 0, L_0x2e795a0;  1 drivers
v0x2d17ef0_0 .net "nandRes", 0 0, L_0x2e772a0;  1 drivers
v0x2d180a0_0 .net "norRes", 0 0, L_0x2e75690;  1 drivers
v0x2d18140_0 .net "orRes", 0 0, L_0x2e754f0;  1 drivers
v0x2d181e0_0 .net "s0", 0 0, L_0x2e77f50;  1 drivers
v0x2d18280_0 .net "s0inv", 0 0, L_0x2e78e80;  1 drivers
v0x2d18340_0 .net "s1", 0 0, L_0x2e77ff0;  1 drivers
v0x2d18400_0 .net "s1inv", 0 0, L_0x2d179a0;  1 drivers
v0x2d184c0_0 .net "s2", 0 0, L_0x2e78090;  1 drivers
v0x2d18580_0 .net "s2inv", 0 0, L_0x2e79030;  1 drivers
v0x2d18640_0 .net "xorRes", 0 0, L_0x2e783d0;  1 drivers
S_0x2d16700 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2d16400;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e78490/d .functor XOR 1, L_0x2e7a5b0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e78490 .delay 1 (40,40,40) L_0x2e78490/d;
L_0x2e785f0/d .functor XOR 1, L_0x2e7a450, L_0x2e78490, C4<0>, C4<0>;
L_0x2e785f0 .delay 1 (40,40,40) L_0x2e785f0/d;
L_0x2e787a0/d .functor XOR 1, L_0x2e785f0, L_0x2e77eb0, C4<0>, C4<0>;
L_0x2e787a0 .delay 1 (40,40,40) L_0x2e787a0/d;
L_0x2e789a0/d .functor AND 1, L_0x2e7a450, L_0x2e78490, C4<1>, C4<1>;
L_0x2e789a0 .delay 1 (40,40,40) L_0x2e789a0/d;
L_0x2e78c10/d .functor AND 1, L_0x2e785f0, L_0x2e77eb0, C4<1>, C4<1>;
L_0x2e78c10 .delay 1 (40,40,40) L_0x2e78c10/d;
L_0x2e78c80/d .functor OR 1, L_0x2e789a0, L_0x2e78c10, C4<0>, C4<0>;
L_0x2e78c80 .delay 1 (40,40,40) L_0x2e78c80/d;
v0x2d16990_0 .net "AandB", 0 0, L_0x2e789a0;  1 drivers
v0x2d16a70_0 .net "BxorSub", 0 0, L_0x2e78490;  1 drivers
v0x2d16b30_0 .net "a", 0 0, L_0x2e7a450;  alias, 1 drivers
v0x2d16c00_0 .net "b", 0 0, L_0x2e7a5b0;  alias, 1 drivers
v0x2d16cc0_0 .net "carryin", 0 0, L_0x2e77eb0;  alias, 1 drivers
v0x2d16dd0_0 .net "carryout", 0 0, L_0x2e78c80;  alias, 1 drivers
v0x2d16e90_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d16f30_0 .net "res", 0 0, L_0x2e787a0;  alias, 1 drivers
v0x2d16ff0_0 .net "xAorB", 0 0, L_0x2e785f0;  1 drivers
v0x2d17140_0 .net "xAorBandCin", 0 0, L_0x2e78c10;  1 drivers
S_0x2d18820 .scope generate, "genblk1[28]" "genblk1[28]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d189e0 .param/l "i" 0 4 165, +C4<011100>;
S_0x2d18aa0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2d18820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e7a4f0/d .functor AND 1, L_0x2e7ce60, L_0x2e7cfc0, C4<1>, C4<1>;
L_0x2e7a4f0 .delay 1 (40,40,40) L_0x2e7a4f0/d;
L_0x2e79d20/d .functor NAND 1, L_0x2e7ce60, L_0x2e7cfc0, C4<1>, C4<1>;
L_0x2e79d20 .delay 1 (20,20,20) L_0x2e79d20/d;
L_0x2e781d0/d .functor OR 1, L_0x2e7ce60, L_0x2e7cfc0, C4<0>, C4<0>;
L_0x2e781d0 .delay 1 (40,40,40) L_0x2e781d0/d;
L_0x2e7ad40/d .functor NOR 1, L_0x2e7ce60, L_0x2e7cfc0, C4<0>, C4<0>;
L_0x2e7ad40 .delay 1 (20,20,20) L_0x2e7ad40/d;
L_0x2e7ae00/d .functor XOR 1, L_0x2e7ce60, L_0x2e7cfc0, C4<0>, C4<0>;
L_0x2e7ae00 .delay 1 (40,40,40) L_0x2e7ae00/d;
L_0x2e7b890/d .functor NOT 1, L_0x2e7d2a0, C4<0>, C4<0>, C4<0>;
L_0x2e7b890 .delay 1 (10,10,10) L_0x2e7b890/d;
L_0x2d1a040/d .functor NOT 1, L_0x2e7a760, C4<0>, C4<0>, C4<0>;
L_0x2d1a040 .delay 1 (10,10,10) L_0x2d1a040/d;
L_0x2e7ba40/d .functor NOT 1, L_0x2e7a800, C4<0>, C4<0>, C4<0>;
L_0x2e7ba40 .delay 1 (10,10,10) L_0x2e7ba40/d;
L_0x2e7bbf0/d .functor AND 1, L_0x2e7b1d0, L_0x2e7b890, L_0x2d1a040, L_0x2e7ba40;
L_0x2e7bbf0 .delay 1 (80,80,80) L_0x2e7bbf0/d;
L_0x2e7bda0/d .functor AND 1, L_0x2e7b1d0, L_0x2e7d2a0, L_0x2d1a040, L_0x2e7ba40;
L_0x2e7bda0 .delay 1 (80,80,80) L_0x2e7bda0/d;
L_0x2e7bfb0/d .functor AND 1, L_0x2e7ae00, L_0x2e7b890, L_0x2e7a760, L_0x2e7ba40;
L_0x2e7bfb0 .delay 1 (80,80,80) L_0x2e7bfb0/d;
L_0x2e7c190/d .functor AND 1, L_0x2e7b1d0, L_0x2e7d2a0, L_0x2e7a760, L_0x2e7ba40;
L_0x2e7c190 .delay 1 (80,80,80) L_0x2e7c190/d;
L_0x2e7c360/d .functor AND 1, L_0x2e7a4f0, L_0x2e7b890, L_0x2d1a040, L_0x2e7a800;
L_0x2e7c360 .delay 1 (80,80,80) L_0x2e7c360/d;
L_0x2e7c540/d .functor AND 1, L_0x2e79d20, L_0x2e7d2a0, L_0x2d1a040, L_0x2e7a800;
L_0x2e7c540 .delay 1 (80,80,80) L_0x2e7c540/d;
L_0x2e7c2f0/d .functor AND 1, L_0x2e7ad40, L_0x2e7b890, L_0x2e7a760, L_0x2e7a800;
L_0x2e7c2f0 .delay 1 (80,80,80) L_0x2e7c2f0/d;
L_0x2e7c8d0/d .functor AND 1, L_0x2e781d0, L_0x2e7d2a0, L_0x2e7a760, L_0x2e7a800;
L_0x2e7c8d0 .delay 1 (80,80,80) L_0x2e7c8d0/d;
L_0x2e7ca70/0/0 .functor OR 1, L_0x2e7bbf0, L_0x2e7bda0, L_0x2e7bfb0, L_0x2e7c360;
L_0x2e7ca70/0/4 .functor OR 1, L_0x2e7c540, L_0x2e7c2f0, L_0x2e7c8d0, L_0x2e7c190;
L_0x2e7ca70/d .functor OR 1, L_0x2e7ca70/0/0, L_0x2e7ca70/0/4, C4<0>, C4<0>;
L_0x2e7ca70 .delay 1 (160,160,160) L_0x2e7ca70/d;
v0x2d199a0_0 .net "a", 0 0, L_0x2e7ce60;  1 drivers
v0x2d19a60_0 .net "addSub", 0 0, L_0x2e7b1d0;  1 drivers
v0x2d19b30_0 .net "andRes", 0 0, L_0x2e7a4f0;  1 drivers
v0x2d19c00_0 .net "b", 0 0, L_0x2e7cfc0;  1 drivers
v0x2d19cd0_0 .net "carryIn", 0 0, L_0x2e7d170;  1 drivers
v0x2d19d70_0 .net "carryOut", 0 0, L_0x2e7b690;  1 drivers
v0x2d19e40_0 .net "initialResult", 0 0, L_0x2e7ca70;  1 drivers
v0x2d19ee0_0 .net "isAdd", 0 0, L_0x2e7bbf0;  1 drivers
v0x2d19f80_0 .net "isAnd", 0 0, L_0x2e7c360;  1 drivers
v0x2d1a0b0_0 .net "isNand", 0 0, L_0x2e7c540;  1 drivers
v0x2d1a150_0 .net "isNor", 0 0, L_0x2e7c2f0;  1 drivers
v0x2d1a1f0_0 .net "isOr", 0 0, L_0x2e7c8d0;  1 drivers
v0x2d1a2b0_0 .net "isSLT", 0 0, L_0x2e7c190;  1 drivers
v0x2d1a370_0 .net "isSub", 0 0, L_0x2e7bda0;  1 drivers
v0x2d1a430_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d1a4d0_0 .net "isXor", 0 0, L_0x2e7bfb0;  1 drivers
v0x2d1a590_0 .net "nandRes", 0 0, L_0x2e79d20;  1 drivers
v0x2d1a740_0 .net "norRes", 0 0, L_0x2e7ad40;  1 drivers
v0x2d1a7e0_0 .net "orRes", 0 0, L_0x2e781d0;  1 drivers
v0x2d1a880_0 .net "s0", 0 0, L_0x2e7d2a0;  1 drivers
v0x2d1a920_0 .net "s0inv", 0 0, L_0x2e7b890;  1 drivers
v0x2d1a9e0_0 .net "s1", 0 0, L_0x2e7a760;  1 drivers
v0x2d1aaa0_0 .net "s1inv", 0 0, L_0x2d1a040;  1 drivers
v0x2d1ab60_0 .net "s2", 0 0, L_0x2e7a800;  1 drivers
v0x2d1ac20_0 .net "s2inv", 0 0, L_0x2e7ba40;  1 drivers
v0x2d1ace0_0 .net "xorRes", 0 0, L_0x2e7ae00;  1 drivers
S_0x2d18da0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2d18aa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e7af60/d .functor XOR 1, L_0x2e7cfc0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e7af60 .delay 1 (40,40,40) L_0x2e7af60/d;
L_0x2e7b020/d .functor XOR 1, L_0x2e7ce60, L_0x2e7af60, C4<0>, C4<0>;
L_0x2e7b020 .delay 1 (40,40,40) L_0x2e7b020/d;
L_0x2e7b1d0/d .functor XOR 1, L_0x2e7b020, L_0x2e7d170, C4<0>, C4<0>;
L_0x2e7b1d0 .delay 1 (40,40,40) L_0x2e7b1d0/d;
L_0x2e7b3d0/d .functor AND 1, L_0x2e7ce60, L_0x2e7af60, C4<1>, C4<1>;
L_0x2e7b3d0 .delay 1 (40,40,40) L_0x2e7b3d0/d;
L_0x2e78240/d .functor AND 1, L_0x2e7b020, L_0x2e7d170, C4<1>, C4<1>;
L_0x2e78240 .delay 1 (40,40,40) L_0x2e78240/d;
L_0x2e7b690/d .functor OR 1, L_0x2e7b3d0, L_0x2e78240, C4<0>, C4<0>;
L_0x2e7b690 .delay 1 (40,40,40) L_0x2e7b690/d;
v0x2d19030_0 .net "AandB", 0 0, L_0x2e7b3d0;  1 drivers
v0x2d19110_0 .net "BxorSub", 0 0, L_0x2e7af60;  1 drivers
v0x2d191d0_0 .net "a", 0 0, L_0x2e7ce60;  alias, 1 drivers
v0x2d192a0_0 .net "b", 0 0, L_0x2e7cfc0;  alias, 1 drivers
v0x2d19360_0 .net "carryin", 0 0, L_0x2e7d170;  alias, 1 drivers
v0x2d19470_0 .net "carryout", 0 0, L_0x2e7b690;  alias, 1 drivers
v0x2d19530_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d195d0_0 .net "res", 0 0, L_0x2e7b1d0;  alias, 1 drivers
v0x2d19690_0 .net "xAorB", 0 0, L_0x2e7b020;  1 drivers
v0x2d197e0_0 .net "xAorBandCin", 0 0, L_0x2e78240;  1 drivers
S_0x2d1aec0 .scope generate, "genblk1[29]" "genblk1[29]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d1b080 .param/l "i" 0 4 165, +C4<011101>;
S_0x2d1b140 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2d1aec0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e7cf00/d .functor AND 1, L_0x2e7f8f0, L_0x2e7fa50, C4<1>, C4<1>;
L_0x2e7cf00 .delay 1 (40,40,40) L_0x2e7cf00/d;
L_0x2e7c730/d .functor NAND 1, L_0x2e7f8f0, L_0x2e7fa50, C4<1>, C4<1>;
L_0x2e7c730 .delay 1 (20,20,20) L_0x2e7c730/d;
L_0x2e7a990/d .functor OR 1, L_0x2e7f8f0, L_0x2e7fa50, C4<0>, C4<0>;
L_0x2e7a990 .delay 1 (40,40,40) L_0x2e7a990/d;
L_0x2e7ab30/d .functor NOR 1, L_0x2e7f8f0, L_0x2e7fa50, C4<0>, C4<0>;
L_0x2e7ab30 .delay 1 (20,20,20) L_0x2e7ab30/d;
L_0x2e7d8c0/d .functor XOR 1, L_0x2e7f8f0, L_0x2e7fa50, C4<0>, C4<0>;
L_0x2e7d8c0 .delay 1 (40,40,40) L_0x2e7d8c0/d;
L_0x2e7e320/d .functor NOT 1, L_0x2e54db0, C4<0>, C4<0>, C4<0>;
L_0x2e7e320 .delay 1 (10,10,10) L_0x2e7e320/d;
L_0x2d1c6e0/d .functor NOT 1, L_0x2e54e50, C4<0>, C4<0>, C4<0>;
L_0x2d1c6e0 .delay 1 (10,10,10) L_0x2d1c6e0/d;
L_0x2e7e4d0/d .functor NOT 1, L_0x2e7d340, C4<0>, C4<0>, C4<0>;
L_0x2e7e4d0 .delay 1 (10,10,10) L_0x2e7e4d0/d;
L_0x2e7e680/d .functor AND 1, L_0x2e7dc40, L_0x2e7e320, L_0x2d1c6e0, L_0x2e7e4d0;
L_0x2e7e680 .delay 1 (80,80,80) L_0x2e7e680/d;
L_0x2e7e830/d .functor AND 1, L_0x2e7dc40, L_0x2e54db0, L_0x2d1c6e0, L_0x2e7e4d0;
L_0x2e7e830 .delay 1 (80,80,80) L_0x2e7e830/d;
L_0x2e7ea40/d .functor AND 1, L_0x2e7d8c0, L_0x2e7e320, L_0x2e54e50, L_0x2e7e4d0;
L_0x2e7ea40 .delay 1 (80,80,80) L_0x2e7ea40/d;
L_0x2e7ec20/d .functor AND 1, L_0x2e7dc40, L_0x2e54db0, L_0x2e54e50, L_0x2e7e4d0;
L_0x2e7ec20 .delay 1 (80,80,80) L_0x2e7ec20/d;
L_0x2e7edf0/d .functor AND 1, L_0x2e7cf00, L_0x2e7e320, L_0x2d1c6e0, L_0x2e7d340;
L_0x2e7edf0 .delay 1 (80,80,80) L_0x2e7edf0/d;
L_0x2e7efd0/d .functor AND 1, L_0x2e7c730, L_0x2e54db0, L_0x2d1c6e0, L_0x2e7d340;
L_0x2e7efd0 .delay 1 (80,80,80) L_0x2e7efd0/d;
L_0x2e7ed80/d .functor AND 1, L_0x2e7ab30, L_0x2e7e320, L_0x2e54e50, L_0x2e7d340;
L_0x2e7ed80 .delay 1 (80,80,80) L_0x2e7ed80/d;
L_0x2e7f360/d .functor AND 1, L_0x2e7a990, L_0x2e54db0, L_0x2e54e50, L_0x2e7d340;
L_0x2e7f360 .delay 1 (80,80,80) L_0x2e7f360/d;
L_0x2e7f500/0/0 .functor OR 1, L_0x2e7e680, L_0x2e7e830, L_0x2e7ea40, L_0x2e7edf0;
L_0x2e7f500/0/4 .functor OR 1, L_0x2e7efd0, L_0x2e7ed80, L_0x2e7f360, L_0x2e7ec20;
L_0x2e7f500/d .functor OR 1, L_0x2e7f500/0/0, L_0x2e7f500/0/4, C4<0>, C4<0>;
L_0x2e7f500 .delay 1 (160,160,160) L_0x2e7f500/d;
v0x2d1c040_0 .net "a", 0 0, L_0x2e7f8f0;  1 drivers
v0x2d1c100_0 .net "addSub", 0 0, L_0x2e7dc40;  1 drivers
v0x2d1c1d0_0 .net "andRes", 0 0, L_0x2e7cf00;  1 drivers
v0x2d1c2a0_0 .net "b", 0 0, L_0x2e7fa50;  1 drivers
v0x2d1c370_0 .net "carryIn", 0 0, L_0x2e54d10;  1 drivers
v0x2d1c410_0 .net "carryOut", 0 0, L_0x2e7e120;  1 drivers
v0x2d1c4e0_0 .net "initialResult", 0 0, L_0x2e7f500;  1 drivers
v0x2d1c580_0 .net "isAdd", 0 0, L_0x2e7e680;  1 drivers
v0x2d1c620_0 .net "isAnd", 0 0, L_0x2e7edf0;  1 drivers
v0x2d1c750_0 .net "isNand", 0 0, L_0x2e7efd0;  1 drivers
v0x2d1c7f0_0 .net "isNor", 0 0, L_0x2e7ed80;  1 drivers
v0x2d1c890_0 .net "isOr", 0 0, L_0x2e7f360;  1 drivers
v0x2d1c950_0 .net "isSLT", 0 0, L_0x2e7ec20;  1 drivers
v0x2d1ca10_0 .net "isSub", 0 0, L_0x2e7e830;  1 drivers
v0x2d1cad0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d1cb70_0 .net "isXor", 0 0, L_0x2e7ea40;  1 drivers
v0x2d1cc30_0 .net "nandRes", 0 0, L_0x2e7c730;  1 drivers
v0x2d1cde0_0 .net "norRes", 0 0, L_0x2e7ab30;  1 drivers
v0x2d1ce80_0 .net "orRes", 0 0, L_0x2e7a990;  1 drivers
v0x2d1cf20_0 .net "s0", 0 0, L_0x2e54db0;  1 drivers
v0x2d1cfc0_0 .net "s0inv", 0 0, L_0x2e7e320;  1 drivers
v0x2d1d080_0 .net "s1", 0 0, L_0x2e54e50;  1 drivers
v0x2d1d140_0 .net "s1inv", 0 0, L_0x2d1c6e0;  1 drivers
v0x2d1d200_0 .net "s2", 0 0, L_0x2e7d340;  1 drivers
v0x2d1d2c0_0 .net "s2inv", 0 0, L_0x2e7e4d0;  1 drivers
v0x2d1d380_0 .net "xorRes", 0 0, L_0x2e7d8c0;  1 drivers
S_0x2d1b440 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2d1b140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e7d930/d .functor XOR 1, L_0x2e7fa50, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e7d930 .delay 1 (40,40,40) L_0x2e7d930/d;
L_0x2e7da90/d .functor XOR 1, L_0x2e7f8f0, L_0x2e7d930, C4<0>, C4<0>;
L_0x2e7da90 .delay 1 (40,40,40) L_0x2e7da90/d;
L_0x2e7dc40/d .functor XOR 1, L_0x2e7da90, L_0x2e54d10, C4<0>, C4<0>;
L_0x2e7dc40 .delay 1 (40,40,40) L_0x2e7dc40/d;
L_0x2e7de40/d .functor AND 1, L_0x2e7f8f0, L_0x2e7d930, C4<1>, C4<1>;
L_0x2e7de40 .delay 1 (40,40,40) L_0x2e7de40/d;
L_0x2e7e0b0/d .functor AND 1, L_0x2e7da90, L_0x2e54d10, C4<1>, C4<1>;
L_0x2e7e0b0 .delay 1 (40,40,40) L_0x2e7e0b0/d;
L_0x2e7e120/d .functor OR 1, L_0x2e7de40, L_0x2e7e0b0, C4<0>, C4<0>;
L_0x2e7e120 .delay 1 (40,40,40) L_0x2e7e120/d;
v0x2d1b6d0_0 .net "AandB", 0 0, L_0x2e7de40;  1 drivers
v0x2d1b7b0_0 .net "BxorSub", 0 0, L_0x2e7d930;  1 drivers
v0x2d1b870_0 .net "a", 0 0, L_0x2e7f8f0;  alias, 1 drivers
v0x2d1b940_0 .net "b", 0 0, L_0x2e7fa50;  alias, 1 drivers
v0x2d1ba00_0 .net "carryin", 0 0, L_0x2e54d10;  alias, 1 drivers
v0x2d1bb10_0 .net "carryout", 0 0, L_0x2e7e120;  alias, 1 drivers
v0x2d1bbd0_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d1bc70_0 .net "res", 0 0, L_0x2e7dc40;  alias, 1 drivers
v0x2d1bd30_0 .net "xAorB", 0 0, L_0x2e7da90;  1 drivers
v0x2d1be80_0 .net "xAorBandCin", 0 0, L_0x2e7e0b0;  1 drivers
S_0x2d1d560 .scope generate, "genblk1[30]" "genblk1[30]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d1d720 .param/l "i" 0 4 165, +C4<011110>;
S_0x2d1d7e0 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2d1d560;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e7f990/d .functor AND 1, L_0x2e82530, L_0x2e82690, C4<1>, C4<1>;
L_0x2e7f990 .delay 1 (40,40,40) L_0x2e7f990/d;
L_0x2e7f1c0/d .functor NAND 1, L_0x2e82530, L_0x2e82690, C4<1>, C4<1>;
L_0x2e7f1c0 .delay 1 (20,20,20) L_0x2e7f1c0/d;
L_0x2e7d4d0/d .functor OR 1, L_0x2e82530, L_0x2e82690, C4<0>, C4<0>;
L_0x2e7d4d0 .delay 1 (40,40,40) L_0x2e7d4d0/d;
L_0x2e7d670/d .functor NOR 1, L_0x2e82530, L_0x2e82690, C4<0>, C4<0>;
L_0x2e7d670 .delay 1 (20,20,20) L_0x2e7d670/d;
L_0x2e7d820/d .functor XOR 1, L_0x2e82530, L_0x2e82690, C4<0>, C4<0>;
L_0x2e7d820 .delay 1 (40,40,40) L_0x2e7d820/d;
L_0x2e80f60/d .functor NOT 1, L_0x2e800b0, C4<0>, C4<0>, C4<0>;
L_0x2e80f60 .delay 1 (10,10,10) L_0x2e80f60/d;
L_0x2d1ed80/d .functor NOT 1, L_0x2e80150, C4<0>, C4<0>, C4<0>;
L_0x2d1ed80 .delay 1 (10,10,10) L_0x2d1ed80/d;
L_0x2e81110/d .functor NOT 1, L_0x2e801f0, C4<0>, C4<0>, C4<0>;
L_0x2e81110 .delay 1 (10,10,10) L_0x2e81110/d;
L_0x2e812c0/d .functor AND 1, L_0x2e80880, L_0x2e80f60, L_0x2d1ed80, L_0x2e81110;
L_0x2e812c0 .delay 1 (80,80,80) L_0x2e812c0/d;
L_0x2e81470/d .functor AND 1, L_0x2e80880, L_0x2e800b0, L_0x2d1ed80, L_0x2e81110;
L_0x2e81470 .delay 1 (80,80,80) L_0x2e81470/d;
L_0x2e81680/d .functor AND 1, L_0x2e7d820, L_0x2e80f60, L_0x2e80150, L_0x2e81110;
L_0x2e81680 .delay 1 (80,80,80) L_0x2e81680/d;
L_0x2e81860/d .functor AND 1, L_0x2e80880, L_0x2e800b0, L_0x2e80150, L_0x2e81110;
L_0x2e81860 .delay 1 (80,80,80) L_0x2e81860/d;
L_0x2e81a30/d .functor AND 1, L_0x2e7f990, L_0x2e80f60, L_0x2d1ed80, L_0x2e801f0;
L_0x2e81a30 .delay 1 (80,80,80) L_0x2e81a30/d;
L_0x2e81c10/d .functor AND 1, L_0x2e7f1c0, L_0x2e800b0, L_0x2d1ed80, L_0x2e801f0;
L_0x2e81c10 .delay 1 (80,80,80) L_0x2e81c10/d;
L_0x2e819c0/d .functor AND 1, L_0x2e7d670, L_0x2e80f60, L_0x2e80150, L_0x2e801f0;
L_0x2e819c0 .delay 1 (80,80,80) L_0x2e819c0/d;
L_0x2e81fa0/d .functor AND 1, L_0x2e7d4d0, L_0x2e800b0, L_0x2e80150, L_0x2e801f0;
L_0x2e81fa0 .delay 1 (80,80,80) L_0x2e81fa0/d;
L_0x2e82140/0/0 .functor OR 1, L_0x2e812c0, L_0x2e81470, L_0x2e81680, L_0x2e81a30;
L_0x2e82140/0/4 .functor OR 1, L_0x2e81c10, L_0x2e819c0, L_0x2e81fa0, L_0x2e81860;
L_0x2e82140/d .functor OR 1, L_0x2e82140/0/0, L_0x2e82140/0/4, C4<0>, C4<0>;
L_0x2e82140 .delay 1 (160,160,160) L_0x2e82140/d;
v0x2d1e6e0_0 .net "a", 0 0, L_0x2e82530;  1 drivers
v0x2d1e7a0_0 .net "addSub", 0 0, L_0x2e80880;  1 drivers
v0x2d1e870_0 .net "andRes", 0 0, L_0x2e7f990;  1 drivers
v0x2d1e940_0 .net "b", 0 0, L_0x2e82690;  1 drivers
v0x2d1ea10_0 .net "carryIn", 0 0, L_0x2e80010;  1 drivers
v0x2d1eab0_0 .net "carryOut", 0 0, L_0x2e80d60;  1 drivers
v0x2d1eb80_0 .net "initialResult", 0 0, L_0x2e82140;  1 drivers
v0x2d1ec20_0 .net "isAdd", 0 0, L_0x2e812c0;  1 drivers
v0x2d1ecc0_0 .net "isAnd", 0 0, L_0x2e81a30;  1 drivers
v0x2d1edf0_0 .net "isNand", 0 0, L_0x2e81c10;  1 drivers
v0x2d1ee90_0 .net "isNor", 0 0, L_0x2e819c0;  1 drivers
v0x2d1ef30_0 .net "isOr", 0 0, L_0x2e81fa0;  1 drivers
v0x2d1eff0_0 .net "isSLT", 0 0, L_0x2e81860;  1 drivers
v0x2d1f0b0_0 .net "isSub", 0 0, L_0x2e81470;  1 drivers
v0x2d1f170_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d1f210_0 .net "isXor", 0 0, L_0x2e81680;  1 drivers
v0x2d1f2d0_0 .net "nandRes", 0 0, L_0x2e7f1c0;  1 drivers
v0x2d1f480_0 .net "norRes", 0 0, L_0x2e7d670;  1 drivers
v0x2d1f520_0 .net "orRes", 0 0, L_0x2e7d4d0;  1 drivers
v0x2d1f5c0_0 .net "s0", 0 0, L_0x2e800b0;  1 drivers
v0x2d1f660_0 .net "s0inv", 0 0, L_0x2e80f60;  1 drivers
v0x2d1f720_0 .net "s1", 0 0, L_0x2e80150;  1 drivers
v0x2d1f7e0_0 .net "s1inv", 0 0, L_0x2d1ed80;  1 drivers
v0x2d1f8a0_0 .net "s2", 0 0, L_0x2e801f0;  1 drivers
v0x2d1f960_0 .net "s2inv", 0 0, L_0x2e81110;  1 drivers
v0x2d1fa20_0 .net "xorRes", 0 0, L_0x2e7d820;  1 drivers
S_0x2d1dae0 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2d1d7e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e80610/d .functor XOR 1, L_0x2e82690, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e80610 .delay 1 (40,40,40) L_0x2e80610/d;
L_0x2e80770/d .functor XOR 1, L_0x2e82530, L_0x2e80610, C4<0>, C4<0>;
L_0x2e80770 .delay 1 (40,40,40) L_0x2e80770/d;
L_0x2e80880/d .functor XOR 1, L_0x2e80770, L_0x2e80010, C4<0>, C4<0>;
L_0x2e80880 .delay 1 (40,40,40) L_0x2e80880/d;
L_0x2e80a80/d .functor AND 1, L_0x2e82530, L_0x2e80610, C4<1>, C4<1>;
L_0x2e80a80 .delay 1 (40,40,40) L_0x2e80a80/d;
L_0x2e80cf0/d .functor AND 1, L_0x2e80770, L_0x2e80010, C4<1>, C4<1>;
L_0x2e80cf0 .delay 1 (40,40,40) L_0x2e80cf0/d;
L_0x2e80d60/d .functor OR 1, L_0x2e80a80, L_0x2e80cf0, C4<0>, C4<0>;
L_0x2e80d60 .delay 1 (40,40,40) L_0x2e80d60/d;
v0x2d1dd70_0 .net "AandB", 0 0, L_0x2e80a80;  1 drivers
v0x2d1de50_0 .net "BxorSub", 0 0, L_0x2e80610;  1 drivers
v0x2d1df10_0 .net "a", 0 0, L_0x2e82530;  alias, 1 drivers
v0x2d1dfe0_0 .net "b", 0 0, L_0x2e82690;  alias, 1 drivers
v0x2d1e0a0_0 .net "carryin", 0 0, L_0x2e80010;  alias, 1 drivers
v0x2d1e1b0_0 .net "carryout", 0 0, L_0x2e80d60;  alias, 1 drivers
v0x2d1e270_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d1e310_0 .net "res", 0 0, L_0x2e80880;  alias, 1 drivers
v0x2d1e3d0_0 .net "xAorB", 0 0, L_0x2e80770;  1 drivers
v0x2d1e520_0 .net "xAorBandCin", 0 0, L_0x2e80cf0;  1 drivers
S_0x2d1fc00 .scope generate, "genblk1[31]" "genblk1[31]" 4 165, 4 165 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d1fdc0 .param/l "i" 0 4 165, +C4<011111>;
S_0x2d1fe80 .scope module, "aluBitSlice" "aluBitSlice" 4 168, 4 60 0, S_0x2d1fc00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "carryOut"
    .port_info 1 /OUTPUT 1 "initialResult"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryIn"
    .port_info 5 /INPUT 1 "isSubtract"
    .port_info 6 /INPUT 1 "s0"
    .port_info 7 /INPUT 1 "s1"
    .port_info 8 /INPUT 1 "s2"
L_0x2e825d0/d .functor AND 1, L_0x2e85bd0, L_0x2e82840, C4<1>, C4<1>;
L_0x2e825d0 .delay 1 (40,40,40) L_0x2e825d0/d;
L_0x2e81e00/d .functor NAND 1, L_0x2e85bd0, L_0x2e82840, C4<1>, C4<1>;
L_0x2e81e00 .delay 1 (20,20,20) L_0x2e81e00/d;
L_0x2e803d0/d .functor OR 1, L_0x2e85bd0, L_0x2e82840, C4<0>, C4<0>;
L_0x2e803d0 .delay 1 (40,40,40) L_0x2e803d0/d;
L_0x2e82e20/d .functor NOR 1, L_0x2e85bd0, L_0x2e82840, C4<0>, C4<0>;
L_0x2e82e20 .delay 1 (20,20,20) L_0x2e82e20/d;
L_0x2e82ee0/d .functor XOR 1, L_0x2e85bd0, L_0x2e82840, C4<0>, C4<0>;
L_0x2e82ee0 .delay 1 (40,40,40) L_0x2e82ee0/d;
L_0x2e83990/d .functor NOT 1, L_0x2e578d0, C4<0>, C4<0>, C4<0>;
L_0x2e83990 .delay 1 (10,10,10) L_0x2e83990/d;
L_0x2d21420/d .functor NOT 1, L_0x2e57970, C4<0>, C4<0>, C4<0>;
L_0x2d21420 .delay 1 (10,10,10) L_0x2d21420/d;
L_0x2e83b40/d .functor NOT 1, L_0x2e57a10, C4<0>, C4<0>, C4<0>;
L_0x2e83b40 .delay 1 (10,10,10) L_0x2e83b40/d;
L_0x2e83cf0/d .functor AND 1, L_0x2e832b0, L_0x2e83990, L_0x2d21420, L_0x2e83b40;
L_0x2e83cf0 .delay 1 (80,80,80) L_0x2e83cf0/d;
L_0x2e83ef0/d .functor AND 1, L_0x2e832b0, L_0x2e578d0, L_0x2d21420, L_0x2e83b40;
L_0x2e83ef0 .delay 1 (80,80,80) L_0x2e83ef0/d;
L_0x2e84100/d .functor AND 1, L_0x2e82ee0, L_0x2e83990, L_0x2e57970, L_0x2e83b40;
L_0x2e84100 .delay 1 (80,80,80) L_0x2e84100/d;
L_0x2e842e0/d .functor AND 1, L_0x2e832b0, L_0x2e578d0, L_0x2e57970, L_0x2e83b40;
L_0x2e842e0 .delay 1 (80,80,80) L_0x2e842e0/d;
L_0x2e844b0/d .functor AND 1, L_0x2e825d0, L_0x2e83990, L_0x2d21420, L_0x2e57a10;
L_0x2e844b0 .delay 1 (80,80,80) L_0x2e844b0/d;
L_0x2e84690/d .functor AND 1, L_0x2e81e00, L_0x2e578d0, L_0x2d21420, L_0x2e57a10;
L_0x2e84690 .delay 1 (80,80,80) L_0x2e84690/d;
L_0x2e84440/d .functor AND 1, L_0x2e82e20, L_0x2e83990, L_0x2e57970, L_0x2e57a10;
L_0x2e84440 .delay 1 (80,80,80) L_0x2e84440/d;
L_0x2e84a20/d .functor AND 1, L_0x2e803d0, L_0x2e578d0, L_0x2e57970, L_0x2e57a10;
L_0x2e84a20 .delay 1 (80,80,80) L_0x2e84a20/d;
L_0x2e84bc0/0/0 .functor OR 1, L_0x2e83cf0, L_0x2e83ef0, L_0x2e84100, L_0x2e844b0;
L_0x2e84bc0/0/4 .functor OR 1, L_0x2e84690, L_0x2e84440, L_0x2e84a20, L_0x2e842e0;
L_0x2e84bc0/d .functor OR 1, L_0x2e84bc0/0/0, L_0x2e84bc0/0/4, C4<0>, C4<0>;
L_0x2e84bc0 .delay 1 (160,160,160) L_0x2e84bc0/d;
v0x2d20d80_0 .net "a", 0 0, L_0x2e85bd0;  1 drivers
v0x2d20e40_0 .net "addSub", 0 0, L_0x2e832b0;  1 drivers
v0x2d20f10_0 .net "andRes", 0 0, L_0x2e825d0;  1 drivers
v0x2d20fe0_0 .net "b", 0 0, L_0x2e82840;  1 drivers
v0x2d210b0_0 .net "carryIn", 0 0, L_0x2e804e0;  1 drivers
v0x2d21150_0 .net "carryOut", 0 0, L_0x2e83790;  1 drivers
v0x2d21220_0 .net "initialResult", 0 0, L_0x2e84bc0;  1 drivers
v0x2d212c0_0 .net "isAdd", 0 0, L_0x2e83cf0;  1 drivers
v0x2d21360_0 .net "isAnd", 0 0, L_0x2e844b0;  1 drivers
v0x2d21490_0 .net "isNand", 0 0, L_0x2e84690;  1 drivers
v0x2d21530_0 .net "isNor", 0 0, L_0x2e84440;  1 drivers
v0x2d215d0_0 .net "isOr", 0 0, L_0x2e84a20;  1 drivers
v0x2d21690_0 .net "isSLT", 0 0, L_0x2e842e0;  1 drivers
v0x2d21750_0 .net "isSub", 0 0, L_0x2e83ef0;  1 drivers
v0x2d21810_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d218b0_0 .net "isXor", 0 0, L_0x2e84100;  1 drivers
v0x2d21970_0 .net "nandRes", 0 0, L_0x2e81e00;  1 drivers
v0x2d21b20_0 .net "norRes", 0 0, L_0x2e82e20;  1 drivers
v0x2d21bc0_0 .net "orRes", 0 0, L_0x2e803d0;  1 drivers
v0x2d21c60_0 .net "s0", 0 0, L_0x2e578d0;  1 drivers
v0x2d21d00_0 .net "s0inv", 0 0, L_0x2e83990;  1 drivers
v0x2d21dc0_0 .net "s1", 0 0, L_0x2e57970;  1 drivers
v0x2d21e80_0 .net "s1inv", 0 0, L_0x2d21420;  1 drivers
v0x2d21f40_0 .net "s2", 0 0, L_0x2e57a10;  1 drivers
v0x2d22000_0 .net "s2inv", 0 0, L_0x2e83b40;  1 drivers
v0x2d220c0_0 .net "xorRes", 0 0, L_0x2e82ee0;  1 drivers
S_0x2d20180 .scope module, "adder" "AdderAndSubtractor" 4 104, 4 39 0, S_0x2d1fe80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "res"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "isSubtract"
    .port_info 5 /INPUT 1 "carryin"
L_0x2e83040/d .functor XOR 1, L_0x2e82840, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e83040 .delay 1 (40,40,40) L_0x2e83040/d;
L_0x2e83100/d .functor XOR 1, L_0x2e85bd0, L_0x2e83040, C4<0>, C4<0>;
L_0x2e83100 .delay 1 (40,40,40) L_0x2e83100/d;
L_0x2e832b0/d .functor XOR 1, L_0x2e83100, L_0x2e804e0, C4<0>, C4<0>;
L_0x2e832b0 .delay 1 (40,40,40) L_0x2e832b0/d;
L_0x2e834b0/d .functor AND 1, L_0x2e85bd0, L_0x2e83040, C4<1>, C4<1>;
L_0x2e834b0 .delay 1 (40,40,40) L_0x2e834b0/d;
L_0x2e83720/d .functor AND 1, L_0x2e83100, L_0x2e804e0, C4<1>, C4<1>;
L_0x2e83720 .delay 1 (40,40,40) L_0x2e83720/d;
L_0x2e83790/d .functor OR 1, L_0x2e834b0, L_0x2e83720, C4<0>, C4<0>;
L_0x2e83790 .delay 1 (40,40,40) L_0x2e83790/d;
v0x2d20410_0 .net "AandB", 0 0, L_0x2e834b0;  1 drivers
v0x2d204f0_0 .net "BxorSub", 0 0, L_0x2e83040;  1 drivers
v0x2d205b0_0 .net "a", 0 0, L_0x2e85bd0;  alias, 1 drivers
v0x2d20680_0 .net "b", 0 0, L_0x2e82840;  alias, 1 drivers
v0x2d20740_0 .net "carryin", 0 0, L_0x2e804e0;  alias, 1 drivers
v0x2d20850_0 .net "carryout", 0 0, L_0x2e83790;  alias, 1 drivers
v0x2d20910_0 .net "isSubtract", 0 0, L_0x2e887b0;  alias, 1 drivers
v0x2d209b0_0 .net "res", 0 0, L_0x2e832b0;  alias, 1 drivers
v0x2d20a70_0 .net "xAorB", 0 0, L_0x2e83100;  1 drivers
v0x2d20bc0_0 .net "xAorBandCin", 0 0, L_0x2e83720;  1 drivers
S_0x2d222a0 .scope generate, "genblk2[0]" "genblk2[0]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2cdb7a0 .param/l "j" 0 4 207, +C4<00>;
L_0x2e84880/d .functor AND 1, L_0x2e82a80, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e84880 .delay 1 (40,40,40) L_0x2e84880/d;
v0x2d22670_0 .net *"_s1", 0 0, L_0x2e82a80;  1 drivers
S_0x2d22710 .scope generate, "genblk2[1]" "genblk2[1]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d22920 .param/l "j" 0 4 207, +C4<01>;
L_0x2e82bc0/d .functor AND 1, L_0x2e82cd0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e82bc0 .delay 1 (40,40,40) L_0x2e82bc0/d;
v0x2d229e0_0 .net *"_s1", 0 0, L_0x2e82cd0;  1 drivers
S_0x2d22ac0 .scope generate, "genblk2[2]" "genblk2[2]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d22cd0 .param/l "j" 0 4 207, +C4<010>;
L_0x2e85cc0/d .functor AND 1, L_0x2e85d80, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e85cc0 .delay 1 (40,40,40) L_0x2e85cc0/d;
v0x2d22d90_0 .net *"_s1", 0 0, L_0x2e85d80;  1 drivers
S_0x2d22e70 .scope generate, "genblk2[3]" "genblk2[3]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d23080 .param/l "j" 0 4 207, +C4<011>;
L_0x2e85e20/d .functor AND 1, L_0x2e86000, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e85e20 .delay 1 (40,40,40) L_0x2e85e20/d;
v0x2d23140_0 .net *"_s1", 0 0, L_0x2e86000;  1 drivers
S_0x2d23220 .scope generate, "genblk2[4]" "genblk2[4]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d23430 .param/l "j" 0 4 207, +C4<0100>;
L_0x2e860f0/d .functor AND 1, L_0x2e86ca0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e860f0 .delay 1 (40,40,40) L_0x2e860f0/d;
v0x2d234f0_0 .net *"_s1", 0 0, L_0x2e86ca0;  1 drivers
S_0x2d235d0 .scope generate, "genblk2[5]" "genblk2[5]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d237e0 .param/l "j" 0 4 207, +C4<0101>;
L_0x2e86670/d .functor AND 1, L_0x2e86730, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e86670 .delay 1 (40,40,40) L_0x2e86670/d;
v0x2d238a0_0 .net *"_s1", 0 0, L_0x2e86730;  1 drivers
S_0x2d23980 .scope generate, "genblk2[6]" "genblk2[6]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d23b90 .param/l "j" 0 4 207, +C4<0110>;
L_0x2e86890/d .functor AND 1, L_0x2e86950, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e86890 .delay 1 (40,40,40) L_0x2e86890/d;
v0x2d23c50_0 .net *"_s1", 0 0, L_0x2e86950;  1 drivers
S_0x2d23d30 .scope generate, "genblk2[7]" "genblk2[7]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d23f40 .param/l "j" 0 4 207, +C4<0111>;
L_0x2e85ee0/d .functor AND 1, L_0x2e86bc0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e85ee0 .delay 1 (40,40,40) L_0x2e85ee0/d;
v0x2d24000_0 .net *"_s1", 0 0, L_0x2e86bc0;  1 drivers
S_0x2d240e0 .scope generate, "genblk2[8]" "genblk2[8]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d242f0 .param/l "j" 0 4 207, +C4<01000>;
L_0x2e874f0/d .functor AND 1, L_0x2e875b0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e874f0 .delay 1 (40,40,40) L_0x2e874f0/d;
v0x2d243b0_0 .net *"_s1", 0 0, L_0x2e875b0;  1 drivers
S_0x2d24490 .scope generate, "genblk2[9]" "genblk2[9]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d246a0 .param/l "j" 0 4 207, +C4<01001>;
L_0x2e86d40/d .functor AND 1, L_0x2e86e00, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e86d40 .delay 1 (40,40,40) L_0x2e86d40/d;
v0x2d24760_0 .net *"_s1", 0 0, L_0x2e86e00;  1 drivers
S_0x2d24840 .scope generate, "genblk2[10]" "genblk2[10]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d24a50 .param/l "j" 0 4 207, +C4<01010>;
L_0x2e86f60/d .functor AND 1, L_0x2e87020, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e86f60 .delay 1 (40,40,40) L_0x2e86f60/d;
v0x2d24b10_0 .net *"_s1", 0 0, L_0x2e87020;  1 drivers
S_0x2d24bf0 .scope generate, "genblk2[11]" "genblk2[11]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d24e00 .param/l "j" 0 4 207, +C4<01011>;
L_0x2e87180/d .functor AND 1, L_0x2e87240, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e87180 .delay 1 (40,40,40) L_0x2e87180/d;
v0x2d24ec0_0 .net *"_s1", 0 0, L_0x2e87240;  1 drivers
S_0x2d24fa0 .scope generate, "genblk2[12]" "genblk2[12]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d251b0 .param/l "j" 0 4 207, +C4<01100>;
L_0x2e87dd0/d .functor AND 1, L_0x2e87e40, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e87dd0 .delay 1 (40,40,40) L_0x2e87dd0/d;
v0x2d25270_0 .net *"_s1", 0 0, L_0x2e87e40;  1 drivers
S_0x2d25350 .scope generate, "genblk2[13]" "genblk2[13]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d25560 .param/l "j" 0 4 207, +C4<01101>;
L_0x2e87710/d .functor AND 1, L_0x2e877d0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e87710 .delay 1 (40,40,40) L_0x2e87710/d;
v0x2d25620_0 .net *"_s1", 0 0, L_0x2e877d0;  1 drivers
S_0x2d25700 .scope generate, "genblk2[14]" "genblk2[14]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d25910 .param/l "j" 0 4 207, +C4<01110>;
L_0x2e87930/d .functor AND 1, L_0x2e879f0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e87930 .delay 1 (40,40,40) L_0x2e87930/d;
v0x2d259d0_0 .net *"_s1", 0 0, L_0x2e879f0;  1 drivers
S_0x2d25ab0 .scope generate, "genblk2[15]" "genblk2[15]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d25cc0 .param/l "j" 0 4 207, +C4<01111>;
L_0x2e86ab0/d .functor AND 1, L_0x2e87390, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e86ab0 .delay 1 (40,40,40) L_0x2e86ab0/d;
v0x2d25d80_0 .net *"_s1", 0 0, L_0x2e87390;  1 drivers
S_0x2d25e60 .scope generate, "genblk2[16]" "genblk2[16]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d26070 .param/l "j" 0 4 207, +C4<010000>;
L_0x2e88840/d .functor AND 1, L_0x2e88900, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e88840 .delay 1 (40,40,40) L_0x2e88840/d;
v0x2d26130_0 .net *"_s1", 0 0, L_0x2e88900;  1 drivers
S_0x2d26210 .scope generate, "genblk2[17]" "genblk2[17]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d26420 .param/l "j" 0 4 207, +C4<010001>;
L_0x2e87fa0/d .functor AND 1, L_0x2e88060, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e87fa0 .delay 1 (40,40,40) L_0x2e87fa0/d;
v0x2d264e0_0 .net *"_s1", 0 0, L_0x2e88060;  1 drivers
S_0x2d265c0 .scope generate, "genblk2[18]" "genblk2[18]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d267d0 .param/l "j" 0 4 207, +C4<010010>;
L_0x2e881c0/d .functor AND 1, L_0x2e88280, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e881c0 .delay 1 (40,40,40) L_0x2e881c0/d;
v0x2d26890_0 .net *"_s1", 0 0, L_0x2e88280;  1 drivers
S_0x2d26970 .scope generate, "genblk2[19]" "genblk2[19]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d26b80 .param/l "j" 0 4 207, +C4<010011>;
L_0x2e883e0/d .functor AND 1, L_0x2e884a0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e883e0 .delay 1 (40,40,40) L_0x2e883e0/d;
v0x2d26c40_0 .net *"_s1", 0 0, L_0x2e884a0;  1 drivers
S_0x2d26d20 .scope generate, "genblk2[20]" "genblk2[20]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d26f30 .param/l "j" 0 4 207, +C4<010100>;
L_0x2e89110/d .functor AND 1, L_0x2e891d0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e89110 .delay 1 (40,40,40) L_0x2e89110/d;
v0x2d26ff0_0 .net *"_s1", 0 0, L_0x2e891d0;  1 drivers
S_0x2d270d0 .scope generate, "genblk2[21]" "genblk2[21]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d272e0 .param/l "j" 0 4 207, +C4<010101>;
L_0x2e88a60/d .functor AND 1, L_0x2e88b20, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e88a60 .delay 1 (40,40,40) L_0x2e88a60/d;
v0x2d273a0_0 .net *"_s1", 0 0, L_0x2e88b20;  1 drivers
S_0x2d27480 .scope generate, "genblk2[22]" "genblk2[22]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d27690 .param/l "j" 0 4 207, +C4<010110>;
L_0x2e88c80/d .functor AND 1, L_0x2e88d40, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e88c80 .delay 1 (40,40,40) L_0x2e88c80/d;
v0x2d27750_0 .net *"_s1", 0 0, L_0x2e88d40;  1 drivers
S_0x2d27830 .scope generate, "genblk2[23]" "genblk2[23]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d27a40 .param/l "j" 0 4 207, +C4<010111>;
L_0x2e88ea0/d .functor AND 1, L_0x2e88f60, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e88ea0 .delay 1 (40,40,40) L_0x2e88ea0/d;
v0x2d27b00_0 .net *"_s1", 0 0, L_0x2e88f60;  1 drivers
S_0x2d27be0 .scope generate, "genblk2[24]" "genblk2[24]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d27df0 .param/l "j" 0 4 207, +C4<011000>;
L_0x2e89000/d .functor AND 1, L_0x2e89a50, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e89000 .delay 1 (40,40,40) L_0x2e89000/d;
v0x2d27eb0_0 .net *"_s1", 0 0, L_0x2e89a50;  1 drivers
S_0x2d27f90 .scope generate, "genblk2[25]" "genblk2[25]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d281a0 .param/l "j" 0 4 207, +C4<011001>;
L_0x2e89330/d .functor AND 1, L_0x2e893f0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e89330 .delay 1 (40,40,40) L_0x2e89330/d;
v0x2d28260_0 .net *"_s1", 0 0, L_0x2e893f0;  1 drivers
S_0x2d28340 .scope generate, "genblk2[26]" "genblk2[26]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d28550 .param/l "j" 0 4 207, +C4<011010>;
L_0x2e89550/d .functor AND 1, L_0x2e89610, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e89550 .delay 1 (40,40,40) L_0x2e89550/d;
v0x2d28610_0 .net *"_s1", 0 0, L_0x2e89610;  1 drivers
S_0x2d286f0 .scope generate, "genblk2[27]" "genblk2[27]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d28900 .param/l "j" 0 4 207, +C4<011011>;
L_0x2e89770/d .functor AND 1, L_0x2e89830, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e89770 .delay 1 (40,40,40) L_0x2e89770/d;
v0x2d289c0_0 .net *"_s1", 0 0, L_0x2e89830;  1 drivers
S_0x2d28aa0 .scope generate, "genblk2[28]" "genblk2[28]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d28cb0 .param/l "j" 0 4 207, +C4<011100>;
L_0x2e898d0/d .functor AND 1, L_0x2e8a2f0, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e898d0 .delay 1 (40,40,40) L_0x2e898d0/d;
v0x2d28d70_0 .net *"_s1", 0 0, L_0x2e8a2f0;  1 drivers
S_0x2d28e50 .scope generate, "genblk2[29]" "genblk2[29]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d29060 .param/l "j" 0 4 207, +C4<011101>;
L_0x2e89bb0/d .functor AND 1, L_0x2e89c70, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e89bb0 .delay 1 (40,40,40) L_0x2e89bb0/d;
v0x2d29120_0 .net *"_s1", 0 0, L_0x2e89c70;  1 drivers
S_0x2d29200 .scope generate, "genblk2[30]" "genblk2[30]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d29410 .param/l "j" 0 4 207, +C4<011110>;
L_0x2e89dd0/d .functor AND 1, L_0x2e89e90, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e89dd0 .delay 1 (40,40,40) L_0x2e89dd0/d;
v0x2d294d0_0 .net *"_s1", 0 0, L_0x2e89e90;  1 drivers
S_0x2d295b0 .scope generate, "genblk2[31]" "genblk2[31]" 4 207, 4 207 0, S_0x2cb45f0;
 .timescale 0 0;
P_0x2d297c0 .param/l "j" 0 4 207, +C4<011111>;
L_0x2e8b670/d .functor AND 1, L_0x2e88650, L_0x2e8db30, C4<1>, C4<1>;
L_0x2e8b670 .delay 1 (40,40,40) L_0x2e8b670/d;
v0x2d29880_0 .net *"_s1", 0 0, L_0x2e88650;  1 drivers
S_0x2d29960 .scope module, "overflowCalc" "didOverflow" 4 184, 4 12 0, S_0x2cb45f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "overflow"
    .port_info 1 /INPUT 1 "a"
    .port_info 2 /INPUT 1 "b"
    .port_info 3 /INPUT 1 "s"
    .port_info 4 /INPUT 1 "sub"
L_0x2e8bc30/d .functor XOR 1, L_0x2e8c3d0, L_0x2e887b0, C4<0>, C4<0>;
L_0x2e8bc30 .delay 1 (40,40,40) L_0x2e8bc30/d;
L_0x2e8bcf0/d .functor NOT 1, L_0x2e8d1c0, C4<0>, C4<0>, C4<0>;
L_0x2e8bcf0 .delay 1 (10,10,10) L_0x2e8bcf0/d;
L_0x2e8be50/d .functor NOT 1, L_0x2e8bc30, C4<0>, C4<0>, C4<0>;
L_0x2e8be50 .delay 1 (10,10,10) L_0x2e8be50/d;
L_0x2e8bf60/d .functor NOT 1, L_0x2e8c4c0, C4<0>, C4<0>, C4<0>;
L_0x2e8bf60 .delay 1 (10,10,10) L_0x2e8bf60/d;
L_0x2e8c0c0/d .functor AND 1, L_0x2e8d1c0, L_0x2e8bc30, C4<1>, C4<1>;
L_0x2e8c0c0 .delay 1 (40,40,40) L_0x2e8c0c0/d;
L_0x2e8cb10/d .functor AND 1, L_0x2e8bcf0, L_0x2e8be50, C4<1>, C4<1>;
L_0x2e8cb10 .delay 1 (40,40,40) L_0x2e8cb10/d;
L_0x2e8cc20/d .functor AND 1, L_0x2e8c0c0, L_0x2e8bf60, C4<1>, C4<1>;
L_0x2e8cc20 .delay 1 (40,40,40) L_0x2e8cc20/d;
L_0x2e8cdd0/d .functor AND 1, L_0x2e8cb10, L_0x2e8c4c0, C4<1>, C4<1>;
L_0x2e8cdd0 .delay 1 (40,40,40) L_0x2e8cdd0/d;
L_0x2e8cfd0/d .functor OR 1, L_0x2e8cc20, L_0x2e8cdd0, C4<0>, C4<0>;
L_0x2e8cfd0 .delay 1 (40,40,40) L_0x2e8cfd0/d;
v0x2d224e0_0 .net "BxorSub", 0 0, L_0x2e8bc30;  1 drivers
v0x2d225c0_0 .net "a", 0 0, L_0x2e8d1c0;  1 drivers
v0x2d29f60_0 .net "aAndB", 0 0, L_0x2e8c0c0;  1 drivers
v0x2d2a030_0 .net "b", 0 0, L_0x2e8c3d0;  1 drivers
v0x2d2a0f0_0 .net "negToPos", 0 0, L_0x2e8cc20;  1 drivers
v0x2d2a200_0 .net "notA", 0 0, L_0x2e8bcf0;  1 drivers
v0x2d2a2c0_0 .net "notB", 0 0, L_0x2e8be50;  1 drivers
v0x2d2a380_0 .net "notS", 0 0, L_0x2e8bf60;  1 drivers
v0x2d2a440_0 .net "notaAndNotb", 0 0, L_0x2e8cb10;  1 drivers
v0x2d2a590_0 .net "overflow", 0 0, L_0x2e8cfd0;  alias, 1 drivers
v0x2d2a650_0 .net "posToNeg", 0 0, L_0x2e8cdd0;  1 drivers
v0x2d2a710_0 .net "s", 0 0, L_0x2e8c4c0;  1 drivers
v0x2d2a7d0_0 .net "sub", 0 0, L_0x2e887b0;  alias, 1 drivers
S_0x2cdc470 .scope module, "zeroCalc" "isZero" 4 216, 4 134 0, S_0x2cb45f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bitt"
    .port_info 1 /OUTPUT 1 "out"
L_0x2e8d680/0/0 .functor OR 1, L_0x2e8d9f0, L_0x2e8d8e0, L_0x2e8e840, L_0x2e8e8e0;
L_0x2e8d680/0/4 .functor OR 1, L_0x2e8e9d0, L_0x2e8eac0, L_0x2e8ebb0, L_0x2e8eca0;
L_0x2e8d680/0/8 .functor OR 1, L_0x2e8ede0, L_0x2e8eed0, L_0x2e8e790, L_0x2e8f1d0;
L_0x2e8d680/0/12 .functor OR 1, L_0x2e8f330, L_0x2e8f420, L_0x2e8f590, L_0x2e8f680;
L_0x2e8d680/0/16 .functor OR 1, L_0x2e8f800, L_0x2e8f8f0, L_0x2e8fa80, L_0x2e8fb20;
L_0x2e8d680/0/20 .functor OR 1, L_0x2e8f9e0, L_0x2e8fd10, L_0x2e8fc10, L_0x2e8ff10;
L_0x2e8d680/0/24 .functor OR 1, L_0x2e8fe00, L_0x2e90120, L_0x2e90000, L_0x2e8f0a0;
L_0x2e8d680/0/28 .functor OR 1, L_0x2e8efc0, L_0x2e90710, L_0x2e90620, L_0x2e908b0;
L_0x2e8d680/1/0 .functor OR 1, L_0x2e8d680/0/0, L_0x2e8d680/0/4, L_0x2e8d680/0/8, L_0x2e8d680/0/12;
L_0x2e8d680/1/4 .functor OR 1, L_0x2e8d680/0/16, L_0x2e8d680/0/20, L_0x2e8d680/0/24, L_0x2e8d680/0/28;
L_0x2e8d680/d .functor NOR 1, L_0x2e8d680/1/0, L_0x2e8d680/1/4, C4<0>, C4<0>;
L_0x2e8d680 .delay 1 (320,320,320) L_0x2e8d680/d;
v0x2cdc660_0 .net *"_s10", 0 0, L_0x2e8e9d0;  1 drivers
v0x2cdc760_0 .net *"_s12", 0 0, L_0x2e8eac0;  1 drivers
v0x2d2b0a0_0 .net *"_s14", 0 0, L_0x2e8ebb0;  1 drivers
v0x2d2b190_0 .net *"_s16", 0 0, L_0x2e8eca0;  1 drivers
v0x2d2b270_0 .net *"_s18", 0 0, L_0x2e8ede0;  1 drivers
v0x2d2b3a0_0 .net *"_s2", 0 0, L_0x2e8d9f0;  1 drivers
v0x2d2b480_0 .net *"_s20", 0 0, L_0x2e8eed0;  1 drivers
v0x2d2b560_0 .net *"_s22", 0 0, L_0x2e8e790;  1 drivers
v0x2d2b640_0 .net *"_s24", 0 0, L_0x2e8f1d0;  1 drivers
v0x2d2b7b0_0 .net *"_s26", 0 0, L_0x2e8f330;  1 drivers
v0x2d2b890_0 .net *"_s28", 0 0, L_0x2e8f420;  1 drivers
v0x2d2b970_0 .net *"_s30", 0 0, L_0x2e8f590;  1 drivers
v0x2d2ba50_0 .net *"_s32", 0 0, L_0x2e8f680;  1 drivers
v0x2d2bb30_0 .net *"_s34", 0 0, L_0x2e8f800;  1 drivers
v0x2d2bc10_0 .net *"_s36", 0 0, L_0x2e8f8f0;  1 drivers
v0x2d2bcf0_0 .net *"_s38", 0 0, L_0x2e8fa80;  1 drivers
v0x2d2bdd0_0 .net *"_s4", 0 0, L_0x2e8d8e0;  1 drivers
v0x2d2bf80_0 .net *"_s40", 0 0, L_0x2e8fb20;  1 drivers
v0x2d2c020_0 .net *"_s42", 0 0, L_0x2e8f9e0;  1 drivers
v0x2d2c100_0 .net *"_s44", 0 0, L_0x2e8fd10;  1 drivers
v0x2d2c1e0_0 .net *"_s46", 0 0, L_0x2e8fc10;  1 drivers
v0x2d2c2c0_0 .net *"_s48", 0 0, L_0x2e8ff10;  1 drivers
v0x2d2c3a0_0 .net *"_s50", 0 0, L_0x2e8fe00;  1 drivers
v0x2d2c480_0 .net *"_s52", 0 0, L_0x2e90120;  1 drivers
v0x2d2c560_0 .net *"_s54", 0 0, L_0x2e90000;  1 drivers
v0x2d2c640_0 .net *"_s56", 0 0, L_0x2e8f0a0;  1 drivers
v0x2d2c720_0 .net *"_s58", 0 0, L_0x2e8efc0;  1 drivers
v0x2d2c800_0 .net *"_s6", 0 0, L_0x2e8e840;  1 drivers
v0x2d2c8e0_0 .net *"_s60", 0 0, L_0x2e90710;  1 drivers
v0x2d2c9c0_0 .net *"_s62", 0 0, L_0x2e90620;  1 drivers
v0x2d2caa0_0 .net *"_s64", 0 0, L_0x2e908b0;  1 drivers
v0x2d2cb80_0 .net *"_s8", 0 0, L_0x2e8e8e0;  1 drivers
v0x2d2cc60_0 .net8 "bitt", 31 0, RS_0x7f6b8ce60e68;  alias, 2 drivers
v0x2d2beb0_0 .net "out", 0 0, L_0x2e8d680;  alias, 1 drivers
L_0x2e8d9f0 .part RS_0x7f6b8ce60e68, 0, 1;
L_0x2e8d8e0 .part RS_0x7f6b8ce60e68, 1, 1;
L_0x2e8e840 .part RS_0x7f6b8ce60e68, 2, 1;
L_0x2e8e8e0 .part RS_0x7f6b8ce60e68, 3, 1;
L_0x2e8e9d0 .part RS_0x7f6b8ce60e68, 4, 1;
L_0x2e8eac0 .part RS_0x7f6b8ce60e68, 5, 1;
L_0x2e8ebb0 .part RS_0x7f6b8ce60e68, 6, 1;
L_0x2e8eca0 .part RS_0x7f6b8ce60e68, 7, 1;
L_0x2e8ede0 .part RS_0x7f6b8ce60e68, 8, 1;
L_0x2e8eed0 .part RS_0x7f6b8ce60e68, 9, 1;
L_0x2e8e790 .part RS_0x7f6b8ce60e68, 10, 1;
L_0x2e8f1d0 .part RS_0x7f6b8ce60e68, 11, 1;
L_0x2e8f330 .part RS_0x7f6b8ce60e68, 12, 1;
L_0x2e8f420 .part RS_0x7f6b8ce60e68, 13, 1;
L_0x2e8f590 .part RS_0x7f6b8ce60e68, 14, 1;
L_0x2e8f680 .part RS_0x7f6b8ce60e68, 15, 1;
L_0x2e8f800 .part RS_0x7f6b8ce60e68, 16, 1;
L_0x2e8f8f0 .part RS_0x7f6b8ce60e68, 17, 1;
L_0x2e8fa80 .part RS_0x7f6b8ce60e68, 18, 1;
L_0x2e8fb20 .part RS_0x7f6b8ce60e68, 19, 1;
L_0x2e8f9e0 .part RS_0x7f6b8ce60e68, 20, 1;
L_0x2e8fd10 .part RS_0x7f6b8ce60e68, 21, 1;
L_0x2e8fc10 .part RS_0x7f6b8ce60e68, 22, 1;
L_0x2e8ff10 .part RS_0x7f6b8ce60e68, 23, 1;
L_0x2e8fe00 .part RS_0x7f6b8ce60e68, 24, 1;
L_0x2e90120 .part RS_0x7f6b8ce60e68, 25, 1;
L_0x2e90000 .part RS_0x7f6b8ce60e68, 26, 1;
L_0x2e8f0a0 .part RS_0x7f6b8ce60e68, 27, 1;
L_0x2e8efc0 .part RS_0x7f6b8ce60e68, 28, 1;
L_0x2e90710 .part RS_0x7f6b8ce60e68, 29, 1;
L_0x2e90620 .part RS_0x7f6b8ce60e68, 30, 1;
L_0x2e908b0 .part RS_0x7f6b8ce60e68, 31, 1;
S_0x2d30400 .scope module, "datamem" "datamemory" 3 150, 5 8 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "dataOut"
    .port_info 2 /INPUT 32 "address"
    .port_info 3 /INPUT 1 "writeEnable"
    .port_info 4 /INPUT 32 "dataIn"
P_0x2d30580 .param/l "addresswidth" 0 5 10, +C4<00000000000000000000000000100000>;
P_0x2d305c0 .param/l "depth" 0 5 11, +C4<00000000000000001000000000000000>;
P_0x2d30600 .param/l "width" 0 5 12, +C4<00000000000000000000000000100000>;
v0x2d308a0_0 .net8 "address", 31 0, RS_0x7f6b8ce60e68;  alias, 2 drivers
v0x2d309d0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d30a90_0 .net "dataIn", 31 0, L_0x2e30020;  alias, 1 drivers
v0x2d30b50_0 .var "dataOut", 31 0;
v0x2d30c30 .array "memory", 0 32767, 31 0;
v0x2d30d40_0 .net "writeEnable", 0 0, v0x2d33280_0;  alias, 1 drivers
E_0x2d30770 .event posedge, v0x2d309d0_0;
S_0x2d30ea0 .scope module, "decoder" "instructiondecoder" 3 40, 6 2 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "OP"
    .port_info 1 /OUTPUT 5 "RT"
    .port_info 2 /OUTPUT 5 "RS"
    .port_info 3 /OUTPUT 5 "RD"
    .port_info 4 /OUTPUT 16 "IMM16"
    .port_info 5 /OUTPUT 26 "TA"
    .port_info 6 /OUTPUT 5 "SHAMT"
    .port_info 7 /OUTPUT 6 "FUNCT"
    .port_info 8 /OUTPUT 32 "INSTRUCT"
    .port_info 9 /INPUT 32 "readAddress"
    .port_info 10 /INPUT 1 "Clk"
L_0x2d675e0 .functor BUFZ 32, L_0x2d56e10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2d31b30_0 .net "Clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d31c40_0 .net "FUNCT", 5 0, L_0x2d67540;  alias, 1 drivers
v0x2d31d20_0 .net "IMM16", 15 0, L_0x2d67250;  alias, 1 drivers
v0x2d31de0_0 .net "INSTRUCT", 31 0, L_0x2d675e0;  alias, 1 drivers
v0x2d31ec0_0 .net "OP", 5 0, L_0x2d66eb0;  alias, 1 drivers
v0x2d31ff0_0 .net "RD", 4 0, L_0x2d671b0;  alias, 1 drivers
v0x2d320d0_0 .net "RS", 4 0, L_0x2d67080;  alias, 1 drivers
v0x2d321b0_0 .net "RT", 4 0, L_0x2d66f50;  alias, 1 drivers
v0x2d32290_0 .net "SHAMT", 4 0, L_0x2d674a0;  alias, 1 drivers
v0x2d32400_0 .net "TA", 25 0, L_0x2d672f0;  alias, 1 drivers
v0x2d324e0_0 .net "instructions", 31 0, L_0x2d56e10;  1 drivers
v0x2d325a0_0 .net "readAddress", 31 0, v0x2d37e40_0;  alias, 1 drivers
L_0x2d66eb0 .part L_0x2d56e10, 26, 6;
L_0x2d66f50 .part L_0x2d56e10, 16, 5;
L_0x2d67080 .part L_0x2d56e10, 21, 5;
L_0x2d671b0 .part L_0x2d56e10, 11, 5;
L_0x2d67250 .part L_0x2d56e10, 0, 16;
L_0x2d672f0 .part L_0x2d56e10, 0, 26;
L_0x2d674a0 .part L_0x2d56e10, 6, 5;
L_0x2d67540 .part L_0x2d56e10, 0, 6;
S_0x2d31230 .scope module, "instructionMem" "memory_test" 6 19, 7 1 0, S_0x2d30ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regWE"
    .port_info 2 /INPUT 32 "Addr"
    .port_info 3 /INPUT 32 "DataIn"
    .port_info 4 /OUTPUT 32 "DataOut"
L_0x2d56e10 .functor BUFZ 32, L_0x2d56d50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x2d314a0_0 .net "Addr", 31 0, v0x2d37e40_0;  alias, 1 drivers
L_0x7f6b8ce12060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2d31580_0 .net "DataIn", 31 0, L_0x7f6b8ce12060;  1 drivers
v0x2d31640_0 .net "DataOut", 31 0, L_0x2d56e10;  alias, 1 drivers
v0x2d31730_0 .net *"_s0", 31 0, L_0x2d56d50;  1 drivers
v0x2d31810_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d31900 .array "mem", 0 1023, 31 0;
L_0x7f6b8ce12018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2d319a0_0 .net "regWE", 0 0, L_0x7f6b8ce12018;  1 drivers
L_0x2d56d50 .array/port v0x2d31900, v0x2d37e40_0;
S_0x2d32800 .scope module, "lut" "instructionLUT" 3 52, 8 19 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "OP"
    .port_info 1 /INPUT 6 "FUNCT"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /INPUT 1 "overflow"
    .port_info 4 /OUTPUT 1 "RegDst"
    .port_info 5 /OUTPUT 1 "RegWr"
    .port_info 6 /OUTPUT 1 "MemWr"
    .port_info 7 /OUTPUT 1 "MemToReg"
    .port_info 8 /OUTPUT 3 "ALUctrl"
    .port_info 9 /OUTPUT 1 "ALUsrc"
    .port_info 10 /OUTPUT 1 "IsJump"
    .port_info 11 /OUTPUT 1 "IsJAL"
    .port_info 12 /OUTPUT 1 "IsJR"
    .port_info 13 /OUTPUT 1 "IsBranch"
v0x2d32c10_0 .var "ALUctrl", 2 0;
v0x2d32cf0_0 .var "ALUsrc", 0 0;
v0x2d32d90_0 .net "FUNCT", 5 0, L_0x2d67540;  alias, 1 drivers
v0x2d32e90_0 .var "IsBranch", 0 0;
v0x2d32f30_0 .var "IsJAL", 0 0;
v0x2d33040_0 .var "IsJR", 0 0;
v0x2d33100_0 .var "IsJump", 0 0;
v0x2d331c0_0 .var "MemToReg", 0 0;
v0x2d33280_0 .var "MemWr", 0 0;
v0x2d333b0_0 .net "OP", 5 0, L_0x2d66eb0;  alias, 1 drivers
v0x2d33480_0 .var "RegDst", 0 0;
v0x2d33520_0 .var "RegWr", 0 0;
v0x2d335e0_0 .net "overflow", 0 0, L_0x2e8cfd0;  alias, 1 drivers
v0x2d33680_0 .net "zero", 0 0, L_0x2e8d680;  alias, 1 drivers
E_0x2d32bb0 .event edge, v0x2d2a590_0, v0x2d2beb0_0, v0x2d31c40_0, v0x2d31ec0_0;
S_0x2d339b0 .scope module, "muxalusrc" "mux2" 3 145, 9 31 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x2d33b80 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x2d33c20_0 .net "in0", 31 0, L_0x2e30020;  alias, 1 drivers
v0x2d33cf0_0 .net "in1", 31 0, L_0x2e90b90;  alias, 1 drivers
v0x2d33d90_0 .net "out", 31 0, L_0x2e90f40;  alias, 1 drivers
v0x2d33e90_0 .net "sel", 0 0, v0x2d32cf0_0;  alias, 1 drivers
L_0x2e90f40 .functor MUXZ 32, L_0x2e30020, L_0x2e90b90, v0x2d32cf0_0, C4<>;
S_0x2d33fd0 .scope module, "muxisbranch" "mux2" 3 96, 9 31 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x2d341a0 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x2d342e0_0 .net8 "in0", 31 0, RS_0x7f6b8ce9e198;  alias, 2 drivers
v0x2d343c0_0 .net8 "in1", 31 0, RS_0x7f6b8ce9d778;  alias, 2 drivers
v0x2d344d0_0 .net "out", 31 0, L_0x2e2a260;  alias, 1 drivers
v0x2d345c0_0 .net "sel", 0 0, v0x2d32e90_0;  alias, 1 drivers
L_0x2e2a260 .functor MUXZ 32, RS_0x7f6b8ce9e198, RS_0x7f6b8ce9d778, v0x2d32e90_0, C4<>;
S_0x2d34720 .scope module, "muxisjaldin" "mux2" 3 121, 9 31 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x2d31070 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x2d34a40_0 .net "in0", 31 0, L_0x2e90fe0;  alias, 1 drivers
v0x2d34b40_0 .net8 "in1", 31 0, RS_0x7f6b8ce9e198;  alias, 2 drivers
v0x2d34c90_0 .net "out", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d34d80_0 .net "sel", 0 0, v0x2d32f30_0;  alias, 1 drivers
L_0x2e2abd0 .functor MUXZ 32, L_0x2e90fe0, RS_0x7f6b8ce9e198, v0x2d32f30_0, C4<>;
S_0x2d34ee0 .scope module, "muxisjr" "mux2" 3 106, 9 31 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x2d35060 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x2d35230_0 .net "in0", 31 0, L_0x2e2a560;  alias, 1 drivers
v0x2d352d0_0 .net "in1", 31 0, L_0x2e2ecd0;  alias, 1 drivers
v0x2d353c0_0 .net "out", 31 0, L_0x2e2a690;  alias, 1 drivers
v0x2d35490_0 .net "sel", 0 0, v0x2d33040_0;  alias, 1 drivers
L_0x2e2a690 .functor MUXZ 32, L_0x2e2a560, L_0x2e2ecd0, v0x2d33040_0, C4<>;
S_0x2d355f0 .scope module, "muxisjump" "mux2" 3 101, 9 31 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x2d357c0 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x2d358d0_0 .net "in0", 31 0, L_0x2e2a260;  alias, 1 drivers
v0x2d359e0_0 .net "in1", 31 0, L_0x2dc94f0;  alias, 1 drivers
v0x2d35ab0_0 .net "out", 31 0, L_0x2e2a560;  alias, 1 drivers
v0x2d35bb0_0 .net "sel", 0 0, v0x2d33100_0;  alias, 1 drivers
L_0x2e2a560 .functor MUXZ 32, L_0x2e2a260, L_0x2dc94f0, v0x2d33100_0, C4<>;
S_0x2d35cd0 .scope module, "muxixjalaw" "mux2" 3 116, 9 31 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x2d35ea0 .param/l "W" 0 9 31, +C4<00000000000000000000000000000101>;
v0x2d36070_0 .net "in0", 4 0, L_0x2e2a7c0;  alias, 1 drivers
L_0x7f6b8ce12258 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x2d36110_0 .net "in1", 4 0, L_0x7f6b8ce12258;  1 drivers
v0x2d361f0_0 .net "out", 4 0, L_0x2e2a8f0;  alias, 1 drivers
v0x2d362e0_0 .net "sel", 0 0, v0x2d32f30_0;  alias, 1 drivers
L_0x2e2a8f0 .functor MUXZ 5, L_0x2e2a7c0, L_0x7f6b8ce12258, v0x2d32f30_0, C4<>;
S_0x2d36450 .scope module, "muxmem2reg" "mux2" 3 156, 9 31 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x2d36620 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x2d36730_0 .net8 "in0", 31 0, RS_0x7f6b8ce60e68;  alias, 2 drivers
v0x2d36810_0 .net "in1", 31 0, v0x2d30b50_0;  alias, 1 drivers
v0x2d36900_0 .net "out", 31 0, L_0x2e90fe0;  alias, 1 drivers
v0x2d36a00_0 .net "sel", 0 0, v0x2d331c0_0;  alias, 1 drivers
L_0x2e90fe0 .functor MUXZ 32, RS_0x7f6b8ce60e68, v0x2d30b50_0, v0x2d331c0_0, C4<>;
S_0x2d36b20 .scope module, "muxregdst" "mux2" 3 111, 9 31 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in0"
    .port_info 1 /INPUT 5 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 5 "out"
P_0x2d36cf0 .param/l "W" 0 9 31, +C4<00000000000000000000000000000101>;
v0x2d36ec0_0 .net "in0", 4 0, L_0x2d66f50;  alias, 1 drivers
v0x2d36f90_0 .net "in1", 4 0, L_0x2d671b0;  alias, 1 drivers
v0x2d37060_0 .net "out", 4 0, L_0x2e2a7c0;  alias, 1 drivers
v0x2d37160_0 .net "sel", 0 0, v0x2d33480_0;  alias, 1 drivers
L_0x2e2a7c0 .functor MUXZ 5, L_0x2d66f50, L_0x2d671b0, v0x2d33480_0, C4<>;
S_0x2d37260 .scope module, "muxshift2" "mux2" 3 83, 9 31 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in0"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 1 "sel"
    .port_info 3 /OUTPUT 32 "out"
P_0x2d37430 .param/l "W" 0 9 31, +C4<00000000000000000000000000100000>;
v0x2d37540_0 .net "in0", 31 0, L_0x2dc8e80;  alias, 1 drivers
v0x2d37640_0 .net "in1", 31 0, L_0x2dc93c0;  alias, 1 drivers
v0x2d37720_0 .net "out", 31 0, L_0x2dc94f0;  alias, 1 drivers
v0x2d37840_0 .net "sel", 0 0, v0x2d32e90_0;  alias, 1 drivers
L_0x2dc94f0 .functor MUXZ 32, L_0x2dc8e80, L_0x2dc93c0, v0x2d32e90_0, C4<>;
S_0x2d379b0 .scope module, "pccounter" "dff" 3 67, 9 7 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "trigger"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x2d37b80 .param/l "W" 0 9 7, +C4<00000000000000000000000000100000>;
v0x2d37c90_0 .net "d", 31 0, L_0x2e2a690;  alias, 1 drivers
L_0x7f6b8ce120a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x2d37da0_0 .net "enable", 0 0, L_0x7f6b8ce120a8;  1 drivers
v0x2d37e40_0 .var "mem", 31 0;
v0x2d37f30_0 .net "q", 31 0, v0x2d37e40_0;  alias, 1 drivers
v0x2d37ff0_0 .net "trigger", 0 0, v0x2d56b50_0;  alias, 1 drivers
S_0x2d38160 .scope module, "register" "regfile" 3 126, 10 9 0, S_0x2c24610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "ReadData1"
    .port_info 1 /OUTPUT 32 "ReadData2"
    .port_info 2 /INPUT 32 "WriteData"
    .port_info 3 /INPUT 5 "ReadRegister1"
    .port_info 4 /INPUT 5 "ReadRegister2"
    .port_info 5 /INPUT 5 "WriteRegister"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "Clk"
v0x2d53060_0 .net "Clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d53100_0 .net "DecoderOutput", 31 0, L_0x2e2b810;  1 drivers
v0x2d531a0_0 .net "ReadData1", 31 0, L_0x2e2ecd0;  alias, 1 drivers
v0x2d53240_0 .net "ReadData2", 31 0, L_0x2e30020;  alias, 1 drivers
v0x2d532e0_0 .net "ReadRegister1", 4 0, L_0x2d67080;  alias, 1 drivers
v0x2d53420_0 .net "ReadRegister2", 4 0, L_0x2d66f50;  alias, 1 drivers
v0x2d534c0_0 .net "RegWrite", 0 0, v0x2d33520_0;  alias, 1 drivers
v0x2d53560 .array "RegisterOutput", 0 31;
v0x2d53560_0 .net v0x2d53560 0, 31 0, v0x2d52ed0_0; 1 drivers
v0x2d53560_1 .net v0x2d53560 1, 31 0, v0x2d39420_0; 1 drivers
v0x2d53560_2 .net v0x2d53560 2, 31 0, v0x2d39e20_0; 1 drivers
v0x2d53560_3 .net v0x2d53560 3, 31 0, v0x2d3a760_0; 1 drivers
v0x2d53560_4 .net v0x2d53560 4, 31 0, v0x2d3b1d0_0; 1 drivers
v0x2d53560_5 .net v0x2d53560 5, 31 0, v0x2d3bca0_0; 1 drivers
v0x2d53560_6 .net v0x2d53560 6, 31 0, v0x2d3c590_0; 1 drivers
v0x2d53560_7 .net v0x2d53560 7, 31 0, v0x2d3cfa0_0; 1 drivers
v0x2d53560_8 .net v0x2d53560 8, 31 0, v0x2d3da60_0; 1 drivers
v0x2d53560_9 .net v0x2d53560 9, 31 0, v0x2d3e3e0_0; 1 drivers
v0x2d53560_10 .net v0x2d53560 10, 31 0, v0x2d3ed80_0; 1 drivers
v0x2d53560_11 .net v0x2d53560 11, 31 0, v0x2d3f740_0; 1 drivers
v0x2d53560_12 .net v0x2d53560 12, 31 0, v0x2d40100_0; 1 drivers
v0x2d53560_13 .net v0x2d53560 13, 31 0, v0x2d40c10_0; 1 drivers
v0x2d53560_14 .net v0x2d53560 14, 31 0, v0x2d41580_0; 1 drivers
v0x2d53560_15 .net v0x2d53560 15, 31 0, v0x2d41f40_0; 1 drivers
v0x2d53560_16 .net v0x2d53560 16, 31 0, v0x2d3d950_0; 1 drivers
v0x2d53560_17 .net v0x2d53560 17, 31 0, v0x2d43440_0; 1 drivers
v0x2d53560_18 .net v0x2d53560 18, 31 0, v0x2d43e00_0; 1 drivers
v0x2d53560_19 .net v0x2d53560 19, 31 0, v0x2d447c0_0; 1 drivers
v0x2d53560_20 .net v0x2d53560 20, 31 0, v0x2d45180_0; 1 drivers
v0x2d53560_21 .net v0x2d53560 21, 31 0, v0x2d45b40_0; 1 drivers
v0x2d53560_22 .net v0x2d53560 22, 31 0, v0x2d46500_0; 1 drivers
v0x2d53560_23 .net v0x2d53560 23, 31 0, v0x2d46ec0_0; 1 drivers
v0x2d53560_24 .net v0x2d53560 24, 31 0, v0x2d47880_0; 1 drivers
v0x2d53560_25 .net v0x2d53560 25, 31 0, v0x2d48240_0; 1 drivers
v0x2d53560_26 .net v0x2d53560 26, 31 0, v0x2d48c00_0; 1 drivers
v0x2d53560_27 .net v0x2d53560 27, 31 0, v0x2d495c0_0; 1 drivers
v0x2d53560_28 .net v0x2d53560 28, 31 0, v0x2d49f80_0; 1 drivers
v0x2d53560_29 .net v0x2d53560 29, 31 0, v0x2d40ac0_0; 1 drivers
v0x2d53560_30 .net v0x2d53560 30, 31 0, v0x2d4b4d0_0; 1 drivers
v0x2d53560_31 .net v0x2d53560 31, 31 0, v0x2d4be90_0; 1 drivers
v0x2d53710_0 .net "WriteData", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d42980_0 .net "WriteRegister", 4 0, L_0x2e2a8f0;  alias, 1 drivers
L_0x2e2ac70 .part L_0x2e2b810, 1, 1;
L_0x2e2ad10 .part L_0x2e2b810, 2, 1;
L_0x2e2adb0 .part L_0x2e2b810, 3, 1;
L_0x2e2aee0 .part L_0x2e2b810, 4, 1;
L_0x2e2af80 .part L_0x2e2b810, 5, 1;
L_0x2e2b020 .part L_0x2e2b810, 6, 1;
L_0x2e2b0c0 .part L_0x2e2b810, 7, 1;
L_0x2e2b270 .part L_0x2e2b810, 8, 1;
L_0x2e2b310 .part L_0x2e2b810, 9, 1;
L_0x2e2b3b0 .part L_0x2e2b810, 10, 1;
L_0x2e2b450 .part L_0x2e2b810, 11, 1;
L_0x2e2b4f0 .part L_0x2e2b810, 12, 1;
L_0x2e2b590 .part L_0x2e2b810, 13, 1;
L_0x2e2b630 .part L_0x2e2b810, 14, 1;
L_0x2e2b6d0 .part L_0x2e2b810, 15, 1;
L_0x2e2b160 .part L_0x2e2b810, 16, 1;
L_0x2e2b980 .part L_0x2e2b810, 17, 1;
L_0x2e2ba20 .part L_0x2e2b810, 18, 1;
L_0x2e2bb60 .part L_0x2e2b810, 19, 1;
L_0x2e2bc00 .part L_0x2e2b810, 20, 1;
L_0x2e2bac0 .part L_0x2e2b810, 21, 1;
L_0x2e2bd50 .part L_0x2e2b810, 22, 1;
L_0x2e2bca0 .part L_0x2e2b810, 23, 1;
L_0x2e2beb0 .part L_0x2e2b810, 24, 1;
L_0x2e2bdf0 .part L_0x2e2b810, 25, 1;
L_0x2e2c020 .part L_0x2e2b810, 26, 1;
L_0x2e2bf50 .part L_0x2e2b810, 27, 1;
L_0x2e2c1a0 .part L_0x2e2b810, 28, 1;
L_0x2e2c0c0 .part L_0x2e2b810, 29, 1;
L_0x2e2c330 .part L_0x2e2b810, 30, 1;
L_0x2e2c240 .part L_0x2e2b810, 31, 1;
S_0x2d38510 .scope module, "decoder" "decoder1to32" 10 24, 10 91 0, S_0x2d38160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 5 "address"
v0x2d38730_0 .net *"_s0", 31 0, L_0x2e2b770;  1 drivers
L_0x7f6b8ce122a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2d38830_0 .net *"_s3", 30 0, L_0x7f6b8ce122a0;  1 drivers
v0x2d38910_0 .net "address", 4 0, L_0x2e2a8f0;  alias, 1 drivers
v0x2d38a10_0 .net "enable", 0 0, v0x2d33520_0;  alias, 1 drivers
v0x2d38ae0_0 .net "out", 31 0, L_0x2e2b810;  alias, 1 drivers
L_0x2e2b770 .concat [ 1 31 0 0], v0x2d33520_0, L_0x7f6b8ce122a0;
L_0x2e2b810 .shift/l 32, L_0x2e2b770, L_0x2e2a8f0;
S_0x2d38c50 .scope generate, "genblk1[1]" "genblk1[1]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d38e40 .param/l "i" 0 10 28, +C4<01>;
S_0x2d38f00 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d38c50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d390d0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d391e0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d39330_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d39420_0 .var "q", 31 0;
v0x2d394f0_0 .net "wrenable", 0 0, L_0x2e2ac70;  1 drivers
S_0x2d39660 .scope generate, "genblk1[2]" "genblk1[2]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d39850 .param/l "i" 0 10 28, +C4<010>;
S_0x2d398f0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d39660;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d39ac0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d39c90_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d39d30_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d39e20_0 .var "q", 31 0;
v0x2d39ec0_0 .net "wrenable", 0 0, L_0x2e2ad10;  1 drivers
S_0x2d3a030 .scope generate, "genblk1[3]" "genblk1[3]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3a240 .param/l "i" 0 10 28, +C4<011>;
S_0x2d3a300 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3a030;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3a4d0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3a5e0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3a6a0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3a760_0 .var "q", 31 0;
v0x2d3a850_0 .net "wrenable", 0 0, L_0x2e2adb0;  1 drivers
S_0x2d3a9c0 .scope generate, "genblk1[4]" "genblk1[4]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3ac20 .param/l "i" 0 10 28, +C4<0100>;
S_0x2d3ace0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3a9c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3aeb0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3afc0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3b080_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3b1d0_0 .var "q", 31 0;
v0x2d3b2c0_0 .net "wrenable", 0 0, L_0x2e2aee0;  1 drivers
S_0x2d3b430 .scope generate, "genblk1[5]" "genblk1[5]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3b5f0 .param/l "i" 0 10 28, +C4<0101>;
S_0x2d3b6b0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3b430;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3b880 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3ba50_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3bc00_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3bca0_0 .var "q", 31 0;
v0x2d3bd40_0 .net "wrenable", 0 0, L_0x2e2af80;  1 drivers
S_0x2d3be60 .scope generate, "genblk1[6]" "genblk1[6]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3c070 .param/l "i" 0 10 28, +C4<0110>;
S_0x2d3c130 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3be60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3c300 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3c410_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3c4d0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3c590_0 .var "q", 31 0;
v0x2d3c680_0 .net "wrenable", 0 0, L_0x2e2b020;  1 drivers
S_0x2d3c7f0 .scope generate, "genblk1[7]" "genblk1[7]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3ca00 .param/l "i" 0 10 28, +C4<0111>;
S_0x2d3cac0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3c7f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3cc90 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3ce60_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3cf00_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3cfa0_0 .var "q", 31 0;
v0x2d3d070_0 .net "wrenable", 0 0, L_0x2e2b0c0;  1 drivers
S_0x2d3d1e0 .scope generate, "genblk1[8]" "genblk1[8]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3abd0 .param/l "i" 0 10 28, +C4<01000>;
S_0x2d3d4f0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3d1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3d6c0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3d7d0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3d890_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3da60_0 .var "q", 31 0;
v0x2d3db00_0 .net "wrenable", 0 0, L_0x2e2b270;  1 drivers
S_0x2d3dc30 .scope generate, "genblk1[9]" "genblk1[9]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3de40 .param/l "i" 0 10 28, +C4<01001>;
S_0x2d3df00 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3dc30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3e0d0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3e2a0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3e340_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3e3e0_0 .var "q", 31 0;
v0x2d3e4b0_0 .net "wrenable", 0 0, L_0x2e2b310;  1 drivers
S_0x2d3e620 .scope generate, "genblk1[10]" "genblk1[10]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3e830 .param/l "i" 0 10 28, +C4<01010>;
S_0x2d3e8f0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3e620;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3eac0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3ec00_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3ecc0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3ed80_0 .var "q", 31 0;
v0x2d3ee70_0 .net "wrenable", 0 0, L_0x2e2b3b0;  1 drivers
S_0x2d3efe0 .scope generate, "genblk1[11]" "genblk1[11]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3f1f0 .param/l "i" 0 10 28, +C4<01011>;
S_0x2d3f2b0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3efe0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3f480 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3f5c0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3f680_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3f740_0 .var "q", 31 0;
v0x2d3f830_0 .net "wrenable", 0 0, L_0x2e2b450;  1 drivers
S_0x2d3f9a0 .scope generate, "genblk1[12]" "genblk1[12]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3fbb0 .param/l "i" 0 10 28, +C4<01100>;
S_0x2d3fc70 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d3f9a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d3fe40 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d3ff80_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d40040_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d40100_0 .var "q", 31 0;
v0x2d401f0_0 .net "wrenable", 0 0, L_0x2e2b4f0;  1 drivers
S_0x2d40360 .scope generate, "genblk1[13]" "genblk1[13]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d40570 .param/l "i" 0 10 28, +C4<01101>;
S_0x2d40630 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d40360;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d40800 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d40940_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d3baf0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d40c10_0 .var "q", 31 0;
v0x2d40cb0_0 .net "wrenable", 0 0, L_0x2e2b590;  1 drivers
S_0x2d40e20 .scope generate, "genblk1[14]" "genblk1[14]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d41030 .param/l "i" 0 10 28, +C4<01110>;
S_0x2d410f0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d40e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d412c0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d41400_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d414c0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d41580_0 .var "q", 31 0;
v0x2d41670_0 .net "wrenable", 0 0, L_0x2e2b630;  1 drivers
S_0x2d417e0 .scope generate, "genblk1[15]" "genblk1[15]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d419f0 .param/l "i" 0 10 28, +C4<01111>;
S_0x2d41ab0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d417e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d41c80 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d41dc0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d41e80_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d41f40_0 .var "q", 31 0;
v0x2d42030_0 .net "wrenable", 0 0, L_0x2e2b6d0;  1 drivers
S_0x2d421a0 .scope generate, "genblk1[16]" "genblk1[16]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d3d3f0 .param/l "i" 0 10 28, +C4<010000>;
S_0x2d42510 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d421a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d426e0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d42820_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d428c0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d3d950_0 .var "q", 31 0;
v0x2d42b90_0 .net "wrenable", 0 0, L_0x2e2b160;  1 drivers
S_0x2d42ce0 .scope generate, "genblk1[17]" "genblk1[17]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d42ef0 .param/l "i" 0 10 28, +C4<010001>;
S_0x2d42fb0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d42ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d43180 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d432c0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d43380_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d43440_0 .var "q", 31 0;
v0x2d43530_0 .net "wrenable", 0 0, L_0x2e2b980;  1 drivers
S_0x2d436a0 .scope generate, "genblk1[18]" "genblk1[18]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d438b0 .param/l "i" 0 10 28, +C4<010010>;
S_0x2d43970 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d436a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d43b40 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d43c80_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d43d40_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d43e00_0 .var "q", 31 0;
v0x2d43ef0_0 .net "wrenable", 0 0, L_0x2e2ba20;  1 drivers
S_0x2d44060 .scope generate, "genblk1[19]" "genblk1[19]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d44270 .param/l "i" 0 10 28, +C4<010011>;
S_0x2d44330 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d44060;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d44500 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d44640_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d44700_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d447c0_0 .var "q", 31 0;
v0x2d448b0_0 .net "wrenable", 0 0, L_0x2e2bb60;  1 drivers
S_0x2d44a20 .scope generate, "genblk1[20]" "genblk1[20]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d44c30 .param/l "i" 0 10 28, +C4<010100>;
S_0x2d44cf0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d44a20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d44ec0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d45000_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d450c0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d45180_0 .var "q", 31 0;
v0x2d45270_0 .net "wrenable", 0 0, L_0x2e2bc00;  1 drivers
S_0x2d453e0 .scope generate, "genblk1[21]" "genblk1[21]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d455f0 .param/l "i" 0 10 28, +C4<010101>;
S_0x2d456b0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d453e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d45880 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d459c0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d45a80_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d45b40_0 .var "q", 31 0;
v0x2d45c30_0 .net "wrenable", 0 0, L_0x2e2bac0;  1 drivers
S_0x2d45da0 .scope generate, "genblk1[22]" "genblk1[22]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d45fb0 .param/l "i" 0 10 28, +C4<010110>;
S_0x2d46070 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d45da0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d46240 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d46380_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d46440_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d46500_0 .var "q", 31 0;
v0x2d465f0_0 .net "wrenable", 0 0, L_0x2e2bd50;  1 drivers
S_0x2d46760 .scope generate, "genblk1[23]" "genblk1[23]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d46970 .param/l "i" 0 10 28, +C4<010111>;
S_0x2d46a30 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d46760;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d46c00 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d46d40_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d46e00_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d46ec0_0 .var "q", 31 0;
v0x2d46fb0_0 .net "wrenable", 0 0, L_0x2e2bca0;  1 drivers
S_0x2d47120 .scope generate, "genblk1[24]" "genblk1[24]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d47330 .param/l "i" 0 10 28, +C4<011000>;
S_0x2d473f0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d47120;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d475c0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d47700_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d477c0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d47880_0 .var "q", 31 0;
v0x2d47970_0 .net "wrenable", 0 0, L_0x2e2beb0;  1 drivers
S_0x2d47ae0 .scope generate, "genblk1[25]" "genblk1[25]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d47cf0 .param/l "i" 0 10 28, +C4<011001>;
S_0x2d47db0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d47ae0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d47f80 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d480c0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d48180_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d48240_0 .var "q", 31 0;
v0x2d48330_0 .net "wrenable", 0 0, L_0x2e2bdf0;  1 drivers
S_0x2d484a0 .scope generate, "genblk1[26]" "genblk1[26]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d486b0 .param/l "i" 0 10 28, +C4<011010>;
S_0x2d48770 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d484a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d48940 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d48a80_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d48b40_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d48c00_0 .var "q", 31 0;
v0x2d48cf0_0 .net "wrenable", 0 0, L_0x2e2c020;  1 drivers
S_0x2d48e60 .scope generate, "genblk1[27]" "genblk1[27]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d49070 .param/l "i" 0 10 28, +C4<011011>;
S_0x2d49130 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d48e60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d49300 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d49440_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d49500_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d495c0_0 .var "q", 31 0;
v0x2d496b0_0 .net "wrenable", 0 0, L_0x2e2bf50;  1 drivers
S_0x2d49820 .scope generate, "genblk1[28]" "genblk1[28]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d49a30 .param/l "i" 0 10 28, +C4<011100>;
S_0x2d49af0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d49820;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d49cc0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d49e00_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d49ec0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d49f80_0 .var "q", 31 0;
v0x2d4a070_0 .net "wrenable", 0 0, L_0x2e2c1a0;  1 drivers
S_0x2d4a1e0 .scope generate, "genblk1[29]" "genblk1[29]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d4a3f0 .param/l "i" 0 10 28, +C4<011101>;
S_0x2d4a4b0 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d4a1e0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d4a680 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d4a7c0_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d40a00_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d40ac0_0 .var "q", 31 0;
v0x2d4ac90_0 .net "wrenable", 0 0, L_0x2e2c0c0;  1 drivers
S_0x2d4ad70 .scope generate, "genblk1[30]" "genblk1[30]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d4af80 .param/l "i" 0 10 28, +C4<011110>;
S_0x2d4b040 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d4ad70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d4b210 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d4b350_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d4b410_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d4b4d0_0 .var "q", 31 0;
v0x2d4b5c0_0 .net "wrenable", 0 0, L_0x2e2c330;  1 drivers
S_0x2d4b730 .scope generate, "genblk1[31]" "genblk1[31]" 10 28, 10 28 0, S_0x2d38160;
 .timescale 0 0;
P_0x2d4b940 .param/l "i" 0 10 28, +C4<011111>;
S_0x2d4ba00 .scope module, "register" "register32" 10 29, 10 51 0, S_0x2d4b730;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 32 "d"
    .port_info 2 /INPUT 1 "wrenable"
    .port_info 3 /INPUT 1 "clk"
P_0x2d4bbd0 .param/l "W" 0 10 51, +C4<00000000000000000000000000100000>;
v0x2d4bd10_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d4bdd0_0 .net "d", 31 0, L_0x2e2abd0;  alias, 1 drivers
v0x2d4be90_0 .var "q", 31 0;
v0x2d4bf80_0 .net "wrenable", 0 0, L_0x2e2c240;  1 drivers
S_0x2d4c0f0 .scope module, "multiplexer1" "mux32to1by32" 10 33, 10 104 0, S_0x2d38160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x2e2b200 .functor BUFZ 32, v0x2d52ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2b8b0 .functor BUFZ 32, v0x2d39420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2c970 .functor BUFZ 32, v0x2d39e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2ca70 .functor BUFZ 32, v0x2d3a760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2cb70 .functor BUFZ 32, v0x2d3b1d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2cc70 .functor BUFZ 32, v0x2d3bca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2cd70 .functor BUFZ 32, v0x2d3c590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2ce70 .functor BUFZ 32, v0x2d3cfa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2cf70 .functor BUFZ 32, v0x2d3da60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d070 .functor BUFZ 32, v0x2d3e3e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d170 .functor BUFZ 32, v0x2d3ed80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d270 .functor BUFZ 32, v0x2d3f740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d3e0 .functor BUFZ 32, v0x2d40100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d4e0 .functor BUFZ 32, v0x2d40c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d370 .functor BUFZ 32, v0x2d41580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d6f0 .functor BUFZ 32, v0x2d41f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d880 .functor BUFZ 32, v0x2d3d950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d980 .functor BUFZ 32, v0x2d43440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2d7f0 .functor BUFZ 32, v0x2d43e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2dbb0 .functor BUFZ 32, v0x2d447c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2da80 .functor BUFZ 32, v0x2d45180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2ddf0 .functor BUFZ 32, v0x2d45b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2dcb0 .functor BUFZ 32, v0x2d46500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2e040 .functor BUFZ 32, v0x2d46ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2def0 .functor BUFZ 32, v0x2d47880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2e2a0 .functor BUFZ 32, v0x2d48240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2e140 .functor BUFZ 32, v0x2d48c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2e510 .functor BUFZ 32, v0x2d495c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2e3a0 .functor BUFZ 32, v0x2d49f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2e790 .functor BUFZ 32, v0x2d40ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2e610 .functor BUFZ 32, v0x2d4b4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2ea20 .functor BUFZ 32, v0x2d4be90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2ecd0 .functor BUFZ 32, L_0x2e2e890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f6b8ce122e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2d423b0_0 .net *"_s101", 1 0, L_0x7f6b8ce122e8;  1 drivers
v0x2d4c930_0 .net *"_s96", 31 0, L_0x2e2e890;  1 drivers
v0x2d4ca10_0 .net *"_s98", 6 0, L_0x2e2ec30;  1 drivers
v0x2d4cad0_0 .net "address", 4 0, L_0x2d67080;  alias, 1 drivers
v0x2d4cbc0_0 .net "input0", 31 0, v0x2d52ed0_0;  alias, 1 drivers
v0x2d4ccd0_0 .net "input1", 31 0, v0x2d39420_0;  alias, 1 drivers
v0x2d4cd90_0 .net "input10", 31 0, v0x2d3ed80_0;  alias, 1 drivers
v0x2d4ce60_0 .net "input11", 31 0, v0x2d3f740_0;  alias, 1 drivers
v0x2d4cf30_0 .net "input12", 31 0, v0x2d40100_0;  alias, 1 drivers
v0x2d4d090_0 .net "input13", 31 0, v0x2d40c10_0;  alias, 1 drivers
v0x2d4d160_0 .net "input14", 31 0, v0x2d41580_0;  alias, 1 drivers
v0x2d4d230_0 .net "input15", 31 0, v0x2d41f40_0;  alias, 1 drivers
v0x2d4d300_0 .net "input16", 31 0, v0x2d3d950_0;  alias, 1 drivers
v0x2d4d3d0_0 .net "input17", 31 0, v0x2d43440_0;  alias, 1 drivers
v0x2d4d4a0_0 .net "input18", 31 0, v0x2d43e00_0;  alias, 1 drivers
v0x2d4d570_0 .net "input19", 31 0, v0x2d447c0_0;  alias, 1 drivers
v0x2d4d640_0 .net "input2", 31 0, v0x2d39e20_0;  alias, 1 drivers
v0x2d4d7f0_0 .net "input20", 31 0, v0x2d45180_0;  alias, 1 drivers
v0x2d4d890_0 .net "input21", 31 0, v0x2d45b40_0;  alias, 1 drivers
v0x2d4d930_0 .net "input22", 31 0, v0x2d46500_0;  alias, 1 drivers
v0x2d4da00_0 .net "input23", 31 0, v0x2d46ec0_0;  alias, 1 drivers
v0x2d4dad0_0 .net "input24", 31 0, v0x2d47880_0;  alias, 1 drivers
v0x2d4dba0_0 .net "input25", 31 0, v0x2d48240_0;  alias, 1 drivers
v0x2d4dc70_0 .net "input26", 31 0, v0x2d48c00_0;  alias, 1 drivers
v0x2d4dd40_0 .net "input27", 31 0, v0x2d495c0_0;  alias, 1 drivers
v0x2d4de10_0 .net "input28", 31 0, v0x2d49f80_0;  alias, 1 drivers
v0x2d4dee0_0 .net "input29", 31 0, v0x2d40ac0_0;  alias, 1 drivers
v0x2d4dfb0_0 .net "input3", 31 0, v0x2d3a760_0;  alias, 1 drivers
v0x2d4e050_0 .net "input30", 31 0, v0x2d4b4d0_0;  alias, 1 drivers
v0x2d4e120_0 .net "input31", 31 0, v0x2d4be90_0;  alias, 1 drivers
v0x2d4e1f0_0 .net "input4", 31 0, v0x2d3b1d0_0;  alias, 1 drivers
v0x2d4e2c0_0 .net "input5", 31 0, v0x2d3bca0_0;  alias, 1 drivers
v0x2d4e390_0 .net "input6", 31 0, v0x2d3c590_0;  alias, 1 drivers
v0x2d4d710_0 .net "input7", 31 0, v0x2d3cfa0_0;  alias, 1 drivers
v0x2d4e640_0 .net "input8", 31 0, v0x2d3da60_0;  alias, 1 drivers
v0x2d4e710_0 .net "input9", 31 0, v0x2d3e3e0_0;  alias, 1 drivers
v0x2d4e7e0 .array "mux", 0 31;
v0x2d4e7e0_0 .net v0x2d4e7e0 0, 31 0, L_0x2e2b200; 1 drivers
v0x2d4e7e0_1 .net v0x2d4e7e0 1, 31 0, L_0x2e2b8b0; 1 drivers
v0x2d4e7e0_2 .net v0x2d4e7e0 2, 31 0, L_0x2e2c970; 1 drivers
v0x2d4e7e0_3 .net v0x2d4e7e0 3, 31 0, L_0x2e2ca70; 1 drivers
v0x2d4e7e0_4 .net v0x2d4e7e0 4, 31 0, L_0x2e2cb70; 1 drivers
v0x2d4e7e0_5 .net v0x2d4e7e0 5, 31 0, L_0x2e2cc70; 1 drivers
v0x2d4e7e0_6 .net v0x2d4e7e0 6, 31 0, L_0x2e2cd70; 1 drivers
v0x2d4e7e0_7 .net v0x2d4e7e0 7, 31 0, L_0x2e2ce70; 1 drivers
v0x2d4e7e0_8 .net v0x2d4e7e0 8, 31 0, L_0x2e2cf70; 1 drivers
v0x2d4e7e0_9 .net v0x2d4e7e0 9, 31 0, L_0x2e2d070; 1 drivers
v0x2d4e7e0_10 .net v0x2d4e7e0 10, 31 0, L_0x2e2d170; 1 drivers
v0x2d4e7e0_11 .net v0x2d4e7e0 11, 31 0, L_0x2e2d270; 1 drivers
v0x2d4e7e0_12 .net v0x2d4e7e0 12, 31 0, L_0x2e2d3e0; 1 drivers
v0x2d4e7e0_13 .net v0x2d4e7e0 13, 31 0, L_0x2e2d4e0; 1 drivers
v0x2d4e7e0_14 .net v0x2d4e7e0 14, 31 0, L_0x2e2d370; 1 drivers
v0x2d4e7e0_15 .net v0x2d4e7e0 15, 31 0, L_0x2e2d6f0; 1 drivers
v0x2d4e7e0_16 .net v0x2d4e7e0 16, 31 0, L_0x2e2d880; 1 drivers
v0x2d4e7e0_17 .net v0x2d4e7e0 17, 31 0, L_0x2e2d980; 1 drivers
v0x2d4e7e0_18 .net v0x2d4e7e0 18, 31 0, L_0x2e2d7f0; 1 drivers
v0x2d4e7e0_19 .net v0x2d4e7e0 19, 31 0, L_0x2e2dbb0; 1 drivers
v0x2d4e7e0_20 .net v0x2d4e7e0 20, 31 0, L_0x2e2da80; 1 drivers
v0x2d4e7e0_21 .net v0x2d4e7e0 21, 31 0, L_0x2e2ddf0; 1 drivers
v0x2d4e7e0_22 .net v0x2d4e7e0 22, 31 0, L_0x2e2dcb0; 1 drivers
v0x2d4e7e0_23 .net v0x2d4e7e0 23, 31 0, L_0x2e2e040; 1 drivers
v0x2d4e7e0_24 .net v0x2d4e7e0 24, 31 0, L_0x2e2def0; 1 drivers
v0x2d4e7e0_25 .net v0x2d4e7e0 25, 31 0, L_0x2e2e2a0; 1 drivers
v0x2d4e7e0_26 .net v0x2d4e7e0 26, 31 0, L_0x2e2e140; 1 drivers
v0x2d4e7e0_27 .net v0x2d4e7e0 27, 31 0, L_0x2e2e510; 1 drivers
v0x2d4e7e0_28 .net v0x2d4e7e0 28, 31 0, L_0x2e2e3a0; 1 drivers
v0x2d4e7e0_29 .net v0x2d4e7e0 29, 31 0, L_0x2e2e790; 1 drivers
v0x2d4e7e0_30 .net v0x2d4e7e0 30, 31 0, L_0x2e2e610; 1 drivers
v0x2d4e7e0_31 .net v0x2d4e7e0 31, 31 0, L_0x2e2ea20; 1 drivers
v0x2d4ed70_0 .net "out", 31 0, L_0x2e2ecd0;  alias, 1 drivers
L_0x2e2e890 .array/port v0x2d4e7e0, L_0x2e2ec30;
L_0x2e2ec30 .concat [ 5 2 0 0], L_0x2d67080, L_0x7f6b8ce122e8;
S_0x2d4f3e0 .scope module, "multiplexer2" "mux32to1by32" 10 39, 10 104 0, S_0x2d38160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 5 "address"
    .port_info 2 /INPUT 32 "input0"
    .port_info 3 /INPUT 32 "input1"
    .port_info 4 /INPUT 32 "input2"
    .port_info 5 /INPUT 32 "input3"
    .port_info 6 /INPUT 32 "input4"
    .port_info 7 /INPUT 32 "input5"
    .port_info 8 /INPUT 32 "input6"
    .port_info 9 /INPUT 32 "input7"
    .port_info 10 /INPUT 32 "input8"
    .port_info 11 /INPUT 32 "input9"
    .port_info 12 /INPUT 32 "input10"
    .port_info 13 /INPUT 32 "input11"
    .port_info 14 /INPUT 32 "input12"
    .port_info 15 /INPUT 32 "input13"
    .port_info 16 /INPUT 32 "input14"
    .port_info 17 /INPUT 32 "input15"
    .port_info 18 /INPUT 32 "input16"
    .port_info 19 /INPUT 32 "input17"
    .port_info 20 /INPUT 32 "input18"
    .port_info 21 /INPUT 32 "input19"
    .port_info 22 /INPUT 32 "input20"
    .port_info 23 /INPUT 32 "input21"
    .port_info 24 /INPUT 32 "input22"
    .port_info 25 /INPUT 32 "input23"
    .port_info 26 /INPUT 32 "input24"
    .port_info 27 /INPUT 32 "input25"
    .port_info 28 /INPUT 32 "input26"
    .port_info 29 /INPUT 32 "input27"
    .port_info 30 /INPUT 32 "input28"
    .port_info 31 /INPUT 32 "input29"
    .port_info 32 /INPUT 32 "input30"
    .port_info 33 /INPUT 32 "input31"
L_0x2e2ed40 .functor BUFZ 32, v0x2d52ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2edb0 .functor BUFZ 32, v0x2d39420_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2ee20 .functor BUFZ 32, v0x2d39e20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2ee90 .functor BUFZ 32, v0x2d3a760_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2ef00 .functor BUFZ 32, v0x2d3b1d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2ef70 .functor BUFZ 32, v0x2d3bca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2efe0 .functor BUFZ 32, v0x2d3c590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f050 .functor BUFZ 32, v0x2d3cfa0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f0c0 .functor BUFZ 32, v0x2d3da60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f130 .functor BUFZ 32, v0x2d3e3e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f1a0 .functor BUFZ 32, v0x2d3ed80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f210 .functor BUFZ 32, v0x2d3f740_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f2f0 .functor BUFZ 32, v0x2d40100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f360 .functor BUFZ 32, v0x2d40c10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f280 .functor BUFZ 32, v0x2d41580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f3d0 .functor BUFZ 32, v0x2d41f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f4d0 .functor BUFZ 32, v0x2d3d950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f540 .functor BUFZ 32, v0x2d43440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f440 .functor BUFZ 32, v0x2d43e00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f650 .functor BUFZ 32, v0x2d447c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f5b0 .functor BUFZ 32, v0x2d45180_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f770 .functor BUFZ 32, v0x2d45b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f6c0 .functor BUFZ 32, v0x2d46500_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f8a0 .functor BUFZ 32, v0x2d46ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f7e0 .functor BUFZ 32, v0x2d47880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f9e0 .functor BUFZ 32, v0x2d48240_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2f910 .functor BUFZ 32, v0x2d48c00_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2fb30 .functor BUFZ 32, v0x2d495c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2fa50 .functor BUFZ 32, v0x2d49f80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2fc90 .functor BUFZ 32, v0x2d40ac0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2fba0 .functor BUFZ 32, v0x2d4b4d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e2fe00 .functor BUFZ 32, v0x2d4be90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x2e30020 .functor BUFZ 32, L_0x2e2fd00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f6b8ce12330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x2d4c520_0 .net *"_s101", 1 0, L_0x7f6b8ce12330;  1 drivers
v0x2d4fa00_0 .net *"_s96", 31 0, L_0x2e2fd00;  1 drivers
v0x2d4fb00_0 .net *"_s98", 6 0, L_0x2e2ff80;  1 drivers
v0x2d4fbc0_0 .net "address", 4 0, L_0x2d66f50;  alias, 1 drivers
v0x2d4fcd0_0 .net "input0", 31 0, v0x2d52ed0_0;  alias, 1 drivers
v0x2d4fde0_0 .net "input1", 31 0, v0x2d39420_0;  alias, 1 drivers
v0x2d4fed0_0 .net "input10", 31 0, v0x2d3ed80_0;  alias, 1 drivers
v0x2d4ffe0_0 .net "input11", 31 0, v0x2d3f740_0;  alias, 1 drivers
v0x2d500f0_0 .net "input12", 31 0, v0x2d40100_0;  alias, 1 drivers
v0x2d50240_0 .net "input13", 31 0, v0x2d40c10_0;  alias, 1 drivers
v0x2d50350_0 .net "input14", 31 0, v0x2d41580_0;  alias, 1 drivers
v0x2d50460_0 .net "input15", 31 0, v0x2d41f40_0;  alias, 1 drivers
v0x2d50570_0 .net "input16", 31 0, v0x2d3d950_0;  alias, 1 drivers
v0x2d50680_0 .net "input17", 31 0, v0x2d43440_0;  alias, 1 drivers
v0x2d50790_0 .net "input18", 31 0, v0x2d43e00_0;  alias, 1 drivers
v0x2d508a0_0 .net "input19", 31 0, v0x2d447c0_0;  alias, 1 drivers
v0x2d509b0_0 .net "input2", 31 0, v0x2d39e20_0;  alias, 1 drivers
v0x2d50b60_0 .net "input20", 31 0, v0x2d45180_0;  alias, 1 drivers
v0x2d50c50_0 .net "input21", 31 0, v0x2d45b40_0;  alias, 1 drivers
v0x2d50d60_0 .net "input22", 31 0, v0x2d46500_0;  alias, 1 drivers
v0x2d50e70_0 .net "input23", 31 0, v0x2d46ec0_0;  alias, 1 drivers
v0x2d50f80_0 .net "input24", 31 0, v0x2d47880_0;  alias, 1 drivers
v0x2d51090_0 .net "input25", 31 0, v0x2d48240_0;  alias, 1 drivers
v0x2d511a0_0 .net "input26", 31 0, v0x2d48c00_0;  alias, 1 drivers
v0x2d512b0_0 .net "input27", 31 0, v0x2d495c0_0;  alias, 1 drivers
v0x2d513c0_0 .net "input28", 31 0, v0x2d49f80_0;  alias, 1 drivers
v0x2d514d0_0 .net "input29", 31 0, v0x2d40ac0_0;  alias, 1 drivers
v0x2d515e0_0 .net "input3", 31 0, v0x2d3a760_0;  alias, 1 drivers
v0x2d516f0_0 .net "input30", 31 0, v0x2d4b4d0_0;  alias, 1 drivers
v0x2d51800_0 .net "input31", 31 0, v0x2d4be90_0;  alias, 1 drivers
v0x2d51910_0 .net "input4", 31 0, v0x2d3b1d0_0;  alias, 1 drivers
v0x2d51a20_0 .net "input5", 31 0, v0x2d3bca0_0;  alias, 1 drivers
v0x2d51b30_0 .net "input6", 31 0, v0x2d3c590_0;  alias, 1 drivers
v0x2d50ac0_0 .net "input7", 31 0, v0x2d3cfa0_0;  alias, 1 drivers
v0x2d51e50_0 .net "input8", 31 0, v0x2d3da60_0;  alias, 1 drivers
v0x2d51f60_0 .net "input9", 31 0, v0x2d3e3e0_0;  alias, 1 drivers
v0x2d52070 .array "mux", 0 31;
v0x2d52070_0 .net v0x2d52070 0, 31 0, L_0x2e2ed40; 1 drivers
v0x2d52070_1 .net v0x2d52070 1, 31 0, L_0x2e2edb0; 1 drivers
v0x2d52070_2 .net v0x2d52070 2, 31 0, L_0x2e2ee20; 1 drivers
v0x2d52070_3 .net v0x2d52070 3, 31 0, L_0x2e2ee90; 1 drivers
v0x2d52070_4 .net v0x2d52070 4, 31 0, L_0x2e2ef00; 1 drivers
v0x2d52070_5 .net v0x2d52070 5, 31 0, L_0x2e2ef70; 1 drivers
v0x2d52070_6 .net v0x2d52070 6, 31 0, L_0x2e2efe0; 1 drivers
v0x2d52070_7 .net v0x2d52070 7, 31 0, L_0x2e2f050; 1 drivers
v0x2d52070_8 .net v0x2d52070 8, 31 0, L_0x2e2f0c0; 1 drivers
v0x2d52070_9 .net v0x2d52070 9, 31 0, L_0x2e2f130; 1 drivers
v0x2d52070_10 .net v0x2d52070 10, 31 0, L_0x2e2f1a0; 1 drivers
v0x2d52070_11 .net v0x2d52070 11, 31 0, L_0x2e2f210; 1 drivers
v0x2d52070_12 .net v0x2d52070 12, 31 0, L_0x2e2f2f0; 1 drivers
v0x2d52070_13 .net v0x2d52070 13, 31 0, L_0x2e2f360; 1 drivers
v0x2d52070_14 .net v0x2d52070 14, 31 0, L_0x2e2f280; 1 drivers
v0x2d52070_15 .net v0x2d52070 15, 31 0, L_0x2e2f3d0; 1 drivers
v0x2d52070_16 .net v0x2d52070 16, 31 0, L_0x2e2f4d0; 1 drivers
v0x2d52070_17 .net v0x2d52070 17, 31 0, L_0x2e2f540; 1 drivers
v0x2d52070_18 .net v0x2d52070 18, 31 0, L_0x2e2f440; 1 drivers
v0x2d52070_19 .net v0x2d52070 19, 31 0, L_0x2e2f650; 1 drivers
v0x2d52070_20 .net v0x2d52070 20, 31 0, L_0x2e2f5b0; 1 drivers
v0x2d52070_21 .net v0x2d52070 21, 31 0, L_0x2e2f770; 1 drivers
v0x2d52070_22 .net v0x2d52070 22, 31 0, L_0x2e2f6c0; 1 drivers
v0x2d52070_23 .net v0x2d52070 23, 31 0, L_0x2e2f8a0; 1 drivers
v0x2d52070_24 .net v0x2d52070 24, 31 0, L_0x2e2f7e0; 1 drivers
v0x2d52070_25 .net v0x2d52070 25, 31 0, L_0x2e2f9e0; 1 drivers
v0x2d52070_26 .net v0x2d52070 26, 31 0, L_0x2e2f910; 1 drivers
v0x2d52070_27 .net v0x2d52070 27, 31 0, L_0x2e2fb30; 1 drivers
v0x2d52070_28 .net v0x2d52070 28, 31 0, L_0x2e2fa50; 1 drivers
v0x2d52070_29 .net v0x2d52070 29, 31 0, L_0x2e2fc90; 1 drivers
v0x2d52070_30 .net v0x2d52070 30, 31 0, L_0x2e2fba0; 1 drivers
v0x2d52070_31 .net v0x2d52070 31, 31 0, L_0x2e2fe00; 1 drivers
v0x2d52640_0 .net "out", 31 0, L_0x2e30020;  alias, 1 drivers
L_0x2e2fd00 .array/port v0x2d52070, L_0x2e2ff80;
L_0x2e2ff80 .concat [ 5 2 0 0], L_0x2d66f50, L_0x7f6b8ce12330;
S_0x2d52cb0 .scope module, "register0" "register32zero" 10 25, 10 70 0, S_0x2d38160;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "q"
    .port_info 1 /INPUT 1 "wrenable"
    .port_info 2 /INPUT 1 "clk"
P_0x2d4f5b0 .param/l "W" 0 10 70, +C4<00000000000000000000000000100000>;
v0x2d52e30_0 .net "clk", 0 0, v0x2d56b50_0;  alias, 1 drivers
v0x2d52ed0_0 .var "q", 31 0;
v0x2d52f70_0 .net "wrenable", 0 0, v0x2d33520_0;  alias, 1 drivers
    .scope S_0x2d31230;
T_0 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d319a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x2d31580_0;
    %ix/getv 3, v0x2d314a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2d31900, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x2d31230;
T_1 ;
    %vpi_call 7 19 "$readmemh", "mem.dat", v0x2d31900 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2d32800;
T_2 ;
    %wait E_0x2d32bb0;
    %load/vec4 v0x2d333b0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %vpi_call 8 197 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.10;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.10;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %load/vec4 v0x2d33680_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2d335e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
T_2.12 ;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %load/vec4 v0x2d33680_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2d335e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
T_2.14 ;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.10;
T_2.8 ;
    %load/vec4 v0x2d32d90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %vpi_call 8 192 "$display", "ERROR: Invalid operation or function code." {0 0 0};
    %jmp T_2.20;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.20;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.20;
T_2.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.20;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d33520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d331c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2d32c10_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d33040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d32e90_0, 0, 1;
    %jmp T_2.20;
T_2.20 ;
    %pop/vec4 1;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x2d379b0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2d37e40_0, 0;
    %end;
    .thread T_3;
    .scope S_0x2d379b0;
T_4 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d37da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x2d37c90_0;
    %assign/vec4 v0x2d37e40_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2d38f00;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d39420_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_0x2d38f00;
T_6 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d394f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2d39330_0;
    %assign/vec4 v0x2d39420_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2d398f0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d39e20_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_0x2d398f0;
T_8 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d39ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2d39d30_0;
    %assign/vec4 v0x2d39e20_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x2d3a300;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3a760_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x2d3a300;
T_10 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d3a850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2d3a6a0_0;
    %assign/vec4 v0x2d3a760_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2d3ace0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3b1d0_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x2d3ace0;
T_12 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d3b2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x2d3b080_0;
    %assign/vec4 v0x2d3b1d0_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x2d3b6b0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3bca0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x2d3b6b0;
T_14 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d3bd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x2d3bc00_0;
    %assign/vec4 v0x2d3bca0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x2d3c130;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3c590_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x2d3c130;
T_16 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d3c680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x2d3c4d0_0;
    %assign/vec4 v0x2d3c590_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x2d3cac0;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3cfa0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x2d3cac0;
T_18 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d3d070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x2d3cf00_0;
    %assign/vec4 v0x2d3cfa0_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x2d3d4f0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3da60_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x2d3d4f0;
T_20 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d3db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x2d3d890_0;
    %assign/vec4 v0x2d3da60_0, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x2d3df00;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3e3e0_0, 0, 32;
    %end;
    .thread T_21;
    .scope S_0x2d3df00;
T_22 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d3e4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x2d3e340_0;
    %assign/vec4 v0x2d3e3e0_0, 0;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x2d3e8f0;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3ed80_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x2d3e8f0;
T_24 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d3ee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x2d3ecc0_0;
    %assign/vec4 v0x2d3ed80_0, 0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x2d3f2b0;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3f740_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x2d3f2b0;
T_26 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d3f830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x2d3f680_0;
    %assign/vec4 v0x2d3f740_0, 0;
T_26.0 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x2d3fc70;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d40100_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_0x2d3fc70;
T_28 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d401f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x2d40040_0;
    %assign/vec4 v0x2d40100_0, 0;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x2d40630;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d40c10_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0x2d40630;
T_30 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d40cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x2d3baf0_0;
    %assign/vec4 v0x2d40c10_0, 0;
T_30.0 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x2d410f0;
T_31 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d41580_0, 0, 32;
    %end;
    .thread T_31;
    .scope S_0x2d410f0;
T_32 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d41670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x2d414c0_0;
    %assign/vec4 v0x2d41580_0, 0;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x2d41ab0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d41f40_0, 0, 32;
    %end;
    .thread T_33;
    .scope S_0x2d41ab0;
T_34 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d42030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x2d41e80_0;
    %assign/vec4 v0x2d41f40_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x2d42510;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d3d950_0, 0, 32;
    %end;
    .thread T_35;
    .scope S_0x2d42510;
T_36 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d42b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x2d428c0_0;
    %assign/vec4 v0x2d3d950_0, 0;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x2d42fb0;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d43440_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x2d42fb0;
T_38 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d43530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x2d43380_0;
    %assign/vec4 v0x2d43440_0, 0;
T_38.0 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x2d43970;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d43e00_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0x2d43970;
T_40 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d43ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x2d43d40_0;
    %assign/vec4 v0x2d43e00_0, 0;
T_40.0 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x2d44330;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d447c0_0, 0, 32;
    %end;
    .thread T_41;
    .scope S_0x2d44330;
T_42 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d448b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x2d44700_0;
    %assign/vec4 v0x2d447c0_0, 0;
T_42.0 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x2d44cf0;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d45180_0, 0, 32;
    %end;
    .thread T_43;
    .scope S_0x2d44cf0;
T_44 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d45270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x2d450c0_0;
    %assign/vec4 v0x2d45180_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x2d456b0;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d45b40_0, 0, 32;
    %end;
    .thread T_45;
    .scope S_0x2d456b0;
T_46 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d45c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x2d45a80_0;
    %assign/vec4 v0x2d45b40_0, 0;
T_46.0 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x2d46070;
T_47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d46500_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x2d46070;
T_48 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d465f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x2d46440_0;
    %assign/vec4 v0x2d46500_0, 0;
T_48.0 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x2d46a30;
T_49 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d46ec0_0, 0, 32;
    %end;
    .thread T_49;
    .scope S_0x2d46a30;
T_50 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d46fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x2d46e00_0;
    %assign/vec4 v0x2d46ec0_0, 0;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x2d473f0;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d47880_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0x2d473f0;
T_52 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d47970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x2d477c0_0;
    %assign/vec4 v0x2d47880_0, 0;
T_52.0 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x2d47db0;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d48240_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0x2d47db0;
T_54 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d48330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x2d48180_0;
    %assign/vec4 v0x2d48240_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x2d48770;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d48c00_0, 0, 32;
    %end;
    .thread T_55;
    .scope S_0x2d48770;
T_56 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d48cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x2d48b40_0;
    %assign/vec4 v0x2d48c00_0, 0;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x2d49130;
T_57 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d495c0_0, 0, 32;
    %end;
    .thread T_57;
    .scope S_0x2d49130;
T_58 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d496b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x2d49500_0;
    %assign/vec4 v0x2d495c0_0, 0;
T_58.0 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x2d49af0;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d49f80_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0x2d49af0;
T_60 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d4a070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x2d49ec0_0;
    %assign/vec4 v0x2d49f80_0, 0;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x2d4a4b0;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d40ac0_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x2d4a4b0;
T_62 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d4ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x2d40a00_0;
    %assign/vec4 v0x2d40ac0_0, 0;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x2d4b040;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d4b4d0_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_0x2d4b040;
T_64 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d4b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x2d4b410_0;
    %assign/vec4 v0x2d4b4d0_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x2d4ba00;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d4be90_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_0x2d4ba00;
T_66 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d4bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x2d4bdd0_0;
    %assign/vec4 v0x2d4be90_0, 0;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x2d52cb0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2d52ed0_0, 0, 32;
    %end;
    .thread T_67;
    .scope S_0x2d52cb0;
T_68 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d52f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x2d52ed0_0, 0;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x2d30400;
T_69 ;
    %wait E_0x2d30770;
    %load/vec4 v0x2d30d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x2d30a90_0;
    %ix/getv 3, v0x2d308a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x2d30c30, 0, 4;
T_69.0 ;
    %ix/getv 4, v0x2d308a0_0;
    %load/vec4a v0x2d30c30, 4;
    %assign/vec4 v0x2d30b50_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0x2977c70;
T_70 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d56bf0_0, 0, 1;
    %end;
    .thread T_70;
    .scope S_0x2977c70;
T_71 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d56b50_0, 0, 1;
    %end;
    .thread T_71;
    .scope S_0x2977c70;
T_72 ;
    %delay 10, 0;
    %load/vec4 v0x2d56b50_0;
    %nor/r;
    %store/vec4 v0x2d56b50_0, 0, 1;
    %jmp T_72;
    .thread T_72;
    .scope S_0x2977c70;
T_73 ;
    %vpi_call 2 57 "$dumpfile", "cputest.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d56cb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2d56cb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2d56cb0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 69 "$display", "Time | PC       | Instruction" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_73.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_73.1, 5;
    %jmp/1 T_73.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_call 2 71 "$display", "%4t | %h | %h", $time, v0x2d54690_0, v0x2d53f70_0 {0 0 0};
    %delay 20, 0;
    %jmp T_73.0;
T_73.1 ;
    %pop/vec4 1;
    %vpi_call 2 73 "$display", "... more execution (see waveform)" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 78 "$finish" {0 0 0};
    %end;
    .thread T_73;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "execution.t.v";
    "./execution.v";
    "./alu.v";
    "./datamemory.v";
    "./instructiondecoder.v";
    "./memory.v";
    "./lut.v";
    "./basicbuildingblocks.v";
    "./regfile.v";
