\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1afu__test_1_1afu}{opae\+::afu\+\_\+test\+::afu}} }{\pageref{classopae_1_1afu__test_1_1afu}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1afu__dfh}{dummy\+\_\+afu\+::afu\+\_\+dfh}} }{\pageref{uniondummy__afu_1_1afu__dfh}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1busy}{opae\+::fpga\+::types\+::busy}} }{\pageref{classopae_1_1fpga_1_1types_1_1busy}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1afu__test_1_1command}{opae\+::afu\+\_\+test\+::command}} }{\pageref{classopae_1_1afu__test_1_1command}}{}
\item\contentsline{section}{\mbox{\hyperlink{classcxl__mem__tg_1_1cxl__mem__tg}{cxl\+\_\+mem\+\_\+tg\+::cxl\+\_\+mem\+\_\+tg}} }{\pageref{classcxl__mem__tg_1_1cxl__mem__tg}}{}
\item\contentsline{section}{\mbox{\hyperlink{classcxl__mem__tg_1_1cxl__tg__test}{cxl\+\_\+mem\+\_\+tg\+::cxl\+\_\+tg\+\_\+test}} }{\pageref{classcxl__mem__tg_1_1cxl__tg__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{classdummy__afu_1_1ddr__test}{dummy\+\_\+afu\+::ddr\+\_\+test}} }{\pageref{classdummy__afu_1_1ddr__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__bank0__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank0\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__bank0__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__bank1__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank1\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__bank1__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__bank2__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank2\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__bank2__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__bank3__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+bank3\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__bank3__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__ctrl}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+ctrl}} }{\pageref{uniondummy__afu_1_1ddr__test__ctrl}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1ddr__test__stat}{dummy\+\_\+afu\+::ddr\+\_\+test\+\_\+stat}} }{\pageref{uniondummy__afu_1_1ddr__test__stat}}{}
\item\contentsline{section}{\mbox{\hyperlink{classdummy__afu_1_1dummy__afu}{dummy\+\_\+afu\+::dummy\+\_\+afu}} }{\pageref{classdummy__afu_1_1dummy__afu}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1error}{opae\+::fpga\+::types\+::error}} \\*An error object represents an error register for a resource. This is used to read out the raw value in the register. No parsing is done by this class }{\pageref{classopae_1_1fpga_1_1types_1_1error}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1event}{opae\+::fpga\+::types\+::event}} \\*Wraps fpga event routines in OPAE C }{\pageref{classopae_1_1fpga_1_1types_1_1event}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1except}{opae\+::fpga\+::types\+::except}} }{\pageref{classopae_1_1fpga_1_1types_1_1except}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1exception}{opae\+::fpga\+::types\+::exception}} }{\pageref{classopae_1_1fpga_1_1types_1_1exception}}{}
\item\contentsline{section}{\mbox{\hyperlink{structopae_1_1fpga_1_1types_1_1guid__t}{opae\+::fpga\+::types\+::guid\+\_\+t}} }{\pageref{structopae_1_1fpga_1_1types_1_1guid__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1handle}{opae\+::fpga\+::types\+::handle}} }{\pageref{classopae_1_1fpga_1_1types_1_1handle}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhost__exerciser_1_1he__cache__cmd}{host\+\_\+exerciser\+::he\+\_\+cache\+\_\+cmd}} }{\pageref{classhost__exerciser_1_1he__cache__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhost__exerciser_1_1he__cache__lpbk__cmd}{host\+\_\+exerciser\+::he\+\_\+cache\+\_\+lpbk\+\_\+cmd}} }{\pageref{classhost__exerciser_1_1he__cache__lpbk__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__cfg}{host\+\_\+exerciser\+::he\+\_\+cfg}} }{\pageref{unionhost__exerciser_1_1he__cfg}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhost__exerciser_1_1he__cmd}{host\+\_\+exerciser\+::he\+\_\+cmd}} }{\pageref{classhost__exerciser_1_1he__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__ctl}{host\+\_\+exerciser\+::he\+\_\+ctl}} }{\pageref{unionhost__exerciser_1_1he__ctl}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__dfh}{host\+\_\+exerciser\+::he\+\_\+dfh}} }{\pageref{unionhost__exerciser_1_1he__dfh}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__dsm__base}{host\+\_\+exerciser\+::he\+\_\+dsm\+\_\+base}} }{\pageref{unionhost__exerciser_1_1he__dsm__base}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__dsm__baseh}{host\+\_\+exerciser\+::he\+\_\+dsm\+\_\+baseh}} }{\pageref{unionhost__exerciser_1_1he__dsm__baseh}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__dsm__basel}{host\+\_\+exerciser\+::he\+\_\+dsm\+\_\+basel}} }{\pageref{unionhost__exerciser_1_1he__dsm__basel}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__err__status}{host\+\_\+exerciser\+::he\+\_\+err\+\_\+status}} }{\pageref{unionhost__exerciser_1_1he__err__status}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__error}{host\+\_\+exerciser\+::he\+\_\+error}} }{\pageref{unionhost__exerciser_1_1he__error}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__inact__thresh}{host\+\_\+exerciser\+::he\+\_\+inact\+\_\+thresh}} }{\pageref{unionhost__exerciser_1_1he__inact__thresh}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__info}{host\+\_\+exerciser\+::he\+\_\+info}} }{\pageref{unionhost__exerciser_1_1he__info}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__interrupt0}{host\+\_\+exerciser\+::he\+\_\+interrupt0}} }{\pageref{unionhost__exerciser_1_1he__interrupt0}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__num__lines}{host\+\_\+exerciser\+::he\+\_\+num\+\_\+lines}} }{\pageref{unionhost__exerciser_1_1he__num__lines}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__rd__addr__table__ctrl}{host\+\_\+exerciser\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+ctrl}} }{\pageref{unionhost__exerciser_1_1he__rd__addr__table__ctrl}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__rd__addr__table__data}{host\+\_\+exerciser\+::he\+\_\+rd\+\_\+addr\+\_\+table\+\_\+data}} }{\pageref{unionhost__exerciser_1_1he__rd__addr__table__data}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__rd__config}{host\+\_\+exerciser\+::he\+\_\+rd\+\_\+config}} }{\pageref{unionhost__exerciser_1_1he__rd__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__rd__num__lines}{host\+\_\+exerciser\+::he\+\_\+rd\+\_\+num\+\_\+lines}} }{\pageref{unionhost__exerciser_1_1he__rd__num__lines}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__status0}{host\+\_\+exerciser\+::he\+\_\+status0}} }{\pageref{unionhost__exerciser_1_1he__status0}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__status1}{host\+\_\+exerciser\+::he\+\_\+status1}} }{\pageref{unionhost__exerciser_1_1he__status1}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__stride}{host\+\_\+exerciser\+::he\+\_\+stride}} }{\pageref{unionhost__exerciser_1_1he__stride}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__swtest__msg}{host\+\_\+exerciser\+::he\+\_\+swtest\+\_\+msg}} }{\pageref{unionhost__exerciser_1_1he__swtest__msg}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__wr__addr__table__ctrl}{host\+\_\+exerciser\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+ctrl}} }{\pageref{unionhost__exerciser_1_1he__wr__addr__table__ctrl}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__wr__addr__table__data}{host\+\_\+exerciser\+::he\+\_\+wr\+\_\+addr\+\_\+table\+\_\+data}} }{\pageref{unionhost__exerciser_1_1he__wr__addr__table__data}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__wr__byte__enable}{host\+\_\+exerciser\+::he\+\_\+wr\+\_\+byte\+\_\+enable}} }{\pageref{unionhost__exerciser_1_1he__wr__byte__enable}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__wr__config}{host\+\_\+exerciser\+::he\+\_\+wr\+\_\+config}} }{\pageref{unionhost__exerciser_1_1he__wr__config}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionhost__exerciser_1_1he__wr__num__lines}{host\+\_\+exerciser\+::he\+\_\+wr\+\_\+num\+\_\+lines}} }{\pageref{unionhost__exerciser_1_1he__wr__num__lines}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhost__exerciser_1_1host__exerciser}{host\+\_\+exerciser\+::host\+\_\+exerciser}} }{\pageref{classhost__exerciser_1_1host__exerciser}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhost__exerciser_1_1host__exerciser__cmd}{host\+\_\+exerciser\+::host\+\_\+exerciser\+\_\+cmd}} }{\pageref{classhost__exerciser_1_1host__exerciser__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhost__exerciser_1_1host__exerciser__lpbk}{host\+\_\+exerciser\+::host\+\_\+exerciser\+\_\+lpbk}} }{\pageref{classhost__exerciser_1_1host__exerciser__lpbk}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhost__exerciser_1_1host__exerciser__mem}{host\+\_\+exerciser\+::host\+\_\+exerciser\+\_\+mem}} }{\pageref{classhost__exerciser_1_1host__exerciser__mem}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__100g__cmd}{hssi\+\_\+100g\+\_\+cmd}} }{\pageref{classhssi__100g__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__10g__cmd}{hssi\+\_\+10g\+\_\+cmd}} }{\pageref{classhssi__10g__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__200g__400g__cmd}{hssi\+\_\+200g\+\_\+400g\+\_\+cmd}} }{\pageref{classhssi__200g__400g__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__afu}{hssi\+\_\+afu}} }{\pageref{classhssi__afu}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__cmd}{hssi\+\_\+cmd}} }{\pageref{classhssi__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__pkt__filt__100g__cmd}{hssi\+\_\+pkt\+\_\+filt\+\_\+100g\+\_\+cmd}} }{\pageref{classhssi__pkt__filt__100g__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classhssi__pkt__filt__10g__cmd}{hssi\+\_\+pkt\+\_\+filt\+\_\+10g\+\_\+cmd}} }{\pageref{classhssi__pkt__filt__10g__cmd}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1invalid__param}{opae\+::fpga\+::types\+::invalid\+\_\+param}} }{\pageref{classopae_1_1fpga_1_1types_1_1invalid__param}}{}
\item\contentsline{section}{\mbox{\hyperlink{classdummy__afu_1_1lpbk__test}{dummy\+\_\+afu\+::lpbk\+\_\+test}} }{\pageref{classdummy__afu_1_1lpbk__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{structhost__exerciser_1_1MapKeyComparator}{host\+\_\+exerciser\+::\+Map\+Key\+Comparator}} }{\pageref{structhost__exerciser_1_1MapKeyComparator}}{}
\item\contentsline{section}{\mbox{\hyperlink{uniondummy__afu_1_1mem__test__ctrl}{dummy\+\_\+afu\+::mem\+\_\+test\+\_\+ctrl}} }{\pageref{uniondummy__afu_1_1mem__test__ctrl}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmem__tg_1_1mem__tg}{mem\+\_\+tg\+::mem\+\_\+tg}} }{\pageref{classmem__tg_1_1mem__tg}}{}
\item\contentsline{section}{\mbox{\hyperlink{unioncxl__mem__tg_1_1mem__tg0__count}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg0\+\_\+count}} }{\pageref{unioncxl__mem__tg_1_1mem__tg0__count}}{}
\item\contentsline{section}{\mbox{\hyperlink{unioncxl__mem__tg_1_1mem__tg1__count}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg1\+\_\+count}} }{\pageref{unioncxl__mem__tg_1_1mem__tg1__count}}{}
\item\contentsline{section}{\mbox{\hyperlink{unioncxl__mem__tg_1_1mem__tg__ctl}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg\+\_\+ctl}} }{\pageref{unioncxl__mem__tg_1_1mem__tg__ctl}}{}
\item\contentsline{section}{\mbox{\hyperlink{unioncxl__mem__tg_1_1mem__tg__status}{cxl\+\_\+mem\+\_\+tg\+::mem\+\_\+tg\+\_\+status}} }{\pageref{unioncxl__mem__tg_1_1mem__tg__status}}{}
\item\contentsline{section}{\mbox{\hyperlink{classdummy__afu_1_1mmio__test}{dummy\+\_\+afu\+::mmio\+\_\+test}} }{\pageref{classdummy__afu_1_1mmio__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{structn5010__test}{n5010\+\_\+test}} }{\pageref{structn5010__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1no__access}{opae\+::fpga\+::types\+::no\+\_\+access}} }{\pageref{classopae_1_1fpga_1_1types_1_1no__access}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1no__daemon}{opae\+::fpga\+::types\+::no\+\_\+daemon}} }{\pageref{classopae_1_1fpga_1_1types_1_1no__daemon}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1no__driver}{opae\+::fpga\+::types\+::no\+\_\+driver}} }{\pageref{classopae_1_1fpga_1_1types_1_1no__driver}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1no__memory}{opae\+::fpga\+::types\+::no\+\_\+memory}} }{\pageref{classopae_1_1fpga_1_1types_1_1no__memory}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1not__found}{opae\+::fpga\+::types\+::not\+\_\+found}} }{\pageref{classopae_1_1fpga_1_1types_1_1not__found}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1not__supported}{opae\+::fpga\+::types\+::not\+\_\+supported}} }{\pageref{classopae_1_1fpga_1_1types_1_1not__supported}}{}
\item\contentsline{section}{\mbox{\hyperlink{structopae__hash__map}{opae\+\_\+hash\+\_\+map}} }{\pageref{structopae__hash__map}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionopae_1_1afu__test_1_1pcie__address}{opae\+::afu\+\_\+test\+::pcie\+\_\+address}} }{\pageref{unionopae_1_1afu__test_1_1pcie__address}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1properties}{opae\+::fpga\+::types\+::properties}} }{\pageref{classopae_1_1fpga_1_1types_1_1properties}}{}
\item\contentsline{section}{\mbox{\hyperlink{structopae_1_1fpga_1_1types_1_1pvalue}{opae\+::fpga\+::types\+::pvalue$<$ T $>$}} \\*Wraps OPAE properties defined in the OPAE C API by associating an {\ttfamily fpga\+\_\+properties} reference with the getters and setters defined for a property }{\pageref{structopae_1_1fpga_1_1types_1_1pvalue}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1reconf__error}{opae\+::fpga\+::types\+::reconf\+\_\+error}} }{\pageref{classopae_1_1fpga_1_1types_1_1reconf__error}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1shared__buffer}{opae\+::fpga\+::types\+::shared\+\_\+buffer}} }{\pageref{classopae_1_1fpga_1_1types_1_1shared__buffer}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1src__location}{opae\+::fpga\+::types\+::src\+\_\+location}} \\*Identify a particular line in a source file }{\pageref{classopae_1_1fpga_1_1types_1_1src__location}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1sysobject}{opae\+::fpga\+::types\+::sysobject}} }{\pageref{classopae_1_1fpga_1_1types_1_1sysobject}}{}
\item\contentsline{section}{\mbox{\hyperlink{classmem__tg_1_1tg__test}{mem\+\_\+tg\+::tg\+\_\+test}} }{\pageref{classmem__tg_1_1tg__test}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1token}{opae\+::fpga\+::types\+::token}} }{\pageref{classopae_1_1fpga_1_1types_1_1token}}{}
\item\contentsline{section}{\mbox{\hyperlink{structopae_1_1fpga_1_1types_1_1event_1_1type__t}{opae\+::fpga\+::types\+::event\+::type\+\_\+t}} \\*C++ struct that is interchangeable with fpga\+\_\+event\+\_\+type enum }{\pageref{structopae_1_1fpga_1_1types_1_1event_1_1type__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{classopae_1_1fpga_1_1types_1_1version}{opae\+::fpga\+::types\+::version}} }{\pageref{classopae_1_1fpga_1_1types_1_1version}}{}
\end{DoxyCompactList}
