/*
 * clocksynth.c
 *
 *  Created on: Jul 30, 2020
 *      Author: rzou
 */
#include <assert.h>
#include <string.h>

#include "Semaphore.h"
#include "clocksynth.h"
#include "common/utils.h"
#include "I2CCommunication.h"
#include "Tasks.h"

int PreambleList[][2] = {{0x0B24, 0xC0},
                         {0x0B25, 0x00},
                         {0x0502, 0x01},
                         {0x0505, 0x03},
                         {0x0957, 0x17},
                         {0x0B4E, 0x1A}};

int PostambleList[][2] = {{0x001C, 0x01},
                          {0x0B24, 0xC3},
                          {0x0B25, 0x02}};

// hack: hardcoded register list for 156.25 MHz
int RegisterList[][2] = {
    {0x000B, 0x74},
    {0x0017, 0xD0},
    {0x0018, 0xFF},
    {0x0021, 0x0F},
    {0x002B, 0x02},
    {0x002C, 0x20},
    {0x0102, 0x01},
    {0x0112, 0x06},
    {0x0113, 0x09},
    {0x0114, 0x33},
    {0x0115, 0x08},
    {0x0117, 0x06},
    {0x0118, 0x09},
    {0x0119, 0x33},
    {0x011A, 0x08},
    {0x0126, 0x06},
    {0x0127, 0x09},
    {0x0128, 0x33},
    {0x0129, 0x08},
    {0x012B, 0x06},
    {0x012C, 0x09},
    {0x012D, 0x33},
    {0x012E, 0x08},
    {0x0141, 0x40},
    {0x0238, 0xD8},
    {0x0239, 0xD6},
    {0x023E, 0xC0},
    {0x0306, 0x16},
    {0x030B, 0x80},
    {0x0339, 0x1F},
    {0x090E, 0x02},
    {0x091C, 0x04},
    {0x0943, 0x01},
    {0x094E, 0x49},
    {0x094F, 0x02},
    {0x0A03, 0x01},
    {0x0A04, 0x01},
    {0x0A05, 0x01},
    {0x0B44, 0x0F},
    {0x0B4A, 0x0E},
    {0x0B57, 0x0E},
    {0x0B58, 0x01},
};

int initialize_clock(void)
{
  static_assert(((CLOCK_I2C_BASE == 1) || (CLOCK_I2C_BASE == 2) || (CLOCK_I2C_BASE == 3) ||
                 (CLOCK_I2C_BASE == 4) || (CLOCK_I2C_BASE == 6)),
                "Invalid I2C base");
  // Enable clocksynth, two i/o expanders via switch
  int status = apollo_i2c_ctl_w(CLOCK_I2C_BASE, CLOCK_SWITCH_I2C_ADDRESS, 1, CLOCK_SWITCH_ENABLEMAP);
  if (status != 0)
    return status;
  // Setting clock write expander to have all I/O ports (P0-7,P10-17) set as outputs
  status =
      apollo_i2c_ctl_reg_w(CLOCK_I2C_BASE, CLOCK_WRITE_EXPANDER_I2C_ADDRESS, 1, CLOCK_EXPANDER_CONFIGURATION_PORT_0, 1,
                           CLOCK_EXPANDER_CONFIGURATION_PORT_SETASOUTPUT);
  if (status != 0)
    return status;
  status =
      apollo_i2c_ctl_reg_w(CLOCK_I2C_BASE, CLOCK_WRITE_EXPANDER_I2C_ADDRESS, 1, CLOCK_EXPANDER_CONFIGURATION_PORT_1, 1,
                           CLOCK_EXPANDER_CONFIGURATION_PORT_SETASOUTPUT);
  if (status != 0)
    return status;
  // Make clock buffer for xcvrs pick synthesized clock
  status = apollo_i2c_ctl_reg_w(CLOCK_I2C_BASE, CLOCK_WRITE_EXPANDER_I2C_ADDRESS, 1, CLOCK_EXPANDER_OUTPUT_PORT_0, 1,
                                CLOCK_EXPANDER_CHOOSE_CLOCKSYNTH_4XCVR);
  if (status != 0)
    return status;
  // Configuring Clock Synthesizer chip (enable and reset) via expander
  status = apollo_i2c_ctl_reg_w(CLOCK_I2C_BASE, CLOCK_WRITE_EXPANDER_I2C_ADDRESS, 1, CLOCK_EXPANDER_OUTPUT_PORT_1, 1,
                                CLOCK_EXPANDER_ENABLE_CLOCKSYNTH);
  if (status != 0)
    return status;
  status = apollo_i2c_ctl_reg_w(CLOCK_I2C_BASE, CLOCK_WRITE_EXPANDER_I2C_ADDRESS, 1, CLOCK_EXPANDER_OUTPUT_PORT_1, 1,
                                CLOCK_EXPANDER_RESET_CLOCKSYNTH);
  if (status != 0)
    return status;
  // Clear sticky flags of clock synth status monitor (raised high after reset)
  status = apollo_i2c_ctl_reg_w(CLOCK_I2C_BASE, CLOCK_SYNTH_I2C_ADDRESS, 1, CLOCK_SYNTH_STICKY_FLAG_REGISTER, 1, 0);
  return status;
}

static int write_register(int RegList[][2], int n_row)
{
  bool ChangePage;
  int HighByte = -1;
  int status = -10;
  for (int i = 0; i < n_row; i++) {
    int NewHighByte = RegList[i][0] >> 8; // most significant 8 bits, 16 bits in total
    if (NewHighByte != HighByte) {
      ChangePage = true;
    }
    else {
      ChangePage = false;
    }
    HighByte = NewHighByte;
    uint8_t LowByte = RegList[i][0] - (NewHighByte << 8);
    uint16_t LowByte_reg_addr = LowByte;

    if (ChangePage) {
      status = apollo_i2c_ctl_reg_w(CLOCK_I2C_BASE, CLOCK_SYNTH_I2C_ADDRESS, 1, CLOCK_CHANGEPAGE_REG_ADDR, 1, NewHighByte);
      if (status != 0)
        return status;
    }
    status = apollo_i2c_ctl_reg_w(CLOCK_I2C_BASE, CLOCK_SYNTH_I2C_ADDRESS, 1, LowByte_reg_addr, 1, RegList[i][1]);
  }
  return status;
}

int load_clock(void)
{
  initialize_clock();
  int row = sizeof(PreambleList) / sizeof(PreambleList[0]);
  int status = -10;
  status = write_register(PreambleList, row);
  if (status != 0)
    return status;
  vTaskDelay(pdMS_TO_TICKS(330)); // 300 ms minimum
  row = sizeof(RegisterList) / sizeof(RegisterList[0]);
  status = write_register(RegisterList, row);
  if (status != 0)
    return status;
  vTaskDelay(pdMS_TO_TICKS(330));
  row = sizeof(PostambleList) / sizeof(PostambleList[0]);
  status = write_register(PostambleList, row);
  return status;
}

#ifdef REV2
// return the string that corresponds to the programmed file. If
// there is an error, an empty string is returned.
void getClockProgram(int device, char progname_clkdesgid[CLOCK_PROGNAME_REG_NAME],
                     char progname_eeprom[CLOCK_EEPROM_PROGNAME_REG_NAME])
{
  // first clear out the return value
  memset(progname_clkdesgid, '\0', CLOCK_PROGNAME_REG_NAME);
  memset(progname_eeprom, '\0', CLOCK_EEPROM_PROGNAME_REG_NAME);
  // ensure that the device is in the right range 0-5
  if (device < 0 || device > 4)
    return;

  // grab the semaphore to ensure unique access to I2C controller
  if (acquireI2CSemaphore(i2c2_sem) == pdFAIL) {
    log_warn(LOG_SERVICE, "could not get semaphore in time\r\n");
    return;
  }
  // extract info about device
  uint8_t mux_addr, mux_bit, dev_addr;
  uint16_t eeprom_progname_reg;
  // In Rev2 device 0 and devices 1-5 are different and hence are stored in different arrays
  // for monitoring purposes
  if (device == 0) {
    mux_addr = clkr0a_moni2c_addrs[0].mux_addr;
    mux_bit = clkr0a_moni2c_addrs[0].mux_bit;
    dev_addr = clkr0a_moni2c_addrs[0].dev_addr;
    eeprom_progname_reg = clkr0a_moni2c_addrs[0].eeprom_progname_reg;
  }
  else {
    mux_addr = clk_moni2c_addrs[device - 1].mux_addr;
    mux_bit = clk_moni2c_addrs[device - 1].mux_bit;
    dev_addr = clk_moni2c_addrs[device - 1].dev_addr;
    eeprom_progname_reg = clk_moni2c_addrs[device - 1].eeprom_progname_reg;
  }
  // set mux bit
  int status = apollo_i2c_ctl_w(CLOCK_I2C_DEV, mux_addr, 1, 1 << mux_bit);
  if (status != 0) {
    log_debug(LOG_I2C, "mux write stat=%d\r\n", status); // can't return due to semaphore
  }
  else {
    // set the page
    uint8_t page = (CLOCK_PROGNAME_REG_ADDR_START >> 8) & 0xFF;
    status = apollo_i2c_ctl_reg_w(CLOCK_I2C_DEV, dev_addr, 1,
                                  CLOCK_CHANGEPAGE_REG_ADDR, 1, page);

    // now read out the six bytes of data in two reads
    const uint8_t reg = (CLOCK_PROGNAME_REG_ADDR_START)&0xFF;
    uint16_t init_postamble_page = 32 * (device + 1) - 1;

    // read the addresses in EEPROM that store the number of registers in Preamble-register, Register, and Postamble-register list per a clock config file
    uint32_t PreambleList_row; // the size of preamble-register list of a given clock
    status += apollo_i2c_ctl_reg_r(CLOCK_I2C_DEV, CLOCK_I2C_EEPROM_ADDR, 2, (init_postamble_page << 8) + 0x007C, 1, &PreambleList_row);
    uint32_t RegisterList_row; // the size of register list of a given clock
    status += apollo_i2c_ctl_reg_r(CLOCK_I2C_DEV, CLOCK_I2C_EEPROM_ADDR, 2, (init_postamble_page << 8) + 0x007D, 2, &RegisterList_row);
    uint32_t PostambleList_row; // the size of postamble-register list of a given clock
    status += apollo_i2c_ctl_reg_r(CLOCK_I2C_DEV, CLOCK_I2C_EEPROM_ADDR, 2, (init_postamble_page << 8) + 0x007F, 1, &PostambleList_row);

    uint32_t eepromdata[2];
    // check if a given clock has been programmed or not from above set of three register values
    if (PreambleList_row == 0xff && RegisterList_row == 0xffff && PostambleList_row == 0xff) {
      // for an unprogrammed clock, an "X" will be shown in clkmon info
      eepromdata[0] = 'X';
      eepromdata[1] = '\0';
    }
    else {
      eepromdata[0] = 0UL;
      eepromdata[1] = 0UL;
      uint32_t tempdata[2];
      for (int i = 0; i < 4; ++i) {
        // four I2C transactions to read four value bytes of DESIGN_ID0-3 and DESIGN_ID4-7 clock chip addresses
        // as eepromdata[0] and eepromdat[1],respectively

        // third byte from three addresses in EEPROM is a value byte
        apollo_i2c_ctl_reg_r(CLOCK_I2C_DEV, CLOCK_I2C_EEPROM_ADDR, 2, eeprom_progname_reg + ((i)*3), 3, tempdata);
        eepromdata[0] |= ((tempdata[0] >> (16)) & 0xFF) << (i * 8);
        // third byte from three addresses in EEPROM is a value byte
        apollo_i2c_ctl_reg_r(CLOCK_I2C_DEV, CLOCK_I2C_EEPROM_ADDR, 2, eeprom_progname_reg + 12 + ((i)*3), 3, tempdata);
        eepromdata[1] |= ((tempdata[0] >> (16)) & 0xFF) << (i * 8);
      }
    }
    memcpy(progname_eeprom, eepromdata, CLOCK_EEPROM_PROGNAME_REG_COUNT);

    // read out the six bytes directly from the DESIGN_ID register
    uint32_t data[2];
    status += apollo_i2c_ctl_reg_r(CLOCK_I2C_DEV, dev_addr, 1, reg, 4, data);
    status += apollo_i2c_ctl_reg_r(CLOCK_I2C_DEV, dev_addr, 1, reg + 4, 4, data + 1);
    if (!status) // only copy if there were no errors on any reads
      memcpy(progname_clkdesgid, data, CLOCK_PROGNAME_REG_COUNT);
  }

  // release the semaphore
  // if we have a semaphore, give it
  if (xSemaphoreGetMutexHolder(i2c2_sem) == xTaskGetCurrentTaskHandle()) {
    xSemaphoreGive(i2c2_sem);
  }
}
#endif // REV2
