<paper id="1540614346"><title>Specification and properties of a cache coherence protocol model</title><year>1986</year><authors><author org="Université Paris VI - C.N.R.S. (M.A.S.I. and PRC - C3/Algorithmes répartis)" id="2709774150">Claude Girault</author><author org="Université Paris VI - C.N.R.S. (M.A.S.I. and PRC - C3/Algorithmes répartis)" id="2668804805">C. Chatelain</author><author org="Université Paris VI - C.N.R.S. (M.A.S.I. and PRC - C3/Algorithmes répartis)" id="2281859912">Serge Haddad</author></authors><n_citation>11</n_citation><doc_type>Conference</doc_type><references><reference>1522789239</reference><reference>1536746804</reference><reference>1553088758</reference><reference>1555673550</reference><reference>1573192249</reference><reference>1603361786</reference><reference>1769402780</reference><reference>1903679624</reference><reference>1982326628</reference><reference>2005607093</reference><reference>2017179936</reference><reference>2021817036</reference><reference>2052423355</reference><reference>2055823027</reference><reference>2092495200</reference><reference>2106626405</reference><reference>2173730676</reference><reference>2175765553</reference><reference>2176296250</reference><reference>2294693415</reference></references><venue id="1204434967" type="C">Applications and Theory of Petri Nets</venue><doi>10.1007/3-540-18086-9_17</doi><keywords><keyword weight="0.66337">MSI protocol</keyword><keyword weight="0.61449">Cache invalidation</keyword><keyword weight="0.61798">Cache pollution</keyword><keyword weight="0.44916">Computer science</keyword><keyword weight="0.70707">MESIF protocol</keyword><keyword weight="0.71209">MESI protocol</keyword><keyword weight="0.46524">Parallel computing</keyword><keyword weight="0.61301">Cache-only memory architecture</keyword><keyword weight="0.61224">Cache algorithms</keyword><keyword weight="0.6164">Bus sniffing</keyword><keyword weight="0.45854">Distributed computing</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>This paper describes a cache coherence protocol for an architecture composed of several processors, each with their own local cache, connected via a switching structure to a shared memory itself split into several modules managed by independent controllers. The protocol prevents processors from simultaneously modifying their respective copies and always provides a processor requiring a copy of a memory location with the most up-to-date version. A top down description and modeling of the protocol is given using Predicate/Transition nets. This modeling allows to formally describe the complex synchronizations of this protocol. Then invariants are directly obtained without unfolding the Predicate/Transition net. They are the basis for studying behavioral properties.</abstract></paper>