$date
	Thu Sep 08 18:51:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 16 ! result [15:0] $end
$var reg 8 " Ain [7:0] $end
$var reg 8 # Bin [7:0] $end
$var reg 3 $ mode [2:0] $end
$scope module a1 $end
$var wire 8 % Ain [7:0] $end
$var wire 8 & Bin [7:0] $end
$var wire 3 ' mode [2:0] $end
$var reg 16 ( result [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110111 (
b0 '
b1000100 &
b110011 %
b0 $
b1000100 #
b110011 "
b1110111 !
$end
#10
b1111111111101111 !
b1111111111101111 (
b1 $
b1 '
#20
b0 !
b0 (
b10 $
b10 '
#30
b1110111 !
b1110111 (
b11 $
b11 '
#40
b100 $
b100 '
#50
b1100110 !
b1100110 (
b101 $
b101 '
#60
b1110111 !
b1110111 (
b111 $
b111 '
#70
