Configuration	adcadcadc
STM32CubeMX 	5.4.0
Date	12/23/2019
MCU	STM32F429ZITx



PERIPHERALS	MODES	FUNCTIONS	PINS
ADC1	IN0	ADC1_IN0	PA0/WKUP
ADC1	IN4	ADC1_IN4	PA4
ETH	RMII	ETH_CRS_DV	PA7
ETH	RMII	ETH_MDC	PC1
ETH	RMII	ETH_MDIO	PA2
ETH	RMII	ETH_REF_CLK	PA1
ETH	RMII	ETH_RXD0	PC4
ETH	RMII	ETH_RXD1	PC5
ETH	RMII	ETH_TXD0	PB12
ETH	RMII	ETH_TXD1	PB13
ETH	RMII	ETH_TX_EN	PB11
SYS	SysTick	SYS_VS_Systick	VP_SYS_VS_Systick
TIM2	Internal Clock	TIM2_VS_ClockSourceINT	VP_TIM2_VS_ClockSourceINT



Pin Nb	PINs	FUNCTIONs	LABELs
27	PC1	ETH_MDC	
34	PA0/WKUP	ADC1_IN0	
35	PA1	ETH_REF_CLK	
36	PA2	ETH_MDIO	
40	PA4	ADC1_IN4	
43	PA7	ETH_CRS_DV	
44	PC4	ETH_RXD0	
45	PC5	ETH_RXD1	
70	PB11	ETH_TX_EN	
73	PB12	ETH_TXD0	
74	PB13	ETH_TXD1	
PERIPHERALS	MODES	FUNCTIONS	PINS
ADC1	IN0	ADC1_IN0	PA0/WKUP
ADC1	IN4	ADC1_IN4	PA4
ETH	RMII	ETH_CRS_DV	PA7
ETH	RMII	ETH_MDC	PC1
ETH	RMII	ETH_MDIO	PA2
ETH	RMII	ETH_REF_CLK	PA1
ETH	RMII	ETH_RXD0	PC4
ETH	RMII	ETH_RXD1	PC5
ETH	RMII	ETH_TXD0	PB12
ETH	RMII	ETH_TXD1	PB13
ETH	RMII	ETH_TX_EN	PB11
SYS	SysTick	SYS_VS_Systick	VP_SYS_VS_Systick
TIM2	Internal Clock	TIM2_VS_ClockSourceINT	VP_TIM2_VS_ClockSourceINT



Pin Nb	PINs	FUNCTIONs	LABELs
27	PC1	ETH_MDC	
34	PA0/WKUP	ADC1_IN0	
35	PA1	ETH_REF_CLK	
36	PA2	ETH_MDIO	
40	PA4	ADC1_IN4	
43	PA7	ETH_CRS_DV	
44	PC4	ETH_RXD0	
45	PC5	ETH_RXD1	
70	PB11	ETH_TX_EN	
73	PB12	ETH_TXD0	
74	PB13	ETH_TXD1	



SOFTWARE PROJECT

Project Settings : 
Project Name : adcadcadc
Project Folder : /Users/sungjinkim/stm32workspace00/adcadcadc
Toolchain / IDE : STM32CubeIDE
Firmware Package Name and Version : STM32Cube FW_F4 V1.24.2


Code Generation Settings : 
STM32Cube MCU packages and embedded software packs : Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files per peripheral : No
Backup previously generated files when re-generating : No
Delete previously generated files when not re-generated : Yes
Set all free pins as analog (to optimize the power consumption) : No


Toolchains Settings : 
Compiler Optimizations : 





