
Absaugung.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001dc0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08001ecc  08001ecc  00011ecc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001f00  08001f00  00011f00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001f04  08001f04  00011f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08001f08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000a0  20000024  08001f2c  00020024  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000c4  08001f2c  000200c4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c297  00000000  00000000  0002004d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000018e3  00000000  00000000  0002c2e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000008c8  00000000  00000000  0002dbc8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000820  00000000  00000000  0002e490  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00003b6e  00000000  00000000  0002ecb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002bfc  00000000  00000000  0003281e  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0003541a  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002394  00000000  00000000  00035498  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000024 	.word	0x20000024
 8000128:	00000000 	.word	0x00000000
 800012c:	08001eb4 	.word	0x08001eb4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000028 	.word	0x20000028
 8000148:	08001eb4 	.word	0x08001eb4

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a08      	ldr	r2, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f91d 	bl	800039c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 fd36 	bl	8001bd8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f935 	bl	8000406 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f8fd 	bl	80003b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000020 	.word	0x20000020
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000040 	.word	0x20000040

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000040 	.word	0x20000040

08000210 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f003 0307 	and.w	r3, r3, #7
 800021e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <NVIC_SetPriorityGrouping+0x44>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000226:	68ba      	ldr	r2, [r7, #8]
 8000228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800022c:	4013      	ands	r3, r2
 800022e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800023c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000242:	4a04      	ldr	r2, [pc, #16]	; (8000254 <NVIC_SetPriorityGrouping+0x44>)
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	60d3      	str	r3, [r2, #12]
}
 8000248:	bf00      	nop
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800025c:	4b04      	ldr	r3, [pc, #16]	; (8000270 <NVIC_GetPriorityGrouping+0x18>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	0a1b      	lsrs	r3, r3, #8
 8000262:	f003 0307 	and.w	r3, r3, #7
}
 8000266:	4618      	mov	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 800027e:	4908      	ldr	r1, [pc, #32]	; (80002a0 <NVIC_EnableIRQ+0x2c>)
 8000280:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000284:	095b      	lsrs	r3, r3, #5
 8000286:	79fa      	ldrb	r2, [r7, #7]
 8000288:	f002 021f 	and.w	r2, r2, #31
 800028c:	2001      	movs	r0, #1
 800028e:	fa00 f202 	lsl.w	r2, r0, r2
 8000292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000296:	bf00      	nop
 8000298:	370c      	adds	r7, #12
 800029a:	46bd      	mov	sp, r7
 800029c:	bc80      	pop	{r7}
 800029e:	4770      	bx	lr
 80002a0:	e000e100 	.word	0xe000e100

080002a4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002a4:	b480      	push	{r7}
 80002a6:	b083      	sub	sp, #12
 80002a8:	af00      	add	r7, sp, #0
 80002aa:	4603      	mov	r3, r0
 80002ac:	6039      	str	r1, [r7, #0]
 80002ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 80002b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	da0b      	bge.n	80002d0 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002b8:	490d      	ldr	r1, [pc, #52]	; (80002f0 <NVIC_SetPriority+0x4c>)
 80002ba:	79fb      	ldrb	r3, [r7, #7]
 80002bc:	f003 030f 	and.w	r3, r3, #15
 80002c0:	3b04      	subs	r3, #4
 80002c2:	683a      	ldr	r2, [r7, #0]
 80002c4:	b2d2      	uxtb	r2, r2
 80002c6:	0112      	lsls	r2, r2, #4
 80002c8:	b2d2      	uxtb	r2, r2
 80002ca:	440b      	add	r3, r1
 80002cc:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002ce:	e009      	b.n	80002e4 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d0:	4908      	ldr	r1, [pc, #32]	; (80002f4 <NVIC_SetPriority+0x50>)
 80002d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002d6:	683a      	ldr	r2, [r7, #0]
 80002d8:	b2d2      	uxtb	r2, r2
 80002da:	0112      	lsls	r2, r2, #4
 80002dc:	b2d2      	uxtb	r2, r2
 80002de:	440b      	add	r3, r1
 80002e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80002e4:	bf00      	nop
 80002e6:	370c      	adds	r7, #12
 80002e8:	46bd      	mov	sp, r7
 80002ea:	bc80      	pop	{r7}
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop
 80002f0:	e000ed00 	.word	0xe000ed00
 80002f4:	e000e100 	.word	0xe000e100

080002f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002f8:	b480      	push	{r7}
 80002fa:	b089      	sub	sp, #36	; 0x24
 80002fc:	af00      	add	r7, sp, #0
 80002fe:	60f8      	str	r0, [r7, #12]
 8000300:	60b9      	str	r1, [r7, #8]
 8000302:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000304:	68fb      	ldr	r3, [r7, #12]
 8000306:	f003 0307 	and.w	r3, r3, #7
 800030a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800030c:	69fb      	ldr	r3, [r7, #28]
 800030e:	f1c3 0307 	rsb	r3, r3, #7
 8000312:	2b04      	cmp	r3, #4
 8000314:	bf28      	it	cs
 8000316:	2304      	movcs	r3, #4
 8000318:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800031a:	69fb      	ldr	r3, [r7, #28]
 800031c:	3304      	adds	r3, #4
 800031e:	2b06      	cmp	r3, #6
 8000320:	d902      	bls.n	8000328 <NVIC_EncodePriority+0x30>
 8000322:	69fb      	ldr	r3, [r7, #28]
 8000324:	3b03      	subs	r3, #3
 8000326:	e000      	b.n	800032a <NVIC_EncodePriority+0x32>
 8000328:	2300      	movs	r3, #0
 800032a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800032c:	2201      	movs	r2, #1
 800032e:	69bb      	ldr	r3, [r7, #24]
 8000330:	fa02 f303 	lsl.w	r3, r2, r3
 8000334:	1e5a      	subs	r2, r3, #1
 8000336:	68bb      	ldr	r3, [r7, #8]
 8000338:	401a      	ands	r2, r3
 800033a:	697b      	ldr	r3, [r7, #20]
 800033c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800033e:	2101      	movs	r1, #1
 8000340:	697b      	ldr	r3, [r7, #20]
 8000342:	fa01 f303 	lsl.w	r3, r1, r3
 8000346:	1e59      	subs	r1, r3, #1
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800034c:	4313      	orrs	r3, r2
         );
}
 800034e:	4618      	mov	r0, r3
 8000350:	3724      	adds	r7, #36	; 0x24
 8000352:	46bd      	mov	sp, r7
 8000354:	bc80      	pop	{r7}
 8000356:	4770      	bx	lr

08000358 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	b082      	sub	sp, #8
 800035c:	af00      	add	r7, sp, #0
 800035e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	3b01      	subs	r3, #1
 8000364:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000368:	d301      	bcc.n	800036e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800036a:	2301      	movs	r3, #1
 800036c:	e00f      	b.n	800038e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800036e:	4a0a      	ldr	r2, [pc, #40]	; (8000398 <SysTick_Config+0x40>)
 8000370:	687b      	ldr	r3, [r7, #4]
 8000372:	3b01      	subs	r3, #1
 8000374:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000376:	210f      	movs	r1, #15
 8000378:	f04f 30ff 	mov.w	r0, #4294967295
 800037c:	f7ff ff92 	bl	80002a4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000380:	4b05      	ldr	r3, [pc, #20]	; (8000398 <SysTick_Config+0x40>)
 8000382:	2200      	movs	r2, #0
 8000384:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000386:	4b04      	ldr	r3, [pc, #16]	; (8000398 <SysTick_Config+0x40>)
 8000388:	2207      	movs	r2, #7
 800038a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800038c:	2300      	movs	r3, #0
}
 800038e:	4618      	mov	r0, r3
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	e000e010 	.word	0xe000e010

0800039c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b082      	sub	sp, #8
 80003a0:	af00      	add	r7, sp, #0
 80003a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003a4:	6878      	ldr	r0, [r7, #4]
 80003a6:	f7ff ff33 	bl	8000210 <NVIC_SetPriorityGrouping>
}
 80003aa:	bf00      	nop
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}

080003b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003b2:	b580      	push	{r7, lr}
 80003b4:	b086      	sub	sp, #24
 80003b6:	af00      	add	r7, sp, #0
 80003b8:	4603      	mov	r3, r0
 80003ba:	60b9      	str	r1, [r7, #8]
 80003bc:	607a      	str	r2, [r7, #4]
 80003be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003c0:	2300      	movs	r3, #0
 80003c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003c4:	f7ff ff48 	bl	8000258 <NVIC_GetPriorityGrouping>
 80003c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003ca:	687a      	ldr	r2, [r7, #4]
 80003cc:	68b9      	ldr	r1, [r7, #8]
 80003ce:	6978      	ldr	r0, [r7, #20]
 80003d0:	f7ff ff92 	bl	80002f8 <NVIC_EncodePriority>
 80003d4:	4602      	mov	r2, r0
 80003d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003da:	4611      	mov	r1, r2
 80003dc:	4618      	mov	r0, r3
 80003de:	f7ff ff61 	bl	80002a4 <NVIC_SetPriority>
}
 80003e2:	bf00      	nop
 80003e4:	3718      	adds	r7, #24
 80003e6:	46bd      	mov	sp, r7
 80003e8:	bd80      	pop	{r7, pc}

080003ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003ea:	b580      	push	{r7, lr}
 80003ec:	b082      	sub	sp, #8
 80003ee:	af00      	add	r7, sp, #0
 80003f0:	4603      	mov	r3, r0
 80003f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80003f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80003f8:	4618      	mov	r0, r3
 80003fa:	f7ff ff3b 	bl	8000274 <NVIC_EnableIRQ>
}
 80003fe:	bf00      	nop
 8000400:	3708      	adds	r7, #8
 8000402:	46bd      	mov	sp, r7
 8000404:	bd80      	pop	{r7, pc}

08000406 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000406:	b580      	push	{r7, lr}
 8000408:	b082      	sub	sp, #8
 800040a:	af00      	add	r7, sp, #0
 800040c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800040e:	6878      	ldr	r0, [r7, #4]
 8000410:	f7ff ffa2 	bl	8000358 <SysTick_Config>
 8000414:	4603      	mov	r3, r0
}
 8000416:	4618      	mov	r0, r3
 8000418:	3708      	adds	r7, #8
 800041a:	46bd      	mov	sp, r7
 800041c:	bd80      	pop	{r7, pc}
	...

08000420 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000420:	b480      	push	{r7}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	2b04      	cmp	r3, #4
 800042c:	d106      	bne.n	800043c <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800042e:	4a09      	ldr	r2, [pc, #36]	; (8000454 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000430:	4b08      	ldr	r3, [pc, #32]	; (8000454 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	f043 0304 	orr.w	r3, r3, #4
 8000438:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800043a:	e005      	b.n	8000448 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 800043c:	4a05      	ldr	r2, [pc, #20]	; (8000454 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800043e:	4b05      	ldr	r3, [pc, #20]	; (8000454 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f023 0304 	bic.w	r3, r3, #4
 8000446:	6013      	str	r3, [r2, #0]
}
 8000448:	bf00      	nop
 800044a:	370c      	adds	r7, #12
 800044c:	46bd      	mov	sp, r7
 800044e:	bc80      	pop	{r7}
 8000450:	4770      	bx	lr
 8000452:	bf00      	nop
 8000454:	e000e010 	.word	0xe000e010

08000458 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800045c:	f000 f802 	bl	8000464 <HAL_SYSTICK_Callback>
}
 8000460:	bf00      	nop
 8000462:	bd80      	pop	{r7, pc}

08000464 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000464:	b480      	push	{r7}
 8000466:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 8000468:	bf00      	nop
 800046a:	46bd      	mov	sp, r7
 800046c:	bc80      	pop	{r7}
 800046e:	4770      	bx	lr

08000470 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000470:	b480      	push	{r7}
 8000472:	b08b      	sub	sp, #44	; 0x2c
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
 8000478:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800047a:	2300      	movs	r3, #0
 800047c:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 800047e:	2300      	movs	r3, #0
 8000480:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8000482:	2300      	movs	r3, #0
 8000484:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8000486:	2300      	movs	r3, #0
 8000488:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 800048a:	2300      	movs	r3, #0
 800048c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 800048e:	2300      	movs	r3, #0
 8000490:	627b      	str	r3, [r7, #36]	; 0x24
 8000492:	e127      	b.n	80006e4 <HAL_GPIO_Init+0x274>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8000494:	2201      	movs	r2, #1
 8000496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000498:	fa02 f303 	lsl.w	r3, r2, r3
 800049c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800049e:	683b      	ldr	r3, [r7, #0]
 80004a0:	681a      	ldr	r2, [r3, #0]
 80004a2:	69fb      	ldr	r3, [r7, #28]
 80004a4:	4013      	ands	r3, r2
 80004a6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80004a8:	69ba      	ldr	r2, [r7, #24]
 80004aa:	69fb      	ldr	r3, [r7, #28]
 80004ac:	429a      	cmp	r2, r3
 80004ae:	f040 8116 	bne.w	80006de <HAL_GPIO_Init+0x26e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80004b2:	683b      	ldr	r3, [r7, #0]
 80004b4:	685b      	ldr	r3, [r3, #4]
 80004b6:	2b12      	cmp	r3, #18
 80004b8:	d034      	beq.n	8000524 <HAL_GPIO_Init+0xb4>
 80004ba:	2b12      	cmp	r3, #18
 80004bc:	d80d      	bhi.n	80004da <HAL_GPIO_Init+0x6a>
 80004be:	2b02      	cmp	r3, #2
 80004c0:	d02b      	beq.n	800051a <HAL_GPIO_Init+0xaa>
 80004c2:	2b02      	cmp	r3, #2
 80004c4:	d804      	bhi.n	80004d0 <HAL_GPIO_Init+0x60>
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d031      	beq.n	800052e <HAL_GPIO_Init+0xbe>
 80004ca:	2b01      	cmp	r3, #1
 80004cc:	d01c      	beq.n	8000508 <HAL_GPIO_Init+0x98>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004ce:	e048      	b.n	8000562 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80004d0:	2b03      	cmp	r3, #3
 80004d2:	d043      	beq.n	800055c <HAL_GPIO_Init+0xec>
 80004d4:	2b11      	cmp	r3, #17
 80004d6:	d01b      	beq.n	8000510 <HAL_GPIO_Init+0xa0>
          break;
 80004d8:	e043      	b.n	8000562 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80004da:	4a87      	ldr	r2, [pc, #540]	; (80006f8 <HAL_GPIO_Init+0x288>)
 80004dc:	4293      	cmp	r3, r2
 80004de:	d026      	beq.n	800052e <HAL_GPIO_Init+0xbe>
 80004e0:	4a85      	ldr	r2, [pc, #532]	; (80006f8 <HAL_GPIO_Init+0x288>)
 80004e2:	4293      	cmp	r3, r2
 80004e4:	d806      	bhi.n	80004f4 <HAL_GPIO_Init+0x84>
 80004e6:	4a85      	ldr	r2, [pc, #532]	; (80006fc <HAL_GPIO_Init+0x28c>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d020      	beq.n	800052e <HAL_GPIO_Init+0xbe>
 80004ec:	4a84      	ldr	r2, [pc, #528]	; (8000700 <HAL_GPIO_Init+0x290>)
 80004ee:	4293      	cmp	r3, r2
 80004f0:	d01d      	beq.n	800052e <HAL_GPIO_Init+0xbe>
          break;
 80004f2:	e036      	b.n	8000562 <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 80004f4:	4a83      	ldr	r2, [pc, #524]	; (8000704 <HAL_GPIO_Init+0x294>)
 80004f6:	4293      	cmp	r3, r2
 80004f8:	d019      	beq.n	800052e <HAL_GPIO_Init+0xbe>
 80004fa:	4a83      	ldr	r2, [pc, #524]	; (8000708 <HAL_GPIO_Init+0x298>)
 80004fc:	4293      	cmp	r3, r2
 80004fe:	d016      	beq.n	800052e <HAL_GPIO_Init+0xbe>
 8000500:	4a82      	ldr	r2, [pc, #520]	; (800070c <HAL_GPIO_Init+0x29c>)
 8000502:	4293      	cmp	r3, r2
 8000504:	d013      	beq.n	800052e <HAL_GPIO_Init+0xbe>
          break;
 8000506:	e02c      	b.n	8000562 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000508:	683b      	ldr	r3, [r7, #0]
 800050a:	68db      	ldr	r3, [r3, #12]
 800050c:	623b      	str	r3, [r7, #32]
          break;
 800050e:	e028      	b.n	8000562 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	3304      	adds	r3, #4
 8000516:	623b      	str	r3, [r7, #32]
          break;
 8000518:	e023      	b.n	8000562 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	68db      	ldr	r3, [r3, #12]
 800051e:	3308      	adds	r3, #8
 8000520:	623b      	str	r3, [r7, #32]
          break;
 8000522:	e01e      	b.n	8000562 <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000524:	683b      	ldr	r3, [r7, #0]
 8000526:	68db      	ldr	r3, [r3, #12]
 8000528:	330c      	adds	r3, #12
 800052a:	623b      	str	r3, [r7, #32]
          break;
 800052c:	e019      	b.n	8000562 <HAL_GPIO_Init+0xf2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	689b      	ldr	r3, [r3, #8]
 8000532:	2b00      	cmp	r3, #0
 8000534:	d102      	bne.n	800053c <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000536:	2304      	movs	r3, #4
 8000538:	623b      	str	r3, [r7, #32]
          break;
 800053a:	e012      	b.n	8000562 <HAL_GPIO_Init+0xf2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	689b      	ldr	r3, [r3, #8]
 8000540:	2b01      	cmp	r3, #1
 8000542:	d105      	bne.n	8000550 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000544:	2308      	movs	r3, #8
 8000546:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	69fa      	ldr	r2, [r7, #28]
 800054c:	611a      	str	r2, [r3, #16]
          break;
 800054e:	e008      	b.n	8000562 <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000550:	2308      	movs	r3, #8
 8000552:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	69fa      	ldr	r2, [r7, #28]
 8000558:	615a      	str	r2, [r3, #20]
          break;
 800055a:	e002      	b.n	8000562 <HAL_GPIO_Init+0xf2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800055c:	2300      	movs	r3, #0
 800055e:	623b      	str	r3, [r7, #32]
          break;
 8000560:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000562:	69bb      	ldr	r3, [r7, #24]
 8000564:	2bff      	cmp	r3, #255	; 0xff
 8000566:	d801      	bhi.n	800056c <HAL_GPIO_Init+0xfc>
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	e001      	b.n	8000570 <HAL_GPIO_Init+0x100>
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	3304      	adds	r3, #4
 8000570:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8000572:	69bb      	ldr	r3, [r7, #24]
 8000574:	2bff      	cmp	r3, #255	; 0xff
 8000576:	d802      	bhi.n	800057e <HAL_GPIO_Init+0x10e>
 8000578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800057a:	009b      	lsls	r3, r3, #2
 800057c:	e002      	b.n	8000584 <HAL_GPIO_Init+0x114>
 800057e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000580:	3b08      	subs	r3, #8
 8000582:	009b      	lsls	r3, r3, #2
 8000584:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000586:	68fb      	ldr	r3, [r7, #12]
 8000588:	681a      	ldr	r2, [r3, #0]
 800058a:	210f      	movs	r1, #15
 800058c:	693b      	ldr	r3, [r7, #16]
 800058e:	fa01 f303 	lsl.w	r3, r1, r3
 8000592:	43db      	mvns	r3, r3
 8000594:	401a      	ands	r2, r3
 8000596:	6a39      	ldr	r1, [r7, #32]
 8000598:	693b      	ldr	r3, [r7, #16]
 800059a:	fa01 f303 	lsl.w	r3, r1, r3
 800059e:	431a      	orrs	r2, r3
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80005a4:	683b      	ldr	r3, [r7, #0]
 80005a6:	685b      	ldr	r3, [r3, #4]
 80005a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	f000 8096 	beq.w	80006de <HAL_GPIO_Init+0x26e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80005b2:	4a57      	ldr	r2, [pc, #348]	; (8000710 <HAL_GPIO_Init+0x2a0>)
 80005b4:	4b56      	ldr	r3, [pc, #344]	; (8000710 <HAL_GPIO_Init+0x2a0>)
 80005b6:	699b      	ldr	r3, [r3, #24]
 80005b8:	f043 0301 	orr.w	r3, r3, #1
 80005bc:	6193      	str	r3, [r2, #24]
 80005be:	4b54      	ldr	r3, [pc, #336]	; (8000710 <HAL_GPIO_Init+0x2a0>)
 80005c0:	699b      	ldr	r3, [r3, #24]
 80005c2:	f003 0301 	and.w	r3, r3, #1
 80005c6:	60bb      	str	r3, [r7, #8]
 80005c8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80005ca:	4a52      	ldr	r2, [pc, #328]	; (8000714 <HAL_GPIO_Init+0x2a4>)
 80005cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ce:	089b      	lsrs	r3, r3, #2
 80005d0:	3302      	adds	r3, #2
 80005d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005d6:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80005d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005da:	f003 0303 	and.w	r3, r3, #3
 80005de:	009b      	lsls	r3, r3, #2
 80005e0:	220f      	movs	r2, #15
 80005e2:	fa02 f303 	lsl.w	r3, r2, r3
 80005e6:	43db      	mvns	r3, r3
 80005e8:	697a      	ldr	r2, [r7, #20]
 80005ea:	4013      	ands	r3, r2
 80005ec:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	4a49      	ldr	r2, [pc, #292]	; (8000718 <HAL_GPIO_Init+0x2a8>)
 80005f2:	4293      	cmp	r3, r2
 80005f4:	d013      	beq.n	800061e <HAL_GPIO_Init+0x1ae>
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	4a48      	ldr	r2, [pc, #288]	; (800071c <HAL_GPIO_Init+0x2ac>)
 80005fa:	4293      	cmp	r3, r2
 80005fc:	d00d      	beq.n	800061a <HAL_GPIO_Init+0x1aa>
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4a47      	ldr	r2, [pc, #284]	; (8000720 <HAL_GPIO_Init+0x2b0>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d007      	beq.n	8000616 <HAL_GPIO_Init+0x1a6>
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	4a46      	ldr	r2, [pc, #280]	; (8000724 <HAL_GPIO_Init+0x2b4>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d101      	bne.n	8000612 <HAL_GPIO_Init+0x1a2>
 800060e:	2303      	movs	r3, #3
 8000610:	e006      	b.n	8000620 <HAL_GPIO_Init+0x1b0>
 8000612:	2304      	movs	r3, #4
 8000614:	e004      	b.n	8000620 <HAL_GPIO_Init+0x1b0>
 8000616:	2302      	movs	r3, #2
 8000618:	e002      	b.n	8000620 <HAL_GPIO_Init+0x1b0>
 800061a:	2301      	movs	r3, #1
 800061c:	e000      	b.n	8000620 <HAL_GPIO_Init+0x1b0>
 800061e:	2300      	movs	r3, #0
 8000620:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000622:	f002 0203 	and.w	r2, r2, #3
 8000626:	0092      	lsls	r2, r2, #2
 8000628:	4093      	lsls	r3, r2
 800062a:	697a      	ldr	r2, [r7, #20]
 800062c:	4313      	orrs	r3, r2
 800062e:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8000630:	4938      	ldr	r1, [pc, #224]	; (8000714 <HAL_GPIO_Init+0x2a4>)
 8000632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000634:	089b      	lsrs	r3, r3, #2
 8000636:	3302      	adds	r3, #2
 8000638:	697a      	ldr	r2, [r7, #20]
 800063a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800063e:	683b      	ldr	r3, [r7, #0]
 8000640:	685b      	ldr	r3, [r3, #4]
 8000642:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000646:	2b00      	cmp	r3, #0
 8000648:	d006      	beq.n	8000658 <HAL_GPIO_Init+0x1e8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800064a:	4937      	ldr	r1, [pc, #220]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 800064c:	4b36      	ldr	r3, [pc, #216]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 800064e:	681a      	ldr	r2, [r3, #0]
 8000650:	69bb      	ldr	r3, [r7, #24]
 8000652:	4313      	orrs	r3, r2
 8000654:	600b      	str	r3, [r1, #0]
 8000656:	e006      	b.n	8000666 <HAL_GPIO_Init+0x1f6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000658:	4933      	ldr	r1, [pc, #204]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 800065a:	4b33      	ldr	r3, [pc, #204]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 800065c:	681a      	ldr	r2, [r3, #0]
 800065e:	69bb      	ldr	r3, [r7, #24]
 8000660:	43db      	mvns	r3, r3
 8000662:	4013      	ands	r3, r2
 8000664:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	685b      	ldr	r3, [r3, #4]
 800066a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800066e:	2b00      	cmp	r3, #0
 8000670:	d006      	beq.n	8000680 <HAL_GPIO_Init+0x210>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000672:	492d      	ldr	r1, [pc, #180]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 8000674:	4b2c      	ldr	r3, [pc, #176]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 8000676:	685a      	ldr	r2, [r3, #4]
 8000678:	69bb      	ldr	r3, [r7, #24]
 800067a:	4313      	orrs	r3, r2
 800067c:	604b      	str	r3, [r1, #4]
 800067e:	e006      	b.n	800068e <HAL_GPIO_Init+0x21e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000680:	4929      	ldr	r1, [pc, #164]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 8000682:	4b29      	ldr	r3, [pc, #164]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 8000684:	685a      	ldr	r2, [r3, #4]
 8000686:	69bb      	ldr	r3, [r7, #24]
 8000688:	43db      	mvns	r3, r3
 800068a:	4013      	ands	r3, r2
 800068c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800068e:	683b      	ldr	r3, [r7, #0]
 8000690:	685b      	ldr	r3, [r3, #4]
 8000692:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000696:	2b00      	cmp	r3, #0
 8000698:	d006      	beq.n	80006a8 <HAL_GPIO_Init+0x238>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800069a:	4923      	ldr	r1, [pc, #140]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 800069c:	4b22      	ldr	r3, [pc, #136]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 800069e:	689a      	ldr	r2, [r3, #8]
 80006a0:	69bb      	ldr	r3, [r7, #24]
 80006a2:	4313      	orrs	r3, r2
 80006a4:	608b      	str	r3, [r1, #8]
 80006a6:	e006      	b.n	80006b6 <HAL_GPIO_Init+0x246>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80006a8:	491f      	ldr	r1, [pc, #124]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 80006aa:	4b1f      	ldr	r3, [pc, #124]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 80006ac:	689a      	ldr	r2, [r3, #8]
 80006ae:	69bb      	ldr	r3, [r7, #24]
 80006b0:	43db      	mvns	r3, r3
 80006b2:	4013      	ands	r3, r2
 80006b4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	685b      	ldr	r3, [r3, #4]
 80006ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d006      	beq.n	80006d0 <HAL_GPIO_Init+0x260>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80006c2:	4919      	ldr	r1, [pc, #100]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 80006c4:	4b18      	ldr	r3, [pc, #96]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 80006c6:	68da      	ldr	r2, [r3, #12]
 80006c8:	69bb      	ldr	r3, [r7, #24]
 80006ca:	4313      	orrs	r3, r2
 80006cc:	60cb      	str	r3, [r1, #12]
 80006ce:	e006      	b.n	80006de <HAL_GPIO_Init+0x26e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006d0:	4915      	ldr	r1, [pc, #84]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 80006d2:	4b15      	ldr	r3, [pc, #84]	; (8000728 <HAL_GPIO_Init+0x2b8>)
 80006d4:	68da      	ldr	r2, [r3, #12]
 80006d6:	69bb      	ldr	r3, [r7, #24]
 80006d8:	43db      	mvns	r3, r3
 80006da:	4013      	ands	r3, r2
 80006dc:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80006de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e0:	3301      	adds	r3, #1
 80006e2:	627b      	str	r3, [r7, #36]	; 0x24
 80006e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006e6:	2b0f      	cmp	r3, #15
 80006e8:	f67f aed4 	bls.w	8000494 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 80006ec:	bf00      	nop
 80006ee:	372c      	adds	r7, #44	; 0x2c
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bc80      	pop	{r7}
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	10210000 	.word	0x10210000
 80006fc:	10110000 	.word	0x10110000
 8000700:	10120000 	.word	0x10120000
 8000704:	10310000 	.word	0x10310000
 8000708:	10320000 	.word	0x10320000
 800070c:	10220000 	.word	0x10220000
 8000710:	40021000 	.word	0x40021000
 8000714:	40010000 	.word	0x40010000
 8000718:	40010800 	.word	0x40010800
 800071c:	40010c00 	.word	0x40010c00
 8000720:	40011000 	.word	0x40011000
 8000724:	40011400 	.word	0x40011400
 8000728:	40010400 	.word	0x40010400

0800072c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800072c:	b480      	push	{r7}
 800072e:	b085      	sub	sp, #20
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
 8000734:	460b      	mov	r3, r1
 8000736:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	689a      	ldr	r2, [r3, #8]
 800073c:	887b      	ldrh	r3, [r7, #2]
 800073e:	4013      	ands	r3, r2
 8000740:	2b00      	cmp	r3, #0
 8000742:	d002      	beq.n	800074a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000744:	2301      	movs	r3, #1
 8000746:	73fb      	strb	r3, [r7, #15]
 8000748:	e001      	b.n	800074e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800074a:	2300      	movs	r3, #0
 800074c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800074e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000750:	4618      	mov	r0, r3
 8000752:	3714      	adds	r7, #20
 8000754:	46bd      	mov	sp, r7
 8000756:	bc80      	pop	{r7}
 8000758:	4770      	bx	lr

0800075a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800075a:	b480      	push	{r7}
 800075c:	b083      	sub	sp, #12
 800075e:	af00      	add	r7, sp, #0
 8000760:	6078      	str	r0, [r7, #4]
 8000762:	460b      	mov	r3, r1
 8000764:	807b      	strh	r3, [r7, #2]
 8000766:	4613      	mov	r3, r2
 8000768:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800076a:	787b      	ldrb	r3, [r7, #1]
 800076c:	2b00      	cmp	r3, #0
 800076e:	d003      	beq.n	8000778 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000770:	887a      	ldrh	r2, [r7, #2]
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000776:	e003      	b.n	8000780 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000778:	887b      	ldrh	r3, [r7, #2]
 800077a:	041a      	lsls	r2, r3, #16
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	611a      	str	r2, [r3, #16]
}
 8000780:	bf00      	nop
 8000782:	370c      	adds	r7, #12
 8000784:	46bd      	mov	sp, r7
 8000786:	bc80      	pop	{r7}
 8000788:	4770      	bx	lr
	...

0800078c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
 8000792:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000794:	2300      	movs	r3, #0
 8000796:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	f003 0301 	and.w	r3, r3, #1
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	f000 8087 	beq.w	80008b4 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80007a6:	4b92      	ldr	r3, [pc, #584]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	f003 030c 	and.w	r3, r3, #12
 80007ae:	2b04      	cmp	r3, #4
 80007b0:	d00c      	beq.n	80007cc <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007b2:	4b8f      	ldr	r3, [pc, #572]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80007b4:	685b      	ldr	r3, [r3, #4]
 80007b6:	f003 030c 	and.w	r3, r3, #12
 80007ba:	2b08      	cmp	r3, #8
 80007bc:	d112      	bne.n	80007e4 <HAL_RCC_OscConfig+0x58>
 80007be:	4b8c      	ldr	r3, [pc, #560]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80007c0:	685b      	ldr	r3, [r3, #4]
 80007c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80007c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007ca:	d10b      	bne.n	80007e4 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007cc:	4b88      	ldr	r3, [pc, #544]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d06c      	beq.n	80008b2 <HAL_RCC_OscConfig+0x126>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d168      	bne.n	80008b2 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 80007e0:	2301      	movs	r3, #1
 80007e2:	e22d      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	685b      	ldr	r3, [r3, #4]
 80007e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007ec:	d106      	bne.n	80007fc <HAL_RCC_OscConfig+0x70>
 80007ee:	4a80      	ldr	r2, [pc, #512]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80007f0:	4b7f      	ldr	r3, [pc, #508]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007f8:	6013      	str	r3, [r2, #0]
 80007fa:	e02e      	b.n	800085a <HAL_RCC_OscConfig+0xce>
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	685b      	ldr	r3, [r3, #4]
 8000800:	2b00      	cmp	r3, #0
 8000802:	d10c      	bne.n	800081e <HAL_RCC_OscConfig+0x92>
 8000804:	4a7a      	ldr	r2, [pc, #488]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000806:	4b7a      	ldr	r3, [pc, #488]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800080e:	6013      	str	r3, [r2, #0]
 8000810:	4a77      	ldr	r2, [pc, #476]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000812:	4b77      	ldr	r3, [pc, #476]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800081a:	6013      	str	r3, [r2, #0]
 800081c:	e01d      	b.n	800085a <HAL_RCC_OscConfig+0xce>
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	685b      	ldr	r3, [r3, #4]
 8000822:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000826:	d10c      	bne.n	8000842 <HAL_RCC_OscConfig+0xb6>
 8000828:	4a71      	ldr	r2, [pc, #452]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 800082a:	4b71      	ldr	r3, [pc, #452]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 800082c:	681b      	ldr	r3, [r3, #0]
 800082e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000832:	6013      	str	r3, [r2, #0]
 8000834:	4a6e      	ldr	r2, [pc, #440]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000836:	4b6e      	ldr	r3, [pc, #440]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800083e:	6013      	str	r3, [r2, #0]
 8000840:	e00b      	b.n	800085a <HAL_RCC_OscConfig+0xce>
 8000842:	4a6b      	ldr	r2, [pc, #428]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000844:	4b6a      	ldr	r3, [pc, #424]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000846:	681b      	ldr	r3, [r3, #0]
 8000848:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800084c:	6013      	str	r3, [r2, #0]
 800084e:	4a68      	ldr	r2, [pc, #416]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000850:	4b67      	ldr	r3, [pc, #412]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000858:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	685b      	ldr	r3, [r3, #4]
 800085e:	2b00      	cmp	r3, #0
 8000860:	d013      	beq.n	800088a <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000862:	f7ff fccb 	bl	80001fc <HAL_GetTick>
 8000866:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000868:	e008      	b.n	800087c <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800086a:	f7ff fcc7 	bl	80001fc <HAL_GetTick>
 800086e:	4602      	mov	r2, r0
 8000870:	693b      	ldr	r3, [r7, #16]
 8000872:	1ad3      	subs	r3, r2, r3
 8000874:	2b64      	cmp	r3, #100	; 0x64
 8000876:	d901      	bls.n	800087c <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8000878:	2303      	movs	r3, #3
 800087a:	e1e1      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800087c:	4b5c      	ldr	r3, [pc, #368]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000884:	2b00      	cmp	r3, #0
 8000886:	d0f0      	beq.n	800086a <HAL_RCC_OscConfig+0xde>
 8000888:	e014      	b.n	80008b4 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800088a:	f7ff fcb7 	bl	80001fc <HAL_GetTick>
 800088e:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000890:	e008      	b.n	80008a4 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000892:	f7ff fcb3 	bl	80001fc <HAL_GetTick>
 8000896:	4602      	mov	r2, r0
 8000898:	693b      	ldr	r3, [r7, #16]
 800089a:	1ad3      	subs	r3, r2, r3
 800089c:	2b64      	cmp	r3, #100	; 0x64
 800089e:	d901      	bls.n	80008a4 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80008a0:	2303      	movs	r3, #3
 80008a2:	e1cd      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80008a4:	4b52      	ldr	r3, [pc, #328]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80008a6:	681b      	ldr	r3, [r3, #0]
 80008a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d1f0      	bne.n	8000892 <HAL_RCC_OscConfig+0x106>
 80008b0:	e000      	b.n	80008b4 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80008b2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	681b      	ldr	r3, [r3, #0]
 80008b8:	f003 0302 	and.w	r3, r3, #2
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d063      	beq.n	8000988 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80008c0:	4b4b      	ldr	r3, [pc, #300]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80008c2:	685b      	ldr	r3, [r3, #4]
 80008c4:	f003 030c 	and.w	r3, r3, #12
 80008c8:	2b00      	cmp	r3, #0
 80008ca:	d00b      	beq.n	80008e4 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80008cc:	4b48      	ldr	r3, [pc, #288]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80008ce:	685b      	ldr	r3, [r3, #4]
 80008d0:	f003 030c 	and.w	r3, r3, #12
 80008d4:	2b08      	cmp	r3, #8
 80008d6:	d11c      	bne.n	8000912 <HAL_RCC_OscConfig+0x186>
 80008d8:	4b45      	ldr	r3, [pc, #276]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80008da:	685b      	ldr	r3, [r3, #4]
 80008dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d116      	bne.n	8000912 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008e4:	4b42      	ldr	r3, [pc, #264]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f003 0302 	and.w	r3, r3, #2
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d005      	beq.n	80008fc <HAL_RCC_OscConfig+0x170>
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	691b      	ldr	r3, [r3, #16]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	d001      	beq.n	80008fc <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 80008f8:	2301      	movs	r3, #1
 80008fa:	e1a1      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008fc:	493c      	ldr	r1, [pc, #240]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80008fe:	4b3c      	ldr	r3, [pc, #240]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	695b      	ldr	r3, [r3, #20]
 800090a:	00db      	lsls	r3, r3, #3
 800090c:	4313      	orrs	r3, r2
 800090e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000910:	e03a      	b.n	8000988 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	691b      	ldr	r3, [r3, #16]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d020      	beq.n	800095c <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800091a:	4b36      	ldr	r3, [pc, #216]	; (80009f4 <HAL_RCC_OscConfig+0x268>)
 800091c:	2201      	movs	r2, #1
 800091e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000920:	f7ff fc6c 	bl	80001fc <HAL_GetTick>
 8000924:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000926:	e008      	b.n	800093a <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000928:	f7ff fc68 	bl	80001fc <HAL_GetTick>
 800092c:	4602      	mov	r2, r0
 800092e:	693b      	ldr	r3, [r7, #16]
 8000930:	1ad3      	subs	r3, r2, r3
 8000932:	2b02      	cmp	r3, #2
 8000934:	d901      	bls.n	800093a <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8000936:	2303      	movs	r3, #3
 8000938:	e182      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800093a:	4b2d      	ldr	r3, [pc, #180]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	f003 0302 	and.w	r3, r3, #2
 8000942:	2b00      	cmp	r3, #0
 8000944:	d0f0      	beq.n	8000928 <HAL_RCC_OscConfig+0x19c>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000946:	492a      	ldr	r1, [pc, #168]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 8000948:	4b29      	ldr	r3, [pc, #164]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 800094a:	681b      	ldr	r3, [r3, #0]
 800094c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	695b      	ldr	r3, [r3, #20]
 8000954:	00db      	lsls	r3, r3, #3
 8000956:	4313      	orrs	r3, r2
 8000958:	600b      	str	r3, [r1, #0]
 800095a:	e015      	b.n	8000988 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800095c:	4b25      	ldr	r3, [pc, #148]	; (80009f4 <HAL_RCC_OscConfig+0x268>)
 800095e:	2200      	movs	r2, #0
 8000960:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000962:	f7ff fc4b 	bl	80001fc <HAL_GetTick>
 8000966:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000968:	e008      	b.n	800097c <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800096a:	f7ff fc47 	bl	80001fc <HAL_GetTick>
 800096e:	4602      	mov	r2, r0
 8000970:	693b      	ldr	r3, [r7, #16]
 8000972:	1ad3      	subs	r3, r2, r3
 8000974:	2b02      	cmp	r3, #2
 8000976:	d901      	bls.n	800097c <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8000978:	2303      	movs	r3, #3
 800097a:	e161      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800097c:	4b1c      	ldr	r3, [pc, #112]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f003 0302 	and.w	r3, r3, #2
 8000984:	2b00      	cmp	r3, #0
 8000986:	d1f0      	bne.n	800096a <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	f003 0308 	and.w	r3, r3, #8
 8000990:	2b00      	cmp	r3, #0
 8000992:	d039      	beq.n	8000a08 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d019      	beq.n	80009d0 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800099c:	4b16      	ldr	r3, [pc, #88]	; (80009f8 <HAL_RCC_OscConfig+0x26c>)
 800099e:	2201      	movs	r2, #1
 80009a0:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009a2:	f7ff fc2b 	bl	80001fc <HAL_GetTick>
 80009a6:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009a8:	e008      	b.n	80009bc <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009aa:	f7ff fc27 	bl	80001fc <HAL_GetTick>
 80009ae:	4602      	mov	r2, r0
 80009b0:	693b      	ldr	r3, [r7, #16]
 80009b2:	1ad3      	subs	r3, r2, r3
 80009b4:	2b02      	cmp	r3, #2
 80009b6:	d901      	bls.n	80009bc <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80009b8:	2303      	movs	r3, #3
 80009ba:	e141      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80009bc:	4b0c      	ldr	r3, [pc, #48]	; (80009f0 <HAL_RCC_OscConfig+0x264>)
 80009be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009c0:	f003 0302 	and.w	r3, r3, #2
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d0f0      	beq.n	80009aa <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80009c8:	2001      	movs	r0, #1
 80009ca:	f000 faa3 	bl	8000f14 <RCC_Delay>
 80009ce:	e01b      	b.n	8000a08 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80009d0:	4b09      	ldr	r3, [pc, #36]	; (80009f8 <HAL_RCC_OscConfig+0x26c>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	601a      	str	r2, [r3, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009d6:	f7ff fc11 	bl	80001fc <HAL_GetTick>
 80009da:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009dc:	e00e      	b.n	80009fc <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80009de:	f7ff fc0d 	bl	80001fc <HAL_GetTick>
 80009e2:	4602      	mov	r2, r0
 80009e4:	693b      	ldr	r3, [r7, #16]
 80009e6:	1ad3      	subs	r3, r2, r3
 80009e8:	2b02      	cmp	r3, #2
 80009ea:	d907      	bls.n	80009fc <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 80009ec:	2303      	movs	r3, #3
 80009ee:	e127      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
 80009f0:	40021000 	.word	0x40021000
 80009f4:	42420000 	.word	0x42420000
 80009f8:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009fc:	4b92      	ldr	r3, [pc, #584]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 80009fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a00:	f003 0302 	and.w	r3, r3, #2
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d1ea      	bne.n	80009de <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	f003 0304 	and.w	r3, r3, #4
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	f000 80a6 	beq.w	8000b62 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000a16:	2300      	movs	r3, #0
 8000a18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a1a:	4b8b      	ldr	r3, [pc, #556]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000a1c:	69db      	ldr	r3, [r3, #28]
 8000a1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d10d      	bne.n	8000a42 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a26:	4a88      	ldr	r2, [pc, #544]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000a28:	4b87      	ldr	r3, [pc, #540]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000a2a:	69db      	ldr	r3, [r3, #28]
 8000a2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000a30:	61d3      	str	r3, [r2, #28]
 8000a32:	4b85      	ldr	r3, [pc, #532]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000a34:	69db      	ldr	r3, [r3, #28]
 8000a36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a3a:	60fb      	str	r3, [r7, #12]
 8000a3c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000a3e:	2301      	movs	r3, #1
 8000a40:	75fb      	strb	r3, [r7, #23]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a42:	4b82      	ldr	r3, [pc, #520]	; (8000c4c <HAL_RCC_OscConfig+0x4c0>)
 8000a44:	681b      	ldr	r3, [r3, #0]
 8000a46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d118      	bne.n	8000a80 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a4e:	4a7f      	ldr	r2, [pc, #508]	; (8000c4c <HAL_RCC_OscConfig+0x4c0>)
 8000a50:	4b7e      	ldr	r3, [pc, #504]	; (8000c4c <HAL_RCC_OscConfig+0x4c0>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a58:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a5a:	f7ff fbcf 	bl	80001fc <HAL_GetTick>
 8000a5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a60:	e008      	b.n	8000a74 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a62:	f7ff fbcb 	bl	80001fc <HAL_GetTick>
 8000a66:	4602      	mov	r2, r0
 8000a68:	693b      	ldr	r3, [r7, #16]
 8000a6a:	1ad3      	subs	r3, r2, r3
 8000a6c:	2b64      	cmp	r3, #100	; 0x64
 8000a6e:	d901      	bls.n	8000a74 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8000a70:	2303      	movs	r3, #3
 8000a72:	e0e5      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a74:	4b75      	ldr	r3, [pc, #468]	; (8000c4c <HAL_RCC_OscConfig+0x4c0>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d0f0      	beq.n	8000a62 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	68db      	ldr	r3, [r3, #12]
 8000a84:	2b01      	cmp	r3, #1
 8000a86:	d106      	bne.n	8000a96 <HAL_RCC_OscConfig+0x30a>
 8000a88:	4a6f      	ldr	r2, [pc, #444]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000a8a:	4b6f      	ldr	r3, [pc, #444]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000a8c:	6a1b      	ldr	r3, [r3, #32]
 8000a8e:	f043 0301 	orr.w	r3, r3, #1
 8000a92:	6213      	str	r3, [r2, #32]
 8000a94:	e02d      	b.n	8000af2 <HAL_RCC_OscConfig+0x366>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	68db      	ldr	r3, [r3, #12]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d10c      	bne.n	8000ab8 <HAL_RCC_OscConfig+0x32c>
 8000a9e:	4a6a      	ldr	r2, [pc, #424]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000aa0:	4b69      	ldr	r3, [pc, #420]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000aa2:	6a1b      	ldr	r3, [r3, #32]
 8000aa4:	f023 0301 	bic.w	r3, r3, #1
 8000aa8:	6213      	str	r3, [r2, #32]
 8000aaa:	4a67      	ldr	r2, [pc, #412]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000aac:	4b66      	ldr	r3, [pc, #408]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000aae:	6a1b      	ldr	r3, [r3, #32]
 8000ab0:	f023 0304 	bic.w	r3, r3, #4
 8000ab4:	6213      	str	r3, [r2, #32]
 8000ab6:	e01c      	b.n	8000af2 <HAL_RCC_OscConfig+0x366>
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	68db      	ldr	r3, [r3, #12]
 8000abc:	2b05      	cmp	r3, #5
 8000abe:	d10c      	bne.n	8000ada <HAL_RCC_OscConfig+0x34e>
 8000ac0:	4a61      	ldr	r2, [pc, #388]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000ac2:	4b61      	ldr	r3, [pc, #388]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000ac4:	6a1b      	ldr	r3, [r3, #32]
 8000ac6:	f043 0304 	orr.w	r3, r3, #4
 8000aca:	6213      	str	r3, [r2, #32]
 8000acc:	4a5e      	ldr	r2, [pc, #376]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000ace:	4b5e      	ldr	r3, [pc, #376]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000ad0:	6a1b      	ldr	r3, [r3, #32]
 8000ad2:	f043 0301 	orr.w	r3, r3, #1
 8000ad6:	6213      	str	r3, [r2, #32]
 8000ad8:	e00b      	b.n	8000af2 <HAL_RCC_OscConfig+0x366>
 8000ada:	4a5b      	ldr	r2, [pc, #364]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000adc:	4b5a      	ldr	r3, [pc, #360]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000ade:	6a1b      	ldr	r3, [r3, #32]
 8000ae0:	f023 0301 	bic.w	r3, r3, #1
 8000ae4:	6213      	str	r3, [r2, #32]
 8000ae6:	4a58      	ldr	r2, [pc, #352]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000ae8:	4b57      	ldr	r3, [pc, #348]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000aea:	6a1b      	ldr	r3, [r3, #32]
 8000aec:	f023 0304 	bic.w	r3, r3, #4
 8000af0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	68db      	ldr	r3, [r3, #12]
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d015      	beq.n	8000b26 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000afa:	f7ff fb7f 	bl	80001fc <HAL_GetTick>
 8000afe:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b00:	e00a      	b.n	8000b18 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b02:	f7ff fb7b 	bl	80001fc <HAL_GetTick>
 8000b06:	4602      	mov	r2, r0
 8000b08:	693b      	ldr	r3, [r7, #16]
 8000b0a:	1ad3      	subs	r3, r2, r3
 8000b0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b10:	4293      	cmp	r3, r2
 8000b12:	d901      	bls.n	8000b18 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8000b14:	2303      	movs	r3, #3
 8000b16:	e093      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000b18:	4b4b      	ldr	r3, [pc, #300]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000b1a:	6a1b      	ldr	r3, [r3, #32]
 8000b1c:	f003 0302 	and.w	r3, r3, #2
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d0ee      	beq.n	8000b02 <HAL_RCC_OscConfig+0x376>
 8000b24:	e014      	b.n	8000b50 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000b26:	f7ff fb69 	bl	80001fc <HAL_GetTick>
 8000b2a:	6138      	str	r0, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b2c:	e00a      	b.n	8000b44 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b2e:	f7ff fb65 	bl	80001fc <HAL_GetTick>
 8000b32:	4602      	mov	r2, r0
 8000b34:	693b      	ldr	r3, [r7, #16]
 8000b36:	1ad3      	subs	r3, r2, r3
 8000b38:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b3c:	4293      	cmp	r3, r2
 8000b3e:	d901      	bls.n	8000b44 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8000b40:	2303      	movs	r3, #3
 8000b42:	e07d      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b44:	4b40      	ldr	r3, [pc, #256]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000b46:	6a1b      	ldr	r3, [r3, #32]
 8000b48:	f003 0302 	and.w	r3, r3, #2
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d1ee      	bne.n	8000b2e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000b50:	7dfb      	ldrb	r3, [r7, #23]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d105      	bne.n	8000b62 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b56:	4a3c      	ldr	r2, [pc, #240]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000b58:	4b3b      	ldr	r3, [pc, #236]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000b5a:	69db      	ldr	r3, [r3, #28]
 8000b5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b60:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	69db      	ldr	r3, [r3, #28]
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d069      	beq.n	8000c3e <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b6a:	4b37      	ldr	r3, [pc, #220]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	f003 030c 	and.w	r3, r3, #12
 8000b72:	2b08      	cmp	r3, #8
 8000b74:	d061      	beq.n	8000c3a <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	2b02      	cmp	r3, #2
 8000b7c:	d146      	bne.n	8000c0c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b7e:	4b34      	ldr	r3, [pc, #208]	; (8000c50 <HAL_RCC_OscConfig+0x4c4>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b84:	f7ff fb3a 	bl	80001fc <HAL_GetTick>
 8000b88:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b8a:	e008      	b.n	8000b9e <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b8c:	f7ff fb36 	bl	80001fc <HAL_GetTick>
 8000b90:	4602      	mov	r2, r0
 8000b92:	693b      	ldr	r3, [r7, #16]
 8000b94:	1ad3      	subs	r3, r2, r3
 8000b96:	2b02      	cmp	r3, #2
 8000b98:	d901      	bls.n	8000b9e <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 8000b9a:	2303      	movs	r3, #3
 8000b9c:	e050      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b9e:	4b2a      	ldr	r3, [pc, #168]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d1f0      	bne.n	8000b8c <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	6a1b      	ldr	r3, [r3, #32]
 8000bae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000bb2:	d108      	bne.n	8000bc6 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000bb4:	4924      	ldr	r1, [pc, #144]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000bb6:	4b24      	ldr	r3, [pc, #144]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000bb8:	685b      	ldr	r3, [r3, #4]
 8000bba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	689b      	ldr	r3, [r3, #8]
 8000bc2:	4313      	orrs	r3, r2
 8000bc4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000bc6:	4820      	ldr	r0, [pc, #128]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000bc8:	4b1f      	ldr	r3, [pc, #124]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6a19      	ldr	r1, [r3, #32]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bd8:	430b      	orrs	r3, r1
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000bde:	4b1c      	ldr	r3, [pc, #112]	; (8000c50 <HAL_RCC_OscConfig+0x4c4>)
 8000be0:	2201      	movs	r2, #1
 8000be2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be4:	f7ff fb0a 	bl	80001fc <HAL_GetTick>
 8000be8:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bea:	e008      	b.n	8000bfe <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bec:	f7ff fb06 	bl	80001fc <HAL_GetTick>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	693b      	ldr	r3, [r7, #16]
 8000bf4:	1ad3      	subs	r3, r2, r3
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d901      	bls.n	8000bfe <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8000bfa:	2303      	movs	r3, #3
 8000bfc:	e020      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bfe:	4b12      	ldr	r3, [pc, #72]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d0f0      	beq.n	8000bec <HAL_RCC_OscConfig+0x460>
 8000c0a:	e018      	b.n	8000c3e <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000c0c:	4b10      	ldr	r3, [pc, #64]	; (8000c50 <HAL_RCC_OscConfig+0x4c4>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c12:	f7ff faf3 	bl	80001fc <HAL_GetTick>
 8000c16:	6138      	str	r0, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c18:	e008      	b.n	8000c2c <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000c1a:	f7ff faef 	bl	80001fc <HAL_GetTick>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	1ad3      	subs	r3, r2, r3
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d901      	bls.n	8000c2c <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	e009      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000c2c:	4b06      	ldr	r3, [pc, #24]	; (8000c48 <HAL_RCC_OscConfig+0x4bc>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d1f0      	bne.n	8000c1a <HAL_RCC_OscConfig+0x48e>
 8000c38:	e001      	b.n	8000c3e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	e000      	b.n	8000c40 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8000c3e:	2300      	movs	r3, #0
}
 8000c40:	4618      	mov	r0, r3
 8000c42:	3718      	adds	r7, #24
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bd80      	pop	{r7, pc}
 8000c48:	40021000 	.word	0x40021000
 8000c4c:	40007000 	.word	0x40007000
 8000c50:	42420060 	.word	0x42420060

08000c54 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b084      	sub	sp, #16
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
 8000c5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000c62:	4b72      	ldr	r3, [pc, #456]	; (8000e2c <HAL_RCC_ClockConfig+0x1d8>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	f003 0207 	and.w	r2, r3, #7
 8000c6a:	683b      	ldr	r3, [r7, #0]
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d210      	bcs.n	8000c92 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c70:	496e      	ldr	r1, [pc, #440]	; (8000e2c <HAL_RCC_ClockConfig+0x1d8>)
 8000c72:	4b6e      	ldr	r3, [pc, #440]	; (8000e2c <HAL_RCC_ClockConfig+0x1d8>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f023 0207 	bic.w	r2, r3, #7
 8000c7a:	683b      	ldr	r3, [r7, #0]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000c80:	4b6a      	ldr	r3, [pc, #424]	; (8000e2c <HAL_RCC_ClockConfig+0x1d8>)
 8000c82:	681b      	ldr	r3, [r3, #0]
 8000c84:	f003 0207 	and.w	r2, r3, #7
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	429a      	cmp	r2, r3
 8000c8c:	d001      	beq.n	8000c92 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e0c8      	b.n	8000e24 <HAL_RCC_ClockConfig+0x1d0>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f003 0302 	and.w	r3, r3, #2
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d008      	beq.n	8000cb0 <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c9e:	4964      	ldr	r1, [pc, #400]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000ca0:	4b63      	ldr	r3, [pc, #396]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	689b      	ldr	r3, [r3, #8]
 8000cac:	4313      	orrs	r3, r2
 8000cae:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	f003 0301 	and.w	r3, r3, #1
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d06a      	beq.n	8000d92 <HAL_RCC_ClockConfig+0x13e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	685b      	ldr	r3, [r3, #4]
 8000cc0:	2b01      	cmp	r3, #1
 8000cc2:	d107      	bne.n	8000cd4 <HAL_RCC_ClockConfig+0x80>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cc4:	4b5a      	ldr	r3, [pc, #360]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d115      	bne.n	8000cfc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	e0a7      	b.n	8000e24 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	685b      	ldr	r3, [r3, #4]
 8000cd8:	2b02      	cmp	r3, #2
 8000cda:	d107      	bne.n	8000cec <HAL_RCC_ClockConfig+0x98>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cdc:	4b54      	ldr	r3, [pc, #336]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d109      	bne.n	8000cfc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8000ce8:	2301      	movs	r3, #1
 8000cea:	e09b      	b.n	8000e24 <HAL_RCC_ClockConfig+0x1d0>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cec:	4b50      	ldr	r3, [pc, #320]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f003 0302 	and.w	r3, r3, #2
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d101      	bne.n	8000cfc <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8000cf8:	2301      	movs	r3, #1
 8000cfa:	e093      	b.n	8000e24 <HAL_RCC_ClockConfig+0x1d0>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cfc:	494c      	ldr	r1, [pc, #304]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000cfe:	4b4c      	ldr	r3, [pc, #304]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	f023 0203 	bic.w	r2, r3, #3
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	4313      	orrs	r3, r2
 8000d0c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d0e:	f7ff fa75 	bl	80001fc <HAL_GetTick>
 8000d12:	60f8      	str	r0, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	685b      	ldr	r3, [r3, #4]
 8000d18:	2b01      	cmp	r3, #1
 8000d1a:	d112      	bne.n	8000d42 <HAL_RCC_ClockConfig+0xee>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d1c:	e00a      	b.n	8000d34 <HAL_RCC_ClockConfig+0xe0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d1e:	f7ff fa6d 	bl	80001fc <HAL_GetTick>
 8000d22:	4602      	mov	r2, r0
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	1ad3      	subs	r3, r2, r3
 8000d28:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d2c:	4293      	cmp	r3, r2
 8000d2e:	d901      	bls.n	8000d34 <HAL_RCC_ClockConfig+0xe0>
        {
          return HAL_TIMEOUT;
 8000d30:	2303      	movs	r3, #3
 8000d32:	e077      	b.n	8000e24 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d34:	4b3e      	ldr	r3, [pc, #248]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f003 030c 	and.w	r3, r3, #12
 8000d3c:	2b04      	cmp	r3, #4
 8000d3e:	d1ee      	bne.n	8000d1e <HAL_RCC_ClockConfig+0xca>
 8000d40:	e027      	b.n	8000d92 <HAL_RCC_ClockConfig+0x13e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	685b      	ldr	r3, [r3, #4]
 8000d46:	2b02      	cmp	r3, #2
 8000d48:	d11d      	bne.n	8000d86 <HAL_RCC_ClockConfig+0x132>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d4a:	e00a      	b.n	8000d62 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d4c:	f7ff fa56 	bl	80001fc <HAL_GetTick>
 8000d50:	4602      	mov	r2, r0
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	1ad3      	subs	r3, r2, r3
 8000d56:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d5a:	4293      	cmp	r3, r2
 8000d5c:	d901      	bls.n	8000d62 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	e060      	b.n	8000e24 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000d62:	4b33      	ldr	r3, [pc, #204]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000d64:	685b      	ldr	r3, [r3, #4]
 8000d66:	f003 030c 	and.w	r3, r3, #12
 8000d6a:	2b08      	cmp	r3, #8
 8000d6c:	d1ee      	bne.n	8000d4c <HAL_RCC_ClockConfig+0xf8>
 8000d6e:	e010      	b.n	8000d92 <HAL_RCC_ClockConfig+0x13e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d70:	f7ff fa44 	bl	80001fc <HAL_GetTick>
 8000d74:	4602      	mov	r2, r0
 8000d76:	68fb      	ldr	r3, [r7, #12]
 8000d78:	1ad3      	subs	r3, r2, r3
 8000d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d901      	bls.n	8000d86 <HAL_RCC_ClockConfig+0x132>
        {
          return HAL_TIMEOUT;
 8000d82:	2303      	movs	r3, #3
 8000d84:	e04e      	b.n	8000e24 <HAL_RCC_ClockConfig+0x1d0>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d86:	4b2a      	ldr	r3, [pc, #168]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000d88:	685b      	ldr	r3, [r3, #4]
 8000d8a:	f003 030c 	and.w	r3, r3, #12
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d1ee      	bne.n	8000d70 <HAL_RCC_ClockConfig+0x11c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000d92:	4b26      	ldr	r3, [pc, #152]	; (8000e2c <HAL_RCC_ClockConfig+0x1d8>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f003 0207 	and.w	r2, r3, #7
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d910      	bls.n	8000dc2 <HAL_RCC_ClockConfig+0x16e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000da0:	4922      	ldr	r1, [pc, #136]	; (8000e2c <HAL_RCC_ClockConfig+0x1d8>)
 8000da2:	4b22      	ldr	r3, [pc, #136]	; (8000e2c <HAL_RCC_ClockConfig+0x1d8>)
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f023 0207 	bic.w	r2, r3, #7
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	4313      	orrs	r3, r2
 8000dae:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000db0:	4b1e      	ldr	r3, [pc, #120]	; (8000e2c <HAL_RCC_ClockConfig+0x1d8>)
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	f003 0207 	and.w	r2, r3, #7
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	429a      	cmp	r2, r3
 8000dbc:	d001      	beq.n	8000dc2 <HAL_RCC_ClockConfig+0x16e>
    {
      return HAL_ERROR;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	e030      	b.n	8000e24 <HAL_RCC_ClockConfig+0x1d0>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	681b      	ldr	r3, [r3, #0]
 8000dc6:	f003 0304 	and.w	r3, r3, #4
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d008      	beq.n	8000de0 <HAL_RCC_ClockConfig+0x18c>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000dce:	4918      	ldr	r1, [pc, #96]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000dd0:	4b17      	ldr	r3, [pc, #92]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	4313      	orrs	r3, r2
 8000dde:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f003 0308 	and.w	r3, r3, #8
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d009      	beq.n	8000e00 <HAL_RCC_ClockConfig+0x1ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000dec:	4910      	ldr	r1, [pc, #64]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000dee:	4b10      	ldr	r3, [pc, #64]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000df0:	685b      	ldr	r3, [r3, #4]
 8000df2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	691b      	ldr	r3, [r3, #16]
 8000dfa:	00db      	lsls	r3, r3, #3
 8000dfc:	4313      	orrs	r3, r2
 8000dfe:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000e00:	f000 f81c 	bl	8000e3c <HAL_RCC_GetSysClockFreq>
 8000e04:	4601      	mov	r1, r0
 8000e06:	4b0a      	ldr	r3, [pc, #40]	; (8000e30 <HAL_RCC_ClockConfig+0x1dc>)
 8000e08:	685b      	ldr	r3, [r3, #4]
 8000e0a:	091b      	lsrs	r3, r3, #4
 8000e0c:	f003 030f 	and.w	r3, r3, #15
 8000e10:	4a08      	ldr	r2, [pc, #32]	; (8000e34 <HAL_RCC_ClockConfig+0x1e0>)
 8000e12:	5cd3      	ldrb	r3, [r2, r3]
 8000e14:	fa21 f303 	lsr.w	r3, r1, r3
 8000e18:	4a07      	ldr	r2, [pc, #28]	; (8000e38 <HAL_RCC_ClockConfig+0x1e4>)
 8000e1a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8000e1c:	2000      	movs	r0, #0
 8000e1e:	f7ff f9ab 	bl	8000178 <HAL_InitTick>
  
  return HAL_OK;
 8000e22:	2300      	movs	r3, #0
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40022000 	.word	0x40022000
 8000e30:	40021000 	.word	0x40021000
 8000e34:	08001ef0 	.word	0x08001ef0
 8000e38:	20000020 	.word	0x20000020

08000e3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e3c:	b490      	push	{r4, r7}
 8000e3e:	b08a      	sub	sp, #40	; 0x28
 8000e40:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e42:	4b2a      	ldr	r3, [pc, #168]	; (8000eec <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e44:	1d3c      	adds	r4, r7, #4
 8000e46:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e4c:	4b28      	ldr	r3, [pc, #160]	; (8000ef0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e4e:	881b      	ldrh	r3, [r3, #0]
 8000e50:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e52:	2300      	movs	r3, #0
 8000e54:	61fb      	str	r3, [r7, #28]
 8000e56:	2300      	movs	r3, #0
 8000e58:	61bb      	str	r3, [r7, #24]
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	627b      	str	r3, [r7, #36]	; 0x24
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000e62:	2300      	movs	r3, #0
 8000e64:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e66:	4b23      	ldr	r3, [pc, #140]	; (8000ef4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e68:	685b      	ldr	r3, [r3, #4]
 8000e6a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e6c:	69fb      	ldr	r3, [r7, #28]
 8000e6e:	f003 030c 	and.w	r3, r3, #12
 8000e72:	2b04      	cmp	r3, #4
 8000e74:	d002      	beq.n	8000e7c <HAL_RCC_GetSysClockFreq+0x40>
 8000e76:	2b08      	cmp	r3, #8
 8000e78:	d003      	beq.n	8000e82 <HAL_RCC_GetSysClockFreq+0x46>
 8000e7a:	e02d      	b.n	8000ed8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e7c:	4b1e      	ldr	r3, [pc, #120]	; (8000ef8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000e7e:	623b      	str	r3, [r7, #32]
      break;
 8000e80:	e02d      	b.n	8000ede <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	0c9b      	lsrs	r3, r3, #18
 8000e86:	f003 030f 	and.w	r3, r3, #15
 8000e8a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e8e:	4413      	add	r3, r2
 8000e90:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e94:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e96:	69fb      	ldr	r3, [r7, #28]
 8000e98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d013      	beq.n	8000ec8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000ea0:	4b14      	ldr	r3, [pc, #80]	; (8000ef4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8000ea2:	685b      	ldr	r3, [r3, #4]
 8000ea4:	0c5b      	lsrs	r3, r3, #17
 8000ea6:	f003 0301 	and.w	r3, r3, #1
 8000eaa:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000eae:	4413      	add	r3, r2
 8000eb0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000eb4:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	4a0f      	ldr	r2, [pc, #60]	; (8000ef8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000eba:	fb02 f203 	mul.w	r2, r2, r3
 8000ebe:	69bb      	ldr	r3, [r7, #24]
 8000ec0:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ec4:	627b      	str	r3, [r7, #36]	; 0x24
 8000ec6:	e004      	b.n	8000ed2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	4a0c      	ldr	r2, [pc, #48]	; (8000efc <HAL_RCC_GetSysClockFreq+0xc0>)
 8000ecc:	fb02 f303 	mul.w	r3, r2, r3
 8000ed0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed4:	623b      	str	r3, [r7, #32]
      break;
 8000ed6:	e002      	b.n	8000ede <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ed8:	4b07      	ldr	r3, [pc, #28]	; (8000ef8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000eda:	623b      	str	r3, [r7, #32]
      break;
 8000edc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000ede:	6a3b      	ldr	r3, [r7, #32]
}
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	3728      	adds	r7, #40	; 0x28
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bc90      	pop	{r4, r7}
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	08001ecc 	.word	0x08001ecc
 8000ef0:	08001edc 	.word	0x08001edc
 8000ef4:	40021000 	.word	0x40021000
 8000ef8:	007a1200 	.word	0x007a1200
 8000efc:	003d0900 	.word	0x003d0900

08000f00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f04:	4b02      	ldr	r3, [pc, #8]	; (8000f10 <HAL_RCC_GetHCLKFreq+0x10>)
 8000f06:	681b      	ldr	r3, [r3, #0]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr
 8000f10:	20000020 	.word	0x20000020

08000f14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f1c:	4b0a      	ldr	r3, [pc, #40]	; (8000f48 <RCC_Delay+0x34>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a0a      	ldr	r2, [pc, #40]	; (8000f4c <RCC_Delay+0x38>)
 8000f22:	fba2 2303 	umull	r2, r3, r2, r3
 8000f26:	0a5b      	lsrs	r3, r3, #9
 8000f28:	687a      	ldr	r2, [r7, #4]
 8000f2a:	fb02 f303 	mul.w	r3, r2, r3
 8000f2e:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8000f30:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000f32:	68fb      	ldr	r3, [r7, #12]
 8000f34:	1e5a      	subs	r2, r3, #1
 8000f36:	60fa      	str	r2, [r7, #12]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d1f9      	bne.n	8000f30 <RCC_Delay+0x1c>
}
 8000f3c:	bf00      	nop
 8000f3e:	3714      	adds	r7, #20
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bc80      	pop	{r7}
 8000f44:	4770      	bx	lr
 8000f46:	bf00      	nop
 8000f48:	20000020 	.word	0x20000020
 8000f4c:	10624dd3 	.word	0x10624dd3

08000f50 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d101      	bne.n	8000f62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e01d      	b.n	8000f9e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d106      	bne.n	8000f7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	2200      	movs	r2, #0
 8000f72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	f000 fe8c 	bl	8001c94 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	2202      	movs	r2, #2
 8000f80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3304      	adds	r3, #4
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4610      	mov	r0, r2
 8000f90:	f000 fa54 	bl	800143c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2201      	movs	r2, #1
 8000f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8000f9c:	2300      	movs	r3, #0
}
 8000f9e:	4618      	mov	r0, r3
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	b083      	sub	sp, #12
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	687a      	ldr	r2, [r7, #4]
 8000fb4:	6812      	ldr	r2, [r2, #0]
 8000fb6:	68d2      	ldr	r2, [r2, #12]
 8000fb8:	f042 0201 	orr.w	r2, r2, #1
 8000fbc:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	687a      	ldr	r2, [r7, #4]
 8000fc4:	6812      	ldr	r2, [r2, #0]
 8000fc6:	6812      	ldr	r2, [r2, #0]
 8000fc8:	f042 0201 	orr.w	r2, r2, #1
 8000fcc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8000fce:	2300      	movs	r3, #0
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bc80      	pop	{r7}
 8000fd8:	4770      	bx	lr

08000fda <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim : TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8000fda:	b480      	push	{r7}
 8000fdc:	b083      	sub	sp, #12
 8000fde:	af00      	add	r7, sp, #0
 8000fe0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	687a      	ldr	r2, [r7, #4]
 8000fe8:	6812      	ldr	r2, [r2, #0]
 8000fea:	68d2      	ldr	r2, [r2, #12]
 8000fec:	f022 0201 	bic.w	r2, r2, #1
 8000ff0:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	6a1a      	ldr	r2, [r3, #32]
 8000ff8:	f241 1311 	movw	r3, #4369	; 0x1111
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d10f      	bne.n	8001022 <HAL_TIM_Base_Stop_IT+0x48>
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	6a1a      	ldr	r2, [r3, #32]
 8001008:	f240 4344 	movw	r3, #1092	; 0x444
 800100c:	4013      	ands	r3, r2
 800100e:	2b00      	cmp	r3, #0
 8001010:	d107      	bne.n	8001022 <HAL_TIM_Base_Stop_IT+0x48>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	6812      	ldr	r2, [r2, #0]
 800101a:	6812      	ldr	r2, [r2, #0]
 800101c:	f022 0201 	bic.w	r2, r2, #1
 8001020:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8001022:	2300      	movs	r3, #0
}
 8001024:	4618      	mov	r0, r3
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	bc80      	pop	{r7}
 800102c:	4770      	bx	lr

0800102e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b082      	sub	sp, #8
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	691b      	ldr	r3, [r3, #16]
 800103c:	f003 0302 	and.w	r3, r3, #2
 8001040:	2b02      	cmp	r3, #2
 8001042:	d122      	bne.n	800108a <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	f003 0302 	and.w	r3, r3, #2
 800104e:	2b02      	cmp	r3, #2
 8001050:	d11b      	bne.n	800108a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f06f 0202 	mvn.w	r2, #2
 800105a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2201      	movs	r2, #1
 8001060:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	699b      	ldr	r3, [r3, #24]
 8001068:	f003 0303 	and.w	r3, r3, #3
 800106c:	2b00      	cmp	r3, #0
 800106e:	d003      	beq.n	8001078 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8001070:	6878      	ldr	r0, [r7, #4]
 8001072:	f000 f9c8 	bl	8001406 <HAL_TIM_IC_CaptureCallback>
 8001076:	e005      	b.n	8001084 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f000 f9bb 	bl	80013f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f000 f9ca 	bl	8001418 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	2200      	movs	r2, #0
 8001088:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	691b      	ldr	r3, [r3, #16]
 8001090:	f003 0304 	and.w	r3, r3, #4
 8001094:	2b04      	cmp	r3, #4
 8001096:	d122      	bne.n	80010de <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	f003 0304 	and.w	r3, r3, #4
 80010a2:	2b04      	cmp	r3, #4
 80010a4:	d11b      	bne.n	80010de <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f06f 0204 	mvn.w	r2, #4
 80010ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	2202      	movs	r2, #2
 80010b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d003      	beq.n	80010cc <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80010c4:	6878      	ldr	r0, [r7, #4]
 80010c6:	f000 f99e 	bl	8001406 <HAL_TIM_IC_CaptureCallback>
 80010ca:	e005      	b.n	80010d8 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f000 f991 	bl	80013f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f000 f9a0 	bl	8001418 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	2200      	movs	r2, #0
 80010dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	691b      	ldr	r3, [r3, #16]
 80010e4:	f003 0308 	and.w	r3, r3, #8
 80010e8:	2b08      	cmp	r3, #8
 80010ea:	d122      	bne.n	8001132 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	68db      	ldr	r3, [r3, #12]
 80010f2:	f003 0308 	and.w	r3, r3, #8
 80010f6:	2b08      	cmp	r3, #8
 80010f8:	d11b      	bne.n	8001132 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f06f 0208 	mvn.w	r2, #8
 8001102:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	2204      	movs	r2, #4
 8001108:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	69db      	ldr	r3, [r3, #28]
 8001110:	f003 0303 	and.w	r3, r3, #3
 8001114:	2b00      	cmp	r3, #0
 8001116:	d003      	beq.n	8001120 <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8001118:	6878      	ldr	r0, [r7, #4]
 800111a:	f000 f974 	bl	8001406 <HAL_TIM_IC_CaptureCallback>
 800111e:	e005      	b.n	800112c <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f000 f967 	bl	80013f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001126:	6878      	ldr	r0, [r7, #4]
 8001128:	f000 f976 	bl	8001418 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	691b      	ldr	r3, [r3, #16]
 8001138:	f003 0310 	and.w	r3, r3, #16
 800113c:	2b10      	cmp	r3, #16
 800113e:	d122      	bne.n	8001186 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	68db      	ldr	r3, [r3, #12]
 8001146:	f003 0310 	and.w	r3, r3, #16
 800114a:	2b10      	cmp	r3, #16
 800114c:	d11b      	bne.n	8001186 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	f06f 0210 	mvn.w	r2, #16
 8001156:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	2208      	movs	r2, #8
 800115c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	69db      	ldr	r3, [r3, #28]
 8001164:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001168:	2b00      	cmp	r3, #0
 800116a:	d003      	beq.n	8001174 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800116c:	6878      	ldr	r0, [r7, #4]
 800116e:	f000 f94a 	bl	8001406 <HAL_TIM_IC_CaptureCallback>
 8001172:	e005      	b.n	8001180 <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001174:	6878      	ldr	r0, [r7, #4]
 8001176:	f000 f93d 	bl	80013f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f000 f94c 	bl	8001418 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2200      	movs	r2, #0
 8001184:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	691b      	ldr	r3, [r3, #16]
 800118c:	f003 0301 	and.w	r3, r3, #1
 8001190:	2b01      	cmp	r3, #1
 8001192:	d10e      	bne.n	80011b2 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d107      	bne.n	80011b2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f06f 0201 	mvn.w	r2, #1
 80011aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f000 fad7 	bl	8001760 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	691b      	ldr	r3, [r3, #16]
 80011b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011bc:	2b80      	cmp	r3, #128	; 0x80
 80011be:	d10e      	bne.n	80011de <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	68db      	ldr	r3, [r3, #12]
 80011c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011ca:	2b80      	cmp	r3, #128	; 0x80
 80011cc:	d107      	bne.n	80011de <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80011d6:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80011d8:	6878      	ldr	r0, [r7, #4]
 80011da:	f000 fa87 	bl	80016ec <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	691b      	ldr	r3, [r3, #16]
 80011e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011e8:	2b40      	cmp	r3, #64	; 0x40
 80011ea:	d10e      	bne.n	800120a <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011f6:	2b40      	cmp	r3, #64	; 0x40
 80011f8:	d107      	bne.n	800120a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001202:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8001204:	6878      	ldr	r0, [r7, #4]
 8001206:	f000 f910 	bl	800142a <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	691b      	ldr	r3, [r3, #16]
 8001210:	f003 0320 	and.w	r3, r3, #32
 8001214:	2b20      	cmp	r3, #32
 8001216:	d10e      	bne.n	8001236 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	f003 0320 	and.w	r3, r3, #32
 8001222:	2b20      	cmp	r3, #32
 8001224:	d107      	bne.n	8001236 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f06f 0220 	mvn.w	r2, #32
 800122e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8001230:	6878      	ldr	r0, [r7, #4]
 8001232:	f000 fa52 	bl	80016da <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8001236:	bf00      	nop
 8001238:	3708      	adds	r7, #8
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}

0800123e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 800123e:	b580      	push	{r7, lr}
 8001240:	b084      	sub	sp, #16
 8001242:	af00      	add	r7, sp, #0
 8001244:	6078      	str	r0, [r7, #4]
 8001246:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001252:	2b01      	cmp	r3, #1
 8001254:	d101      	bne.n	800125a <HAL_TIM_ConfigClockSource+0x1c>
 8001256:	2302      	movs	r3, #2
 8001258:	e0c8      	b.n	80013ec <HAL_TIM_ConfigClockSource+0x1ae>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	2201      	movs	r2, #1
 800125e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2202      	movs	r2, #2
 8001266:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	689b      	ldr	r3, [r3, #8]
 8001270:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001278:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001280:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	68fa      	ldr	r2, [r7, #12]
 8001288:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800128a:	683b      	ldr	r3, [r7, #0]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2b40      	cmp	r3, #64	; 0x40
 8001290:	d077      	beq.n	8001382 <HAL_TIM_ConfigClockSource+0x144>
 8001292:	2b40      	cmp	r3, #64	; 0x40
 8001294:	d80e      	bhi.n	80012b4 <HAL_TIM_ConfigClockSource+0x76>
 8001296:	2b10      	cmp	r3, #16
 8001298:	f000 808a 	beq.w	80013b0 <HAL_TIM_ConfigClockSource+0x172>
 800129c:	2b10      	cmp	r3, #16
 800129e:	d802      	bhi.n	80012a6 <HAL_TIM_ConfigClockSource+0x68>
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d07e      	beq.n	80013a2 <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 80012a4:	e099      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80012a6:	2b20      	cmp	r3, #32
 80012a8:	f000 8089 	beq.w	80013be <HAL_TIM_ConfigClockSource+0x180>
 80012ac:	2b30      	cmp	r3, #48	; 0x30
 80012ae:	f000 808d 	beq.w	80013cc <HAL_TIM_ConfigClockSource+0x18e>
    break;
 80012b2:	e092      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80012b4:	2b70      	cmp	r3, #112	; 0x70
 80012b6:	d016      	beq.n	80012e6 <HAL_TIM_ConfigClockSource+0xa8>
 80012b8:	2b70      	cmp	r3, #112	; 0x70
 80012ba:	d804      	bhi.n	80012c6 <HAL_TIM_ConfigClockSource+0x88>
 80012bc:	2b50      	cmp	r3, #80	; 0x50
 80012be:	d040      	beq.n	8001342 <HAL_TIM_ConfigClockSource+0x104>
 80012c0:	2b60      	cmp	r3, #96	; 0x60
 80012c2:	d04e      	beq.n	8001362 <HAL_TIM_ConfigClockSource+0x124>
    break;
 80012c4:	e089      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80012c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012ca:	d003      	beq.n	80012d4 <HAL_TIM_ConfigClockSource+0x96>
 80012cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80012d0:	d024      	beq.n	800131c <HAL_TIM_ConfigClockSource+0xde>
    break;
 80012d2:	e082      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	6812      	ldr	r2, [r2, #0]
 80012dc:	6892      	ldr	r2, [r2, #8]
 80012de:	f022 0207 	bic.w	r2, r2, #7
 80012e2:	609a      	str	r2, [r3, #8]
    break;
 80012e4:	e079      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	6818      	ldr	r0, [r3, #0]
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	6899      	ldr	r1, [r3, #8]
 80012ee:	683b      	ldr	r3, [r7, #0]
 80012f0:	685a      	ldr	r2, [r3, #4]
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	68db      	ldr	r3, [r3, #12]
 80012f6:	f000 f98b 	bl	8001610 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001308:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001310:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	68fa      	ldr	r2, [r7, #12]
 8001318:	609a      	str	r2, [r3, #8]
    break;
 800131a:	e05e      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6818      	ldr	r0, [r3, #0]
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	6899      	ldr	r1, [r3, #8]
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685a      	ldr	r2, [r3, #4]
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	68db      	ldr	r3, [r3, #12]
 800132c:	f000 f970 	bl	8001610 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	6812      	ldr	r2, [r2, #0]
 8001338:	6892      	ldr	r2, [r2, #8]
 800133a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800133e:	609a      	str	r2, [r3, #8]
    break;
 8001340:	e04b      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	6818      	ldr	r0, [r3, #0]
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	6859      	ldr	r1, [r3, #4]
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	461a      	mov	r2, r3
 8001350:	f000 f8da 	bl	8001508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	2150      	movs	r1, #80	; 0x50
 800135a:	4618      	mov	r0, r3
 800135c:	f000 f939 	bl	80015d2 <TIM_ITRx_SetConfig>
    break;
 8001360:	e03b      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6818      	ldr	r0, [r3, #0]
 8001366:	683b      	ldr	r3, [r7, #0]
 8001368:	6859      	ldr	r1, [r3, #4]
 800136a:	683b      	ldr	r3, [r7, #0]
 800136c:	68db      	ldr	r3, [r3, #12]
 800136e:	461a      	mov	r2, r3
 8001370:	f000 f8fc 	bl	800156c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	2160      	movs	r1, #96	; 0x60
 800137a:	4618      	mov	r0, r3
 800137c:	f000 f929 	bl	80015d2 <TIM_ITRx_SetConfig>
    break;
 8001380:	e02b      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	6818      	ldr	r0, [r3, #0]
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	6859      	ldr	r1, [r3, #4]
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	68db      	ldr	r3, [r3, #12]
 800138e:	461a      	mov	r2, r3
 8001390:	f000 f8ba 	bl	8001508 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	2140      	movs	r1, #64	; 0x40
 800139a:	4618      	mov	r0, r3
 800139c:	f000 f919 	bl	80015d2 <TIM_ITRx_SetConfig>
    break;
 80013a0:	e01b      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	2100      	movs	r1, #0
 80013a8:	4618      	mov	r0, r3
 80013aa:	f000 f912 	bl	80015d2 <TIM_ITRx_SetConfig>
    break;
 80013ae:	e014      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2110      	movs	r1, #16
 80013b6:	4618      	mov	r0, r3
 80013b8:	f000 f90b 	bl	80015d2 <TIM_ITRx_SetConfig>
    break;
 80013bc:	e00d      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	2120      	movs	r1, #32
 80013c4:	4618      	mov	r0, r3
 80013c6:	f000 f904 	bl	80015d2 <TIM_ITRx_SetConfig>
    break;
 80013ca:	e006      	b.n	80013da <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	2130      	movs	r1, #48	; 0x30
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 f8fd 	bl	80015d2 <TIM_ITRx_SetConfig>
    break;
 80013d8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	2201      	movs	r2, #1
 80013de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80013ea:	2300      	movs	r3, #0
}
 80013ec:	4618      	mov	r0, r3
 80013ee:	3710      	adds	r7, #16
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80013fc:	bf00      	nop
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	bc80      	pop	{r7}
 8001404:	4770      	bx	lr

08001406 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001406:	b480      	push	{r7}
 8001408:	b083      	sub	sp, #12
 800140a:	af00      	add	r7, sp, #0
 800140c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	bc80      	pop	{r7}
 8001416:	4770      	bx	lr

08001418 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001418:	b480      	push	{r7}
 800141a:	b083      	sub	sp, #12
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001420:	bf00      	nop
 8001422:	370c      	adds	r7, #12
 8001424:	46bd      	mov	sp, r7
 8001426:	bc80      	pop	{r7}
 8001428:	4770      	bx	lr

0800142a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800142a:	b480      	push	{r7}
 800142c:	b083      	sub	sp, #12
 800142e:	af00      	add	r7, sp, #0
 8001430:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	bc80      	pop	{r7}
 800143a:	4770      	bx	lr

0800143c <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800143c:	b480      	push	{r7}
 800143e:	b085      	sub	sp, #20
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 8001446:	2300      	movs	r3, #0
 8001448:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	4a2a      	ldr	r2, [pc, #168]	; (80014fc <TIM_Base_SetConfig+0xc0>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d00b      	beq.n	8001470 <TIM_Base_SetConfig+0x34>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800145e:	d007      	beq.n	8001470 <TIM_Base_SetConfig+0x34>
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	4a27      	ldr	r2, [pc, #156]	; (8001500 <TIM_Base_SetConfig+0xc4>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d003      	beq.n	8001470 <TIM_Base_SetConfig+0x34>
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a26      	ldr	r2, [pc, #152]	; (8001504 <TIM_Base_SetConfig+0xc8>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d108      	bne.n	8001482 <TIM_Base_SetConfig+0x46>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001476:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001478:	683b      	ldr	r3, [r7, #0]
 800147a:	685b      	ldr	r3, [r3, #4]
 800147c:	68fa      	ldr	r2, [r7, #12]
 800147e:	4313      	orrs	r3, r2
 8001480:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4a1d      	ldr	r2, [pc, #116]	; (80014fc <TIM_Base_SetConfig+0xc0>)
 8001486:	4293      	cmp	r3, r2
 8001488:	d00b      	beq.n	80014a2 <TIM_Base_SetConfig+0x66>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001490:	d007      	beq.n	80014a2 <TIM_Base_SetConfig+0x66>
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	4a1a      	ldr	r2, [pc, #104]	; (8001500 <TIM_Base_SetConfig+0xc4>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d003      	beq.n	80014a2 <TIM_Base_SetConfig+0x66>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	4a19      	ldr	r2, [pc, #100]	; (8001504 <TIM_Base_SetConfig+0xc8>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d108      	bne.n	80014b4 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80014a2:	68fb      	ldr	r3, [r7, #12]
 80014a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014a8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	68fa      	ldr	r2, [r7, #12]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  tmpcr1 &= ~TIM_CR1_ARPE;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80014ba:	60fb      	str	r3, [r7, #12]
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	695b      	ldr	r3, [r3, #20]
 80014c0:	68fa      	ldr	r2, [r7, #12]
 80014c2:	4313      	orrs	r3, r2
 80014c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	68fa      	ldr	r2, [r7, #12]
 80014ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	689a      	ldr	r2, [r3, #8]
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80014d4:	683b      	ldr	r3, [r7, #0]
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	4a07      	ldr	r2, [pc, #28]	; (80014fc <TIM_Base_SetConfig+0xc0>)
 80014e0:	4293      	cmp	r3, r2
 80014e2:	d103      	bne.n	80014ec <TIM_Base_SetConfig+0xb0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80014e4:	683b      	ldr	r3, [r7, #0]
 80014e6:	691a      	ldr	r2, [r3, #16]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	2201      	movs	r2, #1
 80014f0:	615a      	str	r2, [r3, #20]
}
 80014f2:	bf00      	nop
 80014f4:	3714      	adds	r7, #20
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bc80      	pop	{r7}
 80014fa:	4770      	bx	lr
 80014fc:	40012c00 	.word	0x40012c00
 8001500:	40000400 	.word	0x40000400
 8001504:	40000800 	.word	0x40000800

08001508 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001508:	b480      	push	{r7}
 800150a:	b087      	sub	sp, #28
 800150c:	af00      	add	r7, sp, #0
 800150e:	60f8      	str	r0, [r7, #12]
 8001510:	60b9      	str	r1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8001514:	2300      	movs	r3, #0
 8001516:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8001518:	2300      	movs	r3, #0
 800151a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	6a1b      	ldr	r3, [r3, #32]
 8001520:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	6a1b      	ldr	r3, [r3, #32]
 8001526:	f023 0201 	bic.w	r2, r3, #1
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	699b      	ldr	r3, [r3, #24]
 8001532:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001534:	697b      	ldr	r3, [r7, #20]
 8001536:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800153a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	011b      	lsls	r3, r3, #4
 8001540:	697a      	ldr	r2, [r7, #20]
 8001542:	4313      	orrs	r3, r2
 8001544:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	f023 030a 	bic.w	r3, r3, #10
 800154c:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	4313      	orrs	r3, r2
 8001554:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	697a      	ldr	r2, [r7, #20]
 800155a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	693a      	ldr	r2, [r7, #16]
 8001560:	621a      	str	r2, [r3, #32]
}
 8001562:	bf00      	nop
 8001564:	371c      	adds	r7, #28
 8001566:	46bd      	mov	sp, r7
 8001568:	bc80      	pop	{r7}
 800156a:	4770      	bx	lr

0800156c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800156c:	b480      	push	{r7}
 800156e:	b087      	sub	sp, #28
 8001570:	af00      	add	r7, sp, #0
 8001572:	60f8      	str	r0, [r7, #12]
 8001574:	60b9      	str	r1, [r7, #8]
 8001576:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 8001578:	2300      	movs	r3, #0
 800157a:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 800157c:	2300      	movs	r3, #0
 800157e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	6a1b      	ldr	r3, [r3, #32]
 8001584:	f023 0210 	bic.w	r2, r3, #16
 8001588:	68fb      	ldr	r3, [r7, #12]
 800158a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	699b      	ldr	r3, [r3, #24]
 8001590:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	6a1b      	ldr	r3, [r3, #32]
 8001596:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001598:	697b      	ldr	r3, [r7, #20]
 800159a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800159e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	031b      	lsls	r3, r3, #12
 80015a4:	697a      	ldr	r2, [r7, #20]
 80015a6:	4313      	orrs	r3, r2
 80015a8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80015b0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80015b2:	68bb      	ldr	r3, [r7, #8]
 80015b4:	011b      	lsls	r3, r3, #4
 80015b6:	693a      	ldr	r2, [r7, #16]
 80015b8:	4313      	orrs	r3, r2
 80015ba:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	697a      	ldr	r2, [r7, #20]
 80015c0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	693a      	ldr	r2, [r7, #16]
 80015c6:	621a      	str	r2, [r3, #32]
}
 80015c8:	bf00      	nop
 80015ca:	371c      	adds	r7, #28
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr

080015d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 80015d2:	b480      	push	{r7}
 80015d4:	b085      	sub	sp, #20
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
 80015da:	460b      	mov	r3, r1
 80015dc:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0U;
 80015de:	2300      	movs	r3, #0
 80015e0:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015ee:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80015f0:	887b      	ldrh	r3, [r7, #2]
 80015f2:	f043 0307 	orr.w	r3, r3, #7
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	461a      	mov	r2, r3
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	4313      	orrs	r3, r2
 80015fe:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68fa      	ldr	r2, [r7, #12]
 8001604:	609a      	str	r2, [r3, #8]
}
 8001606:	bf00      	nop
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	bc80      	pop	{r7}
 800160e:	4770      	bx	lr

08001610 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001610:	b480      	push	{r7}
 8001612:	b087      	sub	sp, #28
 8001614:	af00      	add	r7, sp, #0
 8001616:	60f8      	str	r0, [r7, #12]
 8001618:	60b9      	str	r1, [r7, #8]
 800161a:	607a      	str	r2, [r7, #4]
 800161c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800161e:	2300      	movs	r3, #0
 8001620:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001628:	697b      	ldr	r3, [r7, #20]
 800162a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800162e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	021a      	lsls	r2, r3, #8
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	431a      	orrs	r2, r3
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	4313      	orrs	r3, r2
 800163c:	697a      	ldr	r2, [r7, #20]
 800163e:	4313      	orrs	r3, r2
 8001640:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	697a      	ldr	r2, [r7, #20]
 8001646:	609a      	str	r2, [r3, #8]
}
 8001648:	bf00      	nop
 800164a:	371c      	adds	r7, #28
 800164c:	46bd      	mov	sp, r7
 800164e:	bc80      	pop	{r7}
 8001650:	4770      	bx	lr

08001652 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8001652:	b480      	push	{r7}
 8001654:	b083      	sub	sp, #12
 8001656:	af00      	add	r7, sp, #0
 8001658:	6078      	str	r0, [r7, #4]
 800165a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001662:	2b01      	cmp	r3, #1
 8001664:	d101      	bne.n	800166a <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001666:	2302      	movs	r3, #2
 8001668:	e032      	b.n	80016d0 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	2201      	movs	r2, #1
 800166e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2202      	movs	r2, #2
 8001676:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	6812      	ldr	r2, [r2, #0]
 8001682:	6852      	ldr	r2, [r2, #4]
 8001684:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8001688:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	687a      	ldr	r2, [r7, #4]
 8001690:	6812      	ldr	r2, [r2, #0]
 8001692:	6851      	ldr	r1, [r2, #4]
 8001694:	683a      	ldr	r2, [r7, #0]
 8001696:	6812      	ldr	r2, [r2, #0]
 8001698:	430a      	orrs	r2, r1
 800169a:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	687a      	ldr	r2, [r7, #4]
 80016a2:	6812      	ldr	r2, [r2, #0]
 80016a4:	6892      	ldr	r2, [r2, #8]
 80016a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016aa:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	687a      	ldr	r2, [r7, #4]
 80016b2:	6812      	ldr	r2, [r2, #0]
 80016b4:	6891      	ldr	r1, [r2, #8]
 80016b6:	683a      	ldr	r2, [r7, #0]
 80016b8:	6852      	ldr	r2, [r2, #4]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	2201      	movs	r2, #1
 80016c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	2200      	movs	r2, #0
 80016ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80016ce:	2300      	movs	r3, #0
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	370c      	adds	r7, #12
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bc80      	pop	{r7}
 80016d8:	4770      	bx	lr

080016da <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bc80      	pop	{r7}
 80016ea:	4770      	bx	lr

080016ec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80016ec:	b480      	push	{r7}
 80016ee:	b083      	sub	sp, #12
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80016f4:	bf00      	nop
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr
	...

08001700 <ReadInput_Machine>:
static void MX_TIM1_Init(void);
static void MX_TIM2_Init(void);

/* USER CODE BEGIN PFP */
/* Private function prototypes -----------------------------------------------*/
int ReadInput_Machine() { return HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_3); }
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0
 8001704:	2108      	movs	r1, #8
 8001706:	4803      	ldr	r0, [pc, #12]	; (8001714 <ReadInput_Machine+0x14>)
 8001708:	f7ff f810 	bl	800072c <HAL_GPIO_ReadPin>
 800170c:	4603      	mov	r3, r0
 800170e:	4618      	mov	r0, r3
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40010c00 	.word	0x40010c00

08001718 <SetOutput_Extraction>:
int ReadInput_CNC() { return HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4); }
void SetOutput_Extraction(GPIO_PinState Pin_State);
void SetOutput_Light(GPIO_PinState Pin_State);

void SetOutput_Extraction(GPIO_PinState Pin_State)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	4603      	mov	r3, r0
 8001720:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_12,Pin_State);
 8001722:	79fb      	ldrb	r3, [r7, #7]
 8001724:	461a      	mov	r2, r3
 8001726:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800172a:	4803      	ldr	r0, [pc, #12]	; (8001738 <SetOutput_Extraction+0x20>)
 800172c:	f7ff f815 	bl	800075a <HAL_GPIO_WritePin>
}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40010c00 	.word	0x40010c00

0800173c <SetOutput_Light>:

void SetOutput_Light(GPIO_PinState Pin_State)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	4603      	mov	r3, r0
 8001744:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_13,Pin_State);
 8001746:	79fb      	ldrb	r3, [r7, #7]
 8001748:	461a      	mov	r2, r3
 800174a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800174e:	4803      	ldr	r0, [pc, #12]	; (800175c <SetOutput_Light+0x20>)
 8001750:	f7ff f803 	bl	800075a <HAL_GPIO_WritePin>
}
 8001754:	bf00      	nop
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40010c00 	.word	0x40010c00

08001760 <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b084      	sub	sp, #16
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM1)
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4a16      	ldr	r2, [pc, #88]	; (80017c8 <HAL_TIM_PeriodElapsedCallback+0x68>)
 800176e:	4293      	cmp	r3, r2
 8001770:	d11b      	bne.n	80017aa <HAL_TIM_PeriodElapsedCallback+0x4a>
	{
		for (int i = register_size - 1; i > 0; i--)
 8001772:	4b16      	ldr	r3, [pc, #88]	; (80017cc <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	3b01      	subs	r3, #1
 8001778:	60fb      	str	r3, [r7, #12]
 800177a:	e00b      	b.n	8001794 <HAL_TIM_PeriodElapsedCallback+0x34>
		{
			debounce[i] = debounce[i-1];
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	3b01      	subs	r3, #1
 8001780:	4a13      	ldr	r2, [pc, #76]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001782:	5cd1      	ldrb	r1, [r2, r3]
 8001784:	4a12      	ldr	r2, [pc, #72]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	4413      	add	r3, r2
 800178a:	460a      	mov	r2, r1
 800178c:	701a      	strb	r2, [r3, #0]
		for (int i = register_size - 1; i > 0; i--)
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	3b01      	subs	r3, #1
 8001792:	60fb      	str	r3, [r7, #12]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	2b00      	cmp	r3, #0
 8001798:	dcf0      	bgt.n	800177c <HAL_TIM_PeriodElapsedCallback+0x1c>
		}
		debounce[0] = HAL_GPIO_ReadPin(GPIOB,GPIO_PIN_4);
 800179a:	2110      	movs	r1, #16
 800179c:	480d      	ldr	r0, [pc, #52]	; (80017d4 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800179e:	f7fe ffc5 	bl	800072c <HAL_GPIO_ReadPin>
 80017a2:	4603      	mov	r3, r0
 80017a4:	461a      	mov	r2, r3
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 80017a8:	701a      	strb	r2, [r3, #0]
	}

	if (htim->Instance == TIM2)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017b2:	d105      	bne.n	80017c0 <HAL_TIM_PeriodElapsedCallback+0x60>
	{

		HAL_TIM_Base_Stop_IT(&htim2);
 80017b4:	4808      	ldr	r0, [pc, #32]	; (80017d8 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80017b6:	f7ff fc10 	bl	8000fda <HAL_TIM_Base_Stop_IT>
//		__HAL_TIM_SET_COUNTER(&htim2,0);
		trailing_extraction = GPIO_PIN_SET;
 80017ba:	4b08      	ldr	r3, [pc, #32]	; (80017dc <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80017bc:	2201      	movs	r2, #1
 80017be:	701a      	strb	r2, [r3, #0]
	}
}
 80017c0:	bf00      	nop
 80017c2:	3710      	adds	r7, #16
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40012c00 	.word	0x40012c00
 80017cc:	20000008 	.word	0x20000008
 80017d0:	20000010 	.word	0x20000010
 80017d4:	40010c00 	.word	0x40010c00
 80017d8:	20000084 	.word	0x20000084
 80017dc:	20000019 	.word	0x20000019

080017e0 <DEBOUNCE_CNC>:

GPIO_PinState DEBOUNCE_CNC(void)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b085      	sub	sp, #20
 80017e4:	af00      	add	r7, sp, #0
	int state_set = 0;
 80017e6:	2300      	movs	r3, #0
 80017e8:	60fb      	str	r3, [r7, #12]
	int state_reset = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	60bb      	str	r3, [r7, #8]
	for (int i = register_size - 1; i >= 0; i--)
 80017ee:	4b18      	ldr	r3, [pc, #96]	; (8001850 <DEBOUNCE_CNC+0x70>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	3b01      	subs	r3, #1
 80017f4:	607b      	str	r3, [r7, #4]
 80017f6:	e015      	b.n	8001824 <DEBOUNCE_CNC+0x44>
	{
		if (debounce[i] == GPIO_PIN_SET)
 80017f8:	4a16      	ldr	r2, [pc, #88]	; (8001854 <DEBOUNCE_CNC+0x74>)
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4413      	add	r3, r2
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	2b01      	cmp	r3, #1
 8001802:	d103      	bne.n	800180c <DEBOUNCE_CNC+0x2c>
			state_set++;
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	3301      	adds	r3, #1
 8001808:	60fb      	str	r3, [r7, #12]
 800180a:	e008      	b.n	800181e <DEBOUNCE_CNC+0x3e>
		else if (debounce[i] == GPIO_PIN_RESET)
 800180c:	4a11      	ldr	r2, [pc, #68]	; (8001854 <DEBOUNCE_CNC+0x74>)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d102      	bne.n	800181e <DEBOUNCE_CNC+0x3e>
			state_reset++;
 8001818:	68bb      	ldr	r3, [r7, #8]
 800181a:	3301      	adds	r3, #1
 800181c:	60bb      	str	r3, [r7, #8]
	for (int i = register_size - 1; i >= 0; i--)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	3b01      	subs	r3, #1
 8001822:	607b      	str	r3, [r7, #4]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2b00      	cmp	r3, #0
 8001828:	dae6      	bge.n	80017f8 <DEBOUNCE_CNC+0x18>
	}
	if (state_set > state_reset)
 800182a:	68fa      	ldr	r2, [r7, #12]
 800182c:	68bb      	ldr	r3, [r7, #8]
 800182e:	429a      	cmp	r2, r3
 8001830:	dd01      	ble.n	8001836 <DEBOUNCE_CNC+0x56>
		return GPIO_PIN_SET;
 8001832:	2301      	movs	r3, #1
 8001834:	e006      	b.n	8001844 <DEBOUNCE_CNC+0x64>
	else if (state_reset > state_set)
 8001836:	68ba      	ldr	r2, [r7, #8]
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	429a      	cmp	r2, r3
 800183c:	dd01      	ble.n	8001842 <DEBOUNCE_CNC+0x62>
		return GPIO_PIN_RESET;
 800183e:	2300      	movs	r3, #0
 8001840:	e000      	b.n	8001844 <DEBOUNCE_CNC+0x64>

	// 'error' return
	return GPIO_PIN_SET;
 8001842:	2301      	movs	r3, #1
}
 8001844:	4618      	mov	r0, r3
 8001846:	3714      	adds	r7, #20
 8001848:	46bd      	mov	sp, r7
 800184a:	bc80      	pop	{r7}
 800184c:	4770      	bx	lr
 800184e:	bf00      	nop
 8001850:	20000008 	.word	0x20000008
 8001854:	20000010 	.word	0x20000010

08001858 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	for (int i = register_size - 1; i > 0; i--)
 800185e:	4b3d      	ldr	r3, [pc, #244]	; (8001954 <main+0xfc>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	3b01      	subs	r3, #1
 8001864:	607b      	str	r3, [r7, #4]
 8001866:	e007      	b.n	8001878 <main+0x20>
	{
		debounce[i] = GPIO_PIN_SET;
 8001868:	4a3b      	ldr	r2, [pc, #236]	; (8001958 <main+0x100>)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	4413      	add	r3, r2
 800186e:	2201      	movs	r2, #1
 8001870:	701a      	strb	r2, [r3, #0]
	for (int i = register_size - 1; i > 0; i--)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	3b01      	subs	r3, #1
 8001876:	607b      	str	r3, [r7, #4]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2b00      	cmp	r3, #0
 800187c:	dcf4      	bgt.n	8001868 <main+0x10>
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800187e:	f7fe fc65 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001882:	f000 f877 	bl	8001974 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001886:	f000 f95d 	bl	8001b44 <MX_GPIO_Init>
  MX_TIM1_Init();
 800188a:	f000 f8bb 	bl	8001a04 <MX_TIM1_Init>
  MX_TIM2_Init();
 800188e:	f000 f909 	bl	8001aa4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001892:	4832      	ldr	r0, [pc, #200]	; (800195c <main+0x104>)
 8001894:	f7ff fb87 	bl	8000fa6 <HAL_TIM_Base_Start_IT>
/* --------------------------------------------------------------------
 *  Wenn der Timer das erste mal gestartet wird, springt er in Handler PeriodElapsedCallback
 * ist hier nicht schlimm aber bei Wiederverwendung beachten!
 --------------------------------------------------------------------*/
  HAL_TIM_Base_Start_IT(&htim2);
 8001898:	4831      	ldr	r0, [pc, #196]	; (8001960 <main+0x108>)
 800189a:	f7ff fb84 	bl	8000fa6 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Stop_IT(&htim2);
 800189e:	4830      	ldr	r0, [pc, #192]	; (8001960 <main+0x108>)
 80018a0:	f7ff fb9b 	bl	8000fda <HAL_TIM_Base_Stop_IT>
  __HAL_TIM_SET_COUNTER(&htim2,0);
 80018a4:	4b2e      	ldr	r3, [pc, #184]	; (8001960 <main+0x108>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2200      	movs	r2, #0
 80018aa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  new_state = DEBOUNCE_CNC();
 80018ac:	f7ff ff98 	bl	80017e0 <DEBOUNCE_CNC>
 80018b0:	4603      	mov	r3, r0
 80018b2:	461a      	mov	r2, r3
 80018b4:	4b2b      	ldr	r3, [pc, #172]	; (8001964 <main+0x10c>)
 80018b6:	701a      	strb	r2, [r3, #0]

	  if (DEBOUNCE_CNC() == GPIO_PIN_RESET)
 80018b8:	f7ff ff92 	bl	80017e0 <DEBOUNCE_CNC>
 80018bc:	4603      	mov	r3, r0
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d102      	bne.n	80018c8 <main+0x70>
		  trailing_extraction = GPIO_PIN_RESET;
 80018c2:	4b29      	ldr	r3, [pc, #164]	; (8001968 <main+0x110>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	701a      	strb	r2, [r3, #0]
	  if (ReadInput_Machine() == GPIO_PIN_RESET)
 80018c8:	f7ff ff1a 	bl	8001700 <ReadInput_Machine>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d102      	bne.n	80018d8 <main+0x80>
		  output = GPIO_PIN_RESET;
 80018d2:	4b26      	ldr	r3, [pc, #152]	; (800196c <main+0x114>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	701a      	strb	r2, [r3, #0]
	  // Start trailing with edge detection
	  if (new_state == GPIO_PIN_SET && old_state == GPIO_PIN_RESET)
 80018d8:	4b22      	ldr	r3, [pc, #136]	; (8001964 <main+0x10c>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b01      	cmp	r3, #1
 80018de:	d112      	bne.n	8001906 <main+0xae>
 80018e0:	4b23      	ldr	r3, [pc, #140]	; (8001970 <main+0x118>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d10e      	bne.n	8001906 <main+0xae>
		  {
		  if (__HAL_TIM_GET_COUNTER(&htim2))
 80018e8:	4b1d      	ldr	r3, [pc, #116]	; (8001960 <main+0x108>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d006      	beq.n	8001900 <main+0xa8>
		  {
			  HAL_TIM_Base_Stop_IT(&htim2);
 80018f2:	481b      	ldr	r0, [pc, #108]	; (8001960 <main+0x108>)
 80018f4:	f7ff fb71 	bl	8000fda <HAL_TIM_Base_Stop_IT>
			  __HAL_TIM_SET_COUNTER(&htim2,0);
 80018f8:	4b19      	ldr	r3, [pc, #100]	; (8001960 <main+0x108>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2200      	movs	r2, #0
 80018fe:	625a      	str	r2, [r3, #36]	; 0x24
		  }
		  HAL_TIM_Base_Start_IT(&htim2);
 8001900:	4817      	ldr	r0, [pc, #92]	; (8001960 <main+0x108>)
 8001902:	f7ff fb50 	bl	8000fa6 <HAL_TIM_Base_Start_IT>
		  }

	  if (DEBOUNCE_CNC() == GPIO_PIN_SET && ReadInput_Machine() == GPIO_PIN_SET)
 8001906:	f7ff ff6b 	bl	80017e0 <DEBOUNCE_CNC>
 800190a:	4603      	mov	r3, r0
 800190c:	2b01      	cmp	r3, #1
 800190e:	d107      	bne.n	8001920 <main+0xc8>
 8001910:	f7ff fef6 	bl	8001700 <ReadInput_Machine>
 8001914:	4603      	mov	r3, r0
 8001916:	2b01      	cmp	r3, #1
 8001918:	d102      	bne.n	8001920 <main+0xc8>
		  output = GPIO_PIN_SET;
 800191a:	4b14      	ldr	r3, [pc, #80]	; (800196c <main+0x114>)
 800191c:	2201      	movs	r2, #1
 800191e:	701a      	strb	r2, [r3, #0]

	  if (output == GPIO_PIN_RESET || trailing_extraction == GPIO_PIN_RESET)
 8001920:	4b12      	ldr	r3, [pc, #72]	; (800196c <main+0x114>)
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d003      	beq.n	8001930 <main+0xd8>
 8001928:	4b0f      	ldr	r3, [pc, #60]	; (8001968 <main+0x110>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d106      	bne.n	800193e <main+0xe6>
	  {
		  SetOutput_Extraction(GPIO_PIN_RESET);
 8001930:	2000      	movs	r0, #0
 8001932:	f7ff fef1 	bl	8001718 <SetOutput_Extraction>
		  SetOutput_Light(GPIO_PIN_RESET);
 8001936:	2000      	movs	r0, #0
 8001938:	f7ff ff00 	bl	800173c <SetOutput_Light>
 800193c:	e005      	b.n	800194a <main+0xf2>
	  }
	  else
	  {
		  SetOutput_Extraction(GPIO_PIN_SET);
 800193e:	2001      	movs	r0, #1
 8001940:	f7ff feea 	bl	8001718 <SetOutput_Extraction>
		  SetOutput_Light(GPIO_PIN_SET);
 8001944:	2001      	movs	r0, #1
 8001946:	f7ff fef9 	bl	800173c <SetOutput_Light>
	  }
	  old_state = new_state;
 800194a:	4b06      	ldr	r3, [pc, #24]	; (8001964 <main+0x10c>)
 800194c:	781a      	ldrb	r2, [r3, #0]
 800194e:	4b08      	ldr	r3, [pc, #32]	; (8001970 <main+0x118>)
 8001950:	701a      	strb	r2, [r3, #0]
	  new_state = DEBOUNCE_CNC();
 8001952:	e7ab      	b.n	80018ac <main+0x54>
 8001954:	20000008 	.word	0x20000008
 8001958:	20000010 	.word	0x20000010
 800195c:	20000044 	.word	0x20000044
 8001960:	20000084 	.word	0x20000084
 8001964:	2000001a 	.word	0x2000001a
 8001968:	20000019 	.word	0x20000019
 800196c:	2000001c 	.word	0x2000001c
 8001970:	2000001b 	.word	0x2000001b

08001974 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b090      	sub	sp, #64	; 0x40
 8001978:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800197a:	2302      	movs	r3, #2
 800197c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800197e:	2301      	movs	r3, #1
 8001980:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8001982:	2310      	movs	r3, #16
 8001984:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001986:	2300      	movs	r3, #0
 8001988:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800198a:	f107 0318 	add.w	r3, r7, #24
 800198e:	4618      	mov	r0, r3
 8001990:	f7fe fefc 	bl	800078c <HAL_RCC_OscConfig>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d003      	beq.n	80019a2 <SystemClock_Config+0x2e>
  {
    _Error_Handler(__FILE__, __LINE__);
 800199a:	21f0      	movs	r1, #240	; 0xf0
 800199c:	4817      	ldr	r0, [pc, #92]	; (80019fc <SystemClock_Config+0x88>)
 800199e:	f000 f915 	bl	8001bcc <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019a2:	230f      	movs	r3, #15
 80019a4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80019a6:	2300      	movs	r3, #0
 80019a8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019aa:	2300      	movs	r3, #0
 80019ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019ae:	2300      	movs	r3, #0
 80019b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019b2:	2300      	movs	r3, #0
 80019b4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80019b6:	1d3b      	adds	r3, r7, #4
 80019b8:	2100      	movs	r1, #0
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff f94a 	bl	8000c54 <HAL_RCC_ClockConfig>
 80019c0:	4603      	mov	r3, r0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d003      	beq.n	80019ce <SystemClock_Config+0x5a>
  {
    _Error_Handler(__FILE__, __LINE__);
 80019c6:	21fe      	movs	r1, #254	; 0xfe
 80019c8:	480c      	ldr	r0, [pc, #48]	; (80019fc <SystemClock_Config+0x88>)
 80019ca:	f000 f8ff 	bl	8001bcc <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80019ce:	f7ff fa97 	bl	8000f00 <HAL_RCC_GetHCLKFreq>
 80019d2:	4602      	mov	r2, r0
 80019d4:	4b0a      	ldr	r3, [pc, #40]	; (8001a00 <SystemClock_Config+0x8c>)
 80019d6:	fba3 2302 	umull	r2, r3, r3, r2
 80019da:	099b      	lsrs	r3, r3, #6
 80019dc:	4618      	mov	r0, r3
 80019de:	f7fe fd12 	bl	8000406 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80019e2:	2004      	movs	r0, #4
 80019e4:	f7fe fd1c 	bl	8000420 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80019e8:	2200      	movs	r2, #0
 80019ea:	2100      	movs	r1, #0
 80019ec:	f04f 30ff 	mov.w	r0, #4294967295
 80019f0:	f7fe fcdf 	bl	80003b2 <HAL_NVIC_SetPriority>
}
 80019f4:	bf00      	nop
 80019f6:	3740      	adds	r7, #64	; 0x40
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bd80      	pop	{r7, pc}
 80019fc:	08001ee0 	.word	0x08001ee0
 8001a00:	10624dd3 	.word	0x10624dd3

08001a04 <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b086      	sub	sp, #24
 8001a08:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 8001a0a:	4b23      	ldr	r3, [pc, #140]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a0c:	4a23      	ldr	r2, [pc, #140]	; (8001a9c <MX_TIM1_Init+0x98>)
 8001a0e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 8000;
 8001a10:	4b21      	ldr	r3, [pc, #132]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a12:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001a16:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a18:	4b1f      	ldr	r3, [pc, #124]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 8001a1e:	4b1e      	ldr	r3, [pc, #120]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a20:	2209      	movs	r2, #9
 8001a22:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a24:	4b1c      	ldr	r3, [pc, #112]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a26:	2200      	movs	r2, #0
 8001a28:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a2a:	4b1b      	ldr	r3, [pc, #108]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a30:	4b19      	ldr	r3, [pc, #100]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a36:	4818      	ldr	r0, [pc, #96]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a38:	f7ff fa8a 	bl	8000f50 <HAL_TIM_Base_Init>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d004      	beq.n	8001a4c <MX_TIM1_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001a42:	f240 111d 	movw	r1, #285	; 0x11d
 8001a46:	4816      	ldr	r0, [pc, #88]	; (8001aa0 <MX_TIM1_Init+0x9c>)
 8001a48:	f000 f8c0 	bl	8001bcc <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a50:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001a52:	f107 0308 	add.w	r3, r7, #8
 8001a56:	4619      	mov	r1, r3
 8001a58:	480f      	ldr	r0, [pc, #60]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a5a:	f7ff fbf0 	bl	800123e <HAL_TIM_ConfigClockSource>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d004      	beq.n	8001a6e <MX_TIM1_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001a64:	f240 1123 	movw	r1, #291	; 0x123
 8001a68:	480d      	ldr	r0, [pc, #52]	; (8001aa0 <MX_TIM1_Init+0x9c>)
 8001a6a:	f000 f8af 	bl	8001bcc <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a72:	2300      	movs	r3, #0
 8001a74:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001a76:	463b      	mov	r3, r7
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4807      	ldr	r0, [pc, #28]	; (8001a98 <MX_TIM1_Init+0x94>)
 8001a7c:	f7ff fde9 	bl	8001652 <HAL_TIMEx_MasterConfigSynchronization>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d004      	beq.n	8001a90 <MX_TIM1_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001a86:	f44f 7195 	mov.w	r1, #298	; 0x12a
 8001a8a:	4805      	ldr	r0, [pc, #20]	; (8001aa0 <MX_TIM1_Init+0x9c>)
 8001a8c:	f000 f89e 	bl	8001bcc <_Error_Handler>
  }

}
 8001a90:	bf00      	nop
 8001a92:	3718      	adds	r7, #24
 8001a94:	46bd      	mov	sp, r7
 8001a96:	bd80      	pop	{r7, pc}
 8001a98:	20000044 	.word	0x20000044
 8001a9c:	40012c00 	.word	0x40012c00
 8001aa0:	08001ee0 	.word	0x08001ee0

08001aa4 <MX_TIM2_Init>:

/* TIM2 init function */
static void MX_TIM2_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	b086      	sub	sp, #24
 8001aa8:	af00      	add	r7, sp, #0

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim2.Instance = TIM2;
 8001aaa:	4b23      	ldr	r3, [pc, #140]	; (8001b38 <MX_TIM2_Init+0x94>)
 8001aac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ab0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 8000;
 8001ab2:	4b21      	ldr	r3, [pc, #132]	; (8001b38 <MX_TIM2_Init+0x94>)
 8001ab4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8001ab8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aba:	4b1f      	ldr	r3, [pc, #124]	; (8001b38 <MX_TIM2_Init+0x94>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = trailing_time;
 8001ac0:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <MX_TIM2_Init+0x98>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	4b1c      	ldr	r3, [pc, #112]	; (8001b38 <MX_TIM2_Init+0x94>)
 8001ac8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aca:	4b1b      	ldr	r3, [pc, #108]	; (8001b38 <MX_TIM2_Init+0x94>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ad0:	4b19      	ldr	r3, [pc, #100]	; (8001b38 <MX_TIM2_Init+0x94>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ad6:	4818      	ldr	r0, [pc, #96]	; (8001b38 <MX_TIM2_Init+0x94>)
 8001ad8:	f7ff fa3a 	bl	8000f50 <HAL_TIM_Base_Init>
 8001adc:	4603      	mov	r3, r0
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d004      	beq.n	8001aec <MX_TIM2_Init+0x48>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001ae2:	f44f 719f 	mov.w	r1, #318	; 0x13e
 8001ae6:	4816      	ldr	r0, [pc, #88]	; (8001b40 <MX_TIM2_Init+0x9c>)
 8001ae8:	f000 f870 	bl	8001bcc <_Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001af0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001af2:	f107 0308 	add.w	r3, r7, #8
 8001af6:	4619      	mov	r1, r3
 8001af8:	480f      	ldr	r0, [pc, #60]	; (8001b38 <MX_TIM2_Init+0x94>)
 8001afa:	f7ff fba0 	bl	800123e <HAL_TIM_ConfigClockSource>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d004      	beq.n	8001b0e <MX_TIM2_Init+0x6a>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001b04:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8001b08:	480d      	ldr	r0, [pc, #52]	; (8001b40 <MX_TIM2_Init+0x9c>)
 8001b0a:	f000 f85f 	bl	8001bcc <_Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b16:	463b      	mov	r3, r7
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4807      	ldr	r0, [pc, #28]	; (8001b38 <MX_TIM2_Init+0x94>)
 8001b1c:	f7ff fd99 	bl	8001652 <HAL_TIMEx_MasterConfigSynchronization>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d004      	beq.n	8001b30 <MX_TIM2_Init+0x8c>
  {
    _Error_Handler(__FILE__, __LINE__);
 8001b26:	f240 114b 	movw	r1, #331	; 0x14b
 8001b2a:	4805      	ldr	r0, [pc, #20]	; (8001b40 <MX_TIM2_Init+0x9c>)
 8001b2c:	f000 f84e 	bl	8001bcc <_Error_Handler>
  }

}
 8001b30:	bf00      	nop
 8001b32:	3718      	adds	r7, #24
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	20000084 	.word	0x20000084
 8001b3c:	2000000c 	.word	0x2000000c
 8001b40:	08001ee0 	.word	0x08001ee0

08001b44 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	b086      	sub	sp, #24
 8001b48:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b4a:	4a1e      	ldr	r2, [pc, #120]	; (8001bc4 <MX_GPIO_Init+0x80>)
 8001b4c:	4b1d      	ldr	r3, [pc, #116]	; (8001bc4 <MX_GPIO_Init+0x80>)
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f043 0308 	orr.w	r3, r3, #8
 8001b54:	6193      	str	r3, [r2, #24]
 8001b56:	4b1b      	ldr	r3, [pc, #108]	; (8001bc4 <MX_GPIO_Init+0x80>)
 8001b58:	699b      	ldr	r3, [r3, #24]
 8001b5a:	f003 0308 	and.w	r3, r3, #8
 8001b5e:	607b      	str	r3, [r7, #4]
 8001b60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b62:	4a18      	ldr	r2, [pc, #96]	; (8001bc4 <MX_GPIO_Init+0x80>)
 8001b64:	4b17      	ldr	r3, [pc, #92]	; (8001bc4 <MX_GPIO_Init+0x80>)
 8001b66:	699b      	ldr	r3, [r3, #24]
 8001b68:	f043 0304 	orr.w	r3, r3, #4
 8001b6c:	6193      	str	r3, [r2, #24]
 8001b6e:	4b15      	ldr	r3, [pc, #84]	; (8001bc4 <MX_GPIO_Init+0x80>)
 8001b70:	699b      	ldr	r3, [r3, #24]
 8001b72:	f003 0304 	and.w	r3, r3, #4
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_SET);
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8001b80:	4811      	ldr	r0, [pc, #68]	; (8001bc8 <MX_GPIO_Init+0x84>)
 8001b82:	f7fe fdea 	bl	800075a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001b86:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001b8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b8c:	2301      	movs	r3, #1
 8001b8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b90:	2301      	movs	r3, #1
 8001b92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b94:	2302      	movs	r3, #2
 8001b96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b98:	f107 0308 	add.w	r3, r7, #8
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	480a      	ldr	r0, [pc, #40]	; (8001bc8 <MX_GPIO_Init+0x84>)
 8001ba0:	f7fe fc66 	bl	8000470 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8001ba4:	2318      	movs	r3, #24
 8001ba6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001bac:	2301      	movs	r3, #1
 8001bae:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001bb0:	f107 0308 	add.w	r3, r7, #8
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	4804      	ldr	r0, [pc, #16]	; (8001bc8 <MX_GPIO_Init+0x84>)
 8001bb8:	f7fe fc5a 	bl	8000470 <HAL_GPIO_Init>

}
 8001bbc:	bf00      	nop
 8001bbe:	3718      	adds	r7, #24
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	40021000 	.word	0x40021000
 8001bc8:	40010c00 	.word	0x40010c00

08001bcc <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 8001bd6:	e7fe      	b.n	8001bd6 <_Error_Handler+0xa>

08001bd8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b084      	sub	sp, #16
 8001bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001bde:	4a2b      	ldr	r2, [pc, #172]	; (8001c8c <HAL_MspInit+0xb4>)
 8001be0:	4b2a      	ldr	r3, [pc, #168]	; (8001c8c <HAL_MspInit+0xb4>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	f043 0301 	orr.w	r3, r3, #1
 8001be8:	6193      	str	r3, [r2, #24]
 8001bea:	4b28      	ldr	r3, [pc, #160]	; (8001c8c <HAL_MspInit+0xb4>)
 8001bec:	699b      	ldr	r3, [r3, #24]
 8001bee:	f003 0301 	and.w	r3, r3, #1
 8001bf2:	60bb      	str	r3, [r7, #8]
 8001bf4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bf6:	4a25      	ldr	r2, [pc, #148]	; (8001c8c <HAL_MspInit+0xb4>)
 8001bf8:	4b24      	ldr	r3, [pc, #144]	; (8001c8c <HAL_MspInit+0xb4>)
 8001bfa:	69db      	ldr	r3, [r3, #28]
 8001bfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c00:	61d3      	str	r3, [r2, #28]
 8001c02:	4b22      	ldr	r3, [pc, #136]	; (8001c8c <HAL_MspInit+0xb4>)
 8001c04:	69db      	ldr	r3, [r3, #28]
 8001c06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c0e:	2003      	movs	r0, #3
 8001c10:	f7fe fbc4 	bl	800039c <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8001c14:	2200      	movs	r2, #0
 8001c16:	2100      	movs	r1, #0
 8001c18:	f06f 000b 	mvn.w	r0, #11
 8001c1c:	f7fe fbc9 	bl	80003b2 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8001c20:	2200      	movs	r2, #0
 8001c22:	2100      	movs	r1, #0
 8001c24:	f06f 000a 	mvn.w	r0, #10
 8001c28:	f7fe fbc3 	bl	80003b2 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	2100      	movs	r1, #0
 8001c30:	f06f 0009 	mvn.w	r0, #9
 8001c34:	f7fe fbbd 	bl	80003b2 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8001c38:	2200      	movs	r2, #0
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	f06f 0004 	mvn.w	r0, #4
 8001c40:	f7fe fbb7 	bl	80003b2 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8001c44:	2200      	movs	r2, #0
 8001c46:	2100      	movs	r1, #0
 8001c48:	f06f 0003 	mvn.w	r0, #3
 8001c4c:	f7fe fbb1 	bl	80003b2 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8001c50:	2200      	movs	r2, #0
 8001c52:	2100      	movs	r1, #0
 8001c54:	f06f 0001 	mvn.w	r0, #1
 8001c58:	f7fe fbab 	bl	80003b2 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	2100      	movs	r1, #0
 8001c60:	f04f 30ff 	mov.w	r0, #4294967295
 8001c64:	f7fe fba5 	bl	80003b2 <HAL_NVIC_SetPriority>

    /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
    */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001c68:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <HAL_MspInit+0xb8>)
 8001c6a:	685b      	ldr	r3, [r3, #4]
 8001c6c:	60fb      	str	r3, [r7, #12]
 8001c6e:	68fb      	ldr	r3, [r7, #12]
 8001c70:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001c74:	60fb      	str	r3, [r7, #12]
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c7c:	60fb      	str	r3, [r7, #12]
 8001c7e:	4a04      	ldr	r2, [pc, #16]	; (8001c90 <HAL_MspInit+0xb8>)
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c84:	bf00      	nop
 8001c86:	3710      	adds	r7, #16
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	40021000 	.word	0x40021000
 8001c90:	40010000 	.word	0x40010000

08001c94 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b084      	sub	sp, #16
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM1)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a1e      	ldr	r2, [pc, #120]	; (8001d1c <HAL_TIM_Base_MspInit+0x88>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d11c      	bne.n	8001ce0 <HAL_TIM_Base_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ca6:	4a1e      	ldr	r2, [pc, #120]	; (8001d20 <HAL_TIM_Base_MspInit+0x8c>)
 8001ca8:	4b1d      	ldr	r3, [pc, #116]	; (8001d20 <HAL_TIM_Base_MspInit+0x8c>)
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001cb0:	6193      	str	r3, [r2, #24]
 8001cb2:	4b1b      	ldr	r3, [pc, #108]	; (8001d20 <HAL_TIM_Base_MspInit+0x8c>)
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001cba:	60fb      	str	r3, [r7, #12]
 8001cbc:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_IRQn, 0, 0);
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	2018      	movs	r0, #24
 8001cc4:	f7fe fb75 	bl	80003b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_IRQn);
 8001cc8:	2018      	movs	r0, #24
 8001cca:	f7fe fb8e 	bl	80003ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001cce:	2200      	movs	r2, #0
 8001cd0:	2100      	movs	r1, #0
 8001cd2:	2019      	movs	r0, #25
 8001cd4:	f7fe fb6d 	bl	80003b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001cd8:	2019      	movs	r0, #25
 8001cda:	f7fe fb86 	bl	80003ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001cde:	e018      	b.n	8001d12 <HAL_TIM_Base_MspInit+0x7e>
  else if(htim_base->Instance==TIM2)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ce8:	d113      	bne.n	8001d12 <HAL_TIM_Base_MspInit+0x7e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001cea:	4a0d      	ldr	r2, [pc, #52]	; (8001d20 <HAL_TIM_Base_MspInit+0x8c>)
 8001cec:	4b0c      	ldr	r3, [pc, #48]	; (8001d20 <HAL_TIM_Base_MspInit+0x8c>)
 8001cee:	69db      	ldr	r3, [r3, #28]
 8001cf0:	f043 0301 	orr.w	r3, r3, #1
 8001cf4:	61d3      	str	r3, [r2, #28]
 8001cf6:	4b0a      	ldr	r3, [pc, #40]	; (8001d20 <HAL_TIM_Base_MspInit+0x8c>)
 8001cf8:	69db      	ldr	r3, [r3, #28]
 8001cfa:	f003 0301 	and.w	r3, r3, #1
 8001cfe:	60bb      	str	r3, [r7, #8]
 8001d00:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d02:	2200      	movs	r2, #0
 8001d04:	2100      	movs	r1, #0
 8001d06:	201c      	movs	r0, #28
 8001d08:	f7fe fb53 	bl	80003b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d0c:	201c      	movs	r0, #28
 8001d0e:	f7fe fb6c 	bl	80003ea <HAL_NVIC_EnableIRQ>
}
 8001d12:	bf00      	nop
 8001d14:	3710      	adds	r7, #16
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40012c00 	.word	0x40012c00
 8001d20:	40021000 	.word	0x40021000

08001d24 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 8001d24:	b480      	push	{r7}
 8001d26:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001d28:	bf00      	nop
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bc80      	pop	{r7}
 8001d2e:	4770      	bx	lr

08001d30 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d34:	e7fe      	b.n	8001d34 <HardFault_Handler+0x4>

08001d36 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8001d36:	b480      	push	{r7}
 8001d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d3a:	e7fe      	b.n	8001d3a <MemManage_Handler+0x4>

08001d3c <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d40:	e7fe      	b.n	8001d40 <BusFault_Handler+0x4>

08001d42 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001d42:	b480      	push	{r7}
 8001d44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d46:	e7fe      	b.n	8001d46 <UsageFault_Handler+0x4>

08001d48 <SVC_Handler>:

/**
* @brief This function handles System service call via SWI instruction.
*/
void SVC_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d4c:	bf00      	nop
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bc80      	pop	{r7}
 8001d52:	4770      	bx	lr

08001d54 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 8001d54:	b480      	push	{r7}
 8001d56:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d58:	bf00      	nop
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bc80      	pop	{r7}
 8001d5e:	4770      	bx	lr

08001d60 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d64:	bf00      	nop
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr

08001d6c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d70:	f7fe fa32 	bl	80001d8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001d74:	f7fe fb70 	bl	8000458 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d78:	bf00      	nop
 8001d7a:	bd80      	pop	{r7, pc}

08001d7c <TIM1_BRK_IRQHandler>:

/**
* @brief This function handles TIM1 break interrupt.
*/
void TIM1_BRK_IRQHandler(void)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_IRQn 0 */

  /* USER CODE END TIM1_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d80:	4802      	ldr	r0, [pc, #8]	; (8001d8c <TIM1_BRK_IRQHandler+0x10>)
 8001d82:	f7ff f954 	bl	800102e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_IRQn 1 */

  /* USER CODE END TIM1_BRK_IRQn 1 */
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000044 	.word	0x20000044

08001d90 <TIM1_UP_IRQHandler>:

/**
* @brief This function handles TIM1 update interrupt.
*/
void TIM1_UP_IRQHandler(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001d94:	4802      	ldr	r0, [pc, #8]	; (8001da0 <TIM1_UP_IRQHandler+0x10>)
 8001d96:	f7ff f94a 	bl	800102e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000044 	.word	0x20000044

08001da4 <TIM2_IRQHandler>:

/**
* @brief This function handles TIM2 global interrupt.
*/
void TIM2_IRQHandler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001da8:	4802      	ldr	r0, [pc, #8]	; (8001db4 <TIM2_IRQHandler+0x10>)
 8001daa:	f7ff f940 	bl	800102e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000084 	.word	0x20000084

08001db8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001dbc:	4a15      	ldr	r2, [pc, #84]	; (8001e14 <SystemInit+0x5c>)
 8001dbe:	4b15      	ldr	r3, [pc, #84]	; (8001e14 <SystemInit+0x5c>)
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f043 0301 	orr.w	r3, r3, #1
 8001dc6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001dc8:	4912      	ldr	r1, [pc, #72]	; (8001e14 <SystemInit+0x5c>)
 8001dca:	4b12      	ldr	r3, [pc, #72]	; (8001e14 <SystemInit+0x5c>)
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <SystemInit+0x60>)
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8001dd4:	4a0f      	ldr	r2, [pc, #60]	; (8001e14 <SystemInit+0x5c>)
 8001dd6:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <SystemInit+0x5c>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001dde:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001de2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001de4:	4a0b      	ldr	r2, [pc, #44]	; (8001e14 <SystemInit+0x5c>)
 8001de6:	4b0b      	ldr	r3, [pc, #44]	; (8001e14 <SystemInit+0x5c>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dee:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001df0:	4a08      	ldr	r2, [pc, #32]	; (8001e14 <SystemInit+0x5c>)
 8001df2:	4b08      	ldr	r3, [pc, #32]	; (8001e14 <SystemInit+0x5c>)
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8001dfa:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001dfc:	4b05      	ldr	r3, [pc, #20]	; (8001e14 <SystemInit+0x5c>)
 8001dfe:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8001e02:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001e04:	4b05      	ldr	r3, [pc, #20]	; (8001e1c <SystemInit+0x64>)
 8001e06:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e0a:	609a      	str	r2, [r3, #8]
#endif 
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	40021000 	.word	0x40021000
 8001e18:	f8ff0000 	.word	0xf8ff0000
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001e20:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001e22:	e003      	b.n	8001e2c <LoopCopyDataInit>

08001e24 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001e24:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001e26:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001e28:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001e2a:	3104      	adds	r1, #4

08001e2c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001e2c:	480a      	ldr	r0, [pc, #40]	; (8001e58 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001e2e:	4b0b      	ldr	r3, [pc, #44]	; (8001e5c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001e30:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001e32:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001e34:	d3f6      	bcc.n	8001e24 <CopyDataInit>
  ldr r2, =_sbss
 8001e36:	4a0a      	ldr	r2, [pc, #40]	; (8001e60 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001e38:	e002      	b.n	8001e40 <LoopFillZerobss>

08001e3a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001e3a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001e3c:	f842 3b04 	str.w	r3, [r2], #4

08001e40 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001e40:	4b08      	ldr	r3, [pc, #32]	; (8001e64 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001e42:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001e44:	d3f9      	bcc.n	8001e3a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001e46:	f7ff ffb7 	bl	8001db8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001e4a:	f000 f80f 	bl	8001e6c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e4e:	f7ff fd03 	bl	8001858 <main>
  bx lr
 8001e52:	4770      	bx	lr
  ldr r3, =_sidata
 8001e54:	08001f08 	.word	0x08001f08
  ldr r0, =_sdata
 8001e58:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001e5c:	20000024 	.word	0x20000024
  ldr r2, =_sbss
 8001e60:	20000024 	.word	0x20000024
  ldr r3, = _ebss
 8001e64:	200000c4 	.word	0x200000c4

08001e68 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e68:	e7fe      	b.n	8001e68 <ADC1_2_IRQHandler>
	...

08001e6c <__libc_init_array>:
 8001e6c:	b570      	push	{r4, r5, r6, lr}
 8001e6e:	2500      	movs	r5, #0
 8001e70:	4e0c      	ldr	r6, [pc, #48]	; (8001ea4 <__libc_init_array+0x38>)
 8001e72:	4c0d      	ldr	r4, [pc, #52]	; (8001ea8 <__libc_init_array+0x3c>)
 8001e74:	1ba4      	subs	r4, r4, r6
 8001e76:	10a4      	asrs	r4, r4, #2
 8001e78:	42a5      	cmp	r5, r4
 8001e7a:	d109      	bne.n	8001e90 <__libc_init_array+0x24>
 8001e7c:	f000 f81a 	bl	8001eb4 <_init>
 8001e80:	2500      	movs	r5, #0
 8001e82:	4e0a      	ldr	r6, [pc, #40]	; (8001eac <__libc_init_array+0x40>)
 8001e84:	4c0a      	ldr	r4, [pc, #40]	; (8001eb0 <__libc_init_array+0x44>)
 8001e86:	1ba4      	subs	r4, r4, r6
 8001e88:	10a4      	asrs	r4, r4, #2
 8001e8a:	42a5      	cmp	r5, r4
 8001e8c:	d105      	bne.n	8001e9a <__libc_init_array+0x2e>
 8001e8e:	bd70      	pop	{r4, r5, r6, pc}
 8001e90:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e94:	4798      	blx	r3
 8001e96:	3501      	adds	r5, #1
 8001e98:	e7ee      	b.n	8001e78 <__libc_init_array+0xc>
 8001e9a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e9e:	4798      	blx	r3
 8001ea0:	3501      	adds	r5, #1
 8001ea2:	e7f2      	b.n	8001e8a <__libc_init_array+0x1e>
 8001ea4:	08001f00 	.word	0x08001f00
 8001ea8:	08001f00 	.word	0x08001f00
 8001eac:	08001f00 	.word	0x08001f00
 8001eb0:	08001f04 	.word	0x08001f04

08001eb4 <_init>:
 8001eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001eb6:	bf00      	nop
 8001eb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001eba:	bc08      	pop	{r3}
 8001ebc:	469e      	mov	lr, r3
 8001ebe:	4770      	bx	lr

08001ec0 <_fini>:
 8001ec0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ec2:	bf00      	nop
 8001ec4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ec6:	bc08      	pop	{r3}
 8001ec8:	469e      	mov	lr, r3
 8001eca:	4770      	bx	lr
