// Seed: 1311754360
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input uwire id_2,
    input wor id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wor id_6,
    output tri id_7,
    input wor id_8,
    output supply1 id_9,
    output wor id_10,
    input tri id_11,
    input tri0 id_12,
    output uwire id_13,
    output wor id_14,
    input uwire id_15,
    output wire id_16,
    input tri id_17,
    input supply1 id_18,
    input supply1 id_19,
    input uwire id_20,
    input wor id_21,
    output tri1 id_22,
    input wand id_23,
    input uwire id_24
);
endmodule
module module_1 (
    input  wire id_0,
    output wire id_1,
    input  tri  id_2
);
  always_ff @(*) begin : LABEL_0
    $clog2(24);
    ;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_2
  );
endmodule
