//Verilog HDL for "SIPO", "serial_to_parallel_tb" "functional"


module serial_to_parallel_tb ( );

endmodule
