// Seed: 3096602003
module module_0 ();
  bit id_1, id_2;
  logic id_3;
  ;
  logic id_4;
  ;
  assign module_1.id_9 = 0;
  id_5 :
  assert property (@(posedge -1'd0) 1) if (-1) id_2 = id_4;
  logic id_6;
endmodule
module module_1 #(
    parameter id_9 = 32'd44
) (
    input wire id_0,
    output supply0 id_1[-1 'd0 : 1],
    output tri0 id_2,
    output wire id_3,
    output supply1 id_4,
    input tri1 id_5,
    input tri id_6,
    input wand id_7,
    input tri0 id_8,
    input wor _id_9[id_9 : -1 'h0]
);
  assign id_4 = id_9;
  localparam id_11 = -1;
  module_0 modCall_1 ();
  logic id_12;
  ;
endmodule
