Timing Analyzer report for ex_03_c_log
Mon Oct 06 15:05:23 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'CLOCK_50MHZ'
 12. Setup: 'divider:Divisor_inst|temp'
 13. Setup: 'debounce_v1:Debouncer_inst|result'
 14. Hold: 'divider:Divisor_inst|temp'
 15. Hold: 'CLOCK_50MHZ'
 16. Hold: 'debounce_v1:Debouncer_inst|result'
 17. Setup Transfers
 18. Hold Transfers
 19. Report TCCS
 20. Report RSKM
 21. Unconstrained Paths Summary
 22. Clock Status Summary
 23. Unconstrained Input Ports
 24. Unconstrained Output Ports
 25. Unconstrained Input Ports
 26. Unconstrained Output Ports
 27. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ex_03_c_log                                         ;
; Device Family         ; MAX II                                              ;
; Device Name           ; EPM240T100C5                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Slow Model                                          ;
; Rise/Fall Delays      ; Unavailable                                         ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; CLOCK_50MHZ                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50MHZ }                       ;
; debounce_v1:Debouncer_inst|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { debounce_v1:Debouncer_inst|result } ;
; divider:Divisor_inst|temp         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divider:Divisor_inst|temp }         ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+-------------------------------------------------------------------------+
; Fmax Summary                                                            ;
+------------+-----------------+-----------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note ;
+------------+-----------------+-----------------------------------+------+
; 93.47 MHz  ; 93.47 MHz       ; CLOCK_50MHZ                       ;      ;
; 322.37 MHz ; 322.37 MHz      ; divider:Divisor_inst|temp         ;      ;
; 450.25 MHz ; 450.25 MHz      ; debounce_v1:Debouncer_inst|result ;      ;
+------------+-----------------+-----------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Setup Summary                                              ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50MHZ                       ; -9.699 ; -132.585      ;
; divider:Divisor_inst|temp         ; -2.102 ; -6.702        ;
; debounce_v1:Debouncer_inst|result ; -1.221 ; -1.221        ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Hold Summary                                               ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; divider:Divisor_inst|temp         ; -3.200 ; -3.200        ;
; CLOCK_50MHZ                       ; -1.501 ; -1.501        ;
; debounce_v1:Debouncer_inst|result ; 1.667  ; 0.000         ;
+-----------------------------------+--------+---------------+


--------------------
; Recovery Summary ;
--------------------
No paths to report.


-------------------
; Removal Summary ;
-------------------
No paths to report.


+------------------------------------------------------------+
; Minimum Pulse Width Summary                                ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50MHZ                       ; -2.289 ; -2.289        ;
; debounce_v1:Debouncer_inst|result ; 0.234  ; 0.000         ;
; divider:Divisor_inst|temp         ; 0.234  ; 0.000         ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'CLOCK_50MHZ'                                                                                                                                         ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.699 ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 10.366     ;
; -9.408 ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 10.075     ;
; -9.408 ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 10.075     ;
; -9.406 ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 10.073     ;
; -9.404 ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 10.071     ;
; -9.399 ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 10.066     ;
; -9.398 ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 10.065     ;
; -9.370 ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 10.037     ;
; -9.323 ; divider:Divisor_inst|\P_div:count[7]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.990      ;
; -9.314 ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.981      ;
; -9.310 ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.977      ;
; -9.257 ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.924      ;
; -9.176 ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.843      ;
; -9.168 ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.835      ;
; -9.159 ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.826      ;
; -9.079 ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.746      ;
; -9.079 ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.746      ;
; -9.077 ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.744      ;
; -9.075 ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.742      ;
; -9.070 ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.737      ;
; -9.069 ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.736      ;
; -9.032 ; divider:Divisor_inst|\P_div:count[7]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.699      ;
; -9.032 ; divider:Divisor_inst|\P_div:count[7]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.699      ;
; -9.030 ; divider:Divisor_inst|\P_div:count[7]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.697      ;
; -9.028 ; divider:Divisor_inst|\P_div:count[7]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.695      ;
; -9.023 ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.690      ;
; -9.023 ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.690      ;
; -9.023 ; divider:Divisor_inst|\P_div:count[7]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.690      ;
; -9.022 ; divider:Divisor_inst|\P_div:count[7]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.689      ;
; -9.021 ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.688      ;
; -9.020 ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.687      ;
; -9.019 ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.686      ;
; -9.019 ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.686      ;
; -9.019 ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.686      ;
; -9.017 ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.684      ;
; -9.015 ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.682      ;
; -9.014 ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.681      ;
; -9.013 ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.680      ;
; -9.010 ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.677      ;
; -9.009 ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.676      ;
; -8.966 ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.633      ;
; -8.966 ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.633      ;
; -8.964 ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.631      ;
; -8.962 ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.629      ;
; -8.957 ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.624      ;
; -8.956 ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.623      ;
; -8.885 ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.552      ;
; -8.885 ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.552      ;
; -8.883 ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.550      ;
; -8.881 ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.548      ;
; -8.879 ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|temp             ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.546      ;
; -8.877 ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.544      ;
; -8.877 ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.544      ;
; -8.876 ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.543      ;
; -8.875 ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.542      ;
; -8.875 ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.542      ;
; -8.873 ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.540      ;
; -8.868 ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.535      ;
; -8.868 ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.535      ;
; -8.868 ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.535      ;
; -8.867 ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.534      ;
; -8.866 ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.533      ;
; -8.864 ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.531      ;
; -8.860 ; divider:Divisor_inst|\P_div:count[13] ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.527      ;
; -8.859 ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.526      ;
; -8.858 ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.525      ;
; -8.841 ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.508      ;
; -8.805 ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.472      ;
; -8.729 ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.396      ;
; -8.729 ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.396      ;
; -8.727 ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.394      ;
; -8.725 ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.392      ;
; -8.720 ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.387      ;
; -8.719 ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.386      ;
; -8.569 ; divider:Divisor_inst|\P_div:count[13] ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.236      ;
; -8.569 ; divider:Divisor_inst|\P_div:count[13] ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.236      ;
; -8.567 ; divider:Divisor_inst|\P_div:count[13] ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.234      ;
; -8.565 ; divider:Divisor_inst|\P_div:count[13] ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.232      ;
; -8.560 ; divider:Divisor_inst|\P_div:count[13] ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.227      ;
; -8.559 ; divider:Divisor_inst|\P_div:count[13] ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.226      ;
; -8.550 ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.217      ;
; -8.550 ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.217      ;
; -8.550 ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|temp             ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.217      ;
; -8.548 ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.215      ;
; -8.546 ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.213      ;
; -8.541 ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.208      ;
; -8.540 ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.207      ;
; -8.514 ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.181      ;
; -8.514 ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.181      ;
; -8.512 ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.179      ;
; -8.510 ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.177      ;
; -8.505 ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.172      ;
; -8.504 ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.171      ;
; -8.503 ; divider:Divisor_inst|\P_div:count[7]  ; divider:Divisor_inst|temp             ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.170      ;
; -8.494 ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|temp             ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.161      ;
; -8.490 ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|temp             ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.157      ;
; -8.437 ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|temp             ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.104      ;
; -8.381 ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.048      ;
; -8.356 ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|temp             ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.023      ;
; -8.348 ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|temp             ; CLOCK_50MHZ  ; CLOCK_50MHZ ; 1.000        ; 0.000      ; 9.015      ;
+--------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'divider:Divisor_inst|temp'                                                                                                                                                                      ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------+---------------------------+--------------+------------+------------+
; -2.102 ; debounce_v1:Debouncer_inst|counter_out[0] ; debounce_v1:Debouncer_inst|result         ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.769      ;
; -1.807 ; debounce_v1:Debouncer_inst|counter_out[1] ; debounce_v1:Debouncer_inst|counter_out[0] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.474      ;
; -1.804 ; debounce_v1:Debouncer_inst|counter_out[0] ; debounce_v1:Debouncer_inst|counter_out[1] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.471      ;
; -1.746 ; debounce_v1:Debouncer_inst|counter_out[1] ; debounce_v1:Debouncer_inst|result         ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.413      ;
; -1.712 ; debounce_v1:Debouncer_inst|flipflops[1]   ; debounce_v1:Debouncer_inst|counter_out[1] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.379      ;
; -1.711 ; debounce_v1:Debouncer_inst|flipflops[1]   ; debounce_v1:Debouncer_inst|counter_out[0] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.378      ;
; -1.708 ; debounce_v1:Debouncer_inst|flipflops[1]   ; debounce_v1:Debouncer_inst|result         ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.375      ;
; -1.593 ; debounce_v1:Debouncer_inst|counter_out[0] ; debounce_v1:Debouncer_inst|counter_out[0] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.260      ;
; -1.518 ; debounce_v1:Debouncer_inst|flipflops[0]   ; debounce_v1:Debouncer_inst|counter_out[1] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.185      ;
; -1.517 ; debounce_v1:Debouncer_inst|flipflops[0]   ; debounce_v1:Debouncer_inst|counter_out[0] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.184      ;
; -1.509 ; debounce_v1:Debouncer_inst|flipflops[0]   ; debounce_v1:Debouncer_inst|result         ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 2.176      ;
; -1.233 ; debounce_v1:Debouncer_inst|counter_out[1] ; debounce_v1:Debouncer_inst|counter_out[1] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 1.900      ;
; -0.989 ; debounce_v1:Debouncer_inst|flipflops[0]   ; debounce_v1:Debouncer_inst|flipflops[1]   ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 1.000        ; 0.000      ; 1.656      ;
; 3.146  ; debounce_v1:Debouncer_inst|result         ; debounce_v1:Debouncer_inst|result         ; debounce_v1:Debouncer_inst|result ; divider:Divisor_inst|temp ; 0.500        ; 5.070      ; 2.467      ;
; 3.646  ; debounce_v1:Debouncer_inst|result         ; debounce_v1:Debouncer_inst|result         ; debounce_v1:Debouncer_inst|result ; divider:Divisor_inst|temp ; 1.000        ; 5.070      ; 2.467      ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'debounce_v1:Debouncer_inst|result'                                                                                                                                                        ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.221 ; ex_03_c_log:FlipFlop_T_inst|qstate ; ex_03_c_log:FlipFlop_T_inst|qstate ; debounce_v1:Debouncer_inst|result ; debounce_v1:Debouncer_inst|result ; 1.000        ; 0.000      ; 1.888      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'divider:Divisor_inst|temp'                                                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                      ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------+---------------------------+--------------+------------+------------+
; -3.200 ; debounce_v1:Debouncer_inst|result         ; debounce_v1:Debouncer_inst|result         ; debounce_v1:Debouncer_inst|result ; divider:Divisor_inst|temp ; 0.000        ; 5.070      ; 2.467      ;
; -2.700 ; debounce_v1:Debouncer_inst|result         ; debounce_v1:Debouncer_inst|result         ; debounce_v1:Debouncer_inst|result ; divider:Divisor_inst|temp ; -0.500       ; 5.070      ; 2.467      ;
; 1.435  ; debounce_v1:Debouncer_inst|flipflops[0]   ; debounce_v1:Debouncer_inst|flipflops[1]   ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 1.656      ;
; 1.679  ; debounce_v1:Debouncer_inst|counter_out[1] ; debounce_v1:Debouncer_inst|counter_out[1] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 1.900      ;
; 1.955  ; debounce_v1:Debouncer_inst|flipflops[0]   ; debounce_v1:Debouncer_inst|result         ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.176      ;
; 1.963  ; debounce_v1:Debouncer_inst|flipflops[0]   ; debounce_v1:Debouncer_inst|counter_out[0] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.184      ;
; 1.964  ; debounce_v1:Debouncer_inst|flipflops[0]   ; debounce_v1:Debouncer_inst|counter_out[1] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.185      ;
; 2.039  ; debounce_v1:Debouncer_inst|counter_out[0] ; debounce_v1:Debouncer_inst|counter_out[0] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.260      ;
; 2.154  ; debounce_v1:Debouncer_inst|flipflops[1]   ; debounce_v1:Debouncer_inst|result         ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.375      ;
; 2.157  ; debounce_v1:Debouncer_inst|flipflops[1]   ; debounce_v1:Debouncer_inst|counter_out[0] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.378      ;
; 2.158  ; debounce_v1:Debouncer_inst|flipflops[1]   ; debounce_v1:Debouncer_inst|counter_out[1] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.379      ;
; 2.192  ; debounce_v1:Debouncer_inst|counter_out[1] ; debounce_v1:Debouncer_inst|result         ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.413      ;
; 2.250  ; debounce_v1:Debouncer_inst|counter_out[0] ; debounce_v1:Debouncer_inst|counter_out[1] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.471      ;
; 2.253  ; debounce_v1:Debouncer_inst|counter_out[1] ; debounce_v1:Debouncer_inst|counter_out[0] ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.474      ;
; 2.548  ; debounce_v1:Debouncer_inst|counter_out[0] ; debounce_v1:Debouncer_inst|result         ; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp ; 0.000        ; 0.000      ; 2.769      ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'CLOCK_50MHZ'                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+---------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------+-------------+--------------+------------+------------+
; -1.501 ; divider:Divisor_inst|temp             ; divider:Divisor_inst|temp             ; divider:Divisor_inst|temp ; CLOCK_50MHZ ; 0.000        ; 3.348      ; 2.444      ;
; -1.001 ; divider:Divisor_inst|temp             ; divider:Divisor_inst|temp             ; divider:Divisor_inst|temp ; CLOCK_50MHZ ; -0.500       ; 3.348      ; 2.444      ;
; 3.623  ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[1]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 3.844      ;
; 3.761  ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[5]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 3.982      ;
; 3.774  ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[2]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 3.995      ;
; 3.791  ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[8]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 4.012      ;
; 3.910  ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[3]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 4.131      ;
; 3.910  ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[6]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 4.131      ;
; 3.925  ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[0]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 4.146      ;
; 4.190  ; divider:Divisor_inst|\P_div:count[15] ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 4.411      ;
; 4.417  ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[2]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 4.638      ;
; 4.462  ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[1]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 4.683      ;
; 4.546  ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[8]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 4.767      ;
; 4.560  ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[2]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 4.781      ;
; 4.790  ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[3]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.011      ;
; 4.837  ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[5]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.058      ;
; 4.839  ; divider:Divisor_inst|\P_div:count[17] ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.060      ;
; 4.851  ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[8]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.072      ;
; 4.860  ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[8]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.081      ;
; 4.899  ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[3]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.120      ;
; 4.920  ; divider:Divisor_inst|\P_div:count[5]  ; divider:Divisor_inst|\P_div:count[6]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.141      ;
; 4.933  ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[3]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.154      ;
; 4.951  ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[5]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.172      ;
; 4.965  ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[8]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.186      ;
; 4.966  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[9]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.187      ;
; 5.007  ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.228      ;
; 5.033  ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[5]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.254      ;
; 5.040  ; divider:Divisor_inst|\P_div:count[7]  ; divider:Divisor_inst|\P_div:count[8]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.261      ;
; 5.060  ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[5]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.281      ;
; 5.074  ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[8]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.295      ;
; 5.075  ; divider:Divisor_inst|\P_div:count[17] ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.296      ;
; 5.079  ; divider:Divisor_inst|\P_div:count[17] ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.300      ;
; 5.082  ; divider:Divisor_inst|\P_div:count[17] ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.303      ;
; 5.091  ; divider:Divisor_inst|\P_div:count[17] ; divider:Divisor_inst|temp             ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.312      ;
; 5.094  ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[5]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.315      ;
; 5.095  ; divider:Divisor_inst|\P_div:count[17] ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.316      ;
; 5.096  ; divider:Divisor_inst|\P_div:count[17] ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.317      ;
; 5.108  ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[8]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.329      ;
; 5.133  ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[6]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.354      ;
; 5.153  ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|\P_div:count[11] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.374      ;
; 5.197  ; divider:Divisor_inst|\P_div:count[14] ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.418      ;
; 5.238  ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|\P_div:count[10] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.459      ;
; 5.247  ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[6]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.468      ;
; 5.348  ; divider:Divisor_inst|\P_div:count[16] ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.569      ;
; 5.351  ; divider:Divisor_inst|\P_div:count[16] ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.572      ;
; 5.353  ; divider:Divisor_inst|\P_div:count[16] ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.574      ;
; 5.355  ; divider:Divisor_inst|\P_div:count[13] ; divider:Divisor_inst|\P_div:count[13] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.576      ;
; 5.356  ; divider:Divisor_inst|\P_div:count[16] ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.577      ;
; 5.356  ; divider:Divisor_inst|\P_div:count[2]  ; divider:Divisor_inst|\P_div:count[6]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.577      ;
; 5.360  ; divider:Divisor_inst|\P_div:count[16] ; divider:Divisor_inst|temp             ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.581      ;
; 5.364  ; divider:Divisor_inst|\P_div:count[16] ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.585      ;
; 5.364  ; divider:Divisor_inst|\P_div:count[16] ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.585      ;
; 5.380  ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[8]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.601      ;
; 5.390  ; divider:Divisor_inst|\P_div:count[0]  ; divider:Divisor_inst|\P_div:count[6]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.611      ;
; 5.391  ; divider:Divisor_inst|\P_div:count[17] ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.612      ;
; 5.416  ; divider:Divisor_inst|\P_div:count[15] ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.637      ;
; 5.419  ; divider:Divisor_inst|\P_div:count[15] ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.640      ;
; 5.421  ; divider:Divisor_inst|\P_div:count[15] ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.642      ;
; 5.428  ; divider:Divisor_inst|\P_div:count[15] ; divider:Divisor_inst|temp             ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.649      ;
; 5.432  ; divider:Divisor_inst|\P_div:count[15] ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.653      ;
; 5.432  ; divider:Divisor_inst|\P_div:count[15] ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.653      ;
; 5.440  ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[6]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.661      ;
; 5.443  ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.664      ;
; 5.564  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|temp             ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.785      ;
; 5.597  ; divider:Divisor_inst|\P_div:count[15] ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.818      ;
; 5.629  ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|\P_div:count[13] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.850      ;
; 5.715  ; divider:Divisor_inst|\P_div:count[14] ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.936      ;
; 5.730  ; divider:Divisor_inst|\P_div:count[14] ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.951      ;
; 5.732  ; divider:Divisor_inst|\P_div:count[14] ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.953      ;
; 5.739  ; divider:Divisor_inst|\P_div:count[14] ; divider:Divisor_inst|temp             ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.960      ;
; 5.743  ; divider:Divisor_inst|\P_div:count[14] ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.964      ;
; 5.743  ; divider:Divisor_inst|\P_div:count[14] ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 5.964      ;
; 5.791  ; divider:Divisor_inst|\P_div:count[4]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.012      ;
; 5.862  ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.083      ;
; 5.865  ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.086      ;
; 5.874  ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|temp             ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.095      ;
; 5.878  ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.099      ;
; 5.878  ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.099      ;
; 5.880  ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.101      ;
; 5.888  ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.109      ;
; 5.908  ; divider:Divisor_inst|\P_div:count[14] ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.129      ;
; 5.932  ; divider:Divisor_inst|\P_div:count[12] ; divider:Divisor_inst|\P_div:count[16] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.153      ;
; 5.935  ; divider:Divisor_inst|\P_div:count[13] ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.156      ;
; 5.971  ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|\P_div:count[11] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.192      ;
; 5.982  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[10] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.203      ;
; 5.984  ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.205      ;
; 5.985  ; divider:Divisor_inst|\P_div:count[10] ; divider:Divisor_inst|temp             ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.206      ;
; 6.019  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[11] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.240      ;
; 6.026  ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[9]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.247      ;
; 6.034  ; divider:Divisor_inst|\P_div:count[6]  ; divider:Divisor_inst|\P_div:count[9]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.255      ;
; 6.083  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[7]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.304      ;
; 6.084  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[17] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.305      ;
; 6.089  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.310      ;
; 6.091  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[12] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.312      ;
; 6.093  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[4]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.314      ;
; 6.093  ; divider:Divisor_inst|\P_div:count[9]  ; divider:Divisor_inst|\P_div:count[14] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.314      ;
; 6.098  ; divider:Divisor_inst|\P_div:count[1]  ; divider:Divisor_inst|\P_div:count[15] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.319      ;
; 6.130  ; divider:Divisor_inst|\P_div:count[3]  ; divider:Divisor_inst|\P_div:count[9]  ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.351      ;
; 6.147  ; divider:Divisor_inst|\P_div:count[11] ; divider:Divisor_inst|temp             ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.368      ;
; 6.161  ; divider:Divisor_inst|\P_div:count[8]  ; divider:Divisor_inst|\P_div:count[11] ; CLOCK_50MHZ               ; CLOCK_50MHZ ; 0.000        ; 0.000      ; 6.382      ;
+--------+---------------------------------------+---------------------------------------+---------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'debounce_v1:Debouncer_inst|result'                                                                                                                                                        ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 1.667 ; ex_03_c_log:FlipFlop_T_inst|qstate ; ex_03_c_log:FlipFlop_T_inst|qstate ; debounce_v1:Debouncer_inst|result ; debounce_v1:Debouncer_inst|result ; 0.000        ; 0.000      ; 1.888      ;
+-------+------------------------------------+------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50MHZ                       ; CLOCK_50MHZ                       ; 2611     ; 0        ; 0        ; 0        ;
; divider:Divisor_inst|temp         ; CLOCK_50MHZ                       ; 1        ; 1        ; 0        ; 0        ;
; debounce_v1:Debouncer_inst|result ; debounce_v1:Debouncer_inst|result ; 1        ; 0        ; 0        ; 0        ;
; debounce_v1:Debouncer_inst|result ; divider:Divisor_inst|temp         ; 1        ; 1        ; 0        ; 0        ;
; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp         ; 13       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50MHZ                       ; CLOCK_50MHZ                       ; 2611     ; 0        ; 0        ; 0        ;
; divider:Divisor_inst|temp         ; CLOCK_50MHZ                       ; 1        ; 1        ; 0        ; 0        ;
; debounce_v1:Debouncer_inst|result ; debounce_v1:Debouncer_inst|result ; 1        ; 0        ; 0        ; 0        ;
; debounce_v1:Debouncer_inst|result ; divider:Divisor_inst|temp         ; 1        ; 1        ; 0        ; 0        ;
; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp         ; 13       ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                       ;
+-----------------------------------+-----------------------------------+------+-------------+
; Target                            ; Clock                             ; Type ; Status      ;
+-----------------------------------+-----------------------------------+------+-------------+
; CLOCK_50MHZ                       ; CLOCK_50MHZ                       ; Base ; Constrained ;
; debounce_v1:Debouncer_inst|result ; debounce_v1:Debouncer_inst|result ; Base ; Constrained ;
; divider:Divisor_inst|temp         ; divider:Divisor_inst|temp         ; Base ; Constrained ;
+-----------------------------------+-----------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY_CLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_CLRN   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_PRN    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_T      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED_Q       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_QN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY_CLK    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_CLRN   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_PRN    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; KEY_T      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED_Q       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED_QN      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Mon Oct 06 15:05:22 2025
Info: Command: quartus_sta ex_03_c_log -c ex_03_c_log
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ex_03_c_log.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name debounce_v1:Debouncer_inst|result debounce_v1:Debouncer_inst|result
    Info (332105): create_clock -period 1.000 -name divider:Divisor_inst|temp divider:Divisor_inst|temp
    Info (332105): create_clock -period 1.000 -name CLOCK_50MHZ CLOCK_50MHZ
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -9.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.699            -132.585 CLOCK_50MHZ 
    Info (332119):    -2.102              -6.702 divider:Divisor_inst|temp 
    Info (332119):    -1.221              -1.221 debounce_v1:Debouncer_inst|result 
Info (332146): Worst-case hold slack is -3.200
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.200              -3.200 divider:Divisor_inst|temp 
    Info (332119):    -1.501              -1.501 CLOCK_50MHZ 
    Info (332119):     1.667               0.000 debounce_v1:Debouncer_inst|result 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 CLOCK_50MHZ 
    Info (332119):     0.234               0.000 debounce_v1:Debouncer_inst|result 
    Info (332119):     0.234               0.000 divider:Divisor_inst|temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4680 megabytes
    Info: Processing ended: Mon Oct 06 15:05:23 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


