$comment
	File created using the following command:
		vcd file proj-final.msim.vcd -direction
$end
$date
	Mon Apr 03 21:04:55 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module display_todos_vlg_vec_tst $end
$var reg 4 ! D [3:0] $end
$var wire 1 " SAIDAD [6] $end
$var wire 1 # SAIDAD [5] $end
$var wire 1 $ SAIDAD [4] $end
$var wire 1 % SAIDAD [3] $end
$var wire 1 & SAIDAD [2] $end
$var wire 1 ' SAIDAD [1] $end
$var wire 1 ( SAIDAD [0] $end
$var wire 1 ) SAIDAE [6] $end
$var wire 1 * SAIDAE [5] $end
$var wire 1 + SAIDAE [4] $end
$var wire 1 , SAIDAE [3] $end
$var wire 1 - SAIDAE [2] $end
$var wire 1 . SAIDAE [1] $end
$var wire 1 / SAIDAE [0] $end
$var wire 1 0 SAIDAMD [6] $end
$var wire 1 1 SAIDAMD [5] $end
$var wire 1 2 SAIDAMD [4] $end
$var wire 1 3 SAIDAMD [3] $end
$var wire 1 4 SAIDAMD [2] $end
$var wire 1 5 SAIDAMD [1] $end
$var wire 1 6 SAIDAMD [0] $end
$var wire 1 7 SAIDAME [6] $end
$var wire 1 8 SAIDAME [5] $end
$var wire 1 9 SAIDAME [4] $end
$var wire 1 : SAIDAME [3] $end
$var wire 1 ; SAIDAME [2] $end
$var wire 1 < SAIDAME [1] $end
$var wire 1 = SAIDAME [0] $end
$var wire 1 > sampler $end
$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var tri1 1 B devclrn $end
$var tri1 1 C devpor $end
$var tri1 1 D devoe $end
$var wire 1 E SAIDAD[6]~output_o $end
$var wire 1 F SAIDAD[5]~output_o $end
$var wire 1 G SAIDAD[4]~output_o $end
$var wire 1 H SAIDAD[3]~output_o $end
$var wire 1 I SAIDAD[2]~output_o $end
$var wire 1 J SAIDAD[1]~output_o $end
$var wire 1 K SAIDAD[0]~output_o $end
$var wire 1 L SAIDAE[6]~output_o $end
$var wire 1 M SAIDAE[5]~output_o $end
$var wire 1 N SAIDAE[4]~output_o $end
$var wire 1 O SAIDAE[3]~output_o $end
$var wire 1 P SAIDAE[2]~output_o $end
$var wire 1 Q SAIDAE[1]~output_o $end
$var wire 1 R SAIDAE[0]~output_o $end
$var wire 1 S SAIDAMD[6]~output_o $end
$var wire 1 T SAIDAMD[5]~output_o $end
$var wire 1 U SAIDAMD[4]~output_o $end
$var wire 1 V SAIDAMD[3]~output_o $end
$var wire 1 W SAIDAMD[2]~output_o $end
$var wire 1 X SAIDAMD[1]~output_o $end
$var wire 1 Y SAIDAMD[0]~output_o $end
$var wire 1 Z SAIDAME[6]~output_o $end
$var wire 1 [ SAIDAME[5]~output_o $end
$var wire 1 \ SAIDAME[4]~output_o $end
$var wire 1 ] SAIDAME[3]~output_o $end
$var wire 1 ^ SAIDAME[2]~output_o $end
$var wire 1 _ SAIDAME[1]~output_o $end
$var wire 1 ` SAIDAME[0]~output_o $end
$var wire 1 a D[0]~input_o $end
$var wire 1 b D[3]~input_o $end
$var wire 1 c D[1]~input_o $end
$var wire 1 d D[2]~input_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0(
0'
0&
0%
0$
0#
1"
0/
0.
0-
0,
0+
0*
1)
06
05
04
03
02
01
10
0=
0<
0;
0:
09
08
17
x>
0?
1@
xA
1B
1C
1D
1E
0F
0G
0H
0I
0J
0K
1L
0M
0N
0O
0P
0Q
0R
1S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
$end
#80000
b1 !
0>
1a
1K
1H
1G
1F
1(
1%
1$
1#
#160000
b11 !
b10 !
1>
0a
1c
0K
0H
0G
0F
1Y
1V
1U
1T
0(
0%
0$
0#
16
13
12
11
#240000
b11 !
0>
1a
1K
1H
1G
1F
1(
1%
1$
1#
#320000
b111 !
b101 !
b100 !
1>
0a
0c
1d
0K
0H
0G
0F
0Y
0V
0U
0T
1`
1]
1\
1[
0(
0%
0$
0#
06
03
02
01
1=
1:
19
18
#400000
b101 !
0>
1a
1K
1H
1G
1F
1(
1%
1$
1#
#480000
b111 !
b110 !
1>
0a
1c
0K
0H
0G
0F
1Y
1V
1U
1T
0(
0%
0$
0#
16
13
12
11
#560000
b111 !
0>
1a
1K
1H
1G
1F
1(
1%
1$
1#
#640000
b1111 !
b1011 !
b1001 !
b1000 !
1>
0a
0c
0d
1b
0K
0H
0G
0F
0Y
0V
0U
0T
0`
0]
0\
0[
1R
1O
1N
1M
0(
0%
0$
0#
06
03
02
01
0=
0:
09
08
1/
1,
1+
1*
#720000
b1001 !
0>
1a
1K
1H
1G
1F
1(
1%
1$
1#
#800000
b1011 !
b1010 !
1>
0a
1c
0K
0H
0G
0F
1Y
1V
1U
1T
0(
0%
0$
0#
16
13
12
11
#880000
b1011 !
0>
1a
1K
1H
1G
1F
1(
1%
1$
1#
#960000
b1111 !
b1101 !
b1100 !
1>
0a
0c
1d
0K
0H
0G
0F
0Y
0V
0U
0T
1`
1]
1\
1[
0(
0%
0$
0#
06
03
02
01
1=
1:
19
18
#1000000
