// Seed: 1295271329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_23 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    _id_23,
    id_24
);
  output wire id_24;
  input wire _id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output logic [7:0] id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output wire id_9;
  output tri0 id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout tri id_1;
  wire id_25;
  assign id_1 = id_13 ~^ id_1;
  assign id_19[1] = -1;
  module_0 modCall_1 (
      id_7,
      id_13,
      id_14,
      id_5,
      id_2
  );
  wire [(  1  ) : id_23] id_26;
  wire id_27;
  assign id_8 = 1'b0;
endmodule
