0.6
2018.3
Dec  7 2018
00:33:28
C:/verilog_simulation/my_cpu/my_cpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v,1757645328,verilog,,,,tb_top_cpu,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALU.v,1756525051,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALUOut.v,,ALU,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALUOut.v,1757125150,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALUSrcB_mux.v,,ALUOut,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ALUSrcB_mux.v,1756427847,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/Mem2Reg_mux.v,,ALUSrcB_mux,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/Mem2Reg_mux.v,1757505148,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PC.v,,Mem2Reg_mux,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PC.v,1757158416,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PCSrc_mux.v,,PC,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PCSrc_mux.v,1757159789,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PC_accumulator.v,,PCSrc_mux,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/PC_accumulator.v,1757159673,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/RegDst_mux.v,,PC_accumulator,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/RegDst_mux.v,1756467675,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ctrl_unit.v,,RegDst_mux,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ctrl_unit.v,1757657234,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_mem.v,,ctrl_unit,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_mem.v,1756514356,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_path.v,,data_mem,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_path.v,1757580982,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_reg.v,,data_path,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/data_reg.v,1755930316,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ext_unit.v,,data_reg,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/ext_unit.v,1755391851,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/instruct_mem.v,,ext_unit,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/instruct_mem.v,1757645492,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/instruct_reg.v,,instruct_mem,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/instruct_reg.v,1757127065,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/register_file.v,,instruct_reg,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/register_file.v,1757507189,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/tmp_reg.v,,register_file,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/tmp_reg.v,1757377431,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/top_cpu.v,,tmp_reg,,,,,,,,
C:/verilog_simulation/my_cpu/my_cpu.srcs/sources_1/new/top_cpu.v,1757580441,verilog,,C:/verilog_simulation/my_cpu/my_cpu.srcs/sim_1/new/tb_top_cpu.v,,top_cpu,,,,,,,,
