<pre>name: sva_sva_throughout
description: Tests imported from yosys
files: <a href="../../../../tests/sva/sva_throughout.sv" target="file-frame">tests/sva/sva_throughout.sv</a>
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 10

%Error: <a href="../../../../tests/sva/sva_throughout.sv" target="file-frame">tests/sva/sva_throughout.sv</a>:7: syntax error, unexpected assert
%Error: <a href="../../../../tests/sva/sva_throughout.sv" target="file-frame">tests/sva/sva_throughout.sv</a>:8: Unsupported: SystemVerilog 2005 reserved word not implemented: throughout
%Error: <a href="../../../../tests/sva/sva_throughout.sv" target="file-frame">tests/sva/sva_throughout.sv</a>:12: Unsupported: SystemVerilog 2005 reserved word not implemented: assume
%Error: <a href="../../../../tests/sva/sva_throughout.sv" target="file-frame">tests/sva/sva_throughout.sv</a>:15: Unsupported: SystemVerilog 2005 reserved word not implemented: assume
%Error: Exiting due to 4 error(s)
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../../tests/sva/sva_throughout.sv" target="file-frame">tests/sva/sva_throughout.sv</a>
</pre>