{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573558704441 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573558704450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 12 14:38:24 2019 " "Processing started: Tue Nov 12 14:38:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573558704450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573558704450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1573558704450 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_85c_slow.vo /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_85c_slow.vo in folder \"/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573558706225 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_0c_slow.vo /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_0c_slow.vo in folder \"/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573558707132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_min_1200mv_0c_fast.vo /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_min_1200mv_0c_fast.vo in folder \"/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573558708016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj.vo /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj.vo in folder \"/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573558708866 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_85c_v_slow.sdo /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_85c_v_slow.sdo in folder \"/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573558709536 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_0c_v_slow.sdo /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_0c_v_slow.sdo in folder \"/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573558710208 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_min_1200mv_0c_v_fast.sdo /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_min_1200mv_0c_v_fast.sdo in folder \"/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573558710880 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_v.sdo /home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_v.sdo in folder \"/home/nastya/tensorflow_env/my_tensorflow/SAS_lr2/Verilog-Generator-of-Neural-Net-Digit-Detector-for-FPGA-master/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1573558711555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1377 " "Peak virtual memory: 1377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573558711694 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 12 14:38:31 2019 " "Processing ended: Tue Nov 12 14:38:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573558711694 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573558711694 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573558711694 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1573558711694 ""}
