<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<title>../rlsoc-tn/rvsoc_src_ver053/src/ddr3_model_parameters.vh</title>
<link rel="Stylesheet" title="v2html stylesheet" media="Screen" href="v2html.css">
</head>
<script language="JavaScript" type="text/javascript"><!--
var agt=navigator.userAgent.toLowerCase(); 
var is_nav  = ((agt.indexOf('mozilla')!=-1) &&
(agt.indexOf('spoofer')==-1) &&
(agt.indexOf('compatible') == -1) &&
(agt.indexOf('opera')==-1) &&
(agt.indexOf('webtv')==-1)); 
var is_major = parseInt(navigator.appVersion); 
var is_nav4up = (is_nav && (is_major >= 4)); 
var is_ie     = (agt.indexOf("msie") != -1); 
var is_ie4up  = (is_ie  && (is_major >= 4)); 
var is_nav5up = (is_nav && (is_major >= 5));
var dirSep = (window.location.pathname.indexOf('\\') != -1) ? '\\' : '/' ;
function setbuttons (wndw) {
var i;
var sl=wndw.loc[ wndw.document.forms[0].elements[0].selectedIndex ];
for (i=0;i<sl.length;i++) {
if(sl[i]) wndw.document.images[i].src='v2html-b1.gif';
else      wndw.document.images[i].src='v2html-b2.gif';
}
if ( wndw.document.forms[0].elements[0].options[ 
wndw.document.forms[0].elements[0].selectedIndex ].text != '-') {
wndw.document.images[i  ].src='v2html-b1.gif';
wndw.document.images[i+1].src='v2html-b1.gif';
}
else {
wndw.document.images[i  ].src='v2html-b2.gif';
wndw.document.images[i+1].src='v2html-b2.gif';
}
}
// Unindented and uncommented to save spave - look in v2html for a prettier version
var disabled=1;
if (!is_nav4up) {
var event=false; 
}
var last_link=0;     
var last_class=null; 
function qs(e,t,extra_info_index) {
var inc=0,bnum=0,i,j;
if (disabled) return false;
var sig_buttons = [ "Definition" , "Local Driver" , 
"Up to Input Driver" , "Find Source" , "Index"];
if (is_nav4up || is_ie4up) {
if (((e.which==2) && (!(e.modifiers&Event.SHIFT_MASK))) ||
((e.which==1) &&  (e.modifiers&Event.CONTROL_MASK)))   inc = 1;
else if (((e.which==2) && (e.modifiers&Event.SHIFT_MASK)) ||
((e.which==1) && (e.modifiers&Event.SHIFT_MASK))) inc = -1;
if (inc == 0 && extra_info_index == 0) { 
return true;  
}
var linkText = is_nav4up ? t.text : t.innerText;
var linkY    = is_nav4up && ! is_nav5up ? t.y    : t.offsetTop;
window.status="Searching...";
if ((last_link==-1) || (document.links[last_link]!=t)) 
for (last_link=0;last_link<document.links.length;last_link++) 
if (document.links[last_link] == t)  
break;
if (inc != 0) { 
return search(linkText,linkY,last_link,inc,1);
}
else { 
window.status="";
extra_info_index--; 
if (extra_info[extra_info_index][0] != 'S') { 
return true;
}
var w = window.open('','SignalPopUp','width=200,height=235');
if (null != w.document.forms[0]) {
if ((window.location.pathname.substring(0,window.location.pathname.lastIndexOf(dirSep)))!=
(w.pn.substring(0,w.pn.lastIndexOf(dirSep)))) {
w.close();
w = window.open('','SignalPopUp','width=200,height=235');
}
}
w.focus(); 
if (null == w.document.forms[0]) { 
var Text = '<html><head></head>';
if (is_nav4up) { 
w.loc = new Array(10);
w.sel = null;
w.pn  = window.location.pathname;
}
else {     
Text += '<script>var loc = new Array(10);<\/script>\n';
Text += '<script>var sel;<\/script>\n';
Text += '<script>var pn = opener.location.pathname;<\/script>\n';
}
Text += '<body bgcolor="white">\n';
Text += '<form>';
Text += '  <select onchange="opener.setbuttons(window);">\n';
Text += '  <option>---------------------------</option>\n';
for (j=0;j<9;j++) Text += '  <option>-</option>\n';
Text += '  </select>\n';
Text += '</form>';
Text += '<table cellspacing=0 cellpadding=0>\n';
for (var i=0;i<(extra_info[extra_info_index].length-1);i++) {
Text += hbutton(sig_buttons[i], 
'opener.location=loc[sel.selectedIndex]['+i+'];',
bnum++);
}
Text += hbutton("Search Backwards", 
'opener.search(sel.options[ sel.selectedIndex ].text,' +
'0,opener.last_link,-1,0);',bnum++);
Text += hbutton("Search Forwards",
'opener.search(sel.options[ sel.selectedIndex ].text,' +
'0,opener.last_link, 1,0);',bnum++);
Text += hbutton("Close","window.close();",bnum++);
Text += '</table>\n';
Text += '</body></html>\n';
w.document.open();
w.document.write(Text);
w.document.close();
w.document.forms[0].elements[0].options[0].text  = linkText;
w.sel = w.document.forms[0].elements[0]; 
for (j=0;j<10;j++) w.loc[j] = new Array(sig_buttons.length);  
copy_into_loc0(w,extra_info_index);
}
else {
var opts = w.document.forms[0].elements[0].options;
if ( opts.length<10 ) { 
w.loc[opts.length] = new Array;
opts.length++; 
}
for (i=opts.length-2;i>=0;i--) {
opts[i+1].text=opts[i].text;
for (var j=0;j<w.loc[i].length;j++) w.loc[i+1][j] = w.loc[i][j];
}
opts[0].text  = linkText;
copy_into_loc0(w,extra_info_index);
}
return false; 
}
}
return true;
}
function hbutton (text,action,bnum) {
return '  <tr><td><a href="" '+
'onmousedown="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
'images['+bnum+'].src=\'v2html-b3.gif\';" '+
'onmouseup="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
'images['+bnum+'].src=\'v2html-b1.gif\';" '+
'onclick="'+
'if (images['+bnum+'].src.match(/v2html-b2.gif/)) return false; ' +
action + 
' return false;">'+
'<img border=0 src="v2html-b1.gif"></a></td>' +
'<td style="font-family:sans-serif; font-weight:bold; font-size:14px;"> '+text+'</td></tr>\n';
}
function copy_into_loc0 (w,extra_info_index) {
for (var i=1;i<extra_info[extra_info_index].length;i++) {
w.loc[0][i-1] = extra_info[extra_info_index][i];
}
w.document.forms[0].elements[0].selectedIndex=1;
w.document.forms[0].elements[0].selectedIndex=0;
setbuttons(w);
}
function search(text,y,i,inc,relative) {
var nextpage,wrappage,linkText,linkY;
window.status="Searching...";
if (last_class) document.links[i].className=last_class;
while (1) {
for (i+=inc;i<document.links.length && i>=0;i+=inc) {
linkText = is_nav4up ? document.links[i].text : document.links[i].innerText;
linkY    = is_nav4up && ! is_nav5up ? document.links[i].y    : document.links[i].offsetTop;
if ((linkText == text) && (linkY != y)) {
window.status="";
if (is_nav4up) 
if (relative) window.scrollBy(0,linkY - y);
else          window.scrollTo(0,linkY); 
else if (is_ie4up)
document.links[i].scrollIntoView(true); 
last_link=i;
last_class=document.links[i].className;
document.links[i].className='HI';
return false;
}
}
nextpage = (inc==1) ? next_page() : prev_page();
wrappage = (inc==1) ? first_page() : last_page();
if (nextpage!="" || wrappage!="") {
if (nextpage=="") { 
if (!confirm(text + " not found. Search again from "+((inc==1)?"first":"last")+" page?"))
return false;
nextpage=wrappage;
}
location=nextpage+ "?" + escape(text) + "&" + ( y - window.pageYOffset ) + "&" + inc;
return false;
}
if (confirm(text + " not found. Search again from "+((inc==1)?"start":"end")+"?")) {
if (inc==1) i=-1;
else i=document.links.length;
} else return false;
}
return true;
}
function loadqs() {
var opt=location.search, text="", s="", y=0, si=0, inc=1;
if (opt.length==0) return true;  
for (var i=1;i<opt.length;i++) { 
if (opt.charAt(i) != "&") 
s += opt.charAt(i);
else {
if (text=="") text=unescape(s);
else             y=s;
s="";
}
}
if (text=="") return true;
if (s == "-1") { si=document.links.length-1; inc=-1; }
window.scrollTo(0,0);
search(text,y,si,inc);
return true;
}
// -->
</script>
<body onload='loadqs();'>
<script language="JavaScript"type="text/javascript"><!--
function prev_page() { return ""; }
function last_page() { return "ddr3_model_parameters.vh.p4.html"; }
// -->
</script>
<center><table class=NB cols=7 ><tr><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html';"><a target="_top" href="hierarchy-s.html">Signals</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<center><table class=NB cols=4 ><tr><td align="center" width="25%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">1</font></td><td align="center" width="25%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p2.html';"><a target="_top" href="ddr3_model_parameters.vh.p2.html">2</a></td><td align="center" width="25%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p3.html';"><a target="_top" href="ddr3_model_parameters.vh.p3.html">3</a></td><td align="center" width="25%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p4.html';"><a target="_top" href="ddr3_model_parameters.vh.p4.html">4</a></td></tr></table></center>
<pre>
<span class=C>/****************************************************************************************
*
*   Disclaimer   This software code and all associated documentation, comments or other
*  of Warranty:  information (collectively &quot;Software&quot;) is provided &quot;AS IS&quot; without
*                warranty of any kind. MICRON TECHNOLOGY, INC. (&quot;MTI&quot;) EXPRESSLY
*                DISCLAIMS ALL WARRANTIES EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED
*                TO, NONINFRINGEMENT OF THIRD PARTY RIGHTS, AND ANY IMPLIED WARRANTIES
*                OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. MTI DOES NOT
*                WARRANT THAT THE SOFTWARE WILL MEET YOUR REQUIREMENTS, OR THAT THE
*                OPERATION OF THE SOFTWARE WILL BE UNINTERRUPTED OR ERROR-FREE.
*                FURTHERMORE, MTI DOES NOT MAKE ANY REPRESENTATIONS REGARDING THE USE OR
*                THE RESULTS OF THE USE OF THE SOFTWARE IN TERMS OF ITS CORRECTNESS,
*                ACCURACY, RELIABILITY, OR OTHERWISE. THE ENTIRE RISK ARISING OUT OF USE
*                OR PERFORMANCE OF THE SOFTWARE REMAINS WITH YOU. IN NO EVENT SHALL MTI,
*                ITS AFFILIATED COMPANIES OR THEIR SUPPLIERS BE LIABLE FOR ANY DIRECT,
*                INDIRECT, CONSEQUENTIAL, INCIDENTAL, OR SPECIAL DAMAGES (INCLUDING,
*                WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION,
*                OR LOSS OF INFORMATION) ARISING OUT OF YOUR USE OF OR INABILITY TO USE
*                THE SOFTWARE, EVEN IF MTI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH
*                DAMAGES. Because some jurisdictions prohibit the exclusion or
*                limitation of liability for consequential or incidental damages, the
*                above limitation may not apply to you.
*
*                Copyright 2003 Micron Technology, Inc. All rights reserved.
*
****************************************************************************************/</span>

    <span class=C>// Parameters current with 1Gb, 2Gb, 4Gb and 8Gb datasheet
</span>
    <span class=C>// Timing parameters based on Speed Grade
</span>
<span class=P>`ifdef x8Gb  </span><span class=P>// 8Gb parameters
</span>                                              <span class=P>// SYMBOL     UNITS DESCRIPTION
</span>                                              <span class=P>// ------     ----- -----------
</span><span class=P>    `ifdef sg093                              </span><span class=P>// sg093  is equivalent to the JEDEC DDR3-2133 (14-14-14) speed bin
</span><span class=P>        parameter TCK_MIN          =     938; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>        parameter TJIT_PER         =      50; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>        parameter TJIT_CC          =     100; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>        parameter TERR_2PER        =      74; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>        parameter TERR_3PER        =      87; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>        parameter TERR_4PER        =      97; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>        parameter TERR_5PER        =     105; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>        parameter TERR_6PER        =     111; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>        parameter TERR_7PER        =     116; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>        parameter TERR_8PER        =     121; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>        parameter TERR_9PER        =     125; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>        parameter TERR_10PER       =     128; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>        parameter TERR_11PER       =     132; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>        parameter TERR_12PER       =     134; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>        parameter TDS              =       5; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>        parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>        parameter TDQSQ            =      70; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>        parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>        parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>        parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>        parameter TDQSCK           =     180; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>        parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>        parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>        parameter TDIPW            =     280; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>        parameter TIPW             =     470; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>        parameter TIS              =      35; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>        parameter TIH              =      75; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>        parameter TRAS_MIN         =   33000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>        parameter TRC              =   46090; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>        parameter TRCD             =   13090; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>        parameter TRP              =   13090; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>        parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>        parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>        parameter TAON             =     180; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>        parameter TWLS             =     122; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>        parameter TWLH             =     122; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>        parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>        parameter TAA_MIN          =   13090; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>        parameter CL_TIME          =   13090; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>    `elsif sg107                              </span><span class=P>// sg107 is equivalent to the JEDEC DDR3-1866 (13-13-13) speed bin
</span><span class=P>        parameter TCK_MIN          =    1071; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>        parameter TJIT_PER         =      60; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>        parameter TJIT_CC          =     120; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>        parameter TERR_2PER        =      88; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>        parameter TERR_3PER        =     105; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>        parameter TERR_4PER        =     117; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>        parameter TERR_5PER        =     126; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>        parameter TERR_6PER        =     133; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>        parameter TERR_7PER        =     139; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>        parameter TERR_8PER        =     145; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>        parameter TERR_9PER        =     150; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>        parameter TERR_10PER       =     154; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>        parameter TERR_11PER       =     158; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>        parameter TERR_12PER       =     161; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>        parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>        parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>        parameter TDQSQ            =      80; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>        parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>        parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>        parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>        parameter TDQSCK           =     200; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>        parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>        parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>        parameter TDIPW            =     320; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>        parameter TIPW             =     535; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>        parameter TIS              =      50; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>        parameter TIH              =     100; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>        parameter TRAS_MIN         =   34000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>        parameter TRC              =   47910; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>        parameter TRCD             =   13910; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>        parameter TRP              =   13910; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>        parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>        parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>        parameter TAON             =     200; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>        parameter TWLS             =     140; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>        parameter TWLH             =     140; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>        parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>        parameter TAA_MIN          =   13910; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>        parameter CL_TIME          =   13910; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>    `elsif sg125                              </span><span class=P>// sg125 is equivalent to the JEDEC DDR3-1600 (11-11-11) speed bin
</span><span class=P>        parameter TCK_MIN          =    1250; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>        parameter TJIT_PER         =      70; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>        parameter TJIT_CC          =     140; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>        parameter TERR_2PER        =     103; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>        parameter TERR_3PER        =     122; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>        parameter TERR_4PER        =     136; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>        parameter TERR_5PER        =     147; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>        parameter TERR_6PER        =     155; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>        parameter TERR_7PER        =     163; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>        parameter TERR_8PER        =     169; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>        parameter TERR_9PER        =     175; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>        parameter TERR_10PER       =     180; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>        parameter TERR_11PER       =     184; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>        parameter TERR_12PER       =     188; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>        parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>        parameter TDH              =      45; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>        parameter TDQSQ            =     100; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>        parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>        parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>        parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>        parameter TDQSCK           =     225; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>        parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>        parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>        parameter TDIPW            =     360; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>        parameter TIPW             =     560; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>        parameter TIS              =     170; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>        parameter TIH              =     120; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>        parameter TRAS_MIN         =   35000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>        parameter TRC              =   48750; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>        parameter TRCD             =   13750; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>        parameter TRP              =   13750; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>        parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>        parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>        parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>        parameter TWLS             =     165; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>        parameter TWLH             =     165; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>        parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>        parameter TAA_MIN          =   13750; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>        parameter CL_TIME          =   13750; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>    `elsif sg15E                              </span><span class=P>// sg15E is equivalent to the JEDEC DDR3-1333 (9-9-9) speed bin
</span><span class=P>        parameter TCK_MIN          =    1500; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>        parameter TJIT_PER         =      80; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>        parameter TJIT_CC          =     160; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>        parameter TERR_2PER        =     118; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>        parameter TERR_3PER        =     140; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>        parameter TERR_4PER        =     155; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>        parameter TERR_5PER        =     168; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>        parameter TERR_6PER        =     177; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>        parameter TERR_7PER        =     186; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>        parameter TERR_8PER        =     193; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>        parameter TERR_9PER        =     200; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>        parameter TERR_10PER       =     205; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>        parameter TERR_11PER       =     210; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>        parameter TERR_12PER       =     215; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>        parameter TDS              =      30; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>        parameter TDH              =      65; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>        parameter TDQSQ            =     125; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>        parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>        parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>        parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>        parameter TDQSCK           =     255; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>        parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>        parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>        parameter TDIPW            =     400; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>        parameter TIPW             =     620; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>        parameter TIS              =     190; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>        parameter TIH              =     140; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>        parameter TRAS_MIN         =   36000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>        parameter TRC              =   49500; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>        parameter TRCD             =   13500; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>        parameter TRP              =   13500; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>        parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>        parameter TCKE             =    5625; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>        parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>        parameter TWLS             =     195; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>        parameter TWLH             =     195; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>        parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>        parameter TAA_MIN          =   13500; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>        parameter CL_TIME          =   13500; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>    `else
</span><span class=P>        `define sg187E                        </span><span class=P>// sg187E is equivalent to the JEDEC DDR3-1066 (7-7-7) speed bin
</span><span class=P>        parameter TCK_MIN          =    1875; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>        parameter TJIT_PER         =      90; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>        parameter TJIT_CC          =     180; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>        parameter TERR_2PER        =     132; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>        parameter TERR_3PER        =     157; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>        parameter TERR_4PER        =     175; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>        parameter TERR_5PER        =     188; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>        parameter TERR_6PER        =     200; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>        parameter TERR_7PER        =     209; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>        parameter TERR_8PER        =     217; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>        parameter TERR_9PER        =     224; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>        parameter TERR_10PER       =     231; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>        parameter TERR_11PER       =     237; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>        parameter TERR_12PER       =     242; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>        parameter TDS              =      75; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>        parameter TDH              =     100; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>        parameter TDQSQ            =     150; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>        parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>        parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>        parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>        parameter TDQSCK           =     300; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>        parameter TQSH             =    0.38; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>        parameter TQSL             =    0.38; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>        parameter TDIPW            =     490; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>        parameter TIPW             =     780; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>        parameter TIS              =     275; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>        parameter TIH              =     200; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>        parameter TRAS_MIN         =   37500; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>        parameter TRC              =   50625; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>        parameter TRCD             =   13125; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>        parameter TRP              =   13125; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>        parameter TXP              =    7500; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>        parameter TCKE             =    5625; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>        parameter TAON             =     300; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>        parameter TWLS             =     245; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>        parameter TWLH             =     245; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>        parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>        parameter TAA_MIN          =   13125; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>        parameter CL_TIME          =   13125; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>    `endif
</span>    
<span class=P>        parameter TDQSCK_DLLDIS    =  TDQSCK; </span><span class=P>// tDQSCK     ps    for DLLDIS mode, timing not guaranteed
</span>    
<span class=P>    `ifdef x16
</span><span class=P>      `ifdef sg093
</span><span class=P>        parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   35000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg107
</span><span class=P>        parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   35000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg125
</span><span class=P>        parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   40000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg15E
</span><span class=P>        parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   45000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg15
</span><span class=P>        parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   45000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>      `else </span><span class=P>// sg187E, sg187, sg25, sg25E
</span><span class=P>        parameter TRRD             =   10000; </span><span class=P>// tRRD       ps     (2KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   50000; </span><span class=P>// tFAW       ps     (2KB page size) Four Bank Activate window
</span><span class=P>      `endif
</span><span class=P>    `else </span><span class=P>// x4, x8
</span><span class=P>      `ifdef sg093
</span><span class=P>        parameter TRRD             =    5000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   25000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg107
</span><span class=P>        parameter TRRD             =    5000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   25000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg125
</span><span class=P>        parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   30000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg15E
</span><span class=P>        parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   30000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg15
</span><span class=P>        parameter TRRD             =    6000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   30000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg187E
</span><span class=P>        parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   37500; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>      `elsif sg187
</span><span class=P>        parameter TRRD             =    7500; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   37500; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>      `else </span><span class=P>// sg25, sg25E
</span><span class=P>        parameter TRRD             =   10000; </span><span class=P>// tRRD       ps     (1KB page size) Active bank a to Active bank b command time
</span><span class=P>        parameter TFAW             =   40000; </span><span class=P>// tFAW       ps     (1KB page size) Four Bank Activate window
</span><span class=P>      `endif
</span><span class=P>    `endif
</span>    
        <span class=P>// Timing Parameters
</span>    
        <span class=P>// Mode Register
</span><span class=P>        parameter CL_MIN           =       5; </span><span class=P>// CL         tCK   Minimum CAS Latency
</span><span class=P>        parameter CL_MAX           =      14; </span><span class=P>// CL         tCK   Maximum CAS Latency
</span><span class=P>        parameter AL_MIN           =       0; </span><span class=P>// AL         tCK   Minimum Additive Latency
</span><span class=P>        parameter AL_MAX           =       2; </span><span class=P>// AL         tCK   Maximum Additive Latency
</span><span class=P>        parameter WR_MIN           =       5; </span><span class=P>// WR         tCK   Minimum Write Recovery
</span><span class=P>        parameter WR_MAX           =      16; </span><span class=P>// WR         tCK   Maximum Write Recovery
</span><span class=P>        parameter BL_MIN           =       4; </span><span class=P>// BL         tCK   Minimum Burst Length
</span><span class=P>        parameter BL_MAX           =       8; </span><span class=P>// BL         tCK   Minimum Burst Length
</span><span class=P>        parameter CWL_MIN          =       5; </span><span class=P>// CWL        tCK   Minimum CAS Write Latency
</span><span class=P>        parameter CWL_MAX          =      10; </span><span class=P>// CWL        tCK   Maximum CAS Write Latency
</span>    
        <span class=P>// Clock
</span><span class=P>        parameter TCK_MAX          =    3300; </span><span class=P>// tCK        ps    Maximum Clock Cycle Time
</span><span class=P>        parameter TCH_AVG_MIN      =    0.47; </span><span class=P>// tCH        tCK   Minimum Clock High-Level Pulse Width
</span><span class=P>        parameter TCL_AVG_MIN      =    0.47; </span><span class=P>// tCL        tCK   Minimum Clock Low-Level Pulse Width
</span><span class=P>        parameter TCH_AVG_MAX      =    0.53; </span><span class=P>// tCH        tCK   Maximum Clock High-Level Pulse Width
</span><span class=P>        parameter TCL_AVG_MAX      =    0.53; </span><span class=P>// tCL        tCK   Maximum Clock Low-Level Pulse Width
</span><span class=P>        parameter TCH_ABS_MIN      =    0.43; </span><span class=P>// tCH        tCK   Minimum Clock High-Level Pulse Width
</span><span class=P>        parameter TCL_ABS_MIN      =    0.43; </span><span class=P>// tCL        tCK   Maximum Clock Low-Level Pulse Width
</span><span class=P>        parameter TCKE_TCK         =       3; </span><span class=P>// tCKE       tCK   CKE minimum high or low pulse width
</span><span class=P>        parameter TAA_MAX          =   20000; </span><span class=P>// TAA        ps    Internal READ command to first data
</span>        
        <span class=P>// Data OUT
</span><span class=P>        parameter TQH              =    0.38; </span><span class=P>// tQH        ps    DQ output hold time from DQS, DQS#
</span>        <span class=P>// Data Strobe OUT
</span><span class=P>        parameter TRPRE            =    0.90; </span><span class=P>// tRPRE      tCK   DQS Read Preamble
</span><span class=P>        parameter TRPST            =    0.30; </span><span class=P>// tRPST      tCK   DQS Read Postamble
</span>        <span class=P>// Data Strobe IN
</span><span class=P>        parameter TDQSH            =    0.45; </span><span class=P>// tDQSH      tCK   DQS input High Pulse Width
</span><span class=P>        parameter TDQSL            =    0.45; </span><span class=P>// tDQSL      tCK   DQS input Low Pulse Width
</span><span class=P>        parameter TWPRE            =    0.90; </span><span class=P>// tWPRE      tCK   DQS Write Preamble
</span><span class=P>        parameter TWPST            =    0.30; </span><span class=P>// tWPST      tCK   DQS Write Postamble
</span>        <span class=P>// Command and Address
</span><span class=P>        integer TZQCS;                        </span><span class=P>// tZQCS      tCK   ZQ Cal (Short) time
</span><span class=P>        integer TZQINIT            =  max(512, ceil(640000/TCK_MIN)); </span><span class=P>// tZQinit    tCK   ZQ Cal (Long) time
</span><span class=P>        integer TZQOPER            =  max(256, ceil(320000/TCK_MIN)); </span><span class=P>// tZQoper    tCK   ZQ Cal (Long) time
</span><span class=P>        parameter TCCD             =       4; </span><span class=P>// tCCD       tCK   Cas to Cas command delay
</span><span class=P>        parameter TCCD_DG          =       2; </span><span class=P>// tCCD_DG    tCK   Cas to Cas command delay to different group
</span><span class=P>        parameter TRAS_MAX         =    60e9; </span><span class=P>// tRAS       ps    Maximum Active to Precharge command time
</span><span class=P>        parameter TWR              =   15000; </span><span class=P>// tWR        ps    Write recovery time
</span><span class=P>        parameter TMRD             =       4; </span><span class=P>// tMRD       tCK   Load Mode Register command cycle time
</span><span class=P>        parameter TMOD             =   15000; </span><span class=P>// tMOD       ps    LOAD MODE to non-LOAD MODE command cycle time
</span><span class=P>        parameter TMOD_TCK         =      12; </span><span class=P>// tMOD       tCK   LOAD MODE to non-LOAD MODE command cycle time
</span><span class=P>        parameter TRRD_TCK         =       4; </span><span class=P>// tRRD       tCK   Active bank a to Active bank b command time
</span><span class=P>        parameter TRRD_DG          =    3000; </span><span class=P>// tRRD_DG    ps     Active bank a to Active bank b command time to different group
</span><span class=P>        parameter TRRD_DG_TCK      =       2; </span><span class=P>// tRRD_DG    tCK   Active bank a to Active bank b command time to different group
</span><span class=P>        parameter TRTP             =    7500; </span><span class=P>// tRTP       ps    Read to Precharge command delay
</span><span class=P>        parameter TRTP_TCK         =       4; </span><span class=P>// tRTP       tCK   Read to Precharge command delay
</span><span class=P>        parameter TWTR             =    7500; </span><span class=P>// tWTR       ps    Write to Read command delay
</span><span class=P>        parameter TWTR_DG          =    3750; </span><span class=P>// tWTR_DG    ps    Write to Read command delay to different group
</span><span class=P>        parameter TWTR_TCK         =       4; </span><span class=P>// tWTR       tCK   Write to Read command delay
</span><span class=P>        parameter TWTR_DG_TCK      =       2; </span><span class=P>// tWTR_DG    tCK   Write to Read command delay to different group
</span><span class=P>        parameter TDLLK            =     512; </span><span class=P>// tDLLK      tCK   DLL locking time
</span>        <span class=P>// Refresh - 4Gb
</span><span class=P>        parameter TRFC_MIN         =  260000; </span><span class=P>// tRFC       ps    Refresh to Refresh Command interval minimum value
</span><span class=P>        parameter TRFC_MAX         =70200000; </span><span class=P>// tRFC       ps    Refresh to Refresh Command Interval maximum value
</span>        <span class=P>// Power Down
</span><span class=P>        parameter TXP_TCK          =       3; </span><span class=P>// tXP        tCK   Exit power down to a valid command
</span><span class=P>        parameter TXPDLL           =   24000; </span><span class=P>// tXPDLL     ps    Exit precharge power down to READ or WRITE command (DLL-off mode)
</span><span class=P>        parameter TXPDLL_TCK       =      10; </span><span class=P>// tXPDLL     tCK   Exit precharge power down to READ or WRITE command (DLL-off mode)
</span><span class=P>        parameter TACTPDEN         =       1; </span><span class=P>// tACTPDEN   tCK   Timing of last ACT command to power down entry
</span><span class=P>        parameter TPRPDEN          =       1; </span><span class=P>// tPREPDEN   tCK   Timing of last PRE command to power down entry
</span><span class=P>        parameter TREFPDEN         =       1; </span><span class=P>// tARPDEN    tCK   Timing of last REFRESH command to power down entry
</span><span class=P>        parameter TCPDED           =       1; </span><span class=P>// tCPDED     tCK   Command pass disable/enable delay
</span><span class=P>        parameter TPD_MAX          =TRFC_MAX; </span><span class=P>// tPD        ps    Power-down entry-to-exit timing
</span><span class=P>        parameter TXPR             =  270000; </span><span class=P>// tXPR       ps    Exit Reset from CKE assertion to a valid command
</span><span class=P>        parameter TXPR_TCK         =       5; </span><span class=P>// tXPR       tCK   Exit Reset from CKE assertion to a valid command
</span>        <span class=P>// Self Refresh
</span><span class=P>        parameter TXS              =  270000; </span><span class=P>// tXS        ps    Exit self refesh to a non-read or write command
</span><span class=P>        parameter TXS_TCK          =       5; </span><span class=P>// tXS        tCK   Exit self refesh to a non-read or write command
</span><span class=P>        parameter TXSDLL           =   TDLLK; </span><span class=P>// tXSRD      tCK   Exit self refresh to a read or write command
</span><span class=P>        parameter TISXR            =     TIS; </span><span class=P>// tISXR      ps    CKE setup time during self refresh exit.
</span><span class=P>        parameter TCKSRE           =   10000; </span><span class=P>// tCKSRE     ps    Valid Clock requirement after self refresh entry (SRE)
</span><span class=P>        parameter TCKSRE_TCK       =       5; </span><span class=P>// tCKSRE     tCK   Valid Clock requirement after self refresh entry (SRE)
</span><span class=P>        parameter TCKSRX           =   10000; </span><span class=P>// tCKSRX     ps    Valid Clock requirement prior to self refresh exit (SRX)
</span><span class=P>        parameter TCKSRX_TCK       =       5; </span><span class=P>// tCKSRX     tCK   Valid Clock requirement prior to self refresh exit (SRX)
</span><span class=P>        parameter TCKESR_TCK       =       4; </span><span class=P>// tCKESR     tCK   Minimum CKE low width for Self Refresh entry to exit timing
</span>        <span class=P>// ODT
</span><span class=P>        parameter TAOF             =     0.7; </span><span class=P>// tAOF       tCK   RTT turn-off from ODTLoff reference
</span><span class=P>        parameter TAONPD           =    8500; </span><span class=P>// tAONPD     ps    Asynchronous RTT turn-on delay (Power-Down with DLL frozen)
</span><span class=P>        parameter TAOFPD           =    8500; </span><span class=P>// tAONPD     ps    Asynchronous RTT turn-off delay (Power-Down with DLL frozen)
</span><span class=P>        parameter ODTH4            =       4; </span><span class=P>// ODTH4      tCK   ODT minimum HIGH time after ODT assertion or write (BL4)
</span><span class=P>        parameter ODTH8            =       6; </span><span class=P>// ODTH8      tCK   ODT minimum HIGH time after write (BL8)
</span><span class=P>        parameter TADC             =     0.7; </span><span class=P>// tADC       tCK   RTT dynamic change skew
</span>        <span class=P>// Write Levelization
</span><span class=P>        parameter TWLMRD           =      40; </span><span class=P>// tWLMRD     tCK   First DQS pulse rising edge after tDQSS margining mode is programmed
</span><span class=P>        parameter TWLDQSEN         =      25; </span><span class=P>// tWLDQSEN   tCK   DQS/DQS delay after tDQSS margining mode is programmed
</span><span class=P>        parameter TWLOE            =    2000; </span><span class=P>// tWLOE      ps    Write levelization output error
</span>    
        <span class=P>// Size Parameters based on Part Width
</span>    
<span class=P>    `ifdef x4
</span><span class=P>        parameter DM_BITS          =       1; </span><span class=P>// Set this parameter to control how many Data Mask bits are used
</span><span class=P>        parameter ADDR_BITS        =      16; </span><span class=P>// MAX Address Bits
</span><span class=P>        parameter ROW_BITS         =      16; </span><span class=P>// Set this parameter to control how many Address bits are used
</span><span class=P>        parameter COL_BITS         =      14; </span><span class=P>// Set this parameter to control how many Column bits are used
</span><span class=P>        parameter DQ_BITS          =       4; </span><span class=P>// Set this parameter to control how many Data bits are used       **Same as part bit width**
</span><span class=P>        parameter DQS_BITS         =       1; </span><span class=P>// Set this parameter to control how many Dqs bits are used
</span><span class=P>        `define CA14PLUS
</span><span class=P>    `elsif x8
</span><span class=P>        parameter DM_BITS          =       1; </span><span class=P>// Set this parameter to control how many Data Mask bits are used
</span><span class=P>        parameter ADDR_BITS        =      16; </span><span class=P>// MAX Address Bits
</span><span class=P>        parameter ROW_BITS         =      16; </span><span class=P>// Set this parameter to control how many Address bits are used
</span><span class=P>        parameter COL_BITS         =      11; </span><span class=P>// Set this parameter to control how many Column bits are used
</span><span class=P>        parameter DQ_BITS          =       8; </span><span class=P>// Set this parameter to control how many Data bits are used       **Same as part bit width**
</span><span class=P>        parameter DQS_BITS         =       1; </span><span class=P>// Set this parameter to control how many Dqs bits are used
</span><span class=P>    `else
</span><span class=P>        `define x16
</span><span class=P>        parameter DM_BITS          =       2; </span><span class=P>// Set this parameter to control how many Data Mask bits are used
</span><span class=P>        parameter ADDR_BITS        =      16; </span><span class=P>// MAX Address Bits
</span><span class=P>        parameter ROW_BITS         =      16; </span><span class=P>// Set this parameter to control how many Address bits are used
</span><span class=P>        parameter COL_BITS         =      10; </span><span class=P>// Set this parameter to control how many Column bits are used
</span><span class=P>        parameter DQ_BITS          =      16; </span><span class=P>// Set this parameter to control how many Data bits are used       **Same as part bit width**
</span><span class=P>        parameter DQS_BITS         =       2; </span><span class=P>// Set this parameter to control how many Dqs bits are used
</span><span class=P>    `endif
</span>    
        <span class=P>// Size Parameters
</span><span class=P>        parameter BA_BITS          =       3; </span><span class=P>// Set this parmaeter to control how many Bank Address bits are used
</span><span class=P>        parameter MEM_BITS         =      15; </span><span class=P>// Set this parameter to control how many write data bursts can be stored in memory.  The default is 2^10=1024.
</span><span class=P>        parameter AP               =      10; </span><span class=P>// the address bit that controls auto-precharge and precharge-all
</span><span class=P>        parameter BC               =      12; </span><span class=P>// the address bit that controls burst chop
</span><span class=P>        parameter BL_BITS          =       3; </span><span class=P>// the number of bits required to count to BL_MAX
</span><span class=P>        parameter BO_BITS          =       2; </span><span class=P>// the number of Burst Order Bits
</span>    
<span class=P>    `ifdef QUAD_RANK
</span><span class=P>        parameter CS_BITS          =       4; </span><span class=P>// Number of Chip Select Bits
</span><span class=P>        parameter RANKS            =       4; </span><span class=P>// Number of Chip Selects
</span><span class=P>    `elsif DUAL_RANK
</span><span class=P>        parameter CS_BITS          =       2; </span><span class=P>// Number of Chip Select Bits
</span><span class=P>        parameter RANKS            =       2; </span><span class=P>// Number of Chip Selects
</span><span class=P>    `else
</span><span class=P>        parameter CS_BITS          =       1; </span><span class=P>// Number of Chip Select Bits
</span><span class=P>        parameter RANKS            =       1; </span><span class=P>// Number of Chip Selects
</span><span class=P>    `endif
</span>    
        <span class=P>// Simulation parameters
</span><span class=P>        parameter RZQ              =     240; </span><span class=P>// termination resistance
</span><span class=P>        parameter PRE_DEF_PAT      =   8'hAA; </span><span class=P>// value returned during mpr pre-defined pattern readout
</span><span class=P>        parameter STOP_ON_ERROR    =       1; </span><span class=P>// If set to 1, the model will halt on command sequence/major errors
</span><span class=P>        parameter DEBUG            =       1; </span><span class=P>// Turn on Debug messages
</span><span class=P>        parameter BUS_DELAY        =       0; </span><span class=P>// delay in nanoseconds
</span><span class=P>        parameter RANDOM_OUT_DELAY =       0; </span><span class=P>// If set to 1, the model will put a random amount of delay on DQ/DQS during reads
</span><span class=P>        parameter RANDOM_SEED      =   31913; </span><span class=P>//seed value for random generator.
</span>    
<span class=P>        parameter RDQSEN_PRE       =       2; </span><span class=P>// DQS driving time prior to first read strobe
</span><span class=P>        parameter RDQSEN_PST       =       1; </span><span class=P>// DQS driving time after last read strobe
</span><span class=P>        parameter RDQS_PRE         =       2; </span><span class=P>// DQS low time prior to first read strobe
</span><span class=P>        parameter RDQS_PST         =       1; </span><span class=P>// DQS low time after last read strobe
</span><span class=P>        parameter RDQEN_PRE        =       0; </span><span class=P>// DQ/DM driving time prior to first read data
</span><span class=P>        parameter RDQEN_PST        =       0; </span><span class=P>// DQ/DM driving time after last read data
</span><span class=P>        parameter WDQS_PRE         =       2; </span><span class=P>// DQS half clock periods prior to first write strobe
</span><span class=P>        parameter WDQS_PST         =       1; </span><span class=P>// DQS half clock periods after last write strobe
</span>    
    <span class=P>// check for legal cas latency based on the cas write latency
</span><span class=P>    function valid_cl;
</span><span class=P>        input [3:0] cl;
</span><span class=P>        input [3:0] cwl;
</span>    
<span class=P>        case ({cwl, cl})
</span><span class=P>    `ifdef sg093
</span><span class=P>            {4'd5 , 4'd5 },
</span><span class=P>            {4'd5 , 4'd6 },
</span><span class=P>            {4'd6 , 4'd7 },
</span><span class=P>            {4'd6 , 4'd8 },
</span><span class=P>            {4'd7 , 4'd9 },
</span><span class=P>            {4'd7 , 4'd10},
</span><span class=P>            {4'd8 , 4'd11},
</span><span class=P>            {4'd9 , 4'd13},
</span><span class=P>            {4'd10, 4'd14}: valid_cl = 1;
</span><span class=P>    `elsif sg107
</span><span class=P>            {4'd5, 4'd5 },
</span><span class=P>            {4'd5, 4'd6 },
</span><span class=P>            {4'd6, 4'd7 },
</span><span class=P>            {4'd6, 4'd8 },
</span><span class=P>            {4'd7, 4'd9 },
</span><span class=P>            {4'd7, 4'd10},
</span><span class=P>            {4'd8, 4'd11},
</span><span class=P>            {4'd9, 4'd13}: valid_cl = 1;
</span><span class=P>    `elsif sg125
</span><span class=P>            {4'd5, 4'd5 },
</span><span class=P>            {4'd5, 4'd6 },
</span><span class=P>            {4'd6, 4'd7 },
</span><span class=P>            {4'd6, 4'd8 },
</span><span class=P>            {4'd7, 4'd9 },
</span><span class=P>            {4'd7, 4'd10},
</span><span class=P>            {4'd8, 4'd11}: valid_cl = 1;
</span><span class=P>    `elsif sg15E
</span><span class=P>            {4'd5, 4'd5 },
</span><span class=P>            {4'd5, 4'd6 },
</span><span class=P>            {4'd6, 4'd7 },
</span><span class=P>            {4'd6, 4'd8 },
</span><span class=P>            {4'd7, 4'd9 },
</span><span class=P>            {4'd7, 4'd10}: valid_cl = 1;
</span><span class=P>    `elsif sg15
</span><span class=P>            {4'd5, 4'd5 },
</span><span class=P>            {4'd5, 4'd6 },
</span><span class=P>            {4'd6, 4'd8 },
</span><span class=P>            {4'd7, 4'd10}: valid_cl = 1;
</span><span class=P>    `elsif sg187E
</span><span class=P>            {4'd5, 4'd5 },
</span><span class=P>            {4'd5, 4'd6 },
</span><span class=P>            {4'd6, 4'd7 },
</span><span class=P>            {4'd6, 4'd8 }: valid_cl = 1;
</span><span class=P>    `elsif sg187
</span><span class=P>            {4'd5, 4'd5 },
</span><span class=P>            {4'd5, 4'd6 },
</span><span class=P>            {4'd6, 4'd8 }: valid_cl = 1;
</span><span class=P>    `endif
</span><span class=P>            default : valid_cl = 0;
</span><span class=P>        endcase
</span><span class=P>    endfunction
</span>    
    <span class=P>// find the minimum valid cas write latency
</span><span class=P>    function [3:0] min_cwl;
</span><span class=P>        input period;
</span><span class=P>        real period;
</span><span class=P>        min_cwl = (period &gt;= 2500.0) ? 5:
</span><span class=P>                  (period &gt;= 1875.0) ? 6:
</span><span class=P>                  (period &gt;= 1500.0) ? 7:
</span><span class=P>                  (period &gt;= 1250.0) ? 8:
</span><span class=P>                  (period &gt;= 1071.0) ? 9:
</span><span class=P>                  10; </span><span class=P>// (period &gt;= 938)
</span><span class=P>    endfunction
</span>    
    <span class=P>// find the minimum valid cas latency
</span><span class=P>    function [3:0] min_cl;
</span><span class=P>        input period;
</span><span class=P>        real period;
</span><span class=P>        reg [3:0] cwl;
</span><span class=P>        reg [3:0] cl;
</span><span class=P>        begin
</span><span class=P>            cwl = min_cwl(period);
</span><span class=P>            for (cl=CL_MAX; cl&gt;=CL_MIN; cl=cl-1) begin
</span><span class=P>                if (valid_cl(cl, cwl)) begin
</span><span class=P>                    min_cl = cl;
</span><span class=P>                end
</span><span class=P>            end
</span><span class=P>        end
</span><span class=P>    endfunction
</span>	
<span class=P>`elsif x4Gb  </span><span class=P>// 4Gb parameters
</span>                                          <span class=P>// SYMBOL     UNITS DESCRIPTION
</span>                                          <span class=P>// ------     ----- -----------
</span><span class=P>  `ifdef sg093                              </span><span class=P>// sg093  is equivalent to the JEDEC DDR3-2133 (14-14-14) speed bin
</span><span class=P>      parameter TCK_MIN          =     938; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      50; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     100; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      74; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =      87; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =      97; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     105; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     111; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     116; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     121; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     125; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     128; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     132; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     134; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =       5; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      70; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     180; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     280; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     470; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      35; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =      75; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   33000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   46130; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13090; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13090; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     180; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     122; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     122; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13090; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13090; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg093E                             </span><span class=P>// sg093E is equivalent to the JEDEC DDR3-2133 (13-13-13) speed bin
</span><span class=P>      parameter TCK_MIN          =     935; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      50; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     100; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      74; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =      87; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =      97; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     105; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     111; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     116; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     121; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     125; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     128; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     132; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     134; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =       5; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      70; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     175; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     280; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     470; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      35; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =      75; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   33000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   47155; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   12155; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   12155; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     180; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     122; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     122; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   12155; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   12155; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg093F                             </span><span class=P>// sg093F is equivalent to the JEDEC DDR3-2133 (12-12-12) speed bin
</span><span class=P>      parameter TCK_MIN          =     935; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      50; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     100; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      74; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =      87; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =      97; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     105; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     111; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     116; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     121; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     125; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     128; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     132; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     134; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =       5; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      70; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     175; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     280; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     470; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      35; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =      75; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   33000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   46220; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   11220; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   11220; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     180; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     122; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     122; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   11220; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   11220; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg107                              </span><span class=P>// sg107 is equivalent to the JEDEC DDR3-1866 (13-13-13) speed bin
</span><span class=P>      parameter TCK_MIN          =    1071; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      60; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     120; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      88; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     105; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     117; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     126; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     133; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     139; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     145; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     150; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     154; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     158; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     161; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      80; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     200; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     320; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     535; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      50; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     100; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   34000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   47910; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13910; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13910; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     200; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     140; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     140; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13910; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13910; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg107E                             </span><span class=P>// sg107E is equivalent to the JEDEC DDR3-1866 (12-12-12) speed bin
</span><span class=P>      parameter TCK_MIN          =    1070; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      60; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     120; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      88; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     105; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     117; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     126; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     133; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     139; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     145; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     150; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     154; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     158; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     161; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      80; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     200; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     320; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     535; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      50; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     100; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   34000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   47840; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   12840; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   12840; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     200; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     140; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     140; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   12840; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   12840; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg107F                             </span><span class=P>// sg107F  is equivalent to the JEDEC DDR3-1866 (11-11-11) speed bin
</span><span class=P>      parameter TCK_MIN          =    1070; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      60; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     120; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =      88; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     105; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     117; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     126; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     133; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     139; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     145; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     150; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     154; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     158; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     161; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      20; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =      80; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     200; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     320; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     535; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =      50; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     100; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   34000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   46770; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   11770; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   11770; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     200; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     140; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     140; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   11770; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   11770; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg125E                             </span><span class=P>// sg125E is equivalent to the JEDEC DDR3-1600 (10-10-10) speed bin
</span><span class=P>      parameter TCK_MIN          =    1250; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      70; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     140; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     103; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     122; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     136; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     147; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     155; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     163; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     169; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     175; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     180; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     184; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     188; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      45; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     100; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     225; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     360; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     560; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     170; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     120; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   35000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   47500; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   12500; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   12500; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     165; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     165; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   12500; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   12500; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg125                              </span><span class=P>// sg125 is equivalent to the JEDEC DDR3-1600 (11-11-11) speed bin
</span><span class=P>      parameter TCK_MIN          =    1250; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      70; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     140; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     103; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     122; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     136; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     147; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     155; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     163; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     169; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     175; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     180; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     184; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     188; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      10; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      45; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     100; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.27; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.18; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.18; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     225; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     360; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     560; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     170; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     120; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   35000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   48750; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13750; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13750; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5000; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     165; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     165; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    7500; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13750; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13750; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg15E                              </span><span class=P>// sg15E is equivalent to the JEDEC DDR3-1333H (9-9-9) speed bin
</span><span class=P>      parameter TCK_MIN          =    1500; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      80; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     160; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     118; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     140; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     155; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     168; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     177; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     186; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     193; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     200; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     205; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     210; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     215; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      30; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      65; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     125; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     255; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     400; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     620; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     190; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     140; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   36000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   49500; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13500; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13500; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5625; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     195; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     195; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13500; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13500; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg15                               </span><span class=P>// sg15 is equivalent to the JEDEC DDR3-1333J (10-10-10) speed bin
</span><span class=P>      parameter TCK_MIN          =    1500; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      80; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     160; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     118; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     140; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     155; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     168; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     177; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     186; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     193; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     200; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     205; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     210; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     215; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      30; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =      65; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     125; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     255; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.40; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.40; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     400; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     620; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     190; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     140; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   36000; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   51000; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   15000; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   15000; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    6000; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5625; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     250; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     195; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     195; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   15000; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   15000; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg187E                             </span><span class=P>// sg187E is equivalent to the JEDEC DDR3-1066F (7-7-7) speed bin
</span><span class=P>      parameter TCK_MIN          =    1875; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      90; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     180; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     132; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     157; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     175; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     188; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     200; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     209; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     217; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     224; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     231; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     237; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     242; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      75; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =     100; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     150; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     300; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.38; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.38; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     490; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     780; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     275; </span><span class=P>// tIS        ps    Input Setup Time
</span><span class=P>      parameter TIH              =     200; </span><span class=P>// tIH        ps    Input Hold Time
</span><span class=P>      parameter TRAS_MIN         =   37500; </span><span class=P>// tRAS       ps    Minimum Active to Precharge command time
</span><span class=P>      parameter TRC              =   50625; </span><span class=P>// tRC        ps    Active to Active/Auto Refresh command time
</span><span class=P>      parameter TRCD             =   13125; </span><span class=P>// tRCD       ps    Active to Read/Write command time
</span><span class=P>      parameter TRP              =   13125; </span><span class=P>// tRP        ps    Precharge command period
</span><span class=P>      parameter TXP              =    7500; </span><span class=P>// tXP        ps    Exit power down to a valid command
</span><span class=P>      parameter TCKE             =    5625; </span><span class=P>// tCKE       ps    CKE minimum high or low pulse width
</span><span class=P>      parameter TAON             =     300; </span><span class=P>// tAON       ps    RTT turn-on from ODTLon reference
</span><span class=P>      parameter TWLS             =     245; </span><span class=P>// tWLS       ps    Setup time for tDQS flop
</span><span class=P>      parameter TWLH             =     245; </span><span class=P>// tWLH       ps    Hold time of tDQS flop
</span><span class=P>      parameter TWLO             =    9000; </span><span class=P>// tWLO       ps    Write levelization output delay
</span><span class=P>      parameter TAA_MIN          =   13125; </span><span class=P>// TAA        ps    Internal READ command to first data
</span><span class=P>      parameter CL_TIME          =   13125; </span><span class=P>// CL         ps    Minimum CAS Latency
</span><span class=P>  `elsif sg187                              </span><span class=P>// sg187  is equivalent to the JEDEC DDR3-1066G (8-8-8) speed bin
</span><span class=P>      parameter TCK_MIN          =    1875; </span><span class=P>// tCK        ps    Minimum Clock Cycle Time
</span><span class=P>      parameter TJIT_PER         =      90; </span><span class=P>// tJIT(per)  ps    Period JItter
</span><span class=P>      parameter TJIT_CC          =     180; </span><span class=P>// tJIT(cc)   ps    Cycle to Cycle jitter
</span><span class=P>      parameter TERR_2PER        =     132; </span><span class=P>// tERR(2per) ps    Accumulated Error (2-cycle)
</span><span class=P>      parameter TERR_3PER        =     157; </span><span class=P>// tERR(3per) ps    Accumulated Error (3-cycle)
</span><span class=P>      parameter TERR_4PER        =     175; </span><span class=P>// tERR(4per) ps    Accumulated Error (4-cycle)
</span><span class=P>      parameter TERR_5PER        =     188; </span><span class=P>// tERR(5per) ps    Accumulated Error (5-cycle)
</span><span class=P>      parameter TERR_6PER        =     200; </span><span class=P>// tERR(6per) ps    Accumulated Error (6-cycle)
</span><span class=P>      parameter TERR_7PER        =     209; </span><span class=P>// tERR(7per) ps    Accumulated Error (7-cycle)
</span><span class=P>      parameter TERR_8PER        =     217; </span><span class=P>// tERR(8per) ps    Accumulated Error (8-cycle)
</span><span class=P>      parameter TERR_9PER        =     224; </span><span class=P>// tERR(9per) ps    Accumulated Error (9-cycle)
</span><span class=P>      parameter TERR_10PER       =     231; </span><span class=P>// tERR(10per)ps    Accumulated Error (10-cycle)
</span><span class=P>      parameter TERR_11PER       =     237; </span><span class=P>// tERR(11per)ps    Accumulated Error (11-cycle)
</span><span class=P>      parameter TERR_12PER       =     242; </span><span class=P>// tERR(12per)ps    Accumulated Error (12-cycle)
</span><span class=P>      parameter TDS              =      75; </span><span class=P>// tDS        ps    DQ and DM input setup time relative to DQS
</span><span class=P>      parameter TDH              =     100; </span><span class=P>// tDH        ps    DQ and DM input hold time relative to DQS
</span><span class=P>      parameter TDQSQ            =     150; </span><span class=P>// tDQSQ      ps    DQS-DQ skew, DQS to last DQ valid, per group, per access
</span><span class=P>      parameter TDQSS            =    0.25; </span><span class=P>// tDQSS      tCK   Rising clock edge to DQS/DQS# latching transition
</span><span class=P>      parameter TDSS             =    0.20; </span><span class=P>// tDSS       tCK   DQS falling edge to CLK rising (setup time)
</span><span class=P>      parameter TDSH             =    0.20; </span><span class=P>// tDSH       tCK   DQS falling edge from CLK rising (hold time)
</span><span class=P>      parameter TDQSCK           =     300; </span><span class=P>// tDQSCK     ps    DQS output access time from CK/CK#
</span><span class=P>      parameter TQSH             =    0.38; </span><span class=P>// tQSH       tCK   DQS Output High Pulse Width
</span><span class=P>      parameter TQSL             =    0.38; </span><span class=P>// tQSL       tCK   DQS Output Low Pulse Width
</span><span class=P>      parameter TDIPW            =     490; </span><span class=P>// tDIPW      ps    DQ and DM input Pulse Width
</span><span class=P>      parameter TIPW             =     780; </span><span class=P>// tIPW       ps    Control and Address input Pulse Width  
</span><span class=P>      parameter TIS              =     275; </span><span class=P>// tIS        ps    Input Setup Time
</span></pre>
<center><table class=NB cols=5 ><tr><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p2.html';"><a target="_top" href="ddr3_model_parameters.vh.p2.html">Next</a></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';" ><font color="#808080">1</font></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p2.html';"><a target="_top" href="ddr3_model_parameters.vh.p2.html">2</a></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p3.html';"><a target="_top" href="ddr3_model_parameters.vh.p3.html">3</a></td><td align="center" width="20%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='ddr3_model_parameters.vh.p4.html';"><a target="_top" href="ddr3_model_parameters.vh.p4.html">4</a></td></tr></table></center>
<center><table class=NB cols=7 ><tr><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy.html';"><a target="_top" href="hierarchy.html">Hierarchy</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-f.html';"><a target="_top" href="hierarchy-f.html">Files</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-m.html';"><a target="_top" href="hierarchy-m.html">Modules</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-s.html';"><a target="_top" href="hierarchy-s.html">Signals</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-t.html';"><a target="_top" href="hierarchy-t.html">Tasks</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='hierarchy-fn.html';"><a target="_top" href="hierarchy-fn.html">Functions</a></td><td align="center" width="14%" onmousedown="this.style.border='inset';" onmouseup="this.style.border='outset';"  onclick="location='http://www.burbleland.com/v2html/help_7_30.html?';"><a target="_top" href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></td></tr></table></center>
<script language="JavaScript"type="text/javascript"><!--
function next_page() { return "ddr3_model_parameters.vh.p2.html"; }
function first_page() { return ""; }
var extra_info = [
[]
];
disabled=0;
// -->
</script>
<hr>
<table>
 <tr><td><i>This page:</i></td>
  <td><i>Created:</i></td><td><i>Mon Oct 30 14:02:55 2023</i></td></tr>
<tr>
 <td> </td>
 <td><i>From:</i></td><td><i>
../rlsoc-tn/rvsoc_src_ver053/src/ddr3_model_parameters.vh</i></td></tr>
</table>
<hr>
<table width="100%"><tr><td><i>Verilog converted to html by  <a target="_top" href="http://www.burbleland.com/v2html/v2html.html">  v2html 7.30.1.3</a> 
 (written by <a href="mailto:v2html730@burbleland.com">Costas Calamvokis</a>).</i></td><td align="right"><b><a href="http://www.burbleland.com/v2html/help_7_30.html?">Help</a></b></td></tr></table><table height="90%"><tr><td></td></tr></table>
</body>
</html>
