-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Sun Apr  7 08:29:59 2024
-- Host        : LAPTOP-SC6EAKJG running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ blk_mem_gen_0_sim_netlist.vhdl
-- Design      : blk_mem_gen_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec is
begin
\ENOUT_inferred__3/i_\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => ena,
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ena : in STD_LOGIC;
    clka : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux is
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\ : STD_LOGIC;
  signal \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\ : label is "soft_lutpair0";
begin
\douta[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0),
      I4 => sel_pipe(1),
      I5 => ram_douta(0),
      O => douta(0)
    );
\douta[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1),
      O => douta(10)
    );
\douta[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2),
      O => douta(11)
    );
\douta[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3),
      O => douta(12)
    );
\douta[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4),
      O => douta(13)
    );
\douta[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5),
      O => douta(14)
    );
\douta[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6),
      O => douta(15)
    );
\douta[16]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7),
      O => douta(16)
    );
\douta[17]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(8),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0),
      O => douta(17)
    );
\douta[18]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(9),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0),
      O => douta(18)
    );
\douta[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(10),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(1),
      O => douta(19)
    );
\douta[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(1),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1),
      I4 => sel_pipe(1),
      I5 => ram_douta(1),
      O => douta(1)
    );
\douta[20]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(11),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(2),
      O => douta(20)
    );
\douta[21]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(12),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(3),
      O => douta(21)
    );
\douta[22]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(13),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(4),
      O => douta(22)
    );
\douta[23]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(14),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(5),
      O => douta(23)
    );
\douta[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(2),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2),
      I4 => sel_pipe(1),
      I5 => ram_douta(2),
      O => douta(2)
    );
\douta[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(3),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3),
      I4 => sel_pipe(1),
      I5 => ram_douta(3),
      O => douta(3)
    );
\douta[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(4),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4),
      I4 => sel_pipe(1),
      I5 => ram_douta(4),
      O => douta(4)
    );
\douta[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(5),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5),
      I4 => sel_pipe(1),
      I5 => ram_douta(5),
      O => douta(5)
    );
\douta[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(6),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6),
      I4 => sel_pipe(1),
      I5 => ram_douta(6),
      O => douta(6)
    );
\douta[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOADO(7),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7),
      I4 => sel_pipe(1),
      I5 => ram_douta(7),
      O => douta(7)
    );
\douta[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => DOPADOP(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      I4 => sel_pipe(1),
      I5 => ram_douta(8),
      O => douta(8)
    );
\douta[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      I2 => sel_pipe(2),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0),
      I4 => sel_pipe(1),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0),
      O => douta(9)
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(0),
      I1 => ena,
      I2 => sel_pipe(0),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(1),
      I1 => ena,
      I2 => sel_pipe(1),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => addra(2),
      I1 => ena,
      I2 => sel_pipe(2),
      O => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[0]_i_1_n_0\,
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[1]_i_1_n_0\,
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \no_softecc_sel_reg.ce_pri.sel_pipe[2]_i_1_n_0\,
      Q => sel_pipe(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"B7862D27FFFFFFFFFFFFFFFEFFFFB8F6FFFFFFFFFFFFFFFFCFFFF8FE77FFFFFF",
      INITP_01 => X"FFFFFFFFFEFFFFE69753C3FFFFFFFFFFFFF5CF3448857D7FFFFFFFFFFFFF366F",
      INITP_02 => X"5F57D5F0C63FFFFFFFFFFFFFFA7469C93C8FFFFFFFFFFFFFEC72FEF47FFB7FFF",
      INITP_03 => X"F3FFFFFFFFFFF3FB01F0C40EBFFFFFFFFFFFFCDF02C769B777FFFFFFFFFFFFDC",
      INITP_04 => X"8FF217F9677E3B33FFFFFFFFF1E50D4B78FF834E3FFFFFFFFFF9CA35CECDDD68",
      INITP_05 => X"3E7B4FFFFFFFFD17CBBC8FF4FFCFE8FFFFFFFFBCEF1FCB0BFFF9F0FFFFFFFFFF",
      INITP_06 => X"FF08B2A5CC6AD54BEBAFFFFFFFFDE501DB9C51E1735AFFFFFFFF59B92F0797FC",
      INITP_07 => X"A49F80B4FFFFFFFFAAC2D7A70FFF90019FFFFFFFF3B71CF83D864E2209FFFFFF",
      INITP_08 => X"FFFFFED4033B9575D0FD32FFFFFFFFCE90FC23BAFFFE0F5FFFFFFFFC5C0EC44F",
      INITP_09 => X"D41E81DA3F5FFFFFFFFBD812ED1E2A7DCDA9FFFFFFFFFB020237FA4F13EBFFFF",
      INITP_0A => X"FFFFFFFFF61801BFCC9E96FB7FFFFFFFFBA1603ED8617398B9FFFFFFFFDF0143",
      INITP_0B => X"00073BC19C868FFFFFFFFFFF400465D5B5B8698FFFFFFFFBD0008C9A0358352D",
      INITP_0C => X"7CDFFFFFFFFFC000C1CBF430FDEBFFFFFFFFA600002BAF33F483DFFFFFFFFFE0",
      INITP_0D => X"B440A218927E50FC9FFFFFFFFFE400605C0D6D4B7FFFFFFFFFFC20084A32D444",
      INITP_0E => X"E05D0CFFFFFFFFFD24008471BF351B8FFFFFFFFDE00110CE1108FDFBFFFFFFFF",
      INITP_0F => X"FFFE9AC410146E9CBCABFFFFFFFFF20806109D8F6440BFFFFFFFFF640060008B",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFDFCFDFEFFFFFFFFFEFEFEFEFEFFFFFEFFFDFEFEFFFFFFFFFEFFFFFFFFFFFE",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FDFAFFFFFDFAFAFAFAFBFFFEFEF9FAF7FAFDFEFFFEFCFFFFFEFEFDFAFEFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFFFFFFFEFEFEFEFFFFFEFEFEFCF9FAF9",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FDFEFEFCFCFFFEFBFCFDFFFDFCFBFAFBFEFFFDFAF9F9FCFEFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBFBFDFFFFFCFCFDFFFDFDFEFDFCFDFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFCFEF8F9FFFFFFFFFAF6F7FBFCFAF8F9FBFEFFFFFFFEFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFEFDFBFCFCFBFEFFFEFFFFFEFEFFFFFFFFFDFDFEFDFEFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"D8CBCEE8FFFFFFFFFAFAFAFCFEFFFFFFFEFDFCFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFDFCFBFCFEFDFFFFFFFEFDFFFFFFF5DAC0D6DFE6EDF2F9F7EEE9E1",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"80B2EAFFFFFEFEFDFCFEFFFFFEF8FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FDFBFBFDFFFFFFFEFDFDFFFFE9C0843E63B5BCC6CFDDE5EAEAE2D9D2C7C39D50",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFAF9FBFDFEFEFEFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFEFBFEFFF0AB0B1B7AA0B5B6B9C5CED9E1E5E3E0D6D0C7BFB0AF8F53299F",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF9FAFF",
      INIT_19 => X"FFFDF8F6FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"E37500006690929AA2A9B3BEC9D2D9DCDBD8D3C7BBB4A79F979C8A250893FFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFAFCFDFFFDF8FF",
      INIT_1C => X"FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"80818B939C9CABB1B9BFC6C9CAC7C7BDB1A79D968F888689410054E4FFFAF9FB",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFAFCFCFEFEFFA421000663",
      INIT_1F => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"91AACAD6E4ECF4F5F8F8F6F1EEE9D9CAAB91726A74570006ABFFFFFEFFFDFFFE",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDF9FAFFE34B04000E746D6E72797F",
      INIT_22 => X"FFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFEFAFBFBFFFFFCFCFFFFFFF6E5C4A7745E32000C8FFFFFFEFEFEFCFBFCFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFCFBFFFDF9FAFCFFD12E000B11546360576692B8E0F2FFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"F6F9FEFBFAFAFEFCFEFEFEFFF9B58B33000073FAFFFEFFFDFDFEFFFFFDFBFAFC",
      INIT_27 => X"FFFFFFFFFEFDFFFBF9F7FFDE00010B084C5143599DD0FFFFFFFFFCFFFFFEFAF7",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFEFFFEFDFFFFFFF7D43A00006CFFFAFCFFFDFDFEFFFCFCFBFDFFFFFFFF",
      INIT_2A => X"FFFFFDFEFFFFDF1B040C032E452B78D6FFFFFEFBF9FBFBFBFFFFFFFFFFFCFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"CDDCEAF0FFFFFAFFFFC50D0077F7F9FBFDFDFBFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFD500000B091F3957CFFFFFFCFEFCFDFFFFFCF9FFFFFDF4EDE2CCC7BEB9BABC",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF6",
      INIT_2F => X"7BA0F6FFFFFFE77300AFFFFFFFFEFCF9FEFFFCFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"09000D7AF6FFF6FAFFFFFDFCFDFFFFFFCCA99B94908B84837F7B746E6C696C6F",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFFFFED38000B",
      INIT_32 => X"81D0FFFFA900B4FFFDFDF8F8FEFFFCFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFEF9FBFDFBFFFFF0B888716E72787E7A7C737674716C6B635C554C42383342",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFBFDF8FF53000D0F070ACAFF",
      INIT_35 => X"FFD543D7FFFCF9FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"F7FFF8BC7064616B6C7178786F6B5D5A5B5B5955463F3536373A3D2E223163BE",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFBFBF8FFAF00080F0611B2FFFBF7FDFBF8",
      INIT_38 => X"FFFEF8FBFEFFFBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"595A61635E626C7C91A5B8C4CACDCDCBC5BCA4906E522F20181F0A005DCEDA97",
      INIT_3A => X"FFFFFFFFFFFDFDFFFFFFFDFBF9FCE628020B0615D8FFFFFBFFFCFAFCF0AF523B",
      INIT_3B => X"FEFFF9FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"6D9AC5E7F9FBFFFFFFFFFFFFFFFFFFFFF9E9A0712D040A020001C2F7EBFFFAF9",
      INIT_3D => X"FFFCFBFFFFFFFDFBF7FF7D050E0914B1FFFBFDFBFEFFFFFF6C363E464C524849",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFDFAFBFBFDFEFCFDFEFBF8FDFFFFFFFFF7621C0509005EFFFFFCFEFFFEFCFD",
      INIT_40 => X"FFFFFEFAFFF70006100E064AFFFEFEFCFFFFA5162D3F3F3B424D99ECFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFBFF",
      INIT_42 => X"F9FFFFFFFFFFFFFFFFFFFFFCFEFFFFEE700000008BFFFEFFFEF9FCFFFFFFFFFF",
      INIT_43 => X"FE99000C0D0D0D0089FFF6FFFFB60A2430392424A9ECFFFAF7FDFFFEFDF9F8F9",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFCFFFFFFFFFC",
      INIT_45 => X"DCD6D5DEE6EDF8F8FFFFFFFFFFFF780B008BFFFAFFFFFEFEFFFFFFFFFFFFFFFF",
      INIT_46 => X"0D0C0F0F0087FFFF680122231D1EA9FFFFFFFCFFFDFBFCF9FDFFFFFFFAF9F3E2",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFEFFFFFFE411060E",
      INIT_48 => X"D7D6D0CED6D4E0FFFFFFFFC72200FFFAF9F9F8FAFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"0D08B78D071824044CC0FFFEFBFEFCF9F9FAFDFFFFEED7DACFCDCBCED1D1D3D6",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAFDFFFCFFC1000F0E0F0D0E0F",
      INIT_4B => X"D3CBC9CBD9E3FDFFFC73C1FFFCF7FBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"0E121161FFFFFDF8FAFEFEFBFEFEE3DBC3BBB7C8D6D7D5D7D6D6D8D7DCE2DDDA",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF9FAFFFEFF3B00130D0E0C0D0D0D0D0705",
      INIT_4E => X"D2BACCEAFFFFD3FEFEF8FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFCFDFFFEFDFFF1B3A2B4C9CBCACECFCDCCCED0D1D0D0D3D7D9D9DBE1EBE8",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFEFBF9FEFFF70005120C0C0D0E0F0B10090A0A0077FE",
      INIT_51 => X"BAE4FFFFFEFEFAFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FDFEF9FAFFDAA3B6C0C5C2C0C3C2C4C6C9CBD0D0D0D0D4D8D9D9DDDDE2E2E0C4",
      INIT_53 => X"FFFFFFFFFFFFFEFCF8FAFF9F00080E0B0A0D0F0E0E0E0E0E003DFFFEFEFEFDFC",
      INIT_54 => X"FFFFF9FAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FDFFE293B3C2BCBDBEC0C2C4C6C8C9CACFD4D1D3D9DAD7D4DADFDFE1DCC8BCFB",
      INIT_56 => X"FFFFFDFBFBFDFF7E000D0D0C0A0C0E100F110E0F0810F1FFFEFFFCF7F9FCFAF8",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"93A6BEC0C0BFC2C4C5C5C4C7CACACED1D7D4CFD2DDE7E4E2D9E1CCE4FFFCFEFF",
      INIT_59 => X"FEFFE63300070D0D0C0C0E0E0E100D100F0500B3FFFFFDFAFEFDFEFFFCF9FFFE",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF9",
      INIT_5B => X"B3B4BBBDBDC1C3C3C3C4CCCFCCD1D4D8D8D9DCE4E0DFD1DCFFFBFAFDFFFFFFFF",
      INIT_5C => X"09080D0D0F0C0E0D0B0B0E0E14120303BDFFFDF7FFFFFFFEF9FAFEFFEF909AB5",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF8FEFFCB07",
      INIT_5E => X"B4B8C2C4C3C5C6C9CACDD1D4D5D5DADDE0E0D0DDFEFCFDFEFFFFFFFFFFFFFFFF",
      INIT_5F => X"0C0C0D0D0E0F0E0D13140906026FFFFFFEFEFFFDFDFEFFF9FDFBA08EB6B8BCB6",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFAFFC40005080A0C",
      INIT_61 => X"C4C3C7C6C8CBCDCFD3D4D6D7DBDDD1DDFEFCFEFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"0F0F0C0E0F120B0C09006CF6FFFEFEFEFDFEFCF8FAFFFDB68DB9B6B0B5BBBFC1",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFBA0006090B0B0A0D0B0C",
      INIT_64 => X"C7CACDCDD0D0D1D5D8DCCFDCFFFDFDFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"0C0E0F100B0D0032FEFFFCFBFDFAF6FBFFFDFBFFC688AFB4B5B8BBC0C1C0C5C3",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFAA00050807090B0C0D0C0D0F0C0D",
      INIT_67 => X"CDCECCD1D5D9CFDCFFFDFCFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"0D0A0F0248F3FFFCFBF8F5FCFDFEF6FCFFCD81B2B7B5B7BABBBEC1C2C4C7C9CB",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFEF7FFA4000504080B0A0B0D0D0C0E0C0E0A0A1013",
      INIT_6A => X"D0D4CBD7FFFDFAFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0003D3FFFBF8F8F8FDFFFDFDFDFFE08AAABAB5AFB3BBBEC0C3C3C4C5C7C9CACE",
      INIT_6C => X"FFFFFFFFFFFFFFFEF8FFB4000009070B090A0C0B0E0E0A0D0D0B0A0E0E141414",
      INIT_6D => X"FFFCFBFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFF6FBFFFDFEFCFDFCFEFFF5839EBFB4AFB8B8BDC0C0C2C4C7C9C7CDCED1C6D9",
      INIT_6F => X"FFFFFFFEF8FFC100040506080A0B0C0C0E0E0B0C100F0A0B0F141613090016B9",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FDFEF9FBF8F8FAFFFF9F8DB9BCB4B6B7BABDBEC2C5C6C6CBC9CBBEE1FFFAFDFF",
      INIT_72 => X"F9FFC700030A070909090B0A0D0E0B0B12140F0C0B0C0D1110120B0092FFFFFD",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_74 => X"FAFAFCFDFFF9988CBAB3B2B6B6B8BBBCC2C2C7CAC6C7B7E2FFF9FCFFFFFFFFFF",
      INIT_75 => X"02050909080A0A0B0D0D0A0B0E0F0E0D0C09080C12151106078FFFFFFAFEFCF7",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFFD515",
      INIT_77 => X"FBFFFFB188AEB0B1B6B5B7B9BCBDC6C8C2C2B2E3FFF8FEFEFFFFFFFFFFFFFFFF",
      INIT_78 => X"08090A090D0C0B0B09090B0D0D0E0B0E0F120B0D09006BE9FFFBFFFDFEFCFFFE",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF85200070707",
      INIT_7A => X"B786B2B5AFB1B7B7B9BBC0C4C1C6B0E5FFFBFEFCFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"080D0F0A0B0D0D0C0D0C0E0F11130D1011090242FFFFFDFEFDFDFFFFFBFCFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFB3000004030909090A",
      INIT_7D => X"A8A9B4B8B8B5BCB9C1CAA8F8FFFFFEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"0D120E0C0B090E0E121212100F0D0E020FD1FCF8FAFFFEFAFCFFFDFCFFBDA3B1",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFCFFFFF9FFFF5D0201050808060A0A0C0D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[13]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"DE5B295BFFFFFFFFFFA3A080806B716F39FFFFFFFF97D00808036FF08C6FFFFF",
      INITP_01 => X"FFFFFFFFCDFFFFCDE868AB3FFFFFFFFC397CE7DEE7ADC875FFFFFFFFEDBD4001",
      INITP_02 => X"78792EBADFCEFFFFFFFFF4D067FBF751B635FFFFFFFFFC779BC889D724DC47FF",
      INITP_03 => X"FFFFFFFFFFFD389A85FB039FFBFFFFFFFFE6F46F8295968E9BDFFFFFFFFDF7DB",
      INITP_04 => X"F5BDFFFBBF2AFEFFFFFFFFFFFEEFF86BF3B8AFB7FFFFFFFFFF92E27597ED5D21",
      INITP_05 => X"7DEEFFFFFFFFFFC32BFFFFF929CD5FFFFFFFFFFEE1B14E4BD9A8FFFFFFFFFFFF",
      INITP_06 => X"FF3CBD5B68C4C74F6CFFF37FFFFFDE71A3F3E49C70CFFFFFFFFFFECE0752D250",
      INITP_07 => X"6E6FD90FFE855FFBDE01B998017AB0F9FF0EF9FFB2DF3C142853E1ABFFFF7FEF",
      INITP_08 => X"C9000609FDE0265C14CD900AC93FFFE4119FFFFF994D990004190062500A6442",
      INITP_09 => X"3BFFF9F73A81127FFFFFBFFFFFDA3AF9DFFFFFC6BAFA68D06C01F732066EFFCE",
      INITP_0A => X"09F55664A3D881CE7C0C6520267A6399F835DE7241AB645109FC741EB0CCCB1D",
      INITP_0B => X"60FE7FFF3FE555FFECA419CFFCBFAD8E31FD7F37FFC1B442B6946BF2CBAF4634",
      INITP_0C => X"E13F278CDDDDFDB39C64D5D97BF47C534F75E4974444A76673D373B57C632ED0",
      INITP_0D => X"39E50E4F9FFFC3565FC57CEFFF415B07F7533F7FF5F567A85B2AFFFB3F6FB06B",
      INITP_0E => X"896DFABF719B86FEC6D7EE4FFFEB004BCF7C63DBE9B954FCEBD8B54E36C5EB81",
      INITP_0F => X"1AD91D5497DD8FCB3B9D7371F3FFFF2193C5FA30263F1B4DABB07E55FF757AA8",
      INIT_00 => X"B5B0BAB6BBC2A6FDFCFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"110F0E0C0C0A110A0A100800004FFFFAFBFCFBF9FCFDFFFF9684AAB2ADA7ACB6",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFDFCFDFFFEFDFDFBFFCE4500000003080C06090D09090C",
      INIT_03 => X"B69FEBFEF1FDFBF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"080A080000012B95F5FFFFFEFEFCFBFEFAFFE1838CA49F9699A5AEB3B4B2B5B6",
      INIT_05 => X"FFFFFFFFFFFAFBFEFBF9FDFF3A95FFFFED9E2A050000050F0D0C0F1114140E0D",
      INIT_06 => X"F5FCFBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"86C3E7FFFFFBFDFDFFFFFEFFFFCF8588A6A472CA9391B5B4B1B0B4B2BB91FDFC",
      INIT_08 => X"FFFDFFFEF8FDFFFFC93893F3FFFFE6CB745A1600000000000000000000002857",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FCFCFCFBFCFDFFE79C718D9E967BC8FFE6939DADA7ACB0B1A7A5FFFDFDFCFEFF",
      INIT_0B => X"FDFEFBFEFF9D4C6BBDF8FFFFFFFFE7CDC0AF998C83919FB3C6CEF5FFFFFFFFFA",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFB",
      INIT_0D => X"FFFFB26E7E9A998D79BCFFFFFFE67A9BA5A5A8B09CDBFFFEFFFDFDFFFFFFFFFF",
      INIT_0E => X"FFFF5F7A5C81E0FFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFCFBFDFBFDFAFC",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFCFEFFFAFBFE",
      INIT_10 => X"948E7775FFFFFDFBFCFFE38AA4A7A49F9CFCFAFEFDFFFEFEFFFFFFFFFFFFFFFF",
      INIT_11 => X"7A885374D7ECFCFFFAF9F7FAF9FEFEFAFAFEFBF9F9FDFEFDFFFFF4E7B0577096",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFCF7FAFCFBFFFC6E",
      INIT_13 => X"FFF6FCFBFAFCFFC699ACAA82CCFFFDFEFBFEFDFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"745299DCF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5CF69627086908F8157A0F9",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8F9FDFAF6F9E9F96F628C86",
      INIT_16 => X"F5FFB6749FA0919FFFFCFDFEF7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"6F68789DCDE3E5E5E3E3E5D3AE82646B656D868E8D8A7A608DE5FFFFFCFDFEF9",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAFFFFFDFAFFD293FFC34C6A838B7971",
      INIT_19 => X"A29B85E8FAF6FFFEF7FCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"787C7A79716F7C7A7A76727D89908E87795089C3FAFFFCFCFEFDFEFEFFC1769F",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFEFDFFFFFEFDFEFFAE80FFE4AD555C8189877C7374",
      INIT_1C => X"F5FAFFFDF9FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"928F908F8F8985827D705F7298D4FFFFFAF9FCFEFCF9FFFFA367969F9D73D8FF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFCFEFF734AE9FFEFC08E7A606B8184878A8D8C",
      INIT_1F => X"F9FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"6F6E706C668DBCE4FFFFFFF9FBFCFDFDFFFFE79B708D98A375A1FFFEFDFDFFFD",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFEFEFFF46856CCFFFFFFE6BAA56F6C6E6B6B6C6E726D6E",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFDF7FBFFFEFEFAFBFFF4CD58749592977D91FCF9FAFFFEFFFDFBFCFFFF",
      INIT_24 => X"FFFFFFFFFFFFFEFAFFFF6A3A9BE1FFFFFFFFFFFFE9C6A498969897989EAFD3FF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FAF6FDFEFFFFFFE0775F8F8C8A91766EFFFEF4FBFFFCFCFFFCFCFEFFFFFFFFFF",
      INIT_27 => X"FFFFFCF9F8FFE5656D58C8FFFFFFFDFCFFFFFFFFFFFFFFFFFFFFFFFFFEFBF6F8",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"F2C6566388898F8D8C6885FFFFFFFFFFFDF8F9FFFEFAFEFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFAFFFF687776509CE4FFFFFFFEFDFEFAFAFFFDFDFDFAFDFDFFFFFFFCF7FFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"888588875688FEFFF8FCFFFFFBF6FCFFFEFAFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"F0616185756F74ADFFFFFFFFFFFFFFFFFEFEFEFFFFFFFFFFFFFFCA7270717D89",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFAFF",
      INIT_2F => X"B8FFFFFEFCF9FEFFFCF9FEFFFEFAFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"8888796F5E759699BDDAF6FDFEFDFDF7DDC095917C666C7681898C8A85847862",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCF8F9FEFEFFFF8A62",
      INIT_32 => X"FCF9F8F9FEFEFEFFFFFEFEFFFFFFFFFFFFFFFFFFFFFEFEFEFEFDFFFFFFFFFFFF",
      INIT_33 => X"8879656172787C80817F7F7D7A7266667A8A8B8986898B8B84607BD1FFFAF7FF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFAF9FBFEFCF9FCFEBE616A918B",
      INIT_35 => X"FEFCFFFEFBFBFFFFFFFFFFFFFFFFFFFFFCFAFAFAF9F9FCFCFFFFFFFFFEFEFEFF",
      INIT_36 => X"8C938C8A86898A888E8F8B89898986858889766A79ABFFFFFCF7FDFFFEFDF6FA",
      INIT_37 => X"FFFFFFFFFFFFFFFDFDFFFFFFFFFFFEFCFDFFFEFEFCF9FCFFF09F696D908C8787",
      INIT_38 => X"F9FBFFFFFFFFFFFFFFFFFFFFFEFCFDFDFBFBFDFAFCFCFEFFFBF9FAFBFFFFFFFF",
      INIT_39 => X"858584848582868887878D8B79515D98FFFFFCFCF9FAFFFFFFFFFBFDFDF7FDFE",
      INIT_3A => X"FFFFFFFEFEFFFEFCFDFDFDFFFFFFFFFFFEFDFEFCFFFFDC8C4F6987898A868584",
      INIT_3B => X"FEFEFEFFFDFDFFFEFEFFFFFFFEFEFEFCFEFCFDFDFEFBFEFEFFFFFFFFFFFFFFFF",
      INIT_3C => X"84878481796E676588F0FFFFFDFAF9FDFCFAFDFFFEFAFEFFFCF9FEFFFEFFFFFF",
      INIT_3D => X"FFFFFEFCF9F9F8FCFFFFFFFFFFFFFCFEF5EEFFFFFFBD666C6972808483878885",
      INIT_3E => X"FBFBFCFBFBFEFFFDF9FAFFFFFFFEFBFDFFFFFEFFFCFDFDFDFDFDFDFDFDFDFBFF",
      INIT_3F => X"A5D0D7F6FFFCFBF5FBFFFFFEFDFBFBFEFEFBF9FEFDFDFFFEFEFDFEFFFBFBFBFC",
      INIT_40 => X"FFFCFAFDFFFFFFFFFFFFFEFFFDFEFEFFFBFDFEEAD1C383594F4D4D514D485267",
      INIT_41 => X"FFFEFFFFFAFCFFFDFFFEFEFFFEFFFCFEFCFBFBFBFBFBFBFBFBFCFBFDFEFFFFFF",
      INIT_42 => X"FEFEFBFBFBFFFDF8F7FCFDFEFFFDFFFEFFFDFAF7F4F8FBFEFFFFFFFFFFFFFFFF",
      INIT_43 => X"FEFEFEFEFEFEFEFEFCFDFFFFFFFEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"F9FBFCFBFAF7FAFDFAF7FBFFFEFDFFFEFEFFFDFDFFFFFEFBFCFEFEFEFBFCFEFF",
      INIT_45 => X"FBFEFAF4FAFFFEFFFEFAFBFAFCFCFDFDFBFBF8FCFFFFFFFFFFFFFFFFFEF7FEFF",
      INIT_46 => X"FAFBFAFCFBF8FEFEFEFDF8FAFBFDF7F9FCFDFEFEFCFDFEF9F7FBFDFEFBFBFBF9",
      INIT_47 => X"FDFBFBFEFCFAFAFAFBFBFBFBFBFBF9F9FBFAFBF9FBFBF9F5FAFCFFFCFBFBFBFC",
      INIT_48 => X"FDFFFFFFFCF9FFF8F6FEFDFFFFFFF9F8FBFBFBFBFBFBFBFAFCFDFBF8F8FBFDFE",
      INIT_49 => X"FBFAF8F9FBFBFCFBF6F4FAFEFEFFFCFBF8FDFFFEFBFEFFFEFCFAFCFFFDF9FAF6",
      INIT_4A => X"FDFFFCF9FBFBFBFBFBFDFCFCFCFDFCFCF8F4F7FAFFFDFAFCF9FBFAFBFAFAFBFB",
      INIT_4B => X"FDFDFDF6F9FFFDFEFFFFFFFEFEFEFEFEFDFDFEFDFFFFFAF7FFFFFDFFFFFEF9FB",
      INIT_4C => X"FBFFFFFFFBF9FBFFFDFEFDFDFDFEFFFFFEFFFFFEFAFBFBFEFDFBFFFFFFFCFAFE",
      INIT_4D => X"FEFEFEFDFFFFFFFFFEFFFFFDFAFCFFFFFFFDFDFFFDFDFFFEFFFFFEFDFFFEFAF9",
      INIT_4E => X"EDECF0EBEDEBEEEFEFEFEFEFEFEFEEEEEEEEEDF3EAE6FFFCFBFAFCFBFEFDFEFF",
      INIT_4F => X"F5F8F9E7F9FDF9FFFFFFFFFFFFFFFFFFFFFFFFFFE4C8E5D5DBFCF6FEFFFFF7FA",
      INIT_50 => X"E8E9E8E8E9EAE8E6E9ECE3FFF7F8F2EFF5F3F4F4F4F4F4F4F3F5F5F4F4F3F3F4",
      INIT_51 => X"D2D1D8DBD7D6DBD9DBD8DCDDD8D8D4DFCCBBFFFAF5FDE5EAEBE4E5ECEBE8E9E9",
      INIT_52 => X"E9FFF6E6EDF0EEEEF0F0F0EEF0F0F0F3E0DEEDD7D8FFF6FDFFFDFBFFCEC6DDD1",
      INIT_53 => X"DCDEDFD7DEE1C2FDF5F7EBBDD6D3D0D1D4D2D2D4D5D6D5D0CED1D1D5D5D6DBA5",
      INIT_54 => X"DCE4EBE7E4D9D9DFD6DCD3D8CEC1FFFEF6FFCDE1DCD2D4E3DEDCDDDDDDDDDCDD",
      INIT_55 => X"D1DCD6D5D8DCD8D4D8DDDDD4DBE5E5DBDAFFF9FAFFFFFEFFF0B0E0D3D4D3D9DA",
      INIT_56 => X"DFE1C3FEF9FEFFC9CBD6CDCCD5D0D4D6D9D6CCD2D0D1CFD3E3E2E9CDF0FFFFDC",
      INIT_57 => X"DAE3DCDFDDE0DCDDD7D1FFFEF7FFDFECE1E4E8DFD6E0E1DFDFE1DFE1DDE0E6DF",
      INIT_58 => X"D4D2CFCED4D2D0D3DCE0E1D4D7FFFEFEFEFFFEFFFCDDDDDEDCDDDBDBE2DEDEDA",
      INIT_59 => X"F9FCFFE0D2DCDDD9D9DCE5E1E2DFD7DCDCDAD6D9DFE4E8CEF0FCF7FFBDD0D3D2",
      INIT_5A => X"FFFFFFFFFFFFF7FEFEFFC3E2E2E7E4E5D4D3DADCD2CBCFD5DADBD9D4D7DBC7FD",
      INIT_5B => X"EAE6E4EDE4DBE0CFD7FFFEFFF9F7FCFFFBFFFFFFFFFFFFFFFCCDE1DAD4FFFFFF",
      INIT_5C => X"FFFFFFFFFFE3CDD8CFDCFFFFFFFFFFFFEBD8E3C8EFFEF5FEDCE1E4E5E9E5E3E6",
      INIT_5D => X"FBF8FAFFFCFDDABBE8EADACFFDFEFBFDFBF6FAFEFEFDFEF9FAFFFCFFFBF6FBFF",
      INIT_5E => X"EAD8E4CEDEFFFFFFFFFAFBFEF5F6FCF9FBFEFFF8F6C7E3DCCBFEF8FBFCF7F9FF",
      INIT_5F => X"D9DED9DDDBD2D1D1D5D6C5D3EDD5E0C3EFFFFAF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"F6FBFECAC7E7D9BCE1FFF7FDFFF8FEFFF9F9FFFBF9FEFFFFFEFDF5CBCDCDCED4",
      INIT_61 => X"E1EBE6EBDCECFFFFFBFBFCFAFCFFFBF8F8C6DFDACBFCFAFFF1F2F5F1F7F6FFFE",
      INIT_62 => X"D4D6DED3DEE1D5DEEFD3DCC2EEFFFFF3DBE8E5E3E6E6E6E7E8E5E3E8DFD4DBD1",
      INIT_63 => X"B9C8DBDFBBE3FFF9FDFFFFFFFCFAFEFEFFFFFEFEFEFFF6D0E0DBDBD7D6D8D3D6",
      INIT_64 => X"ABD4FFFCFFFDFDFFFDFEFBFDF9C5DBD4CCFDFAFF98A7B9A1D1FFFEFEF9F9FDFF",
      INIT_65 => X"D0DAD0DCF0D3D9BEEEFFFFEBB0C0C0C4C9C8C7C9CDC9C2C5CFDADADDD0C9C0CC",
      INIT_66 => X"D5AEF7FAFAFFFBFDFFFEFEFFFCFAFCFEFBF9F5CCDAD8CBC6C0C0BFC4C2C0C3C3",
      INIT_67 => X"FDFFFDFFFEFEFFFFF7C1D2CFC9FFF8FFB1D5DCBFDBFFFDF9FAF5FBFFF7AED2E2",
      INIT_68 => X"ECCBD7B0EBFCFAF1C5D1DCDBC7BEC2C5C2C3BDBCBDC2C4C3BACCD7D5C5DCFFF7",
      INIT_69 => X"F9FEF7FBFDFDFDFFFBF4F6FBFAF8F5C5DCD4C3FFFFFFFFFFFFFFFFFFB8D7CEDB",
      INIT_6A => X"FFFFFFFFF9B5D0CCC8FEF8FFAFC9D4B8D5FBFAFAF8FCFAFDFFF3AFD5DDD4B0F6",
      INIT_6B => X"EBFEFAEDBECFDACDE5DEDFDFDFDFDFDEDFE1E0E2DFCDD1D8BEDCFFF1F6FFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFBF8F5BED5D5C8D7B5BEB9B7BCBEC1C7C1D8C7D2EAC9DAAD",
      INIT_6D => X"C2CFD2CCC0FDFDFFA6CBD5BED9FFFFFFFCFFFFFFFFFFE0C4D0CEB6F3FFFFFFFF",
      INIT_6E => X"B8C9CBB4FFFFFFFFFFFEFFFFFFFEFFFFFFCACFD5B8DAFFFFB8ADBAB3B6B7BBBE",
      INIT_6F => X"C2BEBBA0FFFEF4BFD6D2C5DFB3BEC2C5C1BEBDBFD8D6C2CFECC7D6B1ECFEFDED",
      INIT_70 => X"C1FDFAFFA7C8D3B7D6FFFEFCF6FFB4B7C4BFCCCDD4D1CBCFBFBEBFB8BDC2BDBE",
      INIT_71 => X"FFF6FDFEF4F8FEFBF5F6F9FEFFC5D0D5B3D8FFFFE4A3DCD5D1D2D2D4D8CECBCB",
      INIT_72 => X"FFFEF2BAD4D0BCFBA8B5BCBDBDBBB5B8D6D4C2D4EAC1CEA9EBFDFCECB5CECAB1",
      INIT_73 => X"A7C3CEB3D6FFFEF9FCFFD39DCEC5C4C8CDD1CBC2C3C7C9C9CAC8C8CACACBC39C",
      INIT_74 => X"FDFFFFFEFDFFFDFFFFC3CBD2B4D9FFF6F7B2ACB1A7ACACA9B7C0C9CABEFCF9FF",
      INIT_75 => X"CAC6B4FBEBF4F0F1F1F1F2F4B6CEC0D6E8BCCFACEBFFFEE5AACEC0ADFFFDFFFF",
      INIT_76 => X"D6FFFEF9FFFEF6ADBBBBC3CEC9CDC8BCBBC2BFBFB6B4BBBDBBBDB991FFFFF1B8",
      INIT_77 => X"FCFBFDFBFFCBC5CFB2D9FFF5FAFEF6F7F7F8F8F9F1B2CCCAB9FCF9FFA4C2CDB2",
      INIT_78 => X"FFFFFFFFFFFFFFFFACCCBED1E9BBCFADEAFFFFEF8FBFC2B5FFF8F9FBFCFDFCFD",
      INIT_79 => X"FFFBFFDAC3CDD1C3CACCBBCAC9CBC9C6C1C2C7C6C6C9C8AFFFFFF49EC2C7BDFF",
      INIT_7A => X"9FB6C8CBAAD3FFFDF9F7FFFFFDFDFFFFF3ABC9BFB3FBFFFFA2BDCAAED3FFFEF9",
      INIT_7B => X"8E8F9392C9C6B9CAE9BCC4A3E9FFFBFFFFAAAEC3A397A0A1989EA0A29E9BA1A4",
      INIT_7C => X"FFFFF3AECBC49FF0FFFFFEFFFFFFFFFFFFFFFFFFFCF7FFFFACB4BB998F868C89",
      INIT_7D => X"9BCFFFFDFEFAFAFFFDFAFCFFF3ADC3B9B2FCFFFFA1BDC7ABD2FFFEF9FDFFF9FF",
      INIT_7E => X"ACAAA2BDEBBAC0A0EAFFFAF7FAFEAFA0B8B3BAB9ADB2B7B9B4AFB1BBB4B2B6BB",
      INIT_7F => X"C2C1A2ECFFFEFDFEFEFEFEFEFEFEFFFEFBFCF8F8F6B39DB3ADB1BEC3C0C1AEA8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[7]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[8]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[13]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"8E23F7CF3F4F673A178A40786DE81C579F3AD36FEB5DE6560D65AD2A71A755ED",
      INITP_01 => X"F9F051DB6AB4150A3BA2A0DB1FCCCFFE161714FE5E76DFF97CCEC0DBC18619BF",
      INITP_02 => X"467EE5FD1D771286D9845AF31DD645C38B01E7FD4BECE93AD9E2D2FB31314A9E",
      INITP_03 => X"FFE7E16F4C3B710194604C43C2240E5DFFEBF6DF5EFFBDFFFFFFFD35DBA73931",
      INITP_04 => X"5F22AF291C9EF600B2FE031FB9D5BDE4A1F877CFFF6FFED9FF9D9E28FF9FF73D",
      INITP_05 => X"FFFFFFFFEFFEFE6FDFB27B9DF9FCFFFFFE5BA7C62232EF15EE4F00037FE7B0FB",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INIT_00 => X"FDF8FBFFFFFBFEFFF4ABBCB6AFFCFDFF98B8C4A8D2FFFEF8F9FEF9F9FDFFEFAF",
      INIT_01 => X"E0B5C39AE7FFFFF8F5FFFFDECBCDCEC7CDD6C9C2D1D5CDD0D0D7DAD3B3E0FEFB",
      INIT_02 => X"FFFDFCFCFDFCFFFFFFFDFAFBFDFEFAFAFFFFE2D7DFC2BCC0B6BFD6D5D8D5CCDA",
      INIT_03 => X"FEFDFDFFF09DB7BAAFFAF9FF98B2C2A5D1FFFEFAF9FEFCFCFEFFEEAFBDBFA0EB",
      INIT_04 => X"E7FFFAF8FFC8BFC5BCFDF2DBDFD7F3F6D3E1D2F2C4C7C3C2FFFFFAFCFEF8F8FE",
      INIT_05 => X"F9FAFFFDFFFDF6F6FFFFFFFEFFD3C2C2BFCDB5C5ADBEF5C3CBBDF2FFCFB2C298",
      INIT_06 => X"ED96BBB9ABFAF9FF92AFBEA2D1FFFDFBFDFBFBFEFEFFF0B0BDC0A1EBFFFEFFFC",
      INIT_07 => X"F28E948795FF8D9C9A8BFAC795A981EB8D94977BF4FFFCFDFEFCFCFFFFFFFFFF",
      INIT_08 => X"FFFFF9F8FFFEF9FFE38B9E7CB6C6A9C0ADBEEC829A7BC2FFC9AFBF91E6FFF9FA",
      INIT_09 => X"AAFFFFFF93AEB79ED4FFFFF8FFFEFDFBFBFFEEAAB9BFA3EAFFFFFFFDFCFAFBFE",
      INIT_0A => X"C9FF7FB9A8ACFFB5B7BD9CFAC8A3C09FE7FDFAFFFFFFFFFFFFFFFFFFF395B9B6",
      INIT_0B => X"FFFFF6FFC498C695F8C5A9B9A9B8FF91B6BBA4FFCBA9B894E9FEF9FFE8AABD9E",
      INIT_0C => X"9EAEB5A8BCC2FEFDFFFFFFFCF9FFEC99B5BEA2F0FFFFFFFFFFFFFFFFFFFFFCF8",
      INIT_0D => X"9ACFE487BA9CCEFFCC82B8B09EF7FFE2B9D5D3CECFD1D1D4D2A4B9B6ADD6D2DA",
      INIT_0E => X"99ACA59FFFCA8FB1A7B9F1D49AC0A0DCD7A9B494E9FCF6FF9FA3B09BF2DEA1B2",
      INIT_0F => X"A96EF9FFFDFFFFFFFEFFF7A794B1ADBDA9ACB0B0B1B1B4B2B394DCFFFFFFFDFF",
      INIT_10 => X"C196D1FFEEA0BAB38DF2FFE67CA4AB9BA2A0A5A4A7B5B4B2B2A6A5A3B4B6B5B9",
      INIT_11 => X"FFFFB984A9AD86FF92B9A1B6D186B890E5FDFAFF83A9AE99FFC9ADB786E8DC8F",
      INIT_12 => X"FCFFFFFEFBFCFFFFC7819CB1B2ADA8A9ADAFAEADAC88D6FFFEFEFFD694B69FCE",
      INIT_13 => X"FFAD959E75B9FFFFBE849D979E9690949694939694959596969C97979162FAFF",
      INIT_14 => X"969C86FF9F879E6CFDDC9666E2FFFFDE759084B9F07A998FA2FF8C8F9173FEFC",
      INIT_15 => X"FDFDFCFBFFFAA785A29F969597969A95956BD1FFFDFEFF917E9C8CF4FDFDFFEA",
      INIT_16 => X"BED8FFF8ECB3C1BFC3BEBCBDC0BFBFBFBFBFBEBEC0C0BDBFBDAAFDFAFFFFFFFD",
      INIT_17 => X"DBA9BAA2D6FFF4B2E4FFFFF1D3DACFF2F5BBCFC8E1FFC9CBC6BEFFFBFAE2BEC9",
      INIT_18 => X"F8FFF7BEBBC0C0BFBDBDBFBFBEACE7FFFEFFF1A6ADAEC4FFFEF6FBFFECB3A1FD",
      INIT_19 => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFDFEF9FDFA",
      INIT_1A => X"FBFCFFFFFFF7FCFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFF9FFFBFFFFFFFFFFFFF7",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFBFDFDFFFFFFFFFFFAF6F7FFF7F8FFFFFAFEFFFFFF",
      INIT_1C => X"FEFFFFFEFFFEFFFFFEFEFFFFFFFFFEFAFDFFFFFBFFFFFFFDFCFDFAFBF9F9FBFF",
      INIT_1D => X"FEFCFEFDF4F5FEFEFBFBFEFBFFFEFCFEFEF9F8FEFDFBFCFDF7FCFFFDFDFFF9F8",
      INIT_1E => X"FAF9FCFDFBFAFBFEFEFEFFFFFFFEFBF9FEFEFFFCF7FDFFFFFCFFFFFEFFFFFFFC",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFCF9F9FDFFFEFFFFFFFEFEFEFBFBFDFEFFFCFFFDFBFB",
      INIT_20 => X"FCFAFEFFFFFFFCF9FEFCFBFDFCFCFBFEFAFCFDFDFFFFFBFDFDFFFEFCFDFEFEFF",
      INIT_21 => X"FCFAFDFFFEFCFDFAFDFBF6F9FFFFFAFCFEFEFCFCFEFEFFFBFCFCFEFEFFFFFDFE",
      INIT_22 => X"FFFFFFFFFFFFFDFCFCFDFFFFFFFFFFFFFFFFFCFEFFFFFCFCF9FCFCFCFDFEFFFF",
      INIT_23 => X"FCFDFDF8FDF9FCFBFDFFFFFFF9FBFBFDFFFFFBFBFEFFFEFBFBFBFDFFFFFFFFFF",
      INIT_24 => X"FEFDFBF8FEFBF9FAFDFDF9FAFDFFFDFBFCFCFFFFFCF9F9FEFFFDFBFCFFFFFEFD",
      INIT_25 => X"FEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF9FAFEFFFEFFFFFEFDFDFCFFFF",
      INIT_26 => X"FAF8FBFFFEFDFEFEFFFCFFFFFEFEFFFFFFFFFEFEFBFBFBFDFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFEFEFFFCFFFEFFFEFEFFFFFBFEFFFFFEFAF8FCFCFCFBFAFFFFF9FCFAFDFFFF",
      INIT_28 => X"FFFEFDFFFDFEFFFFFFFFFFFFFDFDFFFFFFFFFDFEFDFFFCFBFAFFFCFDFFFDFDFF",
      INIT_29 => X"FCF6FAFFFFFBFEFDF9FEFFFFFFFFFFFFFEFFFDFCFFFFFFFFFFFFFFFFFCF9FDFF",
      INIT_2A => X"FBFEF9FDFCFBFFFEF8FEFFFFFFFEFEFFFCFFFEFCFCFDF8FDFDFAFDFFFDFAFDFF",
      INIT_2B => X"FBFDFFFFFFFFFFFFFAFAFFFFFEFCF8FAFDFFFEFEFDFFFBFCFFFEFEFFFDFEFFFD",
      INIT_2C => X"FFFEFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFFFFFFFEFEFF",
      INIT_2D => X"FEFEFFFEFCFEFFFFFFFFFFFFFFFFFFFFFEFFFCFEFFFDFEFFFFFEFFFFFDFDFEFF",
      INIT_2E => X"FFFFFFFFFDFEFFFFFFFDFEFCFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFFFCFE",
      INIT_2F => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FEFFFFFFFFFEFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \douta[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"5C339B9FFFFFFFFFFFFFFBE7BFF8FFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFF5A77BFF9EB3FFFFFFFFFFFFFFFDDA1684A5FFFFFFFFFFFFFFDF7E",
      INITP_02 => X"8FBBCFDBF9FFFFFFFFFFFFFF3BBCAA4598DBFFFFFFFFFFFFF4FBF94C4C07BFFF",
      INITP_03 => X"FFFFFFFFFFFFF3FD9853CE5EFFFFFFFFFFFFFFF1EC26E6D37FFFFFFFFFFFFFF7",
      INITP_04 => X"FA2867E8A27FDFA9FFFFFFFFBFF1CEF3E8FA22FEFFFFFFFFFBFF28CE7FC877EF",
      INITP_05 => X"FF263FFFFFFFFFC5B2E40FCA3FE679FFFFFFFFEF0621CA3BFD2AFD9FFFFFFFFC",
      INITP_06 => X"FFF0FBF1F3BDA614FBFFFFFFFFFF31EBD7603B31F5F5FFFFFFFFEEFBECCF0DB4",
      INITP_07 => X"C551AAEFFFFFFFFFF7CFA3ECDEFFCCAE1FFFFFFFFFF90CCC8EE99066B1FFFFFF",
      INITP_08 => X"FFFFFEF5DB9DA1FF787D3FFFFFFFFF948CFF63535FEF25FFFFFFFFF9A4B8584E",
      INITP_09 => X"D1F7171DC57FFFFFFFFF77174F6743E4F9DEFFFFFFFFE5489BFBF92A43E61FFF",
      INITP_0A => X"FFFFFFFFFEA3C3FE57C4D7594FFFFFFFFEF257355887E5EA6CFFFFFFFFFF716F",
      INITP_0B => X"082FCED8052C9EFFFFFFFFE4D71B6C14D26BDC9FFFFFFFFD69378E7E3D02DB99",
      INITP_0C => X"E9FFFFFFFFF87FF7D5D370B99FEEFFFFFFFFCF296166BC8C9BC4EFFFFFFFFFC3",
      INITP_0D => X"FC7EBF30FB2FA681FFFFFFFFFF43A2137F9CCB136FFFFFFFFF9ED95C0FFD8CB6",
      INITP_0E => X"FDEB0FFFFFFFFFEF38631F7EC820D89FFFFFFFFEF156CCEF8F6AE07FFFFFFFFF",
      INITP_0F => X"FFFEDA9E3AA438BEBDFCFFFFFFFFC727EFAB3C73F6629FFFFFFFFC5883288DE6",
      INIT_00 => X"FFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF7F",
      INIT_03 => X"FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFEFEFF7F7F7FFFFFFFFEFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7FFFFF7FFFFFFEFE",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FE7F7E7E7FFFFE7E7E7FFFFFFFFCFD7DFE7EFE7E7E7FFE7CFE7F7F7EFD7EFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7FFEFEFFFFFE7D7FFFFE7EFE",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"7EFEFFFEFDFE7E7E7E7E7E7D7F7DFFFEFF7F7FFE7F7FFF7DFEFDFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFE7E7FFFFEFEFF7E7EFE7EFF7F7EFEFEFD7E7E7E",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"7D7DFDFD7E7FFFFFFEFDFE7EFF7F7F7F7FFE7EFEFF7F7FFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFE7DFEFFFF7FFF7E7EFF7FFEFDFD7DFEFFFFFFFFFF7DFD7F",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"F069E9F4FFFFFF7DFDFFFF7FFE7E7EFE7FFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFEFEFFFE7F7FFF7F7FFEFDFF7EFDFFFFFF7AEFE4EF73F477FAFD7D787775",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"C4D8F4FFFF7EFEFF7E7F7FFE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"7FFFFFFD7EFFFD7D7DFDFFFF73DEC5A63A62E7EA6EF47879FAF874706A6CD9B0",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE",
      INIT_16 => X"FFFFFEFE7FFEFFFF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"7EFEFCFD7FFF77D4848F465CE46066EAEEF2F5F6767572EE6CE9E5E7D52E954E",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF7F7EFD",
      INIT_19 => X"FD7E7F7F7FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"F1B980003DD6D4D75BE064E96C6EF1F271706D6CE7E6E15C5B5FD31C05C9FFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFF7E7E7EFD7EFFFF",
      INIT_1C => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"4F4CD1D75C5DE163E4E6696A6A69E864605EDCD9D7D453D4A780A8F3FFFE7F7F",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFFFF7FFD7CFFFF530F000539",
      INIT_1F => X"7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"52DD6A6FF4F8FB7C7C7CFCFBFAF7F1EBE056C9474C360080D7FF7FFD7EFFFFFF",
      INIT_21 => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFEFEFFFF7F7EFF7223800089434447CA4ECD",
      INIT_22 => X"FD7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FF7FFF7F7FFFFEFFFFFEFF7F7F7869DC48C3A0808448FFFF7DFE7E7F7F7FFF7F",
      INIT_24 => X"FF7FFF7FFFFFFFFFFFFEFE7FFEFE7EFF691580008931BEC0BE4353E37179FF7F",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FEFD7EFFFFFE7D7D7EFFFFFFFFE54F1E000039FCFF7E7E7E7E7E7EFEFEFFFFFF",
      INIT_27 => X"FEFEFEFF7FFFFFFE7FFDFF6E008080832FB7B3BBD8ECFFFFFF7DFE7E7E7E7E7E",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFE7F",
      INIT_29 => X"FFFFFFFFFFFF7FFF7F7F7FEC1B0080B5FFFFFFFEFD7DFFFEFE7FFFFFFFFFFFFF",
      INIT_2A => X"7FFF7FFF7EFFEE8D0081001AB1A7C7EEFFFFFFFE7CFEFEFDFEFE7D7FFFFF7FFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFF7FFDFEFF",
      INIT_2C => X"6E7376FAFFFF7FFFFF6105003CFEFFFFFF7FFE7FFDFFFEFEFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFE90080818010A2B56DFFFFFC7E7FFF7FFF7FFFFFFFFEFAF774EB6865E367E8",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFD7FFF7F7EFFFF7F7EFE7D",
      INIT_2F => X"CA59FDFFFFFFF2380056FF7EFF7FFD7FFFFF7EFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"00808C437AFFFDFE7DFEFFFFFFFFFFFF6E5ED8D3D3D1D0CF4D4C4AC843C142C4",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFF7F7FFFFF7EFD7EFF74990082",
      INIT_32 => X"C9EBFFFF5480D9FF7DFDFFFFFF7FFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FF7D7E7E7EFDFEFFFA63D0C546494ED04F4F4C4CCCCA4847C542BE3AB53129AF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFEFEFDFD7EFFA90080008002E6FF",
      INIT_35 => X"FF6A1E6B7F7DFEFFFFFE7DFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFF7B61C2BEC0C54648C8CA45443F3E3D3EBDBA34B0AF3031302E279FA3B35D",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFF7E7F7FFF7EFD7E7EFF5A8080008087D8FF7EFFFFFEFF",
      INIT_38 => X"FFFEFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"3B3CBE3FBEBEC34952DB6367EAE9E9696563DA51C237289F1F1F0A802DE770CA",
      INIT_3A => X"FFFFFFFFFFFEFE7EFF7FFC7DFEFF7212800180086DFFFF7D7EFEFEFF7BDFB52D",
      INIT_3B => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"4255EAFAFEFFFFFF7FFFFFFFFF7FFFFF7D7A58C2240B07800080657B747EFEFF",
      INIT_3D => X"FFFFFE7FFF7FFDFEFEFF3D0080000659FFFDFEFE7D7DFFFFBBA73034B6383332",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FDFF7FFFFFFE7F7E7F7F7E7EFEFF7FFFFF78AE0D0080002FFFFF7EFFFEFEFEFF",
      INIT_40 => X"7FFEFF7F7F7A0000800000A4FFFFFE7EFEFF5616A028AC2CAFB1D5FCFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E",
      INIT_42 => X"FDFFFFFFFFFFFFFFFFFFFF7FFEFFFFF7B700808045FFFE7EFFFF7F7FFFFFFFFF",
      INIT_43 => X"FF4B80000000000044FF7DFDFF5B0DA022251E9EDBF9FFFF7EFF7E7DFE7EFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFDFEFF7E7F",
      INIT_45 => X"64E1E063E86EFAFBFEFFFFFFFFFF3C0300C4FFFDFF7F7EFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"0080810080C3FFFF3403189B9A9BD8FFFFFF7EFCFE7DFEFDFFFFFF7FFCFBF3EA",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFEFF7F7E7EFF71888080",
      INIT_48 => X"D1D154D4DAE06CFFFFFFFFE20E00FFFF7FFF7F7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"80005DC5018C13062B66FF7F7DFFFD7EFE7EFFFFFFF263DC53515151D0CFCFD0",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7EFFFFFDFEFF5F80808000008081",
      INIT_4B => X"4B46CA50DE6BFFFFFDBA60FF7C7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"80850630FFFFFFFCFD7FFD7E7F7F6CDB4B4541C64CCE4E50D0D0D0D150D15352",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7FFEFFFF1C0000000080800080000080",
      INIT_4E => X"4C45D5EC7FFFEA7CFDFC7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"7F7E7DFC7E7FFF7FF64BB8BC43C64849CA4B4A4DCCCD4DCC4CCCCECFD0D1D4D3",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFF7F7F7EFFFB80800080808000800000000080003CFE",
      INIT_51 => X"49EBFFFFFDFC7E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"7F7F7F7EFFE0B53D434143C5C6C7C7C7C848C8C8C9C9CB4DCFD0D1505354D145",
      INIT_53 => X"FFFFFFFFFFFFFEFF7F7EFF51000000000080800080800001801FFF7FFEFFFD7E",
      INIT_54 => X"7FFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FEFF672E3BC040C1C0424444C4C4C44646C8CACACC4C505153D2D2D2CFC8517D",
      INIT_56 => X"FFFE7EFFFF7DFF40000180800182008080808080808778FF7EFE7E7FFFFF7D7E",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"2FB23CBDBE3EBF3F414042C34546C749CB4C4C4ED0D152D453534A69FFFE7F7F",
      INIT_59 => X"FFFFF21A0000800000800000808180808000005AFF7DFE7F7F7FFD7E7EFDFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"B8393ABBBD3D40C0424345C8C8CA494C4E50D152D255CFDBFFFE7E7FFFFFFFFF",
      INIT_5C => X"80808080000000808000800080808080DEFFFFFE7F7DFFFE7E7EFEFF75B4AC39",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFEFF6582",
      INIT_5E => X"3CBD3FBE4042C4C5C647C94A4C4DCED0D154D0DCFFFE7EFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"80008000000080008000000080B6FFFF7DFDFEFF7FFEFEFEFFFEBF273637B9B9",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F7EFDFF618000800000",
      INIT_61 => X"3EC042C2C5C5C8C9CACBCDCE50D14EDBFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"00008000808080000000B57DFFFEFDFEFEFD7EFEFEFFFD4C25B536B73ABC3DBC",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFDB800080008080800000",
      INIT_64 => X"4343444647C84ACBCD4FCCDAFFFD7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"0080808080010096FFFF7DFEFEFFFE7CFCFCFFFF582933B537B93A3BBD3FC1C1",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF5300008000800080008080800080",
      INIT_67 => X"C6C6C8C94B4DCBD8FFFD7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"8080018024F9FFFE7EFFFF7E7C7D7EFEFFE01E323635B83ABC3C3F3FC141C344",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFF7FFF7FFFD00000808080008080008000000080000000",
      INIT_6A => X"C94BC8D6FFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"000069FFFE7EFEFE7DFEFFFEFDFFEBA9AFB4B538B93A3CBCBE3F4142C3454647",
      INIT_6C => X"FFFFFFFFFF7F7EFEFFFF58000001000000808000008080008000808100008000",
      INIT_6D => X"FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFE7FFD7DFFFE7EFEFFFF77A1A7373537B8B93CBCBE4042C343C4C648C9C659",
      INIT_6F => X"FFFFFEFE7FFF6080000000000080008000008080008080810180808080008ADB",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FDFEFFFF7E7E7EFF7EC1A3B3B537B738B93C3D3EC1C1C2C4C5C7C2DEFF7F7FFF",
      INIT_72 => X"7EFF638080000180800080008080808080000000008080000000000048FFFF7E",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFE",
      INIT_74 => X"FE7E7DFEFFFD392134B5B4B737B93CBCC040C0424346BFE5FF7FFFFFFFFFFFFF",
      INIT_75 => X"00800000808000008000808000808081008000808080818081C4FF7FFE7EFF7E",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7E7F7DFFEA8A",
      INIT_77 => X"7EFFFFCD25B133B4B7B8BABABCBD3FC041C33DECFF7E7F7EFFFFFFFFFFFFFFFF",
      INIT_78 => X"80008000800080808080000080008001008080808080B5F5FF7DFEFE7EFDFE7D",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFBAA80000000",
      INIT_7A => X"4CA2B2B435B6B7B93A3ABEBFC043BD6DFFFF7E7DFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"000000800000808000000080800000800000801FFFFFFEFDFEFEFD7FFD7EFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF7FFF7DFF5A0000808000800000",
      INIT_7D => X"3233B53538393C3D3EBF3C7AFF7E7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"008080808000000000808080808180800368FF7F7E7F7FFF7EFEFEFFFFC8A9B1",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE7E7F7DFF7FFFFF2E01008000808001000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[16]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[17]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ena,
      I1 => addra(12),
      I2 => addra(13),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\;
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"5CFB86F9FFFFFFFFFFBF5D1066CE707399FFFFFFFFFDCDAE17DED3890E3FFFFF",
      INITP_01 => X"FFFFFFE4C7EFFD67C17D9A6FFFFFFFFCFDBF66FC1725D8EFFFFFFFFF9F9F7BB0",
      INITP_02 => X"A5E222BB4EF7FFFFFFFFB9F92FFFF963EBC59FFFFFFFFC7D19D8BFF95F73C6FF",
      INITP_03 => X"FFFFFFFFFFFB5002098FC339DFFFFFFFFFFF2E2A1AF91D7B697FFFFFFFFF9DE0",
      INITP_04 => X"DC1EFFFDBE097FCFFFFFFFFFFCEBF826FAFE3BBEFFFFFFFFFFD2F60007D6E42F",
      INITP_05 => X"F6A7FFFFFFFFFFE147FFFFDA9367FFFFFFFFFFFEE8FCC47F8DCF9FFFFFFFFFFF",
      INITP_06 => X"01E3BFE193508353F7FF67FFFFFFF46B0AEC14ACE73FFFFFFFFFFC0F2BA0002F",
      INITP_07 => X"8C4AE97FFF76FFFDF53CFA936EFC0760807FC7FF9EF38E2E2C60FCFFBF221C38",
      INITP_08 => X"9EFFEBFFFED7BF8B1BFEF80DFFC30F1FFFF3FEFF0F737CFF8784FFFEBFF9DC00",
      INITP_09 => X"45FFF86D1001373FFFFF3FFFFF7D898A8FFFFFCE203048BF4F6DDA6A5CCA0009",
      INITP_0A => X"F47C04003D00000E0004FD004803C00001E1BFD4FE8E07B800007FE9056DFF0E",
      INITP_0B => X"04DADFFFAFDFF0FFFC300138D2FD8D813842C32F49C0A39E2B59C860000778F0",
      INITP_0C => X"7FC38798597FE40F18F0004067D4BA5DA3C2BC00000609C02F4FC613A2FDFF70",
      INITP_0D => X"B63001A70FFF87000BA5BF2FFFE24508754F6C399C7A7D82FFE51FF506400027",
      INITP_0E => X"187C68B8650000041C91071FFFC71EC78E602000E15008F1FBF83800F8FC7118",
      INITP_0F => X"0E707C0000E600003C70307FF1FFFEA001871000027FC38E3C24EE73FF00E8CB",
      INIT_00 => X"3538B9BABCBC3D7EFFFE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"0080008000008080008180800027FFFFFF7FFF7FFE7EFFFF3C24AC2F32B4B534",
      INIT_02 => X"FFFFFFFFFFFFFFFFFF7F7F7EFDFEFF7F7FFF6720008080000000010000800080",
      INIT_03 => X"BAAE6AFF7EFF7EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"80008000800295CAF9FFFCFEFEFF7E7E7FFF6C281DABADA62C30B13334363538",
      INIT_05 => X"FFFFFFFF7FFF7FFEFF7F7FFF0AB8FFFFF5CE1583800000818080008080008000",
      INIT_06 => X"FEFE7EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"C1E1F3FFFF7E7DFD7DFDFDFFFF5FA39DAB2918D62FA530B0333335B6B8297FFE",
      INIT_08 => X"FFFFFEFEFF7EFEFF58003CF8FFFFF3E4BAAC08808080800080000000000095AB",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"7F7F7D7E7FFFFF7131131F27A0175EFF6C2BA4AFB0B1B3B5AFBCFFFE7F7D7F7F",
      INIT_0B => X"7EFE7DFEFFBD008F53FCFFFFFFFF7266DFD6CAC5C147CF596366FBFFFFFF7F7F",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7F",
      INIT_0D => X"FFFFC99A1220A31B1950FFFEFF6B20282E30B0B32CDEFF7EFF7EFE7FFFFFFFFF",
      INIT_0E => X"FFFF9309082967FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFEFF7EFD7EFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFEFEFE7D",
      INIT_10 => X"1F1C1420FCFFFFFEFDFF6DA9A9AF2F2ABAFEFFFEFFFF7FFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"0B0D009DDE727EFF7FFF7E7FFDFEFEFDFEFE7EFE7DFEFDFFFFFF79EB450A091B",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE7FFFFF7E7DFDFF7FA5",
      INIT_13 => X"FFFD7EFE7FFFFFD9222D2E9F5DFFFFFEFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"068CBB6879FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0D99C890996999894083F7B",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7DFD7F7FFF7E7DFDF0FF99039690",
      INIT_16 => X"FDFFCE1527A99F3DFF7D7E7FFF7E7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"891523B75666EFEFEFEFEB5AC5AD9B900302101795948F062D6EFFFFFEFF7D7D",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFDFE7FFE7D7EFFE7C0FFD7840816970A01",
      INIT_19 => X"A6A7A2ECFF7EFD7FFFFEFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"0F1093931494118F0E8C0B8F141594930B00A7D67DFF7DFE7E7F7DFEFFD71525",
      INIT_1B => X"FFFFFFFFFFFFFFFFFF7F7FFFFF7F7FFFFE7EFFD0B5FF6F4500008E93130F8B0C",
      INIT_1C => X"7E7D7EFF7FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"9313151516961592100A02143A5FFFFF7F7DFE7E7FFEFFFFC19322A3A30DDFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF2A0C70FFF2D42C930308111193139493",
      INIT_1F => X"FFFF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"06070B11192FD3EBFFFF7FFEFD7E7E7D7FFFF136109D1F22953EFF7F7D7D7F7F",
      INIT_21 => X"FFFFFFFFFFFFFFFFFF7FFE7FF89D8A5BFFFFFFEAD1BD1A170D0A060504850706",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFF7FFEFE7DFE7F7FFF78D90D0E9E9C1E1432FDFF7DFDFDFEFEFFFFFF7F",
      INIT_24 => X"FFFFFFFFFFFFFFFFFF7A14003E69FFFFFFFFFFFFE75643BEBE3C3D3EBD45D9F8",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"7E7E7EFEFFFFFFEA20049698181C11177FFF7EFD7E7D7FFEFEFF7FFFFFFFFFFF",
      INIT_27 => X"FFFF7F7E7FFFE80F0585537EFFFF7EFEFFFFFFFFFFFFFFFFFFFFFFFF7EFEFD7E",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"F4588E020F949516180FAA7EFF7EFDFE7FFF7FFEFEFF7EFEFFFFFFFFFFFFFFFF",
      INIT_2A => X"7E7FFF7A918E0803BB6DFFFF7F7FFDFD7F7EFFFFFF7FFDFFFFFDFE7DFD7FFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E",
      INIT_2C => X"1617941300B07DFFFD7DFDFFFF7F7FFEFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"F29B06128C9026C7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF592B13119093",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFE7EFF7CFF",
      INIT_2F => X"52FFFF7EFC7EFFFF7FFEFEFE7FFF7EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"93958E0A8613B13E53E3F2FC7D7E7D75E5D43FB49789070F1515941394150E8A",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFE7DFEFFFFB008",
      INIT_32 => X"7D7DFFFFFFFEFE7EFFFF7EFEFFFFFFFFFFFFFFFFFF7FFFFFFF7F7FFFFFFFFFFF",
      INIT_33 => X"941009070F93179E9E9F9F98940F080A8F139495141494150F0121DFFFFF7F7E",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7DFDFEFEFFFEFFFDD20B051693",
      INIT_35 => X"FEFEFD7E7F7E7EFFFFFFFFFF7F7FFF7FFFFF7FFFFF7F7FFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"1494139292931293941415151695141495168F0AA3CAFFFFFF7F7EFEFEFEFFFE",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFDFEFF7FFFFE7EFFFFF4BF8E0815171796",
      INIT_38 => X"7FFEFE7F7F7F7F7FFFFF7FFF7FFEFDFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"9594931514121696159415138D0091BAFFFFFFFDFFFFFFFEFF7FFE7E7E7F7E7E",
      INIT_3A => X"7EFF7FFFFEFFFFFF7EFFFF7FFFFF7F7F7F7F7EFEFFFF622F0007921495139493",
      INIT_3B => X"7F7FFFFFFFFFFFFFFF7EFC7E7E7EFEFEFEFFFFFFFE7EFFFEFE7E7E7E7E7E7E7E",
      INIT_3C => X"94949392108B0B102E6BFFFFFF7F7C7EFEFFFF7FFFFDFF7F7F7F7F7F7FFFFFFE",
      INIT_3D => X"FEFEFFFEFEFF7F7FFFFFFFFF7F7FFF7EFF7EFFFFFF4D19900B10919392939313",
      INIT_3E => X"7F7F7F7F7F7F7E7FFF7FFFFFFF7FFF7F7E7D7E7EFEFEFEFEFEFEFEFEFEFFFFFE",
      INIT_3F => X"AE526877FFFFFE7DFF7FFEFFFE7FFF7FFE7EFF7F7FFFFF7F7FFDFD7EFF7F7F7F",
      INIT_40 => X"FFFFFF7E7F7FFEFEFEFE7F7E7F7FFD7DFFFFFEF1DE419804000000000000010A",
      INIT_41 => X"7F7F7FFF7FFFFEFF7EFFFEFEFF7FFF7FFFFF7F7F7FFFFFFF7FFF7FFFFE7E7EFF",
      INIT_42 => X"FEFEFEFE7D7D7FFE7E7EFE7EFF7F7EFEFE7EFD7F7FFDFFFF7F7F7F7F7F7F7F7F",
      INIT_43 => X"FFFFFEFEFFFFFFFE7FFFFF7EFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"7EFD7EFF7F7F7EFE7F7F7FFFFF7F7F7FFFFF7F7F7FFFFF7F7F7F7F7FFFFE7D7E",
      INIT_45 => X"FDFE7E7DFEFD7EFEFFFF7FFF7E7E7DFE7EFEFF7F7EFEFEFEFFFFFEFEFDFDFD7F",
      INIT_46 => X"FEFEFEFE7F7E7F7EFE7F7F7EFEFEFFFD7EFFFEFEFEFF7E7F7E7F7FFE7EFE7FFF",
      INIT_47 => X"7EFE7EFF7EFE7F7FFFFFFFFFFFFF7F7FFFFFFFFFFFFF7E7EFE7D7E7EFEFF7EFE",
      INIT_48 => X"FE7EFFFF7F7F7E7E7DFCFC7EFDFEFE7FFEFEFEFEFEFEFEFEFE7EFF7E7EFE7D7E",
      INIT_49 => X"FEFEFEFFFF7E7E7FFF7FFF7EFDFF7EFC7EFF7E7F7F7F7FFFFF7F7EFFFEFF7EFE",
      INIT_4A => X"7E7E7EFE7D7D7D7D7DFE7E7EFEFE7D7EFEFD7D7D7E7E7F7FFE7EFFFFFEFEFFFF",
      INIT_4B => X"FEFFFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D7F7EFD7D7E",
      INIT_4C => X"FFFFFFFFFFFFFFFFFD7DFEFDFDFF7DFEFEFF7F7FFEFF7E7F7FFFFFFF7F7EFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7D7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"70EDEE6D6E6D6D6E6DEE6E6EEEEEEEED6E6EED6EED6EFF7F7F7EFFFFFFFFFFFF",
      INIT_4F => X"71F1F16DFBFE7E7FFFFFFFFFFFFFFFFFFFFF7FFF6B53595265FFFDFEFEFFFD7F",
      INIT_50 => X"EAEA6A6AEAEAEA6AEAEA6A7EFEFE75EF71F17171F1F17171717172F1F171F271",
      INIT_51 => X"4946484947464747484848474848474944C6FFFEFE7FEB69EA6AEA6AEA6AEA6A",
      INIT_52 => X"F2FFFEF0EC6F707070F170EF6FF06F755C464A435DFFFEFE7FFF7EFFD84148C7",
      INIT_53 => X"464747474848C6FAFFFFEC41C847474747C748C74747C848C84848474746C637",
      INIT_54 => X"4ACC4D4D4D494748494747494349FFFEFE7F4844474746484847484847474847",
      INIT_55 => X"3A4345454445464444454543494E4E47E07FFFFF7EFFFEFF763F494949484848",
      INIT_56 => X"4C4BCAFAFFFF7ECF414747454746464847474346464546444B4F503EF3FFFF64",
      INIT_57 => X"CDDEDD5C5D5D5C5D59DAFF7E7FFF504B4FCD4E4C4C4C4B4B4B4B4B4B4C4C4B4C",
      INIT_58 => X"4243444242434242484ECB44DEFF7FFF7F7FFE7E7EE4D95D5DDDDCDD5E4B4C4E",
      INIT_59 => X"FF7FFFEBDE62E36262E5E9E969E5E2E262616163574C4E3CF3FFFFFF3A3F4443",
      INIT_5A => X"FF7FFFFFFFFFFD7E7CFF484ACCCE4B544ECD4BCCCB4A4DCFD0CF4C4DCE4E4E7A",
      INIT_5B => X"6867666A5C48CC435DFFFEFE7FFFFE7FFEFFFF7F7FFF7FFF79C64A4ACEFDFFFF",
      INIT_5C => X"7F7FFFFF7F67C84FC85EFF7F7F7FFFFFE2464C3C73FFFFFFE866EAE867E7E767",
      INIT_5D => X"FF7F7D7E7DFF61414DCA4855FE7DFCFD7CFC7DFD7D7DFD7DFDFD7DFEFEFD7F7F",
      INIT_5E => X"EC43CA40E0FFFFFFFFFF7D7FFEFE7F7FFE7FFFFF75C4C949C978FEFDFFFFFEFF",
      INIT_5F => X"50D2474B4849D24F4FCE495BE6454B3BF3FFFE7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"7EFF7F583E4A493F65FFFD7EFFFFFFFFFEFEFFFFFFFF7F7EFDFEF9CF4E4ECD4E",
      INIT_61 => X"D7E965E662F5FFFDFEFE7E7F7EFFFEFF7542484849F8FFFFF8F8F8F67CFD7F7E",
      INIT_62 => X"434242404647415769424A38F2FFFF78E26866E66665E6E666E565695A43C943",
      INIT_63 => X"4842CB48BEEAFFFD7F7E7FFFFFFEFF7F7F7EFE7F7FFFF8C74747454142424242",
      INIT_64 => X"3464FF7D7DFE7DFEFDFEFEFFF5C0484748F7FFFFC0BDC33761FF7FFFFF7F7FFF",
      INIT_65 => X"434841D6E7424A36F2FFFFF0364140403F3F403F4040404043C7494945423E40",
      INIT_66 => X"443DFAFF7E7EFE7EFEFE7E7EFEFE7EFD7EFF7846454646CCCBCAC8C8C9C9CACD",
      INIT_67 => X"7F7FFFFFFFFFFFFFF5C0464648F8FFFF4042463A64FF7E7FFD7FFDFFF7BF4648",
      INIT_68 => X"E73F483672FFFF713C4547453F3D3F3F3E3F3D3E3F3F3D3E404448463EE7FFFE",
      INIT_69 => X"FF7EFE7E7EFEFDFE7FFF7EFE7EFFF7C545424AFFFFFFFFFFFFFFFFFF364740D5",
      INIT_6A => X"7FFFFFFFF8BF47454878FFFF413E473962FFFD7F7DFCFBFDFFFA3743C741BFFA",
      INIT_6B => X"F2FFFFF13DC54346685F60DF5FDFDE5F60615D5EE44F43483CE6FFFCFDFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFF7FFF7844454148DF4D515051D2D2D2553E453FD4E73E4634",
      INIT_6D => X"3AC0C14043F7FFFF3D3EC437E2FFFFFDFE7DFFFFFFFF6B4245443EFAFFFFFFFF",
      INIT_6E => X"39443EC2FFFFFFFFFFFFFFFFFFFFFFFFFF523F4338E6FFFF4932383838373739",
      INIT_6F => X"C1414036FFFFF8C3413E4B68333C3C3C3C3C3C3C44433B52E73D433071FFFFF0",
      INIT_70 => X"44F8FFFF3C3D433660FF7F7F7EFFC7BCC1C1C6C344C44042C14141C0C040C1C0",
      INIT_71 => X"FF7DFE7EFEFFFE7E7FFEFEFEFF4F3E433866FFFFE93241414140414042404140",
      INIT_72 => X"FFFF77C2413EC67B34393DBCBB3CBCBC41423B53E73B413171FFFF7038433EC2",
      INIT_73 => X"BB3B4335E0FFFE7FFFFFDD2F403F40C14342403F3F3F3D3E3E3E3F3F3E3F3F32",
      INIT_74 => X"FFFFFFFFFFFFFFFFFF4E3B413665FFFEFB4CBDC040C0C0C0C2BE403E4278FFFF",
      INIT_75 => X"3F3EC37DF27372F2F2F1F3753342384FE439C03071FFFFEE33403CC2FFFFFFFF",
      INIT_76 => X"60FFFE7F7E7E79C0373A3A3F4141BE3B3A3A39393938383938393A2D7EFF76BF",
      INIT_77 => X"75F6F6F6FB4F3C3F3464FF7C7DFE7BFBFB7B7BFDF13A3E3EC177FFFFB93A4033",
      INIT_78 => X"FFFFFFFFFFFFFFFF2E42364EE439402C71FFFFF5AE393DC17FF7767675F6F676",
      INIT_79 => X"7CFCFF67D055D23C3F40BD51D4D454D353D252D2D2D353CB7FFF78B4393CC57F",
      INIT_7A => X"2E39BF3F3264FFFD7DFDFF7FFFFFFFFF73B63D39BF77FFFFB8383F325FFFFFFF",
      INIT_7B => X"272628283F4037D0E3363E2AF1FF7DFF7FC035392C2F2E2D2C2D2B2C2C2D2E2E",
      INIT_7C => X"FFFF78393D3CB878FFFFFFFFFFFFFFFFFFFFFFFFFE7CFFFF3F36362929252726",
      INIT_7D => X"2C62FF7E7E7FFEFFFFFEFFFFF1B33C383EF7FFFF38373D2F5FFF7FFF7E7FFEFF",
      INIT_7E => X"34332CC8E433BD29F0FF7F7D7F7F432836373736373736373837373635363637",
      INIT_7F => X"3B3CB874FFFF7FFFFF7FFEFE7F7F7FFEFF7F7CFE7BC7273234363C3E3C3A3434",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[16]\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[17]\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => ena,
      I2 => addra(13),
      O => \^device_7series.no_bmm_info.sp.simple_prim36.ram_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \douta[23]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"15B50035003B002C505F7FFF7E7F7E7E7EFD7DFE7E7F7CFF7E7E7FFF66F40838",
      INIT_01 => X"7CFF7F7E7F7F7CFF7DFF7FFE7F7E7FFF64F1053300B90037123D6A767FFF7FFF",
      INIT_02 => X"2DCD2A4F2A4C2ACC2B502AD02CCF29CD2E502ED22E522FD1254160EA7FFF7D7F",
      INIT_03 => X"3E5C0032003B002866F07FFF7EFE7E7C7F7F7FFF7FFF566628482ACB294F2A50",
      INIT_04 => X"7FFF7FFF5EEB36593CDE22C9003601BA003515C33F5A3C5939DC3CDB34D051E2",
      INIT_05 => X"7FFF7FFE7EFE7FFF7FFE7F7F7E7F7DFF7FFF7FFD7F7D7FFE7F7F7E7F7DFF7D7E",
      INIT_06 => X"4FDD7FFF7EFF7F7E7FFF7DFF7CFF7D7E7E7E7FFF69F409380038003A09B46F73",
      INIT_07 => X"7F7F7FFE7FFE7FFF687107B00037003712BC6BF77FFF7FFF16B500330039002B",
      INIT_08 => X"54DF59E756606B734D59465747D651587CFF7CFD7EFD7D7D7DFF7FFE7FFD7E7F",
      INIT_09 => X"66707FFF7F7E7DFD7DFF54DF4BD74F5B4DD5797B67F353E6596351DE71F67277",
      INIT_0A => X"4FDA4BDC003202380031304D78F94856465C42D472757FFF37D2003100390025",
      INIT_0B => X"7FFE7FFE7EFF7D7F7E7F7F7E7EFE7EFF7F7F7EFF7CFF7CFF7FFF5E64485A455A",
      INIT_0C => X"7FFF7F7E7EFF7E7F7F7E7FFF697308B5003800390A346EF37FFF7EFE7D7F7F7F",
      INIT_0D => X"6971082F0037003512396DF67FFF7FFF13B3003100B800294FDD7FFF7CFD7EFE",
      INIT_0E => X"0FAD00240026001D79FA7FFF7DFD7D7E7E7D7F7D7F7E7EFE7EFE7F7E7E7E7FFF",
      INIT_0F => X"737606AA0025002022B97FFF1530002B002B0AAA797C47D40023022E03226E71",
      INIT_10 => X"002E33CB6FF1001F0026001746557FFF36D3003000370022676F7FFF7CFE7FFF",
      INIT_11 => X"7DFF7F7E7D7F7DFF7FFE7F7E7DFF7FFF666C04250027001E3BCC52D9002D01B7",
      INIT_12 => X"7FFD7FFF69F308B3003700360A336EF37FFF7FFE7E7F7F7F7FFE7FFF7FFE7DFF",
      INIT_13 => X"13B974FB7FFF7FFF173400300034002754607FFF7EFF7DFD7FFE7FFE7FFE7FFF",
      INIT_14 => X"57687FFF7DFE7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF6EF506AE00350033",
      INIT_15 => X"48D87FFF001E0031002E27C57FFF2443002F00340DAF7EFC2FCE002C01B70028",
      INIT_16 => X"00350033213C7FFF38D2002C0036002166EF7FFF7CFE7FFF5F69052E00370026",
      INIT_17 => X"7FFD7FFD7F7F7FFF3F54002600360027797C5059002D0035002E31C97FFF18B2",
      INIT_18 => X"003400340B3073F77FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7D7F7EFF",
      INIT_19 => X"0D3100300133002B304949D87CFE7FFE7F7E7FFE7F7F7DFF7D7D7FFF67F204AC",
      INIT_1A => X"4550495E47DD475E495D4ADC495D4BDF3F5503AE003300320CB442D94ADD4FE1",
      INIT_1B => X"00294B5E686E0024003400293CD57FFF5A6000220033003016B578FA7FFF6EF1",
      INIT_1C => X"42D4002A0034001D67EF7FFF7D7F7FFF223A002B0032012C6D735E66002502B2",
      INIT_1D => X"0E310031002C19337FFF595F00250032002D24C375F65AE70026003300AB5361",
      INIT_1E => X"26C1243F24C023C02341234123C0253F26C01BB367EB7FFF7F7E7F7E7F7F7FFF",
      INIT_1F => X"002C00127DFD7FFF7F7F7FFE7F7F7E7F7D7E7D7F797A2EC301AA002F06312143",
      INIT_20 => X"00270025002700270028013101B000B0002F0028002700250030003103300132",
      INIT_21 => X"003500245B627FFF6E7312B30032003009266F747FFF6F7201A0002200280027",
      INIT_22 => X"6A6D7FFF7FFF7FFF0BA7002E002D18347FFF49560028003301A16DF14D5E0022",
      INIT_23 => X"7FFF7FFF3FD00020002D002C1AAB7FFF0022002F002733C94A55001D0032001B",
      INIT_24 => X"002C002B002B002C002D00195C637FFF7E7F7F7F7FFF5AE200260034002B41D4",
      INIT_25 => X"7FFF7FFE7FFF7F7F7DFD7E7E7EFF7FFF47D900200027002E002B002B002C002C",
      INIT_26 => X"002500240024002600250025002500250025002600240025002600127DFE7E7F",
      INIT_27 => X"7FFF2F42001F002800184B557FFF7FFF4050001D002500260026002500260026",
      INIT_28 => X"00180026001B3D4D767708A10022002021BA7FFF1EB200210023001C787C7FFF",
      INIT_29 => X"0FAB002210A97FFF2CBE001E0029001B7FFF646A11AB000D636D7FFF7FFF65E9",
      INIT_2A => X"002700135B627FFF7F7E7FFF7F7F2436001E0026122C7AF97DFF7D7F7FFF6AF0",
      INIT_2B => X"7EFE7EFE7DFE7D7D7FFF78FA263B001F00260026002500250025002500260026",
      INIT_2C => X"485548D54854485447D54654495449D54855424C7C7E7FFE7FFE7FFE7FFE7EFF",
      INIT_2D => X"485560677FFF7FFF6E7448CF495448D44854495447D447D549554954495448D4",
      INIT_2E => X"77F94ED54FDC4D5864ED7FFF56DD4EDA505950D77FFF7E7E7FFF66EB48534D58",
      INIT_2F => X"62EA283C23C11F3857E17FFF74764CD270F27F7F7EFF74F6555F5A6558DE73F6",
      INIT_30 => X"7F7F7F7F75F62D3F263C1FB844D07FFF7E7F7DFD7FFD7FFF6B7135452EBC7F7F",
      INIT_31 => X"7EFC7FFF78795056465146534452445246D246D3445343D344D43ECA6F717FFF",
      INIT_32 => X"7FFF7FFF7FFF7FFF7FFF7FFF7D7F7F7E7FFF7FFF7FFE7EFE7F7F7D7C7DFF7CFD",
      INIT_33 => X"7EFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_34 => X"7FFF7AFE7FFF7FFF7FFF7FFF7DFE7E7E7DFD7FFF7FFF7FFF7FFF7FFF7E7E7C7E",
      INIT_35 => X"7AFC7F7D7FFF7FFF7FFE7B7E7AFE7EFF7FFF7FFF7FFF7F7F7F7F7FFF7FFF7FFF",
      INIT_36 => X"7FFF7FFF7E7F7E7F7DFC7F7D79FE7C7E7FFF7FFF7D7F7DFF7FFF7FFF7EFF7DFF",
      INIT_37 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7EFE7EFE7DFE7B7E7C7F",
      INIT_38 => X"7F7F7DFF7D7F7F7F7FFF7FFF7FFF7EFF7E7E7EFE7E7E7EFE7CFD7CFD7FFF7FFF",
      INIT_39 => X"7EFF7F7E7F7E7F7F7F7E7F7E7F7E7F7E7F7E7F7E7F7E7F7E7F7F7E7E7F7E7FFE",
      INIT_3A => X"7EFE7EFF7F7E7F7F7EFE7DFF7CFF7EFF7F7E7FFD7E7F7E7F7FFF7F7F7F7F7DFF",
      INIT_3B => X"7F7E7EFE7E7D7F7C7F7F7FFF7DFF7CFF7F7F7F7D7F7D7F7E7F7F7DFF7EFE7FFE",
      INIT_3C => X"7FFF7FFE7C7E7DFF7E7F7EFF7FFF7CFF7F7F7FFF7FFF7FFF7FFE7FFD7FFD7F7E",
      INIT_3D => X"7F7F7F7E7F7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7EFF7EFF7FFF7FFF7FFF7DFF",
      INIT_3E => X"7FFF7FFF7FFF7F7F7F7F7F7F7F7F7FFF7DFF7D7F7DFF7D7F7E7F7F7F7EFF7F7F",
      INIT_3F => X"7FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFF7E7F7F7F7F7F7FFE7F7F7E7F7FFE",
      INIT_40 => X"7FFF7F7E7DFE7EFF7FFE7DFE7FFF7FFF7FFE7FFD7F7E7EFF7F7F7F7F7EFE7FFE",
      INIT_41 => X"7E7F7F7F7E7E7F7E7E7F7EFE7FFE7FFF7FFD7FFF7FFE7FFE7E7F7EFF7FFF7F7F",
      INIT_42 => X"7E7F7E7E7F7E7CFF7E7F7F7E7F7E7EFF7EFE7EFF7FFD7EFF7CFF7E7F7FFD7FFD",
      INIT_43 => X"7EFF7FFF7E7F7E7F7F7F7FFF7FFF7EFF7DFF7F7E7FFF7EFF7D7F7D7F7FFE7FFE",
      INIT_44 => X"7FFF7FFF7FFF7FFF7DFF7DFF7EFE7EFE7FFE7FFE7FFF7EFF7EFF7F7F7EFF7EFF",
      INIT_45 => X"7FFF7FFF7FFF7FFF7FFF7E7F7CFF7EFF7FFF7F7F7DFF7EFF7FFF7FFF7FFF7FFF",
      INIT_46 => X"7F7E7C7F7D7F7DFF7F7E7FFD7F7E7FFF7F7F7CFF7E7F7FFF7FFF7FFF7FFF7FFF",
      INIT_47 => X"7E7F7F7F7EFF7EFF7FFE7EFF7F7F7EFF7D7F7CFF7E7F7CFF7EFF7FFD7FFF7F7F",
      INIT_48 => X"7E7F7F7F7FFE7D7F7D7F7EFF7FFF7E7F7BFF7CFF7F7F7FFF7DFF7D7F7E7F7FFF",
      INIT_49 => X"7F7F7FFF7FFF7DFF7BFF7F7F7F7E7DFF7D7F7CFF7FFF7FFE7FFE7FFD7FFF7EFF",
      INIT_4A => X"7DFF7EFF7FFE7FFD7FFE7FFE7EFE7E7F7F7F7EFF7EFF7EFF7F7F7FFF7EFF7E7F",
      INIT_4B => X"7FFE7FFE7C7F7CFF7FFE7EFF7C7F7EFF7FFF7FFF7F7F7F7F7F7F7FFF7FFF7FFF",
      INIT_4C => X"7E7F7EFF7DFF7EFF7F7F7CFF7E7F7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_4D => X"7FFF7E7F7F7F7DFF7C7F7C7F7F7F7E7F7F7E7FFF7E7F7D7E7FFE7EFE7E7E7BFF",
      INIT_4E => X"7DFE7FFE7E7F7F7F7F7F7F7F7E7F7FFF7F7D7F7F7CFF7E7F7FFE7F7F7EFF7D7F",
      INIT_4F => X"7EFF7EFF7F7F7F7E7EFF7E7F7DFF7FFE7F7E7F7E7F7E7E7F7FFF7F7E7FFD7DFF",
      INIT_50 => X"7E7F7F7E7F7F7F7F7F7F7F7E7FFE7FFE7F7E7E7F7F7F7F7F7EFF7F7F7FFE7F7E",
      INIT_51 => X"7FFE7F7E7F7F7F7E7FFF7FFF7E7F7EFF7EFF7FFF7FFF7FFE7F7E7FFE7F7E7DFF",
      INIT_52 => X"7F7E7F7F7F7F7FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFE7FFF7FFE7DFF7DFF",
      INIT_53 => X"7EFF7F7F7FFD7F7E7FFE7FFF7E7F7DFF7FFE7F7D7F7D7F7E7FFF7EFF7BFF7D7F",
      INIT_54 => X"7FFE7F7E7E7F7E7F7FFE7F7E7F7F7F7E7FFD7FFE7F7F7C7F7F7E7F7D7F7E7DFF",
      INIT_55 => X"7F7F7F7F7EFF7E7F7E7F7EFF7EFE7EFF7FFE7E7F7F7F7E7F7EFF7FFE7F7E7FFE",
      INIT_56 => X"7E7F7EFF7FFE7FFE7F7F7CFF7F7F7F7F7E7F7EFF7FFE7FFD7FFF7C7F7CFE7FFE",
      INIT_57 => X"7FFF7FFF7EFF7E7F7EFF7FFF7FFF7FFF7FFE7FFE7EFF7DFF7EFF7FFF7FFF7FFF",
      INIT_58 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_59 => X"7FFF7FFF7FFF7F7F7FFF7FFF7FFF7FFF7FFF7F7F7F7F7F7F7FFF7FFF7FFF7FFF",
      INIT_5A => X"7FFF7FFF7FFF7FFF7FFE7FFF7FFF7F7F7FFF7FFF7FFF7F7F7FFF7FFF7FFF7FFF",
      INIT_5B => X"7F7F7FFF7FFF7FFF7FFF7FFF7F7F7F7F7FFF7FFF7FFF7FFF7FFF7FFF7FFF7F7F",
      INIT_5C => X"7FFF7F7F7F7F7F7F7FFF7FFF7FFF7FFF7FFF7F7F7F7F7FFF7FFF7FFF7FFF7F7F",
      INIT_5D => X"7F7F7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_5E => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_5F => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_60 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_61 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_62 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_63 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_64 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_65 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_66 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_67 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_68 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_69 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_6A => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_6B => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_6C => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_6D => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_6E => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_6F => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_70 => X"7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF7FFF",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => addra(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 16) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 16),
      DOADO(15) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_37\,
      DOADO(14 downto 0) => \douta[23]\(14 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 2),
      DOPADOP(1) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_87\,
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    \douta[23]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_02 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_03 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_05 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_06 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_07 => X"3F3E3F3E3F3F3F3F3F3F3E3D3E3F3F3F3E3F3F3F3F3F3F3F3F3F3E3F3F3F3F3F",
      INIT_08 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3E3F3F3F3E3F3F3F3F3E3E3F3F",
      INIT_09 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F",
      INIT_0B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3E3F3F3F3E3F3E3F",
      INIT_0C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0D => X"3F3F3F3F3F3F3F3F3F3F3F3E3F3F3E3E3E3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F",
      INIT_0E => X"3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F3F3F3E3E3F3F3F3F3E3F3F3F3F3F3F3E3F",
      INIT_0F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_10 => X"3D393A3C3F3F3F3F3F3F3E3F3F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_11 => X"3F3F3F3F3F3E3F3F3E3E3E3F3F3E3E3F3F3F3F3D3B373B3D3D3D3E3F3F3E3E3E",
      INIT_12 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_13 => X"2F373D3F3F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_14 => X"3F3D3E3F3F3E3F3F3F3F3F3F3C362D222B3D3C3D3D3E3E3F3F3E3D3E3E3E3926",
      INIT_15 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_16 => X"3F3F3E3E3F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_17 => X"3F3F3F3E3F3F3E371A24373D3D3C3C3D3D3D3E3E3E3E3D3E3D3C3D3F3B322133",
      INIT_18 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F",
      INIT_19 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1A => X"3C2B2322393D3B3A3B3C3B3D3D3D3D3E3E3E3E3F3E3D3D3E3D3F3F2F28373F3F",
      INIT_1B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F",
      INIT_1C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1D => X"3A3937363A3C3A3B3A3A3B3B3C3C3B3B39393B3C3C3C3D3F352B2F3C3F3E3E3E",
      INIT_1E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3F3F3F3227272838",
      INIT_1F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_20 => X"3738393B3D3E3E3E3E3E3E3E3E3E3C3A393938393F3D2F2E353F3F3F3F3F3F3F",
      INIT_21 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3F3F3C2924292B393737373737",
      INIT_22 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_23 => X"3F3F3E3F3E3F3F3F3F3F3F3F3F3F3B39353B39352D363F3F3F3E3F3F3E3E3D3F",
      INIT_24 => X"3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3625262C2A373636333334383C3F3F3F",
      INIT_25 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_26 => X"3E3F3F3F3F3F3F3F3E3E3F3F3F3A3A34342E363F3F3D3F3F3F3F3E3F3F3F3F3F",
      INIT_27 => X"3F3F3F3F3F3F3E3E3F3F3F381B282D283434302F343B3F3F3F3F3E3F3F3F3F3F",
      INIT_28 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_29 => X"3F3F3F3F3F3F3F3E3F3F3F3F2E3030373F3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2A => X"3F3F3E3E3F3F381B2A2A2830332A2F3A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2C => X"3D3D3D3F3F3F3E3F3F3A2C29373F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2D => X"3F3718292A292C2E2C3B3F3F3F3F3E3E3F3E3F3F3F3F3F3E3D3D3B3B3A3A3B3C",
      INIT_2E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F3E3F3F3F3E",
      INIT_2F => X"31363F3F3F3F3D3324373F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_30 => X"2A2823303E3F3E3F3F3F3F3F3F3F3F3F3B3536373838393A3A3939393A383735",
      INIT_31 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3D3D3F3F3F3F3D252528",
      INIT_32 => X"333A3F3F381F343F3D3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_33 => X"3F3F3F3E3F3E3E3F3E37343336383838383B3B3B3A3A39393A3A3A3A39373535",
      INIT_34 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3D3D3F3F3E3F26222A2A2724373F",
      INIT_35 => X"3F3B213A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_36 => X"3E3F3E3730323336383A39393737363535363536363636383A3B3B3934333237",
      INIT_37 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3F321C292A2621353F3E3D3E3E3E",
      INIT_38 => X"3F3F3F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_39 => X"353638383534343434363839393A3A3A3939383632323637393E372C333B372B",
      INIT_3A => X"3F3F3F3F3F3F3F3F3E3F3F3F3E3F3D21242825203C3F3F3F3E3D3F3F3E362D2D",
      INIT_3B => X"3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3C => X"30343C3E3E3F3F3F3F3F3F3F3F3F3F3F3E3E3B342E2D3A3C372A3A3F3B3E3F3F",
      INIT_3D => X"3F3F3F3F3E3F3F3E3D3F2A21272724373F3E3E3F3F3E3F3F2B2A32343436332F",
      INIT_3E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3F => X"3F3F3F3F3F3F3F3E3E3E3F3F3F3F3F3F3F3F312D323A2F333F3E3D3F3F3F3F3F",
      INIT_40 => X"3E3F3F3E3F3E1B24272921253F3E3F3F3F3F34212F3433322F2B353F3F3F3E3F",
      INIT_41 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_42 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D362E3531373F3E3F3F3F3F3F3F3F3F3F",
      INIT_43 => X"3F2F202627272720303F3D3D3F33252F30302B283A3E3F3F3F3F3F3F3F3F3E3F",
      INIT_44 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F",
      INIT_45 => X"2D2A292A2C30383C3E3F3F3F3F3F34322E353F3F3E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_46 => X"272625271E313F3F2B22302F2B26343F3F3F3F3F3E3E3F3E3F3F3F3F3D3B342F",
      INIT_47 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3C182425",
      INIT_48 => X"14121313181F2D3B3F3F3F3A2D233F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_49 => X"27203831222C2C2529383F3F3E3E3F3F3D3E3F3F3F362E26201E1B1B18171515",
      INIT_4A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F3F361C252625262626",
      INIT_4B => X"0907060B1A2B3B3F3F28393F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_4C => X"292B222B3F3F3E3E3F3E3E3F3F3E34291D1715161818171715141211100D0A09",
      INIT_4D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F3F222225252627272628282424",
      INIT_4E => X"0706172A3E3F3A3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_4F => X"3F3E3F3F3F3E3E3F3A22131316161616161615151312100E0D0C090809090907",
      INIT_50 => X"3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F13242524262727262728282828212E3F",
      INIT_51 => X"11293C3E3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_52 => X"3F3E3F3F3F2D111213131413131211100F0E0C0B090809080707090B0A090505",
      INIT_53 => X"3F3F3F3F3F3F3F3F3E3F3F311A2424242424252527282727262A3F3E3E3D3F3F",
      INIT_54 => X"3F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_55 => X"3F3F310E0F1010100F0F0F0E0C0A090807070807080808090A09090A08061C3D",
      INIT_56 => X"3F3F3F3E3E3F3F291E242324232325262627282928213C3F3D3E3F3E3E3F3F3F",
      INIT_57 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_58 => X"0D090B0B0B0A0A0909090808080807080708090908080807090908263F3F3F3F",
      INIT_59 => X"3F3F3B2122232324242526272725272827271D323F3F3F3F3E3F3F3F3F3F3F3E",
      INIT_5A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E",
      INIT_5B => X"070707070809090A0A0908080708080908080909080708183F3F3F3F3F3F3F3F",
      INIT_5C => X"2323232325242425262627272829261D363F3F3F3F3F3E3F3F3F3E3F39100308",
      INIT_5D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3618",
      INIT_5E => X"070708090A0909080808070808080809090A09153F3F3E3E3F3F3F3F3F3F3F3F",
      INIT_5F => X"24242425252627272728292B1F2B3F3F3F3F3E3F3E3E3E3E3F3F160206060405",
      INIT_60 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F341523232323",
      INIT_61 => X"090909080808070707080808090909163F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_62 => X"262626272728282928202A3E3F3D3E3F3E3F3F3E3E3F3D1E0105060606050608",
      INIT_63 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F34152322232323242424",
      INIT_64 => X"0909090808080808080808163F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_65 => X"26272928282B22213D3F3F3E3F3F3E3E3F3E3F3F250606070505050607080908",
      INIT_66 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3416232122222323242425252626",
      INIT_67 => X"08080808080808163F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_68 => X"28292B24203F3F3E3D3D3E3F3F3F3F3E3F2D0005050506060507080809090809",
      INIT_69 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F321723202222222324242525262625262929",
      INIT_6A => X"080707173F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6B => X"271F3B3F3D3E3F3F3F3F3F3F3F3F320703050505050606070809090808090808",
      INIT_6C => X"3F3F3F3F3F3F3F3F3F3F3517222121222223232425252526272726262929282A",
      INIT_6D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6E => X"3F3F3F3F3F3F3E3F3F3F3F3A0301050505050507080808090809080808070719",
      INIT_6F => X"3F3F3F3F3F3F341523202121222223242425252527272627282929292A292233",
      INIT_70 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_71 => X"3E3F3E3E3E3E3F3F3D1700070506050606070708090908080807061E3F3E3F3F",
      INIT_72 => X"3F3F34132121222122222323242424252627272727282A2A292A29202E3F3E3D",
      INIT_73 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_74 => X"3E3F3F3F3F3E1400070605060606070708080908080807243F3F3F3F3F3F3F3F",
      INIT_75 => X"202021212122232324242425252627262728292929292A2A212E3F3E3E3F3E3E",
      INIT_76 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3718",
      INIT_77 => X"3E3F3F1F0205060505050506070808080908082D3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_78 => X"21222223242424242525252727282728292A292B2B212E3D3F3F3F3E3F3F3F3F",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F221B202121",
      INIT_7A => X"1E0206050605050607070708090808333F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"232424242524242628282727282A292A2B2B23273F3F3F3F3F3F3F3F3E3E3F3F",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F320F1A212121202122",
      INIT_7D => X"050605060605070708050B3B3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7E => X"2525252626272829282929292B2A2C2A1E393F3F3F3F3F3F3F3E3E3F3F1A0205",
      INIT_7F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F23161D1F21222123232325",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\,
      DOADO(5 downto 0) => \douta[23]\(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[13]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    \douta[23]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0705060607040F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"272728282A292A282C2D29251C253F3F3F3F3E3E3F3F3F3F1604050605050505",
      INIT_02 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3821131B22232223242425252526",
      INIT_03 => X"05012C3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"28282725252124303F3F3E3F3F3F3F3F3F3F350B000606010606040506060605",
      INIT_05 => X"3F3F3F3F3F3E3E3F3F3F3F3F031A3F3F3D2E20181C1D20222425252526272728",
      INIT_06 => X"3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_07 => X"2E383C3F3F3D3F3F3F3F3F3F3F2E0B01060600240C0206060505060504013F3F",
      INIT_08 => X"3F3F3F3F3F3F3F3F2B001E3C3F3F3B362825201B181A1C1E20201E1C1C202727",
      INIT_09 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0A => X"3F3E3F3E3F3F3F381601030704012D3F330C03060506060601103F3F3E3F3F3F",
      INIT_0B => X"3F3F3F3F3F1C0005283D3F3F3F3F3D373433302F2E31333535383F3F3F3F3F3F",
      INIT_0C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0D => X"3F3F21070104060306243F3E3F3305040606060504273F3F3E3F3E3F3F3F3F3F",
      INIT_0E => X"3F3F07000012333F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3E3E3F3F3F3F3F",
      INIT_0F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3F3F3F3F",
      INIT_10 => X"0403010C3C3F3F3F3D3F340A04060602133F3E3F3F3F3E3F3F3F3F3F3F3F3F3F",
      INIT_11 => X"0000000B2E393F3F3F3F3F3F3E3F3F3E3E3E3D3E3F3F3F3F3F3F3C3520010002",
      INIT_12 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3F3F3F10",
      INIT_13 => X"3F3E3F3F3E3D3F26000506002A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_14 => X"00051B343C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F372C0C020002040400001C3D",
      INIT_15 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3F3F3F373F0B000301",
      INIT_16 => X"3F3F2401060600173F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_17 => X"000A10192A3237373737352C20140C05000001020304010014363F3F3D3E3F3E",
      INIT_18 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3F3F3F3F3F3F3F331F3F2B000003030000",
      INIT_19 => X"070608343F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1A => X"04050505050505040200000204060502000011293E3F3F3F3F3E3F3F3F290005",
      INIT_1B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F281A3F37220000000303020000",
      INIT_1C => X"3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1D => X"0504040404040402010000081C2F3F3F3F3E3F3F3F3F3F3F1F02050606002D3F",
      INIT_1E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F1505383F392815060000010203040404",
      INIT_1F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_20 => X"000001060A1427353F3F3F3E3F3F3F3F3F3F381800040706011B3F3F3F3F3F3F",
      INIT_21 => X"3F3F3F3F3F3F3F3F3F3F3F3F3C0E042C3F3F3F33281D0A090200000000000000",
      INIT_22 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_23 => X"3F3F3F3F3E3E3E3E3E3E3F3F3C2B030003040500163E3F3F3F3F3F3F3F3F3E3F",
      INIT_24 => X"3F3F3F3F3F3F3F3E3F3D09001D353F3F3F3F3F3F3128201F1F1E1E1F1F212B3B",
      INIT_25 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_26 => X"3E3F3F3F3F3F3F3510000303030300083F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F",
      INIT_27 => X"3F3F3F3E3F3F33060001293F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E",
      INIT_28 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_29 => X"392B0500010203040400143F3F3E3F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2A => X"3E3E3F3D060000001D363F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3F3F3F3F3F",
      INIT_2B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2C => X"0404040300163E3F3F3E3F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2D => X"380B0003010312213F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F2B1606030104",
      INIT_2E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F",
      INIT_2F => X"283F3F3F3E3F3F3F3E3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_30 => X"020300000006171E2730393E3F3F3E3931281F1A080000000203030404040101",
      INIT_31 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F1600",
      INIT_32 => X"3E3F3F3F3F3F3F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_33 => X"0402000002060A0D0D0D0D0A06020000010304040404040401000F2F3F3F3F3E",
      INIT_34 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F3F3E2902000403",
      INIT_35 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F3F3E3F3F3F3F3F3F3F3F3F",
      INIT_36 => X"04040202020303020304040304040404030401000F253F3F3F3F3F3E3F3F3F3F",
      INIT_37 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F391E040003030303",
      INIT_38 => X"3F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_39 => X"0404040403040404040304030000061C3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3A => X"3F3F3F3F3F3F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F2F160000010303030304",
      INIT_3B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3C => X"030401010201020816353F3F3F3F3E3F3F3F3F3F3F3F3F3E3E3E3E3E3F3F3E3E",
      INIT_3D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F260C050003020302030302",
      INIT_3E => X"3F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3F => X"1328343B3F3F3F3E3F3E3D3E3E3F3F3F3E3F3F3F3E3F3F3D3F3F3F3F3F3F3F3F",
      INIT_40 => X"3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F372E1E06000000000000000001",
      INIT_41 => X"3F3F3F3F3F3E3F3F3F3F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_42 => X"3F3F3F3F3F3F3E3F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_43 => X"3F3F3F3F3F3F3F3F3E3D3E3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_44 => X"3F3E3F3F3F3F3F3F3F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3F3F3F3F3F",
      INIT_45 => X"3F3F3F3F3E3E3F3F3E3E3F3E3E3F3F3F3F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_46 => X"3F3F3F3F3F3F3F3F3E3E3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F3F3F3E3E3F3F3F",
      INIT_47 => X"3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3F3F3E3E3F3F3F3F3F",
      INIT_48 => X"3E3D3E3E3F3F3F3F3F3F3F3F3E3E3E3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3F3E",
      INIT_49 => X"3F3F3F3F3E3E3E3E3E3E3E3F3D3D3F3F3F3D3F3F3F3F3E3F3F3F3F3F3E3F3F3F",
      INIT_4A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3F3E3F3E3E3E3E3E3E",
      INIT_4B => X"3F3F3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3E3E3F",
      INIT_4C => X"3F3F3F3F3F3F3F3F3F3E3E3F3F3E3F3F3F3F3F3F3E3F3F3F3E3E3E3E3E3F3E3E",
      INIT_4D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_4E => X"312A2B2D2B2D2D2C2C2C2C2C2C2C2C2B2C2D2D2C2A2F3F3F3E3F3F3F3F3F3F3F",
      INIT_4F => X"302F2F2E3C3F3E3E3F3F3F3F3F3F3F3F3F3F3F3F2A1214112A3F3F3F3F3E3D3F",
      INIT_50 => X"292929292928292928272B3A3F3F372E2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F30",
      INIT_51 => X"00000000000000000000000000000000000A3F3F3D3D2B2728292A2828292929",
      INIT_52 => X"313F3C2E292B2A2A2A2A2B2C2C2B2A2D150000001E3F3F3F3F3E3F3F19000000",
      INIT_53 => X"00000000000006323F3F2C030102020101020101010101010101010102010200",
      INIT_54 => X"000101000000000000000000000A3F3F3F3E0700000000000000000000000000",
      INIT_55 => X"000000000000000000000000000000001F3F3F3F3F3F3F3F3305000000000000",
      INIT_56 => X"00000A333F3F3E0F0000000000000000000000000000000000000000323F3F27",
      INIT_57 => X"0211151415141515131B3F3F3F3F0B0001000000000000000000000000000000",
      INIT_58 => X"000000000000000000000100203F3F3E3F3F3F3D3D2711141414151611020000",
      INIT_59 => X"3F3F3F302020202124201F1E1F232321212223250F000000323F3F3B00000000",
      INIT_5A => X"3F3F3F3F3D3E3F3F3F3F090000000108070705060809090908090B0A09081134",
      INIT_5B => X"29292A2A13000100203F3F3E3E3F3E3E3F3F3E3F3F3F3E3F3304000009343F3F",
      INIT_5C => X"3D3D3D3E3F260607061D3F3C3C3C3D3F1D000100313F3E3F2D27272829292929",
      INIT_5D => X"3F3F3E3F3F3F2200000000133C3D3B3A3B3C3C3C3C3C3C3C3C3B3C3E3F3F3F3D",
      INIT_5E => X"22000000223F3F3F3F3F3F3F3F3F3F3F3F3F3F3F330400000A363F3F3F3F3F3F",
      INIT_5F => X"0D0B000000030F0E0D0D0C2020000000313F3E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_60 => X"3E3E3C1C00000000283F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3A110D0F0F0F",
      INIT_61 => X"1326262626363F3F3F3F3F3F3F3D3E3F310400000B353F3E393838373D3F3E3F",
      INIT_62 => X"000000000000001522000000323F3F3A25252727262625252525272814000000",
      INIT_63 => X"0F00010002293F3E3F3F3E3E3F3F3E3F3F3F3E3E3E3F39050000000000000000",
      INIT_64 => X"00293F3F3F3E3F3F3F3E3F3F320300000A353F3F130909062C3F3F3E3D3D3F3F",
      INIT_65 => X"0001001521000000323F3F330000000000000000000000000000000000000000",
      INIT_66 => X"00053A3F3F3F3F3E3E3E3E3E3E3F3F3E3E3F39070000040E0F0F0F0F0F0F0F0F",
      INIT_67 => X"3E3F3F3F3F3F3F3F330400000A363F3F0A000000293F3F3E3E3E3E3F36060000",
      INIT_68 => X"22000000323F3F34000000000000000000000000000000000000010000293F3D",
      INIT_69 => X"3F3F3F3F3F3F3F3F3F3F3F3E3F3F390600000F3F3F3F3F3F3F3F3F3F00000015",
      INIT_6A => X"3F3F3F3F3404000009353F3F0B000000293F3F3F3E3D3F3F3F3C000000000B3C",
      INIT_6B => X"323F3F32000000051D1B1A1A1B1A1A1A1A1A1A1B1D0A0000002A3F3C3C3F3E3E",
      INIT_6C => X"3F3F3F3F3F3F3F3F3F3F390700000E261B1D1D1C1C1B1B1B0000001622000000",
      INIT_6D => X"000001000A363F3F0C000000273F3F3F3D3E3F3F3F3F2C030000073C3F3F3F3F",
      INIT_6E => X"0000000F3F3F3F3F3F3F3F3F3F3F3F3F3F190000002A3F3F1700000000000000",
      INIT_6F => X"05060605373F39070000102800000000000000000000001622000000333F3F33",
      INIT_70 => X"0A353F3F0C000000273F3F3F3F3F130406060600000001050606060606060606",
      INIT_71 => X"3F3F3F3F3F3F3E3E3F3F3F3E3F180000002A3F3F2A0000000000000000000100",
      INIT_72 => X"383F390700000F3704010000000002020000001621000100323F3F330000000C",
      INIT_73 => X"0B000000283F3F3F3E3F23000000000000000100000000000000000000000000",
      INIT_74 => X"3F3F3F3F3F3F3F3F3F180000002A3F3F3D1B0A0C0D0C0C0D090100000A363F3F",
      INIT_75 => X"00000C3D36333434333335370000001622000000323F3F320000000C3F3F3F3F",
      INIT_76 => X"283F3F3F3F3F3B0E0000000000000000000000000000000000000000393F3906",
      INIT_77 => X"3635353538140000002B3F3F3F3E3B3C3D3C3B3E310300000A373F3F0B000000",
      INIT_78 => X"3F3F3F3F3F3F3F3F0000001723000000323F3F390100000B3935353436353435",
      INIT_79 => X"3F3F3F2E191C1602000003181B1B1C1C1C1C1C1C1C1B1B1A3C3F3A0600000C3F",
      INIT_7A => X"00000000002B3F3F3F3E3F3F3F3F3F3F340200000A363F3F0B000000283F3F3F",
      INIT_7B => X"000000000000001623000000333F3E3F3F120000000000000000000000000000",
      INIT_7C => X"3F3F38050000073B3F3F3F3F3F3F3F3F3F3F3F3F3F3E3F3F0F00010000000000",
      INIT_7D => X"00293F3E3E3F3F3E3F3F3F3F330200000A353F3F0C000000283F3F3F3F3E3E3F",
      INIT_7E => X"0000001324000100323F3F3F3F3F110000000000000000000000000000000000",
      INIT_7F => X"000005373F3F3F3F3F3E3F3F3F3F3F3F3F3F3F3F3D1600000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_45\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_46\,
      DOADO(5 downto 0) => \douta[23]\(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_88\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[13]\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \addra[13]\,
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \douta[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \addra[13]\,
      clka => clka,
      \douta[7]\(7 downto 0) => \douta[7]\(7 downto 0),
      \douta[8]\(0) => \douta[8]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \douta[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[16]\(7 downto 0) => \douta[16]\(7 downto 0),
      \douta[17]\(0) => \douta[17]\(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[16]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[16]\(7 downto 0) => \douta[16]\(7 downto 0),
      \douta[17]\(0) => \douta[17]\(0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \douta[23]\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      \douta[23]\(14 downto 0) => \douta[23]\(14 downto 0),
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
  port (
    \douta[23]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \addra[13]\,
      clka => clka,
      \douta[23]\(5 downto 0) => \douta[23]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
  port (
    \douta[23]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    \addra[13]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \addra[13]\,
      clka => clka,
      \douta[23]\(5 downto 0) => \douta[23]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_5\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bindec
     port map (
      addra(2 downto 0) => addra(13 downto 11),
      ena => ena,
      ena_array(0) => ena_array(4)
    );
\has_mux_a.A\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(14) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(13) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(12) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(11) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(10) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(9) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(8) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(7) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(6) => \ramloop[5].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(5) => \ramloop[5].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(4) => \ramloop[5].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(3) => \ramloop[5].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(2) => \ramloop[5].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(1) => \ramloop[5].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[5].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[4].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[3].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(5) => \ramloop[7].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(4) => \ramloop[7].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(3) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(2) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(1) => \ramloop[7].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[7].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(5) => \ramloop[6].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(4) => \ramloop[6].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(3) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(2) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(1) => \ramloop[6].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[6].ram.r_n_5\,
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(2 downto 0) => addra(13 downto 11),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \ramloop[3].ram.r_n_9\,
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \ramloop[4].ram.r_n_9\,
      clka => clka,
      \douta[7]\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[1].ram.r_n_7\,
      \douta[8]\(0) => \ramloop[1].ram.r_n_8\
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOADO(7) => \ramloop[2].ram.r_n_0\,
      DOADO(6) => \ramloop[2].ram.r_n_1\,
      DOADO(5) => \ramloop[2].ram.r_n_2\,
      DOADO(4) => \ramloop[2].ram.r_n_3\,
      DOADO(3) => \ramloop[2].ram.r_n_4\,
      DOADO(2) => \ramloop[2].ram.r_n_5\,
      DOADO(1) => \ramloop[2].ram.r_n_6\,
      DOADO(0) => \ramloop[2].ram.r_n_7\,
      DOPADOP(0) => \ramloop[2].ram.r_n_8\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(4)
    );
\ramloop[3].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[3].ram.r_n_9\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[16]\(7) => \ramloop[3].ram.r_n_0\,
      \douta[16]\(6) => \ramloop[3].ram.r_n_1\,
      \douta[16]\(5) => \ramloop[3].ram.r_n_2\,
      \douta[16]\(4) => \ramloop[3].ram.r_n_3\,
      \douta[16]\(3) => \ramloop[3].ram.r_n_4\,
      \douta[16]\(2) => \ramloop[3].ram.r_n_5\,
      \douta[16]\(1) => \ramloop[3].ram.r_n_6\,
      \douta[16]\(0) => \ramloop[3].ram.r_n_7\,
      \douta[17]\(0) => \ramloop[3].ram.r_n_8\,
      ena => ena
    );
\ramloop[4].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ => \ramloop[4].ram.r_n_9\,
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      \douta[16]\(7) => \ramloop[4].ram.r_n_0\,
      \douta[16]\(6) => \ramloop[4].ram.r_n_1\,
      \douta[16]\(5) => \ramloop[4].ram.r_n_2\,
      \douta[16]\(4) => \ramloop[4].ram.r_n_3\,
      \douta[16]\(3) => \ramloop[4].ram.r_n_4\,
      \douta[16]\(2) => \ramloop[4].ram.r_n_5\,
      \douta[16]\(1) => \ramloop[4].ram.r_n_6\,
      \douta[16]\(0) => \ramloop[4].ram.r_n_7\,
      \douta[17]\(0) => \ramloop[4].ram.r_n_8\,
      ena => ena
    );
\ramloop[5].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized4\
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      \douta[23]\(14) => \ramloop[5].ram.r_n_0\,
      \douta[23]\(13) => \ramloop[5].ram.r_n_1\,
      \douta[23]\(12) => \ramloop[5].ram.r_n_2\,
      \douta[23]\(11) => \ramloop[5].ram.r_n_3\,
      \douta[23]\(10) => \ramloop[5].ram.r_n_4\,
      \douta[23]\(9) => \ramloop[5].ram.r_n_5\,
      \douta[23]\(8) => \ramloop[5].ram.r_n_6\,
      \douta[23]\(7) => \ramloop[5].ram.r_n_7\,
      \douta[23]\(6) => \ramloop[5].ram.r_n_8\,
      \douta[23]\(5) => \ramloop[5].ram.r_n_9\,
      \douta[23]\(4) => \ramloop[5].ram.r_n_10\,
      \douta[23]\(3) => \ramloop[5].ram.r_n_11\,
      \douta[23]\(2) => \ramloop[5].ram.r_n_12\,
      \douta[23]\(1) => \ramloop[5].ram.r_n_13\,
      \douta[23]\(0) => \ramloop[5].ram.r_n_14\,
      ena_array(0) => ena_array(4)
    );
\ramloop[6].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized5\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \ramloop[3].ram.r_n_9\,
      clka => clka,
      \douta[23]\(5) => \ramloop[6].ram.r_n_0\,
      \douta[23]\(4) => \ramloop[6].ram.r_n_1\,
      \douta[23]\(3) => \ramloop[6].ram.r_n_2\,
      \douta[23]\(2) => \ramloop[6].ram.r_n_3\,
      \douta[23]\(1) => \ramloop[6].ram.r_n_4\,
      \douta[23]\(0) => \ramloop[6].ram.r_n_5\
    );
\ramloop[7].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      \addra[13]\ => \ramloop[4].ram.r_n_9\,
      clka => clka,
      \douta[23]\(5) => \ramloop[7].ram.r_n_0\,
      \douta[23]\(4) => \ramloop[7].ram.r_n_1\,
      \douta[23]\(3) => \ramloop[7].ram.r_n_2\,
      \douta[23]\(2) => \ramloop[7].ram.r_n_3\,
      \douta[23]\(1) => \ramloop[7].ram.r_n_4\,
      \douta[23]\(0) => \ramloop[7].ram.r_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ena : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     6.379368 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 10000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "zynq";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_1,Vivado 2017.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "7";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.379368 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "blk_mem_gen_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 10000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 10000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 10000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 10000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_1
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => B"000000000000000000000000",
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => NLW_U0_doutb_UNCONNECTED(23 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
