<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › include › asm › octeon › cvmx-address.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cvmx-address.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/***********************license start***************</span>
<span class="cm"> * Author: Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * Contact: support@caviumnetworks.com</span>
<span class="cm"> * This file is part of the OCTEON SDK</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2003-2009 Cavium Networks</span>
<span class="cm"> *</span>
<span class="cm"> * This file is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License, Version 2, as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This file is distributed in the hope that it will be useful, but</span>
<span class="cm"> * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty</span>
<span class="cm"> * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or</span>
<span class="cm"> * NONINFRINGEMENT.  See the GNU General Public License for more</span>
<span class="cm"> * details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this file; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA</span>
<span class="cm"> * or visit http://www.gnu.org/licenses/.</span>
<span class="cm"> *</span>
<span class="cm"> * This file may also be available under a different license from Cavium.</span>
<span class="cm"> * Contact Cavium Networks for more information</span>
<span class="cm"> ***********************license end**************************************/</span>

<span class="cm">/**</span>
<span class="cm"> * Typedefs and defines for working with Octeon physical addresses.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="cp">#ifndef __CVMX_ADDRESS_H__</span>
<span class="cp">#define __CVMX_ADDRESS_H__</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">typedef enum {</span>
<span class="c">	CVMX_MIPS_SPACE_XKSEG = 3LL,</span>
<span class="c">	CVMX_MIPS_SPACE_XKPHYS = 2LL,</span>
<span class="c">	CVMX_MIPS_SPACE_XSSEG = 1LL,</span>
<span class="c">	CVMX_MIPS_SPACE_XUSEG = 0LL</span>
<span class="c">} cvmx_mips_space_t;</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">CVMX_MIPS_XKSEG_SPACE_KSEG0</span> <span class="o">=</span> <span class="mi">0LL</span><span class="p">,</span>
	<span class="n">CVMX_MIPS_XKSEG_SPACE_KSEG1</span> <span class="o">=</span> <span class="mi">1LL</span><span class="p">,</span>
	<span class="n">CVMX_MIPS_XKSEG_SPACE_SSEG</span> <span class="o">=</span> <span class="mi">2LL</span><span class="p">,</span>
	<span class="n">CVMX_MIPS_XKSEG_SPACE_KSEG3</span> <span class="o">=</span> <span class="mi">3LL</span>
<span class="p">}</span> <span class="n">cvmx_mips_xkseg_space_t</span><span class="p">;</span>

<span class="cm">/* decodes &lt;14:13&gt; of a kseg3 window address */</span>
<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">CVMX_ADD_WIN_SCR</span> <span class="o">=</span> <span class="mi">0L</span><span class="p">,</span>
	<span class="cm">/* see cvmx_add_win_dma_dec_t for further decode */</span>
	<span class="n">CVMX_ADD_WIN_DMA</span> <span class="o">=</span> <span class="mi">1L</span><span class="p">,</span>
	<span class="n">CVMX_ADD_WIN_UNUSED</span> <span class="o">=</span> <span class="mi">2L</span><span class="p">,</span>
	<span class="n">CVMX_ADD_WIN_UNUSED2</span> <span class="o">=</span> <span class="mi">3L</span>
<span class="p">}</span> <span class="n">cvmx_add_win_dec_t</span><span class="p">;</span>

<span class="cm">/* decode within DMA space */</span>
<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Add store data to the write buffer entry, allocating it if</span>
<span class="cm">	 * necessary.</span>
<span class="cm">	 */</span>
	<span class="n">CVMX_ADD_WIN_DMA_ADD</span> <span class="o">=</span> <span class="mi">0L</span><span class="p">,</span>
	<span class="cm">/* send out the write buffer entry to DRAM */</span>
	<span class="n">CVMX_ADD_WIN_DMA_SENDMEM</span> <span class="o">=</span> <span class="mi">1L</span><span class="p">,</span>
	<span class="cm">/* store data must be normal DRAM memory space address in this case */</span>
	<span class="cm">/* send out the write buffer entry as an IOBDMA command */</span>
	<span class="n">CVMX_ADD_WIN_DMA_SENDDMA</span> <span class="o">=</span> <span class="mi">2L</span><span class="p">,</span>
	<span class="cm">/* see CVMX_ADD_WIN_DMA_SEND_DEC for data contents */</span>
	<span class="cm">/* send out the write buffer entry as an IO write */</span>
	<span class="n">CVMX_ADD_WIN_DMA_SENDIO</span> <span class="o">=</span> <span class="mi">3L</span><span class="p">,</span>
	<span class="cm">/* store data must be normal IO space address in this case */</span>
	<span class="cm">/* send out a single-tick command on the NCB bus */</span>
	<span class="n">CVMX_ADD_WIN_DMA_SENDSINGLE</span> <span class="o">=</span> <span class="mi">4L</span><span class="p">,</span>
	<span class="cm">/* no write buffer data needed/used */</span>
<span class="p">}</span> <span class="n">cvmx_add_win_dma_dec_t</span><span class="p">;</span>

<span class="cm">/*</span>
<span class="cm"> *   Physical Address Decode</span>
<span class="cm"> *</span>
<span class="cm"> * Octeon-I HW never interprets this X (&lt;39:36&gt; reserved</span>
<span class="cm"> * for future expansion), software should set to 0.</span>
<span class="cm"> *</span>
<span class="cm"> *  - 0x0 XXX0 0000 0000 to      DRAM         Cached</span>
<span class="cm"> *  - 0x0 XXX0 0FFF FFFF</span>
<span class="cm"> *</span>
<span class="cm"> *  - 0x0 XXX0 1000 0000 to      Boot Bus     Uncached  (Converted to 0x1 00X0 1000 0000</span>
<span class="cm"> *  - 0x0 XXX0 1FFF FFFF         + EJTAG                           to 0x1 00X0 1FFF FFFF)</span>
<span class="cm"> *</span>
<span class="cm"> *  - 0x0 XXX0 2000 0000 to      DRAM         Cached</span>
<span class="cm"> *  - 0x0 XXXF FFFF FFFF</span>
<span class="cm"> *</span>
<span class="cm"> *  - 0x1 00X0 0000 0000 to      Boot Bus     Uncached</span>
<span class="cm"> *  - 0x1 00XF FFFF FFFF</span>
<span class="cm"> *</span>
<span class="cm"> *  - 0x1 01X0 0000 0000 to      Other NCB    Uncached</span>
<span class="cm"> *  - 0x1 FFXF FFFF FFFF         devices</span>
<span class="cm"> *</span>
<span class="cm"> * Decode of all Octeon addresses</span>
<span class="cm"> */</span>
<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>

	<span class="kt">uint64_t</span> <span class="n">u64</span><span class="p">;</span>
	<span class="cm">/* mapped or unmapped virtual address */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">R</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">offset</span><span class="o">:</span><span class="mi">62</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sva</span><span class="p">;</span>

	<span class="cm">/* mapped USEG virtual addresses (typically) */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">zeroes</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">offset</span><span class="o">:</span><span class="mi">31</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">suseg</span><span class="p">;</span>

	<span class="cm">/* mapped or unmapped virtual address */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">ones</span><span class="o">:</span><span class="mi">33</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">sp</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">offset</span><span class="o">:</span><span class="mi">29</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sxkseg</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * physical address accessed through xkphys unmapped virtual</span>
<span class="cm">	 * address.</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">R</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>	<span class="cm">/* CVMX_MIPS_SPACE_XKPHYS in this case */</span>
		<span class="kt">uint64_t</span> <span class="n">cca</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>	<span class="cm">/* ignored by octeon */</span>
		<span class="kt">uint64_t</span> <span class="n">mbz</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">pa</span><span class="o">:</span><span class="mi">49</span><span class="p">;</span>	<span class="cm">/* physical address */</span>
	<span class="p">}</span> <span class="n">sxkphys</span><span class="p">;</span>

	<span class="cm">/* physical address */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">mbz</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
		<span class="cm">/* if set, the address is uncached and resides on MCB bus */</span>
		<span class="kt">uint64_t</span> <span class="n">is_io</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * the hardware ignores this field when is_io==0, else</span>
<span class="cm">		 * device ID.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">did</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="cm">/* the hardware ignores &lt;39:36&gt; in Octeon I */</span>
		<span class="kt">uint64_t</span> <span class="n">unaddr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">offset</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sphys</span><span class="p">;</span>

	<span class="cm">/* physical mem address */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="cm">/* techically, &lt;47:40&gt; are dont-cares */</span>
		<span class="kt">uint64_t</span> <span class="n">zeroes</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="cm">/* the hardware ignores &lt;39:36&gt; in Octeon I */</span>
		<span class="kt">uint64_t</span> <span class="n">unaddr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">offset</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">smem</span><span class="p">;</span>

	<span class="cm">/* physical IO address */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">mem_region</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">mbz</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
		<span class="cm">/* 1 in this case */</span>
		<span class="kt">uint64_t</span> <span class="n">is_io</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * The hardware ignores this field when is_io==0, else</span>
<span class="cm">		 * device ID.</span>
<span class="cm">		 */</span>
		<span class="kt">uint64_t</span> <span class="n">did</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>
		<span class="cm">/* the hardware ignores &lt;39:36&gt; in Octeon I */</span>
		<span class="kt">uint64_t</span> <span class="n">unaddr</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">offset</span><span class="o">:</span><span class="mi">36</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sio</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Scratchpad virtual address - accessed through a window at</span>
<span class="cm">	 * the end of kseg3</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">ones</span><span class="o">:</span><span class="mi">49</span><span class="p">;</span>
		<span class="cm">/* CVMX_ADD_WIN_SCR (0) in this case */</span>
		<span class="n">cvmx_add_win_dec_t</span> <span class="n">csrdec</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">13</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sscr</span><span class="p">;</span>

	<span class="cm">/* there should only be stores to IOBDMA space, no loads */</span>
	<span class="cm">/*</span>
<span class="cm">	 * IOBDMA virtual address - accessed through a window at the</span>
<span class="cm">	 * end of kseg3</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">ones</span><span class="o">:</span><span class="mi">49</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">csrdec</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>	<span class="cm">/* CVMX_ADD_WIN_DMA (1) in this case */</span>
		<span class="kt">uint64_t</span> <span class="n">unused2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">type</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">addr</span><span class="o">:</span><span class="mi">7</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sdma</span><span class="p">;</span>

	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">didspace</span><span class="o">:</span><span class="mi">24</span><span class="p">;</span>
		<span class="kt">uint64_t</span> <span class="n">unused</span><span class="o">:</span><span class="mi">40</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">sfilldidspace</span><span class="p">;</span>

<span class="p">}</span> <span class="n">cvmx_addr_t</span><span class="p">;</span>

<span class="cm">/* These macros for used by 32 bit applications */</span>

<span class="cp">#define CVMX_MIPS32_SPACE_KSEG0 1l</span>
<span class="cp">#define CVMX_ADD_SEG32(segment, add) \</span>
<span class="cp">	(((int32_t)segment &lt;&lt; 31) | (int32_t)(add))</span>

<span class="cm">/*</span>
<span class="cm"> * Currently all IOs are performed using XKPHYS addressing. Linux uses</span>
<span class="cm"> * the CvmMemCtl register to enable XKPHYS addressing to IO space from</span>
<span class="cm"> * user mode.  Future OSes may need to change the upper bits of IO</span>
<span class="cm"> * addresses. The following define controls the upper two bits for all</span>
<span class="cm"> * IO addresses generated by the simple executive library.</span>
<span class="cm"> */</span>
<span class="cp">#define CVMX_IO_SEG CVMX_MIPS_SPACE_XKPHYS</span>

<span class="cm">/* These macros simplify the process of creating common IO addresses */</span>
<span class="cp">#define CVMX_ADD_SEG(segment, add) ((((uint64_t)segment) &lt;&lt; 62) | (add))</span>
<span class="cp">#ifndef CVMX_ADD_IO_SEG</span>
<span class="cp">#define CVMX_ADD_IO_SEG(add) CVMX_ADD_SEG(CVMX_IO_SEG, (add))</span>
<span class="cp">#endif</span>
<span class="cp">#define CVMX_ADDR_DIDSPACE(did) (((CVMX_IO_SEG) &lt;&lt; 22) | ((1ULL) &lt;&lt; 8) | (did))</span>
<span class="cp">#define CVMX_ADDR_DID(did) (CVMX_ADDR_DIDSPACE(did) &lt;&lt; 40)</span>
<span class="cp">#define CVMX_FULL_DID(did, subdid) (((did) &lt;&lt; 3) | (subdid))</span>

  <span class="cm">/* from include/ncb_rsl_id.v */</span>
<span class="cp">#define CVMX_OCT_DID_MIS 0ULL	</span><span class="cm">/* misc stuff */</span><span class="cp"></span>
<span class="cp">#define CVMX_OCT_DID_GMX0 1ULL</span>
<span class="cp">#define CVMX_OCT_DID_GMX1 2ULL</span>
<span class="cp">#define CVMX_OCT_DID_PCI 3ULL</span>
<span class="cp">#define CVMX_OCT_DID_KEY 4ULL</span>
<span class="cp">#define CVMX_OCT_DID_FPA 5ULL</span>
<span class="cp">#define CVMX_OCT_DID_DFA 6ULL</span>
<span class="cp">#define CVMX_OCT_DID_ZIP 7ULL</span>
<span class="cp">#define CVMX_OCT_DID_RNG 8ULL</span>
<span class="cp">#define CVMX_OCT_DID_IPD 9ULL</span>
<span class="cp">#define CVMX_OCT_DID_PKT 10ULL</span>
<span class="cp">#define CVMX_OCT_DID_TIM 11ULL</span>
<span class="cp">#define CVMX_OCT_DID_TAG 12ULL</span>
  <span class="cm">/* the rest are not on the IO bus */</span>
<span class="cp">#define CVMX_OCT_DID_L2C 16ULL</span>
<span class="cp">#define CVMX_OCT_DID_LMC 17ULL</span>
<span class="cp">#define CVMX_OCT_DID_SPX0 18ULL</span>
<span class="cp">#define CVMX_OCT_DID_SPX1 19ULL</span>
<span class="cp">#define CVMX_OCT_DID_PIP 20ULL</span>
<span class="cp">#define CVMX_OCT_DID_ASX0 22ULL</span>
<span class="cp">#define CVMX_OCT_DID_ASX1 23ULL</span>
<span class="cp">#define CVMX_OCT_DID_IOB 30ULL</span>

<span class="cp">#define CVMX_OCT_DID_PKT_SEND       CVMX_FULL_DID(CVMX_OCT_DID_PKT, 2ULL)</span>
<span class="cp">#define CVMX_OCT_DID_TAG_SWTAG      CVMX_FULL_DID(CVMX_OCT_DID_TAG, 0ULL)</span>
<span class="cp">#define CVMX_OCT_DID_TAG_TAG1       CVMX_FULL_DID(CVMX_OCT_DID_TAG, 1ULL)</span>
<span class="cp">#define CVMX_OCT_DID_TAG_TAG2       CVMX_FULL_DID(CVMX_OCT_DID_TAG, 2ULL)</span>
<span class="cp">#define CVMX_OCT_DID_TAG_TAG3       CVMX_FULL_DID(CVMX_OCT_DID_TAG, 3ULL)</span>
<span class="cp">#define CVMX_OCT_DID_TAG_NULL_RD    CVMX_FULL_DID(CVMX_OCT_DID_TAG, 4ULL)</span>
<span class="cp">#define CVMX_OCT_DID_TAG_CSR        CVMX_FULL_DID(CVMX_OCT_DID_TAG, 7ULL)</span>
<span class="cp">#define CVMX_OCT_DID_FAU_FAI        CVMX_FULL_DID(CVMX_OCT_DID_IOB, 0ULL)</span>
<span class="cp">#define CVMX_OCT_DID_TIM_CSR        CVMX_FULL_DID(CVMX_OCT_DID_TIM, 0ULL)</span>
<span class="cp">#define CVMX_OCT_DID_KEY_RW         CVMX_FULL_DID(CVMX_OCT_DID_KEY, 0ULL)</span>
<span class="cp">#define CVMX_OCT_DID_PCI_6          CVMX_FULL_DID(CVMX_OCT_DID_PCI, 6ULL)</span>
<span class="cp">#define CVMX_OCT_DID_MIS_BOO        CVMX_FULL_DID(CVMX_OCT_DID_MIS, 0ULL)</span>
<span class="cp">#define CVMX_OCT_DID_PCI_RML        CVMX_FULL_DID(CVMX_OCT_DID_PCI, 0ULL)</span>
<span class="cp">#define CVMX_OCT_DID_IPD_CSR        CVMX_FULL_DID(CVMX_OCT_DID_IPD, 7ULL)</span>
<span class="cp">#define CVMX_OCT_DID_DFA_CSR        CVMX_FULL_DID(CVMX_OCT_DID_DFA, 7ULL)</span>
<span class="cp">#define CVMX_OCT_DID_MIS_CSR        CVMX_FULL_DID(CVMX_OCT_DID_MIS, 7ULL)</span>
<span class="cp">#define CVMX_OCT_DID_ZIP_CSR        CVMX_FULL_DID(CVMX_OCT_DID_ZIP, 0ULL)</span>

<span class="cp">#endif </span><span class="cm">/* __CVMX_ADDRESS_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
