<stg><name>QRD_Pipeline_CHANNEL2REAL</name>


<trans_list>

<trans id="163" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %HH_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %HH_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_1"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %HH_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %HH_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="HH_V_3"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_imag_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %H_real_spl1, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i16 0, i16 %p_0_0_036012404_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i16 0, i16 %p_0_0_036012400_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i16 0, i16 %p_0_0_036012396_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i16 0, i16 %p_0_0_036012392_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i16 0, i16 %p_0_0_036012386_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i16 0, i16 %p_0_0_036012382_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i16 0, i16 %p_0_0_036012378_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:14 %store_ln0 = store i16 0, i16 %p_0_0_036012374_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i16 0, i16 %p_0_0_036012372_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %store_ln0 = store i16 0, i16 %p_0_0_036012368_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:17 %store_ln0 = store i16 0, i16 %p_0_0_036012364_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:18 %store_ln0 = store i16 0, i16 %p_0_0_036012360_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:19 %store_ln0 = store i16 0, i16 %p_0_0_036012356_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:20 %store_ln0 = store i16 0, i16 %p_0_0_036012352_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i16 0, i16 %p_0_0_036012348_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i16 0, i16 %p_0_0_036012344_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:23 %store_ln0 = store i16 0, i16 %p_0_0_036002340_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i16 0, i16 %p_0_0_036002332_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:25 %store_ln0 = store i16 0, i16 %p_0_0_036002328_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:26 %store_ln0 = store i16 0, i16 %p_0_0_036002322_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:27 %store_ln0 = store i16 0, i16 %p_0_0_036002314_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:28 %store_ln0 = store i16 0, i16 %p_0_0_036002310_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:29 %store_ln0 = store i16 0, i16 %p_0_0_036002308_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:30 %store_ln0 = store i16 0, i16 %p_0_0_036002300_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:31 %store_ln0 = store i16 0, i16 %p_0_0_036002296_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:32 %store_ln0 = store i16 0, i16 %p_0_0_036002292_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:33 %store_ln0 = store i16 0, i16 %p_0_0_036002284_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i16 0, i16 %p_0_0_036002280_i_out

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:36 %br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i:0 %i_15 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i:2 %icmp_ln124 = icmp_eq  i5 %i_15, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln124"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i:4 %i_16 = add i5 %i_15, i5 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i:5 %br_ln124 = br i1 %icmp_ln124, void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln124"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="5">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:0 %empty_401 = trunc i5 %i_15

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="2" op_0_bw="2" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:10 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %i_15, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:11 %and_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %tmp_s, i1 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:15 %switch_ln127 = switch i3 %and_ln, void %arrayidx32329.exit.i, i3 0, void %arrayidx32329.exit.thread.i, i3 2, void %arrayidx32329.exit.thread2414.i, i3 4, void %arrayidx32329.exit.thread2423.i

]]></Node>
<StgValue><ssdm name="switch_ln127"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx76334.exit.i:0 %store_ln124 = store i5 %i_16, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
arrayidx76334.exit.i:1 %br_ln0 = br void %_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub:0 %HH_V_load = load i16 %HH_V

]]></Node>
<StgValue><ssdm name="HH_V_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub:1 %HH_V_1_load = load i16 %HH_V_1

]]></Node>
<StgValue><ssdm name="HH_V_1_load"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub:2 %HH_V_2_load = load i16 %HH_V_2

]]></Node>
<StgValue><ssdm name="HH_V_2_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub:3 %HH_V_3_load = load i16 %HH_V_3

]]></Node>
<StgValue><ssdm name="HH_V_3_load"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_036002336_i_out, i16 %HH_V_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_036002318_i_out, i16 %HH_V_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_036002304_i_out, i16 %HH_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_0_0_036002288_i_out, i16 %HH_V_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0">
<![CDATA[
_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit2459.i.preheader.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:2 %tmp = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %H_real_spl1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:3 %tmp_45 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %H_imag_spl1

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:4 %shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %empty_401, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:5 %zext_ln127 = zext i3 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:6 %Y_V_addr = getelementptr i16 %Y_V, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="Y_V_addr"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:7 %Y_V_2_addr = getelementptr i16 %Y_V_2, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="Y_V_2_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:8 %Y_V_4_addr = getelementptr i16 %Y_V_4, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="Y_V_4_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:9 %Y_V_6_addr = getelementptr i16 %Y_V_6, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="Y_V_6_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:12 %or_ln128 = or i3 %shl_ln, i3 1

]]></Node>
<StgValue><ssdm name="or_ln128"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="3">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:13 %zext_ln128 = zext i3 %or_ln128

]]></Node>
<StgValue><ssdm name="zext_ln128"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK13ap_fixed_baseILi16ELi8ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEngEv.exit2425.split.i:14 %sub_ln712 = sub i16 0, i16 %tmp_45

]]></Node>
<StgValue><ssdm name="sub_ln712"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread2423.i:0 %store_ln127 = store i16 %tmp, i3 %Y_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.thread2423.i:1 %Y_V_5_addr = getelementptr i16 %Y_V_5, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="Y_V_5_addr"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread2423.i:2 %store_ln128 = store i16 %tmp, i3 %Y_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.thread2423.i:3 %Y_V_4_addr_1 = getelementptr i16 %Y_V_4, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="Y_V_4_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread2423.i:4 %store_ln129 = store i16 %sub_ln712, i3 %Y_V_4_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.thread2423.i:5 %Y_V_5_addr_1 = getelementptr i16 %Y_V_5, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="Y_V_5_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread2423.i:6 %store_ln130 = store i16 %tmp_45, i3 %Y_V_5_addr_1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx32329.exit.thread2423.i:7 %switch_ln132 = switch i2 %empty_401, void %arrayidx76334.case.338.i, i2 0, void %arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge5, i2 1, void %arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge, i2 2, void %arrayidx76334.case.237.i

]]></Node>
<StgValue><ssdm name="switch_ln132"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.237.i:0 %store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012344_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.237.i:1 %store_ln133 = store i16 %tmp, i16 %p_0_0_036002280_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
arrayidx76334.case.237.i:2 %br_ln133 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge:0 %store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012348_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge:1 %store_ln132 = store i16 %tmp, i16 %p_0_0_036002284_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge:2 %br_ln132 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge5:0 %store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012352_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge5:1 %store_ln132 = store i16 %tmp, i16 %HH_V

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32329.exit.thread2423.i.arrayidx76334.exit.i_crit_edge5:2 %br_ln132 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.338.i:0 %store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012356_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.338.i:1 %store_ln133 = store i16 %tmp, i16 %p_0_0_036002292_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="-4"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
arrayidx76334.case.338.i:2 %br_ln133 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread2414.i:0 %store_ln127 = store i16 %tmp, i3 %Y_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.thread2414.i:1 %Y_V_3_addr = getelementptr i16 %Y_V_3, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="Y_V_3_addr"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread2414.i:2 %store_ln128 = store i16 %tmp, i3 %Y_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.thread2414.i:3 %Y_V_2_addr_1 = getelementptr i16 %Y_V_2, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="Y_V_2_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread2414.i:4 %store_ln129 = store i16 %sub_ln712, i3 %Y_V_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.thread2414.i:5 %Y_V_3_addr_1 = getelementptr i16 %Y_V_3, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="Y_V_3_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread2414.i:6 %store_ln130 = store i16 %tmp_45, i3 %Y_V_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx32329.exit.thread2414.i:7 %switch_ln132 = switch i2 %empty_401, void %arrayidx76334.case.332.i, i2 0, void %arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge4, i2 1, void %arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge, i2 2, void %arrayidx76334.case.231.i

]]></Node>
<StgValue><ssdm name="switch_ln132"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.231.i:0 %store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012360_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.231.i:1 %store_ln133 = store i16 %tmp, i16 %p_0_0_036002296_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
arrayidx76334.case.231.i:2 %br_ln133 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge:0 %store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012364_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge:1 %store_ln132 = store i16 %tmp, i16 %p_0_0_036002300_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge:2 %br_ln132 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge4:0 %store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012368_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge4:1 %store_ln132 = store i16 %tmp, i16 %HH_V_1

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32329.exit.thread2414.i.arrayidx76334.exit.i_crit_edge4:2 %br_ln132 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.332.i:0 %store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012372_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.332.i:1 %store_ln133 = store i16 %tmp, i16 %p_0_0_036002308_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="2"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx76334.case.332.i:2 %br_ln133 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread.i:0 %store_ln127 = store i16 %tmp, i3 %Y_V_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.thread.i:1 %Y_V_1_addr = getelementptr i16 %Y_V_1, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="Y_V_1_addr"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread.i:2 %store_ln128 = store i16 %tmp, i3 %Y_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.thread.i:3 %Y_V_addr_1 = getelementptr i16 %Y_V, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="Y_V_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread.i:4 %store_ln129 = store i16 %sub_ln712, i3 %Y_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.thread.i:5 %Y_V_1_addr_1 = getelementptr i16 %Y_V_1, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="Y_V_1_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.thread.i:6 %store_ln130 = store i16 %tmp_45, i3 %Y_V_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx32329.exit.thread.i:7 %switch_ln132 = switch i2 %empty_401, void %arrayidx76334.case.326.i, i2 0, void %arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge3, i2 1, void %arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge, i2 2, void %arrayidx76334.case.2.i

]]></Node>
<StgValue><ssdm name="switch_ln132"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.2.i:0 %store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012374_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.2.i:1 %store_ln133 = store i16 %tmp, i16 %p_0_0_036002310_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx76334.case.2.i:2 %br_ln133 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge:0 %store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012378_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge:1 %store_ln132 = store i16 %tmp, i16 %p_0_0_036002314_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge:2 %br_ln132 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge3:0 %store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012382_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge3:1 %store_ln132 = store i16 %tmp, i16 %HH_V_2

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32329.exit.thread.i.arrayidx76334.exit.i_crit_edge3:2 %br_ln132 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.326.i:0 %store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012386_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.326.i:1 %store_ln133 = store i16 %tmp, i16 %p_0_0_036002322_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="0"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
arrayidx76334.case.326.i:2 %br_ln133 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.i:0 %store_ln127 = store i16 %tmp, i3 %Y_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.i:1 %Y_V_7_addr = getelementptr i16 %Y_V_7, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="Y_V_7_addr"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.i:2 %store_ln128 = store i16 %tmp, i3 %Y_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln128"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.i:3 %Y_V_6_addr_1 = getelementptr i16 %Y_V_6, i64 0, i64 %zext_ln128

]]></Node>
<StgValue><ssdm name="Y_V_6_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.i:4 %store_ln129 = store i16 %sub_ln712, i3 %Y_V_6_addr_1

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx32329.exit.i:5 %Y_V_7_addr_1 = getelementptr i16 %Y_V_7, i64 0, i64 %zext_ln127

]]></Node>
<StgValue><ssdm name="Y_V_7_addr_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
arrayidx32329.exit.i:6 %store_ln130 = store i16 %tmp_45, i3 %Y_V_7_addr_1

]]></Node>
<StgValue><ssdm name="store_ln130"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx32329.exit.i:7 %switch_ln132 = switch i2 %empty_401, void %arrayidx76334.case.344.i, i2 0, void %arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge2, i2 1, void %arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge, i2 2, void %arrayidx76334.case.243.i

]]></Node>
<StgValue><ssdm name="switch_ln132"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.243.i:0 %store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012392_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.243.i:1 %store_ln133 = store i16 %tmp, i16 %p_0_0_036002328_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
arrayidx76334.case.243.i:2 %br_ln133 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge:0 %store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012396_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge:1 %store_ln132 = store i16 %tmp, i16 %p_0_0_036002332_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge:2 %br_ln132 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge2:0 %store_ln132 = store i16 %tmp_45, i16 %p_0_0_036012400_i_out

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge2:1 %store_ln132 = store i16 %tmp, i16 %HH_V_3

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
arrayidx32329.exit.i.arrayidx76334.exit.i_crit_edge2:2 %br_ln132 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.344.i:0 %store_ln133 = store i16 %tmp_45, i16 %p_0_0_036012404_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
arrayidx76334.case.344.i:1 %store_ln133 = store i16 %tmp, i16 %p_0_0_036002340_i_out

]]></Node>
<StgValue><ssdm name="store_ln133"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln" val="!0"/>
<literal name="and_ln" val="!2"/>
<literal name="and_ln" val="!4"/>
<literal name="empty_401" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
arrayidx76334.case.344.i:2 %br_ln133 = br void %arrayidx76334.exit.i

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
