{"vcs1":{"timestamp_begin":1684262142.897477909, "rt":1.24, "ut":0.35, "st":0.21}}
{"vcselab":{"timestamp_begin":1684262144.223429605, "rt":1.20, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684262145.492746684, "rt":0.45, "ut":0.23, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684262142.268090874}
{"VCS_COMP_START_TIME": 1684262142.268090874}
{"VCS_COMP_END_TIME": 1684262147.500764736}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330368}}
{"stitch_vcselab": {"peak_mem": 211888}}
