0.6
2019.2
Nov  6 2019
21:57:16
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/project/project.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/hdl/vga/vga_timing_generator.vhd,1679422920,vhdl,,,,vga_timing_generator,,,,,,,,
C:/Workplace/SUSTech-EE332-Digital-System-Designing-Project/src/tb/vga_timing_generator_tb.vhd,1679422431,vhdl,,,,vga_timing_generator_tb,,,,,,,,
