

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Mon Nov  7 00:11:05 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      205|      205|  2.050 us|  2.050 us|  206|  206|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |      192|      192|        12|          -|          -|    16|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    692|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   28|    1779|   3405|    -|
|Memory           |        0|    -|      32|      8|    -|
|Multiplexer      |        -|    -|       -|    301|    -|
|Register         |        -|    -|     716|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|    2527|   4406|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|       2|      8|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |                Instance               |               Module               | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                        |control_s_axi                       |        0|   0|  188|  296|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U12      |dmul_64ns_64ns_64_7_max_dsp_1       |        0|  11|  342|  586|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U4      |fadd_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U1  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |faddfsub_32ns_32ns_32_5_full_dsp_1_U2  |faddfsub_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U10        |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U11        |fcmp_32ns_32ns_1_2_no_dsp_1         |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U7       |fmul_32ns_32ns_32_4_max_dsp_1       |        0|   3|  143|  321|    0|
    |fpext_32ns_64_2_no_dsp_1_U9            |fpext_32ns_64_2_no_dsp_1            |        0|   0|    0|    0|    0|
    |fptrunc_64ns_32_2_no_dsp_1_U8          |fptrunc_64ns_32_2_no_dsp_1          |        0|   0|    0|    0|    0|
    |fsub_32ns_32ns_32_5_full_dsp_1_U3      |fsub_32ns_32ns_32_5_full_dsp_1      |        0|   2|  205|  390|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+
    |Total                                  |                                    |        0|  28| 1779| 3405|    0|
    +---------------------------------------+------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |       Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |angles_U  |angles_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                    |        0|  32|   8|    0|    16|   32|     1|          512|
    +----------+--------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln40_fu_395_p2       |         +|   0|  0|  13|           5|           1|
    |and_ln26_fu_292_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln32_fu_349_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln43_fu_444_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln70_fu_535_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln72_1_fu_643_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_2_fu_655_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_3_fu_667_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_4_fu_671_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_5_fu_684_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_6_fu_695_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_7_fu_617_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_8_fu_623_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln72_fu_575_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln88_fu_590_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln26_1_fu_280_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln26_fu_274_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln32_1_fu_337_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln32_fu_331_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln40_fu_389_p2      |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln43_1_fu_429_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln43_fu_423_p2      |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln72_1_fu_563_p2    |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln72_fu_557_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln26_fu_286_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_343_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln43_fu_440_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln72_fu_569_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln79_fu_601_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln88_fu_612_p2        |        or|   0|  0|   2|           1|           1|
    |grp_fu_169_p1            |    select|   0|  0|  32|           1|          32|
    |grp_fu_173_p1            |    select|   0|  0|  32|           1|          32|
    |select_ln72_1_fu_659_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_2_fu_676_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_3_fu_688_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_4_fu_699_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_5_fu_706_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln72_fu_647_p3    |    select|   0|  0|  32|           1|          32|
    |theta_accum_3_fu_508_p3  |    select|   0|  0|  32|           1|          32|
    |x0_3_fu_307_p3           |    select|   0|  0|  32|           1|          32|
    |y0_3_fu_364_p3           |    select|   0|  0|  32|           1|          32|
    |xor_ln28_fu_297_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln34_fu_354_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln55_fu_463_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln56_fu_477_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln72_fu_595_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln79_1_fu_606_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln79_fu_580_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln82_fu_634_p2       |       xor|   0|  0|  33|          32|          33|
    |xor_ln88_fu_585_p2       |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 692|         332|         560|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  117|         26|    1|         26|
    |factor_fu_102      |    9|          2|   32|         64|
    |grp_fu_149_opcode  |   14|          3|    2|          6|
    |grp_fu_149_p0      |   20|          4|   32|        128|
    |grp_fu_149_p1      |   20|          4|   32|        128|
    |grp_fu_153_opcode  |   14|          3|    2|          6|
    |grp_fu_153_p0      |   14|          3|   32|         96|
    |grp_fu_153_p1      |   14|          3|   32|         96|
    |grp_fu_188_opcode  |   14|          3|    5|         15|
    |grp_fu_188_p0      |   20|          4|   32|        128|
    |j_fu_106           |    9|          2|    5|         10|
    |theta_accum_fu_90  |    9|          2|   32|         64|
    |x0_2_fu_98         |    9|          2|   32|         64|
    |y0_2_fu_94         |    9|          2|   32|         64|
    |y1_fu_86           |    9|          2|   32|         64|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  301|         65|  335|        959|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add1_reg_919          |  32|   0|   32|          0|
    |and_ln26_reg_784      |   1|   0|    1|          0|
    |and_ln32_reg_792      |   1|   0|    1|          0|
    |and_ln43_reg_821      |   1|   0|    1|          0|
    |and_ln70_reg_869      |   1|   0|    1|          0|
    |and_ln72_8_reg_904    |   1|   0|    1|          0|
    |and_ln72_reg_880      |   1|   0|    1|          0|
    |and_ln88_reg_892      |   1|   0|    1|          0|
    |angles_load_reg_828   |  32|   0|   32|          0|
    |ap_CS_fsm             |  25|   0|   25|          0|
    |bitcast_ln72_reg_875  |  32|   0|   32|          0|
    |conv_reg_859          |  64|   0|   64|          0|
    |factor_fu_102         |  32|   0|   32|          0|
    |icmp_ln43_1_reg_811   |   1|   0|    1|          0|
    |icmp_ln43_reg_806     |   1|   0|    1|          0|
    |j_fu_106              |   5|   0|    5|          0|
    |mul1_reg_909          |  64|   0|   64|          0|
    |mul8_pn_reg_854       |  32|   0|   32|          0|
    |mul_pn_reg_849        |  32|   0|   32|          0|
    |reg_214               |  32|   0|   32|          0|
    |reg_220               |  32|   0|   32|          0|
    |reg_229               |  32|   0|   32|          0|
    |reg_233               |  32|   0|   32|          0|
    |sub4_reg_914          |  32|   0|   32|          0|
    |theta_accum_fu_90     |  32|   0|   32|          0|
    |tmp_2_reg_774         |   1|   0|    1|          0|
    |tmp_4_reg_779         |   1|   0|    1|          0|
    |tmp_6_reg_864         |   1|   0|    1|          0|
    |x0_2_fu_98            |  32|   0|   32|          0|
    |x_read_reg_767        |  32|   0|   32|          0|
    |xor_ln72_reg_898      |   1|   0|    1|          0|
    |xor_ln79_reg_887      |   1|   0|    1|          0|
    |y0_2_fu_94            |  32|   0|   32|          0|
    |y1_fu_86              |  32|   0|   32|          0|
    |y_read_reg_760        |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 716|   0|  716|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

