Classic Timing Analyzer report for bcdcounter
Sat Oct 03 23:19:09 2020
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tco
  7. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From               ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 6.054 ns                                       ; y[3]~reg0DUPLICATE ; y[3]               ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[1]~reg0          ; y[3]~reg0DUPLICATE ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                    ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------+--------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                           ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[1]~reg0          ; y[3]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[1]~reg0          ; y[3]~reg0DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.687 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[1]~reg0          ; y[2]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[1]~reg0          ; y[2]~reg0DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[2]~reg0          ; y[1]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.683 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[3]~reg0          ; y[1]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[2]~reg0DUPLICATE ; y[3]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[2]~reg0DUPLICATE ; y[3]~reg0DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[0]~reg0          ; y[1]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.465 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[0]~reg0          ; y[2]~reg0DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.464 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[0]~reg0          ; y[2]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.463 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[0]~reg0          ; y[3]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.463 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[0]~reg0          ; y[3]~reg0DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.461 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[0]~reg0          ; y[0]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[1]~reg0          ; y[1]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[2]~reg0          ; y[2]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[3]~reg0          ; y[3]~reg0          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[2]~reg0DUPLICATE ; y[2]~reg0DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; y[3]~reg0DUPLICATE ; y[3]~reg0DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------+
; tco                                                                        ;
+-------+--------------+------------+--------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From               ; To   ; From Clock ;
+-------+--------------+------------+--------------------+------+------------+
; N/A   ; None         ; 6.054 ns   ; y[3]~reg0DUPLICATE ; y[3] ; clk        ;
; N/A   ; None         ; 5.178 ns   ; y[2]~reg0          ; y[2] ; clk        ;
; N/A   ; None         ; 5.075 ns   ; y[0]~reg0          ; y[0] ; clk        ;
; N/A   ; None         ; 5.027 ns   ; y[1]~reg0          ; y[1] ; clk        ;
+-------+--------------+------------+--------------------+------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Oct 03 23:19:08 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bcdcounter -c bcdcounter --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "y[1]~reg0" and destination register "y[3]~reg0"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.687 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y1_N21; Fanout = 6; REG Node = 'y[1]~reg0'
            Info: 2: + IC(0.260 ns) + CELL(0.272 ns) = 0.532 ns; Loc. = LCCOMB_X2_Y1_N28; Fanout = 1; COMB Node = 'y~92'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.687 ns; Loc. = LCFF_X2_Y1_N29; Fanout = 2; REG Node = 'y[3]~reg0'
            Info: Total cell delay = 0.427 ns ( 62.15 % )
            Info: Total interconnect delay = 0.260 ns ( 37.85 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N29; Fanout = 2; REG Node = 'y[3]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.31 % )
                Info: Total interconnect delay = 1.010 ns ( 40.69 % )
            Info: - Longest clock path from clock "clk" to source register is 2.482 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N21; Fanout = 6; REG Node = 'y[1]~reg0'
                Info: Total cell delay = 1.472 ns ( 59.31 % )
                Info: Total interconnect delay = 1.010 ns ( 40.69 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "y[3]" through register "y[3]~reg0DUPLICATE" is 6.054 ns
    Info: + Longest clock path from clock "clk" to source register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X2_Y1_N31; Fanout = 2; REG Node = 'y[3]~reg0DUPLICATE'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 3.478 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y1_N31; Fanout = 2; REG Node = 'y[3]~reg0DUPLICATE'
        Info: 2: + IC(1.334 ns) + CELL(2.144 ns) = 3.478 ns; Loc. = PIN_N22; Fanout = 0; PIN Node = 'y[3]'
        Info: Total cell delay = 2.144 ns ( 61.64 % )
        Info: Total interconnect delay = 1.334 ns ( 38.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 222 megabytes
    Info: Processing ended: Sat Oct 03 23:19:09 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


