
*** Running vivado
    with args -log floating_point_Addition.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_Addition.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_Addition.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 374.164 ; gain = 80.445
INFO: [Synth 8-638] synthesizing module 'floating_point_Addition' [c:/Users/Matthew/Desktop/LQR_Vivado/LQR_Hardware/LQR_Hardware.srcs/sources_1/ip/floating_point_Addition/synth/floating_point_Addition.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'floating_point_Addition' (19#1) [c:/Users/Matthew/Desktop/LQR_Vivado/LQR_Hardware/LQR_Hardware.srcs/sources_1/ip/floating_point_Addition/synth/floating_point_Addition.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 465.340 ; gain = 171.621
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 465.340 ; gain = 171.621
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 651.117 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 651.117 ; gain = 357.398
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 651.117 ; gain = 357.398
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 651.117 ; gain = 357.398
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 651.117 ; gain = 357.398
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:48 . Memory (MB): peak = 651.117 ; gain = 357.398
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:20 . Memory (MB): peak = 728.246 ; gain = 434.527
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:21 . Memory (MB): peak = 743.398 ; gain = 449.680
Finished Technology Mapping : Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 752.535 ; gain = 458.816
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 752.535 ; gain = 458.816
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:23 . Memory (MB): peak = 752.535 ; gain = 458.816
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 752.535 ; gain = 458.816
Finished Renaming Generated Ports : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 752.535 ; gain = 458.816
Finished Handling Custom Attributes : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 752.535 ; gain = 458.816
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 752.535 ; gain = 458.816

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |     3|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |     4|
|5     |LUT2      |    26|
|6     |LUT3      |   146|
|7     |LUT4      |    52|
|8     |LUT5      |    53|
|9     |LUT6      |    42|
|10    |MUXCY     |    58|
|11    |SRL16E    |    13|
|12    |XORCY     |    17|
|13    |FDE       |    12|
|14    |FDRE      |   438|
+------+----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:01:23 . Memory (MB): peak = 752.535 ; gain = 458.816
synth_design: Time (s): cpu = 00:01:20 ; elapsed = 00:01:27 . Memory (MB): peak = 752.535 ; gain = 458.816
