Target Part: A2F200M3F_FBGA484_STD
Report for cell Controller.verilog
  Core Cell usage:
              cell count     area count*area
              AX1C     9      1.0        9.0
               GND     8      0.0        0.0
               INV     3      1.0        3.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
              NOR2     8      1.0        8.0
             NOR2A    15      1.0       15.0
             NOR2B     9      1.0        9.0
              NOR3     3      1.0        3.0
             NOR3A     3      1.0        3.0
             NOR3B     3      1.0        3.0
             NOR3C    16      1.0       16.0
              OA1B     5      1.0        5.0
              OA1C     1      1.0        1.0
               OR2    27      1.0       27.0
              OR2A     1      1.0        1.0
              OR2B     3      1.0        3.0
               OR3     3      1.0        3.0
              OR3A     1      1.0        1.0
             RCOSC     1      0.0        0.0
               VCC     8      0.0        0.0
              XA1B     4      1.0        4.0
              XA1C     2      1.0        2.0
              XOR2     9      1.0        9.0


              DFN1    69      1.0       69.0
            DFN1E1    16      1.0       16.0
                   -----          ----------
             TOTAL   229               210.0


  IO Cell usage:
              cell count
             INBUF     1
         INBUF_MSS     1
            OUTBUF    21
        OUTBUF_MSS     1
                   -----
             TOTAL    24


Core Cells         : 210 of 4608 (5%)
IO Cells           : 24

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

