# Reading pref.tcl
# //  Questa Lattice OEM Edition-64
# //  Version 2024.2 win64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading project e155_lab2_test
# Compile of counter.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of mux.sv was successful.
# Compile of testbench_mux.sv was successful.
# Compile of lab2_ek.sv was successful.
# Compile of testbench_top.sv was successful.
# 6 compiles, 2 failed with no errors.
# Compile of counter.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of mux.sv was successful.
# Compile of testbench_mux.sv was successful.
# Compile of lab2_ek.sv was successful.
# Compile of testbench_top.sv was successful.
# 6 compiles, 2 failed with no errors.
vsim -gui work.testbench_top -voptargs=+acc
# vsim -gui work.testbench_top -voptargs="+acc" 
# Start time: 16:42:37 on Sep 07,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading work.mux(fast)
# Loading work.sevseg(fast)
# Loading work.counter(fast)
add wave -position insertpoint  \
sim:/testbench_top/clock \
sim:/testbench_top/reset \
sim:/testbench_top/s1 \
sim:/testbench_top/s2 \
sim:/testbench_top/seg \
sim:/testbench_top/led \
sim:/testbench_top/seg_power
run 2000
add wave -position insertpoint  \
sim:/testbench_top/dut/counter1/sel
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading work.mux(fast)
# Loading work.sevseg(fast)
# Loading work.counter(fast)
run 2000
# Compile of counter.sv was successful.
# Compile of testbench_counter.sv was successful.
# Compile of mux.sv was successful.
# Compile of testbench_mux.sv was successful.
# Compile of lab2_ek.sv was successful.
# Compile of testbench_top.sv was successful.
# 6 compiles, 2 failed with no errors.
vsim -gui -voptargs=+acc work.testbench_top
# End time: 16:46:07 on Sep 07,2025, Elapsed time: 0:03:30
# Errors: 0, Warnings: 3
# vsim -gui -voptargs="+acc" work.testbench_top 
# Start time: 16:46:07 on Sep 07,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility. The +acc switch would be deprecated in a future release.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.testbench_top(fast)
# Loading work.top(fast)
# Loading work.mux(fast)
# Loading work.sevseg(fast)
# Loading work.counter(fast)
add wave -position insertpoint  \
sim:/testbench_top/clock \
sim:/testbench_top/reset \
sim:/testbench_top/s1 \
sim:/testbench_top/s2 \
sim:/testbench_top/seg \
sim:/testbench_top/led \
sim:/testbench_top/seg_power
add wave -position insertpoint  \
sim:/testbench_top/dut/counter1/sel
run 2000
# End time: 16:59:10 on Sep 07,2025, Elapsed time: 0:13:03
# Errors: 0, Warnings: 2
