Release 13.4 - platgen Xilinx EDK 13.4 Build EDK_O.87xd
 (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Command Line: platgen -p xc5vtx240tff1759-2 -lang verilog -intstyle default -lp
/root/NetFPGA-10G-live/lib/hw/ -msg __xps/ise/xmsgprops.lst system.mhs 

Parse /root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs ...

Read MPD definitions ...
Instance name for AXI EMC core 

Overriding IP level properties ...

INTERNAL ERROR: C_FAMILY value virtex5 not supported by axi_interconnect.
All data-path FIFOs (if any) are implemented as LUT RAM.
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 182 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 320 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 343 

Computing clock values...
INFO:EDK - Frequency for Top-Level Input Clock 'CLK' is not specified. Clock
   DRCs will not be performed for IPs connected to that clock port, unless they
   are connected through the clock generator IP. 

INFO:EDK - Cannot determine the input clock associated with port :
   diff_input_buf_0:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   diff_input_buf_1:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   diff_input_buf_2:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - Cannot determine the input clock associated with port :
   diff_input_buf_3:SINGLE_ENDED_INPUT. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK - IPNAME: nf10_input_arbiter, INSTANCE: nf10_input_arbiter_0 - Tools
   are updating the value of the parameter C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to
   '1'. 
INFO:EDK - IPNAME: nf10_bram_output_queues, INSTANCE: nf10_bram_output_queues_0
   - Tools are updating the value of the parameter
   C_INTERCONNECT_S_AXI_IS_ACLK_ASYNC to '1'. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x00003fff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x00003fff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40000000-0x40000fff) axi_cfg_fpga_0	axi_interconnect_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi_interconnect_0
  (0x41a00000-0x41a0ffff) axi_timebase_wdt_0	axi_interconnect_0
  (0x6a000000-0x6a00ffff) nf10_identifier_0	axi_interconnect_0
  (0x75400000-0x7540ffff) nf10_nic_output_port_lookup_0	axi_interconnect_0
  (0x76600000-0x7660ffff) nf10_bram_output_queues_0	axi_interconnect_0
  (0x77a00000-0x77a0ffff) nf10_input_arbiter_0	axi_interconnect_0
  (0x77a20000-0x77a2ffff) nf10_10g_interface_3	axi_interconnect_0
  (0x77a40000-0x77a4ffff) nf10_10g_interface_2	axi_interconnect_0
  (0x77a60000-0x77a6ffff) nf10_10g_interface_1	axi_interconnect_0
  (0x77a80000-0x77a8ffff) nf10_10g_interface_0	axi_interconnect_0
  (0x7a000000-0x7a00ffff) nf10_mdio_0	axi_interconnect_0
  (0x7d400000-0x7d40ffff) dma_0	axi_interconnect_0
  (0x80000000-0x83ffffff) axi_emc_0	axi_interconnect_0
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1
   _0.mpd line 70 
INFO:EDK - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1
   _0.mpd line 70 
INFO:EDK - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x4000 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/bram_block_v1_00_a/data/bram_bloc
   k_v2_1_0.mpd line 67 

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 2 master(s) : 14
slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK - PORT: EXT_BRK, CONNECTOR: Ext_BRK - No driver found. Port will be
   driven to GND -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 378 
WARNING:EDK - PORT: EXT_NM_BRK, CONNECTOR: Ext_NM_BRK - No driver found. Port
   will be driven to GND -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 379 
WARNING:EDK - PORT: IWAIT, CONNECTOR: microblaze_0_ilmb_LMB_Wait - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 385 
WARNING:EDK - PORT: ICE, CONNECTOR: microblaze_0_ilmb_LMB_CE - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 386 
WARNING:EDK - PORT: IUE, CONNECTOR: microblaze_0_ilmb_LMB_UE - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 387 
WARNING:EDK - PORT: DWAIT, CONNECTOR: microblaze_0_dlmb_LMB_Wait - No driver
   found. Port will be driven to GND -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 423 
WARNING:EDK - PORT: DCE, CONNECTOR: microblaze_0_dlmb_LMB_CE - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 424 
WARNING:EDK - PORT: DUE, CONNECTOR: microblaze_0_dlmb_LMB_UE - No driver found.
   Port will be driven to GND -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 425 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_0.
INFO:EDK - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/axi_interconnect_v1_02_a/data/axi
   _interconnect_v2_1_0.mpd line 137 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 215 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 318 
INFO:EDK - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/microblaze_v8_00_b/data/microblaz
   e_v2_1_0.mpd line 341 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v2_10_b/data/lm
   b_bram_if_cntlr_v2_1_0.mpd line 75 
INFO:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl - tcl is
   overriding PARAMETER C_MASK value to 0xc0000000 -
   /root/NetFPGA-10G-live/lib/hw/xilinx/pcores/lmb_bram_if_cntlr_v2_10_b/data/lm
   b_bram_if_cntlr_v2_1_0.mpd line 75 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Port present in nf10_mdio_0

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No synchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: Generating core-level timing constraints for asynchronous clock
conversions in axi_interconnect axi_interconnect_0.
INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.


Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 289 - Copying
(BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 327 - Copying
(BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 365 - Copying
(BBD-specified) netlist files.
IPNAME:nf10_10g_interface INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 403 - Copying
(BBD-specified) netlist files.
IPNAME:dma INSTANCE:dma_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 547 - Copying
(BBD-specified) netlist files.
IPNAME:nf10_identifier INSTANCE:nf10_identifier_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 640 - Copying
(BBD-specified) netlist files.
IPNAME:nf10_sram_fifo INSTANCE:nf10_sram_fifo_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 650 - Copying
(BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 231 -
elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 266 -
elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 174 - Running
XST synthesis
INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 199 - Running
XST synthesis
INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 206 - Running
XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 213 - Running
XST synthesis
INSTANCE:microblaze_0_d_bram_ctrl -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 222 - Running
XST synthesis
INSTANCE:microblaze_0_bram_block -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 231 - Running
XST synthesis
INSTANCE:reset_0 - /root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs
line 238 - Running XST synthesis
INSTANCE:rs232_uart_1 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 251 - Running
XST synthesis
INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 266 - Running
XST synthesis
INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 289 - Running
XST synthesis
INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 327 - Running
XST synthesis
INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 365 - Running
XST synthesis
INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 403 - Running
XST synthesis
INSTANCE:diff_input_buf_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 440 - Running
XST synthesis
INSTANCE:diff_input_buf_1 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 448 - Running
XST synthesis
INSTANCE:diff_input_buf_2 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 456 - Running
XST synthesis
INSTANCE:diff_input_buf_3 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 464 - Running
XST synthesis
INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 472 - Running
XST synthesis
INSTANCE:axi_timebase_wdt_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 485 - Running
XST synthesis
INSTANCE:nf10_input_arbiter_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 494 - Running
XST synthesis
INSTANCE:nf10_bram_output_queues_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 512 - Running
XST synthesis
INSTANCE:nf10_nic_output_port_lookup_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 530 - Running
XST synthesis
INSTANCE:dma_0 - /root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs
line 547 - Running XST synthesis
INSTANCE:axi_emc_0 - /root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs
line 599 - Running XST synthesis
INSTANCE:axi_cfg_fpga_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 627 - Running
XST synthesis
INSTANCE:nf10_identifier_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 640 - Running
XST synthesis
INSTANCE:nf10_sram_fifo_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 650 - Running
XST synthesis

Running NGCBUILD ...
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 174 - Running
NGCBUILD
IPNAME:microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 199 - Running
NGCBUILD
IPNAME:microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 206 - Running
NGCBUILD
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 266 - Running
NGCBUILD
IPNAME:nf10_10g_interface_0_wrapper INSTANCE:nf10_10g_interface_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 289 - Running
NGCBUILD
IPNAME:nf10_10g_interface_1_wrapper INSTANCE:nf10_10g_interface_1 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 327 - Running
NGCBUILD
IPNAME:nf10_10g_interface_2_wrapper INSTANCE:nf10_10g_interface_2 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 365 - Running
NGCBUILD
IPNAME:nf10_10g_interface_3_wrapper INSTANCE:nf10_10g_interface_3 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 403 - Running
NGCBUILD
IPNAME:nf10_mdio_0_wrapper INSTANCE:nf10_mdio_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 472 - Running
NGCBUILD
IPNAME:nf10_input_arbiter_0_wrapper INSTANCE:nf10_input_arbiter_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 494 - Running
NGCBUILD
IPNAME:nf10_bram_output_queues_0_wrapper INSTANCE:nf10_bram_output_queues_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 512 - Running
NGCBUILD
IPNAME:nf10_nic_output_port_lookup_0_wrapper
INSTANCE:nf10_nic_output_port_lookup_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 530 - Running
NGCBUILD
IPNAME:dma_0_wrapper INSTANCE:dma_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 547 - Running
NGCBUILD
IPNAME:nf10_identifier_0_wrapper INSTANCE:nf10_identifier_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 640 - Running
NGCBUILD
IPNAME:nf10_sram_fifo_0_wrapper INSTANCE:nf10_sram_fifo_0 -
/root/NetFPGA-10G-live/projects/reference_nic/hw/system.mhs line 650 - Running
NGCBUILD
INFO:EDK - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 946.00 seconds
