<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>STM32 Peripheral Driver: TIM_BDTRInitTypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.7.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="classes.html"><span>Class&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<h1>TIM_BDTRInitTypeDef Struct Reference<br/>
<small>
[<a class="el" href="group___t_i_m___exported___types.html">TIM_Exported_Types</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="TIM_BDTRInitTypeDef" -->
<p>BDTR structure definition.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="stm32f10x__tim_8h_source.html">stm32f10x_tim.h</a>&gt;</code></p>

<p><a href="struct_t_i_m___b_d_t_r_init_type_def-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a8f34ad7bc4764bd3ff372cadde468072">TIM_OSSRState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#ad8891e3739a7db8a45343d4e2f9d2824">TIM_OSSIState</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#aa5296a7b194d25b16899f6a98da01f03">TIM_LOCKLevel</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a01ccbaffccdb3068b8a60c912579b1a2">TIM_DeadTime</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a9fcf20632d0377727476a98f7183be56">TIM_Break</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5731e4e786b66f35cfe4798d6157619e">TIM_BreakPolarity</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a6c056e29af67fd8a32919104ea48eea2">TIM_AutomaticOutput</a></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>BDTR structure definition. </p>
<dl class="note"><dt><b>Note:</b></dt><dd>This sturcture is used only with TIM1 and TIM8. </dd></dl>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="a6c056e29af67fd8a32919104ea48eea2"></a><!-- doxytag: member="TIM_BDTRInitTypeDef::TIM_AutomaticOutput" ref="a6c056e29af67fd8a32919104ea48eea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a6c056e29af67fd8a32919104ea48eea2">TIM_BDTRInitTypeDef::TIM_AutomaticOutput</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies whether the TIM Automatic Output feature is enabled or not. This parameter can be a value of <a class="el" href="group___t_i_m___a_o_e___bit___set___reset.html">TIM_AOE_Bit_Set_Reset</a> </p>

</div>
</div>
<a class="anchor" id="a9fcf20632d0377727476a98f7183be56"></a><!-- doxytag: member="TIM_BDTRInitTypeDef::TIM_Break" ref="a9fcf20632d0377727476a98f7183be56" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a9fcf20632d0377727476a98f7183be56">TIM_BDTRInitTypeDef::TIM_Break</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies whether the TIM Break input is enabled or not. This parameter can be a value of <a class="el" href="group___break___input__enable__disable.html">Break_Input_enable_disable</a> </p>

</div>
</div>
<a class="anchor" id="a5731e4e786b66f35cfe4798d6157619e"></a><!-- doxytag: member="TIM_BDTRInitTypeDef::TIM_BreakPolarity" ref="a5731e4e786b66f35cfe4798d6157619e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a5731e4e786b66f35cfe4798d6157619e">TIM_BDTRInitTypeDef::TIM_BreakPolarity</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the TIM Break Input pin polarity. This parameter can be a value of <a class="el" href="group___break___polarity.html">Break_Polarity</a> </p>

</div>
</div>
<a class="anchor" id="a01ccbaffccdb3068b8a60c912579b1a2"></a><!-- doxytag: member="TIM_BDTRInitTypeDef::TIM_DeadTime" ref="a01ccbaffccdb3068b8a60c912579b1a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a01ccbaffccdb3068b8a60c912579b1a2">TIM_BDTRInitTypeDef::TIM_DeadTime</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the delay time between the switching-off and the switching-on of the outputs. This parameter can be a number between 0x00 and 0xFF </p>

</div>
</div>
<a class="anchor" id="aa5296a7b194d25b16899f6a98da01f03"></a><!-- doxytag: member="TIM_BDTRInitTypeDef::TIM_LOCKLevel" ref="aa5296a7b194d25b16899f6a98da01f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#aa5296a7b194d25b16899f6a98da01f03">TIM_BDTRInitTypeDef::TIM_LOCKLevel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the LOCK level parameters. This parameter can be a value of <a class="el" href="group___lock__level.html">Lock_level</a> </p>

</div>
</div>
<a class="anchor" id="ad8891e3739a7db8a45343d4e2f9d2824"></a><!-- doxytag: member="TIM_BDTRInitTypeDef::TIM_OSSIState" ref="ad8891e3739a7db8a45343d4e2f9d2824" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#ad8891e3739a7db8a45343d4e2f9d2824">TIM_BDTRInitTypeDef::TIM_OSSIState</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the Off-State used in Idle state. This parameter can be a value of <a class="el" href="group___o_s_s_i___off___state___selection__for___idle__mode__state.html">OSSI_Off_State_Selection_for_Idle_mode_state</a> </p>

</div>
</div>
<a class="anchor" id="a8f34ad7bc4764bd3ff372cadde468072"></a><!-- doxytag: member="TIM_BDTRInitTypeDef::TIM_OSSRState" ref="a8f34ad7bc4764bd3ff372cadde468072" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="struct_t_i_m___b_d_t_r_init_type_def.html#a8f34ad7bc4764bd3ff372cadde468072">TIM_BDTRInitTypeDef::TIM_OSSRState</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Specifies the Off-State selection used in Run mode. This parameter can be a value of <a class="el" href="group___o_s_s_r___off___state___selection__for___run__mode__state.html">OSSR_Off_State_Selection_for_Run_mode_state</a> </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>inc/<a class="el" href="stm32f10x__tim_8h_source.html">stm32f10x_tim.h</a></li>
</ul>
</div>
<hr class="footer"/><address class="footer"><small>Generated on Wed Aug 4 2010 16:46:00 for STM32 Peripheral Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
