{
  "module_name": "dcore1_sync_mngr_glbl_regs.h",
  "hash_id": "5400b644038f89c00165d121c1a772ac7ebb264ed1a4caf227e112912f785848",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore1_sync_mngr_glbl_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE1_SYNC_MNGR_GLBL_REGS_H_\n#define ASIC_REG_DCORE1_SYNC_MNGR_GLBL_REGS_H_\n\n \n\n#define mmDCORE1_SYNC_MNGR_GLBL_SM_SEI_MASK 0x431E000\n\n#define mmDCORE1_SYNC_MNGR_GLBL_SM_SEI_CAUSE 0x431E004\n\n#define mmDCORE1_SYNC_MNGR_GLBL_L2H_CPMR_L 0x431E008\n\n#define mmDCORE1_SYNC_MNGR_GLBL_L2H_CPMR_H 0x431E00C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_L2H_MASK_L 0x431E020\n\n#define mmDCORE1_SYNC_MNGR_GLBL_L2H_MASK_H 0x431E024\n\n#define mmDCORE1_SYNC_MNGR_GLBL_ASID_SEC 0x431E030\n\n#define mmDCORE1_SYNC_MNGR_GLBL_ASID_PRIV_ONLY 0x431E034\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DELAY 0x431E038\n\n#define mmDCORE1_SYNC_MNGR_GLBL_PI_SIZE 0x431E03C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_SOB_ONLY 0x431E040\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INTR 0x431E044\n\n#define mmDCORE1_SYNC_MNGR_GLBL_ASID_NONE_SEC_PRIV 0x431E048\n\n#define mmDCORE1_SYNC_MNGR_GLBL_PI_INC_MODE_SIZE 0x431E04C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_0 0x431E050\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_1 0x431E054\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_2 0x431E058\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_3 0x431E05C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_4 0x431E060\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_5 0x431E064\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_6 0x431E068\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_7 0x431E06C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_8 0x431E070\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_9 0x431E074\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_10 0x431E078\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_11 0x431E07C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_12 0x431E080\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_13 0x431E084\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_14 0x431E088\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_15 0x431E08C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_16 0x431E090\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_17 0x431E094\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_18 0x431E098\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_19 0x431E09C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_20 0x431E0A0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_21 0x431E0A4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_22 0x431E0A8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_23 0x431E0AC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_24 0x431E0B0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_25 0x431E0B4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_26 0x431E0B8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_27 0x431E0BC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_28 0x431E0C0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_29 0x431E0C4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_30 0x431E0C8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_31 0x431E0CC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_32 0x431E0D0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_33 0x431E0D4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_34 0x431E0D8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_35 0x431E0DC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_36 0x431E0E0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_37 0x431E0E4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_38 0x431E0E8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_39 0x431E0EC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_40 0x431E0F0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_41 0x431E0F4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_42 0x431E0F8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_43 0x431E0FC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_44 0x431E100\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_45 0x431E104\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_46 0x431E108\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_47 0x431E10C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_48 0x431E110\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_49 0x431E114\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_50 0x431E118\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_51 0x431E11C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_52 0x431E120\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_53 0x431E124\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_54 0x431E128\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_55 0x431E12C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_56 0x431E130\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_57 0x431E134\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_58 0x431E138\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_59 0x431E13C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_60 0x431E140\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_61 0x431E144\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_62 0x431E148\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_L_63 0x431E14C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_0 0x431E150\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_1 0x431E154\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_2 0x431E158\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_3 0x431E15C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_4 0x431E160\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_5 0x431E164\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_6 0x431E168\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_7 0x431E16C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_8 0x431E170\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_9 0x431E174\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_10 0x431E178\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_11 0x431E17C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_12 0x431E180\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_13 0x431E184\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_14 0x431E188\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_15 0x431E18C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_16 0x431E190\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_17 0x431E194\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_18 0x431E198\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_19 0x431E19C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_20 0x431E1A0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_21 0x431E1A4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_22 0x431E1A8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_23 0x431E1AC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_24 0x431E1B0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_25 0x431E1B4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_26 0x431E1B8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_27 0x431E1BC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_28 0x431E1C0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_29 0x431E1C4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_30 0x431E1C8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_31 0x431E1CC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_32 0x431E1D0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_33 0x431E1D4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_34 0x431E1D8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_35 0x431E1DC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_36 0x431E1E0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_37 0x431E1E4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_38 0x431E1E8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_39 0x431E1EC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_40 0x431E1F0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_41 0x431E1F4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_42 0x431E1F8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_43 0x431E1FC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_44 0x431E200\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_45 0x431E204\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_46 0x431E208\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_47 0x431E20C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_48 0x431E210\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_49 0x431E214\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_50 0x431E218\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_51 0x431E21C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_52 0x431E220\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_53 0x431E224\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_54 0x431E228\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_55 0x431E22C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_56 0x431E230\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_57 0x431E234\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_58 0x431E238\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_59 0x431E23C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_60 0x431E240\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_61 0x431E244\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_62 0x431E248\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_BASE_ADDR_H_63 0x431E24C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_0 0x431E250\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_1 0x431E254\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_2 0x431E258\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_3 0x431E25C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_4 0x431E260\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_5 0x431E264\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_6 0x431E268\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_7 0x431E26C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_8 0x431E270\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_9 0x431E274\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_10 0x431E278\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_11 0x431E27C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_12 0x431E280\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_13 0x431E284\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_14 0x431E288\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_15 0x431E28C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_16 0x431E290\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_17 0x431E294\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_18 0x431E298\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_19 0x431E29C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_20 0x431E2A0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_21 0x431E2A4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_22 0x431E2A8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_23 0x431E2AC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_24 0x431E2B0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_25 0x431E2B4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_26 0x431E2B8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_27 0x431E2BC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_28 0x431E2C0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_29 0x431E2C4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_30 0x431E2C8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_31 0x431E2CC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_32 0x431E2D0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_33 0x431E2D4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_34 0x431E2D8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_35 0x431E2DC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_36 0x431E2E0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_37 0x431E2E4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_38 0x431E2E8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_39 0x431E2EC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_40 0x431E2F0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_41 0x431E2F4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_42 0x431E2F8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_43 0x431E2FC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_44 0x431E300\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_45 0x431E304\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_46 0x431E308\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_47 0x431E30C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_48 0x431E310\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_49 0x431E314\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_50 0x431E318\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_51 0x431E31C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_52 0x431E320\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_53 0x431E324\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_54 0x431E328\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_55 0x431E32C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_56 0x431E330\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_57 0x431E334\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_58 0x431E338\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_59 0x431E33C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_60 0x431E340\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_61 0x431E344\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_62 0x431E348\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SIZE_LOG2_63 0x431E34C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_0 0x431E350\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_1 0x431E354\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_2 0x431E358\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_3 0x431E35C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_4 0x431E360\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_5 0x431E364\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_6 0x431E368\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_7 0x431E36C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_8 0x431E370\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_9 0x431E374\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_10 0x431E378\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_11 0x431E37C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_12 0x431E380\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_13 0x431E384\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_14 0x431E388\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_15 0x431E38C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_16 0x431E390\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_17 0x431E394\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_18 0x431E398\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_19 0x431E39C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_20 0x431E3A0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_21 0x431E3A4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_22 0x431E3A8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_23 0x431E3AC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_24 0x431E3B0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_25 0x431E3B4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_26 0x431E3B8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_27 0x431E3BC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_28 0x431E3C0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_29 0x431E3C4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_30 0x431E3C8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_31 0x431E3CC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_32 0x431E3D0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_33 0x431E3D4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_34 0x431E3D8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_35 0x431E3DC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_36 0x431E3E0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_37 0x431E3E4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_38 0x431E3E8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_39 0x431E3EC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_40 0x431E3F0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_41 0x431E3F4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_42 0x431E3F8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_43 0x431E3FC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_44 0x431E400\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_45 0x431E404\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_46 0x431E408\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_47 0x431E40C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_48 0x431E410\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_49 0x431E414\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_50 0x431E418\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_51 0x431E41C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_52 0x431E420\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_53 0x431E424\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_54 0x431E428\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_55 0x431E42C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_56 0x431E430\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_57 0x431E434\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_58 0x431E438\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_59 0x431E43C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_60 0x431E440\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_61 0x431E444\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_62 0x431E448\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_PI_63 0x431E44C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_0 0x431E450\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_1 0x431E454\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_2 0x431E458\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_3 0x431E45C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_4 0x431E460\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_5 0x431E464\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_6 0x431E468\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_7 0x431E46C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_8 0x431E470\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_9 0x431E474\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_10 0x431E478\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_11 0x431E47C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_12 0x431E480\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_13 0x431E484\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_14 0x431E488\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_15 0x431E48C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_16 0x431E490\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_17 0x431E494\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_18 0x431E498\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_19 0x431E49C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_20 0x431E4A0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_21 0x431E4A4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_22 0x431E4A8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_23 0x431E4AC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_24 0x431E4B0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_25 0x431E4B4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_26 0x431E4B8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_27 0x431E4BC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_28 0x431E4C0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_29 0x431E4C4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_30 0x431E4C8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_31 0x431E4CC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_32 0x431E4D0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_33 0x431E4D4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_34 0x431E4D8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_35 0x431E4DC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_36 0x431E4E0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_37 0x431E4E4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_38 0x431E4E8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_39 0x431E4EC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_40 0x431E4F0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_41 0x431E4F4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_42 0x431E4F8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_43 0x431E4FC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_44 0x431E500\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_45 0x431E504\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_46 0x431E508\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_47 0x431E50C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_48 0x431E510\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_49 0x431E514\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_50 0x431E518\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_51 0x431E51C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_52 0x431E520\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_53 0x431E524\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_54 0x431E528\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_55 0x431E52C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_56 0x431E530\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_57 0x431E534\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_58 0x431E538\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_59 0x431E53C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_60 0x431E540\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_61 0x431E544\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_62 0x431E548\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_SEC_63 0x431E54C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_0 0x431E550\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_1 0x431E554\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_2 0x431E558\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_3 0x431E55C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_4 0x431E560\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_5 0x431E564\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_6 0x431E568\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_7 0x431E56C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_8 0x431E570\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_9 0x431E574\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_10 0x431E578\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_11 0x431E57C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_12 0x431E580\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_13 0x431E584\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_14 0x431E588\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_15 0x431E58C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_16 0x431E590\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_17 0x431E594\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_18 0x431E598\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_19 0x431E59C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_20 0x431E5A0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_21 0x431E5A4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_22 0x431E5A8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_23 0x431E5AC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_24 0x431E5B0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_25 0x431E5B4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_26 0x431E5B8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_27 0x431E5BC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_28 0x431E5C0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_29 0x431E5C4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_30 0x431E5C8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_31 0x431E5CC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_32 0x431E5D0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_33 0x431E5D4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_34 0x431E5D8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_35 0x431E5DC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_36 0x431E5E0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_37 0x431E5E4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_38 0x431E5E8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_39 0x431E5EC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_40 0x431E5F0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_41 0x431E5F4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_42 0x431E5F8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_43 0x431E5FC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_44 0x431E600\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_45 0x431E604\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_46 0x431E608\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_47 0x431E60C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_48 0x431E610\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_49 0x431E614\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_50 0x431E618\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_51 0x431E61C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_52 0x431E620\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_53 0x431E624\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_54 0x431E628\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_55 0x431E62C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_56 0x431E630\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_57 0x431E634\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_58 0x431E638\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_59 0x431E63C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_60 0x431E640\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_61 0x431E644\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_62 0x431E648\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_L_63 0x431E64C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_0 0x431E650\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_1 0x431E654\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_2 0x431E658\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_3 0x431E65C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_4 0x431E660\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_5 0x431E664\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_6 0x431E668\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_7 0x431E66C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_8 0x431E670\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_9 0x431E674\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_10 0x431E678\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_11 0x431E67C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_12 0x431E680\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_13 0x431E684\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_14 0x431E688\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_15 0x431E68C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_16 0x431E690\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_17 0x431E694\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_18 0x431E698\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_19 0x431E69C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_20 0x431E6A0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_21 0x431E6A4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_22 0x431E6A8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_23 0x431E6AC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_24 0x431E6B0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_25 0x431E6B4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_26 0x431E6B8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_27 0x431E6BC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_28 0x431E6C0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_29 0x431E6C4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_30 0x431E6C8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_31 0x431E6CC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_32 0x431E6D0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_33 0x431E6D4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_34 0x431E6D8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_35 0x431E6DC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_36 0x431E6E0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_37 0x431E6E4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_38 0x431E6E8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_39 0x431E6EC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_40 0x431E6F0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_41 0x431E6F4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_42 0x431E6F8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_43 0x431E6FC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_44 0x431E700\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_45 0x431E704\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_46 0x431E708\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_47 0x431E70C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_48 0x431E710\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_49 0x431E714\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_50 0x431E718\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_51 0x431E71C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_52 0x431E720\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_53 0x431E724\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_54 0x431E728\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_55 0x431E72C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_56 0x431E730\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_57 0x431E734\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_58 0x431E738\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_59 0x431E73C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_60 0x431E740\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_61 0x431E744\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_62 0x431E748\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_ADDR_H_63 0x431E74C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_0 0x431E750\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_1 0x431E754\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_2 0x431E758\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_3 0x431E75C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_4 0x431E760\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_5 0x431E764\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_6 0x431E768\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_7 0x431E76C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_8 0x431E770\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_9 0x431E774\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_10 0x431E778\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_11 0x431E77C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_12 0x431E780\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_13 0x431E784\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_14 0x431E788\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_15 0x431E78C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_16 0x431E790\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_17 0x431E794\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_18 0x431E798\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_19 0x431E79C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_20 0x431E7A0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_21 0x431E7A4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_22 0x431E7A8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_23 0x431E7AC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_24 0x431E7B0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_25 0x431E7B4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_26 0x431E7B8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_27 0x431E7BC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_28 0x431E7C0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_29 0x431E7C4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_30 0x431E7C8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_31 0x431E7CC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_32 0x431E7D0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_33 0x431E7D4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_34 0x431E7D8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_35 0x431E7DC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_36 0x431E7E0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_37 0x431E7E4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_38 0x431E7E8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_39 0x431E7EC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_40 0x431E7F0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_41 0x431E7F4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_42 0x431E7F8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_43 0x431E7FC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_44 0x431E800\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_45 0x431E804\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_46 0x431E808\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_47 0x431E80C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_48 0x431E810\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_49 0x431E814\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_50 0x431E818\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_51 0x431E81C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_52 0x431E820\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_53 0x431E824\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_54 0x431E828\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_55 0x431E82C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_56 0x431E830\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_57 0x431E834\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_58 0x431E838\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_59 0x431E83C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_60 0x431E840\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_61 0x431E844\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_62 0x431E848\n\n#define mmDCORE1_SYNC_MNGR_GLBL_LBW_DATA_63 0x431E84C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_0 0x431E850\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_1 0x431E854\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_2 0x431E858\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_3 0x431E85C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_4 0x431E860\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_5 0x431E864\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_6 0x431E868\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_7 0x431E86C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_8 0x431E870\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_9 0x431E874\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_10 0x431E878\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_11 0x431E87C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_12 0x431E880\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_13 0x431E884\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_14 0x431E888\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_15 0x431E88C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_16 0x431E890\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_17 0x431E894\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_18 0x431E898\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_19 0x431E89C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_20 0x431E8A0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_21 0x431E8A4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_22 0x431E8A8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_23 0x431E8AC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_24 0x431E8B0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_25 0x431E8B4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_26 0x431E8B8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_27 0x431E8BC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_28 0x431E8C0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_29 0x431E8C4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_30 0x431E8C8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_31 0x431E8CC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_32 0x431E8D0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_33 0x431E8D4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_34 0x431E8D8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_35 0x431E8DC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_36 0x431E8E0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_37 0x431E8E4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_38 0x431E8E8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_39 0x431E8EC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_40 0x431E8F0\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_41 0x431E8F4\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_42 0x431E8F8\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_43 0x431E8FC\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_44 0x431E900\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_45 0x431E904\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_46 0x431E908\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_47 0x431E90C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_48 0x431E910\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_49 0x431E914\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_50 0x431E918\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_51 0x431E91C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_52 0x431E920\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_53 0x431E924\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_54 0x431E928\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_55 0x431E92C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_56 0x431E930\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_57 0x431E934\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_58 0x431E938\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_59 0x431E93C\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_60 0x431E940\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_61 0x431E944\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_62 0x431E948\n\n#define mmDCORE1_SYNC_MNGR_GLBL_CQ_INC_MODE_63 0x431E94C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}