$date
	Sat Oct 22 18:53:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#186868
b1000 !
1"
#186870
b1000 &
b1000 %
1$
#186871
0"
#186874
b100 &
b100 %
#186878
b10 &
b10 %
#186882
b1 &
b1 %
1#
#186886
b0 &
0#
b0 %
0$
#1141089
b1011 !
1"
#1141090
b1011 &
b1011 %
1$
#1141091
0"
#1141094
b100010 &
b100010 %
#1141098
b10001 &
b10001 %
#1141102
b110100 &
b110100 %
#1141106
b11010 &
b11010 %
#1141110
b1101 &
b1101 %
#1141114
b101000 &
b101000 %
#1141118
b10100 &
b10100 %
#1141122
b1010 &
b1010 %
#1141126
b101 &
b101 %
#1141130
b10000 &
b10000 %
#1141134
b1000 &
b1000 %
#1141138
b100 &
b100 %
#1141142
b10 &
b10 %
#1141146
b1 &
b1 %
1#
#1141150
b0 &
0#
b0 %
0$
#2167026
b11 &
b11 %
1$
b11 !
1"
#2167027
0"
#2167030
b1010 &
b1010 %
#2167034
b101 &
b101 %
#2167038
b10000 &
b10000 %
#2167042
b1000 &
b1000 %
#2167046
b100 &
b100 %
#2167050
b10 &
b10 %
#2167054
b1 &
1#
b1 %
#2167058
b0 &
b0 %
0#
0$
#4500012
