
nucleo-f756zg_ai_gym.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009c34  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0002b24c  08009e20  08009e20  00019e20  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0803506c  0803506c  0005201c  2**0
                  CONTENTS
  4 .ARM          00000008  0803506c  0803506c  0004506c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08035074  08035074  0005201c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08035074  08035074  00045074  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08035078  08035078  00045078  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001edc  20000000  0803507c  00050000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  20001edc  08036f58  00051edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20001f7c  08036ff8  00051f7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .bss          00022b18  20002020  08037098  00052020  2**5
                  ALLOC
 12 ._user_heap_stack 00001000  20024b38  08037098  00054b38  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  0005201c  2**0
                  CONTENTS, READONLY
 14 .comment      000000d6  00000000  00000000  0005204c  2**0
                  CONTENTS, READONLY
 15 .debug_info   000197e1  00000000  00000000  00052122  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 000033e4  00000000  00000000  0006b903  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000012f0  00000000  00000000  0006ece8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00000e94  00000000  00000000  0006ffd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  0002b124  00000000  00000000  00070e6c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00017c74  00000000  00000000  0009bf90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0010ca23  00000000  00000000  000b3c04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_frame  00005584  00000000  00000000  001c0628  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 0000006f  00000000  00000000  001c5bac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20002020 	.word	0x20002020
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009dec 	.word	0x08009dec

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20002024 	.word	0x20002024
 800020c:	08009dec 	.word	0x08009dec

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005b0:	f3bf 8f4f 	dsb	sy
}
 80005b4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005b6:	f3bf 8f6f 	isb	sy
}
 80005ba:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80005bc:	4b0d      	ldr	r3, [pc, #52]	; (80005f4 <SCB_EnableICache+0x48>)
 80005be:	2200      	movs	r2, #0
 80005c0:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80005c4:	f3bf 8f4f 	dsb	sy
}
 80005c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005ca:	f3bf 8f6f 	isb	sy
}
 80005ce:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80005d0:	4b08      	ldr	r3, [pc, #32]	; (80005f4 <SCB_EnableICache+0x48>)
 80005d2:	695b      	ldr	r3, [r3, #20]
 80005d4:	4a07      	ldr	r2, [pc, #28]	; (80005f4 <SCB_EnableICache+0x48>)
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005da:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80005dc:	f3bf 8f4f 	dsb	sy
}
 80005e0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e2:	f3bf 8f6f 	isb	sy
}
 80005e6:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80005e8:	bf00      	nop
 80005ea:	46bd      	mov	sp, r7
 80005ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop
 80005f4:	e000ed00 	.word	0xe000ed00

080005f8 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80005f8:	b480      	push	{r7}
 80005fa:	b085      	sub	sp, #20
 80005fc:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80005fe:	4b1f      	ldr	r3, [pc, #124]	; (800067c <SCB_EnableDCache+0x84>)
 8000600:	2200      	movs	r2, #0
 8000602:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000606:	f3bf 8f4f 	dsb	sy
}
 800060a:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 800060c:	4b1b      	ldr	r3, [pc, #108]	; (800067c <SCB_EnableDCache+0x84>)
 800060e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000612:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	0b5b      	lsrs	r3, r3, #13
 8000618:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800061c:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	08db      	lsrs	r3, r3, #3
 8000622:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000626:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	015a      	lsls	r2, r3, #5
 800062c:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 8000630:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000632:	68ba      	ldr	r2, [r7, #8]
 8000634:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000636:	4911      	ldr	r1, [pc, #68]	; (800067c <SCB_EnableDCache+0x84>)
 8000638:	4313      	orrs	r3, r2
 800063a:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800063e:	68bb      	ldr	r3, [r7, #8]
 8000640:	1e5a      	subs	r2, r3, #1
 8000642:	60ba      	str	r2, [r7, #8]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d1ef      	bne.n	8000628 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	1e5a      	subs	r2, r3, #1
 800064c:	60fa      	str	r2, [r7, #12]
 800064e:	2b00      	cmp	r3, #0
 8000650:	d1e5      	bne.n	800061e <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 8000652:	f3bf 8f4f 	dsb	sy
}
 8000656:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000658:	4b08      	ldr	r3, [pc, #32]	; (800067c <SCB_EnableDCache+0x84>)
 800065a:	695b      	ldr	r3, [r3, #20]
 800065c:	4a07      	ldr	r2, [pc, #28]	; (800067c <SCB_EnableDCache+0x84>)
 800065e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000662:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000664:	f3bf 8f4f 	dsb	sy
}
 8000668:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800066a:	f3bf 8f6f 	isb	sy
}
 800066e:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000670:	bf00      	nop
 8000672:	3714      	adds	r7, #20
 8000674:	46bd      	mov	sp, r7
 8000676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067a:	4770      	bx	lr
 800067c:	e000ed00 	.word	0xe000ed00

08000680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b082      	sub	sp, #8
 8000684:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */
/* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000686:	f7ff ff91 	bl	80005ac <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 800068a:	f7ff ffb5 	bl	80005f8 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068e:	f001 f816 	bl	80016be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000692:	f000 f94f 	bl	8000934 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000696:	f000 faad 	bl	8000bf4 <MX_GPIO_Init>
  MX_ETH_Init();
 800069a:	f000 f9db 	bl	8000a54 <MX_ETH_Init>
  MX_USART3_UART_Init();
 800069e:	f000 fa4b 	bl	8000b38 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80006a2:	f000 fa79 	bl	8000b98 <MX_USB_OTG_FS_PCD_Init>
  MX_CRC_Init();
 80006a6:	f000 f9b3 	bl	8000a10 <MX_CRC_Init>
  MX_TIM14_Init();
 80006aa:	f000 fa21 	bl	8000af0 <MX_TIM14_Init>
  /* USER CODE BEGIN 2 */
  // Start Timer/Counter
	HAL_TIM_Base_Start(&htim14);
 80006ae:	4886      	ldr	r0, [pc, #536]	; (80008c8 <main+0x248>)
 80006b0:	f003 f9fc 	bl	8003aac <HAL_TIM_Base_Start>

	// Create and initialize the network
	const ai_handle acts[] = { activations };
 80006b4:	4b85      	ldr	r3, [pc, #532]	; (80008cc <main+0x24c>)
 80006b6:	603b      	str	r3, [r7, #0]
	err = ai_combination_create_and_init(&combination, acts, NULL);
 80006b8:	463b      	mov	r3, r7
 80006ba:	2200      	movs	r2, #0
 80006bc:	4619      	mov	r1, r3
 80006be:	4884      	ldr	r0, [pc, #528]	; (80008d0 <main+0x250>)
 80006c0:	f004 fea0 	bl	8005404 <ai_combination_create_and_init>
 80006c4:	4603      	mov	r3, r0
 80006c6:	4a83      	ldr	r2, [pc, #524]	; (80008d4 <main+0x254>)
 80006c8:	6013      	str	r3, [r2, #0]
	if (err.type != AI_ERROR_NONE) {
 80006ca:	4b82      	ldr	r3, [pc, #520]	; (80008d4 <main+0x254>)
 80006cc:	781b      	ldrb	r3, [r3, #0]
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d010      	beq.n	80006f4 <main+0x74>
		uart_buf_len = sprintf(uart_buf,
 80006d2:	4981      	ldr	r1, [pc, #516]	; (80008d8 <main+0x258>)
 80006d4:	4881      	ldr	r0, [pc, #516]	; (80008dc <main+0x25c>)
 80006d6:	f008 fe5d 	bl	8009394 <siprintf>
 80006da:	4603      	mov	r3, r0
 80006dc:	461a      	mov	r2, r3
 80006de:	4b80      	ldr	r3, [pc, #512]	; (80008e0 <main+0x260>)
 80006e0:	601a      	str	r2, [r3, #0]
				"Error: cannot create or initialize the network");
		HAL_UART_Transmit(&huart3, (uint8_t*) uart_buf, uart_buf_len, 100);
 80006e2:	4b7f      	ldr	r3, [pc, #508]	; (80008e0 <main+0x260>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	2364      	movs	r3, #100	; 0x64
 80006ea:	497c      	ldr	r1, [pc, #496]	; (80008dc <main+0x25c>)
 80006ec:	487d      	ldr	r0, [pc, #500]	; (80008e4 <main+0x264>)
 80006ee:	f003 fb3b 	bl	8003d68 <HAL_UART_Transmit>
		while (1)
 80006f2:	e7fe      	b.n	80006f2 <main+0x72>
			;
	}

	// Retrieve the pointers to the model's input/output tensors
	ai_input = ai_combination_inputs_get(combination, NULL);
 80006f4:	4b76      	ldr	r3, [pc, #472]	; (80008d0 <main+0x250>)
 80006f6:	681b      	ldr	r3, [r3, #0]
 80006f8:	2100      	movs	r1, #0
 80006fa:	4618      	mov	r0, r3
 80006fc:	f004 fef6 	bl	80054ec <ai_combination_inputs_get>
 8000700:	4603      	mov	r3, r0
 8000702:	4a79      	ldr	r2, [pc, #484]	; (80008e8 <main+0x268>)
 8000704:	6013      	str	r3, [r2, #0]
	ai_output = ai_combination_outputs_get(combination, NULL);
 8000706:	4b72      	ldr	r3, [pc, #456]	; (80008d0 <main+0x250>)
 8000708:	681b      	ldr	r3, [r3, #0]
 800070a:	2100      	movs	r1, #0
 800070c:	4618      	mov	r0, r3
 800070e:	f004 ff07 	bl	8005520 <ai_combination_outputs_get>
 8000712:	4603      	mov	r3, r0
 8000714:	4a75      	ldr	r2, [pc, #468]	; (80008ec <main+0x26c>)
 8000716:	6013      	str	r3, [r2, #0]

	// Retrieve the @ of the in_data/out_data buffer
	in_data = (ai_float*) (ai_input[0].data);
 8000718:	4b73      	ldr	r3, [pc, #460]	; (80008e8 <main+0x268>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	685b      	ldr	r3, [r3, #4]
 800071e:	4a74      	ldr	r2, [pc, #464]	; (80008f0 <main+0x270>)
 8000720:	6013      	str	r3, [r2, #0]
	out_data = (ai_float*) (ai_output[0].data);
 8000722:	4b72      	ldr	r3, [pc, #456]	; (80008ec <main+0x26c>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	685b      	ldr	r3, [r3, #4]
 8000728:	4a72      	ldr	r2, [pc, #456]	; (80008f4 <main+0x274>)
 800072a:	6013      	str	r3, [r2, #0]

	// online training initialization
	ot_init(0.002f, 0.9f);
 800072c:	eddf 0a72 	vldr	s1, [pc, #456]	; 80008f8 <main+0x278>
 8000730:	ed9f 0a72 	vldr	s0, [pc, #456]	; 80008fc <main+0x27c>
 8000734:	f000 fc0e 	bl	8000f54 <ot_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Receive input label into y_real through UART
		if (HAL_UART_Receive(&huart3, (uint8_t*) (&y_real), sizeof(float),
 8000738:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800073c:	2204      	movs	r2, #4
 800073e:	4970      	ldr	r1, [pc, #448]	; (8000900 <main+0x280>)
 8000740:	4868      	ldr	r0, [pc, #416]	; (80008e4 <main+0x264>)
 8000742:	f003 fb94 	bl	8003e6e <HAL_UART_Receive>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d011      	beq.n	8000770 <main+0xf0>
				HAL_MAX_DELAY) != HAL_OK) {
			uart_buf_len =
					sprintf(uart_buf,
 800074c:	496d      	ldr	r1, [pc, #436]	; (8000904 <main+0x284>)
 800074e:	4863      	ldr	r0, [pc, #396]	; (80008dc <main+0x25c>)
 8000750:	f008 fe20 	bl	8009394 <siprintf>
 8000754:	4603      	mov	r3, r0
 8000756:	461a      	mov	r2, r3
			uart_buf_len =
 8000758:	4b61      	ldr	r3, [pc, #388]	; (80008e0 <main+0x260>)
 800075a:	601a      	str	r2, [r3, #0]
							"Error: fail to read input label into y_real through UART\r\n");
			HAL_UART_Transmit(&huart3, (uint8_t*) uart_buf, uart_buf_len,
 800075c:	4b60      	ldr	r3, [pc, #384]	; (80008e0 <main+0x260>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	b29a      	uxth	r2, r3
 8000762:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000766:	495d      	ldr	r1, [pc, #372]	; (80008dc <main+0x25c>)
 8000768:	485e      	ldr	r0, [pc, #376]	; (80008e4 <main+0x264>)
 800076a:	f003 fafd 	bl	8003d68 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			while (1)
 800076e:	e7fe      	b.n	800076e <main+0xee>
				;
		}

		// Receive input data into in_data array through UART
		if (HAL_UART_Receive(&huart3, (uint8_t*) in_data,
 8000770:	4b5f      	ldr	r3, [pc, #380]	; (80008f0 <main+0x270>)
 8000772:	6819      	ldr	r1, [r3, #0]
 8000774:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000778:	f44f 628c 	mov.w	r2, #1120	; 0x460
 800077c:	4859      	ldr	r0, [pc, #356]	; (80008e4 <main+0x264>)
 800077e:	f003 fb76 	bl	8003e6e <HAL_UART_Receive>
 8000782:	4603      	mov	r3, r0
 8000784:	2b00      	cmp	r3, #0
 8000786:	d011      	beq.n	80007ac <main+0x12c>
				AI_COMBINATION_IN_1_SIZE_BYTES, HAL_MAX_DELAY) != HAL_OK) {
			uart_buf_len =
					sprintf(uart_buf,
 8000788:	495f      	ldr	r1, [pc, #380]	; (8000908 <main+0x288>)
 800078a:	4854      	ldr	r0, [pc, #336]	; (80008dc <main+0x25c>)
 800078c:	f008 fe02 	bl	8009394 <siprintf>
 8000790:	4603      	mov	r3, r0
 8000792:	461a      	mov	r2, r3
			uart_buf_len =
 8000794:	4b52      	ldr	r3, [pc, #328]	; (80008e0 <main+0x260>)
 8000796:	601a      	str	r2, [r3, #0]
							"Error: fail to read input data into in_data array through UART\r\n");
			HAL_UART_Transmit(&huart3, (uint8_t*) uart_buf, uart_buf_len,
 8000798:	4b51      	ldr	r3, [pc, #324]	; (80008e0 <main+0x260>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	b29a      	uxth	r2, r3
 800079e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007a2:	494e      	ldr	r1, [pc, #312]	; (80008dc <main+0x25c>)
 80007a4:	484f      	ldr	r0, [pc, #316]	; (80008e4 <main+0x264>)
 80007a6:	f003 fadf 	bl	8003d68 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			while (1)
 80007aa:	e7fe      	b.n	80007aa <main+0x12a>
				;
		}

		// Receive inc_flag through UART
		if (HAL_UART_Receive(&huart3, (uint8_t*) (&ot_flag), sizeof(float),
 80007ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007b0:	2204      	movs	r2, #4
 80007b2:	4956      	ldr	r1, [pc, #344]	; (800090c <main+0x28c>)
 80007b4:	484b      	ldr	r0, [pc, #300]	; (80008e4 <main+0x264>)
 80007b6:	f003 fb5a 	bl	8003e6e <HAL_UART_Receive>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d011      	beq.n	80007e4 <main+0x164>
				HAL_MAX_DELAY) != HAL_OK) {
			uart_buf_len =
					sprintf(uart_buf,
 80007c0:	4953      	ldr	r1, [pc, #332]	; (8000910 <main+0x290>)
 80007c2:	4846      	ldr	r0, [pc, #280]	; (80008dc <main+0x25c>)
 80007c4:	f008 fde6 	bl	8009394 <siprintf>
 80007c8:	4603      	mov	r3, r0
 80007ca:	461a      	mov	r2, r3
			uart_buf_len =
 80007cc:	4b44      	ldr	r3, [pc, #272]	; (80008e0 <main+0x260>)
 80007ce:	601a      	str	r2, [r3, #0]
							"Error: fail to read inc_flag through UART\r\n");
			HAL_UART_Transmit(&huart3, (uint8_t*) uart_buf, uart_buf_len,
 80007d0:	4b43      	ldr	r3, [pc, #268]	; (80008e0 <main+0x260>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	b29a      	uxth	r2, r3
 80007d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007da:	4940      	ldr	r1, [pc, #256]	; (80008dc <main+0x25c>)
 80007dc:	4841      	ldr	r0, [pc, #260]	; (80008e4 <main+0x264>)
 80007de:	f003 fac3 	bl	8003d68 <HAL_UART_Transmit>
					HAL_MAX_DELAY);
			while (1)
 80007e2:	e7fe      	b.n	80007e2 <main+0x162>
				;
		}

		// Start Timer/Counter
		HAL_TIM_Base_Start(&htim14);
 80007e4:	4838      	ldr	r0, [pc, #224]	; (80008c8 <main+0x248>)
 80007e6:	f003 f961 	bl	8003aac <HAL_TIM_Base_Start>

		// Get start time stamp
		t_stamp_s_infe = htim14.Instance->CNT;
 80007ea:	4b37      	ldr	r3, [pc, #220]	; (80008c8 <main+0x248>)
 80007ec:	681b      	ldr	r3, [r3, #0]
 80007ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80007f0:	4a48      	ldr	r2, [pc, #288]	; (8000914 <main+0x294>)
 80007f2:	6013      	str	r3, [r2, #0]

		// Perform the inference
		n_batch = ai_combination_run(combination, &ai_input[0], &ai_output[0]);
 80007f4:	4b36      	ldr	r3, [pc, #216]	; (80008d0 <main+0x250>)
 80007f6:	681b      	ldr	r3, [r3, #0]
 80007f8:	4a3b      	ldr	r2, [pc, #236]	; (80008e8 <main+0x268>)
 80007fa:	6811      	ldr	r1, [r2, #0]
 80007fc:	4a3b      	ldr	r2, [pc, #236]	; (80008ec <main+0x26c>)
 80007fe:	6812      	ldr	r2, [r2, #0]
 8000800:	4618      	mov	r0, r3
 8000802:	f004 fee3 	bl	80055cc <ai_combination_run>
 8000806:	4603      	mov	r3, r0
 8000808:	4a43      	ldr	r2, [pc, #268]	; (8000918 <main+0x298>)
 800080a:	6013      	str	r3, [r2, #0]

		// Get end time stamp
		t_stamp_e_infe = htim14.Instance->CNT;
 800080c:	4b2e      	ldr	r3, [pc, #184]	; (80008c8 <main+0x248>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000812:	4a42      	ldr	r2, [pc, #264]	; (800091c <main+0x29c>)
 8000814:	6013      	str	r3, [r2, #0]

		// check if the inference is successful
		if (n_batch != 1) {
 8000816:	4b40      	ldr	r3, [pc, #256]	; (8000918 <main+0x298>)
 8000818:	681b      	ldr	r3, [r3, #0]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d01f      	beq.n	800085e <main+0x1de>
			err = ai_combination_get_error(combination);
 800081e:	4b2c      	ldr	r3, [pc, #176]	; (80008d0 <main+0x250>)
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	4618      	mov	r0, r3
 8000824:	f004 fdcc 	bl	80053c0 <ai_combination_get_error>
 8000828:	4603      	mov	r3, r0
 800082a:	4a2a      	ldr	r2, [pc, #168]	; (80008d4 <main+0x254>)
 800082c:	6013      	str	r3, [r2, #0]
			uart_buf_len =
					sprintf(uart_buf,
							"Error: cannot perform inference, error type=%d code=%d\r\n",
							err.type, err.code);
 800082e:	4b29      	ldr	r3, [pc, #164]	; (80008d4 <main+0x254>)
 8000830:	781b      	ldrb	r3, [r3, #0]
					sprintf(uart_buf,
 8000832:	461a      	mov	r2, r3
							err.type, err.code);
 8000834:	4b27      	ldr	r3, [pc, #156]	; (80008d4 <main+0x254>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f3c3 2317 	ubfx	r3, r3, #8, #24
					sprintf(uart_buf,
 800083c:	4938      	ldr	r1, [pc, #224]	; (8000920 <main+0x2a0>)
 800083e:	4827      	ldr	r0, [pc, #156]	; (80008dc <main+0x25c>)
 8000840:	f008 fda8 	bl	8009394 <siprintf>
 8000844:	4603      	mov	r3, r0
 8000846:	461a      	mov	r2, r3
			uart_buf_len =
 8000848:	4b25      	ldr	r3, [pc, #148]	; (80008e0 <main+0x260>)
 800084a:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, (uint8_t*) uart_buf, uart_buf_len, 100);
 800084c:	4b24      	ldr	r3, [pc, #144]	; (80008e0 <main+0x260>)
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	b29a      	uxth	r2, r3
 8000852:	2364      	movs	r3, #100	; 0x64
 8000854:	4921      	ldr	r1, [pc, #132]	; (80008dc <main+0x25c>)
 8000856:	4823      	ldr	r0, [pc, #140]	; (80008e4 <main+0x264>)
 8000858:	f003 fa86 	bl	8003d68 <HAL_UART_Transmit>
			while (1)
 800085c:	e7fe      	b.n	800085c <main+0x1dc>
				;
		}

		// Get start time stamp
		t_stamp_s_incr = htim14.Instance->CNT;
 800085e:	4b1a      	ldr	r3, [pc, #104]	; (80008c8 <main+0x248>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000864:	4a2f      	ldr	r2, [pc, #188]	; (8000924 <main+0x2a4>)
 8000866:	6013      	str	r3, [r2, #0]

		// update parameters
		if (ot_flag)
 8000868:	4b28      	ldr	r3, [pc, #160]	; (800090c <main+0x28c>)
 800086a:	edd3 7a00 	vldr	s15, [r3]
 800086e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8000872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000876:	d001      	beq.n	800087c <main+0x1fc>
			ot_update();
 8000878:	f000 fc62 	bl	8001140 <ot_update>

		// Get end time stamp
		t_stamp_e_incr = htim14.Instance->CNT;
 800087c:	4b12      	ldr	r3, [pc, #72]	; (80008c8 <main+0x248>)
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000882:	4a29      	ldr	r2, [pc, #164]	; (8000928 <main+0x2a8>)
 8000884:	6013      	str	r3, [r2, #0]

		// Retrieve the network output to float array y_proba
		for (uint32_t i = 0; i < AI_COMBINATION_OUT_1_SIZE; i++) {
 8000886:	2300      	movs	r3, #0
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	e00d      	b.n	80008a8 <main+0x228>
			y_proba[i] = ((float*) out_data)[i];
 800088c:	4b19      	ldr	r3, [pc, #100]	; (80008f4 <main+0x274>)
 800088e:	681a      	ldr	r2, [r3, #0]
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	009b      	lsls	r3, r3, #2
 8000894:	4413      	add	r3, r2
 8000896:	681a      	ldr	r2, [r3, #0]
 8000898:	4924      	ldr	r1, [pc, #144]	; (800092c <main+0x2ac>)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	440b      	add	r3, r1
 80008a0:	601a      	str	r2, [r3, #0]
		for (uint32_t i = 0; i < AI_COMBINATION_OUT_1_SIZE; i++) {
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	3301      	adds	r3, #1
 80008a6:	607b      	str	r3, [r7, #4]
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2b0b      	cmp	r3, #11
 80008ac:	d9ee      	bls.n	800088c <main+0x20c>
		}

		y_pred = get_y_pred();
 80008ae:	f000 fa43 	bl	8000d38 <get_y_pred>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4a1e      	ldr	r2, [pc, #120]	; (8000930 <main+0x2b0>)
 80008b6:	6013      	str	r3, [r2, #0]
						((float) (t_stamp_e_incr - t_stamp_s_incr)) / 10);
		HAL_UART_Transmit(&huart3, (uint8_t*) uart_buf, uart_buf_len, 100);*/

		// Transmit the predicted label through UART
		//uart_buf_len = sprintf(uart_buf, "%u", y_pred);
		HAL_UART_Transmit(&huart3, (uint8_t*)(&y_pred), sizeof(y_pred), HAL_MAX_DELAY);
 80008b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008bc:	2204      	movs	r2, #4
 80008be:	491c      	ldr	r1, [pc, #112]	; (8000930 <main+0x2b0>)
 80008c0:	4808      	ldr	r0, [pc, #32]	; (80008e4 <main+0x264>)
 80008c2:	f003 fa51 	bl	8003d68 <HAL_UART_Transmit>
		if (HAL_UART_Receive(&huart3, (uint8_t*) (&y_real), sizeof(float),
 80008c6:	e737      	b.n	8000738 <main+0xb8>
 80008c8:	20002148 	.word	0x20002148
 80008cc:	20002740 	.word	0x20002740
 80008d0:	20002724 	.word	0x20002724
 80008d4:	2000539c 	.word	0x2000539c
 80008d8:	08009e20 	.word	0x08009e20
 80008dc:	2000526c 	.word	0x2000526c
 80008e0:	20005398 	.word	0x20005398
 80008e4:	20002194 	.word	0x20002194
 80008e8:	20005264 	.word	0x20005264
 80008ec:	20005268 	.word	0x20005268
 80008f0:	20005240 	.word	0x20005240
 80008f4:	20005260 	.word	0x20005260
 80008f8:	3f666666 	.word	0x3f666666
 80008fc:	3b03126f 	.word	0x3b03126f
 8000900:	200053e4 	.word	0x200053e4
 8000904:	08009e50 	.word	0x08009e50
 8000908:	08009e8c 	.word	0x08009e8c
 800090c:	200053ec 	.word	0x200053ec
 8000910:	08009ed0 	.word	0x08009ed0
 8000914:	200053a4 	.word	0x200053a4
 8000918:	200053a0 	.word	0x200053a0
 800091c:	200053a8 	.word	0x200053a8
 8000920:	08009efc 	.word	0x08009efc
 8000924:	200053ac 	.word	0x200053ac
 8000928:	200053b0 	.word	0x200053b0
 800092c:	200053b4 	.word	0x200053b4
 8000930:	200053e8 	.word	0x200053e8

08000934 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b094      	sub	sp, #80	; 0x50
 8000938:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800093a:	f107 0320 	add.w	r3, r7, #32
 800093e:	2230      	movs	r2, #48	; 0x30
 8000940:	2100      	movs	r1, #0
 8000942:	4618      	mov	r0, r3
 8000944:	f008 fd8f 	bl	8009466 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000948:	f107 030c 	add.w	r3, r7, #12
 800094c:	2200      	movs	r2, #0
 800094e:	601a      	str	r2, [r3, #0]
 8000950:	605a      	str	r2, [r3, #4]
 8000952:	609a      	str	r2, [r3, #8]
 8000954:	60da      	str	r2, [r3, #12]
 8000956:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000958:	f001 ff36 	bl	80027c8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800095c:	4b2a      	ldr	r3, [pc, #168]	; (8000a08 <SystemClock_Config+0xd4>)
 800095e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000960:	4a29      	ldr	r2, [pc, #164]	; (8000a08 <SystemClock_Config+0xd4>)
 8000962:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000966:	6413      	str	r3, [r2, #64]	; 0x40
 8000968:	4b27      	ldr	r3, [pc, #156]	; (8000a08 <SystemClock_Config+0xd4>)
 800096a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000970:	60bb      	str	r3, [r7, #8]
 8000972:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000974:	4b25      	ldr	r3, [pc, #148]	; (8000a0c <SystemClock_Config+0xd8>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	4a24      	ldr	r2, [pc, #144]	; (8000a0c <SystemClock_Config+0xd8>)
 800097a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800097e:	6013      	str	r3, [r2, #0]
 8000980:	4b22      	ldr	r3, [pc, #136]	; (8000a0c <SystemClock_Config+0xd8>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800098c:	2301      	movs	r3, #1
 800098e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000990:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000994:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000996:	2302      	movs	r3, #2
 8000998:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800099a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800099e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009a0:	2304      	movs	r3, #4
 80009a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 216;
 80009a4:	23d8      	movs	r3, #216	; 0xd8
 80009a6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009a8:	2302      	movs	r3, #2
 80009aa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80009ac:	2309      	movs	r3, #9
 80009ae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009b0:	f107 0320 	add.w	r3, r7, #32
 80009b4:	4618      	mov	r0, r3
 80009b6:	f001 ff67 	bl	8002888 <HAL_RCC_OscConfig>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80009c0:	f000 f9ea 	bl	8000d98 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80009c4:	f001 ff10 	bl	80027e8 <HAL_PWREx_EnableOverDrive>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80009ce:	f000 f9e3 	bl	8000d98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009d2:	230f      	movs	r3, #15
 80009d4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009d6:	2302      	movs	r3, #2
 80009d8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009da:	2300      	movs	r3, #0
 80009dc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80009de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80009e2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009e4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009e8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80009ea:	f107 030c 	add.w	r3, r7, #12
 80009ee:	2107      	movs	r1, #7
 80009f0:	4618      	mov	r0, r3
 80009f2:	f002 f9ed 	bl	8002dd0 <HAL_RCC_ClockConfig>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 80009fc:	f000 f9cc 	bl	8000d98 <Error_Handler>
  }
}
 8000a00:	bf00      	nop
 8000a02:	3750      	adds	r7, #80	; 0x50
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	40023800 	.word	0x40023800
 8000a0c:	40007000 	.word	0x40007000

08000a10 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000a14:	4b0d      	ldr	r3, [pc, #52]	; (8000a4c <MX_CRC_Init+0x3c>)
 8000a16:	4a0e      	ldr	r2, [pc, #56]	; (8000a50 <MX_CRC_Init+0x40>)
 8000a18:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000a1a:	4b0c      	ldr	r3, [pc, #48]	; (8000a4c <MX_CRC_Init+0x3c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000a20:	4b0a      	ldr	r3, [pc, #40]	; (8000a4c <MX_CRC_Init+0x3c>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000a26:	4b09      	ldr	r3, [pc, #36]	; (8000a4c <MX_CRC_Init+0x3c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000a2c:	4b07      	ldr	r3, [pc, #28]	; (8000a4c <MX_CRC_Init+0x3c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000a32:	4b06      	ldr	r3, [pc, #24]	; (8000a4c <MX_CRC_Init+0x3c>)
 8000a34:	2201      	movs	r2, #1
 8000a36:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000a38:	4804      	ldr	r0, [pc, #16]	; (8000a4c <MX_CRC_Init+0x3c>)
 8000a3a:	f000 ffa7 	bl	800198c <HAL_CRC_Init>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000a44:	f000 f9a8 	bl	8000d98 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000a48:	bf00      	nop
 8000a4a:	bd80      	pop	{r7, pc}
 8000a4c:	20002074 	.word	0x20002074
 8000a50:	40023000 	.word	0x40023000

08000a54 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000a54:	b580      	push	{r7, lr}
 8000a56:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000a58:	4b1f      	ldr	r3, [pc, #124]	; (8000ad8 <MX_ETH_Init+0x84>)
 8000a5a:	4a20      	ldr	r2, [pc, #128]	; (8000adc <MX_ETH_Init+0x88>)
 8000a5c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000a5e:	4b20      	ldr	r3, [pc, #128]	; (8000ae0 <MX_ETH_Init+0x8c>)
 8000a60:	2200      	movs	r2, #0
 8000a62:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000a64:	4b1e      	ldr	r3, [pc, #120]	; (8000ae0 <MX_ETH_Init+0x8c>)
 8000a66:	2280      	movs	r2, #128	; 0x80
 8000a68:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000a6a:	4b1d      	ldr	r3, [pc, #116]	; (8000ae0 <MX_ETH_Init+0x8c>)
 8000a6c:	22e1      	movs	r2, #225	; 0xe1
 8000a6e:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000a70:	4b1b      	ldr	r3, [pc, #108]	; (8000ae0 <MX_ETH_Init+0x8c>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000a76:	4b1a      	ldr	r3, [pc, #104]	; (8000ae0 <MX_ETH_Init+0x8c>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000a7c:	4b18      	ldr	r3, [pc, #96]	; (8000ae0 <MX_ETH_Init+0x8c>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000a82:	4b15      	ldr	r3, [pc, #84]	; (8000ad8 <MX_ETH_Init+0x84>)
 8000a84:	4a16      	ldr	r2, [pc, #88]	; (8000ae0 <MX_ETH_Init+0x8c>)
 8000a86:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000a88:	4b13      	ldr	r3, [pc, #76]	; (8000ad8 <MX_ETH_Init+0x84>)
 8000a8a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000a8e:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000a90:	4b11      	ldr	r3, [pc, #68]	; (8000ad8 <MX_ETH_Init+0x84>)
 8000a92:	4a14      	ldr	r2, [pc, #80]	; (8000ae4 <MX_ETH_Init+0x90>)
 8000a94:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000a96:	4b10      	ldr	r3, [pc, #64]	; (8000ad8 <MX_ETH_Init+0x84>)
 8000a98:	4a13      	ldr	r2, [pc, #76]	; (8000ae8 <MX_ETH_Init+0x94>)
 8000a9a:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000a9c:	4b0e      	ldr	r3, [pc, #56]	; (8000ad8 <MX_ETH_Init+0x84>)
 8000a9e:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8000aa2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000aa4:	480c      	ldr	r0, [pc, #48]	; (8000ad8 <MX_ETH_Init+0x84>)
 8000aa6:	f001 f85b 	bl	8001b60 <HAL_ETH_Init>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000ab0:	f000 f972 	bl	8000d98 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000ab4:	2238      	movs	r2, #56	; 0x38
 8000ab6:	2100      	movs	r1, #0
 8000ab8:	480c      	ldr	r0, [pc, #48]	; (8000aec <MX_ETH_Init+0x98>)
 8000aba:	f008 fcd4 	bl	8009466 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000abe:	4b0b      	ldr	r3, [pc, #44]	; (8000aec <MX_ETH_Init+0x98>)
 8000ac0:	2221      	movs	r2, #33	; 0x21
 8000ac2:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000ac4:	4b09      	ldr	r3, [pc, #36]	; (8000aec <MX_ETH_Init+0x98>)
 8000ac6:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8000aca:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000acc:	4b07      	ldr	r3, [pc, #28]	; (8000aec <MX_ETH_Init+0x98>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000ad2:	bf00      	nop
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	20002098 	.word	0x20002098
 8000adc:	40028000 	.word	0x40028000
 8000ae0:	200053f0 	.word	0x200053f0
 8000ae4:	20001f7c 	.word	0x20001f7c
 8000ae8:	20001edc 	.word	0x20001edc
 8000aec:	2000203c 	.word	0x2000203c

08000af0 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8000af4:	4b0e      	ldr	r3, [pc, #56]	; (8000b30 <MX_TIM14_Init+0x40>)
 8000af6:	4a0f      	ldr	r2, [pc, #60]	; (8000b34 <MX_TIM14_Init+0x44>)
 8000af8:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 21600-1;
 8000afa:	4b0d      	ldr	r3, [pc, #52]	; (8000b30 <MX_TIM14_Init+0x40>)
 8000afc:	f245 425f 	movw	r2, #21599	; 0x545f
 8000b00:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b02:	4b0b      	ldr	r3, [pc, #44]	; (8000b30 <MX_TIM14_Init+0x40>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 65535;
 8000b08:	4b09      	ldr	r3, [pc, #36]	; (8000b30 <MX_TIM14_Init+0x40>)
 8000b0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b0e:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b10:	4b07      	ldr	r3, [pc, #28]	; (8000b30 <MX_TIM14_Init+0x40>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b16:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <MX_TIM14_Init+0x40>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000b1c:	4804      	ldr	r0, [pc, #16]	; (8000b30 <MX_TIM14_Init+0x40>)
 8000b1e:	f002 ff6d 	bl	80039fc <HAL_TIM_Base_Init>
 8000b22:	4603      	mov	r3, r0
 8000b24:	2b00      	cmp	r3, #0
 8000b26:	d001      	beq.n	8000b2c <MX_TIM14_Init+0x3c>
  {
    Error_Handler();
 8000b28:	f000 f936 	bl	8000d98 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8000b2c:	bf00      	nop
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20002148 	.word	0x20002148
 8000b34:	40002000 	.word	0x40002000

08000b38 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000b3c:	4b14      	ldr	r3, [pc, #80]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b3e:	4a15      	ldr	r2, [pc, #84]	; (8000b94 <MX_USART3_UART_Init+0x5c>)
 8000b40:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000b42:	4b13      	ldr	r3, [pc, #76]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b44:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000b48:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4a:	4b11      	ldr	r3, [pc, #68]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000b56:	4b0e      	ldr	r3, [pc, #56]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b5e:	220c      	movs	r2, #12
 8000b60:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b62:	4b0b      	ldr	r3, [pc, #44]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b68:	4b09      	ldr	r3, [pc, #36]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b6e:	4b08      	ldr	r3, [pc, #32]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b74:	4b06      	ldr	r3, [pc, #24]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000b7a:	4805      	ldr	r0, [pc, #20]	; (8000b90 <MX_USART3_UART_Init+0x58>)
 8000b7c:	f003 f8a6 	bl	8003ccc <HAL_UART_Init>
 8000b80:	4603      	mov	r3, r0
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d001      	beq.n	8000b8a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000b86:	f000 f907 	bl	8000d98 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000b8a:	bf00      	nop
 8000b8c:	bd80      	pop	{r7, pc}
 8000b8e:	bf00      	nop
 8000b90:	20002194 	.word	0x20002194
 8000b94:	40004800 	.word	0x40004800

08000b98 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000b9c:	4b14      	ldr	r3, [pc, #80]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b9e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000ba2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8000ba4:	4b12      	ldr	r3, [pc, #72]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000ba6:	2206      	movs	r2, #6
 8000ba8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000baa:	4b11      	ldr	r3, [pc, #68]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bac:	2202      	movs	r2, #2
 8000bae:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000bb0:	4b0f      	ldr	r3, [pc, #60]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000bb6:	4b0e      	ldr	r3, [pc, #56]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bb8:	2202      	movs	r2, #2
 8000bba:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000bbc:	4b0c      	ldr	r3, [pc, #48]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000bc2:	4b0b      	ldr	r3, [pc, #44]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000bc8:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bca:	2200      	movs	r2, #0
 8000bcc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000bce:	4b08      	ldr	r3, [pc, #32]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000bd4:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000bda:	4805      	ldr	r0, [pc, #20]	; (8000bf0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000bdc:	f001 fcab 	bl	8002536 <HAL_PCD_Init>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000be6:	f000 f8d7 	bl	8000d98 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000bea:	bf00      	nop
 8000bec:	bd80      	pop	{r7, pc}
 8000bee:	bf00      	nop
 8000bf0:	2000221c 	.word	0x2000221c

08000bf4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b08c      	sub	sp, #48	; 0x30
 8000bf8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bfa:	f107 031c 	add.w	r3, r7, #28
 8000bfe:	2200      	movs	r2, #0
 8000c00:	601a      	str	r2, [r3, #0]
 8000c02:	605a      	str	r2, [r3, #4]
 8000c04:	609a      	str	r2, [r3, #8]
 8000c06:	60da      	str	r2, [r3, #12]
 8000c08:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c0a:	4b47      	ldr	r3, [pc, #284]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0e:	4a46      	ldr	r2, [pc, #280]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c10:	f043 0304 	orr.w	r3, r3, #4
 8000c14:	6313      	str	r3, [r2, #48]	; 0x30
 8000c16:	4b44      	ldr	r3, [pc, #272]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c1a:	f003 0304 	and.w	r3, r3, #4
 8000c1e:	61bb      	str	r3, [r7, #24]
 8000c20:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c22:	4b41      	ldr	r3, [pc, #260]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c26:	4a40      	ldr	r2, [pc, #256]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000c2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c2e:	4b3e      	ldr	r3, [pc, #248]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000c36:	617b      	str	r3, [r7, #20]
 8000c38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c3a:	4b3b      	ldr	r3, [pc, #236]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3e:	4a3a      	ldr	r2, [pc, #232]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c40:	f043 0301 	orr.w	r3, r3, #1
 8000c44:	6313      	str	r3, [r2, #48]	; 0x30
 8000c46:	4b38      	ldr	r3, [pc, #224]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	f003 0301 	and.w	r3, r3, #1
 8000c4e:	613b      	str	r3, [r7, #16]
 8000c50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c52:	4b35      	ldr	r3, [pc, #212]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	4a34      	ldr	r2, [pc, #208]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c58:	f043 0302 	orr.w	r3, r3, #2
 8000c5c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c5e:	4b32      	ldr	r3, [pc, #200]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c62:	f003 0302 	and.w	r3, r3, #2
 8000c66:	60fb      	str	r3, [r7, #12]
 8000c68:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c6a:	4b2f      	ldr	r3, [pc, #188]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6e:	4a2e      	ldr	r2, [pc, #184]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c70:	f043 0308 	orr.w	r3, r3, #8
 8000c74:	6313      	str	r3, [r2, #48]	; 0x30
 8000c76:	4b2c      	ldr	r3, [pc, #176]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c7a:	f003 0308 	and.w	r3, r3, #8
 8000c7e:	60bb      	str	r3, [r7, #8]
 8000c80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c82:	4b29      	ldr	r3, [pc, #164]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c86:	4a28      	ldr	r2, [pc, #160]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c8e:	4b26      	ldr	r3, [pc, #152]	; (8000d28 <MX_GPIO_Init+0x134>)
 8000c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000ca0:	4822      	ldr	r0, [pc, #136]	; (8000d2c <MX_GPIO_Init+0x138>)
 8000ca2:	f001 fc2f 	bl	8002504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	2140      	movs	r1, #64	; 0x40
 8000caa:	4821      	ldr	r0, [pc, #132]	; (8000d30 <MX_GPIO_Init+0x13c>)
 8000cac:	f001 fc2a 	bl	8002504 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000cb0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cb6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000cba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f107 031c 	add.w	r3, r7, #28
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	481b      	ldr	r0, [pc, #108]	; (8000d34 <MX_GPIO_Init+0x140>)
 8000cc8:	f001 fa70 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ccc:	f244 0381 	movw	r3, #16513	; 0x4081
 8000cd0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cde:	f107 031c 	add.w	r3, r7, #28
 8000ce2:	4619      	mov	r1, r3
 8000ce4:	4811      	ldr	r0, [pc, #68]	; (8000d2c <MX_GPIO_Init+0x138>)
 8000ce6:	f001 fa61 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000cea:	2340      	movs	r3, #64	; 0x40
 8000cec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cee:	2301      	movs	r3, #1
 8000cf0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	4619      	mov	r1, r3
 8000d00:	480b      	ldr	r0, [pc, #44]	; (8000d30 <MX_GPIO_Init+0x13c>)
 8000d02:	f001 fa53 	bl	80021ac <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d06:	2380      	movs	r3, #128	; 0x80
 8000d08:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d0e:	2300      	movs	r3, #0
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d12:	f107 031c 	add.w	r3, r7, #28
 8000d16:	4619      	mov	r1, r3
 8000d18:	4805      	ldr	r0, [pc, #20]	; (8000d30 <MX_GPIO_Init+0x13c>)
 8000d1a:	f001 fa47 	bl	80021ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d1e:	bf00      	nop
 8000d20:	3730      	adds	r7, #48	; 0x30
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	40023800 	.word	0x40023800
 8000d2c:	40020400 	.word	0x40020400
 8000d30:	40021800 	.word	0x40021800
 8000d34:	40020800 	.word	0x40020800

08000d38 <get_y_pred>:

/* USER CODE BEGIN 4 */
uint32_t get_y_pred(void){
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
	ai_float y_proba_max = y_proba[0];
 8000d3e:	4b15      	ldr	r3, [pc, #84]	; (8000d94 <get_y_pred+0x5c>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	60fb      	str	r3, [r7, #12]
	uint32_t y_pred_ = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60bb      	str	r3, [r7, #8]
	for (uint32_t i = 1; i < AI_COMBINATION_OUT_1_SIZE; i++) {
 8000d48:	2301      	movs	r3, #1
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	e017      	b.n	8000d7e <get_y_pred+0x46>
		if (y_proba[i] > y_proba_max) {
 8000d4e:	4a11      	ldr	r2, [pc, #68]	; (8000d94 <get_y_pred+0x5c>)
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	009b      	lsls	r3, r3, #2
 8000d54:	4413      	add	r3, r2
 8000d56:	edd3 7a00 	vldr	s15, [r3]
 8000d5a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000d5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d66:	d507      	bpl.n	8000d78 <get_y_pred+0x40>
			y_proba_max = y_proba[i];
 8000d68:	4a0a      	ldr	r2, [pc, #40]	; (8000d94 <get_y_pred+0x5c>)
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	60fb      	str	r3, [r7, #12]
			y_pred_ = i;
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	60bb      	str	r3, [r7, #8]
	for (uint32_t i = 1; i < AI_COMBINATION_OUT_1_SIZE; i++) {
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	2b0b      	cmp	r3, #11
 8000d82:	d9e4      	bls.n	8000d4e <get_y_pred+0x16>
		}
	}
	return y_pred_;
 8000d84:	68bb      	ldr	r3, [r7, #8]
}
 8000d86:	4618      	mov	r0, r3
 8000d88:	3714      	adds	r7, #20
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	200053b4 	.word	0x200053b4

08000d98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d9c:	b672      	cpsid	i
}
 8000d9e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000da0:	e7fe      	b.n	8000da0 <Error_Handler+0x8>
	...

08000da4 <ot_cache_weights>:
AI_ALIGNED(4) uint8_t ot_wb_cache[OT_CLASSIFIER_DATA_WEIGHT_SIZE_BYTES + OT_CLASSIFIER_DATA_BIAS_SIZE_BYTES];
AI_ALIGNED(4) uint8_t ot_wb_icmt_t_cache[OT_CLASSIFIER_DATA_WEIGHT_SIZE_BYTES + OT_CLASSIFIER_DATA_BIAS_SIZE_BYTES];
float ot_lr;
float ot_momentum;

void ot_cache_weights(void){
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08c      	sub	sp, #48	; 0x30
 8000da8:	af00      	add	r7, sp, #0
	ai_observer_node node_info;
	node_info.c_idx = OT_CLASSIFIER_C_ID; /* index of the critical node */
 8000daa:	2317      	movs	r3, #23
 8000dac:	803b      	strh	r3, [r7, #0]
	if (ai_platform_observer_node_info(combination, &node_info)) {
 8000dae:	4b36      	ldr	r3, [pc, #216]	; (8000e88 <ot_cache_weights+0xe4>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	463a      	mov	r2, r7
 8000db4:	4611      	mov	r1, r2
 8000db6:	4618      	mov	r0, r3
 8000db8:	f006 fa34 	bl	8007224 <ai_platform_observer_node_info>
 8000dbc:	4603      	mov	r3, r0
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d05d      	beq.n	8000e7e <ot_cache_weights+0xda>
		ai_tensor_list *tl;
		tl = GET_TENSOR_LIST_WEIGTHS(node_info.tensors);
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	d903      	bls.n	8000dd2 <ot_cache_weights+0x2e>
 8000dca:	68fb      	ldr	r3, [r7, #12]
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	3318      	adds	r3, #24
 8000dd0:	e000      	b.n	8000dd4 <ot_cache_weights+0x30>
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	627b      	str	r3, [r7, #36]	; 0x24
		uintptr_t dst_addr = (uintptr_t) &ot_wb_cache[0];
 8000dd6:	4b2d      	ldr	r3, [pc, #180]	; (8000e8c <ot_cache_weights+0xe8>)
 8000dd8:	62fb      	str	r3, [r7, #44]	; 0x2c
		AI_FOR_EACH_TENSOR_LIST_DO(i, t, tl){
 8000dda:	2300      	movs	r3, #0
 8000ddc:	623b      	str	r3, [r7, #32]
 8000dde:	2300      	movs	r3, #0
 8000de0:	62bb      	str	r3, [r7, #40]	; 0x28
 8000de2:	e031      	b.n	8000e48 <ot_cache_weights+0xa4>
			// Retrieve the @/size of the data
			const uintptr_t src_addr = (uintptr_t) AI_TENSOR_ARRAY_GET_DATA_ADDR(t);
 8000de4:	6a3b      	ldr	r3, [r7, #32]
 8000de6:	699b      	ldr	r3, [r3, #24]
 8000de8:	68db      	ldr	r3, [r3, #12]
 8000dea:	61fb      	str	r3, [r7, #28]
			const ai_size sz = AI_TENSOR_ARRAY_BYTE_SIZE(t);
 8000dec:	6a3b      	ldr	r3, [r7, #32]
 8000dee:	699b      	ldr	r3, [r3, #24]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	6a3b      	ldr	r3, [r7, #32]
 8000df4:	699b      	ldr	r3, [r3, #24]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	4619      	mov	r1, r3
 8000dfa:	4610      	mov	r0, r2
 8000dfc:	f004 fc8a 	bl	8005714 <ai_array_get_byte_size>
 8000e00:	61b8      	str	r0, [r7, #24]
			// Copy the data tensor in the SW cache
			memcpy(dst_addr, src_addr, sz);
 8000e02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000e04:	69f9      	ldr	r1, [r7, #28]
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f008 fb71 	bl	80094f0 <memcpy>
			// set the new effective address
			AI_TENSOR_ARRAY_UPDATE_DATA_ADDR(t, dst_addr);
 8000e0e:	6a3b      	ldr	r3, [r7, #32]
 8000e10:	699b      	ldr	r3, [r3, #24]
 8000e12:	617b      	str	r3, [r7, #20]
 8000e14:	697b      	ldr	r3, [r7, #20]
 8000e16:	689b      	ldr	r3, [r3, #8]
 8000e18:	461a      	mov	r2, r3
 8000e1a:	697b      	ldr	r3, [r7, #20]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	613b      	str	r3, [r7, #16]
 8000e22:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	60da      	str	r2, [r3, #12]
 8000e28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	4413      	add	r3, r2
 8000e2e:	461a      	mov	r2, r3
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	609a      	str	r2, [r3, #8]
			dst_addr += OT_ALIGN_UP(sz, 4);
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	3303      	adds	r3, #3
 8000e38:	f023 0303 	bic.w	r3, r3, #3
 8000e3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000e3e:	4413      	add	r3, r2
 8000e40:	62fb      	str	r3, [r7, #44]	; 0x2c
		AI_FOR_EACH_TENSOR_LIST_DO(i, t, tl){
 8000e42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e44:	3301      	adds	r3, #1
 8000e46:	62bb      	str	r3, [r7, #40]	; 0x28
 8000e48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d003      	beq.n	8000e56 <ot_cache_weights+0xb2>
 8000e4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e50:	881b      	ldrh	r3, [r3, #0]
 8000e52:	461a      	mov	r2, r3
 8000e54:	e000      	b.n	8000e58 <ot_cache_weights+0xb4>
 8000e56:	2200      	movs	r2, #0
 8000e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	d90f      	bls.n	8000e7e <ot_cache_weights+0xda>
 8000e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d006      	beq.n	8000e74 <ot_cache_weights+0xd0>
 8000e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e68:	685a      	ldr	r2, [r3, #4]
 8000e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000e6c:	009b      	lsls	r3, r3, #2
 8000e6e:	4413      	add	r3, r2
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	e000      	b.n	8000e76 <ot_cache_weights+0xd2>
 8000e74:	2300      	movs	r3, #0
 8000e76:	623b      	str	r3, [r7, #32]
 8000e78:	6a3b      	ldr	r3, [r7, #32]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d1b2      	bne.n	8000de4 <ot_cache_weights+0x40>
		}
	}
}
 8000e7e:	bf00      	nop
 8000e80:	3730      	adds	r7, #48	; 0x30
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}
 8000e86:	bf00      	nop
 8000e88:	20002724 	.word	0x20002724
 8000e8c:	20006820 	.word	0x20006820

08000e90 <ot_observer_cb>:

ai_observer_node_cb ot_observer_cb(const ai_handle cookie, const ai_u32 flags, const ai_observer_node *node) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b08e      	sub	sp, #56	; 0x38
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	60f8      	str	r0, [r7, #12]
 8000e98:	60b9      	str	r1, [r7, #8]
 8000e9a:	607a      	str	r2, [r7, #4]
	ai_tensor_list *tl;
	ai_observer_node node_info;
	node_info.c_idx = OT_PRE_CLASSIFIER_C_ID;
 8000e9c:	2316      	movs	r3, #22
 8000e9e:	82bb      	strh	r3, [r7, #20]
	if (node->c_idx == OT_PRE_CLASSIFIER_C_ID) {
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	881b      	ldrh	r3, [r3, #0]
 8000ea4:	2b16      	cmp	r3, #22
 8000ea6:	d14c      	bne.n	8000f42 <ot_observer_cb+0xb2>
		ai_platform_observer_node_info(combination, &node_info);
 8000ea8:	4b28      	ldr	r3, [pc, #160]	; (8000f4c <ot_observer_cb+0xbc>)
 8000eaa:	681b      	ldr	r3, [r3, #0]
 8000eac:	f107 0214 	add.w	r2, r7, #20
 8000eb0:	4611      	mov	r1, r2
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	f006 f9b6 	bl	8007224 <ai_platform_observer_node_info>
		tl = GET_TENSOR_LIST_OUT(node_info.tensors);
 8000eb8:	6a3b      	ldr	r3, [r7, #32]
 8000eba:	881b      	ldrh	r3, [r3, #0]
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d903      	bls.n	8000ec8 <ot_observer_cb+0x38>
 8000ec0:	6a3b      	ldr	r3, [r7, #32]
 8000ec2:	685b      	ldr	r3, [r3, #4]
 8000ec4:	330c      	adds	r3, #12
 8000ec6:	e000      	b.n	8000eca <ot_observer_cb+0x3a>
 8000ec8:	2300      	movs	r3, #0
 8000eca:	62fb      	str	r3, [r7, #44]	; 0x2c
		AI_FOR_EACH_TENSOR_LIST_DO(i, t, tl){
 8000ecc:	2300      	movs	r3, #0
 8000ece:	62bb      	str	r3, [r7, #40]	; 0x28
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	637b      	str	r3, [r7, #52]	; 0x34
 8000ed4:	e01a      	b.n	8000f0c <ot_observer_cb+0x7c>
			float *tmp = (float*) AI_TENSOR_ARRAY_GET_DATA_ADDR(t);
 8000ed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000ed8:	699b      	ldr	r3, [r3, #24]
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	627b      	str	r3, [r7, #36]	; 0x24
			for (uint32_t k = 0; k < OT_CLASSIFIER_IN_SIZE; k++)
 8000ede:	2300      	movs	r3, #0
 8000ee0:	633b      	str	r3, [r7, #48]	; 0x30
 8000ee2:	e00c      	b.n	8000efe <ot_observer_cb+0x6e>
				((float*) in_dense)[k] = tmp[k];
 8000ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ee6:	009b      	lsls	r3, r3, #2
 8000ee8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000eea:	441a      	add	r2, r3
 8000eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000eee:	009b      	lsls	r3, r3, #2
 8000ef0:	4917      	ldr	r1, [pc, #92]	; (8000f50 <ot_observer_cb+0xc0>)
 8000ef2:	440b      	add	r3, r1
 8000ef4:	6812      	ldr	r2, [r2, #0]
 8000ef6:	601a      	str	r2, [r3, #0]
			for (uint32_t k = 0; k < OT_CLASSIFIER_IN_SIZE; k++)
 8000ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000efa:	3301      	adds	r3, #1
 8000efc:	633b      	str	r3, [r7, #48]	; 0x30
 8000efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000f00:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8000f04:	d3ee      	bcc.n	8000ee4 <ot_observer_cb+0x54>
		AI_FOR_EACH_TENSOR_LIST_DO(i, t, tl){
 8000f06:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f08:	3301      	adds	r3, #1
 8000f0a:	637b      	str	r3, [r7, #52]	; 0x34
 8000f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d003      	beq.n	8000f1a <ot_observer_cb+0x8a>
 8000f12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f14:	881b      	ldrh	r3, [r3, #0]
 8000f16:	461a      	mov	r2, r3
 8000f18:	e000      	b.n	8000f1c <ot_observer_cb+0x8c>
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f1e:	429a      	cmp	r2, r3
 8000f20:	d90f      	bls.n	8000f42 <ot_observer_cb+0xb2>
 8000f22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f24:	685b      	ldr	r3, [r3, #4]
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d006      	beq.n	8000f38 <ot_observer_cb+0xa8>
 8000f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000f2c:	685a      	ldr	r2, [r3, #4]
 8000f2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	4413      	add	r3, r2
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	e000      	b.n	8000f3a <ot_observer_cb+0xaa>
 8000f38:	2300      	movs	r3, #0
 8000f3a:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d1c9      	bne.n	8000ed6 <ot_observer_cb+0x46>
		}
	}
	return 0;
 8000f42:	2300      	movs	r3, #0
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	3738      	adds	r7, #56	; 0x38
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20002724 	.word	0x20002724
 8000f50:	20005420 	.word	0x20005420

08000f54 <ot_init>:

void ot_init(float ot_lr_, float ot_momentum_){
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f5e:	edc7 0a00 	vstr	s1, [r7]
	// load the weights of classifier into software cache
	ot_cache_weights();
 8000f62:	f7ff ff1f 	bl	8000da4 <ot_cache_weights>
	// register call-back for observer
	ai_platform_observer_register(combination, ot_observer_cb, &i_u_observer_ctx, AI_OBSERVER_POST_EVT);
 8000f66:	4b09      	ldr	r3, [pc, #36]	; (8000f8c <ot_init+0x38>)
 8000f68:	6818      	ldr	r0, [r3, #0]
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	4a08      	ldr	r2, [pc, #32]	; (8000f90 <ot_init+0x3c>)
 8000f6e:	4909      	ldr	r1, [pc, #36]	; (8000f94 <ot_init+0x40>)
 8000f70:	f006 fa2e 	bl	80073d0 <ai_platform_observer_register>
	// reset the ot_icmt_t_cache to all zeros
	ot_reset_icmt_t_cache();
 8000f74:	f000 f906 	bl	8001184 <ot_reset_icmt_t_cache>
	// set the learning rate and momentum
	ot_lr = ot_lr_;
 8000f78:	4a07      	ldr	r2, [pc, #28]	; (8000f98 <ot_init+0x44>)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	6013      	str	r3, [r2, #0]
	ot_momentum = ot_momentum_;
 8000f7e:	4a07      	ldr	r2, [pc, #28]	; (8000f9c <ot_init+0x48>)
 8000f80:	683b      	ldr	r3, [r7, #0]
 8000f82:	6013      	str	r3, [r2, #0]
}
 8000f84:	bf00      	nop
 8000f86:	3708      	adds	r7, #8
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20002724 	.word	0x20002724
 8000f90:	200053f8 	.word	0x200053f8
 8000f94:	08000e91 	.word	0x08000e91
 8000f98:	20024880 	.word	0x20024880
 8000f9c:	20024884 	.word	0x20024884

08000fa0 <ot_update_w>:

void ot_update_w(uint32_t s_, uint32_t t_) {
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
 8000fa8:	6039      	str	r1, [r7, #0]
	uint32_t w_idx = s_ * OT_CLASSIFIER_IN_SIZE + t_;
 8000faa:	687a      	ldr	r2, [r7, #4]
 8000fac:	4613      	mov	r3, r2
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	4413      	add	r3, r2
 8000fb2:	021b      	lsls	r3, r3, #8
 8000fb4:	461a      	mov	r2, r3
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	4413      	add	r3, r2
 8000fba:	60fb      	str	r3, [r7, #12]
	((float*) ot_wb_icmt_t_cache)[w_idx] = ot_momentum * ((float*) ot_wb_icmt_t_cache)[w_idx] + OT_W_GRADIENT(s_, t_);
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4a27      	ldr	r2, [pc, #156]	; (8001060 <ot_update_w+0xc0>)
 8000fc2:	4413      	add	r3, r2
 8000fc4:	ed93 7a00 	vldr	s14, [r3]
 8000fc8:	4b26      	ldr	r3, [pc, #152]	; (8001064 <ot_update_w+0xc4>)
 8000fca:	edd3 7a00 	vldr	s15, [r3]
 8000fce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000fd2:	683b      	ldr	r3, [r7, #0]
 8000fd4:	009b      	lsls	r3, r3, #2
 8000fd6:	4a24      	ldr	r2, [pc, #144]	; (8001068 <ot_update_w+0xc8>)
 8000fd8:	4413      	add	r3, r2
 8000fda:	edd3 6a00 	vldr	s13, [r3]
 8000fde:	4b23      	ldr	r3, [pc, #140]	; (800106c <ot_update_w+0xcc>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	4413      	add	r3, r2
 8000fe8:	ed93 6a00 	vldr	s12, [r3]
 8000fec:	4b20      	ldr	r3, [pc, #128]	; (8001070 <ot_update_w+0xd0>)
 8000fee:	edd3 7a00 	vldr	s15, [r3]
 8000ff2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000ff6:	ee17 2a90 	vmov	r2, s15
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	4293      	cmp	r3, r2
 8000ffe:	d102      	bne.n	8001006 <ot_update_w+0x66>
 8001000:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001004:	e001      	b.n	800100a <ot_update_w+0x6a>
 8001006:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8001074 <ot_update_w+0xd4>
 800100a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800100e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	009b      	lsls	r3, r3, #2
 8001016:	4a12      	ldr	r2, [pc, #72]	; (8001060 <ot_update_w+0xc0>)
 8001018:	4413      	add	r3, r2
 800101a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800101e:	edc3 7a00 	vstr	s15, [r3]
	((float*) ot_wb_cache)[w_idx] -= ot_lr * ((float*) ot_wb_icmt_t_cache)[w_idx];
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	009b      	lsls	r3, r3, #2
 8001026:	4a14      	ldr	r2, [pc, #80]	; (8001078 <ot_update_w+0xd8>)
 8001028:	4413      	add	r3, r2
 800102a:	ed93 7a00 	vldr	s14, [r3]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	009b      	lsls	r3, r3, #2
 8001032:	4a0b      	ldr	r2, [pc, #44]	; (8001060 <ot_update_w+0xc0>)
 8001034:	4413      	add	r3, r2
 8001036:	edd3 6a00 	vldr	s13, [r3]
 800103a:	4b10      	ldr	r3, [pc, #64]	; (800107c <ot_update_w+0xdc>)
 800103c:	edd3 7a00 	vldr	s15, [r3]
 8001040:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	4a0b      	ldr	r2, [pc, #44]	; (8001078 <ot_update_w+0xd8>)
 800104a:	4413      	add	r3, r2
 800104c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001050:	edc3 7a00 	vstr	s15, [r3]
}
 8001054:	bf00      	nop
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	20015850 	.word	0x20015850
 8001064:	20024884 	.word	0x20024884
 8001068:	20005420 	.word	0x20005420
 800106c:	20005260 	.word	0x20005260
 8001070:	200053e4 	.word	0x200053e4
 8001074:	00000000 	.word	0x00000000
 8001078:	20006820 	.word	0x20006820
 800107c:	20024880 	.word	0x20024880

08001080 <ot_update_b>:

void ot_update_b(uint32_t s_) {
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
	uint32_t b_idx = OT_CLASSIFIER_DATA_WEIGHT_SIZE + s_;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	f503 5370 	add.w	r3, r3, #15360	; 0x3c00
 800108e:	60fb      	str	r3, [r7, #12]
	((float*) ot_wb_icmt_t_cache)[b_idx] = ot_momentum * ((float*) ot_wb_icmt_t_cache)[b_idx] + OT_B_GRADIENT(s_);
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	4a23      	ldr	r2, [pc, #140]	; (8001124 <ot_update_b+0xa4>)
 8001096:	4413      	add	r3, r2
 8001098:	ed93 7a00 	vldr	s14, [r3]
 800109c:	4b22      	ldr	r3, [pc, #136]	; (8001128 <ot_update_b+0xa8>)
 800109e:	edd3 7a00 	vldr	s15, [r3]
 80010a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010a6:	4b21      	ldr	r3, [pc, #132]	; (800112c <ot_update_b+0xac>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	4413      	add	r3, r2
 80010b0:	edd3 6a00 	vldr	s13, [r3]
 80010b4:	4b1e      	ldr	r3, [pc, #120]	; (8001130 <ot_update_b+0xb0>)
 80010b6:	edd3 7a00 	vldr	s15, [r3]
 80010ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80010be:	ee17 2a90 	vmov	r2, s15
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	4293      	cmp	r3, r2
 80010c6:	d102      	bne.n	80010ce <ot_update_b+0x4e>
 80010c8:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80010cc:	e001      	b.n	80010d2 <ot_update_b+0x52>
 80010ce:	eddf 7a19 	vldr	s15, [pc, #100]	; 8001134 <ot_update_b+0xb4>
 80010d2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	4a12      	ldr	r2, [pc, #72]	; (8001124 <ot_update_b+0xa4>)
 80010dc:	4413      	add	r3, r2
 80010de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e2:	edc3 7a00 	vstr	s15, [r3]
	((float*) ot_wb_cache)[b_idx] -= ot_lr * ((float*) ot_wb_icmt_t_cache)[b_idx];
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	009b      	lsls	r3, r3, #2
 80010ea:	4a13      	ldr	r2, [pc, #76]	; (8001138 <ot_update_b+0xb8>)
 80010ec:	4413      	add	r3, r2
 80010ee:	ed93 7a00 	vldr	s14, [r3]
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	009b      	lsls	r3, r3, #2
 80010f6:	4a0b      	ldr	r2, [pc, #44]	; (8001124 <ot_update_b+0xa4>)
 80010f8:	4413      	add	r3, r2
 80010fa:	edd3 6a00 	vldr	s13, [r3]
 80010fe:	4b0f      	ldr	r3, [pc, #60]	; (800113c <ot_update_b+0xbc>)
 8001100:	edd3 7a00 	vldr	s15, [r3]
 8001104:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	4a0a      	ldr	r2, [pc, #40]	; (8001138 <ot_update_b+0xb8>)
 800110e:	4413      	add	r3, r2
 8001110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001114:	edc3 7a00 	vstr	s15, [r3]
}
 8001118:	bf00      	nop
 800111a:	3714      	adds	r7, #20
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr
 8001124:	20015850 	.word	0x20015850
 8001128:	20024884 	.word	0x20024884
 800112c:	20005260 	.word	0x20005260
 8001130:	200053e4 	.word	0x200053e4
 8001134:	00000000 	.word	0x00000000
 8001138:	20006820 	.word	0x20006820
 800113c:	20024880 	.word	0x20024880

08001140 <ot_update>:

void ot_update(void) {
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af00      	add	r7, sp, #0
	for (uint32_t s_ = 0; s_ < OT_CLASSIFIER_OUT_SIZE; s_++) {
 8001146:	2300      	movs	r3, #0
 8001148:	607b      	str	r3, [r7, #4]
 800114a:	e013      	b.n	8001174 <ot_update+0x34>
		for (uint32_t t_ = 0; t_ < OT_CLASSIFIER_IN_SIZE; t_++){
 800114c:	2300      	movs	r3, #0
 800114e:	603b      	str	r3, [r7, #0]
 8001150:	e006      	b.n	8001160 <ot_update+0x20>
			ot_update_w(s_, t_);
 8001152:	6839      	ldr	r1, [r7, #0]
 8001154:	6878      	ldr	r0, [r7, #4]
 8001156:	f7ff ff23 	bl	8000fa0 <ot_update_w>
		for (uint32_t t_ = 0; t_ < OT_CLASSIFIER_IN_SIZE; t_++){
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	3301      	adds	r3, #1
 800115e:	603b      	str	r3, [r7, #0]
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001166:	d3f4      	bcc.n	8001152 <ot_update+0x12>
		}
		ot_update_b(s_);
 8001168:	6878      	ldr	r0, [r7, #4]
 800116a:	f7ff ff89 	bl	8001080 <ot_update_b>
	for (uint32_t s_ = 0; s_ < OT_CLASSIFIER_OUT_SIZE; s_++) {
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	3301      	adds	r3, #1
 8001172:	607b      	str	r3, [r7, #4]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	2b0b      	cmp	r3, #11
 8001178:	d9e8      	bls.n	800114c <ot_update+0xc>
	}
}
 800117a:	bf00      	nop
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}

08001184 <ot_reset_icmt_t_cache>:

void ot_reset_icmt_t_cache(void) {
 8001184:	b580      	push	{r7, lr}
 8001186:	af00      	add	r7, sp, #0
	memset(ot_wb_icmt_t_cache, 0, sizeof(ot_wb_icmt_t_cache));
 8001188:	f24f 0230 	movw	r2, #61488	; 0xf030
 800118c:	2100      	movs	r1, #0
 800118e:	4802      	ldr	r0, [pc, #8]	; (8001198 <ot_reset_icmt_t_cache+0x14>)
 8001190:	f008 f969 	bl	8009466 <memset>
}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20015850 	.word	0x20015850

0800119c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80011a2:	4b0f      	ldr	r3, [pc, #60]	; (80011e0 <HAL_MspInit+0x44>)
 80011a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a6:	4a0e      	ldr	r2, [pc, #56]	; (80011e0 <HAL_MspInit+0x44>)
 80011a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011ac:	6413      	str	r3, [r2, #64]	; 0x40
 80011ae:	4b0c      	ldr	r3, [pc, #48]	; (80011e0 <HAL_MspInit+0x44>)
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b6:	607b      	str	r3, [r7, #4]
 80011b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ba:	4b09      	ldr	r3, [pc, #36]	; (80011e0 <HAL_MspInit+0x44>)
 80011bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011be:	4a08      	ldr	r2, [pc, #32]	; (80011e0 <HAL_MspInit+0x44>)
 80011c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c4:	6453      	str	r3, [r2, #68]	; 0x44
 80011c6:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <HAL_MspInit+0x44>)
 80011c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ce:	603b      	str	r3, [r7, #0]
 80011d0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	40023800 	.word	0x40023800

080011e4 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b085      	sub	sp, #20
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a0a      	ldr	r2, [pc, #40]	; (800121c <HAL_CRC_MspInit+0x38>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d10b      	bne.n	800120e <HAL_CRC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80011f6:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <HAL_CRC_MspInit+0x3c>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011fa:	4a09      	ldr	r2, [pc, #36]	; (8001220 <HAL_CRC_MspInit+0x3c>)
 80011fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001200:	6313      	str	r3, [r2, #48]	; 0x30
 8001202:	4b07      	ldr	r3, [pc, #28]	; (8001220 <HAL_CRC_MspInit+0x3c>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001206:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800120a:	60fb      	str	r3, [r7, #12]
 800120c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800120e:	bf00      	nop
 8001210:	3714      	adds	r7, #20
 8001212:	46bd      	mov	sp, r7
 8001214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	40023000 	.word	0x40023000
 8001220:	40023800 	.word	0x40023800

08001224 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b08e      	sub	sp, #56	; 0x38
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a4e      	ldr	r2, [pc, #312]	; (800137c <HAL_ETH_MspInit+0x158>)
 8001242:	4293      	cmp	r3, r2
 8001244:	f040 8096 	bne.w	8001374 <HAL_ETH_MspInit+0x150>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001248:	4b4d      	ldr	r3, [pc, #308]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 800124a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124c:	4a4c      	ldr	r2, [pc, #304]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 800124e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001252:	6313      	str	r3, [r2, #48]	; 0x30
 8001254:	4b4a      	ldr	r3, [pc, #296]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001258:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800125c:	623b      	str	r3, [r7, #32]
 800125e:	6a3b      	ldr	r3, [r7, #32]
 8001260:	4b47      	ldr	r3, [pc, #284]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 8001262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001264:	4a46      	ldr	r2, [pc, #280]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 8001266:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800126a:	6313      	str	r3, [r2, #48]	; 0x30
 800126c:	4b44      	ldr	r3, [pc, #272]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 800126e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001270:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001274:	61fb      	str	r3, [r7, #28]
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	4b41      	ldr	r3, [pc, #260]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 800127a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127c:	4a40      	ldr	r2, [pc, #256]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 800127e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8001282:	6313      	str	r3, [r2, #48]	; 0x30
 8001284:	4b3e      	ldr	r3, [pc, #248]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 8001286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001288:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800128c:	61bb      	str	r3, [r7, #24]
 800128e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001290:	4b3b      	ldr	r3, [pc, #236]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 8001292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001294:	4a3a      	ldr	r2, [pc, #232]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 8001296:	f043 0304 	orr.w	r3, r3, #4
 800129a:	6313      	str	r3, [r2, #48]	; 0x30
 800129c:	4b38      	ldr	r3, [pc, #224]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 800129e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012a0:	f003 0304 	and.w	r3, r3, #4
 80012a4:	617b      	str	r3, [r7, #20]
 80012a6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a8:	4b35      	ldr	r3, [pc, #212]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 80012aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ac:	4a34      	ldr	r2, [pc, #208]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 80012ae:	f043 0301 	orr.w	r3, r3, #1
 80012b2:	6313      	str	r3, [r2, #48]	; 0x30
 80012b4:	4b32      	ldr	r3, [pc, #200]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 80012b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012b8:	f003 0301 	and.w	r3, r3, #1
 80012bc:	613b      	str	r3, [r7, #16]
 80012be:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012c0:	4b2f      	ldr	r3, [pc, #188]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 80012c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c4:	4a2e      	ldr	r2, [pc, #184]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 80012c6:	f043 0302 	orr.w	r3, r3, #2
 80012ca:	6313      	str	r3, [r2, #48]	; 0x30
 80012cc:	4b2c      	ldr	r3, [pc, #176]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 80012ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d0:	f003 0302 	and.w	r3, r3, #2
 80012d4:	60fb      	str	r3, [r7, #12]
 80012d6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80012d8:	4b29      	ldr	r3, [pc, #164]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 80012da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012dc:	4a28      	ldr	r2, [pc, #160]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 80012de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012e2:	6313      	str	r3, [r2, #48]	; 0x30
 80012e4:	4b26      	ldr	r3, [pc, #152]	; (8001380 <HAL_ETH_MspInit+0x15c>)
 80012e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012ec:	60bb      	str	r3, [r7, #8]
 80012ee:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80012f0:	2332      	movs	r3, #50	; 0x32
 80012f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012f4:	2302      	movs	r3, #2
 80012f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f8:	2300      	movs	r3, #0
 80012fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012fc:	2303      	movs	r3, #3
 80012fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001300:	230b      	movs	r3, #11
 8001302:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001304:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001308:	4619      	mov	r1, r3
 800130a:	481e      	ldr	r0, [pc, #120]	; (8001384 <HAL_ETH_MspInit+0x160>)
 800130c:	f000 ff4e 	bl	80021ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001310:	2386      	movs	r3, #134	; 0x86
 8001312:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001314:	2302      	movs	r3, #2
 8001316:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001318:	2300      	movs	r3, #0
 800131a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800131c:	2303      	movs	r3, #3
 800131e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001320:	230b      	movs	r3, #11
 8001322:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001324:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001328:	4619      	mov	r1, r3
 800132a:	4817      	ldr	r0, [pc, #92]	; (8001388 <HAL_ETH_MspInit+0x164>)
 800132c:	f000 ff3e 	bl	80021ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001330:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001334:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001336:	2302      	movs	r3, #2
 8001338:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800133e:	2303      	movs	r3, #3
 8001340:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001342:	230b      	movs	r3, #11
 8001344:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8001346:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800134a:	4619      	mov	r1, r3
 800134c:	480f      	ldr	r0, [pc, #60]	; (800138c <HAL_ETH_MspInit+0x168>)
 800134e:	f000 ff2d 	bl	80021ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001352:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001356:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001358:	2302      	movs	r3, #2
 800135a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135c:	2300      	movs	r3, #0
 800135e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001360:	2303      	movs	r3, #3
 8001362:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001364:	230b      	movs	r3, #11
 8001366:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001368:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800136c:	4619      	mov	r1, r3
 800136e:	4808      	ldr	r0, [pc, #32]	; (8001390 <HAL_ETH_MspInit+0x16c>)
 8001370:	f000 ff1c 	bl	80021ac <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8001374:	bf00      	nop
 8001376:	3738      	adds	r7, #56	; 0x38
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40028000 	.word	0x40028000
 8001380:	40023800 	.word	0x40023800
 8001384:	40020800 	.word	0x40020800
 8001388:	40020000 	.word	0x40020000
 800138c:	40020400 	.word	0x40020400
 8001390:	40021800 	.word	0x40021800

08001394 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM14)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	4a0a      	ldr	r2, [pc, #40]	; (80013cc <HAL_TIM_Base_MspInit+0x38>)
 80013a2:	4293      	cmp	r3, r2
 80013a4:	d10b      	bne.n	80013be <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM14_MspInit 0 */

  /* USER CODE END TIM14_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM14_CLK_ENABLE();
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <HAL_TIM_Base_MspInit+0x3c>)
 80013a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013aa:	4a09      	ldr	r2, [pc, #36]	; (80013d0 <HAL_TIM_Base_MspInit+0x3c>)
 80013ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013b0:	6413      	str	r3, [r2, #64]	; 0x40
 80013b2:	4b07      	ldr	r3, [pc, #28]	; (80013d0 <HAL_TIM_Base_MspInit+0x3c>)
 80013b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }

}
 80013be:	bf00      	nop
 80013c0:	3714      	adds	r7, #20
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	40002000 	.word	0x40002000
 80013d0:	40023800 	.word	0x40023800

080013d4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b0aa      	sub	sp, #168	; 0xa8
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013dc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80013e0:	2200      	movs	r2, #0
 80013e2:	601a      	str	r2, [r3, #0]
 80013e4:	605a      	str	r2, [r3, #4]
 80013e6:	609a      	str	r2, [r3, #8]
 80013e8:	60da      	str	r2, [r3, #12]
 80013ea:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80013ec:	f107 0310 	add.w	r3, r7, #16
 80013f0:	2284      	movs	r2, #132	; 0x84
 80013f2:	2100      	movs	r1, #0
 80013f4:	4618      	mov	r0, r3
 80013f6:	f008 f836 	bl	8009466 <memset>
  if(huart->Instance==USART3)
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a22      	ldr	r2, [pc, #136]	; (8001488 <HAL_UART_MspInit+0xb4>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d13c      	bne.n	800147e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001404:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001408:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800140a:	2300      	movs	r3, #0
 800140c:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800140e:	f107 0310 	add.w	r3, r7, #16
 8001412:	4618      	mov	r0, r3
 8001414:	f001 ff02 	bl	800321c <HAL_RCCEx_PeriphCLKConfig>
 8001418:	4603      	mov	r3, r0
 800141a:	2b00      	cmp	r3, #0
 800141c:	d001      	beq.n	8001422 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800141e:	f7ff fcbb 	bl	8000d98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001422:	4b1a      	ldr	r3, [pc, #104]	; (800148c <HAL_UART_MspInit+0xb8>)
 8001424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001426:	4a19      	ldr	r2, [pc, #100]	; (800148c <HAL_UART_MspInit+0xb8>)
 8001428:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800142c:	6413      	str	r3, [r2, #64]	; 0x40
 800142e:	4b17      	ldr	r3, [pc, #92]	; (800148c <HAL_UART_MspInit+0xb8>)
 8001430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001432:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800143a:	4b14      	ldr	r3, [pc, #80]	; (800148c <HAL_UART_MspInit+0xb8>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	4a13      	ldr	r2, [pc, #76]	; (800148c <HAL_UART_MspInit+0xb8>)
 8001440:	f043 0308 	orr.w	r3, r3, #8
 8001444:	6313      	str	r3, [r2, #48]	; 0x30
 8001446:	4b11      	ldr	r3, [pc, #68]	; (800148c <HAL_UART_MspInit+0xb8>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	f003 0308 	and.w	r3, r3, #8
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001452:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001456:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800145a:	2302      	movs	r3, #2
 800145c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001460:	2300      	movs	r3, #0
 8001462:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001466:	2303      	movs	r3, #3
 8001468:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800146c:	2307      	movs	r3, #7
 800146e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001472:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001476:	4619      	mov	r1, r3
 8001478:	4805      	ldr	r0, [pc, #20]	; (8001490 <HAL_UART_MspInit+0xbc>)
 800147a:	f000 fe97 	bl	80021ac <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800147e:	bf00      	nop
 8001480:	37a8      	adds	r7, #168	; 0xa8
 8001482:	46bd      	mov	sp, r7
 8001484:	bd80      	pop	{r7, pc}
 8001486:	bf00      	nop
 8001488:	40004800 	.word	0x40004800
 800148c:	40023800 	.word	0x40023800
 8001490:	40020c00 	.word	0x40020c00

08001494 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b0ac      	sub	sp, #176	; 0xb0
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80014a0:	2200      	movs	r2, #0
 80014a2:	601a      	str	r2, [r3, #0]
 80014a4:	605a      	str	r2, [r3, #4]
 80014a6:	609a      	str	r2, [r3, #8]
 80014a8:	60da      	str	r2, [r3, #12]
 80014aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014ac:	f107 0318 	add.w	r3, r7, #24
 80014b0:	2284      	movs	r2, #132	; 0x84
 80014b2:	2100      	movs	r1, #0
 80014b4:	4618      	mov	r0, r3
 80014b6:	f007 ffd6 	bl	8009466 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014c2:	d159      	bne.n	8001578 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80014c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80014c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014d0:	f107 0318 	add.w	r3, r7, #24
 80014d4:	4618      	mov	r0, r3
 80014d6:	f001 fea1 	bl	800321c <HAL_RCCEx_PeriphCLKConfig>
 80014da:	4603      	mov	r3, r0
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d001      	beq.n	80014e4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80014e0:	f7ff fc5a 	bl	8000d98 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e4:	4b26      	ldr	r3, [pc, #152]	; (8001580 <HAL_PCD_MspInit+0xec>)
 80014e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e8:	4a25      	ldr	r2, [pc, #148]	; (8001580 <HAL_PCD_MspInit+0xec>)
 80014ea:	f043 0301 	orr.w	r3, r3, #1
 80014ee:	6313      	str	r3, [r2, #48]	; 0x30
 80014f0:	4b23      	ldr	r3, [pc, #140]	; (8001580 <HAL_PCD_MspInit+0xec>)
 80014f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014f4:	f003 0301 	and.w	r3, r3, #1
 80014f8:	617b      	str	r3, [r7, #20]
 80014fa:	697b      	ldr	r3, [r7, #20]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80014fc:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001500:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001504:	2302      	movs	r3, #2
 8001506:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001510:	2303      	movs	r3, #3
 8001512:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001516:	230a      	movs	r3, #10
 8001518:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800151c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001520:	4619      	mov	r1, r3
 8001522:	4818      	ldr	r0, [pc, #96]	; (8001584 <HAL_PCD_MspInit+0xf0>)
 8001524:	f000 fe42 	bl	80021ac <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001528:	f44f 7300 	mov.w	r3, #512	; 0x200
 800152c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001530:	2300      	movs	r3, #0
 8001532:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800153c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001540:	4619      	mov	r1, r3
 8001542:	4810      	ldr	r0, [pc, #64]	; (8001584 <HAL_PCD_MspInit+0xf0>)
 8001544:	f000 fe32 	bl	80021ac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001548:	4b0d      	ldr	r3, [pc, #52]	; (8001580 <HAL_PCD_MspInit+0xec>)
 800154a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800154c:	4a0c      	ldr	r2, [pc, #48]	; (8001580 <HAL_PCD_MspInit+0xec>)
 800154e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001552:	6353      	str	r3, [r2, #52]	; 0x34
 8001554:	4b0a      	ldr	r3, [pc, #40]	; (8001580 <HAL_PCD_MspInit+0xec>)
 8001556:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001558:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800155c:	613b      	str	r3, [r7, #16]
 800155e:	693b      	ldr	r3, [r7, #16]
 8001560:	4b07      	ldr	r3, [pc, #28]	; (8001580 <HAL_PCD_MspInit+0xec>)
 8001562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001564:	4a06      	ldr	r2, [pc, #24]	; (8001580 <HAL_PCD_MspInit+0xec>)
 8001566:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800156a:	6453      	str	r3, [r2, #68]	; 0x44
 800156c:	4b04      	ldr	r3, [pc, #16]	; (8001580 <HAL_PCD_MspInit+0xec>)
 800156e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001570:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001574:	60fb      	str	r3, [r7, #12]
 8001576:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8001578:	bf00      	nop
 800157a:	37b0      	adds	r7, #176	; 0xb0
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	40023800 	.word	0x40023800
 8001584:	40020000 	.word	0x40020000

08001588 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800158c:	e7fe      	b.n	800158c <NMI_Handler+0x4>

0800158e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001592:	e7fe      	b.n	8001592 <HardFault_Handler+0x4>

08001594 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001594:	b480      	push	{r7}
 8001596:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001598:	e7fe      	b.n	8001598 <MemManage_Handler+0x4>

0800159a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800159a:	b480      	push	{r7}
 800159c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800159e:	e7fe      	b.n	800159e <BusFault_Handler+0x4>

080015a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015a4:	e7fe      	b.n	80015a4 <UsageFault_Handler+0x4>

080015a6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr

080015b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015c2:	b480      	push	{r7}
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015c6:	bf00      	nop
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015d4:	f000 f8b0 	bl	8001738 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015d8:	bf00      	nop
 80015da:	bd80      	pop	{r7, pc}

080015dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80015e4:	4a14      	ldr	r2, [pc, #80]	; (8001638 <_sbrk+0x5c>)
 80015e6:	4b15      	ldr	r3, [pc, #84]	; (800163c <_sbrk+0x60>)
 80015e8:	1ad3      	subs	r3, r2, r3
 80015ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80015f0:	4b13      	ldr	r3, [pc, #76]	; (8001640 <_sbrk+0x64>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d102      	bne.n	80015fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80015f8:	4b11      	ldr	r3, [pc, #68]	; (8001640 <_sbrk+0x64>)
 80015fa:	4a12      	ldr	r2, [pc, #72]	; (8001644 <_sbrk+0x68>)
 80015fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80015fe:	4b10      	ldr	r3, [pc, #64]	; (8001640 <_sbrk+0x64>)
 8001600:	681a      	ldr	r2, [r3, #0]
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	4413      	add	r3, r2
 8001606:	693a      	ldr	r2, [r7, #16]
 8001608:	429a      	cmp	r2, r3
 800160a:	d207      	bcs.n	800161c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800160c:	f007 ff44 	bl	8009498 <__errno>
 8001610:	4603      	mov	r3, r0
 8001612:	220c      	movs	r2, #12
 8001614:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800161a:	e009      	b.n	8001630 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800161c:	4b08      	ldr	r3, [pc, #32]	; (8001640 <_sbrk+0x64>)
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001622:	4b07      	ldr	r3, [pc, #28]	; (8001640 <_sbrk+0x64>)
 8001624:	681a      	ldr	r2, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	4413      	add	r3, r2
 800162a:	4a05      	ldr	r2, [pc, #20]	; (8001640 <_sbrk+0x64>)
 800162c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800162e:	68fb      	ldr	r3, [r7, #12]
}
 8001630:	4618      	mov	r0, r3
 8001632:	3718      	adds	r7, #24
 8001634:	46bd      	mov	sp, r7
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20050000 	.word	0x20050000
 800163c:	00000800 	.word	0x00000800
 8001640:	20024888 	.word	0x20024888
 8001644:	20024b38 	.word	0x20024b38

08001648 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800164c:	4b06      	ldr	r3, [pc, #24]	; (8001668 <SystemInit+0x20>)
 800164e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001652:	4a05      	ldr	r2, [pc, #20]	; (8001668 <SystemInit+0x20>)
 8001654:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001658:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800165c:	bf00      	nop
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	e000ed00 	.word	0xe000ed00

0800166c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800166c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80016a4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001670:	480d      	ldr	r0, [pc, #52]	; (80016a8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001672:	490e      	ldr	r1, [pc, #56]	; (80016ac <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001674:	4a0e      	ldr	r2, [pc, #56]	; (80016b0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001676:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001678:	e002      	b.n	8001680 <LoopCopyDataInit>

0800167a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800167a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800167c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800167e:	3304      	adds	r3, #4

08001680 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001680:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001682:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001684:	d3f9      	bcc.n	800167a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001686:	4a0b      	ldr	r2, [pc, #44]	; (80016b4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001688:	4c0b      	ldr	r4, [pc, #44]	; (80016b8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800168a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800168c:	e001      	b.n	8001692 <LoopFillZerobss>

0800168e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800168e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001690:	3204      	adds	r2, #4

08001692 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001692:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001694:	d3fb      	bcc.n	800168e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001696:	f7ff ffd7 	bl	8001648 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800169a:	f007 ff03 	bl	80094a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800169e:	f7fe ffef 	bl	8000680 <main>
  bx  lr    
 80016a2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80016a4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80016a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016ac:	20001edc 	.word	0x20001edc
  ldr r2, =_sidata
 80016b0:	0803507c 	.word	0x0803507c
  ldr r2, =_sbss
 80016b4:	20002020 	.word	0x20002020
  ldr r4, =_ebss
 80016b8:	20024b38 	.word	0x20024b38

080016bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016bc:	e7fe      	b.n	80016bc <ADC_IRQHandler>

080016be <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016be:	b580      	push	{r7, lr}
 80016c0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016c2:	2003      	movs	r0, #3
 80016c4:	f000 f92e 	bl	8001924 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016c8:	2000      	movs	r0, #0
 80016ca:	f000 f805 	bl	80016d8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016ce:	f7ff fd65 	bl	800119c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016d2:	2300      	movs	r3, #0
}
 80016d4:	4618      	mov	r0, r3
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b082      	sub	sp, #8
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016e0:	4b12      	ldr	r3, [pc, #72]	; (800172c <HAL_InitTick+0x54>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	4b12      	ldr	r3, [pc, #72]	; (8001730 <HAL_InitTick+0x58>)
 80016e6:	781b      	ldrb	r3, [r3, #0]
 80016e8:	4619      	mov	r1, r3
 80016ea:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80016f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f6:	4618      	mov	r0, r3
 80016f8:	f000 f93b 	bl	8001972 <HAL_SYSTICK_Config>
 80016fc:	4603      	mov	r3, r0
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d001      	beq.n	8001706 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e00e      	b.n	8001724 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b0f      	cmp	r3, #15
 800170a:	d80a      	bhi.n	8001722 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800170c:	2200      	movs	r2, #0
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001714:	f000 f911 	bl	800193a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001718:	4a06      	ldr	r2, [pc, #24]	; (8001734 <HAL_InitTick+0x5c>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800171e:	2300      	movs	r3, #0
 8001720:	e000      	b.n	8001724 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
}
 8001724:	4618      	mov	r0, r3
 8001726:	3708      	adds	r7, #8
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	20000000 	.word	0x20000000
 8001730:	20000008 	.word	0x20000008
 8001734:	20000004 	.word	0x20000004

08001738 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001738:	b480      	push	{r7}
 800173a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <HAL_IncTick+0x20>)
 800173e:	781b      	ldrb	r3, [r3, #0]
 8001740:	461a      	mov	r2, r3
 8001742:	4b06      	ldr	r3, [pc, #24]	; (800175c <HAL_IncTick+0x24>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4413      	add	r3, r2
 8001748:	4a04      	ldr	r2, [pc, #16]	; (800175c <HAL_IncTick+0x24>)
 800174a:	6013      	str	r3, [r2, #0]
}
 800174c:	bf00      	nop
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	20000008 	.word	0x20000008
 800175c:	2002488c 	.word	0x2002488c

08001760 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001760:	b480      	push	{r7}
 8001762:	af00      	add	r7, sp, #0
  return uwTick;
 8001764:	4b03      	ldr	r3, [pc, #12]	; (8001774 <HAL_GetTick+0x14>)
 8001766:	681b      	ldr	r3, [r3, #0]
}
 8001768:	4618      	mov	r0, r3
 800176a:	46bd      	mov	sp, r7
 800176c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	2002488c 	.word	0x2002488c

08001778 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001780:	f7ff ffee 	bl	8001760 <HAL_GetTick>
 8001784:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001790:	d005      	beq.n	800179e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001792:	4b0a      	ldr	r3, [pc, #40]	; (80017bc <HAL_Delay+0x44>)
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	461a      	mov	r2, r3
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	4413      	add	r3, r2
 800179c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800179e:	bf00      	nop
 80017a0:	f7ff ffde 	bl	8001760 <HAL_GetTick>
 80017a4:	4602      	mov	r2, r0
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	1ad3      	subs	r3, r2, r3
 80017aa:	68fa      	ldr	r2, [r7, #12]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d8f7      	bhi.n	80017a0 <HAL_Delay+0x28>
  {
  }
}
 80017b0:	bf00      	nop
 80017b2:	bf00      	nop
 80017b4:	3710      	adds	r7, #16
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	20000008 	.word	0x20000008

080017c0 <__NVIC_SetPriorityGrouping>:
{
 80017c0:	b480      	push	{r7}
 80017c2:	b085      	sub	sp, #20
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	f003 0307 	and.w	r3, r3, #7
 80017ce:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017d0:	4b0b      	ldr	r3, [pc, #44]	; (8001800 <__NVIC_SetPriorityGrouping+0x40>)
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017d6:	68ba      	ldr	r2, [r7, #8]
 80017d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017dc:	4013      	ands	r3, r2
 80017de:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017e4:	68bb      	ldr	r3, [r7, #8]
 80017e6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80017e8:	4b06      	ldr	r3, [pc, #24]	; (8001804 <__NVIC_SetPriorityGrouping+0x44>)
 80017ea:	4313      	orrs	r3, r2
 80017ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80017ee:	4a04      	ldr	r2, [pc, #16]	; (8001800 <__NVIC_SetPriorityGrouping+0x40>)
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	60d3      	str	r3, [r2, #12]
}
 80017f4:	bf00      	nop
 80017f6:	3714      	adds	r7, #20
 80017f8:	46bd      	mov	sp, r7
 80017fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fe:	4770      	bx	lr
 8001800:	e000ed00 	.word	0xe000ed00
 8001804:	05fa0000 	.word	0x05fa0000

08001808 <__NVIC_GetPriorityGrouping>:
{
 8001808:	b480      	push	{r7}
 800180a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800180c:	4b04      	ldr	r3, [pc, #16]	; (8001820 <__NVIC_GetPriorityGrouping+0x18>)
 800180e:	68db      	ldr	r3, [r3, #12]
 8001810:	0a1b      	lsrs	r3, r3, #8
 8001812:	f003 0307 	and.w	r3, r3, #7
}
 8001816:	4618      	mov	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181e:	4770      	bx	lr
 8001820:	e000ed00 	.word	0xe000ed00

08001824 <__NVIC_SetPriority>:
{
 8001824:	b480      	push	{r7}
 8001826:	b083      	sub	sp, #12
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	6039      	str	r1, [r7, #0]
 800182e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001830:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001834:	2b00      	cmp	r3, #0
 8001836:	db0a      	blt.n	800184e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	b2da      	uxtb	r2, r3
 800183c:	490c      	ldr	r1, [pc, #48]	; (8001870 <__NVIC_SetPriority+0x4c>)
 800183e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001842:	0112      	lsls	r2, r2, #4
 8001844:	b2d2      	uxtb	r2, r2
 8001846:	440b      	add	r3, r1
 8001848:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800184c:	e00a      	b.n	8001864 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	b2da      	uxtb	r2, r3
 8001852:	4908      	ldr	r1, [pc, #32]	; (8001874 <__NVIC_SetPriority+0x50>)
 8001854:	79fb      	ldrb	r3, [r7, #7]
 8001856:	f003 030f 	and.w	r3, r3, #15
 800185a:	3b04      	subs	r3, #4
 800185c:	0112      	lsls	r2, r2, #4
 800185e:	b2d2      	uxtb	r2, r2
 8001860:	440b      	add	r3, r1
 8001862:	761a      	strb	r2, [r3, #24]
}
 8001864:	bf00      	nop
 8001866:	370c      	adds	r7, #12
 8001868:	46bd      	mov	sp, r7
 800186a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186e:	4770      	bx	lr
 8001870:	e000e100 	.word	0xe000e100
 8001874:	e000ed00 	.word	0xe000ed00

08001878 <NVIC_EncodePriority>:
{
 8001878:	b480      	push	{r7}
 800187a:	b089      	sub	sp, #36	; 0x24
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	f003 0307 	and.w	r3, r3, #7
 800188a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800188c:	69fb      	ldr	r3, [r7, #28]
 800188e:	f1c3 0307 	rsb	r3, r3, #7
 8001892:	2b04      	cmp	r3, #4
 8001894:	bf28      	it	cs
 8001896:	2304      	movcs	r3, #4
 8001898:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	3304      	adds	r3, #4
 800189e:	2b06      	cmp	r3, #6
 80018a0:	d902      	bls.n	80018a8 <NVIC_EncodePriority+0x30>
 80018a2:	69fb      	ldr	r3, [r7, #28]
 80018a4:	3b03      	subs	r3, #3
 80018a6:	e000      	b.n	80018aa <NVIC_EncodePriority+0x32>
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018ac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80018b0:	69bb      	ldr	r3, [r7, #24]
 80018b2:	fa02 f303 	lsl.w	r3, r2, r3
 80018b6:	43da      	mvns	r2, r3
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	401a      	ands	r2, r3
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80018c0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	fa01 f303 	lsl.w	r3, r1, r3
 80018ca:	43d9      	mvns	r1, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018d0:	4313      	orrs	r3, r2
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3724      	adds	r7, #36	; 0x24
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
	...

080018e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b082      	sub	sp, #8
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	3b01      	subs	r3, #1
 80018ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018f0:	d301      	bcc.n	80018f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80018f2:	2301      	movs	r3, #1
 80018f4:	e00f      	b.n	8001916 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018f6:	4a0a      	ldr	r2, [pc, #40]	; (8001920 <SysTick_Config+0x40>)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	3b01      	subs	r3, #1
 80018fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018fe:	210f      	movs	r1, #15
 8001900:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001904:	f7ff ff8e 	bl	8001824 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001908:	4b05      	ldr	r3, [pc, #20]	; (8001920 <SysTick_Config+0x40>)
 800190a:	2200      	movs	r2, #0
 800190c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800190e:	4b04      	ldr	r3, [pc, #16]	; (8001920 <SysTick_Config+0x40>)
 8001910:	2207      	movs	r2, #7
 8001912:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	e000e010 	.word	0xe000e010

08001924 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800192c:	6878      	ldr	r0, [r7, #4]
 800192e:	f7ff ff47 	bl	80017c0 <__NVIC_SetPriorityGrouping>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800193a:	b580      	push	{r7, lr}
 800193c:	b086      	sub	sp, #24
 800193e:	af00      	add	r7, sp, #0
 8001940:	4603      	mov	r3, r0
 8001942:	60b9      	str	r1, [r7, #8]
 8001944:	607a      	str	r2, [r7, #4]
 8001946:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001948:	2300      	movs	r3, #0
 800194a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800194c:	f7ff ff5c 	bl	8001808 <__NVIC_GetPriorityGrouping>
 8001950:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001952:	687a      	ldr	r2, [r7, #4]
 8001954:	68b9      	ldr	r1, [r7, #8]
 8001956:	6978      	ldr	r0, [r7, #20]
 8001958:	f7ff ff8e 	bl	8001878 <NVIC_EncodePriority>
 800195c:	4602      	mov	r2, r0
 800195e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001962:	4611      	mov	r1, r2
 8001964:	4618      	mov	r0, r3
 8001966:	f7ff ff5d 	bl	8001824 <__NVIC_SetPriority>
}
 800196a:	bf00      	nop
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800197a:	6878      	ldr	r0, [r7, #4]
 800197c:	f7ff ffb0 	bl	80018e0 <SysTick_Config>
 8001980:	4603      	mov	r3, r0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3708      	adds	r7, #8
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
	...

0800198c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b082      	sub	sp, #8
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d101      	bne.n	800199e <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e054      	b.n	8001a48 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	7f5b      	ldrb	r3, [r3, #29]
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d105      	bne.n	80019b4 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80019ae:	6878      	ldr	r0, [r7, #4]
 80019b0:	f7ff fc18 	bl	80011e4 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	2202      	movs	r2, #2
 80019b8:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	791b      	ldrb	r3, [r3, #4]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10c      	bne.n	80019dc <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4a22      	ldr	r2, [pc, #136]	; (8001a50 <HAL_CRC_Init+0xc4>)
 80019c8:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	689a      	ldr	r2, [r3, #8]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f022 0218 	bic.w	r2, r2, #24
 80019d8:	609a      	str	r2, [r3, #8]
 80019da:	e00c      	b.n	80019f6 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6899      	ldr	r1, [r3, #8]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	461a      	mov	r2, r3
 80019e6:	6878      	ldr	r0, [r7, #4]
 80019e8:	f000 f834 	bl	8001a54 <HAL_CRCEx_Polynomial_Set>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e028      	b.n	8001a48 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	795b      	ldrb	r3, [r3, #5]
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d105      	bne.n	8001a0a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001a06:	611a      	str	r2, [r3, #16]
 8001a08:	e004      	b.n	8001a14 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	6912      	ldr	r2, [r2, #16]
 8001a12:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	f023 0160 	bic.w	r1, r3, #96	; 0x60
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	695a      	ldr	r2, [r3, #20]
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	430a      	orrs	r2, r1
 8001a28:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	689b      	ldr	r3, [r3, #8]
 8001a30:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	699a      	ldr	r2, [r3, #24]
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	2201      	movs	r2, #1
 8001a44:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8001a46:	2300      	movs	r3, #0
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	3708      	adds	r7, #8
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bd80      	pop	{r7, pc}
 8001a50:	04c11db7 	.word	0x04c11db7

08001a54 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001a54:	b480      	push	{r7}
 8001a56:	b087      	sub	sp, #28
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a60:	2300      	movs	r3, #0
 8001a62:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001a64:	231f      	movs	r3, #31
 8001a66:	613b      	str	r3, [r7, #16]
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001a68:	bf00      	nop
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	1e5a      	subs	r2, r3, #1
 8001a6e:	613a      	str	r2, [r7, #16]
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d009      	beq.n	8001a88 <HAL_CRCEx_Polynomial_Set+0x34>
 8001a74:	693b      	ldr	r3, [r7, #16]
 8001a76:	f003 031f 	and.w	r3, r3, #31
 8001a7a:	68ba      	ldr	r2, [r7, #8]
 8001a7c:	fa22 f303 	lsr.w	r3, r2, r3
 8001a80:	f003 0301 	and.w	r3, r3, #1
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0f0      	beq.n	8001a6a <HAL_CRCEx_Polynomial_Set+0x16>
  {
  }

  switch (PolyLength)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2b18      	cmp	r3, #24
 8001a8c:	d846      	bhi.n	8001b1c <HAL_CRCEx_Polynomial_Set+0xc8>
 8001a8e:	a201      	add	r2, pc, #4	; (adr r2, 8001a94 <HAL_CRCEx_Polynomial_Set+0x40>)
 8001a90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a94:	08001b23 	.word	0x08001b23
 8001a98:	08001b1d 	.word	0x08001b1d
 8001a9c:	08001b1d 	.word	0x08001b1d
 8001aa0:	08001b1d 	.word	0x08001b1d
 8001aa4:	08001b1d 	.word	0x08001b1d
 8001aa8:	08001b1d 	.word	0x08001b1d
 8001aac:	08001b1d 	.word	0x08001b1d
 8001ab0:	08001b1d 	.word	0x08001b1d
 8001ab4:	08001b11 	.word	0x08001b11
 8001ab8:	08001b1d 	.word	0x08001b1d
 8001abc:	08001b1d 	.word	0x08001b1d
 8001ac0:	08001b1d 	.word	0x08001b1d
 8001ac4:	08001b1d 	.word	0x08001b1d
 8001ac8:	08001b1d 	.word	0x08001b1d
 8001acc:	08001b1d 	.word	0x08001b1d
 8001ad0:	08001b1d 	.word	0x08001b1d
 8001ad4:	08001b05 	.word	0x08001b05
 8001ad8:	08001b1d 	.word	0x08001b1d
 8001adc:	08001b1d 	.word	0x08001b1d
 8001ae0:	08001b1d 	.word	0x08001b1d
 8001ae4:	08001b1d 	.word	0x08001b1d
 8001ae8:	08001b1d 	.word	0x08001b1d
 8001aec:	08001b1d 	.word	0x08001b1d
 8001af0:	08001b1d 	.word	0x08001b1d
 8001af4:	08001af9 	.word	0x08001af9
  {
    case CRC_POLYLENGTH_7B:
      if (msb >= HAL_CRC_LENGTH_7B)
 8001af8:	693b      	ldr	r3, [r7, #16]
 8001afa:	2b06      	cmp	r3, #6
 8001afc:	d913      	bls.n	8001b26 <HAL_CRCEx_Polynomial_Set+0xd2>
      {
        status =   HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001b02:	e010      	b.n	8001b26 <HAL_CRCEx_Polynomial_Set+0xd2>
    case CRC_POLYLENGTH_8B:
      if (msb >= HAL_CRC_LENGTH_8B)
 8001b04:	693b      	ldr	r3, [r7, #16]
 8001b06:	2b07      	cmp	r3, #7
 8001b08:	d90f      	bls.n	8001b2a <HAL_CRCEx_Polynomial_Set+0xd6>
      {
        status =   HAL_ERROR;
 8001b0a:	2301      	movs	r3, #1
 8001b0c:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001b0e:	e00c      	b.n	8001b2a <HAL_CRCEx_Polynomial_Set+0xd6>
    case CRC_POLYLENGTH_16B:
      if (msb >= HAL_CRC_LENGTH_16B)
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	2b0f      	cmp	r3, #15
 8001b14:	d90b      	bls.n	8001b2e <HAL_CRCEx_Polynomial_Set+0xda>
      {
        status =   HAL_ERROR;
 8001b16:	2301      	movs	r3, #1
 8001b18:	75fb      	strb	r3, [r7, #23]
      }
      break;
 8001b1a:	e008      	b.n	8001b2e <HAL_CRCEx_Polynomial_Set+0xda>

    case CRC_POLYLENGTH_32B:
      /* no polynomial definition vs. polynomial length issue possible */
      break;
    default:
      status =  HAL_ERROR;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	75fb      	strb	r3, [r7, #23]
      break;
 8001b20:	e006      	b.n	8001b30 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001b22:	bf00      	nop
 8001b24:	e004      	b.n	8001b30 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001b26:	bf00      	nop
 8001b28:	e002      	b.n	8001b30 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001b2a:	bf00      	nop
 8001b2c:	e000      	b.n	8001b30 <HAL_CRCEx_Polynomial_Set+0xdc>
      break;
 8001b2e:	bf00      	nop
  }
  if (status == HAL_OK)
 8001b30:	7dfb      	ldrb	r3, [r7, #23]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d10d      	bne.n	8001b52 <HAL_CRCEx_Polynomial_Set+0xfe>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68ba      	ldr	r2, [r7, #8]
 8001b3c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8001b3e:	68fb      	ldr	r3, [r7, #12]
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	689b      	ldr	r3, [r3, #8]
 8001b44:	f023 0118 	bic.w	r1, r3, #24
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	687a      	ldr	r2, [r7, #4]
 8001b4e:	430a      	orrs	r2, r1
 8001b50:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8001b52:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	371c      	adds	r7, #28
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr

08001b60 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d101      	bne.n	8001b72 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001b6e:	2301      	movs	r3, #1
 8001b70:	e06a      	b.n	8001c48 <HAL_ETH_Init+0xe8>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d106      	bne.n	8001b8a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2223      	movs	r2, #35	; 0x23
 8001b80:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f7ff fb4d 	bl	8001224 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b8a:	4b31      	ldr	r3, [pc, #196]	; (8001c50 <HAL_ETH_Init+0xf0>)
 8001b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8e:	4a30      	ldr	r2, [pc, #192]	; (8001c50 <HAL_ETH_Init+0xf0>)
 8001b90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b94:	6453      	str	r3, [r2, #68]	; 0x44
 8001b96:	4b2e      	ldr	r3, [pc, #184]	; (8001c50 <HAL_ETH_Init+0xf0>)
 8001b98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b9e:	60bb      	str	r3, [r7, #8]
 8001ba0:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001ba2:	4b2c      	ldr	r3, [pc, #176]	; (8001c54 <HAL_ETH_Init+0xf4>)
 8001ba4:	685b      	ldr	r3, [r3, #4]
 8001ba6:	4a2b      	ldr	r2, [pc, #172]	; (8001c54 <HAL_ETH_Init+0xf4>)
 8001ba8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001bac:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8001bae:	4b29      	ldr	r3, [pc, #164]	; (8001c54 <HAL_ETH_Init+0xf4>)
 8001bb0:	685a      	ldr	r2, [r3, #4]
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	689b      	ldr	r3, [r3, #8]
 8001bb6:	4927      	ldr	r1, [pc, #156]	; (8001c54 <HAL_ETH_Init+0xf4>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8001bbc:	4b25      	ldr	r3, [pc, #148]	; (8001c54 <HAL_ETH_Init+0xf4>)
 8001bbe:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	687a      	ldr	r2, [r7, #4]
 8001bcc:	6812      	ldr	r2, [r2, #0]
 8001bce:	f043 0301 	orr.w	r3, r3, #1
 8001bd2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001bd6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001bd8:	f7ff fdc2 	bl	8001760 <HAL_GetTick>
 8001bdc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001bde:	e011      	b.n	8001c04 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001be0:	f7ff fdbe 	bl	8001760 <HAL_GetTick>
 8001be4:	4602      	mov	r2, r0
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	1ad3      	subs	r3, r2, r3
 8001bea:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001bee:	d909      	bls.n	8001c04 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2204      	movs	r2, #4
 8001bf4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	22e0      	movs	r2, #224	; 0xe0
 8001bfc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001c00:	2301      	movs	r3, #1
 8001c02:	e021      	b.n	8001c48 <HAL_ETH_Init+0xe8>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0301 	and.w	r3, r3, #1
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d1e4      	bne.n	8001be0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8001c16:	6878      	ldr	r0, [r7, #4]
 8001c18:	f000 f958 	bl	8001ecc <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f000 f9ff 	bl	8002020 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 fa55 	bl	80020d2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	685b      	ldr	r3, [r3, #4]
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	2100      	movs	r1, #0
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f000 f9bd 	bl	8001fb0 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2200      	movs	r2, #0
 8001c3a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	2210      	movs	r2, #16
 8001c42:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8001c46:	2300      	movs	r3, #0
}
 8001c48:	4618      	mov	r0, r3
 8001c4a:	3710      	adds	r7, #16
 8001c4c:	46bd      	mov	sp, r7
 8001c4e:	bd80      	pop	{r7, pc}
 8001c50:	40023800 	.word	0x40023800
 8001c54:	40013800 	.word	0x40013800

08001c58 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001c6a:	68fa      	ldr	r2, [r7, #12]
 8001c6c:	4b51      	ldr	r3, [pc, #324]	; (8001db4 <ETH_SetMACConfig+0x15c>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	7c1b      	ldrb	r3, [r3, #16]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d102      	bne.n	8001c80 <ETH_SetMACConfig+0x28>
 8001c7a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001c7e:	e000      	b.n	8001c82 <ETH_SetMACConfig+0x2a>
 8001c80:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	7c5b      	ldrb	r3, [r3, #17]
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d102      	bne.n	8001c90 <ETH_SetMACConfig+0x38>
 8001c8a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c8e:	e000      	b.n	8001c92 <ETH_SetMACConfig+0x3a>
 8001c90:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001c92:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8001c98:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	7fdb      	ldrb	r3, [r3, #31]
 8001c9e:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8001ca0:	431a      	orrs	r2, r3
                        macconf->Speed |
 8001ca2:	683b      	ldr	r3, [r7, #0]
 8001ca4:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8001ca6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001ca8:	683a      	ldr	r2, [r7, #0]
 8001caa:	7f92      	ldrb	r2, [r2, #30]
 8001cac:	2a00      	cmp	r2, #0
 8001cae:	d102      	bne.n	8001cb6 <ETH_SetMACConfig+0x5e>
 8001cb0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cb4:	e000      	b.n	8001cb8 <ETH_SetMACConfig+0x60>
 8001cb6:	2200      	movs	r2, #0
                        macconf->Speed |
 8001cb8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	7f1b      	ldrb	r3, [r3, #28]
 8001cbe:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8001cc0:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8001cc6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	791b      	ldrb	r3, [r3, #4]
 8001ccc:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8001cce:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001cd0:	683a      	ldr	r2, [r7, #0]
 8001cd2:	f892 2020 	ldrb.w	r2, [r2, #32]
 8001cd6:	2a00      	cmp	r2, #0
 8001cd8:	d102      	bne.n	8001ce0 <ETH_SetMACConfig+0x88>
 8001cda:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cde:	e000      	b.n	8001ce2 <ETH_SetMACConfig+0x8a>
 8001ce0:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8001ce2:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	7bdb      	ldrb	r3, [r3, #15]
 8001ce8:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001cea:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001cf0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001cf8:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001cfa:	4313      	orrs	r3, r2
 8001cfc:	68fa      	ldr	r2, [r7, #12]
 8001cfe:	4313      	orrs	r3, r2
 8001d00:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d12:	2001      	movs	r0, #1
 8001d14:	f7ff fd30 	bl	8001778 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	68fa      	ldr	r2, [r7, #12]
 8001d1e:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001d2e:	4013      	ands	r3, r2
 8001d30:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001d36:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001d38:	683a      	ldr	r2, [r7, #0]
 8001d3a:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001d3e:	2a00      	cmp	r2, #0
 8001d40:	d101      	bne.n	8001d46 <ETH_SetMACConfig+0xee>
 8001d42:	2280      	movs	r2, #128	; 0x80
 8001d44:	e000      	b.n	8001d48 <ETH_SetMACConfig+0xf0>
 8001d46:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d48:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001d4e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001d50:	683a      	ldr	r2, [r7, #0]
 8001d52:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 8001d56:	2a01      	cmp	r2, #1
 8001d58:	d101      	bne.n	8001d5e <ETH_SetMACConfig+0x106>
 8001d5a:	2208      	movs	r2, #8
 8001d5c:	e000      	b.n	8001d60 <ETH_SetMACConfig+0x108>
 8001d5e:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001d60:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8001d62:	683a      	ldr	r2, [r7, #0]
 8001d64:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001d68:	2a01      	cmp	r2, #1
 8001d6a:	d101      	bne.n	8001d70 <ETH_SetMACConfig+0x118>
 8001d6c:	2204      	movs	r2, #4
 8001d6e:	e000      	b.n	8001d72 <ETH_SetMACConfig+0x11a>
 8001d70:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001d72:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8001d74:	683a      	ldr	r2, [r7, #0]
 8001d76:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001d7a:	2a01      	cmp	r2, #1
 8001d7c:	d101      	bne.n	8001d82 <ETH_SetMACConfig+0x12a>
 8001d7e:	2202      	movs	r2, #2
 8001d80:	e000      	b.n	8001d84 <ETH_SetMACConfig+0x12c>
 8001d82:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001d84:	4313      	orrs	r3, r2
 8001d86:	68fa      	ldr	r2, [r7, #12]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	68fa      	ldr	r2, [r7, #12]
 8001d92:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	699b      	ldr	r3, [r3, #24]
 8001d9a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001d9c:	2001      	movs	r0, #1
 8001d9e:	f7ff fceb 	bl	8001778 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	68fa      	ldr	r2, [r7, #12]
 8001da8:	619a      	str	r2, [r3, #24]
}
 8001daa:	bf00      	nop
 8001dac:	3710      	adds	r7, #16
 8001dae:	46bd      	mov	sp, r7
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	ff20810f 	.word	0xff20810f

08001db8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b084      	sub	sp, #16
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001dca:	699b      	ldr	r3, [r3, #24]
 8001dcc:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001dce:	68fa      	ldr	r2, [r7, #12]
 8001dd0:	4b3d      	ldr	r3, [pc, #244]	; (8001ec8 <ETH_SetDMAConfig+0x110>)
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	7b1b      	ldrb	r3, [r3, #12]
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d102      	bne.n	8001de4 <ETH_SetDMAConfig+0x2c>
 8001dde:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001de2:	e000      	b.n	8001de6 <ETH_SetDMAConfig+0x2e>
 8001de4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	7b5b      	ldrb	r3, [r3, #13]
 8001dea:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001dec:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001dee:	683a      	ldr	r2, [r7, #0]
 8001df0:	7f52      	ldrb	r2, [r2, #29]
 8001df2:	2a00      	cmp	r2, #0
 8001df4:	d102      	bne.n	8001dfc <ETH_SetDMAConfig+0x44>
 8001df6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001dfa:	e000      	b.n	8001dfe <ETH_SetDMAConfig+0x46>
 8001dfc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001dfe:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	7b9b      	ldrb	r3, [r3, #14]
 8001e04:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001e06:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001e0c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	7f1b      	ldrb	r3, [r3, #28]
 8001e12:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8001e14:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	7f9b      	ldrb	r3, [r3, #30]
 8001e1a:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001e1c:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8001e22:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e2a:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e3c:	461a      	mov	r2, r3
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001e4e:	2001      	movs	r0, #1
 8001e50:	f7ff fc92 	bl	8001778 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001e5c:	461a      	mov	r2, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	791b      	ldrb	r3, [r3, #4]
 8001e66:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001e68:	683b      	ldr	r3, [r7, #0]
 8001e6a:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001e6c:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8001e72:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8001e74:	683b      	ldr	r3, [r7, #0]
 8001e76:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001e78:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001e80:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8001e82:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e88:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001e8a:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8001e90:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001e92:	687a      	ldr	r2, [r7, #4]
 8001e94:	6812      	ldr	r2, [r2, #0]
 8001e96:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001e9a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8001e9e:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001eac:	2001      	movs	r0, #1
 8001eae:	f7ff fc63 	bl	8001778 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001eba:	461a      	mov	r2, r3
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6013      	str	r3, [r2, #0]
}
 8001ec0:	bf00      	nop
 8001ec2:	3710      	adds	r7, #16
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	f8de3f23 	.word	0xf8de3f23

08001ecc <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b0a6      	sub	sp, #152	; 0x98
 8001ed0:	af00      	add	r7, sp, #0
 8001ed2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8001eda:	2301      	movs	r3, #1
 8001edc:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001eea:	2301      	movs	r3, #1
 8001eec:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001efc:	2300      	movs	r3, #0
 8001efe:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8001f02:	2300      	movs	r3, #0
 8001f04:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8001f12:	2300      	movs	r3, #0
 8001f14:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8001f16:	2300      	movs	r3, #0
 8001f18:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8001f22:	2300      	movs	r3, #0
 8001f24:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001f2e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001f32:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8001f34:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f38:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001f40:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f44:	4619      	mov	r1, r3
 8001f46:	6878      	ldr	r0, [r7, #4]
 8001f48:	f7ff fe86 	bl	8001c58 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001f50:	2301      	movs	r3, #1
 8001f52:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8001f54:	2301      	movs	r3, #1
 8001f56:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8001f62:	2300      	movs	r3, #0
 8001f64:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8001f72:	2301      	movs	r3, #1
 8001f74:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001f7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f80:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001f82:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f86:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001f88:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f8c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8001f94:	2300      	movs	r3, #0
 8001f96:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8001f9c:	f107 0308 	add.w	r3, r7, #8
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	6878      	ldr	r0, [r7, #4]
 8001fa4:	f7ff ff08 	bl	8001db8 <ETH_SetDMAConfig>
}
 8001fa8:	bf00      	nop
 8001faa:	3798      	adds	r7, #152	; 0x98
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b087      	sub	sp, #28
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3305      	adds	r3, #5
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	021b      	lsls	r3, r3, #8
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	3204      	adds	r2, #4
 8001fc8:	7812      	ldrb	r2, [r2, #0]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	4b11      	ldr	r3, [pc, #68]	; (8002018 <ETH_MACAddressConfig+0x68>)
 8001fd2:	4413      	add	r3, r2
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	697b      	ldr	r3, [r7, #20]
 8001fd8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	3303      	adds	r3, #3
 8001fde:	781b      	ldrb	r3, [r3, #0]
 8001fe0:	061a      	lsls	r2, r3, #24
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	3302      	adds	r3, #2
 8001fe6:	781b      	ldrb	r3, [r3, #0]
 8001fe8:	041b      	lsls	r3, r3, #16
 8001fea:	431a      	orrs	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	3301      	adds	r3, #1
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	7812      	ldrb	r2, [r2, #0]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001ffe:	68ba      	ldr	r2, [r7, #8]
 8002000:	4b06      	ldr	r3, [pc, #24]	; (800201c <ETH_MACAddressConfig+0x6c>)
 8002002:	4413      	add	r3, r2
 8002004:	461a      	mov	r2, r3
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	6013      	str	r3, [r2, #0]
}
 800200a:	bf00      	nop
 800200c:	371c      	adds	r7, #28
 800200e:	46bd      	mov	sp, r7
 8002010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002014:	4770      	bx	lr
 8002016:	bf00      	nop
 8002018:	40028040 	.word	0x40028040
 800201c:	40028044 	.word	0x40028044

08002020 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002028:	2300      	movs	r3, #0
 800202a:	60fb      	str	r3, [r7, #12]
 800202c:	e03e      	b.n	80020ac <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	68d9      	ldr	r1, [r3, #12]
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	4613      	mov	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4413      	add	r3, r2
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	440b      	add	r3, r1
 800203e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	2200      	movs	r2, #0
 8002044:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 8002046:	68bb      	ldr	r3, [r7, #8]
 8002048:	2200      	movs	r2, #0
 800204a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	2200      	movs	r2, #0
 8002050:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	2200      	movs	r2, #0
 8002056:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68fa      	ldr	r2, [r7, #12]
 800205e:	3206      	adds	r2, #6
 8002060:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002064:	68bb      	ldr	r3, [r7, #8]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	2b02      	cmp	r3, #2
 8002074:	d80c      	bhi.n	8002090 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	68d9      	ldr	r1, [r3, #12]
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	1c5a      	adds	r2, r3, #1
 800207e:	4613      	mov	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	440b      	add	r3, r1
 8002088:	461a      	mov	r2, r3
 800208a:	68bb      	ldr	r3, [r7, #8]
 800208c:	60da      	str	r2, [r3, #12]
 800208e:	e004      	b.n	800209a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	461a      	mov	r2, r3
 8002096:	68bb      	ldr	r3, [r7, #8]
 8002098:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800209a:	68bb      	ldr	r3, [r7, #8]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	3301      	adds	r3, #1
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	2b03      	cmp	r3, #3
 80020b0:	d9bd      	bls.n	800202e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	68da      	ldr	r2, [r3, #12]
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80020c4:	611a      	str	r2, [r3, #16]
}
 80020c6:	bf00      	nop
 80020c8:	3714      	adds	r7, #20
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr

080020d2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80020d2:	b480      	push	{r7}
 80020d4:	b085      	sub	sp, #20
 80020d6:	af00      	add	r7, sp, #0
 80020d8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80020da:	2300      	movs	r3, #0
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	e046      	b.n	800216e <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	6919      	ldr	r1, [r3, #16]
 80020e4:	68fa      	ldr	r2, [r7, #12]
 80020e6:	4613      	mov	r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	4413      	add	r3, r2
 80020ec:	00db      	lsls	r3, r3, #3
 80020ee:	440b      	add	r3, r1
 80020f0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 80020f2:	68bb      	ldr	r3, [r7, #8]
 80020f4:	2200      	movs	r2, #0
 80020f6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	2200      	movs	r2, #0
 80020fc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 80020fe:	68bb      	ldr	r3, [r7, #8]
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	2200      	movs	r2, #0
 8002108:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	2200      	movs	r2, #0
 800210e:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8002110:	68bb      	ldr	r3, [r7, #8]
 8002112:	2200      	movs	r2, #0
 8002114:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800211c:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8002124:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002132:	68b9      	ldr	r1, [r7, #8]
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	68fa      	ldr	r2, [r7, #12]
 8002138:	3212      	adds	r2, #18
 800213a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2b02      	cmp	r3, #2
 8002142:	d80c      	bhi.n	800215e <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6919      	ldr	r1, [r3, #16]
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	1c5a      	adds	r2, r3, #1
 800214c:	4613      	mov	r3, r2
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	4413      	add	r3, r2
 8002152:	00db      	lsls	r3, r3, #3
 8002154:	440b      	add	r3, r1
 8002156:	461a      	mov	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	60da      	str	r2, [r3, #12]
 800215c:	e004      	b.n	8002168 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	461a      	mov	r2, r3
 8002164:	68bb      	ldr	r3, [r7, #8]
 8002166:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	3301      	adds	r3, #1
 800216c:	60fb      	str	r3, [r7, #12]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	2b03      	cmp	r3, #3
 8002172:	d9b5      	bls.n	80020e0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	2200      	movs	r2, #0
 8002178:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2200      	movs	r2, #0
 800217e:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2200      	movs	r2, #0
 8002184:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2200      	movs	r2, #0
 800218a:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	2200      	movs	r2, #0
 8002190:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	691a      	ldr	r2, [r3, #16]
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800219e:	60da      	str	r2, [r3, #12]
}
 80021a0:	bf00      	nop
 80021a2:	3714      	adds	r7, #20
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021ac:	b480      	push	{r7}
 80021ae:	b089      	sub	sp, #36	; 0x24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	6078      	str	r0, [r7, #4]
 80021b4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80021b6:	2300      	movs	r3, #0
 80021b8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80021be:	2300      	movs	r3, #0
 80021c0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80021c2:	2300      	movs	r3, #0
 80021c4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	61fb      	str	r3, [r7, #28]
 80021ca:	e175      	b.n	80024b8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80021cc:	2201      	movs	r2, #1
 80021ce:	69fb      	ldr	r3, [r7, #28]
 80021d0:	fa02 f303 	lsl.w	r3, r2, r3
 80021d4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	4013      	ands	r3, r2
 80021de:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	697b      	ldr	r3, [r7, #20]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	f040 8164 	bne.w	80024b2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f003 0303 	and.w	r3, r3, #3
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d005      	beq.n	8002202 <HAL_GPIO_Init+0x56>
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	685b      	ldr	r3, [r3, #4]
 80021fa:	f003 0303 	and.w	r3, r3, #3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d130      	bne.n	8002264 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	689b      	ldr	r3, [r3, #8]
 8002206:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002208:	69fb      	ldr	r3, [r7, #28]
 800220a:	005b      	lsls	r3, r3, #1
 800220c:	2203      	movs	r2, #3
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43db      	mvns	r3, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4013      	ands	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	68da      	ldr	r2, [r3, #12]
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	005b      	lsls	r3, r3, #1
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	69ba      	ldr	r2, [r7, #24]
 8002228:	4313      	orrs	r3, r2
 800222a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002238:	2201      	movs	r2, #1
 800223a:	69fb      	ldr	r3, [r7, #28]
 800223c:	fa02 f303 	lsl.w	r3, r2, r3
 8002240:	43db      	mvns	r3, r3
 8002242:	69ba      	ldr	r2, [r7, #24]
 8002244:	4013      	ands	r3, r2
 8002246:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002248:	683b      	ldr	r3, [r7, #0]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	091b      	lsrs	r3, r3, #4
 800224e:	f003 0201 	and.w	r2, r3, #1
 8002252:	69fb      	ldr	r3, [r7, #28]
 8002254:	fa02 f303 	lsl.w	r3, r2, r3
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	4313      	orrs	r3, r2
 800225c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	69ba      	ldr	r2, [r7, #24]
 8002262:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	f003 0303 	and.w	r3, r3, #3
 800226c:	2b03      	cmp	r3, #3
 800226e:	d017      	beq.n	80022a0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002276:	69fb      	ldr	r3, [r7, #28]
 8002278:	005b      	lsls	r3, r3, #1
 800227a:	2203      	movs	r2, #3
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	43db      	mvns	r3, r3
 8002282:	69ba      	ldr	r2, [r7, #24]
 8002284:	4013      	ands	r3, r2
 8002286:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8002288:	683b      	ldr	r3, [r7, #0]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	69fb      	ldr	r3, [r7, #28]
 800228e:	005b      	lsls	r3, r3, #1
 8002290:	fa02 f303 	lsl.w	r3, r2, r3
 8002294:	69ba      	ldr	r2, [r7, #24]
 8002296:	4313      	orrs	r3, r2
 8002298:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	69ba      	ldr	r2, [r7, #24]
 800229e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022a0:	683b      	ldr	r3, [r7, #0]
 80022a2:	685b      	ldr	r3, [r3, #4]
 80022a4:	f003 0303 	and.w	r3, r3, #3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d123      	bne.n	80022f4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	08da      	lsrs	r2, r3, #3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	3208      	adds	r2, #8
 80022b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80022ba:	69fb      	ldr	r3, [r7, #28]
 80022bc:	f003 0307 	and.w	r3, r3, #7
 80022c0:	009b      	lsls	r3, r3, #2
 80022c2:	220f      	movs	r2, #15
 80022c4:	fa02 f303 	lsl.w	r3, r2, r3
 80022c8:	43db      	mvns	r3, r3
 80022ca:	69ba      	ldr	r2, [r7, #24]
 80022cc:	4013      	ands	r3, r2
 80022ce:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	691a      	ldr	r2, [r3, #16]
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	f003 0307 	and.w	r3, r3, #7
 80022da:	009b      	lsls	r3, r3, #2
 80022dc:	fa02 f303 	lsl.w	r3, r2, r3
 80022e0:	69ba      	ldr	r2, [r7, #24]
 80022e2:	4313      	orrs	r3, r2
 80022e4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80022e6:	69fb      	ldr	r3, [r7, #28]
 80022e8:	08da      	lsrs	r2, r3, #3
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	3208      	adds	r2, #8
 80022ee:	69b9      	ldr	r1, [r7, #24]
 80022f0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80022fa:	69fb      	ldr	r3, [r7, #28]
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	2203      	movs	r2, #3
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	4013      	ands	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 0203 	and.w	r2, r3, #3
 8002314:	69fb      	ldr	r3, [r7, #28]
 8002316:	005b      	lsls	r3, r3, #1
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002330:	2b00      	cmp	r3, #0
 8002332:	f000 80be 	beq.w	80024b2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002336:	4b66      	ldr	r3, [pc, #408]	; (80024d0 <HAL_GPIO_Init+0x324>)
 8002338:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800233a:	4a65      	ldr	r2, [pc, #404]	; (80024d0 <HAL_GPIO_Init+0x324>)
 800233c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002340:	6453      	str	r3, [r2, #68]	; 0x44
 8002342:	4b63      	ldr	r3, [pc, #396]	; (80024d0 <HAL_GPIO_Init+0x324>)
 8002344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002346:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800234e:	4a61      	ldr	r2, [pc, #388]	; (80024d4 <HAL_GPIO_Init+0x328>)
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	089b      	lsrs	r3, r3, #2
 8002354:	3302      	adds	r3, #2
 8002356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800235a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	220f      	movs	r2, #15
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	43db      	mvns	r3, r3
 800236c:	69ba      	ldr	r2, [r7, #24]
 800236e:	4013      	ands	r3, r2
 8002370:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a58      	ldr	r2, [pc, #352]	; (80024d8 <HAL_GPIO_Init+0x32c>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d037      	beq.n	80023ea <HAL_GPIO_Init+0x23e>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a57      	ldr	r2, [pc, #348]	; (80024dc <HAL_GPIO_Init+0x330>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d031      	beq.n	80023e6 <HAL_GPIO_Init+0x23a>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a56      	ldr	r2, [pc, #344]	; (80024e0 <HAL_GPIO_Init+0x334>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d02b      	beq.n	80023e2 <HAL_GPIO_Init+0x236>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a55      	ldr	r2, [pc, #340]	; (80024e4 <HAL_GPIO_Init+0x338>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d025      	beq.n	80023de <HAL_GPIO_Init+0x232>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a54      	ldr	r2, [pc, #336]	; (80024e8 <HAL_GPIO_Init+0x33c>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d01f      	beq.n	80023da <HAL_GPIO_Init+0x22e>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a53      	ldr	r2, [pc, #332]	; (80024ec <HAL_GPIO_Init+0x340>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d019      	beq.n	80023d6 <HAL_GPIO_Init+0x22a>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a52      	ldr	r2, [pc, #328]	; (80024f0 <HAL_GPIO_Init+0x344>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d013      	beq.n	80023d2 <HAL_GPIO_Init+0x226>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a51      	ldr	r2, [pc, #324]	; (80024f4 <HAL_GPIO_Init+0x348>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d00d      	beq.n	80023ce <HAL_GPIO_Init+0x222>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a50      	ldr	r2, [pc, #320]	; (80024f8 <HAL_GPIO_Init+0x34c>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d007      	beq.n	80023ca <HAL_GPIO_Init+0x21e>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a4f      	ldr	r2, [pc, #316]	; (80024fc <HAL_GPIO_Init+0x350>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d101      	bne.n	80023c6 <HAL_GPIO_Init+0x21a>
 80023c2:	2309      	movs	r3, #9
 80023c4:	e012      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023c6:	230a      	movs	r3, #10
 80023c8:	e010      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023ca:	2308      	movs	r3, #8
 80023cc:	e00e      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023ce:	2307      	movs	r3, #7
 80023d0:	e00c      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023d2:	2306      	movs	r3, #6
 80023d4:	e00a      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023d6:	2305      	movs	r3, #5
 80023d8:	e008      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023da:	2304      	movs	r3, #4
 80023dc:	e006      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023de:	2303      	movs	r3, #3
 80023e0:	e004      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023e2:	2302      	movs	r3, #2
 80023e4:	e002      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023e6:	2301      	movs	r3, #1
 80023e8:	e000      	b.n	80023ec <HAL_GPIO_Init+0x240>
 80023ea:	2300      	movs	r3, #0
 80023ec:	69fa      	ldr	r2, [r7, #28]
 80023ee:	f002 0203 	and.w	r2, r2, #3
 80023f2:	0092      	lsls	r2, r2, #2
 80023f4:	4093      	lsls	r3, r2
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80023fc:	4935      	ldr	r1, [pc, #212]	; (80024d4 <HAL_GPIO_Init+0x328>)
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	089b      	lsrs	r3, r3, #2
 8002402:	3302      	adds	r3, #2
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800240a:	4b3d      	ldr	r3, [pc, #244]	; (8002500 <HAL_GPIO_Init+0x354>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	43db      	mvns	r3, r3
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	4013      	ands	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	4313      	orrs	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800242e:	4a34      	ldr	r2, [pc, #208]	; (8002500 <HAL_GPIO_Init+0x354>)
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002434:	4b32      	ldr	r3, [pc, #200]	; (8002500 <HAL_GPIO_Init+0x354>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	43db      	mvns	r3, r3
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	4013      	ands	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	4313      	orrs	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002458:	4a29      	ldr	r2, [pc, #164]	; (8002500 <HAL_GPIO_Init+0x354>)
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800245e:	4b28      	ldr	r3, [pc, #160]	; (8002500 <HAL_GPIO_Init+0x354>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	43db      	mvns	r3, r3
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	4013      	ands	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d003      	beq.n	8002482 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	4313      	orrs	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002482:	4a1f      	ldr	r2, [pc, #124]	; (8002500 <HAL_GPIO_Init+0x354>)
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002488:	4b1d      	ldr	r3, [pc, #116]	; (8002500 <HAL_GPIO_Init+0x354>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	43db      	mvns	r3, r3
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4013      	ands	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d003      	beq.n	80024ac <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024ac:	4a14      	ldr	r2, [pc, #80]	; (8002500 <HAL_GPIO_Init+0x354>)
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	3301      	adds	r3, #1
 80024b6:	61fb      	str	r3, [r7, #28]
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	2b0f      	cmp	r3, #15
 80024bc:	f67f ae86 	bls.w	80021cc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	3724      	adds	r7, #36	; 0x24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800
 80024d4:	40013800 	.word	0x40013800
 80024d8:	40020000 	.word	0x40020000
 80024dc:	40020400 	.word	0x40020400
 80024e0:	40020800 	.word	0x40020800
 80024e4:	40020c00 	.word	0x40020c00
 80024e8:	40021000 	.word	0x40021000
 80024ec:	40021400 	.word	0x40021400
 80024f0:	40021800 	.word	0x40021800
 80024f4:	40021c00 	.word	0x40021c00
 80024f8:	40022000 	.word	0x40022000
 80024fc:	40022400 	.word	0x40022400
 8002500:	40013c00 	.word	0x40013c00

08002504 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	460b      	mov	r3, r1
 800250e:	807b      	strh	r3, [r7, #2]
 8002510:	4613      	mov	r3, r2
 8002512:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002514:	787b      	ldrb	r3, [r7, #1]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d003      	beq.n	8002522 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800251a:	887a      	ldrh	r2, [r7, #2]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002520:	e003      	b.n	800252a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002522:	887b      	ldrh	r3, [r7, #2]
 8002524:	041a      	lsls	r2, r3, #16
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	619a      	str	r2, [r3, #24]
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr

08002536 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002536:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002538:	b08f      	sub	sp, #60	; 0x3c
 800253a:	af0a      	add	r7, sp, #40	; 0x28
 800253c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e116      	b.n	8002776 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002554:	b2db      	uxtb	r3, r3
 8002556:	2b00      	cmp	r3, #0
 8002558:	d106      	bne.n	8002568 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	2200      	movs	r2, #0
 800255e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002562:	6878      	ldr	r0, [r7, #4]
 8002564:	f7fe ff96 	bl	8001494 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2203      	movs	r2, #3
 800256c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002574:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002578:	2b00      	cmp	r3, #0
 800257a:	d102      	bne.n	8002582 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f002 f992 	bl	80048b0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	603b      	str	r3, [r7, #0]
 8002592:	687e      	ldr	r6, [r7, #4]
 8002594:	466d      	mov	r5, sp
 8002596:	f106 0410 	add.w	r4, r6, #16
 800259a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800259c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800259e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80025a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80025a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80025a6:	e885 0003 	stmia.w	r5, {r0, r1}
 80025aa:	1d33      	adds	r3, r6, #4
 80025ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80025ae:	6838      	ldr	r0, [r7, #0]
 80025b0:	f002 f926 	bl	8004800 <USB_CoreInit>
 80025b4:	4603      	mov	r3, r0
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d005      	beq.n	80025c6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2202      	movs	r2, #2
 80025be:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80025c2:	2301      	movs	r3, #1
 80025c4:	e0d7      	b.n	8002776 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	2100      	movs	r1, #0
 80025cc:	4618      	mov	r0, r3
 80025ce:	f002 f980 	bl	80048d2 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80025d2:	2300      	movs	r3, #0
 80025d4:	73fb      	strb	r3, [r7, #15]
 80025d6:	e04a      	b.n	800266e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80025d8:	7bfa      	ldrb	r2, [r7, #15]
 80025da:	6879      	ldr	r1, [r7, #4]
 80025dc:	4613      	mov	r3, r2
 80025de:	00db      	lsls	r3, r3, #3
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	440b      	add	r3, r1
 80025e6:	333d      	adds	r3, #61	; 0x3d
 80025e8:	2201      	movs	r2, #1
 80025ea:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80025ec:	7bfa      	ldrb	r2, [r7, #15]
 80025ee:	6879      	ldr	r1, [r7, #4]
 80025f0:	4613      	mov	r3, r2
 80025f2:	00db      	lsls	r3, r3, #3
 80025f4:	4413      	add	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	333c      	adds	r3, #60	; 0x3c
 80025fc:	7bfa      	ldrb	r2, [r7, #15]
 80025fe:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002600:	7bfa      	ldrb	r2, [r7, #15]
 8002602:	7bfb      	ldrb	r3, [r7, #15]
 8002604:	b298      	uxth	r0, r3
 8002606:	6879      	ldr	r1, [r7, #4]
 8002608:	4613      	mov	r3, r2
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	4413      	add	r3, r2
 800260e:	009b      	lsls	r3, r3, #2
 8002610:	440b      	add	r3, r1
 8002612:	3344      	adds	r3, #68	; 0x44
 8002614:	4602      	mov	r2, r0
 8002616:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002618:	7bfa      	ldrb	r2, [r7, #15]
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	4613      	mov	r3, r2
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4413      	add	r3, r2
 8002622:	009b      	lsls	r3, r3, #2
 8002624:	440b      	add	r3, r1
 8002626:	3340      	adds	r3, #64	; 0x40
 8002628:	2200      	movs	r2, #0
 800262a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800262c:	7bfa      	ldrb	r2, [r7, #15]
 800262e:	6879      	ldr	r1, [r7, #4]
 8002630:	4613      	mov	r3, r2
 8002632:	00db      	lsls	r3, r3, #3
 8002634:	4413      	add	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	440b      	add	r3, r1
 800263a:	3348      	adds	r3, #72	; 0x48
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002640:	7bfa      	ldrb	r2, [r7, #15]
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	4613      	mov	r3, r2
 8002646:	00db      	lsls	r3, r3, #3
 8002648:	4413      	add	r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	440b      	add	r3, r1
 800264e:	334c      	adds	r3, #76	; 0x4c
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002654:	7bfa      	ldrb	r2, [r7, #15]
 8002656:	6879      	ldr	r1, [r7, #4]
 8002658:	4613      	mov	r3, r2
 800265a:	00db      	lsls	r3, r3, #3
 800265c:	4413      	add	r3, r2
 800265e:	009b      	lsls	r3, r3, #2
 8002660:	440b      	add	r3, r1
 8002662:	3354      	adds	r3, #84	; 0x54
 8002664:	2200      	movs	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002668:	7bfb      	ldrb	r3, [r7, #15]
 800266a:	3301      	adds	r3, #1
 800266c:	73fb      	strb	r3, [r7, #15]
 800266e:	7bfa      	ldrb	r2, [r7, #15]
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	429a      	cmp	r2, r3
 8002676:	d3af      	bcc.n	80025d8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002678:	2300      	movs	r3, #0
 800267a:	73fb      	strb	r3, [r7, #15]
 800267c:	e044      	b.n	8002708 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800267e:	7bfa      	ldrb	r2, [r7, #15]
 8002680:	6879      	ldr	r1, [r7, #4]
 8002682:	4613      	mov	r3, r2
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	4413      	add	r3, r2
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	440b      	add	r3, r1
 800268c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002690:	2200      	movs	r2, #0
 8002692:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002694:	7bfa      	ldrb	r2, [r7, #15]
 8002696:	6879      	ldr	r1, [r7, #4]
 8002698:	4613      	mov	r3, r2
 800269a:	00db      	lsls	r3, r3, #3
 800269c:	4413      	add	r3, r2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	440b      	add	r3, r1
 80026a2:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80026a6:	7bfa      	ldrb	r2, [r7, #15]
 80026a8:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80026aa:	7bfa      	ldrb	r2, [r7, #15]
 80026ac:	6879      	ldr	r1, [r7, #4]
 80026ae:	4613      	mov	r3, r2
 80026b0:	00db      	lsls	r3, r3, #3
 80026b2:	4413      	add	r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	440b      	add	r3, r1
 80026b8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80026bc:	2200      	movs	r2, #0
 80026be:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80026c0:	7bfa      	ldrb	r2, [r7, #15]
 80026c2:	6879      	ldr	r1, [r7, #4]
 80026c4:	4613      	mov	r3, r2
 80026c6:	00db      	lsls	r3, r3, #3
 80026c8:	4413      	add	r3, r2
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	440b      	add	r3, r1
 80026ce:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80026d2:	2200      	movs	r2, #0
 80026d4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80026d6:	7bfa      	ldrb	r2, [r7, #15]
 80026d8:	6879      	ldr	r1, [r7, #4]
 80026da:	4613      	mov	r3, r2
 80026dc:	00db      	lsls	r3, r3, #3
 80026de:	4413      	add	r3, r2
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	440b      	add	r3, r1
 80026e4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80026ec:	7bfa      	ldrb	r2, [r7, #15]
 80026ee:	6879      	ldr	r1, [r7, #4]
 80026f0:	4613      	mov	r3, r2
 80026f2:	00db      	lsls	r3, r3, #3
 80026f4:	4413      	add	r3, r2
 80026f6:	009b      	lsls	r3, r3, #2
 80026f8:	440b      	add	r3, r1
 80026fa:	f503 7325 	add.w	r3, r3, #660	; 0x294
 80026fe:	2200      	movs	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002702:	7bfb      	ldrb	r3, [r7, #15]
 8002704:	3301      	adds	r3, #1
 8002706:	73fb      	strb	r3, [r7, #15]
 8002708:	7bfa      	ldrb	r2, [r7, #15]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	685b      	ldr	r3, [r3, #4]
 800270e:	429a      	cmp	r2, r3
 8002710:	d3b5      	bcc.n	800267e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	603b      	str	r3, [r7, #0]
 8002718:	687e      	ldr	r6, [r7, #4]
 800271a:	466d      	mov	r5, sp
 800271c:	f106 0410 	add.w	r4, r6, #16
 8002720:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002722:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002724:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002726:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002728:	e894 0003 	ldmia.w	r4, {r0, r1}
 800272c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002730:	1d33      	adds	r3, r6, #4
 8002732:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002734:	6838      	ldr	r0, [r7, #0]
 8002736:	f002 f919 	bl	800496c <USB_DevInit>
 800273a:	4603      	mov	r3, r0
 800273c:	2b00      	cmp	r3, #0
 800273e:	d005      	beq.n	800274c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2202      	movs	r2, #2
 8002744:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	e014      	b.n	8002776 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2201      	movs	r2, #1
 8002758:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002760:	2b01      	cmp	r3, #1
 8002762:	d102      	bne.n	800276a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002764:	6878      	ldr	r0, [r7, #4]
 8002766:	f000 f80b 	bl	8002780 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4618      	mov	r0, r3
 8002770:	f002 fad7 	bl	8004d22 <USB_DevDisconnect>

  return HAL_OK;
 8002774:	2300      	movs	r3, #0
}
 8002776:	4618      	mov	r0, r3
 8002778:	3714      	adds	r7, #20
 800277a:	46bd      	mov	sp, r7
 800277c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002780 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002780:	b480      	push	{r7}
 8002782:	b085      	sub	sp, #20
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2201      	movs	r2, #1
 8002792:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	699b      	ldr	r3, [r3, #24]
 80027a2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80027ae:	4b05      	ldr	r3, [pc, #20]	; (80027c4 <HAL_PCDEx_ActivateLPM+0x44>)
 80027b0:	4313      	orrs	r3, r2
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80027b6:	2300      	movs	r3, #0
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3714      	adds	r7, #20
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	10000003 	.word	0x10000003

080027c8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027cc:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a04      	ldr	r2, [pc, #16]	; (80027e4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80027d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027d6:	6013      	str	r3, [r2, #0]
}
 80027d8:	bf00      	nop
 80027da:	46bd      	mov	sp, r7
 80027dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	40007000 	.word	0x40007000

080027e8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80027ee:	2300      	movs	r3, #0
 80027f0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80027f2:	4b23      	ldr	r3, [pc, #140]	; (8002880 <HAL_PWREx_EnableOverDrive+0x98>)
 80027f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027f6:	4a22      	ldr	r2, [pc, #136]	; (8002880 <HAL_PWREx_EnableOverDrive+0x98>)
 80027f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027fc:	6413      	str	r3, [r2, #64]	; 0x40
 80027fe:	4b20      	ldr	r3, [pc, #128]	; (8002880 <HAL_PWREx_EnableOverDrive+0x98>)
 8002800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002802:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002806:	603b      	str	r3, [r7, #0]
 8002808:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800280a:	4b1e      	ldr	r3, [pc, #120]	; (8002884 <HAL_PWREx_EnableOverDrive+0x9c>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	4a1d      	ldr	r2, [pc, #116]	; (8002884 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002810:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002814:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002816:	f7fe ffa3 	bl	8001760 <HAL_GetTick>
 800281a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800281c:	e009      	b.n	8002832 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800281e:	f7fe ff9f 	bl	8001760 <HAL_GetTick>
 8002822:	4602      	mov	r2, r0
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	1ad3      	subs	r3, r2, r3
 8002828:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800282c:	d901      	bls.n	8002832 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800282e:	2303      	movs	r3, #3
 8002830:	e022      	b.n	8002878 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002832:	4b14      	ldr	r3, [pc, #80]	; (8002884 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002834:	685b      	ldr	r3, [r3, #4]
 8002836:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800283a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800283e:	d1ee      	bne.n	800281e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002840:	4b10      	ldr	r3, [pc, #64]	; (8002884 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a0f      	ldr	r2, [pc, #60]	; (8002884 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002846:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800284a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800284c:	f7fe ff88 	bl	8001760 <HAL_GetTick>
 8002850:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002852:	e009      	b.n	8002868 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002854:	f7fe ff84 	bl	8001760 <HAL_GetTick>
 8002858:	4602      	mov	r2, r0
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	1ad3      	subs	r3, r2, r3
 800285e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002862:	d901      	bls.n	8002868 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002864:	2303      	movs	r3, #3
 8002866:	e007      	b.n	8002878 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002868:	4b06      	ldr	r3, [pc, #24]	; (8002884 <HAL_PWREx_EnableOverDrive+0x9c>)
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002870:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002874:	d1ee      	bne.n	8002854 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002876:	2300      	movs	r3, #0
}
 8002878:	4618      	mov	r0, r3
 800287a:	3708      	adds	r7, #8
 800287c:	46bd      	mov	sp, r7
 800287e:	bd80      	pop	{r7, pc}
 8002880:	40023800 	.word	0x40023800
 8002884:	40007000 	.word	0x40007000

08002888 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002890:	2300      	movs	r3, #0
 8002892:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2b00      	cmp	r3, #0
 8002898:	d101      	bne.n	800289e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800289a:	2301      	movs	r3, #1
 800289c:	e291      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	f000 8087 	beq.w	80029ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80028ac:	4b96      	ldr	r3, [pc, #600]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f003 030c 	and.w	r3, r3, #12
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d00c      	beq.n	80028d2 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80028b8:	4b93      	ldr	r3, [pc, #588]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	f003 030c 	and.w	r3, r3, #12
 80028c0:	2b08      	cmp	r3, #8
 80028c2:	d112      	bne.n	80028ea <HAL_RCC_OscConfig+0x62>
 80028c4:	4b90      	ldr	r3, [pc, #576]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80028cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80028d0:	d10b      	bne.n	80028ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028d2:	4b8d      	ldr	r3, [pc, #564]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d06c      	beq.n	80029b8 <HAL_RCC_OscConfig+0x130>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d168      	bne.n	80029b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e26b      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028f2:	d106      	bne.n	8002902 <HAL_RCC_OscConfig+0x7a>
 80028f4:	4b84      	ldr	r3, [pc, #528]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a83      	ldr	r2, [pc, #524]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80028fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028fe:	6013      	str	r3, [r2, #0]
 8002900:	e02e      	b.n	8002960 <HAL_RCC_OscConfig+0xd8>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d10c      	bne.n	8002924 <HAL_RCC_OscConfig+0x9c>
 800290a:	4b7f      	ldr	r3, [pc, #508]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a7e      	ldr	r2, [pc, #504]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002910:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002914:	6013      	str	r3, [r2, #0]
 8002916:	4b7c      	ldr	r3, [pc, #496]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	4a7b      	ldr	r2, [pc, #492]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 800291c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002920:	6013      	str	r3, [r2, #0]
 8002922:	e01d      	b.n	8002960 <HAL_RCC_OscConfig+0xd8>
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800292c:	d10c      	bne.n	8002948 <HAL_RCC_OscConfig+0xc0>
 800292e:	4b76      	ldr	r3, [pc, #472]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	4a75      	ldr	r2, [pc, #468]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002934:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002938:	6013      	str	r3, [r2, #0]
 800293a:	4b73      	ldr	r3, [pc, #460]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	4a72      	ldr	r2, [pc, #456]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002940:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002944:	6013      	str	r3, [r2, #0]
 8002946:	e00b      	b.n	8002960 <HAL_RCC_OscConfig+0xd8>
 8002948:	4b6f      	ldr	r3, [pc, #444]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a6e      	ldr	r2, [pc, #440]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 800294e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002952:	6013      	str	r3, [r2, #0]
 8002954:	4b6c      	ldr	r3, [pc, #432]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	4a6b      	ldr	r2, [pc, #428]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 800295a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800295e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	2b00      	cmp	r3, #0
 8002966:	d013      	beq.n	8002990 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002968:	f7fe fefa 	bl	8001760 <HAL_GetTick>
 800296c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800296e:	e008      	b.n	8002982 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002970:	f7fe fef6 	bl	8001760 <HAL_GetTick>
 8002974:	4602      	mov	r2, r0
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	2b64      	cmp	r3, #100	; 0x64
 800297c:	d901      	bls.n	8002982 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800297e:	2303      	movs	r3, #3
 8002980:	e21f      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002982:	4b61      	ldr	r3, [pc, #388]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800298a:	2b00      	cmp	r3, #0
 800298c:	d0f0      	beq.n	8002970 <HAL_RCC_OscConfig+0xe8>
 800298e:	e014      	b.n	80029ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002990:	f7fe fee6 	bl	8001760 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002998:	f7fe fee2 	bl	8001760 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b64      	cmp	r3, #100	; 0x64
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e20b      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80029aa:	4b57      	ldr	r3, [pc, #348]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f0      	bne.n	8002998 <HAL_RCC_OscConfig+0x110>
 80029b6:	e000      	b.n	80029ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f003 0302 	and.w	r3, r3, #2
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d069      	beq.n	8002a9a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80029c6:	4b50      	ldr	r3, [pc, #320]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80029c8:	689b      	ldr	r3, [r3, #8]
 80029ca:	f003 030c 	and.w	r3, r3, #12
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d00b      	beq.n	80029ea <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80029d2:	4b4d      	ldr	r3, [pc, #308]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80029d4:	689b      	ldr	r3, [r3, #8]
 80029d6:	f003 030c 	and.w	r3, r3, #12
 80029da:	2b08      	cmp	r3, #8
 80029dc:	d11c      	bne.n	8002a18 <HAL_RCC_OscConfig+0x190>
 80029de:	4b4a      	ldr	r3, [pc, #296]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d116      	bne.n	8002a18 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029ea:	4b47      	ldr	r3, [pc, #284]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0302 	and.w	r3, r3, #2
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d005      	beq.n	8002a02 <HAL_RCC_OscConfig+0x17a>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	68db      	ldr	r3, [r3, #12]
 80029fa:	2b01      	cmp	r3, #1
 80029fc:	d001      	beq.n	8002a02 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e1df      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a02:	4b41      	ldr	r3, [pc, #260]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	493d      	ldr	r1, [pc, #244]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002a16:	e040      	b.n	8002a9a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d023      	beq.n	8002a68 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002a20:	4b39      	ldr	r3, [pc, #228]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a38      	ldr	r2, [pc, #224]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a26:	f043 0301 	orr.w	r3, r3, #1
 8002a2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a2c:	f7fe fe98 	bl	8001760 <HAL_GetTick>
 8002a30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a32:	e008      	b.n	8002a46 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a34:	f7fe fe94 	bl	8001760 <HAL_GetTick>
 8002a38:	4602      	mov	r2, r0
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	1ad3      	subs	r3, r2, r3
 8002a3e:	2b02      	cmp	r3, #2
 8002a40:	d901      	bls.n	8002a46 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002a42:	2303      	movs	r3, #3
 8002a44:	e1bd      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a46:	4b30      	ldr	r3, [pc, #192]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f003 0302 	and.w	r3, r3, #2
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d0f0      	beq.n	8002a34 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a52:	4b2d      	ldr	r3, [pc, #180]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	00db      	lsls	r3, r3, #3
 8002a60:	4929      	ldr	r1, [pc, #164]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a62:	4313      	orrs	r3, r2
 8002a64:	600b      	str	r3, [r1, #0]
 8002a66:	e018      	b.n	8002a9a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a68:	4b27      	ldr	r3, [pc, #156]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	4a26      	ldr	r2, [pc, #152]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a6e:	f023 0301 	bic.w	r3, r3, #1
 8002a72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a74:	f7fe fe74 	bl	8001760 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a7c:	f7fe fe70 	bl	8001760 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b02      	cmp	r3, #2
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e199      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a8e:	4b1e      	ldr	r3, [pc, #120]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f003 0302 	and.w	r3, r3, #2
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	f003 0308 	and.w	r3, r3, #8
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d038      	beq.n	8002b18 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	695b      	ldr	r3, [r3, #20]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d019      	beq.n	8002ae2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002aae:	4b16      	ldr	r3, [pc, #88]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002ab0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ab2:	4a15      	ldr	r2, [pc, #84]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002ab4:	f043 0301 	orr.w	r3, r3, #1
 8002ab8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aba:	f7fe fe51 	bl	8001760 <HAL_GetTick>
 8002abe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ac0:	e008      	b.n	8002ad4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ac2:	f7fe fe4d 	bl	8001760 <HAL_GetTick>
 8002ac6:	4602      	mov	r2, r0
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	1ad3      	subs	r3, r2, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d901      	bls.n	8002ad4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ad0:	2303      	movs	r3, #3
 8002ad2:	e176      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ad4:	4b0c      	ldr	r3, [pc, #48]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002ad6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ad8:	f003 0302 	and.w	r3, r3, #2
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d0f0      	beq.n	8002ac2 <HAL_RCC_OscConfig+0x23a>
 8002ae0:	e01a      	b.n	8002b18 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ae2:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002ae4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ae6:	4a08      	ldr	r2, [pc, #32]	; (8002b08 <HAL_RCC_OscConfig+0x280>)
 8002ae8:	f023 0301 	bic.w	r3, r3, #1
 8002aec:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002aee:	f7fe fe37 	bl	8001760 <HAL_GetTick>
 8002af2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002af4:	e00a      	b.n	8002b0c <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002af6:	f7fe fe33 	bl	8001760 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	1ad3      	subs	r3, r2, r3
 8002b00:	2b02      	cmp	r3, #2
 8002b02:	d903      	bls.n	8002b0c <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002b04:	2303      	movs	r3, #3
 8002b06:	e15c      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
 8002b08:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b0c:	4b91      	ldr	r3, [pc, #580]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002b0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002b10:	f003 0302 	and.w	r3, r3, #2
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d1ee      	bne.n	8002af6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f003 0304 	and.w	r3, r3, #4
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 80a4 	beq.w	8002c6e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b26:	4b8b      	ldr	r3, [pc, #556]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d10d      	bne.n	8002b4e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b32:	4b88      	ldr	r3, [pc, #544]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	4a87      	ldr	r2, [pc, #540]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002b38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b3c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b3e:	4b85      	ldr	r3, [pc, #532]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b46:	60bb      	str	r3, [r7, #8]
 8002b48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002b4a:	2301      	movs	r3, #1
 8002b4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b4e:	4b82      	ldr	r3, [pc, #520]	; (8002d58 <HAL_RCC_OscConfig+0x4d0>)
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d118      	bne.n	8002b8c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8002b5a:	4b7f      	ldr	r3, [pc, #508]	; (8002d58 <HAL_RCC_OscConfig+0x4d0>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a7e      	ldr	r2, [pc, #504]	; (8002d58 <HAL_RCC_OscConfig+0x4d0>)
 8002b60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b66:	f7fe fdfb 	bl	8001760 <HAL_GetTick>
 8002b6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b6c:	e008      	b.n	8002b80 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b6e:	f7fe fdf7 	bl	8001760 <HAL_GetTick>
 8002b72:	4602      	mov	r2, r0
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	1ad3      	subs	r3, r2, r3
 8002b78:	2b64      	cmp	r3, #100	; 0x64
 8002b7a:	d901      	bls.n	8002b80 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002b7c:	2303      	movs	r3, #3
 8002b7e:	e120      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002b80:	4b75      	ldr	r3, [pc, #468]	; (8002d58 <HAL_RCC_OscConfig+0x4d0>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d0f0      	beq.n	8002b6e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b01      	cmp	r3, #1
 8002b92:	d106      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x31a>
 8002b94:	4b6f      	ldr	r3, [pc, #444]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002b96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b98:	4a6e      	ldr	r2, [pc, #440]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002b9a:	f043 0301 	orr.w	r3, r3, #1
 8002b9e:	6713      	str	r3, [r2, #112]	; 0x70
 8002ba0:	e02d      	b.n	8002bfe <HAL_RCC_OscConfig+0x376>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	689b      	ldr	r3, [r3, #8]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d10c      	bne.n	8002bc4 <HAL_RCC_OscConfig+0x33c>
 8002baa:	4b6a      	ldr	r3, [pc, #424]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bae:	4a69      	ldr	r2, [pc, #420]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bb0:	f023 0301 	bic.w	r3, r3, #1
 8002bb4:	6713      	str	r3, [r2, #112]	; 0x70
 8002bb6:	4b67      	ldr	r3, [pc, #412]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bba:	4a66      	ldr	r2, [pc, #408]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bbc:	f023 0304 	bic.w	r3, r3, #4
 8002bc0:	6713      	str	r3, [r2, #112]	; 0x70
 8002bc2:	e01c      	b.n	8002bfe <HAL_RCC_OscConfig+0x376>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	689b      	ldr	r3, [r3, #8]
 8002bc8:	2b05      	cmp	r3, #5
 8002bca:	d10c      	bne.n	8002be6 <HAL_RCC_OscConfig+0x35e>
 8002bcc:	4b61      	ldr	r3, [pc, #388]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd0:	4a60      	ldr	r2, [pc, #384]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bd2:	f043 0304 	orr.w	r3, r3, #4
 8002bd6:	6713      	str	r3, [r2, #112]	; 0x70
 8002bd8:	4b5e      	ldr	r3, [pc, #376]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bdc:	4a5d      	ldr	r2, [pc, #372]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bde:	f043 0301 	orr.w	r3, r3, #1
 8002be2:	6713      	str	r3, [r2, #112]	; 0x70
 8002be4:	e00b      	b.n	8002bfe <HAL_RCC_OscConfig+0x376>
 8002be6:	4b5b      	ldr	r3, [pc, #364]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002be8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bea:	4a5a      	ldr	r2, [pc, #360]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bec:	f023 0301 	bic.w	r3, r3, #1
 8002bf0:	6713      	str	r3, [r2, #112]	; 0x70
 8002bf2:	4b58      	ldr	r3, [pc, #352]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bf6:	4a57      	ldr	r2, [pc, #348]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002bf8:	f023 0304 	bic.w	r3, r3, #4
 8002bfc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d015      	beq.n	8002c32 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c06:	f7fe fdab 	bl	8001760 <HAL_GetTick>
 8002c0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c0c:	e00a      	b.n	8002c24 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c0e:	f7fe fda7 	bl	8001760 <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e0ce      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c24:	4b4b      	ldr	r3, [pc, #300]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002c26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c28:	f003 0302 	and.w	r3, r3, #2
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d0ee      	beq.n	8002c0e <HAL_RCC_OscConfig+0x386>
 8002c30:	e014      	b.n	8002c5c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c32:	f7fe fd95 	bl	8001760 <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c38:	e00a      	b.n	8002c50 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c3a:	f7fe fd91 	bl	8001760 <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d901      	bls.n	8002c50 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002c4c:	2303      	movs	r3, #3
 8002c4e:	e0b8      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002c50:	4b40      	ldr	r3, [pc, #256]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c54:	f003 0302 	and.w	r3, r3, #2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1ee      	bne.n	8002c3a <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c5c:	7dfb      	ldrb	r3, [r7, #23]
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	d105      	bne.n	8002c6e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c62:	4b3c      	ldr	r3, [pc, #240]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	4a3b      	ldr	r2, [pc, #236]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002c68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002c6c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	699b      	ldr	r3, [r3, #24]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	f000 80a4 	beq.w	8002dc0 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002c78:	4b36      	ldr	r3, [pc, #216]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 030c 	and.w	r3, r3, #12
 8002c80:	2b08      	cmp	r3, #8
 8002c82:	d06b      	beq.n	8002d5c <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	699b      	ldr	r3, [r3, #24]
 8002c88:	2b02      	cmp	r3, #2
 8002c8a:	d149      	bne.n	8002d20 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c8c:	4b31      	ldr	r3, [pc, #196]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	4a30      	ldr	r2, [pc, #192]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002c92:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002c96:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c98:	f7fe fd62 	bl	8001760 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ca0:	f7fe fd5e 	bl	8001760 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e087      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cb2:	4b28      	ldr	r3, [pc, #160]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69da      	ldr	r2, [r3, #28]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ccc:	019b      	lsls	r3, r3, #6
 8002cce:	431a      	orrs	r2, r3
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cd4:	085b      	lsrs	r3, r3, #1
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	041b      	lsls	r3, r3, #16
 8002cda:	431a      	orrs	r2, r3
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ce0:	061b      	lsls	r3, r3, #24
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	4a1b      	ldr	r2, [pc, #108]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002ce6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002cea:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002cec:	4b19      	ldr	r3, [pc, #100]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	4a18      	ldr	r2, [pc, #96]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002cf2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002cf6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf8:	f7fe fd32 	bl	8001760 <HAL_GetTick>
 8002cfc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002cfe:	e008      	b.n	8002d12 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d00:	f7fe fd2e 	bl	8001760 <HAL_GetTick>
 8002d04:	4602      	mov	r2, r0
 8002d06:	693b      	ldr	r3, [r7, #16]
 8002d08:	1ad3      	subs	r3, r2, r3
 8002d0a:	2b02      	cmp	r3, #2
 8002d0c:	d901      	bls.n	8002d12 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8002d0e:	2303      	movs	r3, #3
 8002d10:	e057      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d12:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d0f0      	beq.n	8002d00 <HAL_RCC_OscConfig+0x478>
 8002d1e:	e04f      	b.n	8002dc0 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d20:	4b0c      	ldr	r3, [pc, #48]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a0b      	ldr	r2, [pc, #44]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002d26:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d2a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d2c:	f7fe fd18 	bl	8001760 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d32:	e008      	b.n	8002d46 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d34:	f7fe fd14 	bl	8001760 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d901      	bls.n	8002d46 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e03d      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d46:	4b03      	ldr	r3, [pc, #12]	; (8002d54 <HAL_RCC_OscConfig+0x4cc>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d1f0      	bne.n	8002d34 <HAL_RCC_OscConfig+0x4ac>
 8002d52:	e035      	b.n	8002dc0 <HAL_RCC_OscConfig+0x538>
 8002d54:	40023800 	.word	0x40023800
 8002d58:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002d5c:	4b1b      	ldr	r3, [pc, #108]	; (8002dcc <HAL_RCC_OscConfig+0x544>)
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	699b      	ldr	r3, [r3, #24]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d028      	beq.n	8002dbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d74:	429a      	cmp	r2, r3
 8002d76:	d121      	bne.n	8002dbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d11a      	bne.n	8002dbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002d86:	68fa      	ldr	r2, [r7, #12]
 8002d88:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	687a      	ldr	r2, [r7, #4]
 8002d90:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d92:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d111      	bne.n	8002dbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002da2:	085b      	lsrs	r3, r3, #1
 8002da4:	3b01      	subs	r3, #1
 8002da6:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002da8:	429a      	cmp	r2, r3
 8002daa:	d107      	bne.n	8002dbc <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002db6:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d001      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	e000      	b.n	8002dc2 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8002dc0:	2300      	movs	r3, #0
}
 8002dc2:	4618      	mov	r0, r3
 8002dc4:	3718      	adds	r7, #24
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bd80      	pop	{r7, pc}
 8002dca:	bf00      	nop
 8002dcc:	40023800 	.word	0x40023800

08002dd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b084      	sub	sp, #16
 8002dd4:	af00      	add	r7, sp, #0
 8002dd6:	6078      	str	r0, [r7, #4]
 8002dd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d101      	bne.n	8002de8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002de4:	2301      	movs	r3, #1
 8002de6:	e0d0      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002de8:	4b6a      	ldr	r3, [pc, #424]	; (8002f94 <HAL_RCC_ClockConfig+0x1c4>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 030f 	and.w	r3, r3, #15
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d910      	bls.n	8002e18 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df6:	4b67      	ldr	r3, [pc, #412]	; (8002f94 <HAL_RCC_ClockConfig+0x1c4>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f023 020f 	bic.w	r2, r3, #15
 8002dfe:	4965      	ldr	r1, [pc, #404]	; (8002f94 <HAL_RCC_ClockConfig+0x1c4>)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	4313      	orrs	r3, r2
 8002e04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e06:	4b63      	ldr	r3, [pc, #396]	; (8002f94 <HAL_RCC_ClockConfig+0x1c4>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f003 030f 	and.w	r3, r3, #15
 8002e0e:	683a      	ldr	r2, [r7, #0]
 8002e10:	429a      	cmp	r2, r3
 8002e12:	d001      	beq.n	8002e18 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e0b8      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f003 0302 	and.w	r3, r3, #2
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d020      	beq.n	8002e66 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f003 0304 	and.w	r3, r3, #4
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d005      	beq.n	8002e3c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002e30:	4b59      	ldr	r3, [pc, #356]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	4a58      	ldr	r2, [pc, #352]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002e36:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002e3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 0308 	and.w	r3, r3, #8
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d005      	beq.n	8002e54 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002e48:	4b53      	ldr	r3, [pc, #332]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	4a52      	ldr	r2, [pc, #328]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002e4e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002e52:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e54:	4b50      	ldr	r3, [pc, #320]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	689b      	ldr	r3, [r3, #8]
 8002e60:	494d      	ldr	r1, [pc, #308]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002e62:	4313      	orrs	r3, r2
 8002e64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d040      	beq.n	8002ef4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	2b01      	cmp	r3, #1
 8002e78:	d107      	bne.n	8002e8a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e7a:	4b47      	ldr	r3, [pc, #284]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d115      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e07f      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685b      	ldr	r3, [r3, #4]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d107      	bne.n	8002ea2 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e92:	4b41      	ldr	r3, [pc, #260]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d109      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e073      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ea2:	4b3d      	ldr	r3, [pc, #244]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f003 0302 	and.w	r3, r3, #2
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e06b      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002eb2:	4b39      	ldr	r3, [pc, #228]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f023 0203 	bic.w	r2, r3, #3
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	4936      	ldr	r1, [pc, #216]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ec4:	f7fe fc4c 	bl	8001760 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002eca:	e00a      	b.n	8002ee2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002ecc:	f7fe fc48 	bl	8001760 <HAL_GetTick>
 8002ed0:	4602      	mov	r2, r0
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002eda:	4293      	cmp	r3, r2
 8002edc:	d901      	bls.n	8002ee2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002ede:	2303      	movs	r3, #3
 8002ee0:	e053      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ee2:	4b2d      	ldr	r3, [pc, #180]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002ee4:	689b      	ldr	r3, [r3, #8]
 8002ee6:	f003 020c 	and.w	r2, r3, #12
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d1eb      	bne.n	8002ecc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ef4:	4b27      	ldr	r3, [pc, #156]	; (8002f94 <HAL_RCC_ClockConfig+0x1c4>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 030f 	and.w	r3, r3, #15
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	429a      	cmp	r2, r3
 8002f00:	d210      	bcs.n	8002f24 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f02:	4b24      	ldr	r3, [pc, #144]	; (8002f94 <HAL_RCC_ClockConfig+0x1c4>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f023 020f 	bic.w	r2, r3, #15
 8002f0a:	4922      	ldr	r1, [pc, #136]	; (8002f94 <HAL_RCC_ClockConfig+0x1c4>)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	4313      	orrs	r3, r2
 8002f10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f12:	4b20      	ldr	r3, [pc, #128]	; (8002f94 <HAL_RCC_ClockConfig+0x1c4>)
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 030f 	and.w	r3, r3, #15
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d001      	beq.n	8002f24 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	e032      	b.n	8002f8a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f003 0304 	and.w	r3, r3, #4
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d008      	beq.n	8002f42 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002f30:	4b19      	ldr	r3, [pc, #100]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	4916      	ldr	r1, [pc, #88]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 0308 	and.w	r3, r3, #8
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d009      	beq.n	8002f62 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002f4e:	4b12      	ldr	r3, [pc, #72]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002f50:	689b      	ldr	r3, [r3, #8]
 8002f52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	691b      	ldr	r3, [r3, #16]
 8002f5a:	00db      	lsls	r3, r3, #3
 8002f5c:	490e      	ldr	r1, [pc, #56]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002f5e:	4313      	orrs	r3, r2
 8002f60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002f62:	f000 f821 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8002f66:	4602      	mov	r2, r0
 8002f68:	4b0b      	ldr	r3, [pc, #44]	; (8002f98 <HAL_RCC_ClockConfig+0x1c8>)
 8002f6a:	689b      	ldr	r3, [r3, #8]
 8002f6c:	091b      	lsrs	r3, r3, #4
 8002f6e:	f003 030f 	and.w	r3, r3, #15
 8002f72:	490a      	ldr	r1, [pc, #40]	; (8002f9c <HAL_RCC_ClockConfig+0x1cc>)
 8002f74:	5ccb      	ldrb	r3, [r1, r3]
 8002f76:	fa22 f303 	lsr.w	r3, r2, r3
 8002f7a:	4a09      	ldr	r2, [pc, #36]	; (8002fa0 <HAL_RCC_ClockConfig+0x1d0>)
 8002f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002f7e:	4b09      	ldr	r3, [pc, #36]	; (8002fa4 <HAL_RCC_ClockConfig+0x1d4>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7fe fba8 	bl	80016d8 <HAL_InitTick>

  return HAL_OK;
 8002f88:	2300      	movs	r3, #0
}
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	3710      	adds	r7, #16
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	40023c00 	.word	0x40023c00
 8002f98:	40023800 	.word	0x40023800
 8002f9c:	08009f68 	.word	0x08009f68
 8002fa0:	20000000 	.word	0x20000000
 8002fa4:	20000004 	.word	0x20000004

08002fa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002fa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002fac:	b094      	sub	sp, #80	; 0x50
 8002fae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	647b      	str	r3, [r7, #68]	; 0x44
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fb8:	2300      	movs	r3, #0
 8002fba:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002fc0:	4b79      	ldr	r3, [pc, #484]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fc2:	689b      	ldr	r3, [r3, #8]
 8002fc4:	f003 030c 	and.w	r3, r3, #12
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d00d      	beq.n	8002fe8 <HAL_RCC_GetSysClockFreq+0x40>
 8002fcc:	2b08      	cmp	r3, #8
 8002fce:	f200 80e1 	bhi.w	8003194 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <HAL_RCC_GetSysClockFreq+0x34>
 8002fd6:	2b04      	cmp	r3, #4
 8002fd8:	d003      	beq.n	8002fe2 <HAL_RCC_GetSysClockFreq+0x3a>
 8002fda:	e0db      	b.n	8003194 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002fdc:	4b73      	ldr	r3, [pc, #460]	; (80031ac <HAL_RCC_GetSysClockFreq+0x204>)
 8002fde:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fe0:	e0db      	b.n	800319a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002fe2:	4b73      	ldr	r3, [pc, #460]	; (80031b0 <HAL_RCC_GetSysClockFreq+0x208>)
 8002fe4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002fe6:	e0d8      	b.n	800319a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002fe8:	4b6f      	ldr	r3, [pc, #444]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002ff0:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002ff2:	4b6d      	ldr	r3, [pc, #436]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ff4:	685b      	ldr	r3, [r3, #4]
 8002ff6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d063      	beq.n	80030c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ffe:	4b6a      	ldr	r3, [pc, #424]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003000:	685b      	ldr	r3, [r3, #4]
 8003002:	099b      	lsrs	r3, r3, #6
 8003004:	2200      	movs	r2, #0
 8003006:	63bb      	str	r3, [r7, #56]	; 0x38
 8003008:	63fa      	str	r2, [r7, #60]	; 0x3c
 800300a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800300c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003010:	633b      	str	r3, [r7, #48]	; 0x30
 8003012:	2300      	movs	r3, #0
 8003014:	637b      	str	r3, [r7, #52]	; 0x34
 8003016:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800301a:	4622      	mov	r2, r4
 800301c:	462b      	mov	r3, r5
 800301e:	f04f 0000 	mov.w	r0, #0
 8003022:	f04f 0100 	mov.w	r1, #0
 8003026:	0159      	lsls	r1, r3, #5
 8003028:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800302c:	0150      	lsls	r0, r2, #5
 800302e:	4602      	mov	r2, r0
 8003030:	460b      	mov	r3, r1
 8003032:	4621      	mov	r1, r4
 8003034:	1a51      	subs	r1, r2, r1
 8003036:	6139      	str	r1, [r7, #16]
 8003038:	4629      	mov	r1, r5
 800303a:	eb63 0301 	sbc.w	r3, r3, r1
 800303e:	617b      	str	r3, [r7, #20]
 8003040:	f04f 0200 	mov.w	r2, #0
 8003044:	f04f 0300 	mov.w	r3, #0
 8003048:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800304c:	4659      	mov	r1, fp
 800304e:	018b      	lsls	r3, r1, #6
 8003050:	4651      	mov	r1, sl
 8003052:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003056:	4651      	mov	r1, sl
 8003058:	018a      	lsls	r2, r1, #6
 800305a:	4651      	mov	r1, sl
 800305c:	ebb2 0801 	subs.w	r8, r2, r1
 8003060:	4659      	mov	r1, fp
 8003062:	eb63 0901 	sbc.w	r9, r3, r1
 8003066:	f04f 0200 	mov.w	r2, #0
 800306a:	f04f 0300 	mov.w	r3, #0
 800306e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003072:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003076:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800307a:	4690      	mov	r8, r2
 800307c:	4699      	mov	r9, r3
 800307e:	4623      	mov	r3, r4
 8003080:	eb18 0303 	adds.w	r3, r8, r3
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	462b      	mov	r3, r5
 8003088:	eb49 0303 	adc.w	r3, r9, r3
 800308c:	60fb      	str	r3, [r7, #12]
 800308e:	f04f 0200 	mov.w	r2, #0
 8003092:	f04f 0300 	mov.w	r3, #0
 8003096:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800309a:	4629      	mov	r1, r5
 800309c:	024b      	lsls	r3, r1, #9
 800309e:	4621      	mov	r1, r4
 80030a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80030a4:	4621      	mov	r1, r4
 80030a6:	024a      	lsls	r2, r1, #9
 80030a8:	4610      	mov	r0, r2
 80030aa:	4619      	mov	r1, r3
 80030ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80030ae:	2200      	movs	r2, #0
 80030b0:	62bb      	str	r3, [r7, #40]	; 0x28
 80030b2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80030b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80030b8:	f7fd f8fa 	bl	80002b0 <__aeabi_uldivmod>
 80030bc:	4602      	mov	r2, r0
 80030be:	460b      	mov	r3, r1
 80030c0:	4613      	mov	r3, r2
 80030c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80030c4:	e058      	b.n	8003178 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030c6:	4b38      	ldr	r3, [pc, #224]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	099b      	lsrs	r3, r3, #6
 80030cc:	2200      	movs	r2, #0
 80030ce:	4618      	mov	r0, r3
 80030d0:	4611      	mov	r1, r2
 80030d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80030d6:	623b      	str	r3, [r7, #32]
 80030d8:	2300      	movs	r3, #0
 80030da:	627b      	str	r3, [r7, #36]	; 0x24
 80030dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80030e0:	4642      	mov	r2, r8
 80030e2:	464b      	mov	r3, r9
 80030e4:	f04f 0000 	mov.w	r0, #0
 80030e8:	f04f 0100 	mov.w	r1, #0
 80030ec:	0159      	lsls	r1, r3, #5
 80030ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030f2:	0150      	lsls	r0, r2, #5
 80030f4:	4602      	mov	r2, r0
 80030f6:	460b      	mov	r3, r1
 80030f8:	4641      	mov	r1, r8
 80030fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80030fe:	4649      	mov	r1, r9
 8003100:	eb63 0b01 	sbc.w	fp, r3, r1
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	f04f 0300 	mov.w	r3, #0
 800310c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003110:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003114:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003118:	ebb2 040a 	subs.w	r4, r2, sl
 800311c:	eb63 050b 	sbc.w	r5, r3, fp
 8003120:	f04f 0200 	mov.w	r2, #0
 8003124:	f04f 0300 	mov.w	r3, #0
 8003128:	00eb      	lsls	r3, r5, #3
 800312a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800312e:	00e2      	lsls	r2, r4, #3
 8003130:	4614      	mov	r4, r2
 8003132:	461d      	mov	r5, r3
 8003134:	4643      	mov	r3, r8
 8003136:	18e3      	adds	r3, r4, r3
 8003138:	603b      	str	r3, [r7, #0]
 800313a:	464b      	mov	r3, r9
 800313c:	eb45 0303 	adc.w	r3, r5, r3
 8003140:	607b      	str	r3, [r7, #4]
 8003142:	f04f 0200 	mov.w	r2, #0
 8003146:	f04f 0300 	mov.w	r3, #0
 800314a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800314e:	4629      	mov	r1, r5
 8003150:	028b      	lsls	r3, r1, #10
 8003152:	4621      	mov	r1, r4
 8003154:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003158:	4621      	mov	r1, r4
 800315a:	028a      	lsls	r2, r1, #10
 800315c:	4610      	mov	r0, r2
 800315e:	4619      	mov	r1, r3
 8003160:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003162:	2200      	movs	r2, #0
 8003164:	61bb      	str	r3, [r7, #24]
 8003166:	61fa      	str	r2, [r7, #28]
 8003168:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800316c:	f7fd f8a0 	bl	80002b0 <__aeabi_uldivmod>
 8003170:	4602      	mov	r2, r0
 8003172:	460b      	mov	r3, r1
 8003174:	4613      	mov	r3, r2
 8003176:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8003178:	4b0b      	ldr	r3, [pc, #44]	; (80031a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	0c1b      	lsrs	r3, r3, #16
 800317e:	f003 0303 	and.w	r3, r3, #3
 8003182:	3301      	adds	r3, #1
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8003188:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800318a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800318c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003190:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003192:	e002      	b.n	800319a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003194:	4b05      	ldr	r3, [pc, #20]	; (80031ac <HAL_RCC_GetSysClockFreq+0x204>)
 8003196:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003198:	bf00      	nop
    }
  }
  return sysclockfreq;
 800319a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800319c:	4618      	mov	r0, r3
 800319e:	3750      	adds	r7, #80	; 0x50
 80031a0:	46bd      	mov	sp, r7
 80031a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031a6:	bf00      	nop
 80031a8:	40023800 	.word	0x40023800
 80031ac:	00f42400 	.word	0x00f42400
 80031b0:	007a1200 	.word	0x007a1200

080031b4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80031b4:	b480      	push	{r7}
 80031b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80031b8:	4b03      	ldr	r3, [pc, #12]	; (80031c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80031ba:	681b      	ldr	r3, [r3, #0]
}
 80031bc:	4618      	mov	r0, r3
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr
 80031c6:	bf00      	nop
 80031c8:	20000000 	.word	0x20000000

080031cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80031d0:	f7ff fff0 	bl	80031b4 <HAL_RCC_GetHCLKFreq>
 80031d4:	4602      	mov	r2, r0
 80031d6:	4b05      	ldr	r3, [pc, #20]	; (80031ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	0a9b      	lsrs	r3, r3, #10
 80031dc:	f003 0307 	and.w	r3, r3, #7
 80031e0:	4903      	ldr	r1, [pc, #12]	; (80031f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031e2:	5ccb      	ldrb	r3, [r1, r3]
 80031e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	bd80      	pop	{r7, pc}
 80031ec:	40023800 	.word	0x40023800
 80031f0:	08009f78 	.word	0x08009f78

080031f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80031f8:	f7ff ffdc 	bl	80031b4 <HAL_RCC_GetHCLKFreq>
 80031fc:	4602      	mov	r2, r0
 80031fe:	4b05      	ldr	r3, [pc, #20]	; (8003214 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	0b5b      	lsrs	r3, r3, #13
 8003204:	f003 0307 	and.w	r3, r3, #7
 8003208:	4903      	ldr	r1, [pc, #12]	; (8003218 <HAL_RCC_GetPCLK2Freq+0x24>)
 800320a:	5ccb      	ldrb	r3, [r1, r3]
 800320c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003210:	4618      	mov	r0, r3
 8003212:	bd80      	pop	{r7, pc}
 8003214:	40023800 	.word	0x40023800
 8003218:	08009f78 	.word	0x08009f78

0800321c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b088      	sub	sp, #32
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003224:	2300      	movs	r3, #0
 8003226:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003228:	2300      	movs	r3, #0
 800322a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800322c:	2300      	movs	r3, #0
 800322e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8003230:	2300      	movs	r3, #0
 8003232:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003234:	2300      	movs	r3, #0
 8003236:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0301 	and.w	r3, r3, #1
 8003240:	2b00      	cmp	r3, #0
 8003242:	d012      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003244:	4b69      	ldr	r3, [pc, #420]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	4a68      	ldr	r2, [pc, #416]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800324a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800324e:	6093      	str	r3, [r2, #8]
 8003250:	4b66      	ldr	r3, [pc, #408]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003252:	689a      	ldr	r2, [r3, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003258:	4964      	ldr	r1, [pc, #400]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800325a:	4313      	orrs	r3, r2
 800325c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003262:	2b00      	cmp	r3, #0
 8003264:	d101      	bne.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8003266:	2301      	movs	r3, #1
 8003268:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003272:	2b00      	cmp	r3, #0
 8003274:	d017      	beq.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003276:	4b5d      	ldr	r3, [pc, #372]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003278:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800327c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003284:	4959      	ldr	r1, [pc, #356]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003286:	4313      	orrs	r3, r2
 8003288:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003290:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003294:	d101      	bne.n	800329a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8003296:	2301      	movs	r3, #1
 8003298:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80032a2:	2301      	movs	r3, #1
 80032a4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d017      	beq.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032b2:	4b4e      	ldr	r3, [pc, #312]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032b8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c0:	494a      	ldr	r1, [pc, #296]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80032c2:	4313      	orrs	r3, r2
 80032c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032d0:	d101      	bne.n	80032d6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 80032d2:	2301      	movs	r3, #1
 80032d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d101      	bne.n	80032e2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 80032de:	2301      	movs	r3, #1
 80032e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 80032ee:	2301      	movs	r3, #1
 80032f0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0320 	and.w	r3, r3, #32
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	f000 808b 	beq.w	8003416 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003300:	4b3a      	ldr	r3, [pc, #232]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003302:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003304:	4a39      	ldr	r2, [pc, #228]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003306:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800330a:	6413      	str	r3, [r2, #64]	; 0x40
 800330c:	4b37      	ldr	r3, [pc, #220]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800330e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003314:	60bb      	str	r3, [r7, #8]
 8003316:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003318:	4b35      	ldr	r3, [pc, #212]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a34      	ldr	r2, [pc, #208]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800331e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003322:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003324:	f7fe fa1c 	bl	8001760 <HAL_GetTick>
 8003328:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800332a:	e008      	b.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800332c:	f7fe fa18 	bl	8001760 <HAL_GetTick>
 8003330:	4602      	mov	r2, r0
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	1ad3      	subs	r3, r2, r3
 8003336:	2b64      	cmp	r3, #100	; 0x64
 8003338:	d901      	bls.n	800333e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800333a:	2303      	movs	r3, #3
 800333c:	e357      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800333e:	4b2c      	ldr	r3, [pc, #176]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003346:	2b00      	cmp	r3, #0
 8003348:	d0f0      	beq.n	800332c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800334a:	4b28      	ldr	r3, [pc, #160]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800334c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800334e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003352:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003354:	693b      	ldr	r3, [r7, #16]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d035      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003362:	693a      	ldr	r2, [r7, #16]
 8003364:	429a      	cmp	r2, r3
 8003366:	d02e      	beq.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003368:	4b20      	ldr	r3, [pc, #128]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800336a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800336c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003370:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003372:	4b1e      	ldr	r3, [pc, #120]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003374:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003376:	4a1d      	ldr	r2, [pc, #116]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800337c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800337e:	4b1b      	ldr	r3, [pc, #108]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003382:	4a1a      	ldr	r2, [pc, #104]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003384:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003388:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800338a:	4a18      	ldr	r2, [pc, #96]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003390:	4b16      	ldr	r3, [pc, #88]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003392:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003394:	f003 0301 	and.w	r3, r3, #1
 8003398:	2b01      	cmp	r3, #1
 800339a:	d114      	bne.n	80033c6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339c:	f7fe f9e0 	bl	8001760 <HAL_GetTick>
 80033a0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033a2:	e00a      	b.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033a4:	f7fe f9dc 	bl	8001760 <HAL_GetTick>
 80033a8:	4602      	mov	r2, r0
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	1ad3      	subs	r3, r2, r3
 80033ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d901      	bls.n	80033ba <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80033b6:	2303      	movs	r3, #3
 80033b8:	e319      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ba:	4b0c      	ldr	r3, [pc, #48]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033be:	f003 0302 	and.w	r3, r3, #2
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d0ee      	beq.n	80033a4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ce:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033d2:	d111      	bne.n	80033f8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 80033d4:	4b05      	ldr	r3, [pc, #20]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033d6:	689b      	ldr	r3, [r3, #8]
 80033d8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80033e0:	4b04      	ldr	r3, [pc, #16]	; (80033f4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80033e2:	400b      	ands	r3, r1
 80033e4:	4901      	ldr	r1, [pc, #4]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80033e6:	4313      	orrs	r3, r2
 80033e8:	608b      	str	r3, [r1, #8]
 80033ea:	e00b      	b.n	8003404 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 80033ec:	40023800 	.word	0x40023800
 80033f0:	40007000 	.word	0x40007000
 80033f4:	0ffffcff 	.word	0x0ffffcff
 80033f8:	4baa      	ldr	r3, [pc, #680]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	4aa9      	ldr	r2, [pc, #676]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80033fe:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003402:	6093      	str	r3, [r2, #8]
 8003404:	4ba7      	ldr	r3, [pc, #668]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003406:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003410:	49a4      	ldr	r1, [pc, #656]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003412:	4313      	orrs	r3, r2
 8003414:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f003 0310 	and.w	r3, r3, #16
 800341e:	2b00      	cmp	r3, #0
 8003420:	d010      	beq.n	8003444 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003422:	4ba0      	ldr	r3, [pc, #640]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003424:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003428:	4a9e      	ldr	r2, [pc, #632]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800342a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800342e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003432:	4b9c      	ldr	r3, [pc, #624]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003434:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800343c:	4999      	ldr	r1, [pc, #612]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800343e:	4313      	orrs	r3, r2
 8003440:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d00a      	beq.n	8003466 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003450:	4b94      	ldr	r3, [pc, #592]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003452:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003456:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800345e:	4991      	ldr	r1, [pc, #580]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003460:	4313      	orrs	r3, r2
 8003462:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800346e:	2b00      	cmp	r3, #0
 8003470:	d00a      	beq.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003472:	4b8c      	ldr	r3, [pc, #560]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003474:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003478:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003480:	4988      	ldr	r1, [pc, #544]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003482:	4313      	orrs	r3, r2
 8003484:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d00a      	beq.n	80034aa <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003494:	4b83      	ldr	r3, [pc, #524]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003496:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800349a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80034a2:	4980      	ldr	r1, [pc, #512]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d00a      	beq.n	80034cc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80034b6:	4b7b      	ldr	r3, [pc, #492]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034bc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80034c4:	4977      	ldr	r1, [pc, #476]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d00a      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034d8:	4b72      	ldr	r3, [pc, #456]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80034de:	f023 0203 	bic.w	r2, r3, #3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034e6:	496f      	ldr	r1, [pc, #444]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d00a      	beq.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034fa:	4b6a      	ldr	r3, [pc, #424]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80034fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003500:	f023 020c 	bic.w	r2, r3, #12
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003508:	4966      	ldr	r1, [pc, #408]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800350a:	4313      	orrs	r3, r2
 800350c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003518:	2b00      	cmp	r3, #0
 800351a:	d00a      	beq.n	8003532 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800351c:	4b61      	ldr	r3, [pc, #388]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800351e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003522:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800352a:	495e      	ldr	r1, [pc, #376]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800352c:	4313      	orrs	r3, r2
 800352e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800353a:	2b00      	cmp	r3, #0
 800353c:	d00a      	beq.n	8003554 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800353e:	4b59      	ldr	r3, [pc, #356]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003540:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003544:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800354c:	4955      	ldr	r1, [pc, #340]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800354e:	4313      	orrs	r3, r2
 8003550:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800355c:	2b00      	cmp	r3, #0
 800355e:	d00a      	beq.n	8003576 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003560:	4b50      	ldr	r3, [pc, #320]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003562:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003566:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800356e:	494d      	ldr	r1, [pc, #308]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003570:	4313      	orrs	r3, r2
 8003572:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800357e:	2b00      	cmp	r3, #0
 8003580:	d00a      	beq.n	8003598 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003582:	4b48      	ldr	r3, [pc, #288]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003584:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003588:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003590:	4944      	ldr	r1, [pc, #272]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8003592:	4313      	orrs	r3, r2
 8003594:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d00a      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80035a4:	4b3f      	ldr	r3, [pc, #252]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035aa:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b2:	493c      	ldr	r1, [pc, #240]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00a      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80035c6:	4b37      	ldr	r3, [pc, #220]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035cc:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035d4:	4933      	ldr	r1, [pc, #204]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035d6:	4313      	orrs	r3, r2
 80035d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00a      	beq.n	80035fe <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80035e8:	4b2e      	ldr	r3, [pc, #184]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80035ee:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80035f6:	492b      	ldr	r1, [pc, #172]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80035f8:	4313      	orrs	r3, r2
 80035fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d011      	beq.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800360a:	4b26      	ldr	r3, [pc, #152]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800360c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003610:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003618:	4922      	ldr	r1, [pc, #136]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003624:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003628:	d101      	bne.n	800362e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800362a:	2301      	movs	r3, #1
 800362c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f003 0308 	and.w	r3, r3, #8
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800363a:	2301      	movs	r3, #1
 800363c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00a      	beq.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800364a:	4b16      	ldr	r3, [pc, #88]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800364c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003650:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003658:	4912      	ldr	r1, [pc, #72]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800365a:	4313      	orrs	r3, r2
 800365c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003668:	2b00      	cmp	r3, #0
 800366a:	d00b      	beq.n	8003684 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800366c:	4b0d      	ldr	r3, [pc, #52]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800366e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003672:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800367c:	4909      	ldr	r1, [pc, #36]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800367e:	4313      	orrs	r3, r2
 8003680:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003684:	69fb      	ldr	r3, [r7, #28]
 8003686:	2b01      	cmp	r3, #1
 8003688:	d006      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003692:	2b00      	cmp	r3, #0
 8003694:	f000 80d9 	beq.w	800384a <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003698:	4b02      	ldr	r3, [pc, #8]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a01      	ldr	r2, [pc, #4]	; (80036a4 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800369e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80036a2:	e001      	b.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 80036a4:	40023800 	.word	0x40023800
 80036a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036aa:	f7fe f859 	bl	8001760 <HAL_GetTick>
 80036ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036b0:	e008      	b.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80036b2:	f7fe f855 	bl	8001760 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b64      	cmp	r3, #100	; 0x64
 80036be:	d901      	bls.n	80036c4 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036c0:	2303      	movs	r3, #3
 80036c2:	e194      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80036c4:	4b6c      	ldr	r3, [pc, #432]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d1f0      	bne.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f003 0301 	and.w	r3, r3, #1
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d021      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x504>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d11d      	bne.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80036e4:	4b64      	ldr	r3, [pc, #400]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036ea:	0c1b      	lsrs	r3, r3, #16
 80036ec:	f003 0303 	and.w	r3, r3, #3
 80036f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80036f2:	4b61      	ldr	r3, [pc, #388]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80036f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80036f8:	0e1b      	lsrs	r3, r3, #24
 80036fa:	f003 030f 	and.w	r3, r3, #15
 80036fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	019a      	lsls	r2, r3, #6
 8003706:	693b      	ldr	r3, [r7, #16]
 8003708:	041b      	lsls	r3, r3, #16
 800370a:	431a      	orrs	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	061b      	lsls	r3, r3, #24
 8003710:	431a      	orrs	r2, r3
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	071b      	lsls	r3, r3, #28
 8003718:	4957      	ldr	r1, [pc, #348]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800371a:	4313      	orrs	r3, r2
 800371c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d004      	beq.n	8003736 <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003730:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003734:	d00a      	beq.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800373e:	2b00      	cmp	r3, #0
 8003740:	d02e      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003746:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800374a:	d129      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800374c:	4b4a      	ldr	r3, [pc, #296]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800374e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003752:	0c1b      	lsrs	r3, r3, #16
 8003754:	f003 0303 	and.w	r3, r3, #3
 8003758:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800375a:	4b47      	ldr	r3, [pc, #284]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800375c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003760:	0f1b      	lsrs	r3, r3, #28
 8003762:	f003 0307 	and.w	r3, r3, #7
 8003766:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	019a      	lsls	r2, r3, #6
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	041b      	lsls	r3, r3, #16
 8003772:	431a      	orrs	r2, r3
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	68db      	ldr	r3, [r3, #12]
 8003778:	061b      	lsls	r3, r3, #24
 800377a:	431a      	orrs	r2, r3
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	071b      	lsls	r3, r3, #28
 8003780:	493d      	ldr	r1, [pc, #244]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003782:	4313      	orrs	r3, r2
 8003784:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003788:	4b3b      	ldr	r3, [pc, #236]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800378a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800378e:	f023 021f 	bic.w	r2, r3, #31
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003796:	3b01      	subs	r3, #1
 8003798:	4937      	ldr	r1, [pc, #220]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800379a:	4313      	orrs	r3, r2
 800379c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d01d      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80037ac:	4b32      	ldr	r3, [pc, #200]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037b2:	0e1b      	lsrs	r3, r3, #24
 80037b4:	f003 030f 	and.w	r3, r3, #15
 80037b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80037ba:	4b2f      	ldr	r3, [pc, #188]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80037c0:	0f1b      	lsrs	r3, r3, #28
 80037c2:	f003 0307 	and.w	r3, r3, #7
 80037c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	019a      	lsls	r2, r3, #6
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	041b      	lsls	r3, r3, #16
 80037d4:	431a      	orrs	r2, r3
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	061b      	lsls	r3, r3, #24
 80037da:	431a      	orrs	r2, r3
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	071b      	lsls	r3, r3, #28
 80037e0:	4925      	ldr	r1, [pc, #148]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80037e2:	4313      	orrs	r3, r2
 80037e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d011      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	019a      	lsls	r2, r3, #6
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	691b      	ldr	r3, [r3, #16]
 80037fe:	041b      	lsls	r3, r3, #16
 8003800:	431a      	orrs	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	68db      	ldr	r3, [r3, #12]
 8003806:	061b      	lsls	r3, r3, #24
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	689b      	ldr	r3, [r3, #8]
 800380e:	071b      	lsls	r3, r3, #28
 8003810:	4919      	ldr	r1, [pc, #100]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003812:	4313      	orrs	r3, r2
 8003814:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003818:	4b17      	ldr	r3, [pc, #92]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a16      	ldr	r2, [pc, #88]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800381e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003822:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003824:	f7fd ff9c 	bl	8001760 <HAL_GetTick>
 8003828:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800382a:	e008      	b.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800382c:	f7fd ff98 	bl	8001760 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	697b      	ldr	r3, [r7, #20]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b64      	cmp	r3, #100	; 0x64
 8003838:	d901      	bls.n	800383e <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e0d7      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800383e:	4b0e      	ldr	r3, [pc, #56]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003846:	2b00      	cmp	r3, #0
 8003848:	d0f0      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	2b01      	cmp	r3, #1
 800384e:	f040 80cd 	bne.w	80039ec <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003852:	4b09      	ldr	r3, [pc, #36]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a08      	ldr	r2, [pc, #32]	; (8003878 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8003858:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800385c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800385e:	f7fd ff7f 	bl	8001760 <HAL_GetTick>
 8003862:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003864:	e00a      	b.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003866:	f7fd ff7b 	bl	8001760 <HAL_GetTick>
 800386a:	4602      	mov	r2, r0
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	1ad3      	subs	r3, r2, r3
 8003870:	2b64      	cmp	r3, #100	; 0x64
 8003872:	d903      	bls.n	800387c <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003874:	2303      	movs	r3, #3
 8003876:	e0ba      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8003878:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800387c:	4b5e      	ldr	r3, [pc, #376]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003884:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003888:	d0ed      	beq.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003892:	2b00      	cmp	r3, #0
 8003894:	d003      	beq.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x682>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800389a:	2b00      	cmp	r3, #0
 800389c:	d009      	beq.n	80038b2 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d02e      	beq.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d12a      	bne.n	8003908 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80038b2:	4b51      	ldr	r3, [pc, #324]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038b8:	0c1b      	lsrs	r3, r3, #16
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80038c0:	4b4d      	ldr	r3, [pc, #308]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038c6:	0f1b      	lsrs	r3, r3, #28
 80038c8:	f003 0307 	and.w	r3, r3, #7
 80038cc:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	695b      	ldr	r3, [r3, #20]
 80038d2:	019a      	lsls	r2, r3, #6
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	041b      	lsls	r3, r3, #16
 80038d8:	431a      	orrs	r2, r3
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	061b      	lsls	r3, r3, #24
 80038e0:	431a      	orrs	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	071b      	lsls	r3, r3, #28
 80038e6:	4944      	ldr	r1, [pc, #272]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80038ee:	4b42      	ldr	r3, [pc, #264]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80038f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80038f4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038fc:	3b01      	subs	r3, #1
 80038fe:	021b      	lsls	r3, r3, #8
 8003900:	493d      	ldr	r1, [pc, #244]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003902:	4313      	orrs	r3, r2
 8003904:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003910:	2b00      	cmp	r3, #0
 8003912:	d022      	beq.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003918:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800391c:	d11d      	bne.n	800395a <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800391e:	4b36      	ldr	r3, [pc, #216]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003924:	0e1b      	lsrs	r3, r3, #24
 8003926:	f003 030f 	and.w	r3, r3, #15
 800392a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800392c:	4b32      	ldr	r3, [pc, #200]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800392e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003932:	0f1b      	lsrs	r3, r3, #28
 8003934:	f003 0307 	and.w	r3, r3, #7
 8003938:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	019a      	lsls	r2, r3, #6
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	041b      	lsls	r3, r3, #16
 8003946:	431a      	orrs	r2, r3
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	061b      	lsls	r3, r3, #24
 800394c:	431a      	orrs	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	071b      	lsls	r3, r3, #28
 8003952:	4929      	ldr	r1, [pc, #164]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003954:	4313      	orrs	r3, r2
 8003956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0308 	and.w	r3, r3, #8
 8003962:	2b00      	cmp	r3, #0
 8003964:	d028      	beq.n	80039b8 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003966:	4b24      	ldr	r3, [pc, #144]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800396c:	0e1b      	lsrs	r3, r3, #24
 800396e:	f003 030f 	and.w	r3, r3, #15
 8003972:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003974:	4b20      	ldr	r3, [pc, #128]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8003976:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800397a:	0c1b      	lsrs	r3, r3, #16
 800397c:	f003 0303 	and.w	r3, r3, #3
 8003980:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	695b      	ldr	r3, [r3, #20]
 8003986:	019a      	lsls	r2, r3, #6
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	041b      	lsls	r3, r3, #16
 800398c:	431a      	orrs	r2, r3
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	061b      	lsls	r3, r3, #24
 8003992:	431a      	orrs	r2, r3
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	69db      	ldr	r3, [r3, #28]
 8003998:	071b      	lsls	r3, r3, #28
 800399a:	4917      	ldr	r1, [pc, #92]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800399c:	4313      	orrs	r3, r2
 800399e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80039a2:	4b15      	ldr	r3, [pc, #84]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039a4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b0:	4911      	ldr	r1, [pc, #68]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80039b8:	4b0f      	ldr	r3, [pc, #60]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a0e      	ldr	r2, [pc, #56]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039be:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039c2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039c4:	f7fd fecc 	bl	8001760 <HAL_GetTick>
 80039c8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039ca:	e008      	b.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80039cc:	f7fd fec8 	bl	8001760 <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	697b      	ldr	r3, [r7, #20]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	2b64      	cmp	r3, #100	; 0x64
 80039d8:	d901      	bls.n	80039de <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80039da:	2303      	movs	r3, #3
 80039dc:	e007      	b.n	80039ee <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80039de:	4b06      	ldr	r3, [pc, #24]	; (80039f8 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80039e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80039ea:	d1ef      	bne.n	80039cc <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 80039ec:	2300      	movs	r3, #0
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	3720      	adds	r7, #32
 80039f2:	46bd      	mov	sp, r7
 80039f4:	bd80      	pop	{r7, pc}
 80039f6:	bf00      	nop
 80039f8:	40023800 	.word	0x40023800

080039fc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039fc:	b580      	push	{r7, lr}
 80039fe:	b082      	sub	sp, #8
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d101      	bne.n	8003a0e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003a0a:	2301      	movs	r3, #1
 8003a0c:	e049      	b.n	8003aa2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d106      	bne.n	8003a28 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7fd fcb6 	bl	8001394 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681a      	ldr	r2, [r3, #0]
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	3304      	adds	r3, #4
 8003a38:	4619      	mov	r1, r3
 8003a3a:	4610      	mov	r0, r2
 8003a3c:	f000 f8a6 	bl	8003b8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2201      	movs	r2, #1
 8003a94:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3708      	adds	r7, #8
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
	...

08003aac <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b085      	sub	sp, #20
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d001      	beq.n	8003ac4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e04c      	b.n	8003b5e <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a26      	ldr	r2, [pc, #152]	; (8003b6c <HAL_TIM_Base_Start+0xc0>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d022      	beq.n	8003b1c <HAL_TIM_Base_Start+0x70>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ade:	d01d      	beq.n	8003b1c <HAL_TIM_Base_Start+0x70>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a22      	ldr	r2, [pc, #136]	; (8003b70 <HAL_TIM_Base_Start+0xc4>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d018      	beq.n	8003b1c <HAL_TIM_Base_Start+0x70>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a21      	ldr	r2, [pc, #132]	; (8003b74 <HAL_TIM_Base_Start+0xc8>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d013      	beq.n	8003b1c <HAL_TIM_Base_Start+0x70>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a1f      	ldr	r2, [pc, #124]	; (8003b78 <HAL_TIM_Base_Start+0xcc>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d00e      	beq.n	8003b1c <HAL_TIM_Base_Start+0x70>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a1e      	ldr	r2, [pc, #120]	; (8003b7c <HAL_TIM_Base_Start+0xd0>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d009      	beq.n	8003b1c <HAL_TIM_Base_Start+0x70>
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4a1c      	ldr	r2, [pc, #112]	; (8003b80 <HAL_TIM_Base_Start+0xd4>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d004      	beq.n	8003b1c <HAL_TIM_Base_Start+0x70>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	4a1b      	ldr	r2, [pc, #108]	; (8003b84 <HAL_TIM_Base_Start+0xd8>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	d115      	bne.n	8003b48 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	689a      	ldr	r2, [r3, #8]
 8003b22:	4b19      	ldr	r3, [pc, #100]	; (8003b88 <HAL_TIM_Base_Start+0xdc>)
 8003b24:	4013      	ands	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2b06      	cmp	r3, #6
 8003b2c:	d015      	beq.n	8003b5a <HAL_TIM_Base_Start+0xae>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b34:	d011      	beq.n	8003b5a <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f042 0201 	orr.w	r2, r2, #1
 8003b44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b46:	e008      	b.n	8003b5a <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	681a      	ldr	r2, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	f042 0201 	orr.w	r2, r2, #1
 8003b56:	601a      	str	r2, [r3, #0]
 8003b58:	e000      	b.n	8003b5c <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b5a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003b5c:	2300      	movs	r3, #0
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3714      	adds	r7, #20
 8003b62:	46bd      	mov	sp, r7
 8003b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b68:	4770      	bx	lr
 8003b6a:	bf00      	nop
 8003b6c:	40010000 	.word	0x40010000
 8003b70:	40000400 	.word	0x40000400
 8003b74:	40000800 	.word	0x40000800
 8003b78:	40000c00 	.word	0x40000c00
 8003b7c:	40010400 	.word	0x40010400
 8003b80:	40014000 	.word	0x40014000
 8003b84:	40001800 	.word	0x40001800
 8003b88:	00010007 	.word	0x00010007

08003b8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a40      	ldr	r2, [pc, #256]	; (8003ca0 <TIM_Base_SetConfig+0x114>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d013      	beq.n	8003bcc <TIM_Base_SetConfig+0x40>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003baa:	d00f      	beq.n	8003bcc <TIM_Base_SetConfig+0x40>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	4a3d      	ldr	r2, [pc, #244]	; (8003ca4 <TIM_Base_SetConfig+0x118>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d00b      	beq.n	8003bcc <TIM_Base_SetConfig+0x40>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	4a3c      	ldr	r2, [pc, #240]	; (8003ca8 <TIM_Base_SetConfig+0x11c>)
 8003bb8:	4293      	cmp	r3, r2
 8003bba:	d007      	beq.n	8003bcc <TIM_Base_SetConfig+0x40>
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	4a3b      	ldr	r2, [pc, #236]	; (8003cac <TIM_Base_SetConfig+0x120>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d003      	beq.n	8003bcc <TIM_Base_SetConfig+0x40>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a3a      	ldr	r2, [pc, #232]	; (8003cb0 <TIM_Base_SetConfig+0x124>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d108      	bne.n	8003bde <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bd2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	4313      	orrs	r3, r2
 8003bdc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a2f      	ldr	r2, [pc, #188]	; (8003ca0 <TIM_Base_SetConfig+0x114>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d02b      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bec:	d027      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	4a2c      	ldr	r2, [pc, #176]	; (8003ca4 <TIM_Base_SetConfig+0x118>)
 8003bf2:	4293      	cmp	r3, r2
 8003bf4:	d023      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	4a2b      	ldr	r2, [pc, #172]	; (8003ca8 <TIM_Base_SetConfig+0x11c>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d01f      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4a2a      	ldr	r2, [pc, #168]	; (8003cac <TIM_Base_SetConfig+0x120>)
 8003c02:	4293      	cmp	r3, r2
 8003c04:	d01b      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	4a29      	ldr	r2, [pc, #164]	; (8003cb0 <TIM_Base_SetConfig+0x124>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d017      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	4a28      	ldr	r2, [pc, #160]	; (8003cb4 <TIM_Base_SetConfig+0x128>)
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d013      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	4a27      	ldr	r2, [pc, #156]	; (8003cb8 <TIM_Base_SetConfig+0x12c>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d00f      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	4a26      	ldr	r2, [pc, #152]	; (8003cbc <TIM_Base_SetConfig+0x130>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d00b      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	4a25      	ldr	r2, [pc, #148]	; (8003cc0 <TIM_Base_SetConfig+0x134>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d007      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	4a24      	ldr	r2, [pc, #144]	; (8003cc4 <TIM_Base_SetConfig+0x138>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d003      	beq.n	8003c3e <TIM_Base_SetConfig+0xb2>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	4a23      	ldr	r2, [pc, #140]	; (8003cc8 <TIM_Base_SetConfig+0x13c>)
 8003c3a:	4293      	cmp	r3, r2
 8003c3c:	d108      	bne.n	8003c50 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	68db      	ldr	r3, [r3, #12]
 8003c4a:	68fa      	ldr	r2, [r7, #12]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	689a      	ldr	r2, [r3, #8]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	4a0a      	ldr	r2, [pc, #40]	; (8003ca0 <TIM_Base_SetConfig+0x114>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d003      	beq.n	8003c84 <TIM_Base_SetConfig+0xf8>
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a0c      	ldr	r2, [pc, #48]	; (8003cb0 <TIM_Base_SetConfig+0x124>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d103      	bne.n	8003c8c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	691a      	ldr	r2, [r3, #16]
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	615a      	str	r2, [r3, #20]
}
 8003c92:	bf00      	nop
 8003c94:	3714      	adds	r7, #20
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	40010000 	.word	0x40010000
 8003ca4:	40000400 	.word	0x40000400
 8003ca8:	40000800 	.word	0x40000800
 8003cac:	40000c00 	.word	0x40000c00
 8003cb0:	40010400 	.word	0x40010400
 8003cb4:	40014000 	.word	0x40014000
 8003cb8:	40014400 	.word	0x40014400
 8003cbc:	40014800 	.word	0x40014800
 8003cc0:	40001800 	.word	0x40001800
 8003cc4:	40001c00 	.word	0x40001c00
 8003cc8:	40002000 	.word	0x40002000

08003ccc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003ccc:	b580      	push	{r7, lr}
 8003cce:	b082      	sub	sp, #8
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d101      	bne.n	8003cde <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cda:	2301      	movs	r3, #1
 8003cdc:	e040      	b.n	8003d60 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d106      	bne.n	8003cf4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f7fd fb70 	bl	80013d4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2224      	movs	r2, #36	; 0x24
 8003cf8:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	681a      	ldr	r2, [r3, #0]
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f022 0201 	bic.w	r2, r2, #1
 8003d08:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d0a:	6878      	ldr	r0, [r7, #4]
 8003d0c:	f000 f974 	bl	8003ff8 <UART_SetConfig>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d101      	bne.n	8003d1a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e022      	b.n	8003d60 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d002      	beq.n	8003d28 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003d22:	6878      	ldr	r0, [r7, #4]
 8003d24:	f000 fbcc 	bl	80044c0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	685a      	ldr	r2, [r3, #4]
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d36:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	689a      	ldr	r2, [r3, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d46:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681a      	ldr	r2, [r3, #0]
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f042 0201 	orr.w	r2, r2, #1
 8003d56:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d58:	6878      	ldr	r0, [r7, #4]
 8003d5a:	f000 fc53 	bl	8004604 <UART_CheckIdleState>
 8003d5e:	4603      	mov	r3, r0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3708      	adds	r7, #8
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b08a      	sub	sp, #40	; 0x28
 8003d6c:	af02      	add	r7, sp, #8
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	603b      	str	r3, [r7, #0]
 8003d74:	4613      	mov	r3, r2
 8003d76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003d7c:	2b20      	cmp	r3, #32
 8003d7e:	d171      	bne.n	8003e64 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d80:	68bb      	ldr	r3, [r7, #8]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d002      	beq.n	8003d8c <HAL_UART_Transmit+0x24>
 8003d86:	88fb      	ldrh	r3, [r7, #6]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d101      	bne.n	8003d90 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003d8c:	2301      	movs	r3, #1
 8003d8e:	e06a      	b.n	8003e66 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	2200      	movs	r2, #0
 8003d94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2221      	movs	r2, #33	; 0x21
 8003d9c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003d9e:	f7fd fcdf 	bl	8001760 <HAL_GetTick>
 8003da2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	88fa      	ldrh	r2, [r7, #6]
 8003da8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	88fa      	ldrh	r2, [r7, #6]
 8003db0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	689b      	ldr	r3, [r3, #8]
 8003db8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dbc:	d108      	bne.n	8003dd0 <HAL_UART_Transmit+0x68>
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	691b      	ldr	r3, [r3, #16]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d104      	bne.n	8003dd0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003dc6:	2300      	movs	r3, #0
 8003dc8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	61bb      	str	r3, [r7, #24]
 8003dce:	e003      	b.n	8003dd8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dd4:	2300      	movs	r3, #0
 8003dd6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003dd8:	e02c      	b.n	8003e34 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dda:	683b      	ldr	r3, [r7, #0]
 8003ddc:	9300      	str	r3, [sp, #0]
 8003dde:	697b      	ldr	r3, [r7, #20]
 8003de0:	2200      	movs	r2, #0
 8003de2:	2180      	movs	r1, #128	; 0x80
 8003de4:	68f8      	ldr	r0, [r7, #12]
 8003de6:	f000 fc44 	bl	8004672 <UART_WaitOnFlagUntilTimeout>
 8003dea:	4603      	mov	r3, r0
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d001      	beq.n	8003df4 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e038      	b.n	8003e66 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10b      	bne.n	8003e12 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	881b      	ldrh	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e08:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	3302      	adds	r3, #2
 8003e0e:	61bb      	str	r3, [r7, #24]
 8003e10:	e007      	b.n	8003e22 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	781a      	ldrb	r2, [r3, #0]
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003e1c:	69fb      	ldr	r3, [r7, #28]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003e28:	b29b      	uxth	r3, r3
 8003e2a:	3b01      	subs	r3, #1
 8003e2c:	b29a      	uxth	r2, r3
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003e3a:	b29b      	uxth	r3, r3
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1cc      	bne.n	8003dda <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	9300      	str	r3, [sp, #0]
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	2200      	movs	r2, #0
 8003e48:	2140      	movs	r1, #64	; 0x40
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f000 fc11 	bl	8004672 <UART_WaitOnFlagUntilTimeout>
 8003e50:	4603      	mov	r3, r0
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d001      	beq.n	8003e5a <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003e56:	2303      	movs	r3, #3
 8003e58:	e005      	b.n	8003e66 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003e60:	2300      	movs	r3, #0
 8003e62:	e000      	b.n	8003e66 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003e64:	2302      	movs	r3, #2
  }
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	3720      	adds	r7, #32
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}

08003e6e <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e6e:	b580      	push	{r7, lr}
 8003e70:	b08a      	sub	sp, #40	; 0x28
 8003e72:	af02      	add	r7, sp, #8
 8003e74:	60f8      	str	r0, [r7, #12]
 8003e76:	60b9      	str	r1, [r7, #8]
 8003e78:	603b      	str	r3, [r7, #0]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e84:	2b20      	cmp	r3, #32
 8003e86:	f040 80b1 	bne.w	8003fec <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d002      	beq.n	8003e96 <HAL_UART_Receive+0x28>
 8003e90:	88fb      	ldrh	r3, [r7, #6]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e0a9      	b.n	8003fee <HAL_UART_Receive+0x180>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2200      	movs	r2, #0
 8003e9e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2222      	movs	r2, #34	; 0x22
 8003ea6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	2200      	movs	r2, #0
 8003eae:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003eb0:	f7fd fc56 	bl	8001760 <HAL_GetTick>
 8003eb4:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	88fa      	ldrh	r2, [r7, #6]
 8003eba:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	88fa      	ldrh	r2, [r7, #6]
 8003ec2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003ece:	d10e      	bne.n	8003eee <HAL_UART_Receive+0x80>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	691b      	ldr	r3, [r3, #16]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d105      	bne.n	8003ee4 <HAL_UART_Receive+0x76>
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f240 12ff 	movw	r2, #511	; 0x1ff
 8003ede:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003ee2:	e02d      	b.n	8003f40 <HAL_UART_Receive+0xd2>
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	22ff      	movs	r2, #255	; 0xff
 8003ee8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003eec:	e028      	b.n	8003f40 <HAL_UART_Receive+0xd2>
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10d      	bne.n	8003f12 <HAL_UART_Receive+0xa4>
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	691b      	ldr	r3, [r3, #16]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d104      	bne.n	8003f08 <HAL_UART_Receive+0x9a>
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	22ff      	movs	r2, #255	; 0xff
 8003f02:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f06:	e01b      	b.n	8003f40 <HAL_UART_Receive+0xd2>
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	227f      	movs	r2, #127	; 0x7f
 8003f0c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f10:	e016      	b.n	8003f40 <HAL_UART_Receive+0xd2>
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f1a:	d10d      	bne.n	8003f38 <HAL_UART_Receive+0xca>
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d104      	bne.n	8003f2e <HAL_UART_Receive+0xc0>
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	227f      	movs	r2, #127	; 0x7f
 8003f28:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f2c:	e008      	b.n	8003f40 <HAL_UART_Receive+0xd2>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	223f      	movs	r2, #63	; 0x3f
 8003f32:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8003f36:	e003      	b.n	8003f40 <HAL_UART_Receive+0xd2>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8003f46:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f50:	d108      	bne.n	8003f64 <HAL_UART_Receive+0xf6>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d104      	bne.n	8003f64 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	61bb      	str	r3, [r7, #24]
 8003f62:	e003      	b.n	8003f6c <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f68:	2300      	movs	r3, #0
 8003f6a:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003f6c:	e032      	b.n	8003fd4 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003f6e:	683b      	ldr	r3, [r7, #0]
 8003f70:	9300      	str	r3, [sp, #0]
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	2200      	movs	r2, #0
 8003f76:	2120      	movs	r1, #32
 8003f78:	68f8      	ldr	r0, [r7, #12]
 8003f7a:	f000 fb7a 	bl	8004672 <UART_WaitOnFlagUntilTimeout>
 8003f7e:	4603      	mov	r3, r0
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d001      	beq.n	8003f88 <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 8003f84:	2303      	movs	r3, #3
 8003f86:	e032      	b.n	8003fee <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d10c      	bne.n	8003fa8 <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	8a7b      	ldrh	r3, [r7, #18]
 8003f98:	4013      	ands	r3, r2
 8003f9a:	b29a      	uxth	r2, r3
 8003f9c:	69bb      	ldr	r3, [r7, #24]
 8003f9e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003fa0:	69bb      	ldr	r3, [r7, #24]
 8003fa2:	3302      	adds	r3, #2
 8003fa4:	61bb      	str	r3, [r7, #24]
 8003fa6:	e00c      	b.n	8003fc2 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fae:	b2da      	uxtb	r2, r3
 8003fb0:	8a7b      	ldrh	r3, [r7, #18]
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	b2da      	uxtb	r2, r3
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003fbc:	69fb      	ldr	r3, [r7, #28]
 8003fbe:	3301      	adds	r3, #1
 8003fc0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	b29a      	uxth	r2, r3
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1c6      	bne.n	8003f6e <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	2220      	movs	r2, #32
 8003fe4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 8003fe8:	2300      	movs	r3, #0
 8003fea:	e000      	b.n	8003fee <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 8003fec:	2302      	movs	r3, #2
  }
}
 8003fee:	4618      	mov	r0, r3
 8003ff0:	3720      	adds	r7, #32
 8003ff2:	46bd      	mov	sp, r7
 8003ff4:	bd80      	pop	{r7, pc}
	...

08003ff8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b088      	sub	sp, #32
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004000:	2300      	movs	r3, #0
 8004002:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689a      	ldr	r2, [r3, #8]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	431a      	orrs	r2, r3
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	695b      	ldr	r3, [r3, #20]
 8004012:	431a      	orrs	r2, r3
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	69db      	ldr	r3, [r3, #28]
 8004018:	4313      	orrs	r3, r2
 800401a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	4ba6      	ldr	r3, [pc, #664]	; (80042bc <UART_SetConfig+0x2c4>)
 8004024:	4013      	ands	r3, r2
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6812      	ldr	r2, [r2, #0]
 800402a:	6979      	ldr	r1, [r7, #20]
 800402c:	430b      	orrs	r3, r1
 800402e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	68da      	ldr	r2, [r3, #12]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	430a      	orrs	r2, r1
 8004044:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6a1b      	ldr	r3, [r3, #32]
 8004050:	697a      	ldr	r2, [r7, #20]
 8004052:	4313      	orrs	r3, r2
 8004054:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	689b      	ldr	r3, [r3, #8]
 800405c:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	697a      	ldr	r2, [r7, #20]
 8004066:	430a      	orrs	r2, r1
 8004068:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a94      	ldr	r2, [pc, #592]	; (80042c0 <UART_SetConfig+0x2c8>)
 8004070:	4293      	cmp	r3, r2
 8004072:	d120      	bne.n	80040b6 <UART_SetConfig+0xbe>
 8004074:	4b93      	ldr	r3, [pc, #588]	; (80042c4 <UART_SetConfig+0x2cc>)
 8004076:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407a:	f003 0303 	and.w	r3, r3, #3
 800407e:	2b03      	cmp	r3, #3
 8004080:	d816      	bhi.n	80040b0 <UART_SetConfig+0xb8>
 8004082:	a201      	add	r2, pc, #4	; (adr r2, 8004088 <UART_SetConfig+0x90>)
 8004084:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004088:	08004099 	.word	0x08004099
 800408c:	080040a5 	.word	0x080040a5
 8004090:	0800409f 	.word	0x0800409f
 8004094:	080040ab 	.word	0x080040ab
 8004098:	2301      	movs	r3, #1
 800409a:	77fb      	strb	r3, [r7, #31]
 800409c:	e150      	b.n	8004340 <UART_SetConfig+0x348>
 800409e:	2302      	movs	r3, #2
 80040a0:	77fb      	strb	r3, [r7, #31]
 80040a2:	e14d      	b.n	8004340 <UART_SetConfig+0x348>
 80040a4:	2304      	movs	r3, #4
 80040a6:	77fb      	strb	r3, [r7, #31]
 80040a8:	e14a      	b.n	8004340 <UART_SetConfig+0x348>
 80040aa:	2308      	movs	r3, #8
 80040ac:	77fb      	strb	r3, [r7, #31]
 80040ae:	e147      	b.n	8004340 <UART_SetConfig+0x348>
 80040b0:	2310      	movs	r3, #16
 80040b2:	77fb      	strb	r3, [r7, #31]
 80040b4:	e144      	b.n	8004340 <UART_SetConfig+0x348>
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	4a83      	ldr	r2, [pc, #524]	; (80042c8 <UART_SetConfig+0x2d0>)
 80040bc:	4293      	cmp	r3, r2
 80040be:	d132      	bne.n	8004126 <UART_SetConfig+0x12e>
 80040c0:	4b80      	ldr	r3, [pc, #512]	; (80042c4 <UART_SetConfig+0x2cc>)
 80040c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040c6:	f003 030c 	and.w	r3, r3, #12
 80040ca:	2b0c      	cmp	r3, #12
 80040cc:	d828      	bhi.n	8004120 <UART_SetConfig+0x128>
 80040ce:	a201      	add	r2, pc, #4	; (adr r2, 80040d4 <UART_SetConfig+0xdc>)
 80040d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040d4:	08004109 	.word	0x08004109
 80040d8:	08004121 	.word	0x08004121
 80040dc:	08004121 	.word	0x08004121
 80040e0:	08004121 	.word	0x08004121
 80040e4:	08004115 	.word	0x08004115
 80040e8:	08004121 	.word	0x08004121
 80040ec:	08004121 	.word	0x08004121
 80040f0:	08004121 	.word	0x08004121
 80040f4:	0800410f 	.word	0x0800410f
 80040f8:	08004121 	.word	0x08004121
 80040fc:	08004121 	.word	0x08004121
 8004100:	08004121 	.word	0x08004121
 8004104:	0800411b 	.word	0x0800411b
 8004108:	2300      	movs	r3, #0
 800410a:	77fb      	strb	r3, [r7, #31]
 800410c:	e118      	b.n	8004340 <UART_SetConfig+0x348>
 800410e:	2302      	movs	r3, #2
 8004110:	77fb      	strb	r3, [r7, #31]
 8004112:	e115      	b.n	8004340 <UART_SetConfig+0x348>
 8004114:	2304      	movs	r3, #4
 8004116:	77fb      	strb	r3, [r7, #31]
 8004118:	e112      	b.n	8004340 <UART_SetConfig+0x348>
 800411a:	2308      	movs	r3, #8
 800411c:	77fb      	strb	r3, [r7, #31]
 800411e:	e10f      	b.n	8004340 <UART_SetConfig+0x348>
 8004120:	2310      	movs	r3, #16
 8004122:	77fb      	strb	r3, [r7, #31]
 8004124:	e10c      	b.n	8004340 <UART_SetConfig+0x348>
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a68      	ldr	r2, [pc, #416]	; (80042cc <UART_SetConfig+0x2d4>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d120      	bne.n	8004172 <UART_SetConfig+0x17a>
 8004130:	4b64      	ldr	r3, [pc, #400]	; (80042c4 <UART_SetConfig+0x2cc>)
 8004132:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004136:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800413a:	2b30      	cmp	r3, #48	; 0x30
 800413c:	d013      	beq.n	8004166 <UART_SetConfig+0x16e>
 800413e:	2b30      	cmp	r3, #48	; 0x30
 8004140:	d814      	bhi.n	800416c <UART_SetConfig+0x174>
 8004142:	2b20      	cmp	r3, #32
 8004144:	d009      	beq.n	800415a <UART_SetConfig+0x162>
 8004146:	2b20      	cmp	r3, #32
 8004148:	d810      	bhi.n	800416c <UART_SetConfig+0x174>
 800414a:	2b00      	cmp	r3, #0
 800414c:	d002      	beq.n	8004154 <UART_SetConfig+0x15c>
 800414e:	2b10      	cmp	r3, #16
 8004150:	d006      	beq.n	8004160 <UART_SetConfig+0x168>
 8004152:	e00b      	b.n	800416c <UART_SetConfig+0x174>
 8004154:	2300      	movs	r3, #0
 8004156:	77fb      	strb	r3, [r7, #31]
 8004158:	e0f2      	b.n	8004340 <UART_SetConfig+0x348>
 800415a:	2302      	movs	r3, #2
 800415c:	77fb      	strb	r3, [r7, #31]
 800415e:	e0ef      	b.n	8004340 <UART_SetConfig+0x348>
 8004160:	2304      	movs	r3, #4
 8004162:	77fb      	strb	r3, [r7, #31]
 8004164:	e0ec      	b.n	8004340 <UART_SetConfig+0x348>
 8004166:	2308      	movs	r3, #8
 8004168:	77fb      	strb	r3, [r7, #31]
 800416a:	e0e9      	b.n	8004340 <UART_SetConfig+0x348>
 800416c:	2310      	movs	r3, #16
 800416e:	77fb      	strb	r3, [r7, #31]
 8004170:	e0e6      	b.n	8004340 <UART_SetConfig+0x348>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a56      	ldr	r2, [pc, #344]	; (80042d0 <UART_SetConfig+0x2d8>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d120      	bne.n	80041be <UART_SetConfig+0x1c6>
 800417c:	4b51      	ldr	r3, [pc, #324]	; (80042c4 <UART_SetConfig+0x2cc>)
 800417e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004182:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004186:	2bc0      	cmp	r3, #192	; 0xc0
 8004188:	d013      	beq.n	80041b2 <UART_SetConfig+0x1ba>
 800418a:	2bc0      	cmp	r3, #192	; 0xc0
 800418c:	d814      	bhi.n	80041b8 <UART_SetConfig+0x1c0>
 800418e:	2b80      	cmp	r3, #128	; 0x80
 8004190:	d009      	beq.n	80041a6 <UART_SetConfig+0x1ae>
 8004192:	2b80      	cmp	r3, #128	; 0x80
 8004194:	d810      	bhi.n	80041b8 <UART_SetConfig+0x1c0>
 8004196:	2b00      	cmp	r3, #0
 8004198:	d002      	beq.n	80041a0 <UART_SetConfig+0x1a8>
 800419a:	2b40      	cmp	r3, #64	; 0x40
 800419c:	d006      	beq.n	80041ac <UART_SetConfig+0x1b4>
 800419e:	e00b      	b.n	80041b8 <UART_SetConfig+0x1c0>
 80041a0:	2300      	movs	r3, #0
 80041a2:	77fb      	strb	r3, [r7, #31]
 80041a4:	e0cc      	b.n	8004340 <UART_SetConfig+0x348>
 80041a6:	2302      	movs	r3, #2
 80041a8:	77fb      	strb	r3, [r7, #31]
 80041aa:	e0c9      	b.n	8004340 <UART_SetConfig+0x348>
 80041ac:	2304      	movs	r3, #4
 80041ae:	77fb      	strb	r3, [r7, #31]
 80041b0:	e0c6      	b.n	8004340 <UART_SetConfig+0x348>
 80041b2:	2308      	movs	r3, #8
 80041b4:	77fb      	strb	r3, [r7, #31]
 80041b6:	e0c3      	b.n	8004340 <UART_SetConfig+0x348>
 80041b8:	2310      	movs	r3, #16
 80041ba:	77fb      	strb	r3, [r7, #31]
 80041bc:	e0c0      	b.n	8004340 <UART_SetConfig+0x348>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a44      	ldr	r2, [pc, #272]	; (80042d4 <UART_SetConfig+0x2dc>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d125      	bne.n	8004214 <UART_SetConfig+0x21c>
 80041c8:	4b3e      	ldr	r3, [pc, #248]	; (80042c4 <UART_SetConfig+0x2cc>)
 80041ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80041d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041d6:	d017      	beq.n	8004208 <UART_SetConfig+0x210>
 80041d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80041dc:	d817      	bhi.n	800420e <UART_SetConfig+0x216>
 80041de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041e2:	d00b      	beq.n	80041fc <UART_SetConfig+0x204>
 80041e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041e8:	d811      	bhi.n	800420e <UART_SetConfig+0x216>
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d003      	beq.n	80041f6 <UART_SetConfig+0x1fe>
 80041ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041f2:	d006      	beq.n	8004202 <UART_SetConfig+0x20a>
 80041f4:	e00b      	b.n	800420e <UART_SetConfig+0x216>
 80041f6:	2300      	movs	r3, #0
 80041f8:	77fb      	strb	r3, [r7, #31]
 80041fa:	e0a1      	b.n	8004340 <UART_SetConfig+0x348>
 80041fc:	2302      	movs	r3, #2
 80041fe:	77fb      	strb	r3, [r7, #31]
 8004200:	e09e      	b.n	8004340 <UART_SetConfig+0x348>
 8004202:	2304      	movs	r3, #4
 8004204:	77fb      	strb	r3, [r7, #31]
 8004206:	e09b      	b.n	8004340 <UART_SetConfig+0x348>
 8004208:	2308      	movs	r3, #8
 800420a:	77fb      	strb	r3, [r7, #31]
 800420c:	e098      	b.n	8004340 <UART_SetConfig+0x348>
 800420e:	2310      	movs	r3, #16
 8004210:	77fb      	strb	r3, [r7, #31]
 8004212:	e095      	b.n	8004340 <UART_SetConfig+0x348>
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	4a2f      	ldr	r2, [pc, #188]	; (80042d8 <UART_SetConfig+0x2e0>)
 800421a:	4293      	cmp	r3, r2
 800421c:	d125      	bne.n	800426a <UART_SetConfig+0x272>
 800421e:	4b29      	ldr	r3, [pc, #164]	; (80042c4 <UART_SetConfig+0x2cc>)
 8004220:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004224:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004228:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800422c:	d017      	beq.n	800425e <UART_SetConfig+0x266>
 800422e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004232:	d817      	bhi.n	8004264 <UART_SetConfig+0x26c>
 8004234:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004238:	d00b      	beq.n	8004252 <UART_SetConfig+0x25a>
 800423a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800423e:	d811      	bhi.n	8004264 <UART_SetConfig+0x26c>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d003      	beq.n	800424c <UART_SetConfig+0x254>
 8004244:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004248:	d006      	beq.n	8004258 <UART_SetConfig+0x260>
 800424a:	e00b      	b.n	8004264 <UART_SetConfig+0x26c>
 800424c:	2301      	movs	r3, #1
 800424e:	77fb      	strb	r3, [r7, #31]
 8004250:	e076      	b.n	8004340 <UART_SetConfig+0x348>
 8004252:	2302      	movs	r3, #2
 8004254:	77fb      	strb	r3, [r7, #31]
 8004256:	e073      	b.n	8004340 <UART_SetConfig+0x348>
 8004258:	2304      	movs	r3, #4
 800425a:	77fb      	strb	r3, [r7, #31]
 800425c:	e070      	b.n	8004340 <UART_SetConfig+0x348>
 800425e:	2308      	movs	r3, #8
 8004260:	77fb      	strb	r3, [r7, #31]
 8004262:	e06d      	b.n	8004340 <UART_SetConfig+0x348>
 8004264:	2310      	movs	r3, #16
 8004266:	77fb      	strb	r3, [r7, #31]
 8004268:	e06a      	b.n	8004340 <UART_SetConfig+0x348>
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4a1b      	ldr	r2, [pc, #108]	; (80042dc <UART_SetConfig+0x2e4>)
 8004270:	4293      	cmp	r3, r2
 8004272:	d138      	bne.n	80042e6 <UART_SetConfig+0x2ee>
 8004274:	4b13      	ldr	r3, [pc, #76]	; (80042c4 <UART_SetConfig+0x2cc>)
 8004276:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800427a:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800427e:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004282:	d017      	beq.n	80042b4 <UART_SetConfig+0x2bc>
 8004284:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004288:	d82a      	bhi.n	80042e0 <UART_SetConfig+0x2e8>
 800428a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800428e:	d00b      	beq.n	80042a8 <UART_SetConfig+0x2b0>
 8004290:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004294:	d824      	bhi.n	80042e0 <UART_SetConfig+0x2e8>
 8004296:	2b00      	cmp	r3, #0
 8004298:	d003      	beq.n	80042a2 <UART_SetConfig+0x2aa>
 800429a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800429e:	d006      	beq.n	80042ae <UART_SetConfig+0x2b6>
 80042a0:	e01e      	b.n	80042e0 <UART_SetConfig+0x2e8>
 80042a2:	2300      	movs	r3, #0
 80042a4:	77fb      	strb	r3, [r7, #31]
 80042a6:	e04b      	b.n	8004340 <UART_SetConfig+0x348>
 80042a8:	2302      	movs	r3, #2
 80042aa:	77fb      	strb	r3, [r7, #31]
 80042ac:	e048      	b.n	8004340 <UART_SetConfig+0x348>
 80042ae:	2304      	movs	r3, #4
 80042b0:	77fb      	strb	r3, [r7, #31]
 80042b2:	e045      	b.n	8004340 <UART_SetConfig+0x348>
 80042b4:	2308      	movs	r3, #8
 80042b6:	77fb      	strb	r3, [r7, #31]
 80042b8:	e042      	b.n	8004340 <UART_SetConfig+0x348>
 80042ba:	bf00      	nop
 80042bc:	efff69f3 	.word	0xefff69f3
 80042c0:	40011000 	.word	0x40011000
 80042c4:	40023800 	.word	0x40023800
 80042c8:	40004400 	.word	0x40004400
 80042cc:	40004800 	.word	0x40004800
 80042d0:	40004c00 	.word	0x40004c00
 80042d4:	40005000 	.word	0x40005000
 80042d8:	40011400 	.word	0x40011400
 80042dc:	40007800 	.word	0x40007800
 80042e0:	2310      	movs	r3, #16
 80042e2:	77fb      	strb	r3, [r7, #31]
 80042e4:	e02c      	b.n	8004340 <UART_SetConfig+0x348>
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a72      	ldr	r2, [pc, #456]	; (80044b4 <UART_SetConfig+0x4bc>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d125      	bne.n	800433c <UART_SetConfig+0x344>
 80042f0:	4b71      	ldr	r3, [pc, #452]	; (80044b8 <UART_SetConfig+0x4c0>)
 80042f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042f6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80042fa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80042fe:	d017      	beq.n	8004330 <UART_SetConfig+0x338>
 8004300:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8004304:	d817      	bhi.n	8004336 <UART_SetConfig+0x33e>
 8004306:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800430a:	d00b      	beq.n	8004324 <UART_SetConfig+0x32c>
 800430c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004310:	d811      	bhi.n	8004336 <UART_SetConfig+0x33e>
 8004312:	2b00      	cmp	r3, #0
 8004314:	d003      	beq.n	800431e <UART_SetConfig+0x326>
 8004316:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800431a:	d006      	beq.n	800432a <UART_SetConfig+0x332>
 800431c:	e00b      	b.n	8004336 <UART_SetConfig+0x33e>
 800431e:	2300      	movs	r3, #0
 8004320:	77fb      	strb	r3, [r7, #31]
 8004322:	e00d      	b.n	8004340 <UART_SetConfig+0x348>
 8004324:	2302      	movs	r3, #2
 8004326:	77fb      	strb	r3, [r7, #31]
 8004328:	e00a      	b.n	8004340 <UART_SetConfig+0x348>
 800432a:	2304      	movs	r3, #4
 800432c:	77fb      	strb	r3, [r7, #31]
 800432e:	e007      	b.n	8004340 <UART_SetConfig+0x348>
 8004330:	2308      	movs	r3, #8
 8004332:	77fb      	strb	r3, [r7, #31]
 8004334:	e004      	b.n	8004340 <UART_SetConfig+0x348>
 8004336:	2310      	movs	r3, #16
 8004338:	77fb      	strb	r3, [r7, #31]
 800433a:	e001      	b.n	8004340 <UART_SetConfig+0x348>
 800433c:	2310      	movs	r3, #16
 800433e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	69db      	ldr	r3, [r3, #28]
 8004344:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004348:	d15b      	bne.n	8004402 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800434a:	7ffb      	ldrb	r3, [r7, #31]
 800434c:	2b08      	cmp	r3, #8
 800434e:	d828      	bhi.n	80043a2 <UART_SetConfig+0x3aa>
 8004350:	a201      	add	r2, pc, #4	; (adr r2, 8004358 <UART_SetConfig+0x360>)
 8004352:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004356:	bf00      	nop
 8004358:	0800437d 	.word	0x0800437d
 800435c:	08004385 	.word	0x08004385
 8004360:	0800438d 	.word	0x0800438d
 8004364:	080043a3 	.word	0x080043a3
 8004368:	08004393 	.word	0x08004393
 800436c:	080043a3 	.word	0x080043a3
 8004370:	080043a3 	.word	0x080043a3
 8004374:	080043a3 	.word	0x080043a3
 8004378:	0800439b 	.word	0x0800439b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800437c:	f7fe ff26 	bl	80031cc <HAL_RCC_GetPCLK1Freq>
 8004380:	61b8      	str	r0, [r7, #24]
        break;
 8004382:	e013      	b.n	80043ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004384:	f7fe ff36 	bl	80031f4 <HAL_RCC_GetPCLK2Freq>
 8004388:	61b8      	str	r0, [r7, #24]
        break;
 800438a:	e00f      	b.n	80043ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800438c:	4b4b      	ldr	r3, [pc, #300]	; (80044bc <UART_SetConfig+0x4c4>)
 800438e:	61bb      	str	r3, [r7, #24]
        break;
 8004390:	e00c      	b.n	80043ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004392:	f7fe fe09 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 8004396:	61b8      	str	r0, [r7, #24]
        break;
 8004398:	e008      	b.n	80043ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800439a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800439e:	61bb      	str	r3, [r7, #24]
        break;
 80043a0:	e004      	b.n	80043ac <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80043a2:	2300      	movs	r3, #0
 80043a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	77bb      	strb	r3, [r7, #30]
        break;
 80043aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043ac:	69bb      	ldr	r3, [r7, #24]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d074      	beq.n	800449c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80043b2:	69bb      	ldr	r3, [r7, #24]
 80043b4:	005a      	lsls	r2, r3, #1
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	085b      	lsrs	r3, r3, #1
 80043bc:	441a      	add	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80043c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	2b0f      	cmp	r3, #15
 80043cc:	d916      	bls.n	80043fc <UART_SetConfig+0x404>
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80043d4:	d212      	bcs.n	80043fc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	b29b      	uxth	r3, r3
 80043da:	f023 030f 	bic.w	r3, r3, #15
 80043de:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	085b      	lsrs	r3, r3, #1
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	f003 0307 	and.w	r3, r3, #7
 80043ea:	b29a      	uxth	r2, r3
 80043ec:	89fb      	ldrh	r3, [r7, #14]
 80043ee:	4313      	orrs	r3, r2
 80043f0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	89fa      	ldrh	r2, [r7, #14]
 80043f8:	60da      	str	r2, [r3, #12]
 80043fa:	e04f      	b.n	800449c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	77bb      	strb	r3, [r7, #30]
 8004400:	e04c      	b.n	800449c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004402:	7ffb      	ldrb	r3, [r7, #31]
 8004404:	2b08      	cmp	r3, #8
 8004406:	d828      	bhi.n	800445a <UART_SetConfig+0x462>
 8004408:	a201      	add	r2, pc, #4	; (adr r2, 8004410 <UART_SetConfig+0x418>)
 800440a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800440e:	bf00      	nop
 8004410:	08004435 	.word	0x08004435
 8004414:	0800443d 	.word	0x0800443d
 8004418:	08004445 	.word	0x08004445
 800441c:	0800445b 	.word	0x0800445b
 8004420:	0800444b 	.word	0x0800444b
 8004424:	0800445b 	.word	0x0800445b
 8004428:	0800445b 	.word	0x0800445b
 800442c:	0800445b 	.word	0x0800445b
 8004430:	08004453 	.word	0x08004453
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004434:	f7fe feca 	bl	80031cc <HAL_RCC_GetPCLK1Freq>
 8004438:	61b8      	str	r0, [r7, #24]
        break;
 800443a:	e013      	b.n	8004464 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800443c:	f7fe feda 	bl	80031f4 <HAL_RCC_GetPCLK2Freq>
 8004440:	61b8      	str	r0, [r7, #24]
        break;
 8004442:	e00f      	b.n	8004464 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004444:	4b1d      	ldr	r3, [pc, #116]	; (80044bc <UART_SetConfig+0x4c4>)
 8004446:	61bb      	str	r3, [r7, #24]
        break;
 8004448:	e00c      	b.n	8004464 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800444a:	f7fe fdad 	bl	8002fa8 <HAL_RCC_GetSysClockFreq>
 800444e:	61b8      	str	r0, [r7, #24]
        break;
 8004450:	e008      	b.n	8004464 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004452:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004456:	61bb      	str	r3, [r7, #24]
        break;
 8004458:	e004      	b.n	8004464 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	77bb      	strb	r3, [r7, #30]
        break;
 8004462:	bf00      	nop
    }

    if (pclk != 0U)
 8004464:	69bb      	ldr	r3, [r7, #24]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d018      	beq.n	800449c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	085a      	lsrs	r2, r3, #1
 8004470:	69bb      	ldr	r3, [r7, #24]
 8004472:	441a      	add	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	fbb2 f3f3 	udiv	r3, r2, r3
 800447c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	2b0f      	cmp	r3, #15
 8004482:	d909      	bls.n	8004498 <UART_SetConfig+0x4a0>
 8004484:	693b      	ldr	r3, [r7, #16]
 8004486:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800448a:	d205      	bcs.n	8004498 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	b29a      	uxth	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	60da      	str	r2, [r3, #12]
 8004496:	e001      	b.n	800449c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004498:	2301      	movs	r3, #1
 800449a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2200      	movs	r2, #0
 80044a0:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80044a8:	7fbb      	ldrb	r3, [r7, #30]
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3720      	adds	r7, #32
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	bf00      	nop
 80044b4:	40007c00 	.word	0x40007c00
 80044b8:	40023800 	.word	0x40023800
 80044bc:	00f42400 	.word	0x00f42400

080044c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044cc:	f003 0301 	and.w	r3, r3, #1
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d00a      	beq.n	80044ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	430a      	orrs	r2, r1
 80044e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ee:	f003 0302 	and.w	r3, r3, #2
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d00a      	beq.n	800450c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	685b      	ldr	r3, [r3, #4]
 80044fc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	430a      	orrs	r2, r1
 800450a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004510:	f003 0304 	and.w	r3, r3, #4
 8004514:	2b00      	cmp	r3, #0
 8004516:	d00a      	beq.n	800452e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	430a      	orrs	r2, r1
 800452c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004532:	f003 0308 	and.w	r3, r3, #8
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00a      	beq.n	8004550 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	430a      	orrs	r2, r1
 800454e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004554:	f003 0310 	and.w	r3, r3, #16
 8004558:	2b00      	cmp	r3, #0
 800455a:	d00a      	beq.n	8004572 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	430a      	orrs	r2, r1
 8004570:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004576:	f003 0320 	and.w	r3, r3, #32
 800457a:	2b00      	cmp	r3, #0
 800457c:	d00a      	beq.n	8004594 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	430a      	orrs	r2, r1
 8004592:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800459c:	2b00      	cmp	r3, #0
 800459e:	d01a      	beq.n	80045d6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	685b      	ldr	r3, [r3, #4]
 80045a6:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	430a      	orrs	r2, r1
 80045b4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045be:	d10a      	bne.n	80045d6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	430a      	orrs	r2, r1
 80045d4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	430a      	orrs	r2, r1
 80045f6:	605a      	str	r2, [r3, #4]
  }
}
 80045f8:	bf00      	nop
 80045fa:	370c      	adds	r7, #12
 80045fc:	46bd      	mov	sp, r7
 80045fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004602:	4770      	bx	lr

08004604 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af02      	add	r7, sp, #8
 800460a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004614:	f7fd f8a4 	bl	8001760 <HAL_GetTick>
 8004618:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f003 0308 	and.w	r3, r3, #8
 8004624:	2b08      	cmp	r3, #8
 8004626:	d10e      	bne.n	8004646 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004628:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800462c:	9300      	str	r3, [sp, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	2200      	movs	r2, #0
 8004632:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f81b 	bl	8004672 <UART_WaitOnFlagUntilTimeout>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d001      	beq.n	8004646 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e011      	b.n	800466a <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2220      	movs	r2, #32
 800464a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2220      	movs	r2, #32
 8004650:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	2200      	movs	r2, #0
 8004658:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3710      	adds	r7, #16
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}

08004672 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004672:	b580      	push	{r7, lr}
 8004674:	b09c      	sub	sp, #112	; 0x70
 8004676:	af00      	add	r7, sp, #0
 8004678:	60f8      	str	r0, [r7, #12]
 800467a:	60b9      	str	r1, [r7, #8]
 800467c:	603b      	str	r3, [r7, #0]
 800467e:	4613      	mov	r3, r2
 8004680:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004682:	e0a7      	b.n	80047d4 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004684:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004686:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800468a:	f000 80a3 	beq.w	80047d4 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800468e:	f7fd f867 	bl	8001760 <HAL_GetTick>
 8004692:	4602      	mov	r2, r0
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800469a:	429a      	cmp	r2, r3
 800469c:	d302      	bcc.n	80046a4 <UART_WaitOnFlagUntilTimeout+0x32>
 800469e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d13f      	bne.n	8004724 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046aa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80046ac:	e853 3f00 	ldrex	r3, [r3]
 80046b0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80046b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80046b4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80046b8:	667b      	str	r3, [r7, #100]	; 0x64
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	461a      	mov	r2, r3
 80046c0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80046c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046c4:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046c6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80046c8:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80046ca:	e841 2300 	strex	r3, r2, [r1]
 80046ce:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80046d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1e6      	bne.n	80046a4 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	3308      	adds	r3, #8
 80046dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046e0:	e853 3f00 	ldrex	r3, [r3]
 80046e4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80046e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046e8:	f023 0301 	bic.w	r3, r3, #1
 80046ec:	663b      	str	r3, [r7, #96]	; 0x60
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	3308      	adds	r3, #8
 80046f4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80046f6:	64ba      	str	r2, [r7, #72]	; 0x48
 80046f8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046fa:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80046fc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80046fe:	e841 2300 	strex	r3, r2, [r1]
 8004702:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8004704:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004706:	2b00      	cmp	r3, #0
 8004708:	d1e5      	bne.n	80046d6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2220      	movs	r2, #32
 800470e:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	2220      	movs	r2, #32
 8004714:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e068      	b.n	80047f6 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0304 	and.w	r3, r3, #4
 800472e:	2b00      	cmp	r3, #0
 8004730:	d050      	beq.n	80047d4 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	69db      	ldr	r3, [r3, #28]
 8004738:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800473c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004740:	d148      	bne.n	80047d4 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800474a:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004752:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004754:	e853 3f00 	ldrex	r3, [r3]
 8004758:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800475a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800475c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004760:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	461a      	mov	r2, r3
 8004768:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800476a:	637b      	str	r3, [r7, #52]	; 0x34
 800476c:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800476e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004770:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004772:	e841 2300 	strex	r3, r2, [r1]
 8004776:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004778:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800477a:	2b00      	cmp	r3, #0
 800477c:	d1e6      	bne.n	800474c <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	3308      	adds	r3, #8
 8004784:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	e853 3f00 	ldrex	r3, [r3]
 800478c:	613b      	str	r3, [r7, #16]
   return(result);
 800478e:	693b      	ldr	r3, [r7, #16]
 8004790:	f023 0301 	bic.w	r3, r3, #1
 8004794:	66bb      	str	r3, [r7, #104]	; 0x68
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	3308      	adds	r3, #8
 800479c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800479e:	623a      	str	r2, [r7, #32]
 80047a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047a2:	69f9      	ldr	r1, [r7, #28]
 80047a4:	6a3a      	ldr	r2, [r7, #32]
 80047a6:	e841 2300 	strex	r3, r2, [r1]
 80047aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80047ac:	69bb      	ldr	r3, [r7, #24]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d1e5      	bne.n	800477e <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	2220      	movs	r2, #32
 80047b6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2220      	movs	r2, #32
 80047bc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2220      	movs	r2, #32
 80047c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80047d0:	2303      	movs	r3, #3
 80047d2:	e010      	b.n	80047f6 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	69da      	ldr	r2, [r3, #28]
 80047da:	68bb      	ldr	r3, [r7, #8]
 80047dc:	4013      	ands	r3, r2
 80047de:	68ba      	ldr	r2, [r7, #8]
 80047e0:	429a      	cmp	r2, r3
 80047e2:	bf0c      	ite	eq
 80047e4:	2301      	moveq	r3, #1
 80047e6:	2300      	movne	r3, #0
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	461a      	mov	r2, r3
 80047ec:	79fb      	ldrb	r3, [r7, #7]
 80047ee:	429a      	cmp	r2, r3
 80047f0:	f43f af48 	beq.w	8004684 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3770      	adds	r7, #112	; 0x70
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
	...

08004800 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004800:	b084      	sub	sp, #16
 8004802:	b580      	push	{r7, lr}
 8004804:	b084      	sub	sp, #16
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	f107 001c 	add.w	r0, r7, #28
 800480e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004814:	2b01      	cmp	r3, #1
 8004816:	d120      	bne.n	800485a <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800481c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	68da      	ldr	r2, [r3, #12]
 8004828:	4b20      	ldr	r3, [pc, #128]	; (80048ac <USB_CoreInit+0xac>)
 800482a:	4013      	ands	r3, r2
 800482c:	687a      	ldr	r2, [r7, #4]
 800482e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800483c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800483e:	2b01      	cmp	r3, #1
 8004840:	d105      	bne.n	800484e <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800484e:	6878      	ldr	r0, [r7, #4]
 8004850:	f000 fa96 	bl	8004d80 <USB_CoreReset>
 8004854:	4603      	mov	r3, r0
 8004856:	73fb      	strb	r3, [r7, #15]
 8004858:	e010      	b.n	800487c <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 fa8a 	bl	8004d80 <USB_CoreReset>
 800486c:	4603      	mov	r3, r0
 800486e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004874:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800487c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800487e:	2b01      	cmp	r3, #1
 8004880:	d10b      	bne.n	800489a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	689b      	ldr	r3, [r3, #8]
 8004886:	f043 0206 	orr.w	r2, r3, #6
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	689b      	ldr	r3, [r3, #8]
 8004892:	f043 0220 	orr.w	r2, r3, #32
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800489a:	7bfb      	ldrb	r3, [r7, #15]
}
 800489c:	4618      	mov	r0, r3
 800489e:	3710      	adds	r7, #16
 80048a0:	46bd      	mov	sp, r7
 80048a2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80048a6:	b004      	add	sp, #16
 80048a8:	4770      	bx	lr
 80048aa:	bf00      	nop
 80048ac:	ffbdffbf 	.word	0xffbdffbf

080048b0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f023 0201 	bic.w	r2, r3, #1
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	370c      	adds	r7, #12
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr

080048d2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80048d2:	b580      	push	{r7, lr}
 80048d4:	b084      	sub	sp, #16
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
 80048da:	460b      	mov	r3, r1
 80048dc:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80048de:	2300      	movs	r3, #0
 80048e0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80048ee:	78fb      	ldrb	r3, [r7, #3]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d115      	bne.n	8004920 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004900:	2001      	movs	r0, #1
 8004902:	f7fc ff39 	bl	8001778 <HAL_Delay>
      ms++;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	3301      	adds	r3, #1
 800490a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800490c:	6878      	ldr	r0, [r7, #4]
 800490e:	f000 fa29 	bl	8004d64 <USB_GetMode>
 8004912:	4603      	mov	r3, r0
 8004914:	2b01      	cmp	r3, #1
 8004916:	d01e      	beq.n	8004956 <USB_SetCurrentMode+0x84>
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	2b31      	cmp	r3, #49	; 0x31
 800491c:	d9f0      	bls.n	8004900 <USB_SetCurrentMode+0x2e>
 800491e:	e01a      	b.n	8004956 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004920:	78fb      	ldrb	r3, [r7, #3]
 8004922:	2b00      	cmp	r3, #0
 8004924:	d115      	bne.n	8004952 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004932:	2001      	movs	r0, #1
 8004934:	f7fc ff20 	bl	8001778 <HAL_Delay>
      ms++;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	3301      	adds	r3, #1
 800493c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f000 fa10 	bl	8004d64 <USB_GetMode>
 8004944:	4603      	mov	r3, r0
 8004946:	2b00      	cmp	r3, #0
 8004948:	d005      	beq.n	8004956 <USB_SetCurrentMode+0x84>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2b31      	cmp	r3, #49	; 0x31
 800494e:	d9f0      	bls.n	8004932 <USB_SetCurrentMode+0x60>
 8004950:	e001      	b.n	8004956 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	e005      	b.n	8004962 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	2b32      	cmp	r3, #50	; 0x32
 800495a:	d101      	bne.n	8004960 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e000      	b.n	8004962 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
	...

0800496c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800496c:	b084      	sub	sp, #16
 800496e:	b580      	push	{r7, lr}
 8004970:	b086      	sub	sp, #24
 8004972:	af00      	add	r7, sp, #0
 8004974:	6078      	str	r0, [r7, #4]
 8004976:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800497a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800497e:	2300      	movs	r3, #0
 8004980:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8004986:	2300      	movs	r3, #0
 8004988:	613b      	str	r3, [r7, #16]
 800498a:	e009      	b.n	80049a0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800498c:	687a      	ldr	r2, [r7, #4]
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	3340      	adds	r3, #64	; 0x40
 8004992:	009b      	lsls	r3, r3, #2
 8004994:	4413      	add	r3, r2
 8004996:	2200      	movs	r2, #0
 8004998:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800499a:	693b      	ldr	r3, [r7, #16]
 800499c:	3301      	adds	r3, #1
 800499e:	613b      	str	r3, [r7, #16]
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	2b0e      	cmp	r3, #14
 80049a4:	d9f2      	bls.n	800498c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80049a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d11c      	bne.n	80049e6 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80049b2:	685b      	ldr	r3, [r3, #4]
 80049b4:	68fa      	ldr	r2, [r7, #12]
 80049b6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80049ba:	f043 0302 	orr.w	r3, r3, #2
 80049be:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c4:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	601a      	str	r2, [r3, #0]
 80049e4:	e005      	b.n	80049f2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ea:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80049f8:	461a      	mov	r2, r3
 80049fa:	2300      	movs	r3, #0
 80049fc:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a04:	4619      	mov	r1, r3
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a0c:	461a      	mov	r2, r3
 8004a0e:	680b      	ldr	r3, [r1, #0]
 8004a10:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004a12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a14:	2b01      	cmp	r3, #1
 8004a16:	d10c      	bne.n	8004a32 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8004a18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d104      	bne.n	8004a28 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8004a1e:	2100      	movs	r1, #0
 8004a20:	6878      	ldr	r0, [r7, #4]
 8004a22:	f000 f965 	bl	8004cf0 <USB_SetDevSpeed>
 8004a26:	e008      	b.n	8004a3a <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8004a28:	2101      	movs	r1, #1
 8004a2a:	6878      	ldr	r0, [r7, #4]
 8004a2c:	f000 f960 	bl	8004cf0 <USB_SetDevSpeed>
 8004a30:	e003      	b.n	8004a3a <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8004a32:	2103      	movs	r1, #3
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f000 f95b 	bl	8004cf0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004a3a:	2110      	movs	r1, #16
 8004a3c:	6878      	ldr	r0, [r7, #4]
 8004a3e:	f000 f8f3 	bl	8004c28 <USB_FlushTxFifo>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 f91f 	bl	8004c90 <USB_FlushRxFifo>
 8004a52:	4603      	mov	r3, r0
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d001      	beq.n	8004a5c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a62:	461a      	mov	r2, r3
 8004a64:	2300      	movs	r3, #0
 8004a66:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a6e:	461a      	mov	r2, r3
 8004a70:	2300      	movs	r3, #0
 8004a72:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004a80:	2300      	movs	r3, #0
 8004a82:	613b      	str	r3, [r7, #16]
 8004a84:	e043      	b.n	8004b0e <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	015a      	lsls	r2, r3, #5
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004a98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a9c:	d118      	bne.n	8004ad0 <USB_DevInit+0x164>
    {
      if (i == 0U)
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d10a      	bne.n	8004aba <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	015a      	lsls	r2, r3, #5
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	4413      	add	r3, r2
 8004aac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004ab6:	6013      	str	r3, [r2, #0]
 8004ab8:	e013      	b.n	8004ae2 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004aba:	693b      	ldr	r3, [r7, #16]
 8004abc:	015a      	lsls	r2, r3, #5
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	4413      	add	r3, r2
 8004ac2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004acc:	6013      	str	r3, [r2, #0]
 8004ace:	e008      	b.n	8004ae2 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	015a      	lsls	r2, r3, #5
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004adc:	461a      	mov	r2, r3
 8004ade:	2300      	movs	r3, #0
 8004ae0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	015a      	lsls	r2, r3, #5
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	4413      	add	r3, r2
 8004aea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004aee:	461a      	mov	r2, r3
 8004af0:	2300      	movs	r3, #0
 8004af2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	015a      	lsls	r2, r3, #5
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	4413      	add	r3, r2
 8004afc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b00:	461a      	mov	r2, r3
 8004b02:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b06:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b08:	693b      	ldr	r3, [r7, #16]
 8004b0a:	3301      	adds	r3, #1
 8004b0c:	613b      	str	r3, [r7, #16]
 8004b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d3b7      	bcc.n	8004a86 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b16:	2300      	movs	r3, #0
 8004b18:	613b      	str	r3, [r7, #16]
 8004b1a:	e043      	b.n	8004ba4 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8004b1c:	693b      	ldr	r3, [r7, #16]
 8004b1e:	015a      	lsls	r2, r3, #5
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	4413      	add	r3, r2
 8004b24:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004b2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004b32:	d118      	bne.n	8004b66 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8004b34:	693b      	ldr	r3, [r7, #16]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d10a      	bne.n	8004b50 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004b3a:	693b      	ldr	r3, [r7, #16]
 8004b3c:	015a      	lsls	r2, r3, #5
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	4413      	add	r3, r2
 8004b42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b46:	461a      	mov	r2, r3
 8004b48:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004b4c:	6013      	str	r3, [r2, #0]
 8004b4e:	e013      	b.n	8004b78 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	015a      	lsls	r2, r3, #5
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	4413      	add	r3, r2
 8004b58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8004b62:	6013      	str	r3, [r2, #0]
 8004b64:	e008      	b.n	8004b78 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	015a      	lsls	r2, r3, #5
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	4413      	add	r3, r2
 8004b6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b72:	461a      	mov	r2, r3
 8004b74:	2300      	movs	r3, #0
 8004b76:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	015a      	lsls	r2, r3, #5
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	4413      	add	r3, r2
 8004b80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b84:	461a      	mov	r2, r3
 8004b86:	2300      	movs	r3, #0
 8004b88:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004b8a:	693b      	ldr	r3, [r7, #16]
 8004b8c:	015a      	lsls	r2, r3, #5
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	4413      	add	r3, r2
 8004b92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004b96:	461a      	mov	r2, r3
 8004b98:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004b9c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	3301      	adds	r3, #1
 8004ba2:	613b      	str	r3, [r7, #16]
 8004ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba6:	693a      	ldr	r2, [r7, #16]
 8004ba8:	429a      	cmp	r2, r3
 8004baa:	d3b7      	bcc.n	8004b1c <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	68fa      	ldr	r2, [r7, #12]
 8004bb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bba:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bbe:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8004bcc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8004bce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d105      	bne.n	8004be0 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	699b      	ldr	r3, [r3, #24]
 8004bd8:	f043 0210 	orr.w	r2, r3, #16
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	699a      	ldr	r2, [r3, #24]
 8004be4:	4b0e      	ldr	r3, [pc, #56]	; (8004c20 <USB_DevInit+0x2b4>)
 8004be6:	4313      	orrs	r3, r2
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8004bec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d005      	beq.n	8004bfe <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	f043 0208 	orr.w	r2, r3, #8
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8004bfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	d105      	bne.n	8004c10 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	699a      	ldr	r2, [r3, #24]
 8004c08:	4b06      	ldr	r3, [pc, #24]	; (8004c24 <USB_DevInit+0x2b8>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8004c10:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c1c:	b004      	add	sp, #16
 8004c1e:	4770      	bx	lr
 8004c20:	803c3800 	.word	0x803c3800
 8004c24:	40000004 	.word	0x40000004

08004c28 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b085      	sub	sp, #20
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004c32:	2300      	movs	r3, #0
 8004c34:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	3301      	adds	r3, #1
 8004c3a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	4a13      	ldr	r2, [pc, #76]	; (8004c8c <USB_FlushTxFifo+0x64>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d901      	bls.n	8004c48 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004c44:	2303      	movs	r3, #3
 8004c46:	e01b      	b.n	8004c80 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	691b      	ldr	r3, [r3, #16]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	daf2      	bge.n	8004c36 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004c50:	2300      	movs	r3, #0
 8004c52:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	019b      	lsls	r3, r3, #6
 8004c58:	f043 0220 	orr.w	r2, r3, #32
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	3301      	adds	r3, #1
 8004c64:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	4a08      	ldr	r2, [pc, #32]	; (8004c8c <USB_FlushTxFifo+0x64>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d901      	bls.n	8004c72 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e006      	b.n	8004c80 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	691b      	ldr	r3, [r3, #16]
 8004c76:	f003 0320 	and.w	r3, r3, #32
 8004c7a:	2b20      	cmp	r3, #32
 8004c7c:	d0f0      	beq.n	8004c60 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
}
 8004c80:	4618      	mov	r0, r3
 8004c82:	3714      	adds	r7, #20
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr
 8004c8c:	00030d40 	.word	0x00030d40

08004c90 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004c90:	b480      	push	{r7}
 8004c92:	b085      	sub	sp, #20
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	3301      	adds	r3, #1
 8004ca0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	4a11      	ldr	r2, [pc, #68]	; (8004cec <USB_FlushRxFifo+0x5c>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d901      	bls.n	8004cae <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e018      	b.n	8004ce0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	691b      	ldr	r3, [r3, #16]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	daf2      	bge.n	8004c9c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2210      	movs	r2, #16
 8004cbe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	3301      	adds	r3, #1
 8004cc4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	4a08      	ldr	r2, [pc, #32]	; (8004cec <USB_FlushRxFifo+0x5c>)
 8004cca:	4293      	cmp	r3, r2
 8004ccc:	d901      	bls.n	8004cd2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e006      	b.n	8004ce0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	f003 0310 	and.w	r3, r3, #16
 8004cda:	2b10      	cmp	r3, #16
 8004cdc:	d0f0      	beq.n	8004cc0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004cde:	2300      	movs	r3, #0
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cea:	4770      	bx	lr
 8004cec:	00030d40 	.word	0x00030d40

08004cf0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b085      	sub	sp, #20
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d06:	681a      	ldr	r2, [r3, #0]
 8004d08:	78fb      	ldrb	r3, [r7, #3]
 8004d0a:	68f9      	ldr	r1, [r7, #12]
 8004d0c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004d10:	4313      	orrs	r3, r2
 8004d12:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8004d14:	2300      	movs	r3, #0
}
 8004d16:	4618      	mov	r0, r3
 8004d18:	3714      	adds	r7, #20
 8004d1a:	46bd      	mov	sp, r7
 8004d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d20:	4770      	bx	lr

08004d22 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8004d22:	b480      	push	{r7}
 8004d24:	b085      	sub	sp, #20
 8004d26:	af00      	add	r7, sp, #0
 8004d28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	68fa      	ldr	r2, [r7, #12]
 8004d38:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8004d3c:	f023 0303 	bic.w	r3, r3, #3
 8004d40:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	68fa      	ldr	r2, [r7, #12]
 8004d4c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d50:	f043 0302 	orr.w	r3, r3, #2
 8004d54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8004d56:	2300      	movs	r3, #0
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	f003 0301 	and.w	r3, r3, #1
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	370c      	adds	r7, #12
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d7e:	4770      	bx	lr

08004d80 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004d80:	b480      	push	{r7}
 8004d82:	b085      	sub	sp, #20
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	3301      	adds	r3, #1
 8004d90:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	4a13      	ldr	r2, [pc, #76]	; (8004de4 <USB_CoreReset+0x64>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d901      	bls.n	8004d9e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e01b      	b.n	8004dd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	691b      	ldr	r3, [r3, #16]
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	daf2      	bge.n	8004d8c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004da6:	2300      	movs	r3, #0
 8004da8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	f043 0201 	orr.w	r2, r3, #1
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	3301      	adds	r3, #1
 8004dba:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	4a09      	ldr	r2, [pc, #36]	; (8004de4 <USB_CoreReset+0x64>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d901      	bls.n	8004dc8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004dc4:	2303      	movs	r3, #3
 8004dc6:	e006      	b.n	8004dd6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	f003 0301 	and.w	r3, r3, #1
 8004dd0:	2b01      	cmp	r3, #1
 8004dd2:	d0f0      	beq.n	8004db6 <USB_CoreReset+0x36>

  return HAL_OK;
 8004dd4:	2300      	movs	r3, #0
}
 8004dd6:	4618      	mov	r0, r3
 8004dd8:	3714      	adds	r7, #20
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	00030d40 	.word	0x00030d40

08004de8 <combination_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool combination_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8004de8:	b580      	push	{r7, lr}
 8004dea:	b082      	sub	sp, #8
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 8004df0:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_combination_activations_map, 1, params)) {
 8004df2:	683a      	ldr	r2, [r7, #0]
 8004df4:	2101      	movs	r1, #1
 8004df6:	4891      	ldr	r0, [pc, #580]	; (800503c <combination_configure_activations+0x254>)
 8004df8:	f000 fe00 	bl	80059fc <ai_platform_get_activations_map>
 8004dfc:	4603      	mov	r3, r0
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	f000 8152 	beq.w	80050a8 <combination_configure_activations+0x2c0>
    /* Updating activations (byte) offsets */
    
    modelInput_output_array.data = AI_PTR(g_combination_activations_map[0] + 4768);
 8004e04:	4b8d      	ldr	r3, [pc, #564]	; (800503c <combination_configure_activations+0x254>)
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f503 5395 	add.w	r3, r3, #4768	; 0x12a0
 8004e0c:	4a8c      	ldr	r2, [pc, #560]	; (8005040 <combination_configure_activations+0x258>)
 8004e0e:	6093      	str	r3, [r2, #8]
    modelInput_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 4768);
 8004e10:	4b8a      	ldr	r3, [pc, #552]	; (800503c <combination_configure_activations+0x254>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f503 5395 	add.w	r3, r3, #4768	; 0x12a0
 8004e18:	4a89      	ldr	r2, [pc, #548]	; (8005040 <combination_configure_activations+0x258>)
 8004e1a:	60d3      	str	r3, [r2, #12]
    
    input_4_output_array.data = AI_PTR(g_combination_activations_map[0] + 5888);
 8004e1c:	4b87      	ldr	r3, [pc, #540]	; (800503c <combination_configure_activations+0x254>)
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8004e24:	4a87      	ldr	r2, [pc, #540]	; (8005044 <combination_configure_activations+0x25c>)
 8004e26:	6093      	str	r3, [r2, #8]
    input_4_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 5888);
 8004e28:	4b84      	ldr	r3, [pc, #528]	; (800503c <combination_configure_activations+0x254>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8004e30:	4a84      	ldr	r2, [pc, #528]	; (8005044 <combination_configure_activations+0x25c>)
 8004e32:	60d3      	str	r3, [r2, #12]
    
    onnxConv_75_output_array.data = AI_PTR(g_combination_activations_map[0] + 5888);
 8004e34:	4b81      	ldr	r3, [pc, #516]	; (800503c <combination_configure_activations+0x254>)
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8004e3c:	4a82      	ldr	r2, [pc, #520]	; (8005048 <combination_configure_activations+0x260>)
 8004e3e:	6093      	str	r3, [r2, #8]
    onnxConv_75_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 5888);
 8004e40:	4b7e      	ldr	r3, [pc, #504]	; (800503c <combination_configure_activations+0x254>)
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8004e48:	4a7f      	ldr	r2, [pc, #508]	; (8005048 <combination_configure_activations+0x260>)
 8004e4a:	60d3      	str	r3, [r2, #12]
    
    input_12_output_array.data = AI_PTR(g_combination_activations_map[0] + 768);
 8004e4c:	4b7b      	ldr	r3, [pc, #492]	; (800503c <combination_configure_activations+0x254>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004e54:	4a7d      	ldr	r2, [pc, #500]	; (800504c <combination_configure_activations+0x264>)
 8004e56:	6093      	str	r3, [r2, #8]
    input_12_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 768);
 8004e58:	4b78      	ldr	r3, [pc, #480]	; (800503c <combination_configure_activations+0x254>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004e60:	4a7a      	ldr	r2, [pc, #488]	; (800504c <combination_configure_activations+0x264>)
 8004e62:	60d3      	str	r3, [r2, #12]
    
    onnxConv_78_output_array.data = AI_PTR(g_combination_activations_map[0] + 768);
 8004e64:	4b75      	ldr	r3, [pc, #468]	; (800503c <combination_configure_activations+0x254>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004e6c:	4a78      	ldr	r2, [pc, #480]	; (8005050 <combination_configure_activations+0x268>)
 8004e6e:	6093      	str	r3, [r2, #8]
    onnxConv_78_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 768);
 8004e70:	4b72      	ldr	r3, [pc, #456]	; (800503c <combination_configure_activations+0x254>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004e78:	4a75      	ldr	r2, [pc, #468]	; (8005050 <combination_configure_activations+0x268>)
 8004e7a:	60d3      	str	r3, [r2, #12]
    
    input_20_output_array.data = AI_PTR(g_combination_activations_map[0] + 384);
 8004e7c:	4b6f      	ldr	r3, [pc, #444]	; (800503c <combination_configure_activations+0x254>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004e84:	4a73      	ldr	r2, [pc, #460]	; (8005054 <combination_configure_activations+0x26c>)
 8004e86:	6093      	str	r3, [r2, #8]
    input_20_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 384);
 8004e88:	4b6c      	ldr	r3, [pc, #432]	; (800503c <combination_configure_activations+0x254>)
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004e90:	4a70      	ldr	r2, [pc, #448]	; (8005054 <combination_configure_activations+0x26c>)
 8004e92:	60d3      	str	r3, [r2, #12]
    
    onnxConv_81_output_array.data = AI_PTR(g_combination_activations_map[0] + 384);
 8004e94:	4b69      	ldr	r3, [pc, #420]	; (800503c <combination_configure_activations+0x254>)
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004e9c:	4a6e      	ldr	r2, [pc, #440]	; (8005058 <combination_configure_activations+0x270>)
 8004e9e:	6093      	str	r3, [r2, #8]
    onnxConv_81_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 384);
 8004ea0:	4b66      	ldr	r3, [pc, #408]	; (800503c <combination_configure_activations+0x254>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004ea8:	4a6b      	ldr	r2, [pc, #428]	; (8005058 <combination_configure_activations+0x270>)
 8004eaa:	60d3      	str	r3, [r2, #12]
    
    onnxAdd_118_output_array.data = AI_PTR(g_combination_activations_map[0] + 0);
 8004eac:	4b63      	ldr	r3, [pc, #396]	; (800503c <combination_configure_activations+0x254>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	4a6a      	ldr	r2, [pc, #424]	; (800505c <combination_configure_activations+0x274>)
 8004eb2:	6093      	str	r3, [r2, #8]
    onnxAdd_118_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 0);
 8004eb4:	4b61      	ldr	r3, [pc, #388]	; (800503c <combination_configure_activations+0x254>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a68      	ldr	r2, [pc, #416]	; (800505c <combination_configure_activations+0x274>)
 8004eba:	60d3      	str	r3, [r2, #12]
    
    onnxRelu_84_output_array.data = AI_PTR(g_combination_activations_map[0] + 0);
 8004ebc:	4b5f      	ldr	r3, [pc, #380]	; (800503c <combination_configure_activations+0x254>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a67      	ldr	r2, [pc, #412]	; (8005060 <combination_configure_activations+0x278>)
 8004ec2:	6093      	str	r3, [r2, #8]
    onnxRelu_84_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 0);
 8004ec4:	4b5d      	ldr	r3, [pc, #372]	; (800503c <combination_configure_activations+0x254>)
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a65      	ldr	r2, [pc, #404]	; (8005060 <combination_configure_activations+0x278>)
 8004eca:	60d3      	str	r3, [r2, #12]
    
    input_28_output_array.data = AI_PTR(g_combination_activations_map[0] + 5888);
 8004ecc:	4b5b      	ldr	r3, [pc, #364]	; (800503c <combination_configure_activations+0x254>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8004ed4:	4a63      	ldr	r2, [pc, #396]	; (8005064 <combination_configure_activations+0x27c>)
 8004ed6:	6093      	str	r3, [r2, #8]
    input_28_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 5888);
 8004ed8:	4b58      	ldr	r3, [pc, #352]	; (800503c <combination_configure_activations+0x254>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8004ee0:	4a60      	ldr	r2, [pc, #384]	; (8005064 <combination_configure_activations+0x27c>)
 8004ee2:	60d3      	str	r3, [r2, #12]
    
    input_36_output_array.data = AI_PTR(g_combination_activations_map[0] + 768);
 8004ee4:	4b55      	ldr	r3, [pc, #340]	; (800503c <combination_configure_activations+0x254>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004eec:	4a5e      	ldr	r2, [pc, #376]	; (8005068 <combination_configure_activations+0x280>)
 8004eee:	6093      	str	r3, [r2, #8]
    input_36_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 768);
 8004ef0:	4b52      	ldr	r3, [pc, #328]	; (800503c <combination_configure_activations+0x254>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004ef8:	4a5b      	ldr	r2, [pc, #364]	; (8005068 <combination_configure_activations+0x280>)
 8004efa:	60d3      	str	r3, [r2, #12]
    
    onnxConv_88_output_array.data = AI_PTR(g_combination_activations_map[0] + 768);
 8004efc:	4b4f      	ldr	r3, [pc, #316]	; (800503c <combination_configure_activations+0x254>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004f04:	4a59      	ldr	r2, [pc, #356]	; (800506c <combination_configure_activations+0x284>)
 8004f06:	6093      	str	r3, [r2, #8]
    onnxConv_88_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 768);
 8004f08:	4b4c      	ldr	r3, [pc, #304]	; (800503c <combination_configure_activations+0x254>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004f10:	4a56      	ldr	r2, [pc, #344]	; (800506c <combination_configure_activations+0x284>)
 8004f12:	60d3      	str	r3, [r2, #12]
    
    input_44_output_array.data = AI_PTR(g_combination_activations_map[0] + 384);
 8004f14:	4b49      	ldr	r3, [pc, #292]	; (800503c <combination_configure_activations+0x254>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004f1c:	4a54      	ldr	r2, [pc, #336]	; (8005070 <combination_configure_activations+0x288>)
 8004f1e:	6093      	str	r3, [r2, #8]
    input_44_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 384);
 8004f20:	4b46      	ldr	r3, [pc, #280]	; (800503c <combination_configure_activations+0x254>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004f28:	4a51      	ldr	r2, [pc, #324]	; (8005070 <combination_configure_activations+0x288>)
 8004f2a:	60d3      	str	r3, [r2, #12]
    
    onnxConv_91_output_array.data = AI_PTR(g_combination_activations_map[0] + 384);
 8004f2c:	4b43      	ldr	r3, [pc, #268]	; (800503c <combination_configure_activations+0x254>)
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004f34:	4a4f      	ldr	r2, [pc, #316]	; (8005074 <combination_configure_activations+0x28c>)
 8004f36:	6093      	str	r3, [r2, #8]
    onnxConv_91_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 384);
 8004f38:	4b40      	ldr	r3, [pc, #256]	; (800503c <combination_configure_activations+0x254>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004f40:	4a4c      	ldr	r2, [pc, #304]	; (8005074 <combination_configure_activations+0x28c>)
 8004f42:	60d3      	str	r3, [r2, #12]
    
    onnxAdd_127_output_array.data = AI_PTR(g_combination_activations_map[0] + 0);
 8004f44:	4b3d      	ldr	r3, [pc, #244]	; (800503c <combination_configure_activations+0x254>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	4a4b      	ldr	r2, [pc, #300]	; (8005078 <combination_configure_activations+0x290>)
 8004f4a:	6093      	str	r3, [r2, #8]
    onnxAdd_127_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 0);
 8004f4c:	4b3b      	ldr	r3, [pc, #236]	; (800503c <combination_configure_activations+0x254>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a49      	ldr	r2, [pc, #292]	; (8005078 <combination_configure_activations+0x290>)
 8004f52:	60d3      	str	r3, [r2, #12]
    
    onnxRelu_94_output_array.data = AI_PTR(g_combination_activations_map[0] + 0);
 8004f54:	4b39      	ldr	r3, [pc, #228]	; (800503c <combination_configure_activations+0x254>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a48      	ldr	r2, [pc, #288]	; (800507c <combination_configure_activations+0x294>)
 8004f5a:	6093      	str	r3, [r2, #8]
    onnxRelu_94_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 0);
 8004f5c:	4b37      	ldr	r3, [pc, #220]	; (800503c <combination_configure_activations+0x254>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a46      	ldr	r2, [pc, #280]	; (800507c <combination_configure_activations+0x294>)
 8004f62:	60d3      	str	r3, [r2, #12]
    
    input_52_output_array.data = AI_PTR(g_combination_activations_map[0] + 5888);
 8004f64:	4b35      	ldr	r3, [pc, #212]	; (800503c <combination_configure_activations+0x254>)
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8004f6c:	4a44      	ldr	r2, [pc, #272]	; (8005080 <combination_configure_activations+0x298>)
 8004f6e:	6093      	str	r3, [r2, #8]
    input_52_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 5888);
 8004f70:	4b32      	ldr	r3, [pc, #200]	; (800503c <combination_configure_activations+0x254>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f503 53b8 	add.w	r3, r3, #5888	; 0x1700
 8004f78:	4a41      	ldr	r2, [pc, #260]	; (8005080 <combination_configure_activations+0x298>)
 8004f7a:	60d3      	str	r3, [r2, #12]
    
    input_60_output_array.data = AI_PTR(g_combination_activations_map[0] + 768);
 8004f7c:	4b2f      	ldr	r3, [pc, #188]	; (800503c <combination_configure_activations+0x254>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004f84:	4a3f      	ldr	r2, [pc, #252]	; (8005084 <combination_configure_activations+0x29c>)
 8004f86:	6093      	str	r3, [r2, #8]
    input_60_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 768);
 8004f88:	4b2c      	ldr	r3, [pc, #176]	; (800503c <combination_configure_activations+0x254>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004f90:	4a3c      	ldr	r2, [pc, #240]	; (8005084 <combination_configure_activations+0x29c>)
 8004f92:	60d3      	str	r3, [r2, #12]
    
    onnxConv_98_output_array.data = AI_PTR(g_combination_activations_map[0] + 768);
 8004f94:	4b29      	ldr	r3, [pc, #164]	; (800503c <combination_configure_activations+0x254>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004f9c:	4a3a      	ldr	r2, [pc, #232]	; (8005088 <combination_configure_activations+0x2a0>)
 8004f9e:	6093      	str	r3, [r2, #8]
    onnxConv_98_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 768);
 8004fa0:	4b26      	ldr	r3, [pc, #152]	; (800503c <combination_configure_activations+0x254>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8004fa8:	4a37      	ldr	r2, [pc, #220]	; (8005088 <combination_configure_activations+0x2a0>)
 8004faa:	60d3      	str	r3, [r2, #12]
    
    input_68_output_array.data = AI_PTR(g_combination_activations_map[0] + 384);
 8004fac:	4b23      	ldr	r3, [pc, #140]	; (800503c <combination_configure_activations+0x254>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004fb4:	4a35      	ldr	r2, [pc, #212]	; (800508c <combination_configure_activations+0x2a4>)
 8004fb6:	6093      	str	r3, [r2, #8]
    input_68_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 384);
 8004fb8:	4b20      	ldr	r3, [pc, #128]	; (800503c <combination_configure_activations+0x254>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004fc0:	4a32      	ldr	r2, [pc, #200]	; (800508c <combination_configure_activations+0x2a4>)
 8004fc2:	60d3      	str	r3, [r2, #12]
    
    onnxConv_101_output_array.data = AI_PTR(g_combination_activations_map[0] + 384);
 8004fc4:	4b1d      	ldr	r3, [pc, #116]	; (800503c <combination_configure_activations+0x254>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004fcc:	4a30      	ldr	r2, [pc, #192]	; (8005090 <combination_configure_activations+0x2a8>)
 8004fce:	6093      	str	r3, [r2, #8]
    onnxConv_101_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 384);
 8004fd0:	4b1a      	ldr	r3, [pc, #104]	; (800503c <combination_configure_activations+0x254>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8004fd8:	4a2d      	ldr	r2, [pc, #180]	; (8005090 <combination_configure_activations+0x2a8>)
 8004fda:	60d3      	str	r3, [r2, #12]
    
    onnxAdd_136_output_array.data = AI_PTR(g_combination_activations_map[0] + 0);
 8004fdc:	4b17      	ldr	r3, [pc, #92]	; (800503c <combination_configure_activations+0x254>)
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	4a2c      	ldr	r2, [pc, #176]	; (8005094 <combination_configure_activations+0x2ac>)
 8004fe2:	6093      	str	r3, [r2, #8]
    onnxAdd_136_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 0);
 8004fe4:	4b15      	ldr	r3, [pc, #84]	; (800503c <combination_configure_activations+0x254>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	4a2a      	ldr	r2, [pc, #168]	; (8005094 <combination_configure_activations+0x2ac>)
 8004fea:	60d3      	str	r3, [r2, #12]
    
    onnxRelu_104_output_array.data = AI_PTR(g_combination_activations_map[0] + 0);
 8004fec:	4b13      	ldr	r3, [pc, #76]	; (800503c <combination_configure_activations+0x254>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a29      	ldr	r2, [pc, #164]	; (8005098 <combination_configure_activations+0x2b0>)
 8004ff2:	6093      	str	r3, [r2, #8]
    onnxRelu_104_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 0);
 8004ff4:	4b11      	ldr	r3, [pc, #68]	; (800503c <combination_configure_activations+0x254>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a27      	ldr	r2, [pc, #156]	; (8005098 <combination_configure_activations+0x2b0>)
 8004ffa:	60d3      	str	r3, [r2, #12]
    
    input_76_output_array.data = AI_PTR(g_combination_activations_map[0] + 5120);
 8004ffc:	4b0f      	ldr	r3, [pc, #60]	; (800503c <combination_configure_activations+0x254>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8005004:	4a25      	ldr	r2, [pc, #148]	; (800509c <combination_configure_activations+0x2b4>)
 8005006:	6093      	str	r3, [r2, #8]
    input_76_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 5120);
 8005008:	4b0c      	ldr	r3, [pc, #48]	; (800503c <combination_configure_activations+0x254>)
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
 8005010:	4a22      	ldr	r2, [pc, #136]	; (800509c <combination_configure_activations+0x2b4>)
 8005012:	60d3      	str	r3, [r2, #12]
    
    input_80_output_array.data = AI_PTR(g_combination_activations_map[0] + 0);
 8005014:	4b09      	ldr	r3, [pc, #36]	; (800503c <combination_configure_activations+0x254>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a21      	ldr	r2, [pc, #132]	; (80050a0 <combination_configure_activations+0x2b8>)
 800501a:	6093      	str	r3, [r2, #8]
    input_80_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 0);
 800501c:	4b07      	ldr	r3, [pc, #28]	; (800503c <combination_configure_activations+0x254>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a1f      	ldr	r2, [pc, #124]	; (80050a0 <combination_configure_activations+0x2b8>)
 8005022:	60d3      	str	r3, [r2, #12]
    
    modelOutput_output_array.data = AI_PTR(g_combination_activations_map[0] + 48);
 8005024:	4b05      	ldr	r3, [pc, #20]	; (800503c <combination_configure_activations+0x254>)
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	3330      	adds	r3, #48	; 0x30
 800502a:	4a1e      	ldr	r2, [pc, #120]	; (80050a4 <combination_configure_activations+0x2bc>)
 800502c:	6093      	str	r3, [r2, #8]
    modelOutput_output_array.data_start = AI_PTR(g_combination_activations_map[0] + 48);
 800502e:	4b03      	ldr	r3, [pc, #12]	; (800503c <combination_configure_activations+0x254>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	3330      	adds	r3, #48	; 0x30
 8005034:	4a1b      	ldr	r2, [pc, #108]	; (80050a4 <combination_configure_activations+0x2bc>)
 8005036:	60d3      	str	r3, [r2, #12]
    
    return true;
 8005038:	2301      	movs	r3, #1
 800503a:	e03b      	b.n	80050b4 <combination_configure_activations+0x2cc>
 800503c:	20024890 	.word	0x20024890
 8005040:	200000dc 	.word	0x200000dc
 8005044:	200000ec 	.word	0x200000ec
 8005048:	200000fc 	.word	0x200000fc
 800504c:	2000010c 	.word	0x2000010c
 8005050:	2000011c 	.word	0x2000011c
 8005054:	2000012c 	.word	0x2000012c
 8005058:	2000013c 	.word	0x2000013c
 800505c:	2000014c 	.word	0x2000014c
 8005060:	2000015c 	.word	0x2000015c
 8005064:	2000016c 	.word	0x2000016c
 8005068:	2000017c 	.word	0x2000017c
 800506c:	2000018c 	.word	0x2000018c
 8005070:	2000019c 	.word	0x2000019c
 8005074:	200001ac 	.word	0x200001ac
 8005078:	200001bc 	.word	0x200001bc
 800507c:	200001cc 	.word	0x200001cc
 8005080:	200001dc 	.word	0x200001dc
 8005084:	200001ec 	.word	0x200001ec
 8005088:	200001fc 	.word	0x200001fc
 800508c:	2000020c 	.word	0x2000020c
 8005090:	2000021c 	.word	0x2000021c
 8005094:	2000022c 	.word	0x2000022c
 8005098:	2000023c 	.word	0x2000023c
 800509c:	2000024c 	.word	0x2000024c
 80050a0:	2000025c 	.word	0x2000025c
 80050a4:	2000026c 	.word	0x2000026c
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 80050a8:	2213      	movs	r2, #19
 80050aa:	2130      	movs	r1, #48	; 0x30
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 fe23 	bl	8005cf8 <ai_platform_network_set_error>
  return false;
 80050b2:	2300      	movs	r3, #0
}
 80050b4:	4618      	mov	r0, r3
 80050b6:	3708      	adds	r7, #8
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <combination_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool combination_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b082      	sub	sp, #8
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_combination_weights_map, 22, params)) {
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	2116      	movs	r1, #22
 80050ca:	488a      	ldr	r0, [pc, #552]	; (80052f4 <combination_configure_weights+0x238>)
 80050cc:	f000 fc3e 	bl	800594c <ai_platform_get_weights_map>
 80050d0:	4603      	mov	r3, r0
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	f000 8162 	beq.w	800539c <combination_configure_weights+0x2e0>
    /* Updating weights (byte) offsets */
    
    input_36_bias_array.format |= AI_FMT_FLAG_CONST;
 80050d8:	4b87      	ldr	r3, [pc, #540]	; (80052f8 <combination_configure_weights+0x23c>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80050e0:	4a85      	ldr	r2, [pc, #532]	; (80052f8 <combination_configure_weights+0x23c>)
 80050e2:	6013      	str	r3, [r2, #0]
    input_36_bias_array.data = AI_PTR(g_combination_weights_map[0] + 0);
 80050e4:	4b83      	ldr	r3, [pc, #524]	; (80052f4 <combination_configure_weights+0x238>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a83      	ldr	r2, [pc, #524]	; (80052f8 <combination_configure_weights+0x23c>)
 80050ea:	6093      	str	r3, [r2, #8]
    input_36_bias_array.data_start = AI_PTR(g_combination_weights_map[0] + 0);
 80050ec:	4b81      	ldr	r3, [pc, #516]	; (80052f4 <combination_configure_weights+0x238>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4a81      	ldr	r2, [pc, #516]	; (80052f8 <combination_configure_weights+0x23c>)
 80050f2:	60d3      	str	r3, [r2, #12]
    
    input_44_weights_array.format |= AI_FMT_FLAG_CONST;
 80050f4:	4b81      	ldr	r3, [pc, #516]	; (80052fc <combination_configure_weights+0x240>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80050fc:	4a7f      	ldr	r2, [pc, #508]	; (80052fc <combination_configure_weights+0x240>)
 80050fe:	6013      	str	r3, [r2, #0]
    input_44_weights_array.data = AI_PTR(g_combination_weights_map[1] + 0);
 8005100:	4b7c      	ldr	r3, [pc, #496]	; (80052f4 <combination_configure_weights+0x238>)
 8005102:	685b      	ldr	r3, [r3, #4]
 8005104:	4a7d      	ldr	r2, [pc, #500]	; (80052fc <combination_configure_weights+0x240>)
 8005106:	6093      	str	r3, [r2, #8]
    input_44_weights_array.data_start = AI_PTR(g_combination_weights_map[1] + 0);
 8005108:	4b7a      	ldr	r3, [pc, #488]	; (80052f4 <combination_configure_weights+0x238>)
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	4a7b      	ldr	r2, [pc, #492]	; (80052fc <combination_configure_weights+0x240>)
 800510e:	60d3      	str	r3, [r2, #12]
    
    input_44_bias_array.format |= AI_FMT_FLAG_CONST;
 8005110:	4b7b      	ldr	r3, [pc, #492]	; (8005300 <combination_configure_weights+0x244>)
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005118:	4a79      	ldr	r2, [pc, #484]	; (8005300 <combination_configure_weights+0x244>)
 800511a:	6013      	str	r3, [r2, #0]
    input_44_bias_array.data = AI_PTR(g_combination_weights_map[2] + 0);
 800511c:	4b75      	ldr	r3, [pc, #468]	; (80052f4 <combination_configure_weights+0x238>)
 800511e:	689b      	ldr	r3, [r3, #8]
 8005120:	4a77      	ldr	r2, [pc, #476]	; (8005300 <combination_configure_weights+0x244>)
 8005122:	6093      	str	r3, [r2, #8]
    input_44_bias_array.data_start = AI_PTR(g_combination_weights_map[2] + 0);
 8005124:	4b73      	ldr	r3, [pc, #460]	; (80052f4 <combination_configure_weights+0x238>)
 8005126:	689b      	ldr	r3, [r3, #8]
 8005128:	4a75      	ldr	r2, [pc, #468]	; (8005300 <combination_configure_weights+0x244>)
 800512a:	60d3      	str	r3, [r2, #12]
    
    onnxAdd_127_weights_array.format |= AI_FMT_FLAG_CONST;
 800512c:	4b75      	ldr	r3, [pc, #468]	; (8005304 <combination_configure_weights+0x248>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005134:	4a73      	ldr	r2, [pc, #460]	; (8005304 <combination_configure_weights+0x248>)
 8005136:	6013      	str	r3, [r2, #0]
    onnxAdd_127_weights_array.data = AI_PTR(g_combination_weights_map[3] + 0);
 8005138:	4b6e      	ldr	r3, [pc, #440]	; (80052f4 <combination_configure_weights+0x238>)
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	4a71      	ldr	r2, [pc, #452]	; (8005304 <combination_configure_weights+0x248>)
 800513e:	6093      	str	r3, [r2, #8]
    onnxAdd_127_weights_array.data_start = AI_PTR(g_combination_weights_map[3] + 0);
 8005140:	4b6c      	ldr	r3, [pc, #432]	; (80052f4 <combination_configure_weights+0x238>)
 8005142:	68db      	ldr	r3, [r3, #12]
 8005144:	4a6f      	ldr	r2, [pc, #444]	; (8005304 <combination_configure_weights+0x248>)
 8005146:	60d3      	str	r3, [r2, #12]
    
    onnxAdd_127_bias_array.format |= AI_FMT_FLAG_CONST;
 8005148:	4b6f      	ldr	r3, [pc, #444]	; (8005308 <combination_configure_weights+0x24c>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005150:	4a6d      	ldr	r2, [pc, #436]	; (8005308 <combination_configure_weights+0x24c>)
 8005152:	6013      	str	r3, [r2, #0]
    onnxAdd_127_bias_array.data = AI_PTR(g_combination_weights_map[4] + 0);
 8005154:	4b67      	ldr	r3, [pc, #412]	; (80052f4 <combination_configure_weights+0x238>)
 8005156:	691b      	ldr	r3, [r3, #16]
 8005158:	4a6b      	ldr	r2, [pc, #428]	; (8005308 <combination_configure_weights+0x24c>)
 800515a:	6093      	str	r3, [r2, #8]
    onnxAdd_127_bias_array.data_start = AI_PTR(g_combination_weights_map[4] + 0);
 800515c:	4b65      	ldr	r3, [pc, #404]	; (80052f4 <combination_configure_weights+0x238>)
 800515e:	691b      	ldr	r3, [r3, #16]
 8005160:	4a69      	ldr	r2, [pc, #420]	; (8005308 <combination_configure_weights+0x24c>)
 8005162:	60d3      	str	r3, [r2, #12]
    
    input_60_weights_array.format |= AI_FMT_FLAG_CONST;
 8005164:	4b69      	ldr	r3, [pc, #420]	; (800530c <combination_configure_weights+0x250>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800516c:	4a67      	ldr	r2, [pc, #412]	; (800530c <combination_configure_weights+0x250>)
 800516e:	6013      	str	r3, [r2, #0]
    input_60_weights_array.data = AI_PTR(g_combination_weights_map[5] + 0);
 8005170:	4b60      	ldr	r3, [pc, #384]	; (80052f4 <combination_configure_weights+0x238>)
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	4a65      	ldr	r2, [pc, #404]	; (800530c <combination_configure_weights+0x250>)
 8005176:	6093      	str	r3, [r2, #8]
    input_60_weights_array.data_start = AI_PTR(g_combination_weights_map[5] + 0);
 8005178:	4b5e      	ldr	r3, [pc, #376]	; (80052f4 <combination_configure_weights+0x238>)
 800517a:	695b      	ldr	r3, [r3, #20]
 800517c:	4a63      	ldr	r2, [pc, #396]	; (800530c <combination_configure_weights+0x250>)
 800517e:	60d3      	str	r3, [r2, #12]
    
    input_60_bias_array.format |= AI_FMT_FLAG_CONST;
 8005180:	4b63      	ldr	r3, [pc, #396]	; (8005310 <combination_configure_weights+0x254>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005188:	4a61      	ldr	r2, [pc, #388]	; (8005310 <combination_configure_weights+0x254>)
 800518a:	6013      	str	r3, [r2, #0]
    input_60_bias_array.data = AI_PTR(g_combination_weights_map[6] + 0);
 800518c:	4b59      	ldr	r3, [pc, #356]	; (80052f4 <combination_configure_weights+0x238>)
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	4a5f      	ldr	r2, [pc, #380]	; (8005310 <combination_configure_weights+0x254>)
 8005192:	6093      	str	r3, [r2, #8]
    input_60_bias_array.data_start = AI_PTR(g_combination_weights_map[6] + 0);
 8005194:	4b57      	ldr	r3, [pc, #348]	; (80052f4 <combination_configure_weights+0x238>)
 8005196:	699b      	ldr	r3, [r3, #24]
 8005198:	4a5d      	ldr	r2, [pc, #372]	; (8005310 <combination_configure_weights+0x254>)
 800519a:	60d3      	str	r3, [r2, #12]
    
    input_68_weights_array.format |= AI_FMT_FLAG_CONST;
 800519c:	4b5d      	ldr	r3, [pc, #372]	; (8005314 <combination_configure_weights+0x258>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051a4:	4a5b      	ldr	r2, [pc, #364]	; (8005314 <combination_configure_weights+0x258>)
 80051a6:	6013      	str	r3, [r2, #0]
    input_68_weights_array.data = AI_PTR(g_combination_weights_map[7] + 0);
 80051a8:	4b52      	ldr	r3, [pc, #328]	; (80052f4 <combination_configure_weights+0x238>)
 80051aa:	69db      	ldr	r3, [r3, #28]
 80051ac:	4a59      	ldr	r2, [pc, #356]	; (8005314 <combination_configure_weights+0x258>)
 80051ae:	6093      	str	r3, [r2, #8]
    input_68_weights_array.data_start = AI_PTR(g_combination_weights_map[7] + 0);
 80051b0:	4b50      	ldr	r3, [pc, #320]	; (80052f4 <combination_configure_weights+0x238>)
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	4a57      	ldr	r2, [pc, #348]	; (8005314 <combination_configure_weights+0x258>)
 80051b6:	60d3      	str	r3, [r2, #12]
    
    input_68_bias_array.format |= AI_FMT_FLAG_CONST;
 80051b8:	4b57      	ldr	r3, [pc, #348]	; (8005318 <combination_configure_weights+0x25c>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051c0:	4a55      	ldr	r2, [pc, #340]	; (8005318 <combination_configure_weights+0x25c>)
 80051c2:	6013      	str	r3, [r2, #0]
    input_68_bias_array.data = AI_PTR(g_combination_weights_map[8] + 0);
 80051c4:	4b4b      	ldr	r3, [pc, #300]	; (80052f4 <combination_configure_weights+0x238>)
 80051c6:	6a1b      	ldr	r3, [r3, #32]
 80051c8:	4a53      	ldr	r2, [pc, #332]	; (8005318 <combination_configure_weights+0x25c>)
 80051ca:	6093      	str	r3, [r2, #8]
    input_68_bias_array.data_start = AI_PTR(g_combination_weights_map[8] + 0);
 80051cc:	4b49      	ldr	r3, [pc, #292]	; (80052f4 <combination_configure_weights+0x238>)
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	4a51      	ldr	r2, [pc, #324]	; (8005318 <combination_configure_weights+0x25c>)
 80051d2:	60d3      	str	r3, [r2, #12]
    
    onnxAdd_136_weights_array.format |= AI_FMT_FLAG_CONST;
 80051d4:	4b51      	ldr	r3, [pc, #324]	; (800531c <combination_configure_weights+0x260>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051dc:	4a4f      	ldr	r2, [pc, #316]	; (800531c <combination_configure_weights+0x260>)
 80051de:	6013      	str	r3, [r2, #0]
    onnxAdd_136_weights_array.data = AI_PTR(g_combination_weights_map[9] + 0);
 80051e0:	4b44      	ldr	r3, [pc, #272]	; (80052f4 <combination_configure_weights+0x238>)
 80051e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051e4:	4a4d      	ldr	r2, [pc, #308]	; (800531c <combination_configure_weights+0x260>)
 80051e6:	6093      	str	r3, [r2, #8]
    onnxAdd_136_weights_array.data_start = AI_PTR(g_combination_weights_map[9] + 0);
 80051e8:	4b42      	ldr	r3, [pc, #264]	; (80052f4 <combination_configure_weights+0x238>)
 80051ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051ec:	4a4b      	ldr	r2, [pc, #300]	; (800531c <combination_configure_weights+0x260>)
 80051ee:	60d3      	str	r3, [r2, #12]
    
    onnxAdd_136_bias_array.format |= AI_FMT_FLAG_CONST;
 80051f0:	4b4b      	ldr	r3, [pc, #300]	; (8005320 <combination_configure_weights+0x264>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80051f8:	4a49      	ldr	r2, [pc, #292]	; (8005320 <combination_configure_weights+0x264>)
 80051fa:	6013      	str	r3, [r2, #0]
    onnxAdd_136_bias_array.data = AI_PTR(g_combination_weights_map[10] + 0);
 80051fc:	4b3d      	ldr	r3, [pc, #244]	; (80052f4 <combination_configure_weights+0x238>)
 80051fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005200:	4a47      	ldr	r2, [pc, #284]	; (8005320 <combination_configure_weights+0x264>)
 8005202:	6093      	str	r3, [r2, #8]
    onnxAdd_136_bias_array.data_start = AI_PTR(g_combination_weights_map[10] + 0);
 8005204:	4b3b      	ldr	r3, [pc, #236]	; (80052f4 <combination_configure_weights+0x238>)
 8005206:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005208:	4a45      	ldr	r2, [pc, #276]	; (8005320 <combination_configure_weights+0x264>)
 800520a:	60d3      	str	r3, [r2, #12]
    
    input_80_weights_array.format |= AI_FMT_FLAG_CONST;
 800520c:	4b45      	ldr	r3, [pc, #276]	; (8005324 <combination_configure_weights+0x268>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005214:	4a43      	ldr	r2, [pc, #268]	; (8005324 <combination_configure_weights+0x268>)
 8005216:	6013      	str	r3, [r2, #0]
    input_80_weights_array.data = AI_PTR(g_combination_weights_map[11] + 0);
 8005218:	4b36      	ldr	r3, [pc, #216]	; (80052f4 <combination_configure_weights+0x238>)
 800521a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800521c:	4a41      	ldr	r2, [pc, #260]	; (8005324 <combination_configure_weights+0x268>)
 800521e:	6093      	str	r3, [r2, #8]
    input_80_weights_array.data_start = AI_PTR(g_combination_weights_map[11] + 0);
 8005220:	4b34      	ldr	r3, [pc, #208]	; (80052f4 <combination_configure_weights+0x238>)
 8005222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005224:	4a3f      	ldr	r2, [pc, #252]	; (8005324 <combination_configure_weights+0x268>)
 8005226:	60d3      	str	r3, [r2, #12]
    
    input_80_bias_array.format |= AI_FMT_FLAG_CONST;
 8005228:	4b3f      	ldr	r3, [pc, #252]	; (8005328 <combination_configure_weights+0x26c>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005230:	4a3d      	ldr	r2, [pc, #244]	; (8005328 <combination_configure_weights+0x26c>)
 8005232:	6013      	str	r3, [r2, #0]
    input_80_bias_array.data = AI_PTR(g_combination_weights_map[12] + 0);
 8005234:	4b2f      	ldr	r3, [pc, #188]	; (80052f4 <combination_configure_weights+0x238>)
 8005236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005238:	4a3b      	ldr	r2, [pc, #236]	; (8005328 <combination_configure_weights+0x26c>)
 800523a:	6093      	str	r3, [r2, #8]
    input_80_bias_array.data_start = AI_PTR(g_combination_weights_map[12] + 0);
 800523c:	4b2d      	ldr	r3, [pc, #180]	; (80052f4 <combination_configure_weights+0x238>)
 800523e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005240:	4a39      	ldr	r2, [pc, #228]	; (8005328 <combination_configure_weights+0x26c>)
 8005242:	60d3      	str	r3, [r2, #12]
    
    input_4_weights_array.format |= AI_FMT_FLAG_CONST;
 8005244:	4b39      	ldr	r3, [pc, #228]	; (800532c <combination_configure_weights+0x270>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800524c:	4a37      	ldr	r2, [pc, #220]	; (800532c <combination_configure_weights+0x270>)
 800524e:	6013      	str	r3, [r2, #0]
    input_4_weights_array.data = AI_PTR(g_combination_weights_map[13] + 0);
 8005250:	4b28      	ldr	r3, [pc, #160]	; (80052f4 <combination_configure_weights+0x238>)
 8005252:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005254:	4a35      	ldr	r2, [pc, #212]	; (800532c <combination_configure_weights+0x270>)
 8005256:	6093      	str	r3, [r2, #8]
    input_4_weights_array.data_start = AI_PTR(g_combination_weights_map[13] + 0);
 8005258:	4b26      	ldr	r3, [pc, #152]	; (80052f4 <combination_configure_weights+0x238>)
 800525a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800525c:	4a33      	ldr	r2, [pc, #204]	; (800532c <combination_configure_weights+0x270>)
 800525e:	60d3      	str	r3, [r2, #12]
    
    input_4_bias_array.format |= AI_FMT_FLAG_CONST;
 8005260:	4b33      	ldr	r3, [pc, #204]	; (8005330 <combination_configure_weights+0x274>)
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005268:	4a31      	ldr	r2, [pc, #196]	; (8005330 <combination_configure_weights+0x274>)
 800526a:	6013      	str	r3, [r2, #0]
    input_4_bias_array.data = AI_PTR(g_combination_weights_map[14] + 0);
 800526c:	4b21      	ldr	r3, [pc, #132]	; (80052f4 <combination_configure_weights+0x238>)
 800526e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005270:	4a2f      	ldr	r2, [pc, #188]	; (8005330 <combination_configure_weights+0x274>)
 8005272:	6093      	str	r3, [r2, #8]
    input_4_bias_array.data_start = AI_PTR(g_combination_weights_map[14] + 0);
 8005274:	4b1f      	ldr	r3, [pc, #124]	; (80052f4 <combination_configure_weights+0x238>)
 8005276:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005278:	4a2d      	ldr	r2, [pc, #180]	; (8005330 <combination_configure_weights+0x274>)
 800527a:	60d3      	str	r3, [r2, #12]
    
    input_12_weights_array.format |= AI_FMT_FLAG_CONST;
 800527c:	4b2d      	ldr	r3, [pc, #180]	; (8005334 <combination_configure_weights+0x278>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005284:	4a2b      	ldr	r2, [pc, #172]	; (8005334 <combination_configure_weights+0x278>)
 8005286:	6013      	str	r3, [r2, #0]
    input_12_weights_array.data = AI_PTR(g_combination_weights_map[15] + 0);
 8005288:	4b1a      	ldr	r3, [pc, #104]	; (80052f4 <combination_configure_weights+0x238>)
 800528a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800528c:	4a29      	ldr	r2, [pc, #164]	; (8005334 <combination_configure_weights+0x278>)
 800528e:	6093      	str	r3, [r2, #8]
    input_12_weights_array.data_start = AI_PTR(g_combination_weights_map[15] + 0);
 8005290:	4b18      	ldr	r3, [pc, #96]	; (80052f4 <combination_configure_weights+0x238>)
 8005292:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005294:	4a27      	ldr	r2, [pc, #156]	; (8005334 <combination_configure_weights+0x278>)
 8005296:	60d3      	str	r3, [r2, #12]
    
    input_12_bias_array.format |= AI_FMT_FLAG_CONST;
 8005298:	4b27      	ldr	r3, [pc, #156]	; (8005338 <combination_configure_weights+0x27c>)
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052a0:	4a25      	ldr	r2, [pc, #148]	; (8005338 <combination_configure_weights+0x27c>)
 80052a2:	6013      	str	r3, [r2, #0]
    input_12_bias_array.data = AI_PTR(g_combination_weights_map[16] + 0);
 80052a4:	4b13      	ldr	r3, [pc, #76]	; (80052f4 <combination_configure_weights+0x238>)
 80052a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052a8:	4a23      	ldr	r2, [pc, #140]	; (8005338 <combination_configure_weights+0x27c>)
 80052aa:	6093      	str	r3, [r2, #8]
    input_12_bias_array.data_start = AI_PTR(g_combination_weights_map[16] + 0);
 80052ac:	4b11      	ldr	r3, [pc, #68]	; (80052f4 <combination_configure_weights+0x238>)
 80052ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052b0:	4a21      	ldr	r2, [pc, #132]	; (8005338 <combination_configure_weights+0x27c>)
 80052b2:	60d3      	str	r3, [r2, #12]
    
    input_20_weights_array.format |= AI_FMT_FLAG_CONST;
 80052b4:	4b21      	ldr	r3, [pc, #132]	; (800533c <combination_configure_weights+0x280>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052bc:	4a1f      	ldr	r2, [pc, #124]	; (800533c <combination_configure_weights+0x280>)
 80052be:	6013      	str	r3, [r2, #0]
    input_20_weights_array.data = AI_PTR(g_combination_weights_map[17] + 0);
 80052c0:	4b0c      	ldr	r3, [pc, #48]	; (80052f4 <combination_configure_weights+0x238>)
 80052c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c4:	4a1d      	ldr	r2, [pc, #116]	; (800533c <combination_configure_weights+0x280>)
 80052c6:	6093      	str	r3, [r2, #8]
    input_20_weights_array.data_start = AI_PTR(g_combination_weights_map[17] + 0);
 80052c8:	4b0a      	ldr	r3, [pc, #40]	; (80052f4 <combination_configure_weights+0x238>)
 80052ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052cc:	4a1b      	ldr	r2, [pc, #108]	; (800533c <combination_configure_weights+0x280>)
 80052ce:	60d3      	str	r3, [r2, #12]
    
    input_20_bias_array.format |= AI_FMT_FLAG_CONST;
 80052d0:	4b1b      	ldr	r3, [pc, #108]	; (8005340 <combination_configure_weights+0x284>)
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80052d8:	4a19      	ldr	r2, [pc, #100]	; (8005340 <combination_configure_weights+0x284>)
 80052da:	6013      	str	r3, [r2, #0]
    input_20_bias_array.data = AI_PTR(g_combination_weights_map[18] + 0);
 80052dc:	4b05      	ldr	r3, [pc, #20]	; (80052f4 <combination_configure_weights+0x238>)
 80052de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052e0:	4a17      	ldr	r2, [pc, #92]	; (8005340 <combination_configure_weights+0x284>)
 80052e2:	6093      	str	r3, [r2, #8]
    input_20_bias_array.data_start = AI_PTR(g_combination_weights_map[18] + 0);
 80052e4:	4b03      	ldr	r3, [pc, #12]	; (80052f4 <combination_configure_weights+0x238>)
 80052e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80052e8:	4a15      	ldr	r2, [pc, #84]	; (8005340 <combination_configure_weights+0x284>)
 80052ea:	60d3      	str	r3, [r2, #12]
    
    onnxAdd_118_weights_array.format |= AI_FMT_FLAG_CONST;
 80052ec:	4b15      	ldr	r3, [pc, #84]	; (8005344 <combination_configure_weights+0x288>)
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	e02a      	b.n	8005348 <combination_configure_weights+0x28c>
 80052f2:	bf00      	nop
 80052f4:	20024894 	.word	0x20024894
 80052f8:	2000000c 	.word	0x2000000c
 80052fc:	2000001c 	.word	0x2000001c
 8005300:	2000002c 	.word	0x2000002c
 8005304:	2000003c 	.word	0x2000003c
 8005308:	2000004c 	.word	0x2000004c
 800530c:	2000005c 	.word	0x2000005c
 8005310:	2000006c 	.word	0x2000006c
 8005314:	2000007c 	.word	0x2000007c
 8005318:	2000008c 	.word	0x2000008c
 800531c:	2000009c 	.word	0x2000009c
 8005320:	200000ac 	.word	0x200000ac
 8005324:	200000bc 	.word	0x200000bc
 8005328:	200000cc 	.word	0x200000cc
 800532c:	2000027c 	.word	0x2000027c
 8005330:	2000028c 	.word	0x2000028c
 8005334:	2000029c 	.word	0x2000029c
 8005338:	200002ac 	.word	0x200002ac
 800533c:	200002bc 	.word	0x200002bc
 8005340:	200002cc 	.word	0x200002cc
 8005344:	200002dc 	.word	0x200002dc
 8005348:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800534c:	4a18      	ldr	r2, [pc, #96]	; (80053b0 <combination_configure_weights+0x2f4>)
 800534e:	6013      	str	r3, [r2, #0]
    onnxAdd_118_weights_array.data = AI_PTR(g_combination_weights_map[19] + 0);
 8005350:	4b18      	ldr	r3, [pc, #96]	; (80053b4 <combination_configure_weights+0x2f8>)
 8005352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005354:	4a16      	ldr	r2, [pc, #88]	; (80053b0 <combination_configure_weights+0x2f4>)
 8005356:	6093      	str	r3, [r2, #8]
    onnxAdd_118_weights_array.data_start = AI_PTR(g_combination_weights_map[19] + 0);
 8005358:	4b16      	ldr	r3, [pc, #88]	; (80053b4 <combination_configure_weights+0x2f8>)
 800535a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800535c:	4a14      	ldr	r2, [pc, #80]	; (80053b0 <combination_configure_weights+0x2f4>)
 800535e:	60d3      	str	r3, [r2, #12]
    
    onnxAdd_118_bias_array.format |= AI_FMT_FLAG_CONST;
 8005360:	4b15      	ldr	r3, [pc, #84]	; (80053b8 <combination_configure_weights+0x2fc>)
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005368:	4a13      	ldr	r2, [pc, #76]	; (80053b8 <combination_configure_weights+0x2fc>)
 800536a:	6013      	str	r3, [r2, #0]
    onnxAdd_118_bias_array.data = AI_PTR(g_combination_weights_map[20] + 0);
 800536c:	4b11      	ldr	r3, [pc, #68]	; (80053b4 <combination_configure_weights+0x2f8>)
 800536e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005370:	4a11      	ldr	r2, [pc, #68]	; (80053b8 <combination_configure_weights+0x2fc>)
 8005372:	6093      	str	r3, [r2, #8]
    onnxAdd_118_bias_array.data_start = AI_PTR(g_combination_weights_map[20] + 0);
 8005374:	4b0f      	ldr	r3, [pc, #60]	; (80053b4 <combination_configure_weights+0x2f8>)
 8005376:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005378:	4a0f      	ldr	r2, [pc, #60]	; (80053b8 <combination_configure_weights+0x2fc>)
 800537a:	60d3      	str	r3, [r2, #12]
    
    input_36_weights_array.format |= AI_FMT_FLAG_CONST;
 800537c:	4b0f      	ldr	r3, [pc, #60]	; (80053bc <combination_configure_weights+0x300>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005384:	4a0d      	ldr	r2, [pc, #52]	; (80053bc <combination_configure_weights+0x300>)
 8005386:	6013      	str	r3, [r2, #0]
    input_36_weights_array.data = AI_PTR(g_combination_weights_map[21] + 0);
 8005388:	4b0a      	ldr	r3, [pc, #40]	; (80053b4 <combination_configure_weights+0x2f8>)
 800538a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800538c:	4a0b      	ldr	r2, [pc, #44]	; (80053bc <combination_configure_weights+0x300>)
 800538e:	6093      	str	r3, [r2, #8]
    input_36_weights_array.data_start = AI_PTR(g_combination_weights_map[21] + 0);
 8005390:	4b08      	ldr	r3, [pc, #32]	; (80053b4 <combination_configure_weights+0x2f8>)
 8005392:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005394:	4a09      	ldr	r2, [pc, #36]	; (80053bc <combination_configure_weights+0x300>)
 8005396:	60d3      	str	r3, [r2, #12]
    
    return true;
 8005398:	2301      	movs	r3, #1
 800539a:	e005      	b.n	80053a8 <combination_configure_weights+0x2ec>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 800539c:	2212      	movs	r2, #18
 800539e:	2130      	movs	r1, #48	; 0x30
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	f000 fca9 	bl	8005cf8 <ai_platform_network_set_error>
  return false;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3708      	adds	r7, #8
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}
 80053b0:	200002dc 	.word	0x200002dc
 80053b4:	20024894 	.word	0x20024894
 80053b8:	200002ec 	.word	0x200002ec
 80053bc:	200002fc 	.word	0x200002fc

080053c0 <ai_combination_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_combination_get_error(ai_handle network)
{
 80053c0:	b580      	push	{r7, lr}
 80053c2:	b082      	sub	sp, #8
 80053c4:	af00      	add	r7, sp, #0
 80053c6:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 80053c8:	6878      	ldr	r0, [r7, #4]
 80053ca:	f000 fb89 	bl	8005ae0 <ai_platform_network_get_error>
 80053ce:	4603      	mov	r3, r0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3708      	adds	r7, #8
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <ai_combination_create>:

AI_API_ENTRY
ai_error ai_combination_create(
  ai_handle* network, const ai_buffer* network_config)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b084      	sub	sp, #16
 80053dc:	af02      	add	r7, sp, #8
 80053de:	6078      	str	r0, [r7, #4]
 80053e0:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 80053e2:	2300      	movs	r3, #0
 80053e4:	9301      	str	r3, [sp, #4]
 80053e6:	2305      	movs	r3, #5
 80053e8:	9300      	str	r3, [sp, #0]
 80053ea:	2301      	movs	r3, #1
 80053ec:	4a04      	ldr	r2, [pc, #16]	; (8005400 <ai_combination_create+0x28>)
 80053ee:	6839      	ldr	r1, [r7, #0]
 80053f0:	6878      	ldr	r0, [r7, #4]
 80053f2:	f000 ff9b 	bl	800632c <ai_platform_network_create>
 80053f6:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 80053f8:	4618      	mov	r0, r3
 80053fa:	3708      	adds	r7, #8
 80053fc:	46bd      	mov	sp, r7
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	20001a4c 	.word	0x20001a4c

08005404 <ai_combination_create_and_init>:

AI_API_ENTRY
ai_error ai_combination_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8005404:	b580      	push	{r7, lr}
 8005406:	b096      	sub	sp, #88	; 0x58
 8005408:	af00      	add	r7, sp, #0
 800540a:	60f8      	str	r0, [r7, #12]
 800540c:	60b9      	str	r1, [r7, #8]
 800540e:	607a      	str	r2, [r7, #4]
    ai_error err;
    ai_network_params params;

    err = ai_combination_create(network, AI_COMBINATION_DATA_CONFIG);
 8005410:	2100      	movs	r1, #0
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f7ff ffe0 	bl	80053d8 <ai_combination_create>
 8005418:	4603      	mov	r3, r0
 800541a:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (err.type != AI_ERROR_NONE)
 800541c:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8005420:	2b00      	cmp	r3, #0
 8005422:	d001      	beq.n	8005428 <ai_combination_create_and_init+0x24>
        return err;
 8005424:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005426:	e05d      	b.n	80054e4 <ai_combination_create_and_init+0xe0>
    if (ai_combination_data_params_get(&params) != true) {
 8005428:	f107 0314 	add.w	r3, r7, #20
 800542c:	4618      	mov	r0, r3
 800542e:	f000 f8dd 	bl	80055ec <ai_combination_data_params_get>
 8005432:	4603      	mov	r3, r0
 8005434:	f083 0301 	eor.w	r3, r3, #1
 8005438:	b2db      	uxtb	r3, r3
 800543a:	2b00      	cmp	r3, #0
 800543c:	d008      	beq.n	8005450 <ai_combination_create_and_init+0x4c>
        err = ai_combination_get_error(*network);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4618      	mov	r0, r3
 8005444:	f7ff ffbc 	bl	80053c0 <ai_combination_get_error>
 8005448:	4603      	mov	r3, r0
 800544a:	64fb      	str	r3, [r7, #76]	; 0x4c
        return err;
 800544c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800544e:	e049      	b.n	80054e4 <ai_combination_create_and_init+0xe0>
    }
#if defined(AI_COMBINATION_DATA_ACTIVATIONS_COUNT)
    if (activations) {
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d016      	beq.n	8005484 <ai_combination_create_and_init+0x80>
        /* set the addresses of the activations buffers */
        for (int idx=0;idx<params.map_activations.size;idx++)
 8005456:	2300      	movs	r3, #0
 8005458:	657b      	str	r3, [r7, #84]	; 0x54
 800545a:	e00e      	b.n	800547a <ai_combination_create_and_init+0x76>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 800545c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800545e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005460:	009b      	lsls	r3, r3, #2
 8005462:	68ba      	ldr	r2, [r7, #8]
 8005464:	4413      	add	r3, r2
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	f107 0314 	add.w	r3, r7, #20
 800546c:	330c      	adds	r3, #12
 800546e:	4618      	mov	r0, r3
 8005470:	f000 f9c6 	bl	8005800 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_activations.size;idx++)
 8005474:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005476:	3301      	adds	r3, #1
 8005478:	657b      	str	r3, [r7, #84]	; 0x54
 800547a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800547c:	461a      	mov	r2, r3
 800547e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005480:	4293      	cmp	r3, r2
 8005482:	dbeb      	blt.n	800545c <ai_combination_create_and_init+0x58>
    }
#endif
#if defined(AI_COMBINATION_DATA_WEIGHTS_COUNT)
    if (weights) {
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d016      	beq.n	80054b8 <ai_combination_create_and_init+0xb4>
        /* set the addresses of the weight buffers */
        for (int idx=0;idx<params.map_weights.size;idx++)
 800548a:	2300      	movs	r3, #0
 800548c:	653b      	str	r3, [r7, #80]	; 0x50
 800548e:	e00e      	b.n	80054ae <ai_combination_create_and_init+0xaa>
            AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8005490:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8005492:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	687a      	ldr	r2, [r7, #4]
 8005498:	4413      	add	r3, r2
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	f107 0314 	add.w	r3, r7, #20
 80054a0:	3304      	adds	r3, #4
 80054a2:	4618      	mov	r0, r3
 80054a4:	f000 f9ac 	bl	8005800 <ai_buffer_array_item_set_address>
        for (int idx=0;idx<params.map_weights.size;idx++)
 80054a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054aa:	3301      	adds	r3, #1
 80054ac:	653b      	str	r3, [r7, #80]	; 0x50
 80054ae:	8b7b      	ldrh	r3, [r7, #26]
 80054b0:	461a      	mov	r2, r3
 80054b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054b4:	4293      	cmp	r3, r2
 80054b6:	dbeb      	blt.n	8005490 <ai_combination_create_and_init+0x8c>
    }
#endif
    if (ai_combination_init(*network, &params) != true) {
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f107 0214 	add.w	r2, r7, #20
 80054c0:	4611      	mov	r1, r2
 80054c2:	4618      	mov	r0, r3
 80054c4:	f000 f846 	bl	8005554 <ai_combination_init>
 80054c8:	4603      	mov	r3, r0
 80054ca:	f083 0301 	eor.w	r3, r3, #1
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d006      	beq.n	80054e2 <ai_combination_create_and_init+0xde>
        err = ai_combination_get_error(*network);
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4618      	mov	r0, r3
 80054da:	f7ff ff71 	bl	80053c0 <ai_combination_get_error>
 80054de:	4603      	mov	r3, r0
 80054e0:	64fb      	str	r3, [r7, #76]	; 0x4c
    }
    return err;
 80054e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 80054e4:	4618      	mov	r0, r3
 80054e6:	3758      	adds	r7, #88	; 0x58
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bd80      	pop	{r7, pc}

080054ec <ai_combination_inputs_get>:

AI_API_ENTRY
ai_buffer* ai_combination_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d104      	bne.n	8005506 <ai_combination_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 80054fc:	4b06      	ldr	r3, [pc, #24]	; (8005518 <ai_combination_inputs_get+0x2c>)
 80054fe:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	4a06      	ldr	r2, [pc, #24]	; (800551c <ai_combination_inputs_get+0x30>)
 8005504:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8005506:	6839      	ldr	r1, [r7, #0]
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f000 fbfb 	bl	8005d04 <ai_platform_inputs_get>
 800550e:	4603      	mov	r3, r0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3708      	adds	r7, #8
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}
 8005518:	20001a4c 	.word	0x20001a4c
 800551c:	a1c00100 	.word	0xa1c00100

08005520 <ai_combination_outputs_get>:

AI_API_ENTRY
ai_buffer* ai_combination_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d104      	bne.n	800553a <ai_combination_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8005530:	4b06      	ldr	r3, [pc, #24]	; (800554c <ai_combination_outputs_get+0x2c>)
 8005532:	607b      	str	r3, [r7, #4]
    ((ai_network *)network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	4a06      	ldr	r2, [pc, #24]	; (8005550 <ai_combination_outputs_get+0x30>)
 8005538:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800553a:	6839      	ldr	r1, [r7, #0]
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 fd6d 	bl	800601c <ai_platform_outputs_get>
 8005542:	4603      	mov	r3, r0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3708      	adds	r7, #8
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20001a4c 	.word	0x20001a4c
 8005550:	a1c00100 	.word	0xa1c00100

08005554 <ai_combination_init>:
}

AI_API_ENTRY
ai_bool ai_combination_init(
  ai_handle network, const ai_network_params* params)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 800555e:	6839      	ldr	r1, [r7, #0]
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f001 f8bd 	bl	80066e0 <ai_platform_network_init>
 8005566:	60f8      	str	r0, [r7, #12]
  if (!net_ctx) return false;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d101      	bne.n	8005572 <ai_combination_init+0x1e>
 800556e:	2300      	movs	r3, #0
 8005570:	e028      	b.n	80055c4 <ai_combination_init+0x70>

  ai_bool ok = true;
 8005572:	2301      	movs	r3, #1
 8005574:	72fb      	strb	r3, [r7, #11]
  ok &= combination_configure_weights(net_ctx, params);
 8005576:	6839      	ldr	r1, [r7, #0]
 8005578:	68f8      	ldr	r0, [r7, #12]
 800557a:	f7ff fd9f 	bl	80050bc <combination_configure_weights>
 800557e:	4603      	mov	r3, r0
 8005580:	461a      	mov	r2, r3
 8005582:	7afb      	ldrb	r3, [r7, #11]
 8005584:	4013      	ands	r3, r2
 8005586:	2b00      	cmp	r3, #0
 8005588:	bf14      	ite	ne
 800558a:	2301      	movne	r3, #1
 800558c:	2300      	moveq	r3, #0
 800558e:	72fb      	strb	r3, [r7, #11]
  ok &= combination_configure_activations(net_ctx, params);
 8005590:	6839      	ldr	r1, [r7, #0]
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f7ff fc28 	bl	8004de8 <combination_configure_activations>
 8005598:	4603      	mov	r3, r0
 800559a:	461a      	mov	r2, r3
 800559c:	7afb      	ldrb	r3, [r7, #11]
 800559e:	4013      	ands	r3, r2
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	bf14      	ite	ne
 80055a4:	2301      	movne	r3, #1
 80055a6:	2300      	moveq	r3, #0
 80055a8:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f001 fa34 	bl	8006a18 <ai_platform_network_post_init>
 80055b0:	4603      	mov	r3, r0
 80055b2:	461a      	mov	r2, r3
 80055b4:	7afb      	ldrb	r3, [r7, #11]
 80055b6:	4013      	ands	r3, r2
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	bf14      	ite	ne
 80055bc:	2301      	movne	r3, #1
 80055be:	2300      	moveq	r3, #0
 80055c0:	72fb      	strb	r3, [r7, #11]

  return ok;
 80055c2:	7afb      	ldrb	r3, [r7, #11]
}
 80055c4:	4618      	mov	r0, r3
 80055c6:	3710      	adds	r7, #16
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bd80      	pop	{r7, pc}

080055cc <ai_combination_run>:


AI_API_ENTRY
ai_i32 ai_combination_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b084      	sub	sp, #16
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	60f8      	str	r0, [r7, #12]
 80055d4:	60b9      	str	r1, [r7, #8]
 80055d6:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	68b9      	ldr	r1, [r7, #8]
 80055dc:	68f8      	ldr	r0, [r7, #12]
 80055de:	f001 fb45 	bl	8006c6c <ai_platform_network_process>
 80055e2:	4603      	mov	r3, r0
}
 80055e4:	4618      	mov	r0, r3
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <ai_combination_data_params_get>:
 * @ingroup combination_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_combination_data_params_get(ai_network_params* params)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b086      	sub	sp, #24
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d101      	bne.n	80055fe <ai_combination_data_params_get+0x12>
 80055fa:	2300      	movs	r3, #0
 80055fc:	e016      	b.n	800562c <ai_combination_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 80055fe:	4a0d      	ldr	r2, [pc, #52]	; (8005634 <ai_combination_data_params_get+0x48>)
 8005600:	f107 0310 	add.w	r3, r7, #16
 8005604:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005608:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_COMBINATION_DATA_ACTIVATIONS_COUNT, g_combination_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800560c:	4a0a      	ldr	r2, [pc, #40]	; (8005638 <ai_combination_data_params_get+0x4c>)
 800560e:	f107 0308 	add.w	r3, r7, #8
 8005612:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005616:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_COMBINATION_DATA_WEIGHTS_COUNT, g_combination_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800561a:	f107 0210 	add.w	r2, r7, #16
 800561e:	f107 0308 	add.w	r3, r7, #8
 8005622:	4619      	mov	r1, r3
 8005624:	6878      	ldr	r0, [r7, #4]
 8005626:	f000 fa41 	bl	8005aac <ai_platform_bind_network_params>
 800562a:	4603      	mov	r3, r0
}
 800562c:	4618      	mov	r0, r3
 800562e:	3718      	adds	r7, #24
 8005630:	46bd      	mov	sp, r7
 8005632:	bd80      	pop	{r7, pc}
 8005634:	08009f58 	.word	0x08009f58
 8005638:	08009f60 	.word	0x08009f60

0800563c <ai_array_to_buffer_fmt>:
 800563c:	f3c0 4343 	ubfx	r3, r0, #17, #4
 8005640:	2b02      	cmp	r3, #2
 8005642:	d050      	beq.n	80056e6 <ai_array_to_buffer_fmt+0xaa>
 8005644:	f020 427e 	bic.w	r2, r0, #4261412864	; 0xfe000000
 8005648:	4b29      	ldr	r3, [pc, #164]	; (80056f0 <ai_array_to_buffer_fmt+0xb4>)
 800564a:	429a      	cmp	r2, r3
 800564c:	d00b      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 800564e:	dc1c      	bgt.n	800568a <ai_array_to_buffer_fmt+0x4e>
 8005650:	4b28      	ldr	r3, [pc, #160]	; (80056f4 <ai_array_to_buffer_fmt+0xb8>)
 8005652:	429a      	cmp	r2, r3
 8005654:	d007      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 8005656:	dd0b      	ble.n	8005670 <ai_array_to_buffer_fmt+0x34>
 8005658:	4b27      	ldr	r3, [pc, #156]	; (80056f8 <ai_array_to_buffer_fmt+0xbc>)
 800565a:	429a      	cmp	r2, r3
 800565c:	d003      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 800565e:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8005662:	429a      	cmp	r2, r3
 8005664:	d131      	bne.n	80056ca <ai_array_to_buffer_fmt+0x8e>
 8005666:	4613      	mov	r3, r2
 8005668:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 800566c:	4318      	orrs	r0, r3
 800566e:	4770      	bx	lr
 8005670:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 8005674:	429a      	cmp	r2, r3
 8005676:	d0f6      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 8005678:	dd2c      	ble.n	80056d4 <ai_array_to_buffer_fmt+0x98>
 800567a:	4b20      	ldr	r3, [pc, #128]	; (80056fc <ai_array_to_buffer_fmt+0xc0>)
 800567c:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 8005680:	429a      	cmp	r2, r3
 8005682:	bf18      	it	ne
 8005684:	2340      	movne	r3, #64	; 0x40
 8005686:	4318      	orrs	r0, r3
 8005688:	4770      	bx	lr
 800568a:	4b1d      	ldr	r3, [pc, #116]	; (8005700 <ai_array_to_buffer_fmt+0xc4>)
 800568c:	429a      	cmp	r2, r3
 800568e:	d0ea      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 8005690:	dd0e      	ble.n	80056b0 <ai_array_to_buffer_fmt+0x74>
 8005692:	4b1c      	ldr	r3, [pc, #112]	; (8005704 <ai_array_to_buffer_fmt+0xc8>)
 8005694:	429a      	cmp	r2, r3
 8005696:	d0e6      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 8005698:	f503 037e 	add.w	r3, r3, #16646144	; 0xfe0000
 800569c:	429a      	cmp	r2, r3
 800569e:	d0e2      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 80056a0:	4b19      	ldr	r3, [pc, #100]	; (8005708 <ai_array_to_buffer_fmt+0xcc>)
 80056a2:	f000 40d0 	and.w	r0, r0, #1744830464	; 0x68000000
 80056a6:	429a      	cmp	r2, r3
 80056a8:	bf18      	it	ne
 80056aa:	2340      	movne	r3, #64	; 0x40
 80056ac:	4318      	orrs	r0, r3
 80056ae:	4770      	bx	lr
 80056b0:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d0d6      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 80056b8:	3307      	adds	r3, #7
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d0d3      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 80056be:	f2a3 3387 	subw	r3, r3, #903	; 0x387
 80056c2:	429a      	cmp	r2, r3
 80056c4:	bf18      	it	ne
 80056c6:	2340      	movne	r3, #64	; 0x40
 80056c8:	e7ce      	b.n	8005668 <ai_array_to_buffer_fmt+0x2c>
 80056ca:	4b10      	ldr	r3, [pc, #64]	; (800570c <ai_array_to_buffer_fmt+0xd0>)
 80056cc:	429a      	cmp	r2, r3
 80056ce:	bf18      	it	ne
 80056d0:	2340      	movne	r3, #64	; 0x40
 80056d2:	e7c9      	b.n	8005668 <ai_array_to_buffer_fmt+0x2c>
 80056d4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80056d8:	429a      	cmp	r2, r3
 80056da:	d0c4      	beq.n	8005666 <ai_array_to_buffer_fmt+0x2a>
 80056dc:	3380      	adds	r3, #128	; 0x80
 80056de:	429a      	cmp	r2, r3
 80056e0:	bf18      	it	ne
 80056e2:	2340      	movne	r3, #64	; 0x40
 80056e4:	e7c0      	b.n	8005668 <ai_array_to_buffer_fmt+0x2c>
 80056e6:	4b0a      	ldr	r3, [pc, #40]	; (8005710 <ai_array_to_buffer_fmt+0xd4>)
 80056e8:	4003      	ands	r3, r0
 80056ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056ee:	e7bb      	b.n	8005668 <ai_array_to_buffer_fmt+0x2c>
 80056f0:	00840040 	.word	0x00840040
 80056f4:	00040840 	.word	0x00040840
 80056f8:	00041040 	.word	0x00041040
 80056fc:	00040447 	.word	0x00040447
 8005700:	00840840 	.word	0x00840840
 8005704:	00841040 	.word	0x00841040
 8005708:	0084084f 	.word	0x0084084f
 800570c:	0004084f 	.word	0x0004084f
 8005710:	00803fff 	.word	0x00803fff

08005714 <ai_array_get_byte_size>:
 8005714:	b319      	cbz	r1, 800575e <ai_array_get_byte_size+0x4a>
 8005716:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800571a:	f3c0 4243 	ubfx	r2, r0, #17, #4
 800571e:	f3c0 5c41 	ubfx	ip, r0, #21, #2
 8005722:	11c0      	asrs	r0, r0, #7
 8005724:	fb03 f101 	mul.w	r1, r3, r1
 8005728:	2a04      	cmp	r2, #4
 800572a:	f101 0107 	add.w	r1, r1, #7
 800572e:	f021 0107 	bic.w	r1, r1, #7
 8005732:	fa21 f10c 	lsr.w	r1, r1, ip
 8005736:	d00b      	beq.n	8005750 <ai_array_get_byte_size+0x3c>
 8005738:	2a08      	cmp	r2, #8
 800573a:	d002      	beq.n	8005742 <ai_array_get_byte_size+0x2e>
 800573c:	3107      	adds	r1, #7
 800573e:	08c8      	lsrs	r0, r1, #3
 8005740:	4770      	bx	lr
 8005742:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005746:	eb01 2100 	add.w	r1, r1, r0, lsl #8
 800574a:	3107      	adds	r1, #7
 800574c:	08c8      	lsrs	r0, r1, #3
 800574e:	4770      	bx	lr
 8005750:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005754:	eb01 1100 	add.w	r1, r1, r0, lsl #4
 8005758:	3107      	adds	r1, #7
 800575a:	08c8      	lsrs	r0, r1, #3
 800575c:	4770      	bx	lr
 800575e:	4608      	mov	r0, r1
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop

08005764 <ai_array_get_data_byte_size>:
 8005764:	b161      	cbz	r1, 8005780 <ai_array_get_data_byte_size+0x1c>
 8005766:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800576a:	f3c0 5241 	ubfx	r2, r0, #21, #2
 800576e:	fb03 f101 	mul.w	r1, r3, r1
 8005772:	1dc8      	adds	r0, r1, #7
 8005774:	f020 0007 	bic.w	r0, r0, #7
 8005778:	40d0      	lsrs	r0, r2
 800577a:	3007      	adds	r0, #7
 800577c:	08c0      	lsrs	r0, r0, #3
 800577e:	4770      	bx	lr
 8005780:	4608      	mov	r0, r1
 8005782:	4770      	bx	lr

08005784 <ai_buffer_get_size>:
 8005784:	b368      	cbz	r0, 80057e2 <ai_buffer_get_size+0x5e>
 8005786:	4b17      	ldr	r3, [pc, #92]	; (80057e4 <ai_buffer_get_size+0x60>)
 8005788:	4a17      	ldr	r2, [pc, #92]	; (80057e8 <ai_buffer_get_size+0x64>)
 800578a:	b410      	push	{r4}
 800578c:	6804      	ldr	r4, [r0, #0]
 800578e:	4023      	ands	r3, r4
 8005790:	4293      	cmp	r3, r2
 8005792:	d123      	bne.n	80057dc <ai_buffer_get_size+0x58>
 8005794:	b311      	cbz	r1, 80057dc <ai_buffer_get_size+0x58>
 8005796:	6984      	ldr	r4, [r0, #24]
 8005798:	6862      	ldr	r2, [r4, #4]
 800579a:	321f      	adds	r2, #31
 800579c:	f022 021f 	bic.w	r2, r2, #31
 80057a0:	7d03      	ldrb	r3, [r0, #20]
 80057a2:	6941      	ldr	r1, [r0, #20]
 80057a4:	f1a3 0301 	sub.w	r3, r3, #1
 80057a8:	f3c1 2017 	ubfx	r0, r1, #8, #24
 80057ac:	fab3 f383 	clz	r3, r3
 80057b0:	095b      	lsrs	r3, r3, #5
 80057b2:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 80057b6:	da0c      	bge.n	80057d2 <ai_buffer_get_size+0x4e>
 80057b8:	2b01      	cmp	r3, #1
 80057ba:	d103      	bne.n	80057c4 <ai_buffer_get_size+0x40>
 80057bc:	2802      	cmp	r0, #2
 80057be:	f04f 0302 	mov.w	r3, #2
 80057c2:	d006      	beq.n	80057d2 <ai_buffer_get_size+0x4e>
 80057c4:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 80057c8:	3301      	adds	r3, #1
 80057ca:	4298      	cmp	r0, r3
 80057cc:	fb01 f202 	mul.w	r2, r1, r2
 80057d0:	d1f2      	bne.n	80057b8 <ai_buffer_get_size+0x34>
 80057d2:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80057d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057da:	4770      	bx	lr
 80057dc:	6984      	ldr	r4, [r0, #24]
 80057de:	6862      	ldr	r2, [r4, #4]
 80057e0:	e7de      	b.n	80057a0 <ai_buffer_get_size+0x1c>
 80057e2:	4770      	bx	lr
 80057e4:	017fffff 	.word	0x017fffff
 80057e8:	000400c0 	.word	0x000400c0

080057ec <ai_buffer_array_sane>:
 80057ec:	b138      	cbz	r0, 80057fe <ai_buffer_array_sane+0x12>
 80057ee:	6843      	ldr	r3, [r0, #4]
 80057f0:	b123      	cbz	r3, 80057fc <ai_buffer_array_sane+0x10>
 80057f2:	8840      	ldrh	r0, [r0, #2]
 80057f4:	3800      	subs	r0, #0
 80057f6:	bf18      	it	ne
 80057f8:	2001      	movne	r0, #1
 80057fa:	4770      	bx	lr
 80057fc:	4618      	mov	r0, r3
 80057fe:	4770      	bx	lr

08005800 <ai_buffer_array_item_set_address>:
 8005800:	b150      	cbz	r0, 8005818 <ai_buffer_array_item_set_address+0x18>
 8005802:	6843      	ldr	r3, [r0, #4]
 8005804:	b14b      	cbz	r3, 800581a <ai_buffer_array_item_set_address+0x1a>
 8005806:	8840      	ldrh	r0, [r0, #2]
 8005808:	b900      	cbnz	r0, 800580c <ai_buffer_array_item_set_address+0xc>
 800580a:	4770      	bx	lr
 800580c:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8005810:	2001      	movs	r0, #1
 8005812:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8005816:	604a      	str	r2, [r1, #4]
 8005818:	4770      	bx	lr
 800581a:	4618      	mov	r0, r3
 800581c:	4770      	bx	lr
 800581e:	bf00      	nop

08005820 <_platform_observer_node_exec_cb>:
 8005820:	2a00      	cmp	r2, #0
 8005822:	d06c      	beq.n	80058fe <_platform_observer_node_exec_cb+0xde>
 8005824:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005828:	6815      	ldr	r5, [r2, #0]
 800582a:	b085      	sub	sp, #20
 800582c:	4614      	mov	r4, r2
 800582e:	2d00      	cmp	r5, #0
 8005830:	d067      	beq.n	8005902 <_platform_observer_node_exec_cb+0xe2>
 8005832:	8993      	ldrh	r3, [r2, #12]
 8005834:	f240 2c02 	movw	ip, #514	; 0x202
 8005838:	89d2      	ldrh	r2, [r2, #14]
 800583a:	460e      	mov	r6, r1
 800583c:	2b00      	cmp	r3, #0
 800583e:	f240 3102 	movw	r1, #770	; 0x302
 8005842:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8005846:	f240 3e01 	movw	lr, #769	; 0x301
 800584a:	bf18      	it	ne
 800584c:	4667      	movne	r7, ip
 800584e:	f240 2c01 	movw	ip, #513	; 0x201
 8005852:	bf0d      	iteet	eq
 8005854:	460f      	moveq	r7, r1
 8005856:	f44f 7901 	movne.w	r9, #516	; 0x204
 800585a:	46e6      	movne	lr, ip
 800585c:	f44f 7941 	moveq.w	r9, #772	; 0x304
 8005860:	f240 1c01 	movw	ip, #257	; 0x101
 8005864:	bf1b      	ittet	ne
 8005866:	f04f 0804 	movne.w	r8, #4
 800586a:	f04f 0c01 	movne.w	ip, #1
 800586e:	f44f 7882 	moveq.w	r8, #260	; 0x104
 8005872:	2102      	movne	r1, #2
 8005874:	bf08      	it	eq
 8005876:	f44f 7181 	moveq.w	r1, #258	; 0x102
 800587a:	429a      	cmp	r2, r3
 800587c:	d013      	beq.n	80058a6 <_platform_observer_node_exec_cb+0x86>
 800587e:	b148      	cbz	r0, 8005894 <_platform_observer_node_exec_cb+0x74>
 8005880:	2801      	cmp	r0, #1
 8005882:	d042      	beq.n	800590a <_platform_observer_node_exec_cb+0xea>
 8005884:	2802      	cmp	r0, #2
 8005886:	d025      	beq.n	80058d4 <_platform_observer_node_exec_cb+0xb4>
 8005888:	2803      	cmp	r0, #3
 800588a:	d045      	beq.n	8005918 <_platform_observer_node_exec_cb+0xf8>
 800588c:	2000      	movs	r0, #0
 800588e:	b005      	add	sp, #20
 8005890:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005894:	68a2      	ldr	r2, [r4, #8]
 8005896:	07d7      	lsls	r7, r2, #31
 8005898:	d40b      	bmi.n	80058b2 <_platform_observer_node_exec_cb+0x92>
 800589a:	3301      	adds	r3, #1
 800589c:	2000      	movs	r0, #0
 800589e:	81a3      	strh	r3, [r4, #12]
 80058a0:	b005      	add	sp, #20
 80058a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80058a6:	46c8      	mov	r8, r9
 80058a8:	4639      	mov	r1, r7
 80058aa:	46f4      	mov	ip, lr
 80058ac:	2800      	cmp	r0, #0
 80058ae:	d1e7      	bne.n	8005880 <_platform_observer_node_exec_cb+0x60>
 80058b0:	e7f0      	b.n	8005894 <_platform_observer_node_exec_cb+0x74>
 80058b2:	f8ad 3000 	strh.w	r3, [sp]
 80058b6:	466a      	mov	r2, sp
 80058b8:	8873      	ldrh	r3, [r6, #2]
 80058ba:	4661      	mov	r1, ip
 80058bc:	9002      	str	r0, [sp, #8]
 80058be:	f8ad 3004 	strh.w	r3, [sp, #4]
 80058c2:	8833      	ldrh	r3, [r6, #0]
 80058c4:	6860      	ldr	r0, [r4, #4]
 80058c6:	f8ad 3002 	strh.w	r3, [sp, #2]
 80058ca:	69b3      	ldr	r3, [r6, #24]
 80058cc:	9303      	str	r3, [sp, #12]
 80058ce:	47a8      	blx	r5
 80058d0:	89a3      	ldrh	r3, [r4, #12]
 80058d2:	e7e2      	b.n	800589a <_platform_observer_node_exec_cb+0x7a>
 80058d4:	68a2      	ldr	r2, [r4, #8]
 80058d6:	6126      	str	r6, [r4, #16]
 80058d8:	0790      	lsls	r0, r2, #30
 80058da:	d5d7      	bpl.n	800588c <_platform_observer_node_exec_cb+0x6c>
 80058dc:	f8ad 3000 	strh.w	r3, [sp]
 80058e0:	8873      	ldrh	r3, [r6, #2]
 80058e2:	8832      	ldrh	r2, [r6, #0]
 80058e4:	6860      	ldr	r0, [r4, #4]
 80058e6:	2400      	movs	r4, #0
 80058e8:	f8ad 3004 	strh.w	r3, [sp, #4]
 80058ec:	69b3      	ldr	r3, [r6, #24]
 80058ee:	f8ad 2002 	strh.w	r2, [sp, #2]
 80058f2:	466a      	mov	r2, sp
 80058f4:	e9cd 4302 	strd	r4, r3, [sp, #8]
 80058f8:	47a8      	blx	r5
 80058fa:	4620      	mov	r0, r4
 80058fc:	e7d0      	b.n	80058a0 <_platform_observer_node_exec_cb+0x80>
 80058fe:	2001      	movs	r0, #1
 8005900:	4770      	bx	lr
 8005902:	2001      	movs	r0, #1
 8005904:	b005      	add	sp, #20
 8005906:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800590a:	2300      	movs	r3, #0
 800590c:	6126      	str	r6, [r4, #16]
 800590e:	4618      	mov	r0, r3
 8005910:	81a3      	strh	r3, [r4, #12]
 8005912:	b005      	add	sp, #20
 8005914:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005918:	68a2      	ldr	r2, [r4, #8]
 800591a:	0752      	lsls	r2, r2, #29
 800591c:	d5bd      	bpl.n	800589a <_platform_observer_node_exec_cb+0x7a>
 800591e:	6922      	ldr	r2, [r4, #16]
 8005920:	2000      	movs	r0, #0
 8005922:	f8ad 3000 	strh.w	r3, [sp]
 8005926:	4641      	mov	r1, r8
 8005928:	8853      	ldrh	r3, [r2, #2]
 800592a:	f8ad 3004 	strh.w	r3, [sp, #4]
 800592e:	8813      	ldrh	r3, [r2, #0]
 8005930:	f8ad 3002 	strh.w	r3, [sp, #2]
 8005934:	6993      	ldr	r3, [r2, #24]
 8005936:	466a      	mov	r2, sp
 8005938:	9002      	str	r0, [sp, #8]
 800593a:	9303      	str	r3, [sp, #12]
 800593c:	6860      	ldr	r0, [r4, #4]
 800593e:	47a8      	blx	r5
 8005940:	89a3      	ldrh	r3, [r4, #12]
 8005942:	e7aa      	b.n	800589a <_platform_observer_node_exec_cb+0x7a>

08005944 <_ai_platform_acquire_crc>:
 8005944:	2001      	movs	r0, #1
 8005946:	4770      	bx	lr

08005948 <_ai_platform_release_crc>:
 8005948:	4770      	bx	lr
 800594a:	bf00      	nop

0800594c <ai_platform_get_weights_map>:
 800594c:	2900      	cmp	r1, #0
 800594e:	bf18      	it	ne
 8005950:	2800      	cmpne	r0, #0
 8005952:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005954:	bf0c      	ite	eq
 8005956:	2401      	moveq	r4, #1
 8005958:	2400      	movne	r4, #0
 800595a:	2a00      	cmp	r2, #0
 800595c:	bf08      	it	eq
 800595e:	f044 0401 	orreq.w	r4, r4, #1
 8005962:	b114      	cbz	r4, 800596a <ai_platform_get_weights_map+0x1e>
 8005964:	2400      	movs	r4, #0
 8005966:	4620      	mov	r0, r4
 8005968:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800596a:	4616      	mov	r6, r2
 800596c:	4b22      	ldr	r3, [pc, #136]	; (80059f8 <ai_platform_get_weights_map+0xac>)
 800596e:	6812      	ldr	r2, [r2, #0]
 8005970:	4605      	mov	r5, r0
 8005972:	460f      	mov	r7, r1
 8005974:	429a      	cmp	r2, r3
 8005976:	d022      	beq.n	80059be <ai_platform_get_weights_map+0x72>
 8005978:	6870      	ldr	r0, [r6, #4]
 800597a:	2800      	cmp	r0, #0
 800597c:	d0f2      	beq.n	8005964 <ai_platform_get_weights_map+0x18>
 800597e:	6806      	ldr	r6, [r0, #0]
 8005980:	429e      	cmp	r6, r3
 8005982:	d006      	beq.n	8005992 <ai_platform_get_weights_map+0x46>
 8005984:	f1a1 0401 	sub.w	r4, r1, #1
 8005988:	6028      	str	r0, [r5, #0]
 800598a:	fab4 f484 	clz	r4, r4
 800598e:	0964      	lsrs	r4, r4, #5
 8005990:	e7e9      	b.n	8005966 <ai_platform_get_weights_map+0x1a>
 8005992:	3d04      	subs	r5, #4
 8005994:	4602      	mov	r2, r0
 8005996:	4621      	mov	r1, r4
 8005998:	e000      	b.n	800599c <ai_platform_get_weights_map+0x50>
 800599a:	4619      	mov	r1, r3
 800599c:	f852 3f04 	ldr.w	r3, [r2, #4]!
 80059a0:	42b3      	cmp	r3, r6
 80059a2:	d025      	beq.n	80059f0 <ai_platform_get_weights_map+0xa4>
 80059a4:	f845 3f04 	str.w	r3, [r5, #4]!
 80059a8:	1c4b      	adds	r3, r1, #1
 80059aa:	429f      	cmp	r7, r3
 80059ac:	d8f5      	bhi.n	800599a <ai_platform_get_weights_map+0x4e>
 80059ae:	d1da      	bne.n	8005966 <ai_platform_get_weights_map+0x1a>
 80059b0:	3102      	adds	r1, #2
 80059b2:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 80059b6:	42b3      	cmp	r3, r6
 80059b8:	d1d5      	bne.n	8005966 <ai_platform_get_weights_map+0x1a>
 80059ba:	2401      	movs	r4, #1
 80059bc:	e7d3      	b.n	8005966 <ai_platform_get_weights_map+0x1a>
 80059be:	1d30      	adds	r0, r6, #4
 80059c0:	f7ff ff14 	bl	80057ec <ai_buffer_array_sane>
 80059c4:	2800      	cmp	r0, #0
 80059c6:	d0cd      	beq.n	8005964 <ai_platform_get_weights_map+0x18>
 80059c8:	88f3      	ldrh	r3, [r6, #6]
 80059ca:	429f      	cmp	r7, r3
 80059cc:	d1ca      	bne.n	8005964 <ai_platform_get_weights_map+0x18>
 80059ce:	3d04      	subs	r5, #4
 80059d0:	4622      	mov	r2, r4
 80059d2:	68b3      	ldr	r3, [r6, #8]
 80059d4:	4423      	add	r3, r4
 80059d6:	341c      	adds	r4, #28
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	b123      	cbz	r3, 80059e6 <ai_platform_get_weights_map+0x9a>
 80059dc:	3201      	adds	r2, #1
 80059de:	f845 3f04 	str.w	r3, [r5, #4]!
 80059e2:	4297      	cmp	r7, r2
 80059e4:	d8f5      	bhi.n	80059d2 <ai_platform_get_weights_map+0x86>
 80059e6:	1abc      	subs	r4, r7, r2
 80059e8:	fab4 f484 	clz	r4, r4
 80059ec:	0964      	lsrs	r4, r4, #5
 80059ee:	e7ba      	b.n	8005966 <ai_platform_get_weights_map+0x1a>
 80059f0:	428f      	cmp	r7, r1
 80059f2:	d1b8      	bne.n	8005966 <ai_platform_get_weights_map+0x1a>
 80059f4:	e7e1      	b.n	80059ba <ai_platform_get_weights_map+0x6e>
 80059f6:	bf00      	nop
 80059f8:	a1facade 	.word	0xa1facade

080059fc <ai_platform_get_activations_map>:
 80059fc:	2900      	cmp	r1, #0
 80059fe:	bf18      	it	ne
 8005a00:	2800      	cmpne	r0, #0
 8005a02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a04:	bf0c      	ite	eq
 8005a06:	2401      	moveq	r4, #1
 8005a08:	2400      	movne	r4, #0
 8005a0a:	2a00      	cmp	r2, #0
 8005a0c:	bf08      	it	eq
 8005a0e:	f044 0401 	orreq.w	r4, r4, #1
 8005a12:	b114      	cbz	r4, 8005a1a <ai_platform_get_activations_map+0x1e>
 8005a14:	2400      	movs	r4, #0
 8005a16:	4620      	mov	r0, r4
 8005a18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a1a:	4616      	mov	r6, r2
 8005a1c:	4b22      	ldr	r3, [pc, #136]	; (8005aa8 <ai_platform_get_activations_map+0xac>)
 8005a1e:	6812      	ldr	r2, [r2, #0]
 8005a20:	4605      	mov	r5, r0
 8005a22:	460f      	mov	r7, r1
 8005a24:	429a      	cmp	r2, r3
 8005a26:	d022      	beq.n	8005a6e <ai_platform_get_activations_map+0x72>
 8005a28:	6a30      	ldr	r0, [r6, #32]
 8005a2a:	2800      	cmp	r0, #0
 8005a2c:	d0f2      	beq.n	8005a14 <ai_platform_get_activations_map+0x18>
 8005a2e:	6806      	ldr	r6, [r0, #0]
 8005a30:	429e      	cmp	r6, r3
 8005a32:	d006      	beq.n	8005a42 <ai_platform_get_activations_map+0x46>
 8005a34:	f1a1 0401 	sub.w	r4, r1, #1
 8005a38:	6028      	str	r0, [r5, #0]
 8005a3a:	fab4 f484 	clz	r4, r4
 8005a3e:	0964      	lsrs	r4, r4, #5
 8005a40:	e7e9      	b.n	8005a16 <ai_platform_get_activations_map+0x1a>
 8005a42:	3d04      	subs	r5, #4
 8005a44:	4602      	mov	r2, r0
 8005a46:	4621      	mov	r1, r4
 8005a48:	e000      	b.n	8005a4c <ai_platform_get_activations_map+0x50>
 8005a4a:	4619      	mov	r1, r3
 8005a4c:	f852 3f04 	ldr.w	r3, [r2, #4]!
 8005a50:	42b3      	cmp	r3, r6
 8005a52:	d026      	beq.n	8005aa2 <ai_platform_get_activations_map+0xa6>
 8005a54:	f845 3f04 	str.w	r3, [r5, #4]!
 8005a58:	1c4b      	adds	r3, r1, #1
 8005a5a:	429f      	cmp	r7, r3
 8005a5c:	d8f5      	bhi.n	8005a4a <ai_platform_get_activations_map+0x4e>
 8005a5e:	d1da      	bne.n	8005a16 <ai_platform_get_activations_map+0x1a>
 8005a60:	3102      	adds	r1, #2
 8005a62:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8005a66:	42b3      	cmp	r3, r6
 8005a68:	d1d5      	bne.n	8005a16 <ai_platform_get_activations_map+0x1a>
 8005a6a:	2401      	movs	r4, #1
 8005a6c:	e7d3      	b.n	8005a16 <ai_platform_get_activations_map+0x1a>
 8005a6e:	f106 000c 	add.w	r0, r6, #12
 8005a72:	f7ff febb 	bl	80057ec <ai_buffer_array_sane>
 8005a76:	2800      	cmp	r0, #0
 8005a78:	d0cc      	beq.n	8005a14 <ai_platform_get_activations_map+0x18>
 8005a7a:	89f3      	ldrh	r3, [r6, #14]
 8005a7c:	429f      	cmp	r7, r3
 8005a7e:	d1c9      	bne.n	8005a14 <ai_platform_get_activations_map+0x18>
 8005a80:	3d04      	subs	r5, #4
 8005a82:	4622      	mov	r2, r4
 8005a84:	6933      	ldr	r3, [r6, #16]
 8005a86:	4423      	add	r3, r4
 8005a88:	341c      	adds	r4, #28
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	b123      	cbz	r3, 8005a98 <ai_platform_get_activations_map+0x9c>
 8005a8e:	3201      	adds	r2, #1
 8005a90:	f845 3f04 	str.w	r3, [r5, #4]!
 8005a94:	4297      	cmp	r7, r2
 8005a96:	d8f5      	bhi.n	8005a84 <ai_platform_get_activations_map+0x88>
 8005a98:	1abc      	subs	r4, r7, r2
 8005a9a:	fab4 f484 	clz	r4, r4
 8005a9e:	0964      	lsrs	r4, r4, #5
 8005aa0:	e7b9      	b.n	8005a16 <ai_platform_get_activations_map+0x1a>
 8005aa2:	428f      	cmp	r7, r1
 8005aa4:	d1b7      	bne.n	8005a16 <ai_platform_get_activations_map+0x1a>
 8005aa6:	e7e0      	b.n	8005a6a <ai_platform_get_activations_map+0x6e>
 8005aa8:	a1facade 	.word	0xa1facade

08005aac <ai_platform_bind_network_params>:
 8005aac:	2a00      	cmp	r2, #0
 8005aae:	bf18      	it	ne
 8005ab0:	2900      	cmpne	r1, #0
 8005ab2:	d010      	beq.n	8005ad6 <ai_platform_bind_network_params+0x2a>
 8005ab4:	b178      	cbz	r0, 8005ad6 <ai_platform_bind_network_params+0x2a>
 8005ab6:	4603      	mov	r3, r0
 8005ab8:	4808      	ldr	r0, [pc, #32]	; (8005adc <ai_platform_bind_network_params+0x30>)
 8005aba:	f103 0c0c 	add.w	ip, r3, #12
 8005abe:	f843 0b04 	str.w	r0, [r3], #4
 8005ac2:	c903      	ldmia	r1, {r0, r1}
 8005ac4:	e883 0003 	stmia.w	r3, {r0, r1}
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005ace:	e88c 0003 	stmia.w	ip, {r0, r1}
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	4770      	bx	lr
 8005ad6:	2300      	movs	r3, #0
 8005ad8:	4618      	mov	r0, r3
 8005ada:	4770      	bx	lr
 8005adc:	a1facade 	.word	0xa1facade

08005ae0 <ai_platform_network_get_error>:
 8005ae0:	b510      	push	{r4, lr}
 8005ae2:	2800      	cmp	r0, #0
 8005ae4:	d03f      	beq.n	8005b66 <ai_platform_network_get_error+0x86>
 8005ae6:	4b7d      	ldr	r3, [pc, #500]	; (8005cdc <ai_platform_network_get_error+0x1fc>)
 8005ae8:	4604      	mov	r4, r0
 8005aea:	6802      	ldr	r2, [r0, #0]
 8005aec:	429a      	cmp	r2, r3
 8005aee:	d13a      	bne.n	8005b66 <ai_platform_network_get_error+0x86>
 8005af0:	f7ff ff28 	bl	8005944 <_ai_platform_acquire_crc>
 8005af4:	4b7a      	ldr	r3, [pc, #488]	; (8005ce0 <ai_platform_network_get_error+0x200>)
 8005af6:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b00:	189a      	adds	r2, r3, r2
 8005b02:	2a01      	cmp	r2, #1
 8005b04:	f240 8086 	bls.w	8005c14 <ai_platform_network_get_error+0x134>
 8005b08:	f240 4249 	movw	r2, #1097	; 0x449
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	f000 8081 	beq.w	8005c14 <ai_platform_network_get_error+0x134>
 8005b12:	4a74      	ldr	r2, [pc, #464]	; (8005ce4 <ai_platform_network_get_error+0x204>)
 8005b14:	6813      	ldr	r3, [r2, #0]
 8005b16:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b1a:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8005b1e:	f000 8087 	beq.w	8005c30 <ai_platform_network_get_error+0x150>
 8005b22:	6813      	ldr	r3, [r2, #0]
 8005b24:	f240 4183 	movw	r1, #1155	; 0x483
 8005b28:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b2c:	428b      	cmp	r3, r1
 8005b2e:	f000 80a9 	beq.w	8005c84 <ai_platform_network_get_error+0x1a4>
 8005b32:	6813      	ldr	r3, [r2, #0]
 8005b34:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b38:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8005b3c:	f000 80c0 	beq.w	8005cc0 <ai_platform_network_get_error+0x1e0>
 8005b40:	6813      	ldr	r3, [r2, #0]
 8005b42:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f040 8082 	bne.w	8005c50 <ai_platform_network_get_error+0x170>
 8005b4c:	4a66      	ldr	r2, [pc, #408]	; (8005ce8 <ai_platform_network_get_error+0x208>)
 8005b4e:	2301      	movs	r3, #1
 8005b50:	6093      	str	r3, [r2, #8]
 8005b52:	6893      	ldr	r3, [r2, #8]
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d1fc      	bne.n	8005b52 <ai_platform_network_get_error+0x72>
 8005b58:	4964      	ldr	r1, [pc, #400]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005b5a:	4b65      	ldr	r3, [pc, #404]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005b5c:	6011      	str	r1, [r2, #0]
 8005b5e:	6812      	ldr	r2, [r2, #0]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d075      	beq.n	8005c50 <ai_platform_network_get_error+0x170>
 8005b64:	e7fe      	b.n	8005b64 <ai_platform_network_get_error+0x84>
 8005b66:	f7ff feed 	bl	8005944 <_ai_platform_acquire_crc>
 8005b6a:	4b5d      	ldr	r3, [pc, #372]	; (8005ce0 <ai_platform_network_get_error+0x200>)
 8005b6c:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b76:	185a      	adds	r2, r3, r1
 8005b78:	2a01      	cmp	r2, #1
 8005b7a:	d929      	bls.n	8005bd0 <ai_platform_network_get_error+0xf0>
 8005b7c:	f240 4249 	movw	r2, #1097	; 0x449
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d025      	beq.n	8005bd0 <ai_platform_network_get_error+0xf0>
 8005b84:	4a57      	ldr	r2, [pc, #348]	; (8005ce4 <ai_platform_network_get_error+0x204>)
 8005b86:	6813      	ldr	r3, [r2, #0]
 8005b88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b8c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8005b90:	d02b      	beq.n	8005bea <ai_platform_network_get_error+0x10a>
 8005b92:	6813      	ldr	r3, [r2, #0]
 8005b94:	f240 4183 	movw	r1, #1155	; 0x483
 8005b98:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005b9c:	428b      	cmp	r3, r1
 8005b9e:	d060      	beq.n	8005c62 <ai_platform_network_get_error+0x182>
 8005ba0:	6813      	ldr	r3, [r2, #0]
 8005ba2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005ba6:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8005baa:	d07c      	beq.n	8005ca6 <ai_platform_network_get_error+0x1c6>
 8005bac:	6813      	ldr	r3, [r2, #0]
 8005bae:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d129      	bne.n	8005c0a <ai_platform_network_get_error+0x12a>
 8005bb6:	4a4c      	ldr	r2, [pc, #304]	; (8005ce8 <ai_platform_network_get_error+0x208>)
 8005bb8:	2301      	movs	r3, #1
 8005bba:	6093      	str	r3, [r2, #8]
 8005bbc:	6893      	ldr	r3, [r2, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d1fc      	bne.n	8005bbc <ai_platform_network_get_error+0xdc>
 8005bc2:	494a      	ldr	r1, [pc, #296]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005bc4:	4b4a      	ldr	r3, [pc, #296]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005bc6:	6011      	str	r1, [r2, #0]
 8005bc8:	6812      	ldr	r2, [r2, #0]
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d01d      	beq.n	8005c0a <ai_platform_network_get_error+0x12a>
 8005bce:	e7fe      	b.n	8005bce <ai_platform_network_get_error+0xee>
 8005bd0:	4a45      	ldr	r2, [pc, #276]	; (8005ce8 <ai_platform_network_get_error+0x208>)
 8005bd2:	2301      	movs	r3, #1
 8005bd4:	6093      	str	r3, [r2, #8]
 8005bd6:	6893      	ldr	r3, [r2, #8]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d1fc      	bne.n	8005bd6 <ai_platform_network_get_error+0xf6>
 8005bdc:	4943      	ldr	r1, [pc, #268]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005bde:	4b44      	ldr	r3, [pc, #272]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005be0:	6011      	str	r1, [r2, #0]
 8005be2:	6812      	ldr	r2, [r2, #0]
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d010      	beq.n	8005c0a <ai_platform_network_get_error+0x12a>
 8005be8:	e7fe      	b.n	8005be8 <ai_platform_network_get_error+0x108>
 8005bea:	4a42      	ldr	r2, [pc, #264]	; (8005cf4 <ai_platform_network_get_error+0x214>)
 8005bec:	2301      	movs	r3, #1
 8005bee:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005bf2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d1fb      	bne.n	8005bf2 <ai_platform_network_get_error+0x112>
 8005bfa:	493c      	ldr	r1, [pc, #240]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005bfc:	4b3c      	ldr	r3, [pc, #240]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005bfe:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005c02:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005c06:	429a      	cmp	r2, r3
 8005c08:	d111      	bne.n	8005c2e <ai_platform_network_get_error+0x14e>
 8005c0a:	f7ff fe9d 	bl	8005948 <_ai_platform_release_crc>
 8005c0e:	f241 0010 	movw	r0, #4112	; 0x1010
 8005c12:	bd10      	pop	{r4, pc}
 8005c14:	4a34      	ldr	r2, [pc, #208]	; (8005ce8 <ai_platform_network_get_error+0x208>)
 8005c16:	2301      	movs	r3, #1
 8005c18:	6093      	str	r3, [r2, #8]
 8005c1a:	6893      	ldr	r3, [r2, #8]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d1fc      	bne.n	8005c1a <ai_platform_network_get_error+0x13a>
 8005c20:	4932      	ldr	r1, [pc, #200]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005c22:	4b33      	ldr	r3, [pc, #204]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005c24:	6011      	str	r1, [r2, #0]
 8005c26:	6812      	ldr	r2, [r2, #0]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d011      	beq.n	8005c50 <ai_platform_network_get_error+0x170>
 8005c2c:	e7fe      	b.n	8005c2c <ai_platform_network_get_error+0x14c>
 8005c2e:	e7fe      	b.n	8005c2e <ai_platform_network_get_error+0x14e>
 8005c30:	4a30      	ldr	r2, [pc, #192]	; (8005cf4 <ai_platform_network_get_error+0x214>)
 8005c32:	2301      	movs	r3, #1
 8005c34:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005c38:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d1fb      	bne.n	8005c38 <ai_platform_network_get_error+0x158>
 8005c40:	492a      	ldr	r1, [pc, #168]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005c42:	4b2b      	ldr	r3, [pc, #172]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005c44:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005c48:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d107      	bne.n	8005c60 <ai_platform_network_get_error+0x180>
 8005c50:	f7ff fe7a 	bl	8005948 <_ai_platform_release_crc>
 8005c54:	f104 0010 	add.w	r0, r4, #16
 8005c58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c5c:	f001 bd00 	b.w	8007660 <core_get_error>
 8005c60:	e7fe      	b.n	8005c60 <ai_platform_network_get_error+0x180>
 8005c62:	4a24      	ldr	r2, [pc, #144]	; (8005cf4 <ai_platform_network_get_error+0x214>)
 8005c64:	2301      	movs	r3, #1
 8005c66:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005c6a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d1fb      	bne.n	8005c6a <ai_platform_network_get_error+0x18a>
 8005c72:	491e      	ldr	r1, [pc, #120]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005c74:	4b1e      	ldr	r3, [pc, #120]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005c76:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005c7a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005c7e:	429a      	cmp	r2, r3
 8005c80:	d0c3      	beq.n	8005c0a <ai_platform_network_get_error+0x12a>
 8005c82:	e7fe      	b.n	8005c82 <ai_platform_network_get_error+0x1a2>
 8005c84:	4a1b      	ldr	r2, [pc, #108]	; (8005cf4 <ai_platform_network_get_error+0x214>)
 8005c86:	2301      	movs	r3, #1
 8005c88:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005c8c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1fb      	bne.n	8005c8c <ai_platform_network_get_error+0x1ac>
 8005c94:	4915      	ldr	r1, [pc, #84]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005c96:	4b16      	ldr	r3, [pc, #88]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005c98:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005c9c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005ca0:	429a      	cmp	r2, r3
 8005ca2:	d0d5      	beq.n	8005c50 <ai_platform_network_get_error+0x170>
 8005ca4:	e7fe      	b.n	8005ca4 <ai_platform_network_get_error+0x1c4>
 8005ca6:	4a10      	ldr	r2, [pc, #64]	; (8005ce8 <ai_platform_network_get_error+0x208>)
 8005ca8:	2301      	movs	r3, #1
 8005caa:	6093      	str	r3, [r2, #8]
 8005cac:	6893      	ldr	r3, [r2, #8]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d1fc      	bne.n	8005cac <ai_platform_network_get_error+0x1cc>
 8005cb2:	490e      	ldr	r1, [pc, #56]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005cb4:	4b0e      	ldr	r3, [pc, #56]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005cb6:	6011      	str	r1, [r2, #0]
 8005cb8:	6812      	ldr	r2, [r2, #0]
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d0a5      	beq.n	8005c0a <ai_platform_network_get_error+0x12a>
 8005cbe:	e7fe      	b.n	8005cbe <ai_platform_network_get_error+0x1de>
 8005cc0:	4a09      	ldr	r2, [pc, #36]	; (8005ce8 <ai_platform_network_get_error+0x208>)
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	6093      	str	r3, [r2, #8]
 8005cc6:	6893      	ldr	r3, [r2, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d1fc      	bne.n	8005cc6 <ai_platform_network_get_error+0x1e6>
 8005ccc:	4907      	ldr	r1, [pc, #28]	; (8005cec <ai_platform_network_get_error+0x20c>)
 8005cce:	4b08      	ldr	r3, [pc, #32]	; (8005cf0 <ai_platform_network_get_error+0x210>)
 8005cd0:	6011      	str	r1, [r2, #0]
 8005cd2:	6812      	ldr	r2, [r2, #0]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d0bb      	beq.n	8005c50 <ai_platform_network_get_error+0x170>
 8005cd8:	e7fe      	b.n	8005cd8 <ai_platform_network_get_error+0x1f8>
 8005cda:	bf00      	nop
 8005cdc:	a1c00100 	.word	0xa1c00100
 8005ce0:	e0042000 	.word	0xe0042000
 8005ce4:	5c001000 	.word	0x5c001000
 8005ce8:	40023000 	.word	0x40023000
 8005cec:	f407a5c2 	.word	0xf407a5c2
 8005cf0:	b5e8b5cd 	.word	0xb5e8b5cd
 8005cf4:	58024000 	.word	0x58024000

08005cf8 <ai_platform_network_set_error>:
 8005cf8:	b110      	cbz	r0, 8005d00 <ai_platform_network_set_error+0x8>
 8005cfa:	3010      	adds	r0, #16
 8005cfc:	f001 bcb6 	b.w	800766c <core_set_error>
 8005d00:	4770      	bx	lr
 8005d02:	bf00      	nop

08005d04 <ai_platform_inputs_get>:
 8005d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d08:	b085      	sub	sp, #20
 8005d0a:	9102      	str	r1, [sp, #8]
 8005d0c:	2800      	cmp	r0, #0
 8005d0e:	f000 8093 	beq.w	8005e38 <ai_platform_inputs_get+0x134>
 8005d12:	4baa      	ldr	r3, [pc, #680]	; (8005fbc <ai_platform_inputs_get+0x2b8>)
 8005d14:	4681      	mov	r9, r0
 8005d16:	6802      	ldr	r2, [r0, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	f040 808d 	bne.w	8005e38 <ai_platform_inputs_get+0x134>
 8005d1e:	f7ff fe11 	bl	8005944 <_ai_platform_acquire_crc>
 8005d22:	4ba7      	ldr	r3, [pc, #668]	; (8005fc0 <ai_platform_inputs_get+0x2bc>)
 8005d24:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d2e:	189a      	adds	r2, r3, r2
 8005d30:	2a01      	cmp	r2, #1
 8005d32:	f240 80da 	bls.w	8005eea <ai_platform_inputs_get+0x1e6>
 8005d36:	f240 4249 	movw	r2, #1097	; 0x449
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	f000 80d5 	beq.w	8005eea <ai_platform_inputs_get+0x1e6>
 8005d40:	4aa0      	ldr	r2, [pc, #640]	; (8005fc4 <ai_platform_inputs_get+0x2c0>)
 8005d42:	6813      	ldr	r3, [r2, #0]
 8005d44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d48:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8005d4c:	f000 80dc 	beq.w	8005f08 <ai_platform_inputs_get+0x204>
 8005d50:	6813      	ldr	r3, [r2, #0]
 8005d52:	f240 4183 	movw	r1, #1155	; 0x483
 8005d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d5a:	428b      	cmp	r3, r1
 8005d5c:	f000 810e 	beq.w	8005f7c <ai_platform_inputs_get+0x278>
 8005d60:	6813      	ldr	r3, [r2, #0]
 8005d62:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d66:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8005d6a:	f000 8143 	beq.w	8005ff4 <ai_platform_inputs_get+0x2f0>
 8005d6e:	6813      	ldr	r3, [r2, #0]
 8005d70:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	f000 8113 	beq.w	8005fa0 <ai_platform_inputs_get+0x29c>
 8005d7a:	f7ff fde5 	bl	8005948 <_ai_platform_release_crc>
 8005d7e:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	f000 80d2 	beq.w	8005f2c <ai_platform_inputs_get+0x228>
 8005d88:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 8005d8c:	f1ba 0f00 	cmp.w	sl, #0
 8005d90:	f000 80cc 	beq.w	8005f2c <ai_platform_inputs_get+0x228>
 8005d94:	2100      	movs	r1, #0
 8005d96:	f8cd 900c 	str.w	r9, [sp, #12]
 8005d9a:	460d      	mov	r5, r1
 8005d9c:	4689      	mov	r9, r1
 8005d9e:	e016      	b.n	8005dce <ai_platform_inputs_get+0xca>
 8005da0:	9a01      	ldr	r2, [sp, #4]
 8005da2:	2301      	movs	r3, #1
 8005da4:	f848 3002 	str.w	r3, [r8, r2]
 8005da8:	69b2      	ldr	r2, [r6, #24]
 8005daa:	f04f 0301 	mov.w	r3, #1
 8005dae:	6856      	ldr	r6, [r2, #4]
 8005db0:	3501      	adds	r5, #1
 8005db2:	f109 091c 	add.w	r9, r9, #28
 8005db6:	7523      	strb	r3, [r4, #20]
 8005db8:	2300      	movs	r3, #0
 8005dba:	6962      	ldr	r2, [r4, #20]
 8005dbc:	60a7      	str	r7, [r4, #8]
 8005dbe:	f36b 221f 	bfi	r2, fp, #8, #24
 8005dc2:	6126      	str	r6, [r4, #16]
 8005dc4:	61a1      	str	r1, [r4, #24]
 8005dc6:	60e3      	str	r3, [r4, #12]
 8005dc8:	6162      	str	r2, [r4, #20]
 8005dca:	e9c4 0c00 	strd	r0, ip, [r4]
 8005dce:	f8ba 3000 	ldrh.w	r3, [sl]
 8005dd2:	b2ac      	uxth	r4, r5
 8005dd4:	42ab      	cmp	r3, r5
 8005dd6:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 8005dda:	9301      	str	r3, [sp, #4]
 8005ddc:	f240 80b5 	bls.w	8005f4a <ai_platform_inputs_get+0x246>
 8005de0:	f8da 3004 	ldr.w	r3, [sl, #4]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	f000 80b0 	beq.w	8005f4a <ai_platform_inputs_get+0x246>
 8005dea:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 8005dee:	2e00      	cmp	r6, #0
 8005df0:	f000 80ab 	beq.w	8005f4a <ai_platform_inputs_get+0x246>
 8005df4:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005df8:	69b2      	ldr	r2, [r6, #24]
 8005dfa:	68f1      	ldr	r1, [r6, #12]
 8005dfc:	6810      	ldr	r0, [r2, #0]
 8005dfe:	9100      	str	r1, [sp, #0]
 8005e00:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 8005e04:	68b3      	ldr	r3, [r6, #8]
 8005e06:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 8005e0a:	444c      	add	r4, r9
 8005e0c:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8005e10:	f7ff fc14 	bl	800563c <ai_array_to_buffer_fmt>
 8005e14:	69b2      	ldr	r2, [r6, #24]
 8005e16:	9900      	ldr	r1, [sp, #0]
 8005e18:	f8d2 c008 	ldr.w	ip, [r2, #8]
 8005e1c:	2f00      	cmp	r7, #0
 8005e1e:	d0c4      	beq.n	8005daa <ai_platform_inputs_get+0xa6>
 8005e20:	2200      	movs	r2, #0
 8005e22:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 8005e26:	6832      	ldr	r2, [r6, #0]
 8005e28:	607a      	str	r2, [r7, #4]
 8005e2a:	b112      	cbz	r2, 8005e32 <ai_platform_inputs_get+0x12e>
 8005e2c:	8852      	ldrh	r2, [r2, #2]
 8005e2e:	2a00      	cmp	r2, #0
 8005e30:	d1b6      	bne.n	8005da0 <ai_platform_inputs_get+0x9c>
 8005e32:	69b2      	ldr	r2, [r6, #24]
 8005e34:	2700      	movs	r7, #0
 8005e36:	e7b8      	b.n	8005daa <ai_platform_inputs_get+0xa6>
 8005e38:	f7ff fd84 	bl	8005944 <_ai_platform_acquire_crc>
 8005e3c:	4b60      	ldr	r3, [pc, #384]	; (8005fc0 <ai_platform_inputs_get+0x2bc>)
 8005e3e:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e48:	185a      	adds	r2, r3, r1
 8005e4a:	2a01      	cmp	r2, #1
 8005e4c:	d92a      	bls.n	8005ea4 <ai_platform_inputs_get+0x1a0>
 8005e4e:	f240 4249 	movw	r2, #1097	; 0x449
 8005e52:	4293      	cmp	r3, r2
 8005e54:	d026      	beq.n	8005ea4 <ai_platform_inputs_get+0x1a0>
 8005e56:	4a5b      	ldr	r2, [pc, #364]	; (8005fc4 <ai_platform_inputs_get+0x2c0>)
 8005e58:	6813      	ldr	r3, [r2, #0]
 8005e5a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e5e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8005e62:	d02c      	beq.n	8005ebe <ai_platform_inputs_get+0x1ba>
 8005e64:	6813      	ldr	r3, [r2, #0]
 8005e66:	f240 4183 	movw	r1, #1155	; 0x483
 8005e6a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e6e:	428b      	cmp	r3, r1
 8005e70:	d073      	beq.n	8005f5a <ai_platform_inputs_get+0x256>
 8005e72:	6813      	ldr	r3, [r2, #0]
 8005e74:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e78:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8005e7c:	f000 80ac 	beq.w	8005fd8 <ai_platform_inputs_get+0x2d4>
 8005e80:	6813      	ldr	r3, [r2, #0]
 8005e82:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d129      	bne.n	8005ede <ai_platform_inputs_get+0x1da>
 8005e8a:	4a4f      	ldr	r2, [pc, #316]	; (8005fc8 <ai_platform_inputs_get+0x2c4>)
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	6093      	str	r3, [r2, #8]
 8005e90:	6893      	ldr	r3, [r2, #8]
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1fc      	bne.n	8005e90 <ai_platform_inputs_get+0x18c>
 8005e96:	494d      	ldr	r1, [pc, #308]	; (8005fcc <ai_platform_inputs_get+0x2c8>)
 8005e98:	4b4d      	ldr	r3, [pc, #308]	; (8005fd0 <ai_platform_inputs_get+0x2cc>)
 8005e9a:	6011      	str	r1, [r2, #0]
 8005e9c:	6812      	ldr	r2, [r2, #0]
 8005e9e:	429a      	cmp	r2, r3
 8005ea0:	d01d      	beq.n	8005ede <ai_platform_inputs_get+0x1da>
 8005ea2:	e7fe      	b.n	8005ea2 <ai_platform_inputs_get+0x19e>
 8005ea4:	4a48      	ldr	r2, [pc, #288]	; (8005fc8 <ai_platform_inputs_get+0x2c4>)
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	6093      	str	r3, [r2, #8]
 8005eaa:	6893      	ldr	r3, [r2, #8]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1fc      	bne.n	8005eaa <ai_platform_inputs_get+0x1a6>
 8005eb0:	4946      	ldr	r1, [pc, #280]	; (8005fcc <ai_platform_inputs_get+0x2c8>)
 8005eb2:	4b47      	ldr	r3, [pc, #284]	; (8005fd0 <ai_platform_inputs_get+0x2cc>)
 8005eb4:	6011      	str	r1, [r2, #0]
 8005eb6:	6812      	ldr	r2, [r2, #0]
 8005eb8:	429a      	cmp	r2, r3
 8005eba:	d010      	beq.n	8005ede <ai_platform_inputs_get+0x1da>
 8005ebc:	e7fe      	b.n	8005ebc <ai_platform_inputs_get+0x1b8>
 8005ebe:	4a45      	ldr	r2, [pc, #276]	; (8005fd4 <ai_platform_inputs_get+0x2d0>)
 8005ec0:	2301      	movs	r3, #1
 8005ec2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005ec6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d1fb      	bne.n	8005ec6 <ai_platform_inputs_get+0x1c2>
 8005ece:	493f      	ldr	r1, [pc, #252]	; (8005fcc <ai_platform_inputs_get+0x2c8>)
 8005ed0:	4b3f      	ldr	r3, [pc, #252]	; (8005fd0 <ai_platform_inputs_get+0x2cc>)
 8005ed2:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005ed6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005eda:	429a      	cmp	r2, r3
 8005edc:	d113      	bne.n	8005f06 <ai_platform_inputs_get+0x202>
 8005ede:	f7ff fd33 	bl	8005948 <_ai_platform_release_crc>
 8005ee2:	2000      	movs	r0, #0
 8005ee4:	b005      	add	sp, #20
 8005ee6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005eea:	4a37      	ldr	r2, [pc, #220]	; (8005fc8 <ai_platform_inputs_get+0x2c4>)
 8005eec:	2301      	movs	r3, #1
 8005eee:	6093      	str	r3, [r2, #8]
 8005ef0:	6893      	ldr	r3, [r2, #8]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1fc      	bne.n	8005ef0 <ai_platform_inputs_get+0x1ec>
 8005ef6:	4b35      	ldr	r3, [pc, #212]	; (8005fcc <ai_platform_inputs_get+0x2c8>)
 8005ef8:	6013      	str	r3, [r2, #0]
 8005efa:	4b35      	ldr	r3, [pc, #212]	; (8005fd0 <ai_platform_inputs_get+0x2cc>)
 8005efc:	6812      	ldr	r2, [r2, #0]
 8005efe:	429a      	cmp	r2, r3
 8005f00:	f43f af3b 	beq.w	8005d7a <ai_platform_inputs_get+0x76>
 8005f04:	e7fe      	b.n	8005f04 <ai_platform_inputs_get+0x200>
 8005f06:	e7fe      	b.n	8005f06 <ai_platform_inputs_get+0x202>
 8005f08:	4a32      	ldr	r2, [pc, #200]	; (8005fd4 <ai_platform_inputs_get+0x2d0>)
 8005f0a:	2301      	movs	r3, #1
 8005f0c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005f10:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1fb      	bne.n	8005f10 <ai_platform_inputs_get+0x20c>
 8005f18:	4b2c      	ldr	r3, [pc, #176]	; (8005fcc <ai_platform_inputs_get+0x2c8>)
 8005f1a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8005f1e:	4b2c      	ldr	r3, [pc, #176]	; (8005fd0 <ai_platform_inputs_get+0x2cc>)
 8005f20:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005f24:	429a      	cmp	r2, r3
 8005f26:	f43f af28 	beq.w	8005d7a <ai_platform_inputs_get+0x76>
 8005f2a:	e7fe      	b.n	8005f2a <ai_platform_inputs_get+0x226>
 8005f2c:	2400      	movs	r4, #0
 8005f2e:	2218      	movs	r2, #24
 8005f30:	2111      	movs	r1, #17
 8005f32:	f109 0010 	add.w	r0, r9, #16
 8005f36:	f001 fb99 	bl	800766c <core_set_error>
 8005f3a:	4620      	mov	r0, r4
 8005f3c:	9b02      	ldr	r3, [sp, #8]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d0d0      	beq.n	8005ee4 <ai_platform_inputs_get+0x1e0>
 8005f42:	801c      	strh	r4, [r3, #0]
 8005f44:	b005      	add	sp, #20
 8005f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f4a:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8005f4e:	2c00      	cmp	r4, #0
 8005f50:	d0ec      	beq.n	8005f2c <ai_platform_inputs_get+0x228>
 8005f52:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005f56:	6858      	ldr	r0, [r3, #4]
 8005f58:	e7f0      	b.n	8005f3c <ai_platform_inputs_get+0x238>
 8005f5a:	4a1e      	ldr	r2, [pc, #120]	; (8005fd4 <ai_platform_inputs_get+0x2d0>)
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005f62:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d1fb      	bne.n	8005f62 <ai_platform_inputs_get+0x25e>
 8005f6a:	4918      	ldr	r1, [pc, #96]	; (8005fcc <ai_platform_inputs_get+0x2c8>)
 8005f6c:	4b18      	ldr	r3, [pc, #96]	; (8005fd0 <ai_platform_inputs_get+0x2cc>)
 8005f6e:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8005f72:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005f76:	429a      	cmp	r2, r3
 8005f78:	d0b1      	beq.n	8005ede <ai_platform_inputs_get+0x1da>
 8005f7a:	e7fe      	b.n	8005f7a <ai_platform_inputs_get+0x276>
 8005f7c:	4a15      	ldr	r2, [pc, #84]	; (8005fd4 <ai_platform_inputs_get+0x2d0>)
 8005f7e:	2301      	movs	r3, #1
 8005f80:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8005f84:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d1fb      	bne.n	8005f84 <ai_platform_inputs_get+0x280>
 8005f8c:	4b0f      	ldr	r3, [pc, #60]	; (8005fcc <ai_platform_inputs_get+0x2c8>)
 8005f8e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8005f92:	4b0f      	ldr	r3, [pc, #60]	; (8005fd0 <ai_platform_inputs_get+0x2cc>)
 8005f94:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8005f98:	429a      	cmp	r2, r3
 8005f9a:	f43f aeee 	beq.w	8005d7a <ai_platform_inputs_get+0x76>
 8005f9e:	e7fe      	b.n	8005f9e <ai_platform_inputs_get+0x29a>
 8005fa0:	4a09      	ldr	r2, [pc, #36]	; (8005fc8 <ai_platform_inputs_get+0x2c4>)
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	6093      	str	r3, [r2, #8]
 8005fa6:	6893      	ldr	r3, [r2, #8]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1fc      	bne.n	8005fa6 <ai_platform_inputs_get+0x2a2>
 8005fac:	4b07      	ldr	r3, [pc, #28]	; (8005fcc <ai_platform_inputs_get+0x2c8>)
 8005fae:	6013      	str	r3, [r2, #0]
 8005fb0:	4b07      	ldr	r3, [pc, #28]	; (8005fd0 <ai_platform_inputs_get+0x2cc>)
 8005fb2:	6812      	ldr	r2, [r2, #0]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	f43f aee0 	beq.w	8005d7a <ai_platform_inputs_get+0x76>
 8005fba:	e7fe      	b.n	8005fba <ai_platform_inputs_get+0x2b6>
 8005fbc:	a1c00100 	.word	0xa1c00100
 8005fc0:	e0042000 	.word	0xe0042000
 8005fc4:	5c001000 	.word	0x5c001000
 8005fc8:	40023000 	.word	0x40023000
 8005fcc:	f407a5c2 	.word	0xf407a5c2
 8005fd0:	b5e8b5cd 	.word	0xb5e8b5cd
 8005fd4:	58024000 	.word	0x58024000
 8005fd8:	4a0d      	ldr	r2, [pc, #52]	; (8006010 <ai_platform_inputs_get+0x30c>)
 8005fda:	2301      	movs	r3, #1
 8005fdc:	6093      	str	r3, [r2, #8]
 8005fde:	6893      	ldr	r3, [r2, #8]
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d1fc      	bne.n	8005fde <ai_platform_inputs_get+0x2da>
 8005fe4:	490b      	ldr	r1, [pc, #44]	; (8006014 <ai_platform_inputs_get+0x310>)
 8005fe6:	4b0c      	ldr	r3, [pc, #48]	; (8006018 <ai_platform_inputs_get+0x314>)
 8005fe8:	6011      	str	r1, [r2, #0]
 8005fea:	6812      	ldr	r2, [r2, #0]
 8005fec:	429a      	cmp	r2, r3
 8005fee:	f43f af76 	beq.w	8005ede <ai_platform_inputs_get+0x1da>
 8005ff2:	e7fe      	b.n	8005ff2 <ai_platform_inputs_get+0x2ee>
 8005ff4:	4a06      	ldr	r2, [pc, #24]	; (8006010 <ai_platform_inputs_get+0x30c>)
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	6093      	str	r3, [r2, #8]
 8005ffa:	6893      	ldr	r3, [r2, #8]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1fc      	bne.n	8005ffa <ai_platform_inputs_get+0x2f6>
 8006000:	4b04      	ldr	r3, [pc, #16]	; (8006014 <ai_platform_inputs_get+0x310>)
 8006002:	6013      	str	r3, [r2, #0]
 8006004:	4b04      	ldr	r3, [pc, #16]	; (8006018 <ai_platform_inputs_get+0x314>)
 8006006:	6812      	ldr	r2, [r2, #0]
 8006008:	429a      	cmp	r2, r3
 800600a:	f43f aeb6 	beq.w	8005d7a <ai_platform_inputs_get+0x76>
 800600e:	e7fe      	b.n	800600e <ai_platform_inputs_get+0x30a>
 8006010:	40023000 	.word	0x40023000
 8006014:	f407a5c2 	.word	0xf407a5c2
 8006018:	b5e8b5cd 	.word	0xb5e8b5cd

0800601c <ai_platform_outputs_get>:
 800601c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006020:	b085      	sub	sp, #20
 8006022:	9102      	str	r1, [sp, #8]
 8006024:	2800      	cmp	r0, #0
 8006026:	f000 808f 	beq.w	8006148 <ai_platform_outputs_get+0x12c>
 800602a:	4ba8      	ldr	r3, [pc, #672]	; (80062cc <ai_platform_outputs_get+0x2b0>)
 800602c:	4681      	mov	r9, r0
 800602e:	6802      	ldr	r2, [r0, #0]
 8006030:	429a      	cmp	r2, r3
 8006032:	f040 8089 	bne.w	8006148 <ai_platform_outputs_get+0x12c>
 8006036:	f7ff fc85 	bl	8005944 <_ai_platform_acquire_crc>
 800603a:	4ba5      	ldr	r3, [pc, #660]	; (80062d0 <ai_platform_outputs_get+0x2b4>)
 800603c:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006046:	189a      	adds	r2, r3, r2
 8006048:	2a01      	cmp	r2, #1
 800604a:	f240 80d6 	bls.w	80061fa <ai_platform_outputs_get+0x1de>
 800604e:	f240 4249 	movw	r2, #1097	; 0x449
 8006052:	4293      	cmp	r3, r2
 8006054:	f000 80d1 	beq.w	80061fa <ai_platform_outputs_get+0x1de>
 8006058:	4a9e      	ldr	r2, [pc, #632]	; (80062d4 <ai_platform_outputs_get+0x2b8>)
 800605a:	6813      	ldr	r3, [r2, #0]
 800605c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006060:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006064:	f000 80d8 	beq.w	8006218 <ai_platform_outputs_get+0x1fc>
 8006068:	6813      	ldr	r3, [r2, #0]
 800606a:	f240 4183 	movw	r1, #1155	; 0x483
 800606e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006072:	428b      	cmp	r3, r1
 8006074:	f000 8109 	beq.w	800628a <ai_platform_outputs_get+0x26e>
 8006078:	6813      	ldr	r3, [r2, #0]
 800607a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800607e:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006082:	f000 813f 	beq.w	8006304 <ai_platform_outputs_get+0x2e8>
 8006086:	6813      	ldr	r3, [r2, #0]
 8006088:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800608c:	2b00      	cmp	r3, #0
 800608e:	f000 810e 	beq.w	80062ae <ai_platform_outputs_get+0x292>
 8006092:	f7ff fc59 	bl	8005948 <_ai_platform_release_crc>
 8006096:	f8b9 302c 	ldrh.w	r3, [r9, #44]	; 0x2c
 800609a:	2b01      	cmp	r3, #1
 800609c:	f240 80db 	bls.w	8006256 <ai_platform_outputs_get+0x23a>
 80060a0:	2100      	movs	r1, #0
 80060a2:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 80060a6:	f8cd 900c 	str.w	r9, [sp, #12]
 80060aa:	460d      	mov	r5, r1
 80060ac:	4689      	mov	r9, r1
 80060ae:	e016      	b.n	80060de <ai_platform_outputs_get+0xc2>
 80060b0:	9a01      	ldr	r2, [sp, #4]
 80060b2:	2301      	movs	r3, #1
 80060b4:	f848 3002 	str.w	r3, [r8, r2]
 80060b8:	69b2      	ldr	r2, [r6, #24]
 80060ba:	f04f 0301 	mov.w	r3, #1
 80060be:	6856      	ldr	r6, [r2, #4]
 80060c0:	3501      	adds	r5, #1
 80060c2:	f109 091c 	add.w	r9, r9, #28
 80060c6:	7523      	strb	r3, [r4, #20]
 80060c8:	2300      	movs	r3, #0
 80060ca:	6962      	ldr	r2, [r4, #20]
 80060cc:	60a7      	str	r7, [r4, #8]
 80060ce:	f36b 221f 	bfi	r2, fp, #8, #24
 80060d2:	6126      	str	r6, [r4, #16]
 80060d4:	61a1      	str	r1, [r4, #24]
 80060d6:	60e3      	str	r3, [r4, #12]
 80060d8:	6162      	str	r2, [r4, #20]
 80060da:	e9c4 0c00 	strd	r0, ip, [r4]
 80060de:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80060e2:	b2ac      	uxth	r4, r5
 80060e4:	42ab      	cmp	r3, r5
 80060e6:	ea4f 03c5 	mov.w	r3, r5, lsl #3
 80060ea:	9301      	str	r3, [sp, #4]
 80060ec:	f240 80a6 	bls.w	800623c <ai_platform_outputs_get+0x220>
 80060f0:	f8da 3010 	ldr.w	r3, [sl, #16]
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	f000 80a1 	beq.w	800623c <ai_platform_outputs_get+0x220>
 80060fa:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
 80060fe:	2e00      	cmp	r6, #0
 8006100:	f000 809c 	beq.w	800623c <ai_platform_outputs_get+0x220>
 8006104:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006108:	69b2      	ldr	r2, [r6, #24]
 800610a:	68f1      	ldr	r1, [r6, #12]
 800610c:	6810      	ldr	r0, [r2, #0]
 800610e:	9100      	str	r1, [sp, #0]
 8006110:	e9d3 4801 	ldrd	r4, r8, [r3, #4]
 8006114:	68b3      	ldr	r3, [r6, #8]
 8006116:	eb08 07c5 	add.w	r7, r8, r5, lsl #3
 800611a:	444c      	add	r4, r9
 800611c:	f3c3 2b17 	ubfx	fp, r3, #8, #24
 8006120:	f7ff fa8c 	bl	800563c <ai_array_to_buffer_fmt>
 8006124:	69b2      	ldr	r2, [r6, #24]
 8006126:	9900      	ldr	r1, [sp, #0]
 8006128:	f8d2 c008 	ldr.w	ip, [r2, #8]
 800612c:	2f00      	cmp	r7, #0
 800612e:	d0c4      	beq.n	80060ba <ai_platform_outputs_get+0x9e>
 8006130:	2200      	movs	r2, #0
 8006132:	f848 2035 	str.w	r2, [r8, r5, lsl #3]
 8006136:	6832      	ldr	r2, [r6, #0]
 8006138:	607a      	str	r2, [r7, #4]
 800613a:	b112      	cbz	r2, 8006142 <ai_platform_outputs_get+0x126>
 800613c:	8852      	ldrh	r2, [r2, #2]
 800613e:	2a00      	cmp	r2, #0
 8006140:	d1b6      	bne.n	80060b0 <ai_platform_outputs_get+0x94>
 8006142:	69b2      	ldr	r2, [r6, #24]
 8006144:	2700      	movs	r7, #0
 8006146:	e7b8      	b.n	80060ba <ai_platform_outputs_get+0x9e>
 8006148:	f7ff fbfc 	bl	8005944 <_ai_platform_acquire_crc>
 800614c:	4b60      	ldr	r3, [pc, #384]	; (80062d0 <ai_platform_outputs_get+0x2b4>)
 800614e:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006158:	185a      	adds	r2, r3, r1
 800615a:	2a01      	cmp	r2, #1
 800615c:	d92a      	bls.n	80061b4 <ai_platform_outputs_get+0x198>
 800615e:	f240 4249 	movw	r2, #1097	; 0x449
 8006162:	4293      	cmp	r3, r2
 8006164:	d026      	beq.n	80061b4 <ai_platform_outputs_get+0x198>
 8006166:	4a5b      	ldr	r2, [pc, #364]	; (80062d4 <ai_platform_outputs_get+0x2b8>)
 8006168:	6813      	ldr	r3, [r2, #0]
 800616a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800616e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006172:	d02c      	beq.n	80061ce <ai_platform_outputs_get+0x1b2>
 8006174:	6813      	ldr	r3, [r2, #0]
 8006176:	f240 4183 	movw	r1, #1155	; 0x483
 800617a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800617e:	428b      	cmp	r3, r1
 8006180:	d072      	beq.n	8006268 <ai_platform_outputs_get+0x24c>
 8006182:	6813      	ldr	r3, [r2, #0]
 8006184:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006188:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800618c:	f000 80ac 	beq.w	80062e8 <ai_platform_outputs_get+0x2cc>
 8006190:	6813      	ldr	r3, [r2, #0]
 8006192:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006196:	2b00      	cmp	r3, #0
 8006198:	d129      	bne.n	80061ee <ai_platform_outputs_get+0x1d2>
 800619a:	4a4f      	ldr	r2, [pc, #316]	; (80062d8 <ai_platform_outputs_get+0x2bc>)
 800619c:	2301      	movs	r3, #1
 800619e:	6093      	str	r3, [r2, #8]
 80061a0:	6893      	ldr	r3, [r2, #8]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d1fc      	bne.n	80061a0 <ai_platform_outputs_get+0x184>
 80061a6:	494d      	ldr	r1, [pc, #308]	; (80062dc <ai_platform_outputs_get+0x2c0>)
 80061a8:	4b4d      	ldr	r3, [pc, #308]	; (80062e0 <ai_platform_outputs_get+0x2c4>)
 80061aa:	6011      	str	r1, [r2, #0]
 80061ac:	6812      	ldr	r2, [r2, #0]
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d01d      	beq.n	80061ee <ai_platform_outputs_get+0x1d2>
 80061b2:	e7fe      	b.n	80061b2 <ai_platform_outputs_get+0x196>
 80061b4:	4a48      	ldr	r2, [pc, #288]	; (80062d8 <ai_platform_outputs_get+0x2bc>)
 80061b6:	2301      	movs	r3, #1
 80061b8:	6093      	str	r3, [r2, #8]
 80061ba:	6893      	ldr	r3, [r2, #8]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d1fc      	bne.n	80061ba <ai_platform_outputs_get+0x19e>
 80061c0:	4946      	ldr	r1, [pc, #280]	; (80062dc <ai_platform_outputs_get+0x2c0>)
 80061c2:	4b47      	ldr	r3, [pc, #284]	; (80062e0 <ai_platform_outputs_get+0x2c4>)
 80061c4:	6011      	str	r1, [r2, #0]
 80061c6:	6812      	ldr	r2, [r2, #0]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d010      	beq.n	80061ee <ai_platform_outputs_get+0x1d2>
 80061cc:	e7fe      	b.n	80061cc <ai_platform_outputs_get+0x1b0>
 80061ce:	4a45      	ldr	r2, [pc, #276]	; (80062e4 <ai_platform_outputs_get+0x2c8>)
 80061d0:	2301      	movs	r3, #1
 80061d2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80061d6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d1fb      	bne.n	80061d6 <ai_platform_outputs_get+0x1ba>
 80061de:	493f      	ldr	r1, [pc, #252]	; (80062dc <ai_platform_outputs_get+0x2c0>)
 80061e0:	4b3f      	ldr	r3, [pc, #252]	; (80062e0 <ai_platform_outputs_get+0x2c4>)
 80061e2:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80061e6:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d113      	bne.n	8006216 <ai_platform_outputs_get+0x1fa>
 80061ee:	f7ff fbab 	bl	8005948 <_ai_platform_release_crc>
 80061f2:	2000      	movs	r0, #0
 80061f4:	b005      	add	sp, #20
 80061f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061fa:	4a37      	ldr	r2, [pc, #220]	; (80062d8 <ai_platform_outputs_get+0x2bc>)
 80061fc:	2301      	movs	r3, #1
 80061fe:	6093      	str	r3, [r2, #8]
 8006200:	6893      	ldr	r3, [r2, #8]
 8006202:	2b00      	cmp	r3, #0
 8006204:	d1fc      	bne.n	8006200 <ai_platform_outputs_get+0x1e4>
 8006206:	4b35      	ldr	r3, [pc, #212]	; (80062dc <ai_platform_outputs_get+0x2c0>)
 8006208:	6013      	str	r3, [r2, #0]
 800620a:	4b35      	ldr	r3, [pc, #212]	; (80062e0 <ai_platform_outputs_get+0x2c4>)
 800620c:	6812      	ldr	r2, [r2, #0]
 800620e:	429a      	cmp	r2, r3
 8006210:	f43f af3f 	beq.w	8006092 <ai_platform_outputs_get+0x76>
 8006214:	e7fe      	b.n	8006214 <ai_platform_outputs_get+0x1f8>
 8006216:	e7fe      	b.n	8006216 <ai_platform_outputs_get+0x1fa>
 8006218:	4a32      	ldr	r2, [pc, #200]	; (80062e4 <ai_platform_outputs_get+0x2c8>)
 800621a:	2301      	movs	r3, #1
 800621c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006220:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1fb      	bne.n	8006220 <ai_platform_outputs_get+0x204>
 8006228:	4b2c      	ldr	r3, [pc, #176]	; (80062dc <ai_platform_outputs_get+0x2c0>)
 800622a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800622e:	4b2c      	ldr	r3, [pc, #176]	; (80062e0 <ai_platform_outputs_get+0x2c4>)
 8006230:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006234:	429a      	cmp	r2, r3
 8006236:	f43f af2c 	beq.w	8006092 <ai_platform_outputs_get+0x76>
 800623a:	e7fe      	b.n	800623a <ai_platform_outputs_get+0x21e>
 800623c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006240:	b14c      	cbz	r4, 8006256 <ai_platform_outputs_get+0x23a>
 8006242:	f8da 3014 	ldr.w	r3, [sl, #20]
 8006246:	6858      	ldr	r0, [r3, #4]
 8006248:	9b02      	ldr	r3, [sp, #8]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d0d2      	beq.n	80061f4 <ai_platform_outputs_get+0x1d8>
 800624e:	801c      	strh	r4, [r3, #0]
 8006250:	b005      	add	sp, #20
 8006252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006256:	2400      	movs	r4, #0
 8006258:	2218      	movs	r2, #24
 800625a:	2111      	movs	r1, #17
 800625c:	f109 0010 	add.w	r0, r9, #16
 8006260:	f001 fa04 	bl	800766c <core_set_error>
 8006264:	4620      	mov	r0, r4
 8006266:	e7ef      	b.n	8006248 <ai_platform_outputs_get+0x22c>
 8006268:	4a1e      	ldr	r2, [pc, #120]	; (80062e4 <ai_platform_outputs_get+0x2c8>)
 800626a:	2301      	movs	r3, #1
 800626c:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006270:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1fb      	bne.n	8006270 <ai_platform_outputs_get+0x254>
 8006278:	4918      	ldr	r1, [pc, #96]	; (80062dc <ai_platform_outputs_get+0x2c0>)
 800627a:	4b19      	ldr	r3, [pc, #100]	; (80062e0 <ai_platform_outputs_get+0x2c4>)
 800627c:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006280:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006284:	429a      	cmp	r2, r3
 8006286:	d0b2      	beq.n	80061ee <ai_platform_outputs_get+0x1d2>
 8006288:	e7fe      	b.n	8006288 <ai_platform_outputs_get+0x26c>
 800628a:	4a16      	ldr	r2, [pc, #88]	; (80062e4 <ai_platform_outputs_get+0x2c8>)
 800628c:	2301      	movs	r3, #1
 800628e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006292:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006296:	2b00      	cmp	r3, #0
 8006298:	d1fb      	bne.n	8006292 <ai_platform_outputs_get+0x276>
 800629a:	4b10      	ldr	r3, [pc, #64]	; (80062dc <ai_platform_outputs_get+0x2c0>)
 800629c:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80062a0:	4b0f      	ldr	r3, [pc, #60]	; (80062e0 <ai_platform_outputs_get+0x2c4>)
 80062a2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80062a6:	429a      	cmp	r2, r3
 80062a8:	f43f aef3 	beq.w	8006092 <ai_platform_outputs_get+0x76>
 80062ac:	e7fe      	b.n	80062ac <ai_platform_outputs_get+0x290>
 80062ae:	4a0a      	ldr	r2, [pc, #40]	; (80062d8 <ai_platform_outputs_get+0x2bc>)
 80062b0:	2301      	movs	r3, #1
 80062b2:	6093      	str	r3, [r2, #8]
 80062b4:	6893      	ldr	r3, [r2, #8]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d1fc      	bne.n	80062b4 <ai_platform_outputs_get+0x298>
 80062ba:	4b08      	ldr	r3, [pc, #32]	; (80062dc <ai_platform_outputs_get+0x2c0>)
 80062bc:	6013      	str	r3, [r2, #0]
 80062be:	4b08      	ldr	r3, [pc, #32]	; (80062e0 <ai_platform_outputs_get+0x2c4>)
 80062c0:	6812      	ldr	r2, [r2, #0]
 80062c2:	429a      	cmp	r2, r3
 80062c4:	f43f aee5 	beq.w	8006092 <ai_platform_outputs_get+0x76>
 80062c8:	e7fe      	b.n	80062c8 <ai_platform_outputs_get+0x2ac>
 80062ca:	bf00      	nop
 80062cc:	a1c00100 	.word	0xa1c00100
 80062d0:	e0042000 	.word	0xe0042000
 80062d4:	5c001000 	.word	0x5c001000
 80062d8:	40023000 	.word	0x40023000
 80062dc:	f407a5c2 	.word	0xf407a5c2
 80062e0:	b5e8b5cd 	.word	0xb5e8b5cd
 80062e4:	58024000 	.word	0x58024000
 80062e8:	4a0d      	ldr	r2, [pc, #52]	; (8006320 <ai_platform_outputs_get+0x304>)
 80062ea:	2301      	movs	r3, #1
 80062ec:	6093      	str	r3, [r2, #8]
 80062ee:	6893      	ldr	r3, [r2, #8]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d1fc      	bne.n	80062ee <ai_platform_outputs_get+0x2d2>
 80062f4:	490b      	ldr	r1, [pc, #44]	; (8006324 <ai_platform_outputs_get+0x308>)
 80062f6:	4b0c      	ldr	r3, [pc, #48]	; (8006328 <ai_platform_outputs_get+0x30c>)
 80062f8:	6011      	str	r1, [r2, #0]
 80062fa:	6812      	ldr	r2, [r2, #0]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	f43f af76 	beq.w	80061ee <ai_platform_outputs_get+0x1d2>
 8006302:	e7fe      	b.n	8006302 <ai_platform_outputs_get+0x2e6>
 8006304:	4a06      	ldr	r2, [pc, #24]	; (8006320 <ai_platform_outputs_get+0x304>)
 8006306:	2301      	movs	r3, #1
 8006308:	6093      	str	r3, [r2, #8]
 800630a:	6893      	ldr	r3, [r2, #8]
 800630c:	2b00      	cmp	r3, #0
 800630e:	d1fc      	bne.n	800630a <ai_platform_outputs_get+0x2ee>
 8006310:	4b04      	ldr	r3, [pc, #16]	; (8006324 <ai_platform_outputs_get+0x308>)
 8006312:	6013      	str	r3, [r2, #0]
 8006314:	4b04      	ldr	r3, [pc, #16]	; (8006328 <ai_platform_outputs_get+0x30c>)
 8006316:	6812      	ldr	r2, [r2, #0]
 8006318:	429a      	cmp	r2, r3
 800631a:	f43f aeba 	beq.w	8006092 <ai_platform_outputs_get+0x76>
 800631e:	e7fe      	b.n	800631e <ai_platform_outputs_get+0x302>
 8006320:	40023000 	.word	0x40023000
 8006324:	f407a5c2 	.word	0xf407a5c2
 8006328:	b5e8b5cd 	.word	0xb5e8b5cd

0800632c <ai_platform_network_create>:
 800632c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006330:	b083      	sub	sp, #12
 8006332:	4604      	mov	r4, r0
 8006334:	4615      	mov	r5, r2
 8006336:	461e      	mov	r6, r3
 8006338:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 800633c:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8006340:	f7ff fb00 	bl	8005944 <_ai_platform_acquire_crc>
 8006344:	2800      	cmp	r0, #0
 8006346:	f000 80bd 	beq.w	80064c4 <ai_platform_network_create+0x198>
 800634a:	4ba5      	ldr	r3, [pc, #660]	; (80065e0 <ai_platform_network_create+0x2b4>)
 800634c:	f46f 6c8a 	mvn.w	ip, #1104	; 0x450
 8006350:	4601      	mov	r1, r0
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006358:	eb03 020c 	add.w	r2, r3, ip
 800635c:	2a01      	cmp	r2, #1
 800635e:	f240 80a8 	bls.w	80064b2 <ai_platform_network_create+0x186>
 8006362:	f240 4249 	movw	r2, #1097	; 0x449
 8006366:	4293      	cmp	r3, r2
 8006368:	f000 80a3 	beq.w	80064b2 <ai_platform_network_create+0x186>
 800636c:	4a9d      	ldr	r2, [pc, #628]	; (80065e4 <ai_platform_network_create+0x2b8>)
 800636e:	6813      	ldr	r3, [r2, #0]
 8006370:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006374:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006378:	f000 80b9 	beq.w	80064ee <ai_platform_network_create+0x1c2>
 800637c:	6813      	ldr	r3, [r2, #0]
 800637e:	f240 4c83 	movw	ip, #1155	; 0x483
 8006382:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006386:	4563      	cmp	r3, ip
 8006388:	f000 80a1 	beq.w	80064ce <ai_platform_network_create+0x1a2>
 800638c:	6813      	ldr	r3, [r2, #0]
 800638e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006392:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006396:	f000 8153 	beq.w	8006640 <ai_platform_network_create+0x314>
 800639a:	6813      	ldr	r3, [r2, #0]
 800639c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	f040 808d 	bne.w	80064c0 <ai_platform_network_create+0x194>
 80063a6:	4a90      	ldr	r2, [pc, #576]	; (80065e8 <ai_platform_network_create+0x2bc>)
 80063a8:	2318      	movs	r3, #24
 80063aa:	6093      	str	r3, [r2, #8]
 80063ac:	6893      	ldr	r3, [r2, #8]
 80063ae:	2b18      	cmp	r3, #24
 80063b0:	f040 8086 	bne.w	80064c0 <ai_platform_network_create+0x194>
 80063b4:	2301      	movs	r3, #1
 80063b6:	6093      	str	r3, [r2, #8]
 80063b8:	6893      	ldr	r3, [r2, #8]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d1fc      	bne.n	80063b8 <ai_platform_network_create+0x8c>
 80063be:	4608      	mov	r0, r1
 80063c0:	f7ff fac2 	bl	8005948 <_ai_platform_release_crc>
 80063c4:	f7ff fabe 	bl	8005944 <_ai_platform_acquire_crc>
 80063c8:	4b85      	ldr	r3, [pc, #532]	; (80065e0 <ai_platform_network_create+0x2b4>)
 80063ca:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80063d4:	189a      	adds	r2, r3, r2
 80063d6:	2a01      	cmp	r2, #1
 80063d8:	f240 809f 	bls.w	800651a <ai_platform_network_create+0x1ee>
 80063dc:	f240 4249 	movw	r2, #1097	; 0x449
 80063e0:	4293      	cmp	r3, r2
 80063e2:	f000 809a 	beq.w	800651a <ai_platform_network_create+0x1ee>
 80063e6:	4a7f      	ldr	r2, [pc, #508]	; (80065e4 <ai_platform_network_create+0x2b8>)
 80063e8:	6813      	ldr	r3, [r2, #0]
 80063ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80063ee:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80063f2:	f000 80a0 	beq.w	8006536 <ai_platform_network_create+0x20a>
 80063f6:	6813      	ldr	r3, [r2, #0]
 80063f8:	f240 4183 	movw	r1, #1155	; 0x483
 80063fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006400:	428b      	cmp	r3, r1
 8006402:	f000 80bf 	beq.w	8006584 <ai_platform_network_create+0x258>
 8006406:	6813      	ldr	r3, [r2, #0]
 8006408:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800640c:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006410:	f000 8123 	beq.w	800665a <ai_platform_network_create+0x32e>
 8006414:	6813      	ldr	r3, [r2, #0]
 8006416:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 80c4 	beq.w	80065a8 <ai_platform_network_create+0x27c>
 8006420:	f7ff fa92 	bl	8005948 <_ai_platform_release_crc>
 8006424:	2c00      	cmp	r4, #0
 8006426:	f000 80aa 	beq.w	800657e <ai_platform_network_create+0x252>
 800642a:	4b70      	ldr	r3, [pc, #448]	; (80065ec <ai_platform_network_create+0x2c0>)
 800642c:	602b      	str	r3, [r5, #0]
 800642e:	6025      	str	r5, [r4, #0]
 8006430:	f001 f914 	bl	800765c <core_init>
 8006434:	2800      	cmp	r0, #0
 8006436:	f000 8090 	beq.w	800655a <ai_platform_network_create+0x22e>
 800643a:	f7ff fa83 	bl	8005944 <_ai_platform_acquire_crc>
 800643e:	4b68      	ldr	r3, [pc, #416]	; (80065e0 <ai_platform_network_create+0x2b4>)
 8006440:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800644a:	185a      	adds	r2, r3, r1
 800644c:	2a01      	cmp	r2, #1
 800644e:	f240 80b9 	bls.w	80065c4 <ai_platform_network_create+0x298>
 8006452:	f240 4249 	movw	r2, #1097	; 0x449
 8006456:	4293      	cmp	r3, r2
 8006458:	f000 80b4 	beq.w	80065c4 <ai_platform_network_create+0x298>
 800645c:	4a61      	ldr	r2, [pc, #388]	; (80065e4 <ai_platform_network_create+0x2b8>)
 800645e:	6813      	ldr	r3, [r2, #0]
 8006460:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006464:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006468:	f000 80c8 	beq.w	80065fc <ai_platform_network_create+0x2d0>
 800646c:	6813      	ldr	r3, [r2, #0]
 800646e:	f240 4183 	movw	r1, #1155	; 0x483
 8006472:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006476:	428b      	cmp	r3, r1
 8006478:	f000 8107 	beq.w	800668a <ai_platform_network_create+0x35e>
 800647c:	6813      	ldr	r3, [r2, #0]
 800647e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006482:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006486:	f000 8111 	beq.w	80066ac <ai_platform_network_create+0x380>
 800648a:	6813      	ldr	r3, [r2, #0]
 800648c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006490:	2b00      	cmp	r3, #0
 8006492:	f040 80c3 	bne.w	800661c <ai_platform_network_create+0x2f0>
 8006496:	4b54      	ldr	r3, [pc, #336]	; (80065e8 <ai_platform_network_create+0x2bc>)
 8006498:	2201      	movs	r2, #1
 800649a:	609a      	str	r2, [r3, #8]
 800649c:	689a      	ldr	r2, [r3, #8]
 800649e:	2a00      	cmp	r2, #0
 80064a0:	d1fc      	bne.n	800649c <ai_platform_network_create+0x170>
 80064a2:	4a53      	ldr	r2, [pc, #332]	; (80065f0 <ai_platform_network_create+0x2c4>)
 80064a4:	601a      	str	r2, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	4b52      	ldr	r3, [pc, #328]	; (80065f4 <ai_platform_network_create+0x2c8>)
 80064aa:	429a      	cmp	r2, r3
 80064ac:	f000 80b6 	beq.w	800661c <ai_platform_network_create+0x2f0>
 80064b0:	e7fe      	b.n	80064b0 <ai_platform_network_create+0x184>
 80064b2:	4b4d      	ldr	r3, [pc, #308]	; (80065e8 <ai_platform_network_create+0x2bc>)
 80064b4:	2218      	movs	r2, #24
 80064b6:	609a      	str	r2, [r3, #8]
 80064b8:	689a      	ldr	r2, [r3, #8]
 80064ba:	2a18      	cmp	r2, #24
 80064bc:	d027      	beq.n	800650e <ai_platform_network_create+0x1e2>
 80064be:	4608      	mov	r0, r1
 80064c0:	f7ff fa42 	bl	8005948 <_ai_platform_release_crc>
 80064c4:	f244 1033 	movw	r0, #16691	; 0x4133
 80064c8:	b003      	add	sp, #12
 80064ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064ce:	4a4a      	ldr	r2, [pc, #296]	; (80065f8 <ai_platform_network_create+0x2cc>)
 80064d0:	2318      	movs	r3, #24
 80064d2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80064d6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80064da:	2b18      	cmp	r3, #24
 80064dc:	d1f0      	bne.n	80064c0 <ai_platform_network_create+0x194>
 80064de:	2301      	movs	r3, #1
 80064e0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80064e4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d1fb      	bne.n	80064e4 <ai_platform_network_create+0x1b8>
 80064ec:	e767      	b.n	80063be <ai_platform_network_create+0x92>
 80064ee:	4a42      	ldr	r2, [pc, #264]	; (80065f8 <ai_platform_network_create+0x2cc>)
 80064f0:	2318      	movs	r3, #24
 80064f2:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80064f6:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80064fa:	2b18      	cmp	r3, #24
 80064fc:	d1e0      	bne.n	80064c0 <ai_platform_network_create+0x194>
 80064fe:	2301      	movs	r3, #1
 8006500:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006504:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006508:	2b00      	cmp	r3, #0
 800650a:	d1fb      	bne.n	8006504 <ai_platform_network_create+0x1d8>
 800650c:	e757      	b.n	80063be <ai_platform_network_create+0x92>
 800650e:	2201      	movs	r2, #1
 8006510:	609a      	str	r2, [r3, #8]
 8006512:	689a      	ldr	r2, [r3, #8]
 8006514:	2a00      	cmp	r2, #0
 8006516:	d1fc      	bne.n	8006512 <ai_platform_network_create+0x1e6>
 8006518:	e751      	b.n	80063be <ai_platform_network_create+0x92>
 800651a:	4a33      	ldr	r2, [pc, #204]	; (80065e8 <ai_platform_network_create+0x2bc>)
 800651c:	2301      	movs	r3, #1
 800651e:	6093      	str	r3, [r2, #8]
 8006520:	6891      	ldr	r1, [r2, #8]
 8006522:	2900      	cmp	r1, #0
 8006524:	d1fc      	bne.n	8006520 <ai_platform_network_create+0x1f4>
 8006526:	4b32      	ldr	r3, [pc, #200]	; (80065f0 <ai_platform_network_create+0x2c4>)
 8006528:	6013      	str	r3, [r2, #0]
 800652a:	4b32      	ldr	r3, [pc, #200]	; (80065f4 <ai_platform_network_create+0x2c8>)
 800652c:	6812      	ldr	r2, [r2, #0]
 800652e:	429a      	cmp	r2, r3
 8006530:	f43f af76 	beq.w	8006420 <ai_platform_network_create+0xf4>
 8006534:	e7fe      	b.n	8006534 <ai_platform_network_create+0x208>
 8006536:	4a30      	ldr	r2, [pc, #192]	; (80065f8 <ai_platform_network_create+0x2cc>)
 8006538:	2301      	movs	r3, #1
 800653a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800653e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006542:	2b00      	cmp	r3, #0
 8006544:	d1fb      	bne.n	800653e <ai_platform_network_create+0x212>
 8006546:	4b2a      	ldr	r3, [pc, #168]	; (80065f0 <ai_platform_network_create+0x2c4>)
 8006548:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800654c:	4b29      	ldr	r3, [pc, #164]	; (80065f4 <ai_platform_network_create+0x2c8>)
 800654e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006552:	429a      	cmp	r2, r3
 8006554:	f43f af64 	beq.w	8006420 <ai_platform_network_create+0xf4>
 8006558:	e7fe      	b.n	8006558 <ai_platform_network_create+0x22c>
 800655a:	f04f 0930 	mov.w	r9, #48	; 0x30
 800655e:	2300      	movs	r3, #0
 8006560:	6023      	str	r3, [r4, #0]
 8006562:	2410      	movs	r4, #16
 8006564:	4642      	mov	r2, r8
 8006566:	4639      	mov	r1, r7
 8006568:	4630      	mov	r0, r6
 800656a:	f002 fd8d 	bl	8009088 <ai_version_get>
 800656e:	4603      	mov	r3, r0
 8006570:	2000      	movs	r0, #0
 8006572:	64ab      	str	r3, [r5, #72]	; 0x48
 8006574:	f369 0007 	bfi	r0, r9, #0, #8
 8006578:	f364 201f 	bfi	r0, r4, #8, #24
 800657c:	e7a4      	b.n	80064c8 <ai_platform_network_create+0x19c>
 800657e:	f241 0010 	movw	r0, #4112	; 0x1010
 8006582:	e7a1      	b.n	80064c8 <ai_platform_network_create+0x19c>
 8006584:	4a1c      	ldr	r2, [pc, #112]	; (80065f8 <ai_platform_network_create+0x2cc>)
 8006586:	2301      	movs	r3, #1
 8006588:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800658c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006590:	2b00      	cmp	r3, #0
 8006592:	d1fb      	bne.n	800658c <ai_platform_network_create+0x260>
 8006594:	4b16      	ldr	r3, [pc, #88]	; (80065f0 <ai_platform_network_create+0x2c4>)
 8006596:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800659a:	4b16      	ldr	r3, [pc, #88]	; (80065f4 <ai_platform_network_create+0x2c8>)
 800659c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80065a0:	429a      	cmp	r2, r3
 80065a2:	f43f af3d 	beq.w	8006420 <ai_platform_network_create+0xf4>
 80065a6:	e7fe      	b.n	80065a6 <ai_platform_network_create+0x27a>
 80065a8:	4a0f      	ldr	r2, [pc, #60]	; (80065e8 <ai_platform_network_create+0x2bc>)
 80065aa:	2301      	movs	r3, #1
 80065ac:	6093      	str	r3, [r2, #8]
 80065ae:	6893      	ldr	r3, [r2, #8]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d1fc      	bne.n	80065ae <ai_platform_network_create+0x282>
 80065b4:	4b0e      	ldr	r3, [pc, #56]	; (80065f0 <ai_platform_network_create+0x2c4>)
 80065b6:	6013      	str	r3, [r2, #0]
 80065b8:	4b0e      	ldr	r3, [pc, #56]	; (80065f4 <ai_platform_network_create+0x2c8>)
 80065ba:	6812      	ldr	r2, [r2, #0]
 80065bc:	429a      	cmp	r2, r3
 80065be:	f43f af2f 	beq.w	8006420 <ai_platform_network_create+0xf4>
 80065c2:	e7fe      	b.n	80065c2 <ai_platform_network_create+0x296>
 80065c4:	4a08      	ldr	r2, [pc, #32]	; (80065e8 <ai_platform_network_create+0x2bc>)
 80065c6:	2301      	movs	r3, #1
 80065c8:	6093      	str	r3, [r2, #8]
 80065ca:	6893      	ldr	r3, [r2, #8]
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d1fc      	bne.n	80065ca <ai_platform_network_create+0x29e>
 80065d0:	4b07      	ldr	r3, [pc, #28]	; (80065f0 <ai_platform_network_create+0x2c4>)
 80065d2:	6013      	str	r3, [r2, #0]
 80065d4:	4b07      	ldr	r3, [pc, #28]	; (80065f4 <ai_platform_network_create+0x2c8>)
 80065d6:	6812      	ldr	r2, [r2, #0]
 80065d8:	429a      	cmp	r2, r3
 80065da:	d01f      	beq.n	800661c <ai_platform_network_create+0x2f0>
 80065dc:	e7fe      	b.n	80065dc <ai_platform_network_create+0x2b0>
 80065de:	bf00      	nop
 80065e0:	e0042000 	.word	0xe0042000
 80065e4:	5c001000 	.word	0x5c001000
 80065e8:	40023000 	.word	0x40023000
 80065ec:	a1c00100 	.word	0xa1c00100
 80065f0:	f407a5c2 	.word	0xf407a5c2
 80065f4:	b5e8b5cd 	.word	0xb5e8b5cd
 80065f8:	58024000 	.word	0x58024000
 80065fc:	4a33      	ldr	r2, [pc, #204]	; (80066cc <ai_platform_network_create+0x3a0>)
 80065fe:	2301      	movs	r3, #1
 8006600:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006604:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006608:	2b00      	cmp	r3, #0
 800660a:	d1fb      	bne.n	8006604 <ai_platform_network_create+0x2d8>
 800660c:	4b30      	ldr	r3, [pc, #192]	; (80066d0 <ai_platform_network_create+0x3a4>)
 800660e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006612:	4b30      	ldr	r3, [pc, #192]	; (80066d4 <ai_platform_network_create+0x3a8>)
 8006614:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006618:	429a      	cmp	r2, r3
 800661a:	d12c      	bne.n	8006676 <ai_platform_network_create+0x34a>
 800661c:	f7ff f994 	bl	8005948 <_ai_platform_release_crc>
 8006620:	2200      	movs	r2, #0
 8006622:	4639      	mov	r1, r7
 8006624:	4630      	mov	r0, r6
 8006626:	f002 fd2f 	bl	8009088 <ai_version_get>
 800662a:	4681      	mov	r9, r0
 800662c:	2200      	movs	r2, #0
 800662e:	2105      	movs	r1, #5
 8006630:	2001      	movs	r0, #1
 8006632:	f002 fd29 	bl	8009088 <ai_version_get>
 8006636:	4581      	cmp	r9, r0
 8006638:	d01e      	beq.n	8006678 <ai_platform_network_create+0x34c>
 800663a:	f04f 0901 	mov.w	r9, #1
 800663e:	e78e      	b.n	800655e <ai_platform_network_create+0x232>
 8006640:	4b25      	ldr	r3, [pc, #148]	; (80066d8 <ai_platform_network_create+0x3ac>)
 8006642:	2218      	movs	r2, #24
 8006644:	609a      	str	r2, [r3, #8]
 8006646:	689a      	ldr	r2, [r3, #8]
 8006648:	2a18      	cmp	r2, #24
 800664a:	f47f af39 	bne.w	80064c0 <ai_platform_network_create+0x194>
 800664e:	2201      	movs	r2, #1
 8006650:	609a      	str	r2, [r3, #8]
 8006652:	689a      	ldr	r2, [r3, #8]
 8006654:	2a00      	cmp	r2, #0
 8006656:	d1fc      	bne.n	8006652 <ai_platform_network_create+0x326>
 8006658:	e6b1      	b.n	80063be <ai_platform_network_create+0x92>
 800665a:	4a1f      	ldr	r2, [pc, #124]	; (80066d8 <ai_platform_network_create+0x3ac>)
 800665c:	2301      	movs	r3, #1
 800665e:	6093      	str	r3, [r2, #8]
 8006660:	6893      	ldr	r3, [r2, #8]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1fc      	bne.n	8006660 <ai_platform_network_create+0x334>
 8006666:	4b1a      	ldr	r3, [pc, #104]	; (80066d0 <ai_platform_network_create+0x3a4>)
 8006668:	6013      	str	r3, [r2, #0]
 800666a:	4b1a      	ldr	r3, [pc, #104]	; (80066d4 <ai_platform_network_create+0x3a8>)
 800666c:	6812      	ldr	r2, [r2, #0]
 800666e:	429a      	cmp	r2, r3
 8006670:	f43f aed6 	beq.w	8006420 <ai_platform_network_create+0xf4>
 8006674:	e7fe      	b.n	8006674 <ai_platform_network_create+0x348>
 8006676:	e7fe      	b.n	8006676 <ai_platform_network_create+0x34a>
 8006678:	4b18      	ldr	r3, [pc, #96]	; (80066dc <ai_platform_network_create+0x3b0>)
 800667a:	a801      	add	r0, sp, #4
 800667c:	9301      	str	r3, [sp, #4]
 800667e:	f001 f80f 	bl	80076a0 <ai_check_custom_types>
 8006682:	b300      	cbz	r0, 80066c6 <ai_platform_network_create+0x39a>
 8006684:	2400      	movs	r4, #0
 8006686:	46a1      	mov	r9, r4
 8006688:	e76c      	b.n	8006564 <ai_platform_network_create+0x238>
 800668a:	4b10      	ldr	r3, [pc, #64]	; (80066cc <ai_platform_network_create+0x3a0>)
 800668c:	2201      	movs	r2, #1
 800668e:	f8c3 2c08 	str.w	r2, [r3, #3080]	; 0xc08
 8006692:	f8d3 2c08 	ldr.w	r2, [r3, #3080]	; 0xc08
 8006696:	2a00      	cmp	r2, #0
 8006698:	d1fb      	bne.n	8006692 <ai_platform_network_create+0x366>
 800669a:	4a0d      	ldr	r2, [pc, #52]	; (80066d0 <ai_platform_network_create+0x3a4>)
 800669c:	f8c3 2c00 	str.w	r2, [r3, #3072]	; 0xc00
 80066a0:	f8d3 2c00 	ldr.w	r2, [r3, #3072]	; 0xc00
 80066a4:	4b0b      	ldr	r3, [pc, #44]	; (80066d4 <ai_platform_network_create+0x3a8>)
 80066a6:	429a      	cmp	r2, r3
 80066a8:	d0b8      	beq.n	800661c <ai_platform_network_create+0x2f0>
 80066aa:	e7fe      	b.n	80066aa <ai_platform_network_create+0x37e>
 80066ac:	4b0a      	ldr	r3, [pc, #40]	; (80066d8 <ai_platform_network_create+0x3ac>)
 80066ae:	2201      	movs	r2, #1
 80066b0:	609a      	str	r2, [r3, #8]
 80066b2:	689a      	ldr	r2, [r3, #8]
 80066b4:	2a00      	cmp	r2, #0
 80066b6:	d1fc      	bne.n	80066b2 <ai_platform_network_create+0x386>
 80066b8:	4a05      	ldr	r2, [pc, #20]	; (80066d0 <ai_platform_network_create+0x3a4>)
 80066ba:	601a      	str	r2, [r3, #0]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	4b05      	ldr	r3, [pc, #20]	; (80066d4 <ai_platform_network_create+0x3a8>)
 80066c0:	429a      	cmp	r2, r3
 80066c2:	d0ab      	beq.n	800661c <ai_platform_network_create+0x2f0>
 80066c4:	e7fe      	b.n	80066c4 <ai_platform_network_create+0x398>
 80066c6:	f04f 0902 	mov.w	r9, #2
 80066ca:	e748      	b.n	800655e <ai_platform_network_create+0x232>
 80066cc:	58024000 	.word	0x58024000
 80066d0:	f407a5c2 	.word	0xf407a5c2
 80066d4:	b5e8b5cd 	.word	0xb5e8b5cd
 80066d8:	40023000 	.word	0x40023000
 80066dc:	84048403 	.word	0x84048403

080066e0 <ai_platform_network_init>:
 80066e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066e4:	2800      	cmp	r0, #0
 80066e6:	d052      	beq.n	800678e <ai_platform_network_init+0xae>
 80066e8:	4bab      	ldr	r3, [pc, #684]	; (8006998 <ai_platform_network_init+0x2b8>)
 80066ea:	4604      	mov	r4, r0
 80066ec:	6802      	ldr	r2, [r0, #0]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d14d      	bne.n	800678e <ai_platform_network_init+0xae>
 80066f2:	460d      	mov	r5, r1
 80066f4:	f7ff f926 	bl	8005944 <_ai_platform_acquire_crc>
 80066f8:	4ba8      	ldr	r3, [pc, #672]	; (800699c <ai_platform_network_init+0x2bc>)
 80066fa:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006704:	189a      	adds	r2, r3, r2
 8006706:	2a01      	cmp	r2, #1
 8006708:	f240 809b 	bls.w	8006842 <ai_platform_network_init+0x162>
 800670c:	f240 4249 	movw	r2, #1097	; 0x449
 8006710:	4293      	cmp	r3, r2
 8006712:	f000 8096 	beq.w	8006842 <ai_platform_network_init+0x162>
 8006716:	4aa2      	ldr	r2, [pc, #648]	; (80069a0 <ai_platform_network_init+0x2c0>)
 8006718:	6813      	ldr	r3, [r2, #0]
 800671a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800671e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006722:	f000 809d 	beq.w	8006860 <ai_platform_network_init+0x180>
 8006726:	6813      	ldr	r3, [r2, #0]
 8006728:	f240 4183 	movw	r1, #1155	; 0x483
 800672c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006730:	428b      	cmp	r3, r1
 8006732:	f000 80e4 	beq.w	80068fe <ai_platform_network_init+0x21e>
 8006736:	6813      	ldr	r3, [r2, #0]
 8006738:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800673c:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006740:	f000 811b 	beq.w	800697a <ai_platform_network_init+0x29a>
 8006744:	6813      	ldr	r3, [r2, #0]
 8006746:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800674a:	2b00      	cmp	r3, #0
 800674c:	f000 80f9 	beq.w	8006942 <ai_platform_network_init+0x262>
 8006750:	f7ff f8fa 	bl	8005948 <_ai_platform_release_crc>
 8006754:	2d00      	cmp	r5, #0
 8006756:	f000 8147 	beq.w	80069e8 <ai_platform_network_init+0x308>
 800675a:	4b92      	ldr	r3, [pc, #584]	; (80069a4 <ai_platform_network_init+0x2c4>)
 800675c:	682a      	ldr	r2, [r5, #0]
 800675e:	429a      	cmp	r2, r3
 8006760:	f040 8090 	bne.w	8006884 <ai_platform_network_init+0x1a4>
 8006764:	692b      	ldr	r3, [r5, #16]
 8006766:	89ae      	ldrh	r6, [r5, #12]
 8006768:	f8b5 c00e 	ldrh.w	ip, [r5, #14]
 800676c:	e9d5 1201 	ldrd	r1, r2, [r5, #4]
 8006770:	62a3      	str	r3, [r4, #40]	; 0x28
 8006772:	e9c4 1207 	strd	r1, r2, [r4, #28]
 8006776:	2303      	movs	r3, #3
 8006778:	84a6      	strh	r6, [r4, #36]	; 0x24
 800677a:	4626      	mov	r6, r4
 800677c:	4620      	mov	r0, r4
 800677e:	f8a4 c026 	strh.w	ip, [r4, #38]	; 0x26
 8006782:	60e3      	str	r3, [r4, #12]
 8006784:	f000 ffb4 	bl	80076f0 <ai_layers_init_all>
 8006788:	4630      	mov	r0, r6
 800678a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800678e:	f7ff f8d9 	bl	8005944 <_ai_platform_acquire_crc>
 8006792:	4b82      	ldr	r3, [pc, #520]	; (800699c <ai_platform_network_init+0x2bc>)
 8006794:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800679e:	185a      	adds	r2, r3, r1
 80067a0:	2a01      	cmp	r2, #1
 80067a2:	d92b      	bls.n	80067fc <ai_platform_network_init+0x11c>
 80067a4:	f240 4249 	movw	r2, #1097	; 0x449
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d027      	beq.n	80067fc <ai_platform_network_init+0x11c>
 80067ac:	4a7c      	ldr	r2, [pc, #496]	; (80069a0 <ai_platform_network_init+0x2c0>)
 80067ae:	6813      	ldr	r3, [r2, #0]
 80067b0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80067b4:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 80067b8:	d02d      	beq.n	8006816 <ai_platform_network_init+0x136>
 80067ba:	6813      	ldr	r3, [r2, #0]
 80067bc:	f240 4183 	movw	r1, #1155	; 0x483
 80067c0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80067c4:	428b      	cmp	r3, r1
 80067c6:	f000 8089 	beq.w	80068dc <ai_platform_network_init+0x1fc>
 80067ca:	6813      	ldr	r3, [r2, #0]
 80067cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80067d0:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80067d4:	f000 80c3 	beq.w	800695e <ai_platform_network_init+0x27e>
 80067d8:	6813      	ldr	r3, [r2, #0]
 80067da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d129      	bne.n	8006836 <ai_platform_network_init+0x156>
 80067e2:	4a71      	ldr	r2, [pc, #452]	; (80069a8 <ai_platform_network_init+0x2c8>)
 80067e4:	2301      	movs	r3, #1
 80067e6:	6093      	str	r3, [r2, #8]
 80067e8:	6893      	ldr	r3, [r2, #8]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d1fc      	bne.n	80067e8 <ai_platform_network_init+0x108>
 80067ee:	496f      	ldr	r1, [pc, #444]	; (80069ac <ai_platform_network_init+0x2cc>)
 80067f0:	4b6f      	ldr	r3, [pc, #444]	; (80069b0 <ai_platform_network_init+0x2d0>)
 80067f2:	6011      	str	r1, [r2, #0]
 80067f4:	6812      	ldr	r2, [r2, #0]
 80067f6:	429a      	cmp	r2, r3
 80067f8:	d01d      	beq.n	8006836 <ai_platform_network_init+0x156>
 80067fa:	e7fe      	b.n	80067fa <ai_platform_network_init+0x11a>
 80067fc:	4a6a      	ldr	r2, [pc, #424]	; (80069a8 <ai_platform_network_init+0x2c8>)
 80067fe:	2301      	movs	r3, #1
 8006800:	6093      	str	r3, [r2, #8]
 8006802:	6893      	ldr	r3, [r2, #8]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d1fc      	bne.n	8006802 <ai_platform_network_init+0x122>
 8006808:	4968      	ldr	r1, [pc, #416]	; (80069ac <ai_platform_network_init+0x2cc>)
 800680a:	4b69      	ldr	r3, [pc, #420]	; (80069b0 <ai_platform_network_init+0x2d0>)
 800680c:	6011      	str	r1, [r2, #0]
 800680e:	6812      	ldr	r2, [r2, #0]
 8006810:	429a      	cmp	r2, r3
 8006812:	d010      	beq.n	8006836 <ai_platform_network_init+0x156>
 8006814:	e7fe      	b.n	8006814 <ai_platform_network_init+0x134>
 8006816:	4a67      	ldr	r2, [pc, #412]	; (80069b4 <ai_platform_network_init+0x2d4>)
 8006818:	2301      	movs	r3, #1
 800681a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 800681e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006822:	2b00      	cmp	r3, #0
 8006824:	d1fb      	bne.n	800681e <ai_platform_network_init+0x13e>
 8006826:	4961      	ldr	r1, [pc, #388]	; (80069ac <ai_platform_network_init+0x2cc>)
 8006828:	4b61      	ldr	r3, [pc, #388]	; (80069b0 <ai_platform_network_init+0x2d0>)
 800682a:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 800682e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006832:	429a      	cmp	r2, r3
 8006834:	d113      	bne.n	800685e <ai_platform_network_init+0x17e>
 8006836:	2600      	movs	r6, #0
 8006838:	f7ff f886 	bl	8005948 <_ai_platform_release_crc>
 800683c:	4630      	mov	r0, r6
 800683e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006842:	4a59      	ldr	r2, [pc, #356]	; (80069a8 <ai_platform_network_init+0x2c8>)
 8006844:	2301      	movs	r3, #1
 8006846:	6093      	str	r3, [r2, #8]
 8006848:	6893      	ldr	r3, [r2, #8]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d1fc      	bne.n	8006848 <ai_platform_network_init+0x168>
 800684e:	4b57      	ldr	r3, [pc, #348]	; (80069ac <ai_platform_network_init+0x2cc>)
 8006850:	6013      	str	r3, [r2, #0]
 8006852:	4b57      	ldr	r3, [pc, #348]	; (80069b0 <ai_platform_network_init+0x2d0>)
 8006854:	6812      	ldr	r2, [r2, #0]
 8006856:	429a      	cmp	r2, r3
 8006858:	f43f af7a 	beq.w	8006750 <ai_platform_network_init+0x70>
 800685c:	e7fe      	b.n	800685c <ai_platform_network_init+0x17c>
 800685e:	e7fe      	b.n	800685e <ai_platform_network_init+0x17e>
 8006860:	4a54      	ldr	r2, [pc, #336]	; (80069b4 <ai_platform_network_init+0x2d4>)
 8006862:	2301      	movs	r3, #1
 8006864:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006868:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800686c:	2b00      	cmp	r3, #0
 800686e:	d1fb      	bne.n	8006868 <ai_platform_network_init+0x188>
 8006870:	4b4e      	ldr	r3, [pc, #312]	; (80069ac <ai_platform_network_init+0x2cc>)
 8006872:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006876:	4b4e      	ldr	r3, [pc, #312]	; (80069b0 <ai_platform_network_init+0x2d0>)
 8006878:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800687c:	429a      	cmp	r2, r3
 800687e:	f43f af67 	beq.w	8006750 <ai_platform_network_init+0x70>
 8006882:	e7fe      	b.n	8006882 <ai_platform_network_init+0x1a2>
 8006884:	2101      	movs	r1, #1
 8006886:	4628      	mov	r0, r5
 8006888:	f105 081c 	add.w	r8, r5, #28
 800688c:	686e      	ldr	r6, [r5, #4]
 800688e:	f7fe ff79 	bl	8005784 <ai_buffer_get_size>
 8006892:	4607      	mov	r7, r0
 8006894:	2101      	movs	r1, #1
 8006896:	4640      	mov	r0, r8
 8006898:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800689c:	f7fe ff72 	bl	8005784 <ai_buffer_get_size>
 80068a0:	2f00      	cmp	r7, #0
 80068a2:	d13e      	bne.n	8006922 <ai_platform_network_init+0x242>
 80068a4:	2800      	cmp	r0, #0
 80068a6:	f000 808e 	beq.w	80069c6 <ai_platform_network_init+0x2e6>
 80068aa:	f1b9 0f00 	cmp.w	r9, #0
 80068ae:	f000 8094 	beq.w	80069da <ai_platform_network_init+0x2fa>
 80068b2:	f04f 0c01 	mov.w	ip, #1
 80068b6:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80068b8:	2600      	movs	r6, #0
 80068ba:	83e7      	strh	r7, [r4, #30]
 80068bc:	4563      	cmp	r3, ip
 80068be:	83a6      	strh	r6, [r4, #28]
 80068c0:	d37a      	bcc.n	80069b8 <ai_platform_network_init+0x2d8>
 80068c2:	f1bc 0f00 	cmp.w	ip, #0
 80068c6:	f000 809c 	beq.w	8006a02 <ai_platform_network_init+0x322>
 80068ca:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 80068cc:	e8b8 000f 	ldmia.w	r8!, {r0, r1, r2, r3}
 80068d0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80068d2:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 80068d6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80068da:	e74c      	b.n	8006776 <ai_platform_network_init+0x96>
 80068dc:	4a35      	ldr	r2, [pc, #212]	; (80069b4 <ai_platform_network_init+0x2d4>)
 80068de:	2301      	movs	r3, #1
 80068e0:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80068e4:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d1fb      	bne.n	80068e4 <ai_platform_network_init+0x204>
 80068ec:	492f      	ldr	r1, [pc, #188]	; (80069ac <ai_platform_network_init+0x2cc>)
 80068ee:	4b30      	ldr	r3, [pc, #192]	; (80069b0 <ai_platform_network_init+0x2d0>)
 80068f0:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80068f4:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d09c      	beq.n	8006836 <ai_platform_network_init+0x156>
 80068fc:	e7fe      	b.n	80068fc <ai_platform_network_init+0x21c>
 80068fe:	4a2d      	ldr	r2, [pc, #180]	; (80069b4 <ai_platform_network_init+0x2d4>)
 8006900:	2301      	movs	r3, #1
 8006902:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006906:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1fb      	bne.n	8006906 <ai_platform_network_init+0x226>
 800690e:	4b27      	ldr	r3, [pc, #156]	; (80069ac <ai_platform_network_init+0x2cc>)
 8006910:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006914:	4b26      	ldr	r3, [pc, #152]	; (80069b0 <ai_platform_network_init+0x2d0>)
 8006916:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 800691a:	429a      	cmp	r2, r3
 800691c:	f43f af18 	beq.w	8006750 <ai_platform_network_init+0x70>
 8006920:	e7fe      	b.n	8006920 <ai_platform_network_init+0x240>
 8006922:	2800      	cmp	r0, #0
 8006924:	d153      	bne.n	80069ce <ai_platform_network_init+0x2ee>
 8006926:	4680      	mov	r8, r0
 8006928:	4684      	mov	ip, r0
 800692a:	2e00      	cmp	r6, #0
 800692c:	d063      	beq.n	80069f6 <ai_platform_network_init+0x316>
 800692e:	8be6      	ldrh	r6, [r4, #30]
 8006930:	2e00      	cmp	r6, #0
 8006932:	d168      	bne.n	8006a06 <ai_platform_network_init+0x326>
 8006934:	2212      	movs	r2, #18
 8006936:	2116      	movs	r1, #22
 8006938:	f104 0010 	add.w	r0, r4, #16
 800693c:	f000 fe96 	bl	800766c <core_set_error>
 8006940:	e77c      	b.n	800683c <ai_platform_network_init+0x15c>
 8006942:	4a19      	ldr	r2, [pc, #100]	; (80069a8 <ai_platform_network_init+0x2c8>)
 8006944:	2301      	movs	r3, #1
 8006946:	6093      	str	r3, [r2, #8]
 8006948:	6893      	ldr	r3, [r2, #8]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d1fc      	bne.n	8006948 <ai_platform_network_init+0x268>
 800694e:	4b17      	ldr	r3, [pc, #92]	; (80069ac <ai_platform_network_init+0x2cc>)
 8006950:	6013      	str	r3, [r2, #0]
 8006952:	4b17      	ldr	r3, [pc, #92]	; (80069b0 <ai_platform_network_init+0x2d0>)
 8006954:	6812      	ldr	r2, [r2, #0]
 8006956:	429a      	cmp	r2, r3
 8006958:	f43f aefa 	beq.w	8006750 <ai_platform_network_init+0x70>
 800695c:	e7fe      	b.n	800695c <ai_platform_network_init+0x27c>
 800695e:	4a12      	ldr	r2, [pc, #72]	; (80069a8 <ai_platform_network_init+0x2c8>)
 8006960:	2301      	movs	r3, #1
 8006962:	6093      	str	r3, [r2, #8]
 8006964:	6893      	ldr	r3, [r2, #8]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d1fc      	bne.n	8006964 <ai_platform_network_init+0x284>
 800696a:	4910      	ldr	r1, [pc, #64]	; (80069ac <ai_platform_network_init+0x2cc>)
 800696c:	4b10      	ldr	r3, [pc, #64]	; (80069b0 <ai_platform_network_init+0x2d0>)
 800696e:	6011      	str	r1, [r2, #0]
 8006970:	6812      	ldr	r2, [r2, #0]
 8006972:	429a      	cmp	r2, r3
 8006974:	f43f af5f 	beq.w	8006836 <ai_platform_network_init+0x156>
 8006978:	e7fe      	b.n	8006978 <ai_platform_network_init+0x298>
 800697a:	4a0b      	ldr	r2, [pc, #44]	; (80069a8 <ai_platform_network_init+0x2c8>)
 800697c:	2301      	movs	r3, #1
 800697e:	6093      	str	r3, [r2, #8]
 8006980:	6893      	ldr	r3, [r2, #8]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d1fc      	bne.n	8006980 <ai_platform_network_init+0x2a0>
 8006986:	4b09      	ldr	r3, [pc, #36]	; (80069ac <ai_platform_network_init+0x2cc>)
 8006988:	6013      	str	r3, [r2, #0]
 800698a:	4b09      	ldr	r3, [pc, #36]	; (80069b0 <ai_platform_network_init+0x2d0>)
 800698c:	6812      	ldr	r2, [r2, #0]
 800698e:	429a      	cmp	r2, r3
 8006990:	f43f aede 	beq.w	8006750 <ai_platform_network_init+0x70>
 8006994:	e7fe      	b.n	8006994 <ai_platform_network_init+0x2b4>
 8006996:	bf00      	nop
 8006998:	a1c00100 	.word	0xa1c00100
 800699c:	e0042000 	.word	0xe0042000
 80069a0:	5c001000 	.word	0x5c001000
 80069a4:	a1facade 	.word	0xa1facade
 80069a8:	40023000 	.word	0x40023000
 80069ac:	f407a5c2 	.word	0xf407a5c2
 80069b0:	b5e8b5cd 	.word	0xb5e8b5cd
 80069b4:	58024000 	.word	0x58024000
 80069b8:	2213      	movs	r2, #19
 80069ba:	2116      	movs	r1, #22
 80069bc:	f104 0010 	add.w	r0, r4, #16
 80069c0:	f000 fe54 	bl	800766c <core_set_error>
 80069c4:	e73a      	b.n	800683c <ai_platform_network_init+0x15c>
 80069c6:	4607      	mov	r7, r0
 80069c8:	4680      	mov	r8, r0
 80069ca:	4684      	mov	ip, r0
 80069cc:	e773      	b.n	80068b6 <ai_platform_network_init+0x1d6>
 80069ce:	f1b9 0f00 	cmp.w	r9, #0
 80069d2:	d002      	beq.n	80069da <ai_platform_network_init+0x2fa>
 80069d4:	f04f 0c01 	mov.w	ip, #1
 80069d8:	e7a7      	b.n	800692a <ai_platform_network_init+0x24a>
 80069da:	2110      	movs	r1, #16
 80069dc:	2213      	movs	r2, #19
 80069de:	2600      	movs	r6, #0
 80069e0:	1860      	adds	r0, r4, r1
 80069e2:	f000 fe43 	bl	800766c <core_set_error>
 80069e6:	e729      	b.n	800683c <ai_platform_network_init+0x15c>
 80069e8:	2110      	movs	r1, #16
 80069ea:	2211      	movs	r2, #17
 80069ec:	462e      	mov	r6, r5
 80069ee:	1860      	adds	r0, r4, r1
 80069f0:	f000 fe3c 	bl	800766c <core_set_error>
 80069f4:	e722      	b.n	800683c <ai_platform_network_init+0x15c>
 80069f6:	2110      	movs	r1, #16
 80069f8:	2212      	movs	r2, #18
 80069fa:	1860      	adds	r0, r4, r1
 80069fc:	f000 fe36 	bl	800766c <core_set_error>
 8006a00:	e71c      	b.n	800683c <ai_platform_network_init+0x15c>
 8006a02:	4666      	mov	r6, ip
 8006a04:	e6b7      	b.n	8006776 <ai_platform_network_init+0x96>
 8006a06:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006a08:	6a26      	ldr	r6, [r4, #32]
 8006a0a:	2701      	movs	r7, #1
 8006a0c:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8006a0e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8006a12:	e886 0007 	stmia.w	r6, {r0, r1, r2}
 8006a16:	e74e      	b.n	80068b6 <ai_platform_network_init+0x1d6>

08006a18 <ai_platform_network_post_init>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	2800      	cmp	r0, #0
 8006a1c:	d04e      	beq.n	8006abc <ai_platform_network_post_init+0xa4>
 8006a1e:	4b8c      	ldr	r3, [pc, #560]	; (8006c50 <ai_platform_network_post_init+0x238>)
 8006a20:	4604      	mov	r4, r0
 8006a22:	6802      	ldr	r2, [r0, #0]
 8006a24:	429a      	cmp	r2, r3
 8006a26:	d149      	bne.n	8006abc <ai_platform_network_post_init+0xa4>
 8006a28:	f7fe ff8c 	bl	8005944 <_ai_platform_acquire_crc>
 8006a2c:	4b89      	ldr	r3, [pc, #548]	; (8006c54 <ai_platform_network_post_init+0x23c>)
 8006a2e:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a38:	189a      	adds	r2, r3, r2
 8006a3a:	2a01      	cmp	r2, #1
 8006a3c:	f240 8095 	bls.w	8006b6a <ai_platform_network_post_init+0x152>
 8006a40:	f240 4249 	movw	r2, #1097	; 0x449
 8006a44:	4293      	cmp	r3, r2
 8006a46:	f000 8090 	beq.w	8006b6a <ai_platform_network_post_init+0x152>
 8006a4a:	4a83      	ldr	r2, [pc, #524]	; (8006c58 <ai_platform_network_post_init+0x240>)
 8006a4c:	6813      	ldr	r3, [r2, #0]
 8006a4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a52:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006a56:	f000 8096 	beq.w	8006b86 <ai_platform_network_post_init+0x16e>
 8006a5a:	6813      	ldr	r3, [r2, #0]
 8006a5c:	f240 4183 	movw	r1, #1155	; 0x483
 8006a60:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a64:	428b      	cmp	r3, r1
 8006a66:	f000 80b8 	beq.w	8006bda <ai_platform_network_post_init+0x1c2>
 8006a6a:	6813      	ldr	r3, [r2, #0]
 8006a6c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a70:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006a74:	f000 80de 	beq.w	8006c34 <ai_platform_network_post_init+0x21c>
 8006a78:	6813      	ldr	r3, [r2, #0]
 8006a7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	f000 80bd 	beq.w	8006bfe <ai_platform_network_post_init+0x1e6>
 8006a84:	f7fe ff60 	bl	8005948 <_ai_platform_release_crc>
 8006a88:	68e3      	ldr	r3, [r4, #12]
 8006a8a:	f013 0502 	ands.w	r5, r3, #2
 8006a8e:	f000 808c 	beq.w	8006baa <ai_platform_network_post_init+0x192>
 8006a92:	4620      	mov	r0, r4
 8006a94:	f000 fe3a 	bl	800770c <ai_layers_post_init_all>
 8006a98:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8006a9a:	b16b      	cbz	r3, 8006ab8 <ai_platform_network_post_init+0xa0>
 8006a9c:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8006a9e:	e007      	b.n	8006ab0 <ai_platform_network_post_init+0x98>
 8006aa0:	e9d4 320f 	ldrd	r3, r2, [r4, #60]	; 0x3c
 8006aa4:	4798      	blx	r3
 8006aa6:	692b      	ldr	r3, [r5, #16]
 8006aa8:	b133      	cbz	r3, 8006ab8 <ai_platform_network_post_init+0xa0>
 8006aaa:	42ab      	cmp	r3, r5
 8006aac:	461d      	mov	r5, r3
 8006aae:	d003      	beq.n	8006ab8 <ai_platform_network_post_init+0xa0>
 8006ab0:	4629      	mov	r1, r5
 8006ab2:	2000      	movs	r0, #0
 8006ab4:	2d00      	cmp	r5, #0
 8006ab6:	d1f3      	bne.n	8006aa0 <ai_platform_network_post_init+0x88>
 8006ab8:	2001      	movs	r0, #1
 8006aba:	bd38      	pop	{r3, r4, r5, pc}
 8006abc:	f7fe ff42 	bl	8005944 <_ai_platform_acquire_crc>
 8006ac0:	4b64      	ldr	r3, [pc, #400]	; (8006c54 <ai_platform_network_post_init+0x23c>)
 8006ac2:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006acc:	185a      	adds	r2, r3, r1
 8006ace:	2a01      	cmp	r2, #1
 8006ad0:	d92a      	bls.n	8006b28 <ai_platform_network_post_init+0x110>
 8006ad2:	f240 4249 	movw	r2, #1097	; 0x449
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d026      	beq.n	8006b28 <ai_platform_network_post_init+0x110>
 8006ada:	4a5f      	ldr	r2, [pc, #380]	; (8006c58 <ai_platform_network_post_init+0x240>)
 8006adc:	6813      	ldr	r3, [r2, #0]
 8006ade:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006ae2:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006ae6:	d02c      	beq.n	8006b42 <ai_platform_network_post_init+0x12a>
 8006ae8:	6813      	ldr	r3, [r2, #0]
 8006aea:	f240 4183 	movw	r1, #1155	; 0x483
 8006aee:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006af2:	428b      	cmp	r3, r1
 8006af4:	d060      	beq.n	8006bb8 <ai_platform_network_post_init+0x1a0>
 8006af6:	6813      	ldr	r3, [r2, #0]
 8006af8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006afc:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006b00:	f000 808b 	beq.w	8006c1a <ai_platform_network_post_init+0x202>
 8006b04:	6813      	ldr	r3, [r2, #0]
 8006b06:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d129      	bne.n	8006b62 <ai_platform_network_post_init+0x14a>
 8006b0e:	4a53      	ldr	r2, [pc, #332]	; (8006c5c <ai_platform_network_post_init+0x244>)
 8006b10:	2301      	movs	r3, #1
 8006b12:	6093      	str	r3, [r2, #8]
 8006b14:	6893      	ldr	r3, [r2, #8]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d1fc      	bne.n	8006b14 <ai_platform_network_post_init+0xfc>
 8006b1a:	4951      	ldr	r1, [pc, #324]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006b1c:	4b51      	ldr	r3, [pc, #324]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006b1e:	6011      	str	r1, [r2, #0]
 8006b20:	6812      	ldr	r2, [r2, #0]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d01d      	beq.n	8006b62 <ai_platform_network_post_init+0x14a>
 8006b26:	e7fe      	b.n	8006b26 <ai_platform_network_post_init+0x10e>
 8006b28:	4a4c      	ldr	r2, [pc, #304]	; (8006c5c <ai_platform_network_post_init+0x244>)
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	6093      	str	r3, [r2, #8]
 8006b2e:	6893      	ldr	r3, [r2, #8]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d1fc      	bne.n	8006b2e <ai_platform_network_post_init+0x116>
 8006b34:	494a      	ldr	r1, [pc, #296]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006b36:	4b4b      	ldr	r3, [pc, #300]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006b38:	6011      	str	r1, [r2, #0]
 8006b3a:	6812      	ldr	r2, [r2, #0]
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d010      	beq.n	8006b62 <ai_platform_network_post_init+0x14a>
 8006b40:	e7fe      	b.n	8006b40 <ai_platform_network_post_init+0x128>
 8006b42:	4a49      	ldr	r2, [pc, #292]	; (8006c68 <ai_platform_network_post_init+0x250>)
 8006b44:	2301      	movs	r3, #1
 8006b46:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006b4a:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d1fb      	bne.n	8006b4a <ai_platform_network_post_init+0x132>
 8006b52:	4943      	ldr	r1, [pc, #268]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006b54:	4b43      	ldr	r3, [pc, #268]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006b56:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006b5a:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d110      	bne.n	8006b84 <ai_platform_network_post_init+0x16c>
 8006b62:	f7fe fef1 	bl	8005948 <_ai_platform_release_crc>
 8006b66:	2000      	movs	r0, #0
 8006b68:	bd38      	pop	{r3, r4, r5, pc}
 8006b6a:	4a3c      	ldr	r2, [pc, #240]	; (8006c5c <ai_platform_network_post_init+0x244>)
 8006b6c:	2301      	movs	r3, #1
 8006b6e:	6093      	str	r3, [r2, #8]
 8006b70:	6893      	ldr	r3, [r2, #8]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d1fc      	bne.n	8006b70 <ai_platform_network_post_init+0x158>
 8006b76:	493a      	ldr	r1, [pc, #232]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006b78:	4b3a      	ldr	r3, [pc, #232]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006b7a:	6011      	str	r1, [r2, #0]
 8006b7c:	6812      	ldr	r2, [r2, #0]
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d080      	beq.n	8006a84 <ai_platform_network_post_init+0x6c>
 8006b82:	e7fe      	b.n	8006b82 <ai_platform_network_post_init+0x16a>
 8006b84:	e7fe      	b.n	8006b84 <ai_platform_network_post_init+0x16c>
 8006b86:	4a38      	ldr	r2, [pc, #224]	; (8006c68 <ai_platform_network_post_init+0x250>)
 8006b88:	2301      	movs	r3, #1
 8006b8a:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006b8e:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d1fb      	bne.n	8006b8e <ai_platform_network_post_init+0x176>
 8006b96:	4932      	ldr	r1, [pc, #200]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006b98:	4b32      	ldr	r3, [pc, #200]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006b9a:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006b9e:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006ba2:	429a      	cmp	r2, r3
 8006ba4:	f43f af6e 	beq.w	8006a84 <ai_platform_network_post_init+0x6c>
 8006ba8:	e7fe      	b.n	8006ba8 <ai_platform_network_post_init+0x190>
 8006baa:	2210      	movs	r2, #16
 8006bac:	2111      	movs	r1, #17
 8006bae:	18a0      	adds	r0, r4, r2
 8006bb0:	f000 fd5c 	bl	800766c <core_set_error>
 8006bb4:	4628      	mov	r0, r5
 8006bb6:	bd38      	pop	{r3, r4, r5, pc}
 8006bb8:	4a2b      	ldr	r2, [pc, #172]	; (8006c68 <ai_platform_network_post_init+0x250>)
 8006bba:	2301      	movs	r3, #1
 8006bbc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006bc0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d1fb      	bne.n	8006bc0 <ai_platform_network_post_init+0x1a8>
 8006bc8:	4925      	ldr	r1, [pc, #148]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006bca:	4b26      	ldr	r3, [pc, #152]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006bcc:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006bd0:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d0c4      	beq.n	8006b62 <ai_platform_network_post_init+0x14a>
 8006bd8:	e7fe      	b.n	8006bd8 <ai_platform_network_post_init+0x1c0>
 8006bda:	4a23      	ldr	r2, [pc, #140]	; (8006c68 <ai_platform_network_post_init+0x250>)
 8006bdc:	2301      	movs	r3, #1
 8006bde:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006be2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1fb      	bne.n	8006be2 <ai_platform_network_post_init+0x1ca>
 8006bea:	491d      	ldr	r1, [pc, #116]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006bec:	4b1d      	ldr	r3, [pc, #116]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006bee:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 8006bf2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006bf6:	429a      	cmp	r2, r3
 8006bf8:	f43f af44 	beq.w	8006a84 <ai_platform_network_post_init+0x6c>
 8006bfc:	e7fe      	b.n	8006bfc <ai_platform_network_post_init+0x1e4>
 8006bfe:	4a17      	ldr	r2, [pc, #92]	; (8006c5c <ai_platform_network_post_init+0x244>)
 8006c00:	2301      	movs	r3, #1
 8006c02:	6093      	str	r3, [r2, #8]
 8006c04:	6893      	ldr	r3, [r2, #8]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d1fc      	bne.n	8006c04 <ai_platform_network_post_init+0x1ec>
 8006c0a:	4915      	ldr	r1, [pc, #84]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006c0c:	4b15      	ldr	r3, [pc, #84]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006c0e:	6011      	str	r1, [r2, #0]
 8006c10:	6812      	ldr	r2, [r2, #0]
 8006c12:	429a      	cmp	r2, r3
 8006c14:	f43f af36 	beq.w	8006a84 <ai_platform_network_post_init+0x6c>
 8006c18:	e7fe      	b.n	8006c18 <ai_platform_network_post_init+0x200>
 8006c1a:	4a10      	ldr	r2, [pc, #64]	; (8006c5c <ai_platform_network_post_init+0x244>)
 8006c1c:	2301      	movs	r3, #1
 8006c1e:	6093      	str	r3, [r2, #8]
 8006c20:	6893      	ldr	r3, [r2, #8]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1fc      	bne.n	8006c20 <ai_platform_network_post_init+0x208>
 8006c26:	490e      	ldr	r1, [pc, #56]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006c28:	4b0e      	ldr	r3, [pc, #56]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006c2a:	6011      	str	r1, [r2, #0]
 8006c2c:	6812      	ldr	r2, [r2, #0]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d097      	beq.n	8006b62 <ai_platform_network_post_init+0x14a>
 8006c32:	e7fe      	b.n	8006c32 <ai_platform_network_post_init+0x21a>
 8006c34:	4a09      	ldr	r2, [pc, #36]	; (8006c5c <ai_platform_network_post_init+0x244>)
 8006c36:	2301      	movs	r3, #1
 8006c38:	6093      	str	r3, [r2, #8]
 8006c3a:	6893      	ldr	r3, [r2, #8]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1fc      	bne.n	8006c3a <ai_platform_network_post_init+0x222>
 8006c40:	4907      	ldr	r1, [pc, #28]	; (8006c60 <ai_platform_network_post_init+0x248>)
 8006c42:	4b08      	ldr	r3, [pc, #32]	; (8006c64 <ai_platform_network_post_init+0x24c>)
 8006c44:	6011      	str	r1, [r2, #0]
 8006c46:	6812      	ldr	r2, [r2, #0]
 8006c48:	429a      	cmp	r2, r3
 8006c4a:	f43f af1b 	beq.w	8006a84 <ai_platform_network_post_init+0x6c>
 8006c4e:	e7fe      	b.n	8006c4e <ai_platform_network_post_init+0x236>
 8006c50:	a1c00100 	.word	0xa1c00100
 8006c54:	e0042000 	.word	0xe0042000
 8006c58:	5c001000 	.word	0x5c001000
 8006c5c:	40023000 	.word	0x40023000
 8006c60:	f407a5c2 	.word	0xf407a5c2
 8006c64:	b5e8b5cd 	.word	0xb5e8b5cd
 8006c68:	58024000 	.word	0x58024000

08006c6c <ai_platform_network_process>:
 8006c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c70:	b085      	sub	sp, #20
 8006c72:	460e      	mov	r6, r1
 8006c74:	4605      	mov	r5, r0
 8006c76:	9201      	str	r2, [sp, #4]
 8006c78:	b120      	cbz	r0, 8006c84 <ai_platform_network_process+0x18>
 8006c7a:	4b24      	ldr	r3, [pc, #144]	; (8006d0c <ai_platform_network_process+0xa0>)
 8006c7c:	6802      	ldr	r2, [r0, #0]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	bf18      	it	ne
 8006c82:	2500      	movne	r5, #0
 8006c84:	f7fe fe5e 	bl	8005944 <_ai_platform_acquire_crc>
 8006c88:	4b21      	ldr	r3, [pc, #132]	; (8006d10 <ai_platform_network_process+0xa4>)
 8006c8a:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006c94:	185a      	adds	r2, r3, r1
 8006c96:	2a01      	cmp	r2, #1
 8006c98:	d92b      	bls.n	8006cf2 <ai_platform_network_process+0x86>
 8006c9a:	f240 4249 	movw	r2, #1097	; 0x449
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d027      	beq.n	8006cf2 <ai_platform_network_process+0x86>
 8006ca2:	4a1c      	ldr	r2, [pc, #112]	; (8006d14 <ai_platform_network_process+0xa8>)
 8006ca4:	6813      	ldr	r3, [r2, #0]
 8006ca6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006caa:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8006cae:	d039      	beq.n	8006d24 <ai_platform_network_process+0xb8>
 8006cb0:	6813      	ldr	r3, [r2, #0]
 8006cb2:	f240 4183 	movw	r1, #1155	; 0x483
 8006cb6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006cba:	428b      	cmp	r3, r1
 8006cbc:	f000 819c 	beq.w	8006ff8 <ai_platform_network_process+0x38c>
 8006cc0:	6813      	ldr	r3, [r2, #0]
 8006cc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006cc6:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8006cca:	f000 8179 	beq.w	8006fc0 <ai_platform_network_process+0x354>
 8006cce:	6813      	ldr	r3, [r2, #0]
 8006cd0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d136      	bne.n	8006d46 <ai_platform_network_process+0xda>
 8006cd8:	4a0f      	ldr	r2, [pc, #60]	; (8006d18 <ai_platform_network_process+0xac>)
 8006cda:	2301      	movs	r3, #1
 8006cdc:	6093      	str	r3, [r2, #8]
 8006cde:	6893      	ldr	r3, [r2, #8]
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d1fc      	bne.n	8006cde <ai_platform_network_process+0x72>
 8006ce4:	4b0d      	ldr	r3, [pc, #52]	; (8006d1c <ai_platform_network_process+0xb0>)
 8006ce6:	6013      	str	r3, [r2, #0]
 8006ce8:	4b0d      	ldr	r3, [pc, #52]	; (8006d20 <ai_platform_network_process+0xb4>)
 8006cea:	6812      	ldr	r2, [r2, #0]
 8006cec:	429a      	cmp	r2, r3
 8006cee:	d02a      	beq.n	8006d46 <ai_platform_network_process+0xda>
 8006cf0:	e7fe      	b.n	8006cf0 <ai_platform_network_process+0x84>
 8006cf2:	4a09      	ldr	r2, [pc, #36]	; (8006d18 <ai_platform_network_process+0xac>)
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	6093      	str	r3, [r2, #8]
 8006cf8:	6893      	ldr	r3, [r2, #8]
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d1fc      	bne.n	8006cf8 <ai_platform_network_process+0x8c>
 8006cfe:	4b07      	ldr	r3, [pc, #28]	; (8006d1c <ai_platform_network_process+0xb0>)
 8006d00:	6013      	str	r3, [r2, #0]
 8006d02:	4b07      	ldr	r3, [pc, #28]	; (8006d20 <ai_platform_network_process+0xb4>)
 8006d04:	6812      	ldr	r2, [r2, #0]
 8006d06:	429a      	cmp	r2, r3
 8006d08:	d01d      	beq.n	8006d46 <ai_platform_network_process+0xda>
 8006d0a:	e7fe      	b.n	8006d0a <ai_platform_network_process+0x9e>
 8006d0c:	a1c00100 	.word	0xa1c00100
 8006d10:	e0042000 	.word	0xe0042000
 8006d14:	5c001000 	.word	0x5c001000
 8006d18:	40023000 	.word	0x40023000
 8006d1c:	f407a5c2 	.word	0xf407a5c2
 8006d20:	b5e8b5cd 	.word	0xb5e8b5cd
 8006d24:	4ab0      	ldr	r2, [pc, #704]	; (8006fe8 <ai_platform_network_process+0x37c>)
 8006d26:	2301      	movs	r3, #1
 8006d28:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8006d2c:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d1fb      	bne.n	8006d2c <ai_platform_network_process+0xc0>
 8006d34:	4bad      	ldr	r3, [pc, #692]	; (8006fec <ai_platform_network_process+0x380>)
 8006d36:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8006d3a:	4bad      	ldr	r3, [pc, #692]	; (8006ff0 <ai_platform_network_process+0x384>)
 8006d3c:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8006d40:	429a      	cmp	r2, r3
 8006d42:	f040 812b 	bne.w	8006f9c <ai_platform_network_process+0x330>
 8006d46:	f7fe fdff 	bl	8005948 <_ai_platform_release_crc>
 8006d4a:	2d00      	cmp	r5, #0
 8006d4c:	f000 8172 	beq.w	8007034 <ai_platform_network_process+0x3c8>
 8006d50:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	f000 8123 	beq.w	8006f9e <ai_platform_network_process+0x332>
 8006d58:	68eb      	ldr	r3, [r5, #12]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 8006d60:	f003 0303 	and.w	r3, r3, #3
 8006d64:	616a      	str	r2, [r5, #20]
 8006d66:	2b03      	cmp	r3, #3
 8006d68:	f040 811f 	bne.w	8006faa <ai_platform_network_process+0x33e>
 8006d6c:	2e00      	cmp	r6, #0
 8006d6e:	f000 8156 	beq.w	800701e <ai_platform_network_process+0x3b2>
 8006d72:	fab8 f788 	clz	r7, r8
 8006d76:	097f      	lsrs	r7, r7, #5
 8006d78:	f1b8 0f00 	cmp.w	r8, #0
 8006d7c:	f000 814f 	beq.w	800701e <ai_platform_network_process+0x3b2>
 8006d80:	f8b8 3000 	ldrh.w	r3, [r8]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f000 814a 	beq.w	800701e <ai_platform_network_process+0x3b2>
 8006d8a:	69b3      	ldr	r3, [r6, #24]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	e9cd 3502 	strd	r3, r5, [sp, #8]
 8006d92:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d072      	beq.n	8006e80 <ai_platform_network_process+0x214>
 8006d9a:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8006d9e:	2c00      	cmp	r4, #0
 8006da0:	d06e      	beq.n	8006e80 <ai_platform_network_process+0x214>
 8006da2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006da6:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8006daa:	f8d3 a000 	ldr.w	sl, [r3]
 8006dae:	eb1a 1907 	adds.w	r9, sl, r7, lsl #4
 8006db2:	f000 8133 	beq.w	800701c <ai_platform_network_process+0x3b0>
 8006db6:	69a3      	ldr	r3, [r4, #24]
 8006db8:	2101      	movs	r1, #1
 8006dba:	4630      	mov	r0, r6
 8006dbc:	685d      	ldr	r5, [r3, #4]
 8006dbe:	f7fe fce1 	bl	8005784 <ai_buffer_get_size>
 8006dc2:	4285      	cmp	r5, r0
 8006dc4:	f0c0 8138 	bcc.w	8007038 <ai_platform_network_process+0x3cc>
 8006dc8:	68e0      	ldr	r0, [r4, #12]
 8006dca:	69b1      	ldr	r1, [r6, #24]
 8006dcc:	68c2      	ldr	r2, [r0, #12]
 8006dce:	68cb      	ldr	r3, [r1, #12]
 8006dd0:	429a      	cmp	r2, r3
 8006dd2:	f040 8131 	bne.w	8007038 <ai_platform_network_process+0x3cc>
 8006dd6:	6882      	ldr	r2, [r0, #8]
 8006dd8:	688b      	ldr	r3, [r1, #8]
 8006dda:	429a      	cmp	r2, r3
 8006ddc:	f040 812c 	bne.w	8007038 <ai_platform_network_process+0x3cc>
 8006de0:	6842      	ldr	r2, [r0, #4]
 8006de2:	684b      	ldr	r3, [r1, #4]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	f040 8127 	bne.w	8007038 <ai_platform_network_process+0x3cc>
 8006dea:	69a3      	ldr	r3, [r4, #24]
 8006dec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006df0:	f7fe fcb8 	bl	8005764 <ai_array_get_data_byte_size>
 8006df4:	4605      	mov	r5, r0
 8006df6:	4620      	mov	r0, r4
 8006df8:	f002 f94c 	bl	8009094 <get_tensor_byte_size>
 8006dfc:	4285      	cmp	r5, r0
 8006dfe:	f0c0 811b 	bcc.w	8007038 <ai_platform_network_process+0x3cc>
 8006e02:	69a3      	ldr	r3, [r4, #24]
 8006e04:	6818      	ldr	r0, [r3, #0]
 8006e06:	f7fe fc19 	bl	800563c <ai_array_to_buffer_fmt>
 8006e0a:	6833      	ldr	r3, [r6, #0]
 8006e0c:	4058      	eors	r0, r3
 8006e0e:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8006e12:	f040 81c8 	bne.w	80071a6 <ai_platform_network_process+0x53a>
 8006e16:	6873      	ldr	r3, [r6, #4]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	f000 81bb 	beq.w	8007194 <ai_platform_network_process+0x528>
 8006e1e:	69b3      	ldr	r3, [r6, #24]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	f000 81c8 	beq.w	80071b8 <ai_platform_network_process+0x54c>
 8006e28:	9a02      	ldr	r2, [sp, #8]
 8006e2a:	4620      	mov	r0, r4
 8006e2c:	3701      	adds	r7, #1
 8006e2e:	361c      	adds	r6, #28
 8006e30:	429a      	cmp	r2, r3
 8006e32:	bf38      	it	cc
 8006e34:	461a      	movcc	r2, r3
 8006e36:	9202      	str	r2, [sp, #8]
 8006e38:	f002 f92c 	bl	8009094 <get_tensor_byte_size>
 8006e3c:	f8c9 0008 	str.w	r0, [r9, #8]
 8006e40:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	fb00 f303 	mul.w	r3, r0, r3
 8006e4a:	f8c9 300c 	str.w	r3, [r9, #12]
 8006e4e:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8006e52:	440b      	add	r3, r1
 8006e54:	f8c9 1004 	str.w	r1, [r9, #4]
 8006e58:	f84a 300b 	str.w	r3, [sl, fp]
 8006e5c:	69a0      	ldr	r0, [r4, #24]
 8006e5e:	6803      	ldr	r3, [r0, #0]
 8006e60:	009a      	lsls	r2, r3, #2
 8006e62:	f100 80bb 	bmi.w	8006fdc <ai_platform_network_process+0x370>
 8006e66:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8006e6a:	1a9b      	subs	r3, r3, r2
 8006e6c:	4419      	add	r1, r3
 8006e6e:	6081      	str	r1, [r0, #8]
 8006e70:	69a3      	ldr	r3, [r4, #24]
 8006e72:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8006e76:	60da      	str	r2, [r3, #12]
 8006e78:	f8b8 3000 	ldrh.w	r3, [r8]
 8006e7c:	42bb      	cmp	r3, r7
 8006e7e:	d888      	bhi.n	8006d92 <ai_platform_network_process+0x126>
 8006e80:	9d03      	ldr	r5, [sp, #12]
 8006e82:	9b01      	ldr	r3, [sp, #4]
 8006e84:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	f000 819f 	beq.w	80071ca <ai_platform_network_process+0x55e>
 8006e8c:	2a01      	cmp	r2, #1
 8006e8e:	f240 8179 	bls.w	8007184 <ai_platform_network_process+0x518>
 8006e92:	f8d5 9030 	ldr.w	r9, [r5, #48]	; 0x30
 8006e96:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	f000 8172 	beq.w	8007184 <ai_platform_network_process+0x518>
 8006ea0:	9e01      	ldr	r6, [sp, #4]
 8006ea2:	2700      	movs	r7, #0
 8006ea4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f000 80d3 	beq.w	8007054 <ai_platform_network_process+0x3e8>
 8006eae:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
 8006eb2:	2c00      	cmp	r4, #0
 8006eb4:	f000 80ce 	beq.w	8007054 <ai_platform_network_process+0x3e8>
 8006eb8:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8006ebc:	ea4f 1b07 	mov.w	fp, r7, lsl #4
 8006ec0:	f8d3 8000 	ldr.w	r8, [r3]
 8006ec4:	eb18 1a07 	adds.w	sl, r8, r7, lsl #4
 8006ec8:	f000 819d 	beq.w	8007206 <ai_platform_network_process+0x59a>
 8006ecc:	69a3      	ldr	r3, [r4, #24]
 8006ece:	2101      	movs	r1, #1
 8006ed0:	4630      	mov	r0, r6
 8006ed2:	685b      	ldr	r3, [r3, #4]
 8006ed4:	9301      	str	r3, [sp, #4]
 8006ed6:	f7fe fc55 	bl	8005784 <ai_buffer_get_size>
 8006eda:	9b01      	ldr	r3, [sp, #4]
 8006edc:	4283      	cmp	r3, r0
 8006ede:	f0c0 8151 	bcc.w	8007184 <ai_platform_network_process+0x518>
 8006ee2:	68e0      	ldr	r0, [r4, #12]
 8006ee4:	69b1      	ldr	r1, [r6, #24]
 8006ee6:	68c2      	ldr	r2, [r0, #12]
 8006ee8:	68cb      	ldr	r3, [r1, #12]
 8006eea:	429a      	cmp	r2, r3
 8006eec:	f040 814a 	bne.w	8007184 <ai_platform_network_process+0x518>
 8006ef0:	6882      	ldr	r2, [r0, #8]
 8006ef2:	688b      	ldr	r3, [r1, #8]
 8006ef4:	429a      	cmp	r2, r3
 8006ef6:	f040 8145 	bne.w	8007184 <ai_platform_network_process+0x518>
 8006efa:	6842      	ldr	r2, [r0, #4]
 8006efc:	684b      	ldr	r3, [r1, #4]
 8006efe:	429a      	cmp	r2, r3
 8006f00:	f040 8140 	bne.w	8007184 <ai_platform_network_process+0x518>
 8006f04:	69a3      	ldr	r3, [r4, #24]
 8006f06:	e9d3 0100 	ldrd	r0, r1, [r3]
 8006f0a:	f7fe fc2b 	bl	8005764 <ai_array_get_data_byte_size>
 8006f0e:	9001      	str	r0, [sp, #4]
 8006f10:	4620      	mov	r0, r4
 8006f12:	f002 f8bf 	bl	8009094 <get_tensor_byte_size>
 8006f16:	9b01      	ldr	r3, [sp, #4]
 8006f18:	4283      	cmp	r3, r0
 8006f1a:	f0c0 8133 	bcc.w	8007184 <ai_platform_network_process+0x518>
 8006f1e:	69a3      	ldr	r3, [r4, #24]
 8006f20:	6818      	ldr	r0, [r3, #0]
 8006f22:	f7fe fb8b 	bl	800563c <ai_array_to_buffer_fmt>
 8006f26:	6833      	ldr	r3, [r6, #0]
 8006f28:	4058      	eors	r0, r3
 8006f2a:	f030 407e 	bics.w	r0, r0, #4261412864	; 0xfe000000
 8006f2e:	f040 815a 	bne.w	80071e6 <ai_platform_network_process+0x57a>
 8006f32:	6873      	ldr	r3, [r6, #4]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	f000 814e 	beq.w	80071d6 <ai_platform_network_process+0x56a>
 8006f3a:	69b3      	ldr	r3, [r6, #24]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f000 8159 	beq.w	80071f6 <ai_platform_network_process+0x58a>
 8006f44:	9a02      	ldr	r2, [sp, #8]
 8006f46:	4620      	mov	r0, r4
 8006f48:	3701      	adds	r7, #1
 8006f4a:	361c      	adds	r6, #28
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	bf38      	it	cc
 8006f50:	461a      	movcc	r2, r3
 8006f52:	9202      	str	r2, [sp, #8]
 8006f54:	f002 f89e 	bl	8009094 <get_tensor_byte_size>
 8006f58:	f8ca 0008 	str.w	r0, [sl, #8]
 8006f5c:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	fb00 f303 	mul.w	r3, r0, r3
 8006f66:	f8ca 300c 	str.w	r3, [sl, #12]
 8006f6a:	f856 1c18 	ldr.w	r1, [r6, #-24]
 8006f6e:	440b      	add	r3, r1
 8006f70:	f8ca 1004 	str.w	r1, [sl, #4]
 8006f74:	f848 300b 	str.w	r3, [r8, fp]
 8006f78:	69a0      	ldr	r0, [r4, #24]
 8006f7a:	6803      	ldr	r3, [r0, #0]
 8006f7c:	009b      	lsls	r3, r3, #2
 8006f7e:	d464      	bmi.n	800704a <ai_platform_network_process+0x3de>
 8006f80:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 8006f84:	1a9b      	subs	r3, r3, r2
 8006f86:	4419      	add	r1, r3
 8006f88:	6081      	str	r1, [r0, #8]
 8006f8a:	69a3      	ldr	r3, [r4, #24]
 8006f8c:	f8da 2004 	ldr.w	r2, [sl, #4]
 8006f90:	60da      	str	r2, [r3, #12]
 8006f92:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 8006f96:	429f      	cmp	r7, r3
 8006f98:	d384      	bcc.n	8006ea4 <ai_platform_network_process+0x238>
 8006f9a:	e05b      	b.n	8007054 <ai_platform_network_process+0x3e8>
 8006f9c:	e7fe      	b.n	8006f9c <ai_platform_network_process+0x330>
 8006f9e:	68ea      	ldr	r2, [r5, #12]
 8006fa0:	616b      	str	r3, [r5, #20]
 8006fa2:	f002 0203 	and.w	r2, r2, #3
 8006fa6:	2a03      	cmp	r2, #3
 8006fa8:	d039      	beq.n	800701e <ai_platform_network_process+0x3b2>
 8006faa:	2230      	movs	r2, #48	; 0x30
 8006fac:	2111      	movs	r1, #17
 8006fae:	f105 0010 	add.w	r0, r5, #16
 8006fb2:	2400      	movs	r4, #0
 8006fb4:	f000 fb5a 	bl	800766c <core_set_error>
 8006fb8:	4620      	mov	r0, r4
 8006fba:	b005      	add	sp, #20
 8006fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fc0:	4a0c      	ldr	r2, [pc, #48]	; (8006ff4 <ai_platform_network_process+0x388>)
 8006fc2:	2301      	movs	r3, #1
 8006fc4:	6093      	str	r3, [r2, #8]
 8006fc6:	6893      	ldr	r3, [r2, #8]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d1fc      	bne.n	8006fc6 <ai_platform_network_process+0x35a>
 8006fcc:	4b07      	ldr	r3, [pc, #28]	; (8006fec <ai_platform_network_process+0x380>)
 8006fce:	6013      	str	r3, [r2, #0]
 8006fd0:	4b07      	ldr	r3, [pc, #28]	; (8006ff0 <ai_platform_network_process+0x384>)
 8006fd2:	6812      	ldr	r2, [r2, #0]
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	f43f aeb6 	beq.w	8006d46 <ai_platform_network_process+0xda>
 8006fda:	e7fe      	b.n	8006fda <ai_platform_network_process+0x36e>
 8006fdc:	f8b8 3000 	ldrh.w	r3, [r8]
 8006fe0:	429f      	cmp	r7, r3
 8006fe2:	f4ff aed6 	bcc.w	8006d92 <ai_platform_network_process+0x126>
 8006fe6:	e74b      	b.n	8006e80 <ai_platform_network_process+0x214>
 8006fe8:	58024000 	.word	0x58024000
 8006fec:	f407a5c2 	.word	0xf407a5c2
 8006ff0:	b5e8b5cd 	.word	0xb5e8b5cd
 8006ff4:	40023000 	.word	0x40023000
 8006ff8:	4a87      	ldr	r2, [pc, #540]	; (8007218 <ai_platform_network_process+0x5ac>)
 8006ffa:	2301      	movs	r3, #1
 8006ffc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007000:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007004:	2b00      	cmp	r3, #0
 8007006:	d1fb      	bne.n	8007000 <ai_platform_network_process+0x394>
 8007008:	4b84      	ldr	r3, [pc, #528]	; (800721c <ai_platform_network_process+0x5b0>)
 800700a:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 800700e:	4b84      	ldr	r3, [pc, #528]	; (8007220 <ai_platform_network_process+0x5b4>)
 8007010:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007014:	429a      	cmp	r2, r3
 8007016:	f43f ae96 	beq.w	8006d46 <ai_platform_network_process+0xda>
 800701a:	e7fe      	b.n	800701a <ai_platform_network_process+0x3ae>
 800701c:	9d03      	ldr	r5, [sp, #12]
 800701e:	2400      	movs	r4, #0
 8007020:	2217      	movs	r2, #23
 8007022:	2112      	movs	r1, #18
 8007024:	f105 0010 	add.w	r0, r5, #16
 8007028:	f000 fb20 	bl	800766c <core_set_error>
 800702c:	4620      	mov	r0, r4
 800702e:	b005      	add	sp, #20
 8007030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007034:	462c      	mov	r4, r5
 8007036:	e7bf      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 8007038:	9d03      	ldr	r5, [sp, #12]
 800703a:	2218      	movs	r2, #24
 800703c:	2112      	movs	r1, #18
 800703e:	2400      	movs	r4, #0
 8007040:	f105 0010 	add.w	r0, r5, #16
 8007044:	f000 fb12 	bl	800766c <core_set_error>
 8007048:	e7b6      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 800704a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800704e:	429f      	cmp	r7, r3
 8007050:	f4ff af28 	bcc.w	8006ea4 <ai_platform_network_process+0x238>
 8007054:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8007058:	8daa      	ldrh	r2, [r5, #44]	; 0x2c
 800705a:	82ab      	strh	r3, [r5, #20]
 800705c:	2a00      	cmp	r2, #0
 800705e:	f040 808b 	bne.w	8007178 <ai_platform_network_process+0x50c>
 8007062:	4616      	mov	r6, r2
 8007064:	4617      	mov	r7, r2
 8007066:	8aec      	ldrh	r4, [r5, #22]
 8007068:	429c      	cmp	r4, r3
 800706a:	d2a5      	bcs.n	8006fb8 <ai_platform_network_process+0x34c>
 800706c:	46ab      	mov	fp, r5
 800706e:	2e00      	cmp	r6, #0
 8007070:	d030      	beq.n	80070d4 <ai_platform_network_process+0x468>
 8007072:	f04f 0800 	mov.w	r8, #0
 8007076:	e014      	b.n	80070a2 <ai_platform_network_process+0x436>
 8007078:	6882      	ldr	r2, [r0, #8]
 800707a:	68c5      	ldr	r5, [r0, #12]
 800707c:	6863      	ldr	r3, [r4, #4]
 800707e:	1b52      	subs	r2, r2, r5
 8007080:	4413      	add	r3, r2
 8007082:	6083      	str	r3, [r0, #8]
 8007084:	698b      	ldr	r3, [r1, #24]
 8007086:	6862      	ldr	r2, [r4, #4]
 8007088:	60da      	str	r2, [r3, #12]
 800708a:	f859 200a 	ldr.w	r2, [r9, sl]
 800708e:	f108 0801 	add.w	r8, r8, #1
 8007092:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 8007096:	440b      	add	r3, r1
 8007098:	4293      	cmp	r3, r2
 800709a:	d301      	bcc.n	80070a0 <ai_platform_network_process+0x434>
 800709c:	68e3      	ldr	r3, [r4, #12]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	6063      	str	r3, [r4, #4]
 80070a2:	8833      	ldrh	r3, [r6, #0]
 80070a4:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 80070a8:	4543      	cmp	r3, r8
 80070aa:	d913      	bls.n	80070d4 <ai_platform_network_process+0x468>
 80070ac:	6873      	ldr	r3, [r6, #4]
 80070ae:	b18b      	cbz	r3, 80070d4 <ai_platform_network_process+0x468>
 80070b0:	f853 1028 	ldr.w	r1, [r3, r8, lsl #2]
 80070b4:	b171      	cbz	r1, 80070d4 <ai_platform_network_process+0x468>
 80070b6:	6988      	ldr	r0, [r1, #24]
 80070b8:	68b2      	ldr	r2, [r6, #8]
 80070ba:	6803      	ldr	r3, [r0, #0]
 80070bc:	f8d2 9000 	ldr.w	r9, [r2]
 80070c0:	009d      	lsls	r5, r3, #2
 80070c2:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 80070c6:	d5d7      	bpl.n	8007078 <ai_platform_network_process+0x40c>
 80070c8:	6881      	ldr	r1, [r0, #8]
 80070ca:	68a2      	ldr	r2, [r4, #8]
 80070cc:	6860      	ldr	r0, [r4, #4]
 80070ce:	f001 ff39 	bl	8008f44 <st_int8_copy>
 80070d2:	e7da      	b.n	800708a <ai_platform_network_process+0x41e>
 80070d4:	4658      	mov	r0, fp
 80070d6:	f000 fb2d 	bl	8007734 <ai_layers_forward_all>
 80070da:	2f00      	cmp	r7, #0
 80070dc:	d03d      	beq.n	800715a <ai_platform_network_process+0x4ee>
 80070de:	2400      	movs	r4, #0
 80070e0:	e016      	b.n	8007110 <ai_platform_network_process+0x4a4>
 80070e2:	e9d8 3201 	ldrd	r3, r2, [r8, #4]
 80070e6:	f859 100a 	ldr.w	r1, [r9, sl]
 80070ea:	4413      	add	r3, r2
 80070ec:	428b      	cmp	r3, r1
 80070ee:	d302      	bcc.n	80070f6 <ai_platform_network_process+0x48a>
 80070f0:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80070f4:	1acb      	subs	r3, r1, r3
 80070f6:	f8c8 3004 	str.w	r3, [r8, #4]
 80070fa:	6981      	ldr	r1, [r0, #24]
 80070fc:	e9d1 2502 	ldrd	r2, r5, [r1, #8]
 8007100:	1b52      	subs	r2, r2, r5
 8007102:	4413      	add	r3, r2
 8007104:	608b      	str	r3, [r1, #8]
 8007106:	6983      	ldr	r3, [r0, #24]
 8007108:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800710c:	60da      	str	r2, [r3, #12]
 800710e:	3401      	adds	r4, #1
 8007110:	883b      	ldrh	r3, [r7, #0]
 8007112:	42a3      	cmp	r3, r4
 8007114:	d921      	bls.n	800715a <ai_platform_network_process+0x4ee>
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	b1fb      	cbz	r3, 800715a <ai_platform_network_process+0x4ee>
 800711a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800711e:	b1e0      	cbz	r0, 800715a <ai_platform_network_process+0x4ee>
 8007120:	68ba      	ldr	r2, [r7, #8]
 8007122:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 8007126:	6983      	ldr	r3, [r0, #24]
 8007128:	f8d2 9000 	ldr.w	r9, [r2]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 8007132:	0092      	lsls	r2, r2, #2
 8007134:	d5d5      	bpl.n	80070e2 <ai_platform_network_process+0x476>
 8007136:	6898      	ldr	r0, [r3, #8]
 8007138:	e9d8 1201 	ldrd	r1, r2, [r8, #4]
 800713c:	f001 ff02 	bl	8008f44 <st_int8_copy>
 8007140:	f859 200a 	ldr.w	r2, [r9, sl]
 8007144:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 8007148:	440b      	add	r3, r1
 800714a:	4293      	cmp	r3, r2
 800714c:	d302      	bcc.n	8007154 <ai_platform_network_process+0x4e8>
 800714e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007152:	1ad3      	subs	r3, r2, r3
 8007154:	f8c8 3004 	str.w	r3, [r8, #4]
 8007158:	e7d9      	b.n	800710e <ai_platform_network_process+0x4a2>
 800715a:	f8bb 4016 	ldrh.w	r4, [fp, #22]
 800715e:	f8bb 3014 	ldrh.w	r3, [fp, #20]
 8007162:	3401      	adds	r4, #1
 8007164:	b2a4      	uxth	r4, r4
 8007166:	42a3      	cmp	r3, r4
 8007168:	f8ab 4016 	strh.w	r4, [fp, #22]
 800716c:	f63f af7f 	bhi.w	800706e <ai_platform_network_process+0x402>
 8007170:	4620      	mov	r0, r4
 8007172:	b005      	add	sp, #20
 8007174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007178:	2a01      	cmp	r2, #1
 800717a:	6b2e      	ldr	r6, [r5, #48]	; 0x30
 800717c:	d029      	beq.n	80071d2 <ai_platform_network_process+0x566>
 800717e:	f106 070c 	add.w	r7, r6, #12
 8007182:	e770      	b.n	8007066 <ai_platform_network_process+0x3fa>
 8007184:	2218      	movs	r2, #24
 8007186:	2113      	movs	r1, #19
 8007188:	f105 0010 	add.w	r0, r5, #16
 800718c:	2400      	movs	r4, #0
 800718e:	f000 fa6d 	bl	800766c <core_set_error>
 8007192:	e711      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 8007194:	9d03      	ldr	r5, [sp, #12]
 8007196:	4604      	mov	r4, r0
 8007198:	2217      	movs	r2, #23
 800719a:	2112      	movs	r1, #18
 800719c:	f105 0010 	add.w	r0, r5, #16
 80071a0:	f000 fa64 	bl	800766c <core_set_error>
 80071a4:	e708      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 80071a6:	9d03      	ldr	r5, [sp, #12]
 80071a8:	2219      	movs	r2, #25
 80071aa:	2112      	movs	r1, #18
 80071ac:	2400      	movs	r4, #0
 80071ae:	f105 0010 	add.w	r0, r5, #16
 80071b2:	f000 fa5b 	bl	800766c <core_set_error>
 80071b6:	e6ff      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 80071b8:	9d03      	ldr	r5, [sp, #12]
 80071ba:	4604      	mov	r4, r0
 80071bc:	2221      	movs	r2, #33	; 0x21
 80071be:	2112      	movs	r1, #18
 80071c0:	f105 0010 	add.w	r0, r5, #16
 80071c4:	f000 fa52 	bl	800766c <core_set_error>
 80071c8:	e6f6      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 80071ca:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 80071ce:	82ab      	strh	r3, [r5, #20]
 80071d0:	e744      	b.n	800705c <ai_platform_network_process+0x3f0>
 80071d2:	2700      	movs	r7, #0
 80071d4:	e747      	b.n	8007066 <ai_platform_network_process+0x3fa>
 80071d6:	4604      	mov	r4, r0
 80071d8:	2217      	movs	r2, #23
 80071da:	2113      	movs	r1, #19
 80071dc:	f105 0010 	add.w	r0, r5, #16
 80071e0:	f000 fa44 	bl	800766c <core_set_error>
 80071e4:	e6e8      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 80071e6:	2219      	movs	r2, #25
 80071e8:	2113      	movs	r1, #19
 80071ea:	f105 0010 	add.w	r0, r5, #16
 80071ee:	2400      	movs	r4, #0
 80071f0:	f000 fa3c 	bl	800766c <core_set_error>
 80071f4:	e6e0      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 80071f6:	4604      	mov	r4, r0
 80071f8:	2221      	movs	r2, #33	; 0x21
 80071fa:	2113      	movs	r1, #19
 80071fc:	f105 0010 	add.w	r0, r5, #16
 8007200:	f000 fa34 	bl	800766c <core_set_error>
 8007204:	e6d8      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 8007206:	2217      	movs	r2, #23
 8007208:	2113      	movs	r1, #19
 800720a:	f105 0010 	add.w	r0, r5, #16
 800720e:	4654      	mov	r4, sl
 8007210:	f000 fa2c 	bl	800766c <core_set_error>
 8007214:	e6d0      	b.n	8006fb8 <ai_platform_network_process+0x34c>
 8007216:	bf00      	nop
 8007218:	58024000 	.word	0x58024000
 800721c:	f407a5c2 	.word	0xf407a5c2
 8007220:	b5e8b5cd 	.word	0xb5e8b5cd

08007224 <ai_platform_observer_node_info>:
 8007224:	b570      	push	{r4, r5, r6, lr}
 8007226:	4604      	mov	r4, r0
 8007228:	460d      	mov	r5, r1
 800722a:	b120      	cbz	r0, 8007236 <ai_platform_observer_node_info+0x12>
 800722c:	4b61      	ldr	r3, [pc, #388]	; (80073b4 <ai_platform_observer_node_info+0x190>)
 800722e:	6802      	ldr	r2, [r0, #0]
 8007230:	429a      	cmp	r2, r3
 8007232:	bf18      	it	ne
 8007234:	2400      	movne	r4, #0
 8007236:	f7fe fb85 	bl	8005944 <_ai_platform_acquire_crc>
 800723a:	4b5f      	ldr	r3, [pc, #380]	; (80073b8 <ai_platform_observer_node_info+0x194>)
 800723c:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007246:	189a      	adds	r2, r3, r2
 8007248:	2a01      	cmp	r2, #1
 800724a:	d929      	bls.n	80072a0 <ai_platform_observer_node_info+0x7c>
 800724c:	f240 4249 	movw	r2, #1097	; 0x449
 8007250:	4293      	cmp	r3, r2
 8007252:	d025      	beq.n	80072a0 <ai_platform_observer_node_info+0x7c>
 8007254:	4a59      	ldr	r2, [pc, #356]	; (80073bc <ai_platform_observer_node_info+0x198>)
 8007256:	6813      	ldr	r3, [r2, #0]
 8007258:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800725c:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007260:	d02b      	beq.n	80072ba <ai_platform_observer_node_info+0x96>
 8007262:	6813      	ldr	r3, [r2, #0]
 8007264:	f240 4183 	movw	r1, #1155	; 0x483
 8007268:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800726c:	428b      	cmp	r3, r1
 800726e:	d06c      	beq.n	800734a <ai_platform_observer_node_info+0x126>
 8007270:	6813      	ldr	r3, [r2, #0]
 8007272:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007276:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 800727a:	d051      	beq.n	8007320 <ai_platform_observer_node_info+0xfc>
 800727c:	6813      	ldr	r3, [r2, #0]
 800727e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007282:	2b00      	cmp	r3, #0
 8007284:	d129      	bne.n	80072da <ai_platform_observer_node_info+0xb6>
 8007286:	4a4e      	ldr	r2, [pc, #312]	; (80073c0 <ai_platform_observer_node_info+0x19c>)
 8007288:	2301      	movs	r3, #1
 800728a:	6093      	str	r3, [r2, #8]
 800728c:	6893      	ldr	r3, [r2, #8]
 800728e:	2b00      	cmp	r3, #0
 8007290:	d1fc      	bne.n	800728c <ai_platform_observer_node_info+0x68>
 8007292:	4b4c      	ldr	r3, [pc, #304]	; (80073c4 <ai_platform_observer_node_info+0x1a0>)
 8007294:	6013      	str	r3, [r2, #0]
 8007296:	4b4c      	ldr	r3, [pc, #304]	; (80073c8 <ai_platform_observer_node_info+0x1a4>)
 8007298:	6812      	ldr	r2, [r2, #0]
 800729a:	429a      	cmp	r2, r3
 800729c:	d01d      	beq.n	80072da <ai_platform_observer_node_info+0xb6>
 800729e:	e7fe      	b.n	800729e <ai_platform_observer_node_info+0x7a>
 80072a0:	4a47      	ldr	r2, [pc, #284]	; (80073c0 <ai_platform_observer_node_info+0x19c>)
 80072a2:	2301      	movs	r3, #1
 80072a4:	6093      	str	r3, [r2, #8]
 80072a6:	6893      	ldr	r3, [r2, #8]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d1fc      	bne.n	80072a6 <ai_platform_observer_node_info+0x82>
 80072ac:	4b45      	ldr	r3, [pc, #276]	; (80073c4 <ai_platform_observer_node_info+0x1a0>)
 80072ae:	6013      	str	r3, [r2, #0]
 80072b0:	4b45      	ldr	r3, [pc, #276]	; (80073c8 <ai_platform_observer_node_info+0x1a4>)
 80072b2:	6812      	ldr	r2, [r2, #0]
 80072b4:	429a      	cmp	r2, r3
 80072b6:	d010      	beq.n	80072da <ai_platform_observer_node_info+0xb6>
 80072b8:	e7fe      	b.n	80072b8 <ai_platform_observer_node_info+0x94>
 80072ba:	4a44      	ldr	r2, [pc, #272]	; (80073cc <ai_platform_observer_node_info+0x1a8>)
 80072bc:	2301      	movs	r3, #1
 80072be:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80072c2:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1fb      	bne.n	80072c2 <ai_platform_observer_node_info+0x9e>
 80072ca:	4b3e      	ldr	r3, [pc, #248]	; (80073c4 <ai_platform_observer_node_info+0x1a0>)
 80072cc:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80072d0:	4b3d      	ldr	r3, [pc, #244]	; (80073c8 <ai_platform_observer_node_info+0x1a4>)
 80072d2:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80072d6:	429a      	cmp	r2, r3
 80072d8:	d121      	bne.n	800731e <ai_platform_observer_node_info+0xfa>
 80072da:	f7fe fb35 	bl	8005948 <_ai_platform_release_crc>
 80072de:	2d00      	cmp	r5, #0
 80072e0:	bf18      	it	ne
 80072e2:	2c00      	cmpne	r4, #0
 80072e4:	bf0c      	ite	eq
 80072e6:	2601      	moveq	r6, #1
 80072e8:	2600      	movne	r6, #0
 80072ea:	d026      	beq.n	800733a <ai_platform_observer_node_info+0x116>
 80072ec:	68e3      	ldr	r3, [r4, #12]
 80072ee:	079b      	lsls	r3, r3, #30
 80072f0:	d54b      	bpl.n	800738a <ai_platform_observer_node_info+0x166>
 80072f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80072f4:	4631      	mov	r1, r6
 80072f6:	e000      	b.n	80072fa <ai_platform_observer_node_info+0xd6>
 80072f8:	b14a      	cbz	r2, 800730e <ai_platform_observer_node_info+0xea>
 80072fa:	b288      	uxth	r0, r1
 80072fc:	3101      	adds	r1, #1
 80072fe:	b133      	cbz	r3, 800730e <ai_platform_observer_node_info+0xea>
 8007300:	882a      	ldrh	r2, [r5, #0]
 8007302:	4282      	cmp	r2, r0
 8007304:	d032      	beq.n	800736c <ai_platform_observer_node_info+0x148>
 8007306:	691a      	ldr	r2, [r3, #16]
 8007308:	429a      	cmp	r2, r3
 800730a:	4613      	mov	r3, r2
 800730c:	d1f4      	bne.n	80072f8 <ai_platform_observer_node_info+0xd4>
 800730e:	2214      	movs	r2, #20
 8007310:	f104 0010 	add.w	r0, r4, #16
 8007314:	4611      	mov	r1, r2
 8007316:	f000 f9a9 	bl	800766c <core_set_error>
 800731a:	4630      	mov	r0, r6
 800731c:	bd70      	pop	{r4, r5, r6, pc}
 800731e:	e7fe      	b.n	800731e <ai_platform_observer_node_info+0xfa>
 8007320:	4a27      	ldr	r2, [pc, #156]	; (80073c0 <ai_platform_observer_node_info+0x19c>)
 8007322:	2301      	movs	r3, #1
 8007324:	6093      	str	r3, [r2, #8]
 8007326:	6893      	ldr	r3, [r2, #8]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d1fc      	bne.n	8007326 <ai_platform_observer_node_info+0x102>
 800732c:	4b25      	ldr	r3, [pc, #148]	; (80073c4 <ai_platform_observer_node_info+0x1a0>)
 800732e:	6013      	str	r3, [r2, #0]
 8007330:	4b25      	ldr	r3, [pc, #148]	; (80073c8 <ai_platform_observer_node_info+0x1a4>)
 8007332:	6812      	ldr	r2, [r2, #0]
 8007334:	429a      	cmp	r2, r3
 8007336:	d0d0      	beq.n	80072da <ai_platform_observer_node_info+0xb6>
 8007338:	e7fe      	b.n	8007338 <ai_platform_observer_node_info+0x114>
 800733a:	b364      	cbz	r4, 8007396 <ai_platform_observer_node_info+0x172>
 800733c:	2210      	movs	r2, #16
 800733e:	2600      	movs	r6, #0
 8007340:	18a0      	adds	r0, r4, r2
 8007342:	4611      	mov	r1, r2
 8007344:	f000 f992 	bl	800766c <core_set_error>
 8007348:	e7e7      	b.n	800731a <ai_platform_observer_node_info+0xf6>
 800734a:	4a20      	ldr	r2, [pc, #128]	; (80073cc <ai_platform_observer_node_info+0x1a8>)
 800734c:	2301      	movs	r3, #1
 800734e:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007352:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007356:	2b00      	cmp	r3, #0
 8007358:	d1fb      	bne.n	8007352 <ai_platform_observer_node_info+0x12e>
 800735a:	4b1a      	ldr	r3, [pc, #104]	; (80073c4 <ai_platform_observer_node_info+0x1a0>)
 800735c:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007360:	4b19      	ldr	r3, [pc, #100]	; (80073c8 <ai_platform_observer_node_info+0x1a4>)
 8007362:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007366:	429a      	cmp	r2, r3
 8007368:	d0b7      	beq.n	80072da <ai_platform_observer_node_info+0xb6>
 800736a:	e7fe      	b.n	800736a <ai_platform_observer_node_info+0x146>
 800736c:	6999      	ldr	r1, [r3, #24]
 800736e:	f240 120f 	movw	r2, #271	; 0x10f
 8007372:	60e9      	str	r1, [r5, #12]
 8007374:	8819      	ldrh	r1, [r3, #0]
 8007376:	4291      	cmp	r1, r2
 8007378:	d00f      	beq.n	800739a <ai_platform_observer_node_info+0x176>
 800737a:	8859      	ldrh	r1, [r3, #2]
 800737c:	2200      	movs	r2, #0
 800737e:	2601      	movs	r6, #1
 8007380:	80a9      	strh	r1, [r5, #4]
 8007382:	881b      	ldrh	r3, [r3, #0]
 8007384:	60aa      	str	r2, [r5, #8]
 8007386:	806b      	strh	r3, [r5, #2]
 8007388:	e7c7      	b.n	800731a <ai_platform_observer_node_info+0xf6>
 800738a:	2210      	movs	r2, #16
 800738c:	2111      	movs	r1, #17
 800738e:	18a0      	adds	r0, r4, r2
 8007390:	f000 f96c 	bl	800766c <core_set_error>
 8007394:	e7c1      	b.n	800731a <ai_platform_observer_node_info+0xf6>
 8007396:	4626      	mov	r6, r4
 8007398:	e7bf      	b.n	800731a <ai_platform_observer_node_info+0xf6>
 800739a:	69da      	ldr	r2, [r3, #28]
 800739c:	2601      	movs	r6, #1
 800739e:	8853      	ldrh	r3, [r2, #2]
 80073a0:	80ab      	strh	r3, [r5, #4]
 80073a2:	8813      	ldrh	r3, [r2, #0]
 80073a4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80073a8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80073ac:	806b      	strh	r3, [r5, #2]
 80073ae:	6993      	ldr	r3, [r2, #24]
 80073b0:	60ab      	str	r3, [r5, #8]
 80073b2:	e7b2      	b.n	800731a <ai_platform_observer_node_info+0xf6>
 80073b4:	a1c00100 	.word	0xa1c00100
 80073b8:	e0042000 	.word	0xe0042000
 80073bc:	5c001000 	.word	0x5c001000
 80073c0:	40023000 	.word	0x40023000
 80073c4:	f407a5c2 	.word	0xf407a5c2
 80073c8:	b5e8b5cd 	.word	0xb5e8b5cd
 80073cc:	58024000 	.word	0x58024000

080073d0 <ai_platform_observer_register>:
 80073d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073d4:	2800      	cmp	r0, #0
 80073d6:	d042      	beq.n	800745e <ai_platform_observer_register+0x8e>
 80073d8:	4690      	mov	r8, r2
 80073da:	461e      	mov	r6, r3
 80073dc:	6802      	ldr	r2, [r0, #0]
 80073de:	4604      	mov	r4, r0
 80073e0:	4b96      	ldr	r3, [pc, #600]	; (800763c <ai_platform_observer_register+0x26c>)
 80073e2:	429a      	cmp	r2, r3
 80073e4:	d13b      	bne.n	800745e <ai_platform_observer_register+0x8e>
 80073e6:	460f      	mov	r7, r1
 80073e8:	f7fe faac 	bl	8005944 <_ai_platform_acquire_crc>
 80073ec:	4b94      	ldr	r3, [pc, #592]	; (8007640 <ai_platform_observer_register+0x270>)
 80073ee:	f46f 628a 	mvn.w	r2, #1104	; 0x450
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80073f8:	189a      	adds	r2, r3, r2
 80073fa:	2a01      	cmp	r2, #1
 80073fc:	f240 8088 	bls.w	8007510 <ai_platform_observer_register+0x140>
 8007400:	f240 4249 	movw	r2, #1097	; 0x449
 8007404:	4293      	cmp	r3, r2
 8007406:	f000 8083 	beq.w	8007510 <ai_platform_observer_register+0x140>
 800740a:	4a8e      	ldr	r2, [pc, #568]	; (8007644 <ai_platform_observer_register+0x274>)
 800740c:	6813      	ldr	r3, [r2, #0]
 800740e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007412:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007416:	f000 8089 	beq.w	800752c <ai_platform_observer_register+0x15c>
 800741a:	6813      	ldr	r3, [r2, #0]
 800741c:	f240 4183 	movw	r1, #1155	; 0x483
 8007420:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007424:	428b      	cmp	r3, r1
 8007426:	f000 80d6 	beq.w	80075d6 <ai_platform_observer_register+0x206>
 800742a:	6813      	ldr	r3, [r2, #0]
 800742c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007430:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 8007434:	f000 80ee 	beq.w	8007614 <ai_platform_observer_register+0x244>
 8007438:	6813      	ldr	r3, [r2, #0]
 800743a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800743e:	2b00      	cmp	r3, #0
 8007440:	f040 8084 	bne.w	800754c <ai_platform_observer_register+0x17c>
 8007444:	4a80      	ldr	r2, [pc, #512]	; (8007648 <ai_platform_observer_register+0x278>)
 8007446:	2301      	movs	r3, #1
 8007448:	6093      	str	r3, [r2, #8]
 800744a:	6893      	ldr	r3, [r2, #8]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1fc      	bne.n	800744a <ai_platform_observer_register+0x7a>
 8007450:	4b7e      	ldr	r3, [pc, #504]	; (800764c <ai_platform_observer_register+0x27c>)
 8007452:	6013      	str	r3, [r2, #0]
 8007454:	4b7e      	ldr	r3, [pc, #504]	; (8007650 <ai_platform_observer_register+0x280>)
 8007456:	6812      	ldr	r2, [r2, #0]
 8007458:	429a      	cmp	r2, r3
 800745a:	d077      	beq.n	800754c <ai_platform_observer_register+0x17c>
 800745c:	e7fe      	b.n	800745c <ai_platform_observer_register+0x8c>
 800745e:	f7fe fa71 	bl	8005944 <_ai_platform_acquire_crc>
 8007462:	4b77      	ldr	r3, [pc, #476]	; (8007640 <ai_platform_observer_register+0x270>)
 8007464:	f46f 618a 	mvn.w	r1, #1104	; 0x450
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800746e:	185a      	adds	r2, r3, r1
 8007470:	2a01      	cmp	r2, #1
 8007472:	d92b      	bls.n	80074cc <ai_platform_observer_register+0xfc>
 8007474:	f240 4249 	movw	r2, #1097	; 0x449
 8007478:	4293      	cmp	r3, r2
 800747a:	d027      	beq.n	80074cc <ai_platform_observer_register+0xfc>
 800747c:	4a71      	ldr	r2, [pc, #452]	; (8007644 <ai_platform_observer_register+0x274>)
 800747e:	6813      	ldr	r3, [r2, #0]
 8007480:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007484:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8007488:	d02d      	beq.n	80074e6 <ai_platform_observer_register+0x116>
 800748a:	6813      	ldr	r3, [r2, #0]
 800748c:	f240 4183 	movw	r1, #1155	; 0x483
 8007490:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007494:	428b      	cmp	r3, r1
 8007496:	f000 808d 	beq.w	80075b4 <ai_platform_observer_register+0x1e4>
 800749a:	6813      	ldr	r3, [r2, #0]
 800749c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80074a0:	f5b3 6f90 	cmp.w	r3, #1152	; 0x480
 80074a4:	f000 80a8 	beq.w	80075f8 <ai_platform_observer_register+0x228>
 80074a8:	6813      	ldr	r3, [r2, #0]
 80074aa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d129      	bne.n	8007506 <ai_platform_observer_register+0x136>
 80074b2:	4a65      	ldr	r2, [pc, #404]	; (8007648 <ai_platform_observer_register+0x278>)
 80074b4:	2301      	movs	r3, #1
 80074b6:	6093      	str	r3, [r2, #8]
 80074b8:	6893      	ldr	r3, [r2, #8]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d1fc      	bne.n	80074b8 <ai_platform_observer_register+0xe8>
 80074be:	4963      	ldr	r1, [pc, #396]	; (800764c <ai_platform_observer_register+0x27c>)
 80074c0:	4b63      	ldr	r3, [pc, #396]	; (8007650 <ai_platform_observer_register+0x280>)
 80074c2:	6011      	str	r1, [r2, #0]
 80074c4:	6812      	ldr	r2, [r2, #0]
 80074c6:	429a      	cmp	r2, r3
 80074c8:	d01d      	beq.n	8007506 <ai_platform_observer_register+0x136>
 80074ca:	e7fe      	b.n	80074ca <ai_platform_observer_register+0xfa>
 80074cc:	4a5e      	ldr	r2, [pc, #376]	; (8007648 <ai_platform_observer_register+0x278>)
 80074ce:	2301      	movs	r3, #1
 80074d0:	6093      	str	r3, [r2, #8]
 80074d2:	6893      	ldr	r3, [r2, #8]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1fc      	bne.n	80074d2 <ai_platform_observer_register+0x102>
 80074d8:	495c      	ldr	r1, [pc, #368]	; (800764c <ai_platform_observer_register+0x27c>)
 80074da:	4b5d      	ldr	r3, [pc, #372]	; (8007650 <ai_platform_observer_register+0x280>)
 80074dc:	6011      	str	r1, [r2, #0]
 80074de:	6812      	ldr	r2, [r2, #0]
 80074e0:	429a      	cmp	r2, r3
 80074e2:	d010      	beq.n	8007506 <ai_platform_observer_register+0x136>
 80074e4:	e7fe      	b.n	80074e4 <ai_platform_observer_register+0x114>
 80074e6:	4a5b      	ldr	r2, [pc, #364]	; (8007654 <ai_platform_observer_register+0x284>)
 80074e8:	2301      	movs	r3, #1
 80074ea:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80074ee:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d1fb      	bne.n	80074ee <ai_platform_observer_register+0x11e>
 80074f6:	4955      	ldr	r1, [pc, #340]	; (800764c <ai_platform_observer_register+0x27c>)
 80074f8:	4b55      	ldr	r3, [pc, #340]	; (8007650 <ai_platform_observer_register+0x280>)
 80074fa:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80074fe:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007502:	429a      	cmp	r2, r3
 8007504:	d111      	bne.n	800752a <ai_platform_observer_register+0x15a>
 8007506:	f7fe fa1f 	bl	8005948 <_ai_platform_release_crc>
 800750a:	2000      	movs	r0, #0
 800750c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007510:	4b4d      	ldr	r3, [pc, #308]	; (8007648 <ai_platform_observer_register+0x278>)
 8007512:	2201      	movs	r2, #1
 8007514:	609a      	str	r2, [r3, #8]
 8007516:	689d      	ldr	r5, [r3, #8]
 8007518:	2d00      	cmp	r5, #0
 800751a:	d1fc      	bne.n	8007516 <ai_platform_observer_register+0x146>
 800751c:	4a4b      	ldr	r2, [pc, #300]	; (800764c <ai_platform_observer_register+0x27c>)
 800751e:	601a      	str	r2, [r3, #0]
 8007520:	681a      	ldr	r2, [r3, #0]
 8007522:	4b4b      	ldr	r3, [pc, #300]	; (8007650 <ai_platform_observer_register+0x280>)
 8007524:	429a      	cmp	r2, r3
 8007526:	d011      	beq.n	800754c <ai_platform_observer_register+0x17c>
 8007528:	e7fe      	b.n	8007528 <ai_platform_observer_register+0x158>
 800752a:	e7fe      	b.n	800752a <ai_platform_observer_register+0x15a>
 800752c:	4a49      	ldr	r2, [pc, #292]	; (8007654 <ai_platform_observer_register+0x284>)
 800752e:	2301      	movs	r3, #1
 8007530:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8007534:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8007538:	2b00      	cmp	r3, #0
 800753a:	d1fb      	bne.n	8007534 <ai_platform_observer_register+0x164>
 800753c:	4b43      	ldr	r3, [pc, #268]	; (800764c <ai_platform_observer_register+0x27c>)
 800753e:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8007542:	4b43      	ldr	r3, [pc, #268]	; (8007650 <ai_platform_observer_register+0x280>)
 8007544:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8007548:	429a      	cmp	r2, r3
 800754a:	d10c      	bne.n	8007566 <ai_platform_observer_register+0x196>
 800754c:	f7fe f9fc 	bl	8005948 <_ai_platform_release_crc>
 8007550:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8007552:	b14d      	cbz	r5, 8007568 <ai_platform_observer_register+0x198>
 8007554:	2240      	movs	r2, #64	; 0x40
 8007556:	2111      	movs	r1, #17
 8007558:	f104 0010 	add.w	r0, r4, #16
 800755c:	f000 f886 	bl	800766c <core_set_error>
 8007560:	2000      	movs	r0, #0
 8007562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007566:	e7fe      	b.n	8007566 <ai_platform_observer_register+0x196>
 8007568:	2014      	movs	r0, #20
 800756a:	f000 f88b 	bl	8007684 <core_mem_alloc>
 800756e:	4681      	mov	r9, r0
 8007570:	2800      	cmp	r0, #0
 8007572:	d05c      	beq.n	800762e <ai_platform_observer_register+0x25e>
 8007574:	81c5      	strh	r5, [r0, #14]
 8007576:	2101      	movs	r1, #1
 8007578:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800757a:	e007      	b.n	800758c <ai_platform_observer_register+0x1bc>
 800757c:	f8a9 100e 	strh.w	r1, [r9, #14]
 8007580:	b2a9      	uxth	r1, r5
 8007582:	691a      	ldr	r2, [r3, #16]
 8007584:	b12a      	cbz	r2, 8007592 <ai_platform_observer_register+0x1c2>
 8007586:	429a      	cmp	r2, r3
 8007588:	4613      	mov	r3, r2
 800758a:	d002      	beq.n	8007592 <ai_platform_observer_register+0x1c2>
 800758c:	1c4d      	adds	r5, r1, #1
 800758e:	2b00      	cmp	r3, #0
 8007590:	d1f4      	bne.n	800757c <ai_platform_observer_register+0x1ac>
 8007592:	2200      	movs	r2, #0
 8007594:	b2f3      	uxtb	r3, r6
 8007596:	f8c9 7000 	str.w	r7, [r9]
 800759a:	2001      	movs	r0, #1
 800759c:	f8a9 200c 	strh.w	r2, [r9, #12]
 80075a0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80075a4:	4a2c      	ldr	r2, [pc, #176]	; (8007658 <ai_platform_observer_register+0x288>)
 80075a6:	f8c9 8004 	str.w	r8, [r9, #4]
 80075aa:	f8c9 3008 	str.w	r3, [r9, #8]
 80075ae:	e9c4 290f 	strd	r2, r9, [r4, #60]	; 0x3c
 80075b2:	e7ab      	b.n	800750c <ai_platform_observer_register+0x13c>
 80075b4:	4a27      	ldr	r2, [pc, #156]	; (8007654 <ai_platform_observer_register+0x284>)
 80075b6:	2301      	movs	r3, #1
 80075b8:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80075bc:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d1fb      	bne.n	80075bc <ai_platform_observer_register+0x1ec>
 80075c4:	4921      	ldr	r1, [pc, #132]	; (800764c <ai_platform_observer_register+0x27c>)
 80075c6:	4b22      	ldr	r3, [pc, #136]	; (8007650 <ai_platform_observer_register+0x280>)
 80075c8:	f8c2 1c00 	str.w	r1, [r2, #3072]	; 0xc00
 80075cc:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80075d0:	429a      	cmp	r2, r3
 80075d2:	d098      	beq.n	8007506 <ai_platform_observer_register+0x136>
 80075d4:	e7fe      	b.n	80075d4 <ai_platform_observer_register+0x204>
 80075d6:	4a1f      	ldr	r2, [pc, #124]	; (8007654 <ai_platform_observer_register+0x284>)
 80075d8:	2301      	movs	r3, #1
 80075da:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 80075de:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1fb      	bne.n	80075de <ai_platform_observer_register+0x20e>
 80075e6:	4b19      	ldr	r3, [pc, #100]	; (800764c <ai_platform_observer_register+0x27c>)
 80075e8:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 80075ec:	4b18      	ldr	r3, [pc, #96]	; (8007650 <ai_platform_observer_register+0x280>)
 80075ee:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d0aa      	beq.n	800754c <ai_platform_observer_register+0x17c>
 80075f6:	e7fe      	b.n	80075f6 <ai_platform_observer_register+0x226>
 80075f8:	4a13      	ldr	r2, [pc, #76]	; (8007648 <ai_platform_observer_register+0x278>)
 80075fa:	2301      	movs	r3, #1
 80075fc:	6093      	str	r3, [r2, #8]
 80075fe:	6893      	ldr	r3, [r2, #8]
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1fc      	bne.n	80075fe <ai_platform_observer_register+0x22e>
 8007604:	4911      	ldr	r1, [pc, #68]	; (800764c <ai_platform_observer_register+0x27c>)
 8007606:	4b12      	ldr	r3, [pc, #72]	; (8007650 <ai_platform_observer_register+0x280>)
 8007608:	6011      	str	r1, [r2, #0]
 800760a:	6812      	ldr	r2, [r2, #0]
 800760c:	429a      	cmp	r2, r3
 800760e:	f43f af7a 	beq.w	8007506 <ai_platform_observer_register+0x136>
 8007612:	e7fe      	b.n	8007612 <ai_platform_observer_register+0x242>
 8007614:	4a0c      	ldr	r2, [pc, #48]	; (8007648 <ai_platform_observer_register+0x278>)
 8007616:	2301      	movs	r3, #1
 8007618:	6093      	str	r3, [r2, #8]
 800761a:	6893      	ldr	r3, [r2, #8]
 800761c:	2b00      	cmp	r3, #0
 800761e:	d1fc      	bne.n	800761a <ai_platform_observer_register+0x24a>
 8007620:	4b0a      	ldr	r3, [pc, #40]	; (800764c <ai_platform_observer_register+0x27c>)
 8007622:	6013      	str	r3, [r2, #0]
 8007624:	4b0a      	ldr	r3, [pc, #40]	; (8007650 <ai_platform_observer_register+0x280>)
 8007626:	6812      	ldr	r2, [r2, #0]
 8007628:	429a      	cmp	r2, r3
 800762a:	d08f      	beq.n	800754c <ai_platform_observer_register+0x17c>
 800762c:	e7fe      	b.n	800762c <ai_platform_observer_register+0x25c>
 800762e:	2210      	movs	r2, #16
 8007630:	2131      	movs	r1, #49	; 0x31
 8007632:	18a0      	adds	r0, r4, r2
 8007634:	f000 f81a 	bl	800766c <core_set_error>
 8007638:	4648      	mov	r0, r9
 800763a:	e767      	b.n	800750c <ai_platform_observer_register+0x13c>
 800763c:	a1c00100 	.word	0xa1c00100
 8007640:	e0042000 	.word	0xe0042000
 8007644:	5c001000 	.word	0x5c001000
 8007648:	40023000 	.word	0x40023000
 800764c:	f407a5c2 	.word	0xf407a5c2
 8007650:	b5e8b5cd 	.word	0xb5e8b5cd
 8007654:	58024000 	.word	0x58024000
 8007658:	08005821 	.word	0x08005821

0800765c <core_init>:
 800765c:	2001      	movs	r0, #1
 800765e:	4770      	bx	lr

08007660 <core_get_error>:
 8007660:	4603      	mov	r3, r0
 8007662:	2200      	movs	r2, #0
 8007664:	6800      	ldr	r0, [r0, #0]
 8007666:	601a      	str	r2, [r3, #0]
 8007668:	4770      	bx	lr
 800766a:	bf00      	nop

0800766c <core_set_error>:
 800766c:	4603      	mov	r3, r0
 800766e:	7800      	ldrb	r0, [r0, #0]
 8007670:	b108      	cbz	r0, 8007676 <core_set_error+0xa>
 8007672:	2000      	movs	r0, #0
 8007674:	4770      	bx	lr
 8007676:	7019      	strb	r1, [r3, #0]
 8007678:	2001      	movs	r0, #1
 800767a:	6819      	ldr	r1, [r3, #0]
 800767c:	f362 211f 	bfi	r1, r2, #8, #24
 8007680:	6019      	str	r1, [r3, #0]
 8007682:	4770      	bx	lr

08007684 <core_mem_alloc>:
 8007684:	b150      	cbz	r0, 800769c <core_mem_alloc+0x18>
 8007686:	3004      	adds	r0, #4
 8007688:	b508      	push	{r3, lr}
 800768a:	f001 fdcf 	bl	800922c <malloc>
 800768e:	4603      	mov	r3, r0
 8007690:	b110      	cbz	r0, 8007698 <core_mem_alloc+0x14>
 8007692:	3004      	adds	r0, #4
 8007694:	601b      	str	r3, [r3, #0]
 8007696:	bd08      	pop	{r3, pc}
 8007698:	2000      	movs	r0, #0
 800769a:	bd08      	pop	{r3, pc}
 800769c:	2000      	movs	r0, #0
 800769e:	4770      	bx	lr

080076a0 <ai_check_custom_types>:
 80076a0:	b082      	sub	sp, #8
 80076a2:	4b12      	ldr	r3, [pc, #72]	; (80076ec <ai_check_custom_types+0x4c>)
 80076a4:	9301      	str	r3, [sp, #4]
 80076a6:	b118      	cbz	r0, 80076b0 <ai_check_custom_types+0x10>
 80076a8:	7803      	ldrb	r3, [r0, #0]
 80076aa:	2b03      	cmp	r3, #3
 80076ac:	d002      	beq.n	80076b4 <ai_check_custom_types+0x14>
 80076ae:	2000      	movs	r0, #0
 80076b0:	b002      	add	sp, #8
 80076b2:	4770      	bx	lr
 80076b4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d004      	beq.n	80076c6 <ai_check_custom_types+0x26>
 80076bc:	2001      	movs	r0, #1
 80076be:	f080 0001 	eor.w	r0, r0, #1
 80076c2:	b002      	add	sp, #8
 80076c4:	4770      	bx	lr
 80076c6:	7842      	ldrb	r2, [r0, #1]
 80076c8:	3001      	adds	r0, #1
 80076ca:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80076ce:	429a      	cmp	r2, r3
 80076d0:	d1f4      	bne.n	80076bc <ai_check_custom_types+0x1c>
 80076d2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 80076d6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d1ee      	bne.n	80076bc <ai_check_custom_types+0x1c>
 80076de:	7842      	ldrb	r2, [r0, #1]
 80076e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80076e4:	429a      	cmp	r2, r3
 80076e6:	d1e9      	bne.n	80076bc <ai_check_custom_types+0x1c>
 80076e8:	2000      	movs	r0, #0
 80076ea:	e7e8      	b.n	80076be <ai_check_custom_types+0x1e>
 80076ec:	84048403 	.word	0x84048403

080076f0 <ai_layers_init_all>:
 80076f0:	2100      	movs	r1, #0
 80076f2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80076f4:	b13b      	cbz	r3, 8007706 <ai_layers_init_all+0x16>
 80076f6:	691a      	ldr	r2, [r3, #16]
 80076f8:	3101      	adds	r1, #1
 80076fa:	60d8      	str	r0, [r3, #12]
 80076fc:	429a      	cmp	r2, r3
 80076fe:	4613      	mov	r3, r2
 8007700:	d001      	beq.n	8007706 <ai_layers_init_all+0x16>
 8007702:	2a00      	cmp	r2, #0
 8007704:	d1f6      	bne.n	80076f4 <ai_layers_init_all+0x4>
 8007706:	4608      	mov	r0, r1
 8007708:	4770      	bx	lr
 800770a:	bf00      	nop

0800770c <ai_layers_post_init_all>:
 800770c:	b538      	push	{r3, r4, r5, lr}
 800770e:	2500      	movs	r5, #0
 8007710:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8007712:	b16c      	cbz	r4, 8007730 <ai_layers_post_init_all+0x24>
 8007714:	6863      	ldr	r3, [r4, #4]
 8007716:	07db      	lsls	r3, r3, #31
 8007718:	d504      	bpl.n	8007724 <ai_layers_post_init_all+0x18>
 800771a:	6a23      	ldr	r3, [r4, #32]
 800771c:	4620      	mov	r0, r4
 800771e:	b10b      	cbz	r3, 8007724 <ai_layers_post_init_all+0x18>
 8007720:	3501      	adds	r5, #1
 8007722:	4798      	blx	r3
 8007724:	6923      	ldr	r3, [r4, #16]
 8007726:	42a3      	cmp	r3, r4
 8007728:	461c      	mov	r4, r3
 800772a:	d001      	beq.n	8007730 <ai_layers_post_init_all+0x24>
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1f0      	bne.n	8007712 <ai_layers_post_init_all+0x6>
 8007730:	4628      	mov	r0, r5
 8007732:	bd38      	pop	{r3, r4, r5, pc}

08007734 <ai_layers_forward_all>:
 8007734:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007738:	f8d0 803c 	ldr.w	r8, [r0, #60]	; 0x3c
 800773c:	4604      	mov	r4, r0
 800773e:	f1b8 0f00 	cmp.w	r8, #0
 8007742:	d02a      	beq.n	800779a <ai_layers_forward_all+0x66>
 8007744:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8007746:	6381      	str	r1, [r0, #56]	; 0x38
 8007748:	b319      	cbz	r1, 8007792 <ai_layers_forward_all+0x5e>
 800774a:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800774c:	2001      	movs	r0, #1
 800774e:	47c0      	blx	r8
 8007750:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8007752:	b1f6      	cbz	r6, 8007792 <ai_layers_forward_all+0x5e>
 8007754:	2700      	movs	r7, #0
 8007756:	4631      	mov	r1, r6
 8007758:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800775a:	2002      	movs	r0, #2
 800775c:	47c0      	blx	r8
 800775e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8007760:	4628      	mov	r0, r5
 8007762:	696b      	ldr	r3, [r5, #20]
 8007764:	4798      	blx	r3
 8007766:	692e      	ldr	r6, [r5, #16]
 8007768:	2003      	movs	r0, #3
 800776a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800776c:	42b5      	cmp	r5, r6
 800776e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8007770:	d007      	beq.n	8007782 <ai_layers_forward_all+0x4e>
 8007772:	47c0      	blx	r8
 8007774:	3701      	adds	r7, #1
 8007776:	63a6      	str	r6, [r4, #56]	; 0x38
 8007778:	2e00      	cmp	r6, #0
 800777a:	d1ec      	bne.n	8007756 <ai_layers_forward_all+0x22>
 800777c:	4638      	mov	r0, r7
 800777e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007782:	2003      	movs	r0, #3
 8007784:	3701      	adds	r7, #1
 8007786:	47c0      	blx	r8
 8007788:	2300      	movs	r3, #0
 800778a:	4638      	mov	r0, r7
 800778c:	63a3      	str	r3, [r4, #56]	; 0x38
 800778e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007792:	2700      	movs	r7, #0
 8007794:	4638      	mov	r0, r7
 8007796:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800779a:	6b45      	ldr	r5, [r0, #52]	; 0x34
 800779c:	6385      	str	r5, [r0, #56]	; 0x38
 800779e:	2d00      	cmp	r5, #0
 80077a0:	d0f7      	beq.n	8007792 <ai_layers_forward_all+0x5e>
 80077a2:	4647      	mov	r7, r8
 80077a4:	696b      	ldr	r3, [r5, #20]
 80077a6:	4628      	mov	r0, r5
 80077a8:	4798      	blx	r3
 80077aa:	462b      	mov	r3, r5
 80077ac:	692d      	ldr	r5, [r5, #16]
 80077ae:	429d      	cmp	r5, r3
 80077b0:	d004      	beq.n	80077bc <ai_layers_forward_all+0x88>
 80077b2:	3701      	adds	r7, #1
 80077b4:	63a5      	str	r5, [r4, #56]	; 0x38
 80077b6:	2d00      	cmp	r5, #0
 80077b8:	d1f4      	bne.n	80077a4 <ai_layers_forward_all+0x70>
 80077ba:	e7df      	b.n	800777c <ai_layers_forward_all+0x48>
 80077bc:	2300      	movs	r3, #0
 80077be:	3701      	adds	r7, #1
 80077c0:	63a3      	str	r3, [r4, #56]	; 0x38
 80077c2:	e7db      	b.n	800777c <ai_layers_forward_all+0x48>

080077c4 <ai_dict_decompress_f32>:
 80077c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80077c8:	9d08      	ldr	r5, [sp, #32]
 80077ca:	2b04      	cmp	r3, #4
 80077cc:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80077d0:	d00e      	beq.n	80077f0 <ai_dict_decompress_f32+0x2c>
 80077d2:	2b08      	cmp	r3, #8
 80077d4:	d10a      	bne.n	80077ec <ai_dict_decompress_f32+0x28>
 80077d6:	42a8      	cmp	r0, r5
 80077d8:	d208      	bcs.n	80077ec <ai_dict_decompress_f32+0x28>
 80077da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80077de:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f840 3b04 	str.w	r3, [r0], #4
 80077e8:	4285      	cmp	r5, r0
 80077ea:	d8f6      	bhi.n	80077da <ai_dict_decompress_f32+0x16>
 80077ec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80077f0:	9b07      	ldr	r3, [sp, #28]
 80077f2:	085e      	lsrs	r6, r3, #1
 80077f4:	f003 0701 	and.w	r7, r3, #1
 80077f8:	ea4f 09c6 	mov.w	r9, r6, lsl #3
 80077fc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8007800:	42a8      	cmp	r0, r5
 8007802:	d2f3      	bcs.n	80077ec <ai_dict_decompress_f32+0x28>
 8007804:	b33e      	cbz	r6, 8007856 <ai_dict_decompress_f32+0x92>
 8007806:	f100 0e08 	add.w	lr, r0, #8
 800780a:	f101 3cff 	add.w	ip, r1, #4294967295	; 0xffffffff
 800780e:	eb01 0408 	add.w	r4, r1, r8
 8007812:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 8007816:	f10e 0e08 	add.w	lr, lr, #8
 800781a:	091b      	lsrs	r3, r3, #4
 800781c:	4564      	cmp	r4, ip
 800781e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f84e 3c10 	str.w	r3, [lr, #-16]
 8007828:	f89c 3000 	ldrb.w	r3, [ip]
 800782c:	f003 030f 	and.w	r3, r3, #15
 8007830:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800783a:	d1ea      	bne.n	8007812 <ai_dict_decompress_f32+0x4e>
 800783c:	4431      	add	r1, r6
 800783e:	4448      	add	r0, r9
 8007840:	2f00      	cmp	r7, #0
 8007842:	d0dd      	beq.n	8007800 <ai_dict_decompress_f32+0x3c>
 8007844:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007848:	091b      	lsrs	r3, r3, #4
 800784a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f840 3b04 	str.w	r3, [r0], #4
 8007854:	e7d4      	b.n	8007800 <ai_dict_decompress_f32+0x3c>
 8007856:	2f00      	cmp	r7, #0
 8007858:	d1f4      	bne.n	8007844 <ai_dict_decompress_f32+0x80>
 800785a:	42a8      	cmp	r0, r5
 800785c:	d3fd      	bcc.n	800785a <ai_dict_decompress_f32+0x96>
 800785e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007862:	bf00      	nop

08007864 <forward_conv2d_if32of32wf32>:
 8007864:	6982      	ldr	r2, [r0, #24]
 8007866:	8813      	ldrh	r3, [r2, #0]
 8007868:	2b00      	cmp	r3, #0
 800786a:	f000 8092 	beq.w	8007992 <forward_conv2d_if32of32wf32+0x12e>
 800786e:	f8d2 c004 	ldr.w	ip, [r2, #4]
 8007872:	f8dc 2004 	ldr.w	r2, [ip, #4]
 8007876:	b102      	cbz	r2, 800787a <forward_conv2d_if32of32wf32+0x16>
 8007878:	6812      	ldr	r2, [r2, #0]
 800787a:	2b01      	cmp	r3, #1
 800787c:	f000 80b3 	beq.w	80079e6 <forward_conv2d_if32of32wf32+0x182>
 8007880:	f8dc 1010 	ldr.w	r1, [ip, #16]
 8007884:	b101      	cbz	r1, 8007888 <forward_conv2d_if32of32wf32+0x24>
 8007886:	6809      	ldr	r1, [r1, #0]
 8007888:	2b02      	cmp	r3, #2
 800788a:	f000 8084 	beq.w	8007996 <forward_conv2d_if32of32wf32+0x132>
 800788e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007892:	f8dc 601c 	ldr.w	r6, [ip, #28]
 8007896:	b0a1      	sub	sp, #132	; 0x84
 8007898:	2e00      	cmp	r6, #0
 800789a:	f000 809d 	beq.w	80079d8 <forward_conv2d_if32of32wf32+0x174>
 800789e:	f8bc 5018 	ldrh.w	r5, [ip, #24]
 80078a2:	6834      	ldr	r4, [r6, #0]
 80078a4:	2d01      	cmp	r5, #1
 80078a6:	f240 8099 	bls.w	80079dc <forward_conv2d_if32of32wf32+0x178>
 80078aa:	6876      	ldr	r6, [r6, #4]
 80078ac:	f8d2 800c 	ldr.w	r8, [r2, #12]
 80078b0:	f8d1 900c 	ldr.w	r9, [r1, #12]
 80078b4:	f8d8 7004 	ldr.w	r7, [r8, #4]
 80078b8:	6992      	ldr	r2, [r2, #24]
 80078ba:	9713      	str	r7, [sp, #76]	; 0x4c
 80078bc:	f8d9 7004 	ldr.w	r7, [r9, #4]
 80078c0:	f8d0 e03c 	ldr.w	lr, [r0, #60]	; 0x3c
 80078c4:	9714      	str	r7, [sp, #80]	; 0x50
 80078c6:	f8d9 700c 	ldr.w	r7, [r9, #12]
 80078ca:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 80078ce:	9715      	str	r7, [sp, #84]	; 0x54
 80078d0:	f8d9 7008 	ldr.w	r7, [r9, #8]
 80078d4:	f8d2 b008 	ldr.w	fp, [r2, #8]
 80078d8:	9716      	str	r7, [sp, #88]	; 0x58
 80078da:	f8d8 700c 	ldr.w	r7, [r8, #12]
 80078de:	69a2      	ldr	r2, [r4, #24]
 80078e0:	9717      	str	r7, [sp, #92]	; 0x5c
 80078e2:	f8d8 7008 	ldr.w	r7, [r8, #8]
 80078e6:	9718      	str	r7, [sp, #96]	; 0x60
 80078e8:	8d07      	ldrh	r7, [r0, #40]	; 0x28
 80078ea:	e9d0 540c 	ldrd	r5, r4, [r0, #48]	; 0x30
 80078ee:	9719      	str	r7, [sp, #100]	; 0x64
 80078f0:	8d87      	ldrh	r7, [r0, #44]	; 0x2c
 80078f2:	69c0      	ldr	r0, [r0, #28]
 80078f4:	971a      	str	r7, [sp, #104]	; 0x68
 80078f6:	901f      	str	r0, [sp, #124]	; 0x7c
 80078f8:	f8be 0000 	ldrh.w	r0, [lr]
 80078fc:	901b      	str	r0, [sp, #108]	; 0x6c
 80078fe:	f8be 0004 	ldrh.w	r0, [lr, #4]
 8007902:	901c      	str	r0, [sp, #112]	; 0x70
 8007904:	b2a8      	uxth	r0, r5
 8007906:	901d      	str	r0, [sp, #116]	; 0x74
 8007908:	b2a0      	uxth	r0, r4
 800790a:	901e      	str	r0, [sp, #120]	; 0x78
 800790c:	f8d2 9008 	ldr.w	r9, [r2, #8]
 8007910:	e9da 7801 	ldrd	r7, r8, [sl, #4]
 8007914:	b10e      	cbz	r6, 800791a <forward_conv2d_if32of32wf32+0xb6>
 8007916:	69b0      	ldr	r0, [r6, #24]
 8007918:	6886      	ldr	r6, [r0, #8]
 800791a:	b2a4      	uxth	r4, r4
 800791c:	6989      	ldr	r1, [r1, #24]
 800791e:	f108 30ff 	add.w	r0, r8, #4294967295	; 0xffffffff
 8007922:	b2ad      	uxth	r5, r5
 8007924:	3c01      	subs	r4, #1
 8007926:	f8d1 a008 	ldr.w	sl, [r1, #8]
 800792a:	3d01      	subs	r5, #1
 800792c:	6811      	ldr	r1, [r2, #0]
 800792e:	fb00 8404 	mla	r4, r0, r4, r8
 8007932:	1e78      	subs	r0, r7, #1
 8007934:	fb00 7505 	mla	r5, r0, r5, r7
 8007938:	f3c1 4043 	ubfx	r0, r1, #17, #4
 800793c:	2804      	cmp	r0, #4
 800793e:	d02d      	beq.n	800799c <forward_conv2d_if32of32wf32+0x138>
 8007940:	2808      	cmp	r0, #8
 8007942:	d02b      	beq.n	800799c <forward_conv2d_if32of32wf32+0x138>
 8007944:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007946:	464a      	mov	r2, r9
 8007948:	940c      	str	r4, [sp, #48]	; 0x30
 800794a:	4651      	mov	r1, sl
 800794c:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800794e:	4658      	mov	r0, fp
 8007950:	9706      	str	r7, [sp, #24]
 8007952:	940f      	str	r4, [sp, #60]	; 0x3c
 8007954:	e9cd 530d 	strd	r5, r3, [sp, #52]	; 0x34
 8007958:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800795a:	930b      	str	r3, [sp, #44]	; 0x2c
 800795c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800795e:	930a      	str	r3, [sp, #40]	; 0x28
 8007960:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007962:	9309      	str	r3, [sp, #36]	; 0x24
 8007964:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007966:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800796a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800796c:	9305      	str	r3, [sp, #20]
 800796e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007970:	9304      	str	r3, [sp, #16]
 8007972:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007974:	9303      	str	r3, [sp, #12]
 8007976:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007978:	9302      	str	r3, [sp, #8]
 800797a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800797c:	9301      	str	r3, [sp, #4]
 800797e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007980:	9300      	str	r3, [sp, #0]
 8007982:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007984:	9310      	str	r3, [sp, #64]	; 0x40
 8007986:	4633      	mov	r3, r6
 8007988:	f001 f854 	bl	8008a34 <forward_lite_conv2d_if32of32wf32>
 800798c:	b021      	add	sp, #132	; 0x84
 800798e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007992:	685b      	ldr	r3, [r3, #4]
 8007994:	deff      	udf	#255	; 0xff
 8007996:	2300      	movs	r3, #0
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	deff      	udf	#255	; 0xff
 800799c:	68d2      	ldr	r2, [r2, #12]
 800799e:	2a00      	cmp	r2, #0
 80079a0:	d0d0      	beq.n	8007944 <forward_conv2d_if32of32wf32+0xe0>
 80079a2:	2b03      	cmp	r3, #3
 80079a4:	d022      	beq.n	80079ec <forward_conv2d_if32of32wf32+0x188>
 80079a6:	f8dc 3028 	ldr.w	r3, [ip, #40]	; 0x28
 80079aa:	b1cb      	cbz	r3, 80079e0 <forward_conv2d_if32of32wf32+0x17c>
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	b1bb      	cbz	r3, 80079e0 <forward_conv2d_if32of32wf32+0x17c>
 80079b0:	f8d3 c018 	ldr.w	ip, [r3, #24]
 80079b4:	f3c1 13c6 	ubfx	r3, r1, #7, #7
 80079b8:	f3c1 5141 	ubfx	r1, r1, #21, #2
 80079bc:	410b      	asrs	r3, r1
 80079be:	e9dc 1001 	ldrd	r1, r0, [ip, #4]
 80079c2:	b29b      	uxth	r3, r3
 80079c4:	9101      	str	r1, [sp, #4]
 80079c6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 80079c8:	9100      	str	r1, [sp, #0]
 80079ca:	4649      	mov	r1, r9
 80079cc:	2800      	cmp	r0, #0
 80079ce:	bf18      	it	ne
 80079d0:	4681      	movne	r9, r0
 80079d2:	f7ff fef7 	bl	80077c4 <ai_dict_decompress_f32>
 80079d6:	e7b5      	b.n	8007944 <forward_conv2d_if32of32wf32+0xe0>
 80079d8:	4634      	mov	r4, r6
 80079da:	e767      	b.n	80078ac <forward_conv2d_if32of32wf32+0x48>
 80079dc:	2600      	movs	r6, #0
 80079de:	e765      	b.n	80078ac <forward_conv2d_if32of32wf32+0x48>
 80079e0:	2300      	movs	r3, #0
 80079e2:	699b      	ldr	r3, [r3, #24]
 80079e4:	deff      	udf	#255	; 0xff
 80079e6:	2300      	movs	r3, #0
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	deff      	udf	#255	; 0xff
 80079ec:	2300      	movs	r3, #0
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	deff      	udf	#255	; 0xff
 80079f2:	bf00      	nop

080079f4 <forward_dense>:
 80079f4:	6983      	ldr	r3, [r0, #24]
 80079f6:	881a      	ldrh	r2, [r3, #0]
 80079f8:	2a00      	cmp	r2, #0
 80079fa:	f000 80f0 	beq.w	8007bde <forward_dense+0x1ea>
 80079fe:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a02:	ed2d 8b02 	vpush	{d8}
 8007a06:	6858      	ldr	r0, [r3, #4]
 8007a08:	b09b      	sub	sp, #108	; 0x6c
 8007a0a:	6845      	ldr	r5, [r0, #4]
 8007a0c:	b105      	cbz	r5, 8007a10 <forward_dense+0x1c>
 8007a0e:	682d      	ldr	r5, [r5, #0]
 8007a10:	2a01      	cmp	r2, #1
 8007a12:	f000 840a 	beq.w	800822a <forward_dense+0x836>
 8007a16:	6906      	ldr	r6, [r0, #16]
 8007a18:	b106      	cbz	r6, 8007a1c <forward_dense+0x28>
 8007a1a:	6836      	ldr	r6, [r6, #0]
 8007a1c:	2a02      	cmp	r2, #2
 8007a1e:	f000 80e0 	beq.w	8007be2 <forward_dense+0x1ee>
 8007a22:	69c3      	ldr	r3, [r0, #28]
 8007a24:	930d      	str	r3, [sp, #52]	; 0x34
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	f000 83f1 	beq.w	800820e <forward_dense+0x81a>
 8007a2c:	4619      	mov	r1, r3
 8007a2e:	8b03      	ldrh	r3, [r0, #24]
 8007a30:	6809      	ldr	r1, [r1, #0]
 8007a32:	2b01      	cmp	r3, #1
 8007a34:	910f      	str	r1, [sp, #60]	; 0x3c
 8007a36:	f240 83ec 	bls.w	8008212 <forward_dense+0x81e>
 8007a3a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	930d      	str	r3, [sp, #52]	; 0x34
 8007a40:	460b      	mov	r3, r1
 8007a42:	f8d3 8018 	ldr.w	r8, [r3, #24]
 8007a46:	2a03      	cmp	r2, #3
 8007a48:	68eb      	ldr	r3, [r5, #12]
 8007a4a:	68f7      	ldr	r7, [r6, #12]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	687c      	ldr	r4, [r7, #4]
 8007a50:	9317      	str	r3, [sp, #92]	; 0x5c
 8007a52:	f8d8 3000 	ldr.w	r3, [r8]
 8007a56:	4621      	mov	r1, r4
 8007a58:	9419      	str	r4, [sp, #100]	; 0x64
 8007a5a:	f3c3 1ec6 	ubfx	lr, r3, #7, #7
 8007a5e:	f3c3 5c41 	ubfx	ip, r3, #21, #2
 8007a62:	e9d7 4702 	ldrd	r4, r7, [r7, #8]
 8007a66:	fb01 f404 	mul.w	r4, r1, r4
 8007a6a:	fa4e f10c 	asr.w	r1, lr, ip
 8007a6e:	9116      	str	r1, [sp, #88]	; 0x58
 8007a70:	f000 83d8 	beq.w	8008224 <forward_dense+0x830>
 8007a74:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8007a76:	f3c3 4343 	ubfx	r3, r3, #17, #4
 8007a7a:	2a00      	cmp	r2, #0
 8007a7c:	f000 83c2 	beq.w	8008204 <forward_dense+0x810>
 8007a80:	6812      	ldr	r2, [r2, #0]
 8007a82:	2a00      	cmp	r2, #0
 8007a84:	f000 83be 	beq.w	8008204 <forward_dense+0x810>
 8007a88:	2b04      	cmp	r3, #4
 8007a8a:	f8d2 9018 	ldr.w	r9, [r2, #24]
 8007a8e:	f000 83a8 	beq.w	80081e2 <forward_dense+0x7ee>
 8007a92:	2b08      	cmp	r3, #8
 8007a94:	f000 83a5 	beq.w	80081e2 <forward_dense+0x7ee>
 8007a98:	f04f 0a00 	mov.w	sl, #0
 8007a9c:	69ab      	ldr	r3, [r5, #24]
 8007a9e:	fb07 f404 	mul.w	r4, r7, r4
 8007aa2:	69b2      	ldr	r2, [r6, #24]
 8007aa4:	f8d3 9008 	ldr.w	r9, [r3, #8]
 8007aa8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007aaa:	6892      	ldr	r2, [r2, #8]
 8007aac:	695b      	ldr	r3, [r3, #20]
 8007aae:	eb02 0184 	add.w	r1, r2, r4, lsl #2
 8007ab2:	9206      	str	r2, [sp, #24]
 8007ab4:	685b      	ldr	r3, [r3, #4]
 8007ab6:	428a      	cmp	r2, r1
 8007ab8:	9110      	str	r1, [sp, #64]	; 0x40
 8007aba:	9304      	str	r3, [sp, #16]
 8007abc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007abe:	ea4f 0083 	mov.w	r0, r3, lsl #2
 8007ac2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007ac6:	900e      	str	r0, [sp, #56]	; 0x38
 8007ac8:	9303      	str	r3, [sp, #12]
 8007aca:	f080 8380 	bcs.w	80081ce <forward_dense+0x7da>
 8007ace:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007ad0:	4654      	mov	r4, sl
 8007ad2:	4bb9      	ldr	r3, [pc, #740]	; (8007db8 <forward_dense+0x3c4>)
 8007ad4:	46ca      	mov	sl, r9
 8007ad6:	08d0      	lsrs	r0, r2, #3
 8007ad8:	ed9f 8ab8 	vldr	s16, [pc, #736]	; 8007dbc <forward_dense+0x3c8>
 8007adc:	4413      	add	r3, r2
 8007ade:	9009      	str	r0, [sp, #36]	; 0x24
 8007ae0:	0099      	lsls	r1, r3, #2
 8007ae2:	f022 0301 	bic.w	r3, r2, #1
 8007ae6:	f002 0201 	and.w	r2, r2, #1
 8007aea:	eb09 0383 	add.w	r3, r9, r3, lsl #2
 8007aee:	9118      	str	r1, [sp, #96]	; 0x60
 8007af0:	920a      	str	r2, [sp, #40]	; 0x28
 8007af2:	eb09 1240 	add.w	r2, r9, r0, lsl #5
 8007af6:	9305      	str	r3, [sp, #20]
 8007af8:	f101 0320 	add.w	r3, r1, #32
 8007afc:	9207      	str	r2, [sp, #28]
 8007afe:	9311      	str	r3, [sp, #68]	; 0x44
 8007b00:	444b      	add	r3, r9
 8007b02:	469b      	mov	fp, r3
 8007b04:	930b      	str	r3, [sp, #44]	; 0x2c
 8007b06:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007b08:	699b      	ldr	r3, [r3, #24]
 8007b0a:	689a      	ldr	r2, [r3, #8]
 8007b0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007b0e:	b10b      	cbz	r3, 8007b14 <forward_dense+0x120>
 8007b10:	699b      	ldr	r3, [r3, #24]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	2c00      	cmp	r4, #0
 8007b16:	f000 834b 	beq.w	80081b0 <forward_dense+0x7bc>
 8007b1a:	9916      	ldr	r1, [sp, #88]	; 0x58
 8007b1c:	2904      	cmp	r1, #4
 8007b1e:	f000 826a 	beq.w	8007ff6 <forward_dense+0x602>
 8007b22:	9903      	ldr	r1, [sp, #12]
 8007b24:	9806      	ldr	r0, [sp, #24]
 8007b26:	4281      	cmp	r1, r0
 8007b28:	f240 8356 	bls.w	80081d8 <forward_dense+0x7e4>
 8007b2c:	4686      	mov	lr, r0
 8007b2e:	9818      	ldr	r0, [sp, #96]	; 0x60
 8007b30:	eb00 090a 	add.w	r9, r0, sl
 8007b34:	0941      	lsrs	r1, r0, #5
 8007b36:	f10a 0004 	add.w	r0, sl, #4
 8007b3a:	f8cd 9020 	str.w	r9, [sp, #32]
 8007b3e:	9012      	str	r0, [sp, #72]	; 0x48
 8007b40:	1c48      	adds	r0, r1, #1
 8007b42:	00c9      	lsls	r1, r1, #3
 8007b44:	3110      	adds	r1, #16
 8007b46:	9115      	str	r1, [sp, #84]	; 0x54
 8007b48:	00c1      	lsls	r1, r0, #3
 8007b4a:	9113      	str	r1, [sp, #76]	; 0x4c
 8007b4c:	eb0a 1140 	add.w	r1, sl, r0, lsl #5
 8007b50:	9114      	str	r1, [sp, #80]	; 0x50
 8007b52:	f1a9 0104 	sub.w	r1, r9, #4
 8007b56:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
 8007b5a:	910c      	str	r1, [sp, #48]	; 0x30
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	f000 8128 	beq.w	8007db2 <forward_dense+0x3be>
 8007b62:	ecb3 5a01 	vldmia	r3!, {s10}
 8007b66:	f1b9 0f07 	cmp.w	r9, #7
 8007b6a:	d83d      	bhi.n	8007be8 <forward_dense+0x1f4>
 8007b6c:	45da      	cmp	sl, fp
 8007b6e:	d211      	bcs.n	8007b94 <forward_dense+0x1a0>
 8007b70:	eddf 7a92 	vldr	s15, [pc, #584]	; 8007dbc <forward_dense+0x3c8>
 8007b74:	4650      	mov	r0, sl
 8007b76:	4615      	mov	r5, r2
 8007b78:	f815 1b01 	ldrb.w	r1, [r5], #1
 8007b7c:	ecb0 7a01 	vldmia	r0!, {s14}
 8007b80:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007b84:	4558      	cmp	r0, fp
 8007b86:	edd1 6a00 	vldr	s13, [r1]
 8007b8a:	eee6 7a87 	vfma.f32	s15, s13, s14
 8007b8e:	d3f3      	bcc.n	8007b78 <forward_dense+0x184>
 8007b90:	ee35 5a27 	vadd.f32	s10, s10, s15
 8007b94:	9904      	ldr	r1, [sp, #16]
 8007b96:	ecae 5a01 	vstmia	lr!, {s10}
 8007b9a:	440a      	add	r2, r1
 8007b9c:	9903      	ldr	r1, [sp, #12]
 8007b9e:	458e      	cmp	lr, r1
 8007ba0:	d3dc      	bcc.n	8007b5c <forward_dense+0x168>
 8007ba2:	9a06      	ldr	r2, [sp, #24]
 8007ba4:	1a8b      	subs	r3, r1, r2
 8007ba6:	3b01      	subs	r3, #1
 8007ba8:	f023 0303 	bic.w	r3, r3, #3
 8007bac:	3304      	adds	r3, #4
 8007bae:	18d3      	adds	r3, r2, r3
 8007bb0:	4619      	mov	r1, r3
 8007bb2:	9306      	str	r3, [sp, #24]
 8007bb4:	9b03      	ldr	r3, [sp, #12]
 8007bb6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007bb8:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007bba:	4413      	add	r3, r2
 8007bbc:	9a07      	ldr	r2, [sp, #28]
 8007bbe:	4281      	cmp	r1, r0
 8007bc0:	9303      	str	r3, [sp, #12]
 8007bc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007bc4:	441a      	add	r2, r3
 8007bc6:	449b      	add	fp, r3
 8007bc8:	9207      	str	r2, [sp, #28]
 8007bca:	9a05      	ldr	r2, [sp, #20]
 8007bcc:	441a      	add	r2, r3
 8007bce:	9205      	str	r2, [sp, #20]
 8007bd0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007bd2:	4692      	mov	sl, r2
 8007bd4:	f080 82fb 	bcs.w	80081ce <forward_dense+0x7da>
 8007bd8:	441a      	add	r2, r3
 8007bda:	920b      	str	r2, [sp, #44]	; 0x2c
 8007bdc:	e793      	b.n	8007b06 <forward_dense+0x112>
 8007bde:	6853      	ldr	r3, [r2, #4]
 8007be0:	deff      	udf	#255	; 0xff
 8007be2:	2300      	movs	r3, #0
 8007be4:	685b      	ldr	r3, [r3, #4]
 8007be6:	deff      	udf	#255	; 0xff
 8007be8:	f002 0103 	and.w	r1, r2, #3
 8007bec:	2902      	cmp	r1, #2
 8007bee:	f000 81e6 	beq.w	8007fbe <forward_dense+0x5ca>
 8007bf2:	2903      	cmp	r1, #3
 8007bf4:	f000 80e4 	beq.w	8007dc0 <forward_dense+0x3cc>
 8007bf8:	2901      	cmp	r1, #1
 8007bfa:	f000 81ef 	beq.w	8007fdc <forward_dense+0x5e8>
 8007bfe:	9908      	ldr	r1, [sp, #32]
 8007c00:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8007dbc <forward_dense+0x3c8>
 8007c04:	458a      	cmp	sl, r1
 8007c06:	f200 82e9 	bhi.w	80081dc <forward_dense+0x7e8>
 8007c0a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007c0c:	f102 0108 	add.w	r1, r2, #8
 8007c10:	f10a 0020 	add.w	r0, sl, #32
 8007c14:	18ae      	adds	r6, r5, r2
 8007c16:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8007c1a:	3108      	adds	r1, #8
 8007c1c:	ed50 2a07 	vldr	s5, [r0, #-28]	; 0xffffffe4
 8007c20:	3020      	adds	r0, #32
 8007c22:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007c26:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 8007c2a:	ed50 3a0e 	vldr	s7, [r0, #-56]	; 0xffffffc8
 8007c2e:	edd5 7a00 	vldr	s15, [r5]
 8007c32:	f811 5c10 	ldrb.w	r5, [r1, #-16]
 8007c36:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8007c3a:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 8007c3e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007c42:	ed50 4a0c 	vldr	s9, [r0, #-48]	; 0xffffffd0
 8007c46:	ed50 5a0b 	vldr	s11, [r0, #-44]	; 0xffffffd4
 8007c4a:	edd5 2a00 	vldr	s5, [r5]
 8007c4e:	f811 5c0e 	ldrb.w	r5, [r1, #-14]
 8007c52:	eee2 7a83 	vfma.f32	s15, s5, s6
 8007c56:	ed10 6a0a 	vldr	s12, [r0, #-40]	; 0xffffffd8
 8007c5a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007c5e:	ed50 6a09 	vldr	s13, [r0, #-36]	; 0xffffffdc
 8007c62:	ed95 3a00 	vldr	s6, [r5]
 8007c66:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 8007c6a:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007c6e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007c72:	edd5 3a00 	vldr	s7, [r5]
 8007c76:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 8007c7a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007c7e:	eee3 7a84 	vfma.f32	s15, s7, s8
 8007c82:	ed95 4a00 	vldr	s8, [r5]
 8007c86:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 8007c8a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007c8e:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007c92:	edd5 4a00 	vldr	s9, [r5]
 8007c96:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8007c9a:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007c9e:	eee4 7aa5 	vfma.f32	s15, s9, s11
 8007ca2:	edd5 5a00 	vldr	s11, [r5]
 8007ca6:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 8007caa:	428e      	cmp	r6, r1
 8007cac:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007cb0:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007cb4:	ed95 6a00 	vldr	s12, [r5]
 8007cb8:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007cbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007cc0:	d1a9      	bne.n	8007c16 <forward_dense+0x222>
 8007cc2:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8007cc4:	1850      	adds	r0, r2, r1
 8007cc6:	9914      	ldr	r1, [sp, #80]	; 0x50
 8007cc8:	4559      	cmp	r1, fp
 8007cca:	d26f      	bcs.n	8007dac <forward_dense+0x3b8>
 8007ccc:	7805      	ldrb	r5, [r0, #0]
 8007cce:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007cd2:	edd5 7a00 	vldr	s15, [r5]
 8007cd6:	460d      	mov	r5, r1
 8007cd8:	ecf5 6a01 	vldmia	r5!, {s13}
 8007cdc:	45ab      	cmp	fp, r5
 8007cde:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007ce2:	d963      	bls.n	8007dac <forward_dense+0x3b8>
 8007ce4:	7845      	ldrb	r5, [r0, #1]
 8007ce6:	edd1 6a01 	vldr	s13, [r1, #4]
 8007cea:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007cee:	edd5 7a00 	vldr	s15, [r5]
 8007cf2:	f101 0508 	add.w	r5, r1, #8
 8007cf6:	45ab      	cmp	fp, r5
 8007cf8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007cfc:	d956      	bls.n	8007dac <forward_dense+0x3b8>
 8007cfe:	7885      	ldrb	r5, [r0, #2]
 8007d00:	edd1 6a02 	vldr	s13, [r1, #8]
 8007d04:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007d08:	edd5 7a00 	vldr	s15, [r5]
 8007d0c:	f101 050c 	add.w	r5, r1, #12
 8007d10:	45ab      	cmp	fp, r5
 8007d12:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007d16:	d949      	bls.n	8007dac <forward_dense+0x3b8>
 8007d18:	78c5      	ldrb	r5, [r0, #3]
 8007d1a:	edd1 6a03 	vldr	s13, [r1, #12]
 8007d1e:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007d22:	edd5 7a00 	vldr	s15, [r5]
 8007d26:	f101 0510 	add.w	r5, r1, #16
 8007d2a:	45ab      	cmp	fp, r5
 8007d2c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007d30:	d93c      	bls.n	8007dac <forward_dense+0x3b8>
 8007d32:	7905      	ldrb	r5, [r0, #4]
 8007d34:	edd1 6a04 	vldr	s13, [r1, #16]
 8007d38:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007d3c:	edd5 7a00 	vldr	s15, [r5]
 8007d40:	f101 0514 	add.w	r5, r1, #20
 8007d44:	45ab      	cmp	fp, r5
 8007d46:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007d4a:	d92f      	bls.n	8007dac <forward_dense+0x3b8>
 8007d4c:	7945      	ldrb	r5, [r0, #5]
 8007d4e:	edd1 6a05 	vldr	s13, [r1, #20]
 8007d52:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007d56:	edd5 7a00 	vldr	s15, [r5]
 8007d5a:	f101 0518 	add.w	r5, r1, #24
 8007d5e:	45ab      	cmp	fp, r5
 8007d60:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007d64:	d922      	bls.n	8007dac <forward_dense+0x3b8>
 8007d66:	7985      	ldrb	r5, [r0, #6]
 8007d68:	edd1 6a06 	vldr	s13, [r1, #24]
 8007d6c:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007d70:	edd5 7a00 	vldr	s15, [r5]
 8007d74:	f101 051c 	add.w	r5, r1, #28
 8007d78:	45ab      	cmp	fp, r5
 8007d7a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007d7e:	d915      	bls.n	8007dac <forward_dense+0x3b8>
 8007d80:	79c5      	ldrb	r5, [r0, #7]
 8007d82:	edd1 6a07 	vldr	s13, [r1, #28]
 8007d86:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007d8a:	edd5 7a00 	vldr	s15, [r5]
 8007d8e:	f101 0520 	add.w	r5, r1, #32
 8007d92:	45ab      	cmp	fp, r5
 8007d94:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007d98:	d908      	bls.n	8007dac <forward_dense+0x3b8>
 8007d9a:	edd1 7a08 	vldr	s15, [r1, #32]
 8007d9e:	7a01      	ldrb	r1, [r0, #8]
 8007da0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007da4:	edd1 6a00 	vldr	s13, [r1]
 8007da8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007dac:	ee35 5a07 	vadd.f32	s10, s10, s14
 8007db0:	e6f0      	b.n	8007b94 <forward_dense+0x1a0>
 8007db2:	ed9f 5a02 	vldr	s10, [pc, #8]	; 8007dbc <forward_dense+0x3c8>
 8007db6:	e6d6      	b.n	8007b66 <forward_dense+0x172>
 8007db8:	3ffffff8 	.word	0x3ffffff8
 8007dbc:	00000000 	.word	0x00000000
 8007dc0:	eeb0 7a48 	vmov.f32	s14, s16
 8007dc4:	4650      	mov	r0, sl
 8007dc6:	4611      	mov	r1, r2
 8007dc8:	468c      	mov	ip, r1
 8007dca:	4606      	mov	r6, r0
 8007dcc:	f81c 5b01 	ldrb.w	r5, [ip], #1
 8007dd0:	ecf6 7a01 	vldmia	r6!, {s15}
 8007dd4:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007dd8:	edd5 6a00 	vldr	s13, [r5]
 8007ddc:	9d08      	ldr	r5, [sp, #32]
 8007dde:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007de2:	42ae      	cmp	r6, r5
 8007de4:	d866      	bhi.n	8007eb4 <forward_dense+0x4c0>
 8007de6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007de8:	f101 0711 	add.w	r7, r1, #17
 8007dec:	3109      	adds	r1, #9
 8007dee:	eba5 0800 	sub.w	r8, r5, r0
 8007df2:	3024      	adds	r0, #36	; 0x24
 8007df4:	ea4f 1858 	mov.w	r8, r8, lsr #5
 8007df8:	eb07 07c8 	add.w	r7, r7, r8, lsl #3
 8007dfc:	f811 5c07 	ldrb.w	r5, [r1, #-7]
 8007e00:	3108      	adds	r1, #8
 8007e02:	ed50 2a07 	vldr	s5, [r0, #-28]	; 0xffffffe4
 8007e06:	3020      	adds	r0, #32
 8007e08:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e0c:	ed10 3a10 	vldr	s6, [r0, #-64]	; 0xffffffc0
 8007e10:	ed50 3a0e 	vldr	s7, [r0, #-56]	; 0xffffffc8
 8007e14:	edd5 7a00 	vldr	s15, [r5]
 8007e18:	f811 5c10 	ldrb.w	r5, [r1, #-16]
 8007e1c:	ee67 7aa2 	vmul.f32	s15, s15, s5
 8007e20:	ed10 4a0d 	vldr	s8, [r0, #-52]	; 0xffffffcc
 8007e24:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e28:	ed50 4a0c 	vldr	s9, [r0, #-48]	; 0xffffffd0
 8007e2c:	ed50 5a0b 	vldr	s11, [r0, #-44]	; 0xffffffd4
 8007e30:	edd5 2a00 	vldr	s5, [r5]
 8007e34:	f811 5c0e 	ldrb.w	r5, [r1, #-14]
 8007e38:	eee2 7a83 	vfma.f32	s15, s5, s6
 8007e3c:	ed10 6a0a 	vldr	s12, [r0, #-40]	; 0xffffffd8
 8007e40:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e44:	ed50 6a09 	vldr	s13, [r0, #-36]	; 0xffffffdc
 8007e48:	ed95 3a00 	vldr	s6, [r5]
 8007e4c:	f811 5c0d 	ldrb.w	r5, [r1, #-13]
 8007e50:	eee3 7a23 	vfma.f32	s15, s6, s7
 8007e54:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e58:	edd5 3a00 	vldr	s7, [r5]
 8007e5c:	f811 5c0c 	ldrb.w	r5, [r1, #-12]
 8007e60:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e64:	eee3 7a84 	vfma.f32	s15, s7, s8
 8007e68:	ed95 4a00 	vldr	s8, [r5]
 8007e6c:	f811 5c0b 	ldrb.w	r5, [r1, #-11]
 8007e70:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e74:	eee4 7a24 	vfma.f32	s15, s8, s9
 8007e78:	edd5 4a00 	vldr	s9, [r5]
 8007e7c:	f811 5c0a 	ldrb.w	r5, [r1, #-10]
 8007e80:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e84:	eee4 7aa5 	vfma.f32	s15, s9, s11
 8007e88:	edd5 5a00 	vldr	s11, [r5]
 8007e8c:	f811 5c09 	ldrb.w	r5, [r1, #-9]
 8007e90:	428f      	cmp	r7, r1
 8007e92:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007e96:	eee5 7a86 	vfma.f32	s15, s11, s12
 8007e9a:	ed95 6a00 	vldr	s12, [r5]
 8007e9e:	eee6 7a26 	vfma.f32	s15, s12, s13
 8007ea2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8007ea6:	d1a9      	bne.n	8007dfc <forward_dense+0x408>
 8007ea8:	f108 0801 	add.w	r8, r8, #1
 8007eac:	eb0c 0cc8 	add.w	ip, ip, r8, lsl #3
 8007eb0:	eb06 1648 	add.w	r6, r6, r8, lsl #5
 8007eb4:	455e      	cmp	r6, fp
 8007eb6:	f4bf af79 	bcs.w	8007dac <forward_dense+0x3b8>
 8007eba:	f89c 1000 	ldrb.w	r1, [ip]
 8007ebe:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007ec2:	edd1 7a00 	vldr	s15, [r1]
 8007ec6:	4631      	mov	r1, r6
 8007ec8:	ecf1 6a01 	vldmia	r1!, {s13}
 8007ecc:	458b      	cmp	fp, r1
 8007ece:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007ed2:	f67f af6b 	bls.w	8007dac <forward_dense+0x3b8>
 8007ed6:	f89c 1001 	ldrb.w	r1, [ip, #1]
 8007eda:	edd6 6a01 	vldr	s13, [r6, #4]
 8007ede:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007ee2:	edd1 7a00 	vldr	s15, [r1]
 8007ee6:	f106 0108 	add.w	r1, r6, #8
 8007eea:	458b      	cmp	fp, r1
 8007eec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007ef0:	f67f af5c 	bls.w	8007dac <forward_dense+0x3b8>
 8007ef4:	f89c 1002 	ldrb.w	r1, [ip, #2]
 8007ef8:	edd6 6a02 	vldr	s13, [r6, #8]
 8007efc:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007f00:	edd1 7a00 	vldr	s15, [r1]
 8007f04:	f106 010c 	add.w	r1, r6, #12
 8007f08:	458b      	cmp	fp, r1
 8007f0a:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007f0e:	f67f af4d 	bls.w	8007dac <forward_dense+0x3b8>
 8007f12:	f89c 1003 	ldrb.w	r1, [ip, #3]
 8007f16:	edd6 6a03 	vldr	s13, [r6, #12]
 8007f1a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007f1e:	edd1 7a00 	vldr	s15, [r1]
 8007f22:	f106 0110 	add.w	r1, r6, #16
 8007f26:	458b      	cmp	fp, r1
 8007f28:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007f2c:	f67f af3e 	bls.w	8007dac <forward_dense+0x3b8>
 8007f30:	f89c 1004 	ldrb.w	r1, [ip, #4]
 8007f34:	edd6 6a04 	vldr	s13, [r6, #16]
 8007f38:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007f3c:	edd1 7a00 	vldr	s15, [r1]
 8007f40:	f106 0114 	add.w	r1, r6, #20
 8007f44:	458b      	cmp	fp, r1
 8007f46:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007f4a:	f67f af2f 	bls.w	8007dac <forward_dense+0x3b8>
 8007f4e:	f89c 1005 	ldrb.w	r1, [ip, #5]
 8007f52:	edd6 6a05 	vldr	s13, [r6, #20]
 8007f56:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007f5a:	edd1 7a00 	vldr	s15, [r1]
 8007f5e:	f106 0118 	add.w	r1, r6, #24
 8007f62:	458b      	cmp	fp, r1
 8007f64:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007f68:	f67f af20 	bls.w	8007dac <forward_dense+0x3b8>
 8007f6c:	f89c 1006 	ldrb.w	r1, [ip, #6]
 8007f70:	edd6 6a06 	vldr	s13, [r6, #24]
 8007f74:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007f78:	edd1 7a00 	vldr	s15, [r1]
 8007f7c:	f106 011c 	add.w	r1, r6, #28
 8007f80:	458b      	cmp	fp, r1
 8007f82:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007f86:	f67f af11 	bls.w	8007dac <forward_dense+0x3b8>
 8007f8a:	f89c 1007 	ldrb.w	r1, [ip, #7]
 8007f8e:	edd6 6a07 	vldr	s13, [r6, #28]
 8007f92:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007f96:	edd1 7a00 	vldr	s15, [r1]
 8007f9a:	f106 0120 	add.w	r1, r6, #32
 8007f9e:	458b      	cmp	fp, r1
 8007fa0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007fa4:	f67f af02 	bls.w	8007dac <forward_dense+0x3b8>
 8007fa8:	f89c 1008 	ldrb.w	r1, [ip, #8]
 8007fac:	edd6 7a08 	vldr	s15, [r6, #32]
 8007fb0:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8007fb4:	edd1 6a00 	vldr	s13, [r1]
 8007fb8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007fbc:	e6f6      	b.n	8007dac <forward_dense+0x3b8>
 8007fbe:	eeb0 7a48 	vmov.f32	s14, s16
 8007fc2:	4650      	mov	r0, sl
 8007fc4:	4611      	mov	r1, r2
 8007fc6:	f811 5b01 	ldrb.w	r5, [r1], #1
 8007fca:	ecf0 7a01 	vldmia	r0!, {s15}
 8007fce:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007fd2:	edd5 6a00 	vldr	s13, [r5]
 8007fd6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8007fda:	e6f5      	b.n	8007dc8 <forward_dense+0x3d4>
 8007fdc:	4611      	mov	r1, r2
 8007fde:	edda 7a00 	vldr	s15, [sl]
 8007fe2:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007fe4:	f811 5b01 	ldrb.w	r5, [r1], #1
 8007fe8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8007fec:	ed95 7a00 	vldr	s14, [r5]
 8007ff0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007ff4:	e7e7      	b.n	8007fc6 <forward_dense+0x5d2>
 8007ff6:	9803      	ldr	r0, [sp, #12]
 8007ff8:	9906      	ldr	r1, [sp, #24]
 8007ffa:	4288      	cmp	r0, r1
 8007ffc:	f67f adda 	bls.w	8007bb4 <forward_dense+0x1c0>
 8008000:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008002:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8008006:	468b      	mov	fp, r1
 8008008:	f100 0c01 	add.w	ip, r0, #1
 800800c:	9805      	ldr	r0, [sp, #20]
 800800e:	eb02 0c8c 	add.w	ip, r2, ip, lsl #2
 8008012:	3801      	subs	r0, #1
 8008014:	9008      	str	r0, [sp, #32]
 8008016:	2b00      	cmp	r3, #0
 8008018:	f000 80bf 	beq.w	800819a <forward_dense+0x7a6>
 800801c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800801e:	ecf3 2a01 	vldmia	r3!, {s5}
 8008022:	ed1f 7a9a 	vldr	s14, [pc, #-616]	; 8007dbc <forward_dense+0x3c8>
 8008026:	2900      	cmp	r1, #0
 8008028:	f000 80bf 	beq.w	80081aa <forward_dense+0x7b6>
 800802c:	1d10      	adds	r0, r2, #4
 800802e:	f10a 0120 	add.w	r1, sl, #32
 8008032:	f810 7c04 	ldrb.w	r7, [r0, #-4]
 8008036:	3004      	adds	r0, #4
 8008038:	ed11 2a07 	vldr	s4, [r1, #-28]	; 0xffffffe4
 800803c:	3120      	adds	r1, #32
 800803e:	f007 0e0f 	and.w	lr, r7, #15
 8008042:	093f      	lsrs	r7, r7, #4
 8008044:	f810 6c07 	ldrb.w	r6, [r0, #-7]
 8008048:	eb04 0e8e 	add.w	lr, r4, lr, lsl #2
 800804c:	ed11 4a10 	vldr	s8, [r1, #-64]	; 0xffffffc0
 8008050:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 8008054:	ed51 3a0e 	vldr	s7, [r1, #-56]	; 0xffffffc8
 8008058:	edde 7a00 	vldr	s15, [lr]
 800805c:	ed97 3a00 	vldr	s6, [r7]
 8008060:	0937      	lsrs	r7, r6, #4
 8008062:	ee67 7a82 	vmul.f32	s15, s15, s4
 8008066:	f006 060f 	and.w	r6, r6, #15
 800806a:	eb04 0787 	add.w	r7, r4, r7, lsl #2
 800806e:	f810 5c06 	ldrb.w	r5, [r0, #-6]
 8008072:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008076:	ed11 5a0d 	vldr	s10, [r1, #-52]	; 0xffffffcc
 800807a:	eee3 7a04 	vfma.f32	s15, s6, s8
 800807e:	ed97 3a00 	vldr	s6, [r7]
 8008082:	ed96 4a00 	vldr	s8, [r6]
 8008086:	092e      	lsrs	r6, r5, #4
 8008088:	ed51 4a0c 	vldr	s9, [r1, #-48]	; 0xffffffd0
 800808c:	f005 050f 	and.w	r5, r5, #15
 8008090:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8008094:	ed11 6a0b 	vldr	s12, [r1, #-44]	; 0xffffffd4
 8008098:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800809c:	ed51 5a0a 	vldr	s11, [r1, #-40]	; 0xffffffd8
 80080a0:	ed51 6a09 	vldr	s13, [r1, #-36]	; 0xffffffdc
 80080a4:	eee3 7a23 	vfma.f32	s15, s6, s7
 80080a8:	eee4 7a05 	vfma.f32	s15, s8, s10
 80080ac:	ed96 4a00 	vldr	s8, [r6]
 80080b0:	ed95 5a00 	vldr	s10, [r5]
 80080b4:	f810 5c05 	ldrb.w	r5, [r0, #-5]
 80080b8:	4560      	cmp	r0, ip
 80080ba:	ea4f 1615 	mov.w	r6, r5, lsr #4
 80080be:	f005 050f 	and.w	r5, r5, #15
 80080c2:	eee4 7a24 	vfma.f32	s15, s8, s9
 80080c6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80080ca:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 80080ce:	eee5 7a06 	vfma.f32	s15, s10, s12
 80080d2:	ed96 5a00 	vldr	s10, [r6]
 80080d6:	ed95 6a00 	vldr	s12, [r5]
 80080da:	eee5 7a25 	vfma.f32	s15, s10, s11
 80080de:	eee6 7a26 	vfma.f32	s15, s12, s13
 80080e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80080e6:	d1a4      	bne.n	8008032 <forward_dense+0x63e>
 80080e8:	f1ac 0804 	sub.w	r8, ip, #4
 80080ec:	f8dd e01c 	ldr.w	lr, [sp, #28]
 80080f0:	9905      	ldr	r1, [sp, #20]
 80080f2:	458e      	cmp	lr, r1
 80080f4:	d229      	bcs.n	800814a <forward_dense+0x756>
 80080f6:	9908      	ldr	r1, [sp, #32]
 80080f8:	f10e 0008 	add.w	r0, lr, #8
 80080fc:	f108 36ff 	add.w	r6, r8, #4294967295	; 0xffffffff
 8008100:	eba1 070e 	sub.w	r7, r1, lr
 8008104:	ea4f 09d7 	mov.w	r9, r7, lsr #3
 8008108:	eb08 07d7 	add.w	r7, r8, r7, lsr #3
 800810c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8008110:	3008      	adds	r0, #8
 8008112:	ed50 5a03 	vldr	s11, [r0, #-12]
 8008116:	f001 050f 	and.w	r5, r1, #15
 800811a:	0909      	lsrs	r1, r1, #4
 800811c:	ed50 6a04 	vldr	s13, [r0, #-16]
 8008120:	42b7      	cmp	r7, r6
 8008122:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 8008126:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800812a:	edd5 7a00 	vldr	s15, [r5]
 800812e:	ed91 6a00 	vldr	s12, [r1]
 8008132:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8008136:	eee6 7a26 	vfma.f32	s15, s12, s13
 800813a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800813e:	d1e5      	bne.n	800810c <forward_dense+0x718>
 8008140:	f109 0901 	add.w	r9, r9, #1
 8008144:	44c8      	add	r8, r9
 8008146:	eb0e 0ec9 	add.w	lr, lr, r9, lsl #3
 800814a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800814c:	b1c1      	cbz	r1, 8008180 <forward_dense+0x78c>
 800814e:	f898 1000 	ldrb.w	r1, [r8]
 8008152:	edde 7a00 	vldr	s15, [lr]
 8008156:	0909      	lsrs	r1, r1, #4
 8008158:	9804      	ldr	r0, [sp, #16]
 800815a:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 800815e:	4402      	add	r2, r0
 8008160:	4484      	add	ip, r0
 8008162:	edd1 6a00 	vldr	s13, [r1]
 8008166:	9903      	ldr	r1, [sp, #12]
 8008168:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800816c:	ee72 2a87 	vadd.f32	s5, s5, s14
 8008170:	eceb 2a01 	vstmia	fp!, {s5}
 8008174:	4559      	cmp	r1, fp
 8008176:	f63f af4e 	bhi.w	8008016 <forward_dense+0x622>
 800817a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800817e:	e510      	b.n	8007ba2 <forward_dense+0x1ae>
 8008180:	9904      	ldr	r1, [sp, #16]
 8008182:	ee32 7a87 	vadd.f32	s14, s5, s14
 8008186:	440a      	add	r2, r1
 8008188:	448c      	add	ip, r1
 800818a:	9903      	ldr	r1, [sp, #12]
 800818c:	ecab 7a01 	vstmia	fp!, {s14}
 8008190:	458b      	cmp	fp, r1
 8008192:	d2f2      	bcs.n	800817a <forward_dense+0x786>
 8008194:	2b00      	cmp	r3, #0
 8008196:	f47f af41 	bne.w	800801c <forward_dense+0x628>
 800819a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800819c:	eef0 2a48 	vmov.f32	s5, s16
 80081a0:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8008230 <forward_dense+0x83c>
 80081a4:	2900      	cmp	r1, #0
 80081a6:	f47f af41 	bne.w	800802c <forward_dense+0x638>
 80081aa:	46d6      	mov	lr, sl
 80081ac:	4690      	mov	r8, r2
 80081ae:	e79f      	b.n	80080f0 <forward_dense+0x6fc>
 80081b0:	9819      	ldr	r0, [sp, #100]	; 0x64
 80081b2:	4651      	mov	r1, sl
 80081b4:	9d06      	ldr	r5, [sp, #24]
 80081b6:	9001      	str	r0, [sp, #4]
 80081b8:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80081ba:	9000      	str	r0, [sp, #0]
 80081bc:	4628      	mov	r0, r5
 80081be:	f000 fd99 	bl	8008cf4 <forward_lite_dense_if32of32wf32>
 80081c2:	462b      	mov	r3, r5
 80081c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80081c6:	4413      	add	r3, r2
 80081c8:	4619      	mov	r1, r3
 80081ca:	9306      	str	r3, [sp, #24]
 80081cc:	e4f2      	b.n	8007bb4 <forward_dense+0x1c0>
 80081ce:	b01b      	add	sp, #108	; 0x6c
 80081d0:	ecbd 8b02 	vpop	{d8}
 80081d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081d8:	4601      	mov	r1, r0
 80081da:	e4eb      	b.n	8007bb4 <forward_dense+0x1c0>
 80081dc:	4651      	mov	r1, sl
 80081de:	4610      	mov	r0, r2
 80081e0:	e572      	b.n	8007cc8 <forward_dense+0x2d4>
 80081e2:	f8d8 800c 	ldr.w	r8, [r8, #12]
 80081e6:	f1b9 0f00 	cmp.w	r9, #0
 80081ea:	d016      	beq.n	800821a <forward_dense+0x826>
 80081ec:	e9d9 0100 	ldrd	r0, r1, [r9]
 80081f0:	f7fd fa90 	bl	8005714 <ai_array_get_byte_size>
 80081f4:	f8d9 a00c 	ldr.w	sl, [r9, #12]
 80081f8:	4602      	mov	r2, r0
 80081fa:	4640      	mov	r0, r8
 80081fc:	4651      	mov	r1, sl
 80081fe:	f000 fea1 	bl	8008f44 <st_int8_copy>
 8008202:	e44b      	b.n	8007a9c <forward_dense+0xa8>
 8008204:	2b04      	cmp	r3, #4
 8008206:	d00a      	beq.n	800821e <forward_dense+0x82a>
 8008208:	f04f 0900 	mov.w	r9, #0
 800820c:	e441      	b.n	8007a92 <forward_dense+0x9e>
 800820e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008210:	e417      	b.n	8007a42 <forward_dense+0x4e>
 8008212:	2300      	movs	r3, #0
 8008214:	930d      	str	r3, [sp, #52]	; 0x34
 8008216:	460b      	mov	r3, r1
 8008218:	e413      	b.n	8007a42 <forward_dense+0x4e>
 800821a:	46c2      	mov	sl, r8
 800821c:	e43e      	b.n	8007a9c <forward_dense+0xa8>
 800821e:	f8d8 a00c 	ldr.w	sl, [r8, #12]
 8008222:	e43b      	b.n	8007a9c <forward_dense+0xa8>
 8008224:	2300      	movs	r3, #0
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	deff      	udf	#255	; 0xff
 800822a:	2300      	movs	r3, #0
 800822c:	685b      	ldr	r3, [r3, #4]
 800822e:	deff      	udf	#255	; 0xff
 8008230:	00000000 	.word	0x00000000

08008234 <forward_eltwise>:
 8008234:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008238:	6982      	ldr	r2, [r0, #24]
 800823a:	b09d      	sub	sp, #116	; 0x74
 800823c:	8811      	ldrh	r1, [r2, #0]
 800823e:	9003      	str	r0, [sp, #12]
 8008240:	2900      	cmp	r1, #0
 8008242:	f000 80c7 	beq.w	80083d4 <forward_eltwise+0x1a0>
 8008246:	6853      	ldr	r3, [r2, #4]
 8008248:	2b00      	cmp	r3, #0
 800824a:	f000 8116 	beq.w	800847a <forward_eltwise+0x246>
 800824e:	8818      	ldrh	r0, [r3, #0]
 8008250:	f8d3 8004 	ldr.w	r8, [r3, #4]
 8008254:	f1b8 0f00 	cmp.w	r8, #0
 8008258:	d001      	beq.n	800825e <forward_eltwise+0x2a>
 800825a:	f8d8 8000 	ldr.w	r8, [r8]
 800825e:	2901      	cmp	r1, #1
 8008260:	f000 810f 	beq.w	8008482 <forward_eltwise+0x24e>
 8008264:	691b      	ldr	r3, [r3, #16]
 8008266:	9300      	str	r3, [sp, #0]
 8008268:	b10b      	cbz	r3, 800826e <forward_eltwise+0x3a>
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	9300      	str	r3, [sp, #0]
 800826e:	2300      	movs	r3, #0
 8008270:	2801      	cmp	r0, #1
 8008272:	930d      	str	r3, [sp, #52]	; 0x34
 8008274:	9312      	str	r3, [sp, #72]	; 0x48
 8008276:	9317      	str	r3, [sp, #92]	; 0x5c
 8008278:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
 800827c:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 8008280:	e9cd 3313 	strd	r3, r3, [sp, #76]	; 0x4c
 8008284:	e9cd 3315 	strd	r3, r3, [sp, #84]	; 0x54
 8008288:	e9cd 3318 	strd	r3, r3, [sp, #96]	; 0x60
 800828c:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
 8008290:	ab0d      	add	r3, sp, #52	; 0x34
 8008292:	9308      	str	r3, [sp, #32]
 8008294:	ab12      	add	r3, sp, #72	; 0x48
 8008296:	930a      	str	r3, [sp, #40]	; 0x28
 8008298:	ab17      	add	r3, sp, #92	; 0x5c
 800829a:	930c      	str	r3, [sp, #48]	; 0x30
 800829c:	f240 5302 	movw	r3, #1282	; 0x502
 80082a0:	9307      	str	r3, [sp, #28]
 80082a2:	9309      	str	r3, [sp, #36]	; 0x24
 80082a4:	f240 5301 	movw	r3, #1281	; 0x501
 80082a8:	930b      	str	r3, [sp, #44]	; 0x2c
 80082aa:	9b03      	ldr	r3, [sp, #12]
 80082ac:	e9d3 7307 	ldrd	r7, r3, [r3, #28]
 80082b0:	9304      	str	r3, [sp, #16]
 80082b2:	f240 80d8 	bls.w	8008466 <forward_eltwise+0x232>
 80082b6:	0083      	lsls	r3, r0, #2
 80082b8:	9305      	str	r3, [sp, #20]
 80082ba:	2304      	movs	r3, #4
 80082bc:	9301      	str	r3, [sp, #4]
 80082be:	8813      	ldrh	r3, [r2, #0]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	f000 80e1 	beq.w	8008488 <forward_eltwise+0x254>
 80082c6:	6853      	ldr	r3, [r2, #4]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	f000 80d7 	beq.w	800847e <forward_eltwise+0x24a>
 80082d0:	9a01      	ldr	r2, [sp, #4]
 80082d2:	f108 0108 	add.w	r1, r8, #8
 80082d6:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80082da:	f853 a002 	ldr.w	sl, [r3, r2]
 80082de:	f8da 3008 	ldr.w	r3, [sl, #8]
 80082e2:	f10a 0908 	add.w	r9, sl, #8
 80082e6:	4043      	eors	r3, r0
 80082e8:	f033 03ff 	bics.w	r3, r3, #255	; 0xff
 80082ec:	d10f      	bne.n	800830e <forward_eltwise+0xda>
 80082ee:	f3c0 2017 	ubfx	r0, r0, #8, #24
 80082f2:	2800      	cmp	r0, #0
 80082f4:	f000 8097 	beq.w	8008426 <forward_eltwise+0x1f2>
 80082f8:	3801      	subs	r0, #1
 80082fa:	f8d8 200c 	ldr.w	r2, [r8, #12]
 80082fe:	f8da 300c 	ldr.w	r3, [sl, #12]
 8008302:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
 8008306:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800830a:	429a      	cmp	r2, r3
 800830c:	d0f1      	beq.n	80082f2 <forward_eltwise+0xbe>
 800830e:	f8d8 3018 	ldr.w	r3, [r8, #24]
 8008312:	464a      	mov	r2, r9
 8008314:	a80b      	add	r0, sp, #44	; 0x2c
 8008316:	9102      	str	r1, [sp, #8]
 8008318:	689d      	ldr	r5, [r3, #8]
 800831a:	f8da 3018 	ldr.w	r3, [sl, #24]
 800831e:	689c      	ldr	r4, [r3, #8]
 8008320:	9b00      	ldr	r3, [sp, #0]
 8008322:	699b      	ldr	r3, [r3, #24]
 8008324:	689e      	ldr	r6, [r3, #8]
 8008326:	f000 fecb 	bl	80090c0 <core_get_broadcasted_shape>
 800832a:	f8da 2014 	ldr.w	r2, [sl, #20]
 800832e:	a807      	add	r0, sp, #28
 8008330:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8008334:	f8d2 a004 	ldr.w	sl, [r2, #4]
 8008338:	9a00      	ldr	r2, [sp, #0]
 800833a:	9902      	ldr	r1, [sp, #8]
 800833c:	6952      	ldr	r2, [r2, #20]
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8008344:	aa0b      	add	r2, sp, #44	; 0x2c
 8008346:	f000 fee3 	bl	8009110 <core_compute_offsets>
 800834a:	4653      	mov	r3, sl
 800834c:	aa0b      	add	r2, sp, #44	; 0x2c
 800834e:	4649      	mov	r1, r9
 8008350:	a809      	add	r0, sp, #36	; 0x24
 8008352:	f000 fedd 	bl	8009110 <core_compute_offsets>
 8008356:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008358:	68d3      	ldr	r3, [r2, #12]
 800835a:	2b00      	cmp	r3, #0
 800835c:	d058      	beq.n	8008410 <forward_eltwise+0x1dc>
 800835e:	2300      	movs	r3, #0
 8008360:	6891      	ldr	r1, [r2, #8]
 8008362:	9302      	str	r3, [sp, #8]
 8008364:	2900      	cmp	r1, #0
 8008366:	d053      	beq.n	8008410 <forward_eltwise+0x1dc>
 8008368:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800836a:	f04f 0b00 	mov.w	fp, #0
 800836e:	f3c0 2017 	ubfx	r0, r0, #8, #24
 8008372:	f04f 0a00 	mov.w	sl, #0
 8008376:	2804      	cmp	r0, #4
 8008378:	bf8c      	ite	hi
 800837a:	6913      	ldrhi	r3, [r2, #16]
 800837c:	2301      	movls	r3, #1
 800837e:	459a      	cmp	sl, r3
 8008380:	d22a      	bcs.n	80083d8 <forward_eltwise+0x1a4>
 8008382:	6851      	ldr	r1, [r2, #4]
 8008384:	b1a9      	cbz	r1, 80083b2 <forward_eltwise+0x17e>
 8008386:	f04f 0900 	mov.w	r9, #0
 800838a:	4622      	mov	r2, r4
 800838c:	4629      	mov	r1, r5
 800838e:	4630      	mov	r0, r6
 8008390:	f109 0901 	add.w	r9, r9, #1
 8008394:	47b8      	blx	r7
 8008396:	9b08      	ldr	r3, [sp, #32]
 8008398:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800839a:	4446      	add	r6, r8
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	441d      	add	r5, r3
 80083a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	441c      	add	r4, r3
 80083a6:	6853      	ldr	r3, [r2, #4]
 80083a8:	454b      	cmp	r3, r9
 80083aa:	d8ee      	bhi.n	800838a <forward_eltwise+0x156>
 80083ac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083ae:	f3c3 2017 	ubfx	r0, r3, #8, #24
 80083b2:	9907      	ldr	r1, [sp, #28]
 80083b4:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 80083b8:	d302      	bcc.n	80083c0 <forward_eltwise+0x18c>
 80083ba:	9908      	ldr	r1, [sp, #32]
 80083bc:	690b      	ldr	r3, [r1, #16]
 80083be:	441d      	add	r5, r3
 80083c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083c2:	f5b1 6fa0 	cmp.w	r1, #1280	; 0x500
 80083c6:	d302      	bcc.n	80083ce <forward_eltwise+0x19a>
 80083c8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80083ca:	690b      	ldr	r3, [r1, #16]
 80083cc:	441c      	add	r4, r3
 80083ce:	f10a 0a01 	add.w	sl, sl, #1
 80083d2:	e7d0      	b.n	8008376 <forward_eltwise+0x142>
 80083d4:	684b      	ldr	r3, [r1, #4]
 80083d6:	deff      	udf	#255	; 0xff
 80083d8:	9b08      	ldr	r3, [sp, #32]
 80083da:	f10b 0b01 	add.w	fp, fp, #1
 80083de:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 80083e2:	6899      	ldr	r1, [r3, #8]
 80083e4:	f8d2 c008 	ldr.w	ip, [r2, #8]
 80083e8:	440d      	add	r5, r1
 80083ea:	f8d9 1008 	ldr.w	r1, [r9, #8]
 80083ee:	45dc      	cmp	ip, fp
 80083f0:	440c      	add	r4, r1
 80083f2:	d8be      	bhi.n	8008372 <forward_eltwise+0x13e>
 80083f4:	68d8      	ldr	r0, [r3, #12]
 80083f6:	469e      	mov	lr, r3
 80083f8:	f8d9 300c 	ldr.w	r3, [r9, #12]
 80083fc:	4661      	mov	r1, ip
 80083fe:	4405      	add	r5, r0
 8008400:	441c      	add	r4, r3
 8008402:	9b02      	ldr	r3, [sp, #8]
 8008404:	3301      	adds	r3, #1
 8008406:	4618      	mov	r0, r3
 8008408:	9302      	str	r3, [sp, #8]
 800840a:	68d3      	ldr	r3, [r2, #12]
 800840c:	4283      	cmp	r3, r0
 800840e:	d8a9      	bhi.n	8008364 <forward_eltwise+0x130>
 8008410:	9b01      	ldr	r3, [sp, #4]
 8008412:	9a05      	ldr	r2, [sp, #20]
 8008414:	3304      	adds	r3, #4
 8008416:	4293      	cmp	r3, r2
 8008418:	9301      	str	r3, [sp, #4]
 800841a:	d024      	beq.n	8008466 <forward_eltwise+0x232>
 800841c:	9b03      	ldr	r3, [sp, #12]
 800841e:	f8dd 8000 	ldr.w	r8, [sp]
 8008422:	699a      	ldr	r2, [r3, #24]
 8008424:	e74b      	b.n	80082be <forward_eltwise+0x8a>
 8008426:	9b00      	ldr	r3, [sp, #0]
 8008428:	464a      	mov	r2, r9
 800842a:	f8da 0018 	ldr.w	r0, [sl, #24]
 800842e:	699b      	ldr	r3, [r3, #24]
 8008430:	f8d8 4018 	ldr.w	r4, [r8, #24]
 8008434:	6885      	ldr	r5, [r0, #8]
 8008436:	a80b      	add	r0, sp, #44	; 0x2c
 8008438:	689e      	ldr	r6, [r3, #8]
 800843a:	68a4      	ldr	r4, [r4, #8]
 800843c:	f000 fe40 	bl	80090c0 <core_get_broadcasted_shape>
 8008440:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008442:	0a1b      	lsrs	r3, r3, #8
 8008444:	d012      	beq.n	800846c <forward_eltwise+0x238>
 8008446:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008448:	eb00 0283 	add.w	r2, r0, r3, lsl #2
 800844c:	2301      	movs	r3, #1
 800844e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8008452:	4290      	cmp	r0, r2
 8008454:	fb01 f303 	mul.w	r3, r1, r3
 8008458:	d1f9      	bne.n	800844e <forward_eltwise+0x21a>
 800845a:	4621      	mov	r1, r4
 800845c:	462a      	mov	r2, r5
 800845e:	4630      	mov	r0, r6
 8008460:	9c04      	ldr	r4, [sp, #16]
 8008462:	47a0      	blx	r4
 8008464:	e7d4      	b.n	8008410 <forward_eltwise+0x1dc>
 8008466:	b01d      	add	sp, #116	; 0x74
 8008468:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800846c:	4621      	mov	r1, r4
 800846e:	2301      	movs	r3, #1
 8008470:	462a      	mov	r2, r5
 8008472:	4630      	mov	r0, r6
 8008474:	9c04      	ldr	r4, [sp, #16]
 8008476:	47a0      	blx	r4
 8008478:	e7ca      	b.n	8008410 <forward_eltwise+0x1dc>
 800847a:	4618      	mov	r0, r3
 800847c:	e6e8      	b.n	8008250 <forward_eltwise+0x1c>
 800847e:	689b      	ldr	r3, [r3, #8]
 8008480:	deff      	udf	#255	; 0xff
 8008482:	2300      	movs	r3, #0
 8008484:	685b      	ldr	r3, [r3, #4]
 8008486:	deff      	udf	#255	; 0xff
 8008488:	685b      	ldr	r3, [r3, #4]
 800848a:	deff      	udf	#255	; 0xff

0800848c <forward_relu>:
 800848c:	6982      	ldr	r2, [r0, #24]
 800848e:	8813      	ldrh	r3, [r2, #0]
 8008490:	2b00      	cmp	r3, #0
 8008492:	d05b      	beq.n	800854c <forward_relu+0xc0>
 8008494:	6851      	ldr	r1, [r2, #4]
 8008496:	684a      	ldr	r2, [r1, #4]
 8008498:	b102      	cbz	r2, 800849c <forward_relu+0x10>
 800849a:	6812      	ldr	r2, [r2, #0]
 800849c:	2b01      	cmp	r3, #1
 800849e:	f000 8123 	beq.w	80086e8 <forward_relu+0x25c>
 80084a2:	b470      	push	{r4, r5, r6}
 80084a4:	690b      	ldr	r3, [r1, #16]
 80084a6:	b103      	cbz	r3, 80084aa <forward_relu+0x1e>
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	69c6      	ldr	r6, [r0, #28]
 80084ac:	2e00      	cmp	r6, #0
 80084ae:	f000 809e 	beq.w	80085ee <forward_relu+0x162>
 80084b2:	6871      	ldr	r1, [r6, #4]
 80084b4:	6998      	ldr	r0, [r3, #24]
 80084b6:	2901      	cmp	r1, #1
 80084b8:	f000 80c3 	beq.w	8008642 <forward_relu+0x1b6>
 80084bc:	6893      	ldr	r3, [r2, #8]
 80084be:	6991      	ldr	r1, [r2, #24]
 80084c0:	0a1b      	lsrs	r3, r3, #8
 80084c2:	6880      	ldr	r0, [r0, #8]
 80084c4:	688d      	ldr	r5, [r1, #8]
 80084c6:	f000 80f2 	beq.w	80086ae <forward_relu+0x222>
 80084ca:	68d4      	ldr	r4, [r2, #12]
 80084cc:	2201      	movs	r2, #1
 80084ce:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80084d2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80084d6:	42a3      	cmp	r3, r4
 80084d8:	fb01 f202 	mul.w	r2, r1, r2
 80084dc:	d1f9      	bne.n	80084d2 <forward_relu+0x46>
 80084de:	68b3      	ldr	r3, [r6, #8]
 80084e0:	ed93 7a02 	vldr	s14, [r3, #8]
 80084e4:	edd3 6a00 	vldr	s13, [r3]
 80084e8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80084ec:	ed93 6a01 	vldr	s12, [r3, #4]
 80084f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80084f4:	d42c      	bmi.n	8008550 <forward_relu+0xc4>
 80084f6:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 80084fa:	4413      	add	r3, r2
 80084fc:	eb05 0283 	add.w	r2, r5, r3, lsl #2
 8008500:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008504:	4295      	cmp	r5, r2
 8008506:	d81f      	bhi.n	8008548 <forward_relu+0xbc>
 8008508:	3204      	adds	r2, #4
 800850a:	1d01      	adds	r1, r0, #4
 800850c:	e00d      	b.n	800852a <forward_relu+0x9e>
 800850e:	eef4 6ae7 	vcmpe.f32	s13, s15
 8008512:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008516:	db03      	blt.n	8008520 <forward_relu+0x94>
 8008518:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800851c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8008520:	3b08      	subs	r3, #8
 8008522:	ed61 7a01 	vstmdb	r1!, {s15}
 8008526:	429d      	cmp	r5, r3
 8008528:	d80e      	bhi.n	8008548 <forward_relu+0xbc>
 800852a:	4613      	mov	r3, r2
 800852c:	ed72 7a01 	vldmdb	r2!, {s15}
 8008530:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008534:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008538:	d9e9      	bls.n	800850e <forward_relu+0x82>
 800853a:	3b08      	subs	r3, #8
 800853c:	eef0 7a47 	vmov.f32	s15, s14
 8008540:	429d      	cmp	r5, r3
 8008542:	ed61 7a01 	vstmdb	r1!, {s15}
 8008546:	d9f0      	bls.n	800852a <forward_relu+0x9e>
 8008548:	bc70      	pop	{r4, r5, r6}
 800854a:	4770      	bx	lr
 800854c:	685b      	ldr	r3, [r3, #4]
 800854e:	deff      	udf	#255	; 0xff
 8008550:	eeb5 6a40 	vcmp.f32	s12, #0.0
 8008554:	f06f 4140 	mvn.w	r1, #3221225472	; 0xc0000000
 8008558:	4411      	add	r1, r2
 800855a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800855e:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 8008562:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 8008566:	d11f      	bne.n	80085a8 <forward_relu+0x11c>
 8008568:	429d      	cmp	r5, r3
 800856a:	d8ed      	bhi.n	8008548 <forward_relu+0xbc>
 800856c:	1b5d      	subs	r5, r3, r5
 800856e:	1d1a      	adds	r2, r3, #4
 8008570:	1d01      	adds	r1, r0, #4
 8008572:	2000      	movs	r0, #0
 8008574:	f025 0503 	bic.w	r5, r5, #3
 8008578:	1b5b      	subs	r3, r3, r5
 800857a:	ed72 7a01 	vldmdb	r2!, {s15}
 800857e:	eef4 7ae6 	vcmpe.f32	s15, s13
 8008582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008586:	dc0a      	bgt.n	800859e <forward_relu+0x112>
 8008588:	429a      	cmp	r2, r3
 800858a:	f841 0d04 	str.w	r0, [r1, #-4]!
 800858e:	d0db      	beq.n	8008548 <forward_relu+0xbc>
 8008590:	ed72 7a01 	vldmdb	r2!, {s15}
 8008594:	eef4 7ae6 	vcmpe.f32	s15, s13
 8008598:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800859c:	ddf4      	ble.n	8008588 <forward_relu+0xfc>
 800859e:	429a      	cmp	r2, r3
 80085a0:	ed61 7a01 	vstmdb	r1!, {s15}
 80085a4:	d1e9      	bne.n	800857a <forward_relu+0xee>
 80085a6:	e7cf      	b.n	8008548 <forward_relu+0xbc>
 80085a8:	429d      	cmp	r5, r3
 80085aa:	d8cd      	bhi.n	8008548 <forward_relu+0xbc>
 80085ac:	1b5d      	subs	r5, r3, r5
 80085ae:	1d1a      	adds	r2, r3, #4
 80085b0:	1d01      	adds	r1, r0, #4
 80085b2:	f025 0503 	bic.w	r5, r5, #3
 80085b6:	1b5b      	subs	r3, r3, r5
 80085b8:	ed72 7a01 	vldmdb	r2!, {s15}
 80085bc:	eef4 6ae7 	vcmpe.f32	s13, s15
 80085c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085c4:	db0e      	blt.n	80085e4 <forward_relu+0x158>
 80085c6:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80085ca:	4293      	cmp	r3, r2
 80085cc:	ee67 7a86 	vmul.f32	s15, s15, s12
 80085d0:	ed61 7a01 	vstmdb	r1!, {s15}
 80085d4:	d0b8      	beq.n	8008548 <forward_relu+0xbc>
 80085d6:	ed72 7a01 	vldmdb	r2!, {s15}
 80085da:	eef4 6ae7 	vcmpe.f32	s13, s15
 80085de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80085e2:	daf0      	bge.n	80085c6 <forward_relu+0x13a>
 80085e4:	4293      	cmp	r3, r2
 80085e6:	ed61 7a01 	vstmdb	r1!, {s15}
 80085ea:	d1e5      	bne.n	80085b8 <forward_relu+0x12c>
 80085ec:	e7ac      	b.n	8008548 <forward_relu+0xbc>
 80085ee:	6999      	ldr	r1, [r3, #24]
 80085f0:	6893      	ldr	r3, [r2, #8]
 80085f2:	6990      	ldr	r0, [r2, #24]
 80085f4:	0a1b      	lsrs	r3, r3, #8
 80085f6:	6889      	ldr	r1, [r1, #8]
 80085f8:	6884      	ldr	r4, [r0, #8]
 80085fa:	d06e      	beq.n	80086da <forward_relu+0x24e>
 80085fc:	68d5      	ldr	r5, [r2, #12]
 80085fe:	2201      	movs	r2, #1
 8008600:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008604:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 8008608:	429d      	cmp	r5, r3
 800860a:	fb00 f202 	mul.w	r2, r0, r2
 800860e:	d1f9      	bne.n	8008604 <forward_relu+0x178>
 8008610:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8008614:	4413      	add	r3, r2
 8008616:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800861a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800861e:	4294      	cmp	r4, r2
 8008620:	d892      	bhi.n	8008548 <forward_relu+0xbc>
 8008622:	3204      	adds	r2, #4
 8008624:	3104      	adds	r1, #4
 8008626:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80086f0 <forward_relu+0x264>
 800862a:	4613      	mov	r3, r2
 800862c:	ed72 7a01 	vldmdb	r2!, {s15}
 8008630:	3b08      	subs	r3, #8
 8008632:	fec7 7a87 	vmaxnm.f32	s15, s15, s14
 8008636:	ed61 7a01 	vstmdb	r1!, {s15}
 800863a:	429c      	cmp	r4, r3
 800863c:	d9f5      	bls.n	800862a <forward_relu+0x19e>
 800863e:	bc70      	pop	{r4, r5, r6}
 8008640:	4770      	bx	lr
 8008642:	6993      	ldr	r3, [r2, #24]
 8008644:	6880      	ldr	r0, [r0, #8]
 8008646:	689c      	ldr	r4, [r3, #8]
 8008648:	6893      	ldr	r3, [r2, #8]
 800864a:	0a1b      	lsrs	r3, r3, #8
 800864c:	d047      	beq.n	80086de <forward_relu+0x252>
 800864e:	68d5      	ldr	r5, [r2, #12]
 8008650:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008654:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008658:	42ab      	cmp	r3, r5
 800865a:	fb02 f101 	mul.w	r1, r2, r1
 800865e:	d1f9      	bne.n	8008654 <forward_relu+0x1c8>
 8008660:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 8008664:	68b3      	ldr	r3, [r6, #8]
 8008666:	440a      	add	r2, r1
 8008668:	ed93 7a00 	vldr	s14, [r3]
 800866c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008670:	eb00 0082 	add.w	r0, r0, r2, lsl #2
 8008674:	429c      	cmp	r4, r3
 8008676:	f63f af67 	bhi.w	8008548 <forward_relu+0xbc>
 800867a:	1d02      	adds	r2, r0, #4
 800867c:	3304      	adds	r3, #4
 800867e:	2000      	movs	r0, #0
 8008680:	ed53 7a01 	vldr	s15, [r3, #-4]
 8008684:	1f19      	subs	r1, r3, #4
 8008686:	3b08      	subs	r3, #8
 8008688:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800868c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008690:	d406      	bmi.n	80086a0 <forward_relu+0x214>
 8008692:	429c      	cmp	r4, r3
 8008694:	f842 0d04 	str.w	r0, [r2, #-4]!
 8008698:	f63f af56 	bhi.w	8008548 <forward_relu+0xbc>
 800869c:	460b      	mov	r3, r1
 800869e:	e7ef      	b.n	8008680 <forward_relu+0x1f4>
 80086a0:	429c      	cmp	r4, r3
 80086a2:	ed62 7a01 	vstmdb	r2!, {s15}
 80086a6:	f63f af4f 	bhi.w	8008548 <forward_relu+0xbc>
 80086aa:	460b      	mov	r3, r1
 80086ac:	e7e8      	b.n	8008680 <forward_relu+0x1f4>
 80086ae:	68b3      	ldr	r3, [r6, #8]
 80086b0:	ed93 7a02 	vldr	s14, [r3, #8]
 80086b4:	edd3 6a00 	vldr	s13, [r3]
 80086b8:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80086bc:	ed93 6a01 	vldr	s12, [r3, #4]
 80086c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086c4:	d401      	bmi.n	80086ca <forward_relu+0x23e>
 80086c6:	462a      	mov	r2, r5
 80086c8:	e71e      	b.n	8008508 <forward_relu+0x7c>
 80086ca:	eeb5 6a40 	vcmp.f32	s12, #0.0
 80086ce:	462b      	mov	r3, r5
 80086d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086d4:	f47f af6a 	bne.w	80085ac <forward_relu+0x120>
 80086d8:	e748      	b.n	800856c <forward_relu+0xe0>
 80086da:	4622      	mov	r2, r4
 80086dc:	e7a1      	b.n	8008622 <forward_relu+0x196>
 80086de:	68b2      	ldr	r2, [r6, #8]
 80086e0:	4623      	mov	r3, r4
 80086e2:	ed92 7a00 	vldr	s14, [r2]
 80086e6:	e7c8      	b.n	800867a <forward_relu+0x1ee>
 80086e8:	2300      	movs	r3, #0
 80086ea:	685b      	ldr	r3, [r3, #4]
 80086ec:	deff      	udf	#255	; 0xff
 80086ee:	bf00      	nop
 80086f0:	00000000 	.word	0x00000000

080086f4 <forward_sm>:
 80086f4:	6982      	ldr	r2, [r0, #24]
 80086f6:	8813      	ldrh	r3, [r2, #0]
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d078      	beq.n	80087ee <forward_sm+0xfa>
 80086fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008700:	ed2d 8b04 	vpush	{d8-d9}
 8008704:	6852      	ldr	r2, [r2, #4]
 8008706:	b085      	sub	sp, #20
 8008708:	6854      	ldr	r4, [r2, #4]
 800870a:	b104      	cbz	r4, 800870e <forward_sm+0x1a>
 800870c:	6824      	ldr	r4, [r4, #0]
 800870e:	2b01      	cmp	r3, #1
 8008710:	d072      	beq.n	80087f8 <forward_sm+0x104>
 8008712:	6913      	ldr	r3, [r2, #16]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d072      	beq.n	80087fe <forward_sm+0x10a>
 8008718:	681e      	ldr	r6, [r3, #0]
 800871a:	68a3      	ldr	r3, [r4, #8]
 800871c:	68e0      	ldr	r0, [r4, #12]
 800871e:	68f2      	ldr	r2, [r6, #12]
 8008720:	0a1b      	lsrs	r3, r3, #8
 8008722:	6845      	ldr	r5, [r0, #4]
 8008724:	6857      	ldr	r7, [r2, #4]
 8008726:	d064      	beq.n	80087f2 <forward_sm+0xfe>
 8008728:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800872c:	2201      	movs	r2, #1
 800872e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008732:	4298      	cmp	r0, r3
 8008734:	fb01 f202 	mul.w	r2, r1, r2
 8008738:	d1f9      	bne.n	800872e <forward_sm+0x3a>
 800873a:	ea4f 0982 	mov.w	r9, r2, lsl #2
 800873e:	69a2      	ldr	r2, [r4, #24]
 8008740:	69b3      	ldr	r3, [r6, #24]
 8008742:	6892      	ldr	r2, [r2, #8]
 8008744:	f8d3 8008 	ldr.w	r8, [r3, #8]
 8008748:	eb02 0309 	add.w	r3, r2, r9
 800874c:	429a      	cmp	r2, r3
 800874e:	9301      	str	r3, [sp, #4]
 8008750:	d248      	bcs.n	80087e4 <forward_sm+0xf0>
 8008752:	00bb      	lsls	r3, r7, #2
 8008754:	2d01      	cmp	r5, #1
 8008756:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 800875a:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 800875e:	9303      	str	r3, [sp, #12]
 8008760:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8008764:	463e      	mov	r6, r7
 8008766:	ed92 8a00 	vldr	s16, [r2]
 800876a:	9302      	str	r3, [sp, #8]
 800876c:	d937      	bls.n	80087de <forward_sm+0xea>
 800876e:	1d13      	adds	r3, r2, #4
 8008770:	ecf3 7a01 	vldmia	r3!, {s15}
 8008774:	429e      	cmp	r6, r3
 8008776:	fe88 8a27 	vmaxnm.f32	s16, s16, s15
 800877a:	d1f9      	bne.n	8008770 <forward_sm+0x7c>
 800877c:	4692      	mov	sl, r2
 800877e:	46c3      	mov	fp, r8
 8008780:	46c1      	mov	r9, r8
 8008782:	eddf 8a20 	vldr	s17, [pc, #128]	; 8008804 <forward_sm+0x110>
 8008786:	2400      	movs	r4, #0
 8008788:	ecba 0a01 	vldmia	sl!, {s0}
 800878c:	3401      	adds	r4, #1
 800878e:	ee30 0a48 	vsub.f32	s0, s0, s16
 8008792:	f001 f9f7 	bl	8009b84 <expf>
 8008796:	42a5      	cmp	r5, r4
 8008798:	ee78 8a80 	vadd.f32	s17, s17, s0
 800879c:	eca9 0a01 	vstmia	r9!, {s0}
 80087a0:	d8f2      	bhi.n	8008788 <forward_sm+0x94>
 80087a2:	eef5 8a40 	vcmp.f32	s17, #0.0
 80087a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80087aa:	d00b      	beq.n	80087c4 <forward_sm+0xd0>
 80087ac:	ee89 7a28 	vdiv.f32	s14, s18, s17
 80087b0:	2300      	movs	r3, #0
 80087b2:	eddb 7a00 	vldr	s15, [fp]
 80087b6:	3301      	adds	r3, #1
 80087b8:	429d      	cmp	r5, r3
 80087ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087be:	eceb 7a01 	vstmia	fp!, {s15}
 80087c2:	d8f6      	bhi.n	80087b2 <forward_sm+0xbe>
 80087c4:	9b03      	ldr	r3, [sp, #12]
 80087c6:	463a      	mov	r2, r7
 80087c8:	9901      	ldr	r1, [sp, #4]
 80087ca:	4498      	add	r8, r3
 80087cc:	9b02      	ldr	r3, [sp, #8]
 80087ce:	42b9      	cmp	r1, r7
 80087d0:	441e      	add	r6, r3
 80087d2:	d907      	bls.n	80087e4 <forward_sm+0xf0>
 80087d4:	2d01      	cmp	r5, #1
 80087d6:	441f      	add	r7, r3
 80087d8:	ed92 8a00 	vldr	s16, [r2]
 80087dc:	d8c7      	bhi.n	800876e <forward_sm+0x7a>
 80087de:	2d00      	cmp	r5, #0
 80087e0:	d0f0      	beq.n	80087c4 <forward_sm+0xd0>
 80087e2:	e7cb      	b.n	800877c <forward_sm+0x88>
 80087e4:	b005      	add	sp, #20
 80087e6:	ecbd 8b04 	vpop	{d8-d9}
 80087ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	deff      	udf	#255	; 0xff
 80087f2:	f04f 0904 	mov.w	r9, #4
 80087f6:	e7a2      	b.n	800873e <forward_sm+0x4a>
 80087f8:	2300      	movs	r3, #0
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	deff      	udf	#255	; 0xff
 80087fe:	68db      	ldr	r3, [r3, #12]
 8008800:	deff      	udf	#255	; 0xff
 8008802:	bf00      	nop
 8008804:	00000000 	.word	0x00000000

08008808 <ai_conv2d_kernel_simple_opt_f32.constprop.0>:
 8008808:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800880c:	ed2d 8b0c 	vpush	{d8-d13}
 8008810:	b08d      	sub	sp, #52	; 0x34
 8008812:	461d      	mov	r5, r3
 8008814:	9003      	str	r0, [sp, #12]
 8008816:	9207      	str	r2, [sp, #28]
 8008818:	9c24      	ldr	r4, [sp, #144]	; 0x90
 800881a:	9308      	str	r3, [sp, #32]
 800881c:	f8dd b09c 	ldr.w	fp, [sp, #156]	; 0x9c
 8008820:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008822:	910b      	str	r1, [sp, #44]	; 0x2c
 8008824:	e9dd 0225 	ldrd	r0, r2, [sp, #148]	; 0x94
 8008828:	fb00 f002 	mul.w	r0, r0, r2
 800882c:	9004      	str	r0, [sp, #16]
 800882e:	f8bd 00a4 	ldrh.w	r0, [sp, #164]	; 0xa4
 8008832:	9009      	str	r0, [sp, #36]	; 0x24
 8008834:	2c00      	cmp	r4, #0
 8008836:	f000 80ed 	beq.w	8008a14 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x20c>
 800883a:	009c      	lsls	r4, r3, #2
 800883c:	fb00 f305 	mul.w	r3, r0, r5
 8008840:	009b      	lsls	r3, r3, #2
 8008842:	9405      	str	r4, [sp, #20]
 8008844:	9306      	str	r3, [sp, #24]
 8008846:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008848:	fb03 f305 	mul.w	r3, r3, r5
 800884c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008850:	9301      	str	r3, [sp, #4]
 8008852:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008854:	425b      	negs	r3, r3
 8008856:	9300      	str	r3, [sp, #0]
 8008858:	2300      	movs	r3, #0
 800885a:	9302      	str	r3, [sp, #8]
 800885c:	00ab      	lsls	r3, r5, #2
 800885e:	930a      	str	r3, [sp, #40]	; 0x28
 8008860:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008862:	2b00      	cmp	r3, #0
 8008864:	f2c0 80dd 	blt.w	8008a22 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x21a>
 8008868:	9e01      	ldr	r6, [sp, #4]
 800886a:	2000      	movs	r0, #0
 800886c:	9d04      	ldr	r5, [sp, #16]
 800886e:	9b07      	ldr	r3, [sp, #28]
 8008870:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008872:	9900      	ldr	r1, [sp, #0]
 8008874:	fb05 3502 	mla	r5, r5, r2, r3
 8008878:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800887a:	440b      	add	r3, r1
 800887c:	9925      	ldr	r1, [sp, #148]	; 0x94
 800887e:	428b      	cmp	r3, r1
 8008880:	bf94      	ite	ls
 8008882:	ebc0 0003 	rsbls	r0, r0, r3
 8008886:	ebc0 0001 	rsbhi	r0, r0, r1
 800888a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800888c:	f1bb 0f00 	cmp.w	fp, #0
 8008890:	eba3 0a00 	sub.w	sl, r3, r0
 8008894:	9b08      	ldr	r3, [sp, #32]
 8008896:	eba1 0900 	sub.w	r9, r1, r0
 800889a:	fb03 f000 	mul.w	r0, r3, r0
 800889e:	f340 80c6 	ble.w	8008a2e <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x226>
 80088a2:	f020 040f 	bic.w	r4, r0, #15
 80088a6:	eeb0 7a40 	vmov.f32	s14, s0
 80088aa:	fb02 fa0a 	mul.w	sl, r2, sl
 80088ae:	f04f 0c00 	mov.w	ip, #0
 80088b2:	f104 38ff 	add.w	r8, r4, #4294967295	; 0xffffffff
 80088b6:	fb02 f909 	mul.w	r9, r2, r9
 80088ba:	ea4f 1818 	mov.w	r8, r8, lsr #4
 80088be:	f108 0801 	add.w	r8, r8, #1
 80088c2:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 80088c6:	ea4f 1808 	mov.w	r8, r8, lsl #4
 80088ca:	2c00      	cmp	r4, #0
 80088cc:	f340 80a7 	ble.w	8008a1e <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x216>
 80088d0:	f106 0240 	add.w	r2, r6, #64	; 0x40
 80088d4:	f105 0340 	add.w	r3, r5, #64	; 0x40
 80088d8:	2100      	movs	r1, #0
 80088da:	ed53 6a0f 	vldr	s13, [r3, #-60]	; 0xffffffc4
 80088de:	3110      	adds	r1, #16
 80088e0:	ed52 7a0f 	vldr	s15, [r2, #-60]	; 0xffffffc4
 80088e4:	3340      	adds	r3, #64	; 0x40
 80088e6:	ed52 4a10 	vldr	s9, [r2, #-64]	; 0xffffffc0
 80088ea:	42a1      	cmp	r1, r4
 80088ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80088f0:	ed13 5a20 	vldr	s10, [r3, #-128]	; 0xffffff80
 80088f4:	ed52 5a0e 	vldr	s11, [r2, #-56]	; 0xffffffc8
 80088f8:	f102 0240 	add.w	r2, r2, #64	; 0x40
 80088fc:	ed13 6a1e 	vldr	s12, [r3, #-120]	; 0xffffff88
 8008900:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008904:	ed53 6a1d 	vldr	s13, [r3, #-116]	; 0xffffff8c
 8008908:	ed52 da1d 	vldr	s27, [r2, #-116]	; 0xffffff8c
 800890c:	ed12 da1c 	vldr	s26, [r2, #-112]	; 0xffffff90
 8008910:	ed53 ca1c 	vldr	s25, [r3, #-112]	; 0xffffff90
 8008914:	ed12 ca1b 	vldr	s24, [r2, #-108]	; 0xffffff94
 8008918:	ed53 ba1b 	vldr	s23, [r3, #-108]	; 0xffffff94
 800891c:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008920:	ed12 ba1a 	vldr	s22, [r2, #-104]	; 0xffffff98
 8008924:	ed53 aa1a 	vldr	s21, [r3, #-104]	; 0xffffff98
 8008928:	ed12 aa19 	vldr	s20, [r2, #-100]	; 0xffffff9c
 800892c:	ed53 9a19 	vldr	s19, [r3, #-100]	; 0xffffff9c
 8008930:	ed12 9a18 	vldr	s18, [r2, #-96]	; 0xffffffa0
 8008934:	ed53 8a18 	vldr	s17, [r3, #-96]	; 0xffffffa0
 8008938:	eeed 7aa6 	vfma.f32	s15, s27, s13
 800893c:	ed12 8a17 	vldr	s16, [r2, #-92]	; 0xffffffa4
 8008940:	ed53 0a17 	vldr	s1, [r3, #-92]	; 0xffffffa4
 8008944:	ed12 1a16 	vldr	s2, [r2, #-88]	; 0xffffffa8
 8008948:	ed53 1a16 	vldr	s3, [r3, #-88]	; 0xffffffa8
 800894c:	ed12 2a15 	vldr	s4, [r2, #-84]	; 0xffffffac
 8008950:	ed53 2a15 	vldr	s5, [r3, #-84]	; 0xffffffac
 8008954:	eeed 7a2c 	vfma.f32	s15, s26, s25
 8008958:	ed12 3a14 	vldr	s6, [r2, #-80]	; 0xffffffb0
 800895c:	ed53 3a14 	vldr	s7, [r3, #-80]	; 0xffffffb0
 8008960:	ed12 4a13 	vldr	s8, [r2, #-76]	; 0xffffffb4
 8008964:	ed53 4a13 	vldr	s9, [r3, #-76]	; 0xffffffb4
 8008968:	ed12 5a12 	vldr	s10, [r2, #-72]	; 0xffffffb8
 800896c:	ed53 5a12 	vldr	s11, [r3, #-72]	; 0xffffffb8
 8008970:	eeec 7a2b 	vfma.f32	s15, s24, s23
 8008974:	ed12 6a11 	vldr	s12, [r2, #-68]	; 0xffffffbc
 8008978:	ed53 6a11 	vldr	s13, [r3, #-68]	; 0xffffffbc
 800897c:	eeeb 7a2a 	vfma.f32	s15, s22, s21
 8008980:	eeea 7a29 	vfma.f32	s15, s20, s19
 8008984:	eee9 7a28 	vfma.f32	s15, s18, s17
 8008988:	eee8 7a20 	vfma.f32	s15, s16, s1
 800898c:	eee1 7a21 	vfma.f32	s15, s2, s3
 8008990:	eee2 7a22 	vfma.f32	s15, s4, s5
 8008994:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008998:	eee4 7a24 	vfma.f32	s15, s8, s9
 800899c:	eee5 7a25 	vfma.f32	s15, s10, s11
 80089a0:	eee6 7a26 	vfma.f32	s15, s12, s13
 80089a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80089a8:	db97      	blt.n	80088da <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xd2>
 80089aa:	4476      	add	r6, lr
 80089ac:	4475      	add	r5, lr
 80089ae:	4647      	mov	r7, r8
 80089b0:	42b8      	cmp	r0, r7
 80089b2:	dd10      	ble.n	80089d6 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1ce>
 80089b4:	463b      	mov	r3, r7
 80089b6:	4631      	mov	r1, r6
 80089b8:	462a      	mov	r2, r5
 80089ba:	3301      	adds	r3, #1
 80089bc:	ecf2 6a01 	vldmia	r2!, {s13}
 80089c0:	ecf1 7a01 	vldmia	r1!, {s15}
 80089c4:	4298      	cmp	r0, r3
 80089c6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80089ca:	d1f6      	bne.n	80089ba <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1b2>
 80089cc:	1bc7      	subs	r7, r0, r7
 80089ce:	eb05 0587 	add.w	r5, r5, r7, lsl #2
 80089d2:	eb06 0687 	add.w	r6, r6, r7, lsl #2
 80089d6:	f10c 0c01 	add.w	ip, ip, #1
 80089da:	4456      	add	r6, sl
 80089dc:	444d      	add	r5, r9
 80089de:	45dc      	cmp	ip, fp
 80089e0:	f47f af73 	bne.w	80088ca <ai_conv2d_kernel_simple_opt_f32.constprop.0+0xc2>
 80089e4:	9928      	ldr	r1, [sp, #160]	; 0xa0
 80089e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80089e8:	9a03      	ldr	r2, [sp, #12]
 80089ea:	4401      	add	r1, r0
 80089ec:	9b02      	ldr	r3, [sp, #8]
 80089ee:	ed82 7a00 	vstr	s14, [r2]
 80089f2:	9128      	str	r1, [sp, #160]	; 0xa0
 80089f4:	3301      	adds	r3, #1
 80089f6:	9905      	ldr	r1, [sp, #20]
 80089f8:	9302      	str	r3, [sp, #8]
 80089fa:	440a      	add	r2, r1
 80089fc:	9906      	ldr	r1, [sp, #24]
 80089fe:	9203      	str	r2, [sp, #12]
 8008a00:	9a00      	ldr	r2, [sp, #0]
 8008a02:	1a12      	subs	r2, r2, r0
 8008a04:	9200      	str	r2, [sp, #0]
 8008a06:	9a01      	ldr	r2, [sp, #4]
 8008a08:	440a      	add	r2, r1
 8008a0a:	9201      	str	r2, [sp, #4]
 8008a0c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	f47f af26 	bne.w	8008860 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x58>
 8008a14:	b00d      	add	sp, #52	; 0x34
 8008a16:	ecbd 8b0c 	vpop	{d8-d13}
 8008a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a1e:	2700      	movs	r7, #0
 8008a20:	e7c6      	b.n	80089b0 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1a8>
 8008a22:	9a00      	ldr	r2, [sp, #0]
 8008a24:	9b04      	ldr	r3, [sp, #16]
 8008a26:	4610      	mov	r0, r2
 8008a28:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008a2a:	189d      	adds	r5, r3, r2
 8008a2c:	e71f      	b.n	800886e <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x66>
 8008a2e:	eeb0 7a40 	vmov.f32	s14, s0
 8008a32:	e7d7      	b.n	80089e4 <ai_conv2d_kernel_simple_opt_f32.constprop.0+0x1dc>

08008a34 <forward_lite_conv2d_if32of32wf32>:
 8008a34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a38:	ed2d 8b02 	vpush	{d8}
 8008a3c:	b09f      	sub	sp, #124	; 0x7c
 8008a3e:	4686      	mov	lr, r0
 8008a40:	4694      	mov	ip, r2
 8008a42:	af08      	add	r7, sp, #32
 8008a44:	f8b7 40b0 	ldrh.w	r4, [r7, #176]	; 0xb0
 8008a48:	62f9      	str	r1, [r7, #44]	; 0x2c
 8008a4a:	f8b7 10ac 	ldrh.w	r1, [r7, #172]	; 0xac
 8008a4e:	f8b7 50b4 	ldrh.w	r5, [r7, #180]	; 0xb4
 8008a52:	424e      	negs	r6, r1
 8008a54:	64fc      	str	r4, [r7, #76]	; 0x4c
 8008a56:	f8d7 409c 	ldr.w	r4, [r7, #156]	; 0x9c
 8008a5a:	6078      	str	r0, [r7, #4]
 8008a5c:	613a      	str	r2, [r7, #16]
 8008a5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008a60:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 8008a64:	f8b7 00a8 	ldrh.w	r0, [r7, #168]	; 0xa8
 8008a68:	617d      	str	r5, [r7, #20]
 8008a6a:	633e      	str	r6, [r7, #48]	; 0x30
 8008a6c:	e9d7 3a22 	ldrd	r3, sl, [r7, #136]	; 0x88
 8008a70:	2c00      	cmp	r4, #0
 8008a72:	f000 8092 	beq.w	8008b9a <forward_lite_conv2d_if32of32wf32+0x166>
 8008a76:	f8d7 40a0 	ldr.w	r4, [r7, #160]	; 0xa0
 8008a7a:	6379      	str	r1, [r7, #52]	; 0x34
 8008a7c:	fb04 f202 	mul.w	r2, r4, r2
 8008a80:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008a84:	4244      	negs	r4, r0
 8008a86:	ed9f 8a9a 	vldr	s16, [pc, #616]	; 8008cf0 <forward_lite_conv2d_if32of32wf32+0x2bc>
 8008a8a:	653c      	str	r4, [r7, #80]	; 0x50
 8008a8c:	fb03 f402 	mul.w	r4, r3, r2
 8008a90:	fb03 f201 	mul.w	r2, r3, r1
 8008a94:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 8008a98:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008a9c:	63bc      	str	r4, [r7, #56]	; 0x38
 8008a9e:	fb01 f10a 	mul.w	r1, r1, sl
 8008aa2:	0089      	lsls	r1, r1, #2
 8008aa4:	61b9      	str	r1, [r7, #24]
 8008aa6:	fb05 f102 	mul.w	r1, r5, r2
 8008aaa:	4655      	mov	r5, sl
 8008aac:	fb06 f202 	mul.w	r2, r6, r2
 8008ab0:	46da      	mov	sl, fp
 8008ab2:	0089      	lsls	r1, r1, #2
 8008ab4:	61f9      	str	r1, [r7, #28]
 8008ab6:	eb0e 0182 	add.w	r1, lr, r2, lsl #2
 8008aba:	f10b 0207 	add.w	r2, fp, #7
 8008abe:	62b9      	str	r1, [r7, #40]	; 0x28
 8008ac0:	f022 0107 	bic.w	r1, r2, #7
 8008ac4:	eb0c 0284 	add.w	r2, ip, r4, lsl #2
 8008ac8:	60f9      	str	r1, [r7, #12]
 8008aca:	f10c 4178 	add.w	r1, ip, #4160749568	; 0xf8000000
 8008ace:	60ba      	str	r2, [r7, #8]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	6239      	str	r1, [r7, #32]
 8008ad4:	627a      	str	r2, [r7, #36]	; 0x24
 8008ad6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008ad8:	2a00      	cmp	r2, #0
 8008ada:	f2c0 80d5 	blt.w	8008c88 <forward_lite_conv2d_if32of32wf32+0x254>
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f8d7 b028 	ldr.w	fp, [r7, #40]	; 0x28
 8008ae4:	657a      	str	r2, [r7, #84]	; 0x54
 8008ae6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008ae8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008aec:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8008af0:	440a      	add	r2, r1
 8008af2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008af4:	4282      	cmp	r2, r0
 8008af6:	bf94      	ite	ls
 8008af8:	ebc1 0102 	rsbls	r1, r1, r2
 8008afc:	ebc1 0100 	rsbhi	r1, r1, r0
 8008b00:	6a3a      	ldr	r2, [r7, #32]
 8008b02:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 8008b06:	6439      	str	r1, [r7, #64]	; 0x40
 8008b08:	d24d      	bcs.n	8008ba6 <forward_lite_conv2d_if32of32wf32+0x172>
 8008b0a:	b385      	cbz	r5, 8008b6e <forward_lite_conv2d_if32of32wf32+0x13a>
 8008b0c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008b0e:	2a00      	cmp	r2, #0
 8008b10:	f000 80bf 	beq.w	8008c92 <forward_lite_conv2d_if32of32wf32+0x25e>
 8008b14:	4659      	mov	r1, fp
 8008b16:	4691      	mov	r9, r2
 8008b18:	46d3      	mov	fp, sl
 8008b1a:	f8d7 802c 	ldr.w	r8, [r7, #44]	; 0x2c
 8008b1e:	693e      	ldr	r6, [r7, #16]
 8008b20:	2400      	movs	r4, #0
 8008b22:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 8008b26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008b28:	3401      	adds	r4, #1
 8008b2a:	ecb9 0a01 	vldmia	r9!, {s0}
 8008b2e:	4640      	mov	r0, r8
 8008b30:	9207      	str	r2, [sp, #28]
 8008b32:	f108 0804 	add.w	r8, r8, #4
 8008b36:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008b38:	e9cd a205 	strd	sl, r2, [sp, #20]
 8008b3c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008b3e:	9204      	str	r2, [sp, #16]
 8008b40:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8008b44:	9203      	str	r2, [sp, #12]
 8008b46:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8008b4a:	9202      	str	r2, [sp, #8]
 8008b4c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8008b50:	e9cd 5200 	strd	r5, r2, [sp]
 8008b54:	4632      	mov	r2, r6
 8008b56:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008b5a:	64b9      	str	r1, [r7, #72]	; 0x48
 8008b5c:	445e      	add	r6, fp
 8008b5e:	f7ff fe53 	bl	8008808 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 8008b62:	42a5      	cmp	r5, r4
 8008b64:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8008b66:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008b6a:	d1dc      	bne.n	8008b26 <forward_lite_conv2d_if32of32wf32+0xf2>
 8008b6c:	46da      	mov	sl, fp
 8008b6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008b70:	69b8      	ldr	r0, [r7, #24]
 8008b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b74:	4401      	add	r1, r0
 8008b76:	6978      	ldr	r0, [r7, #20]
 8008b78:	3201      	adds	r2, #1
 8008b7a:	62f9      	str	r1, [r7, #44]	; 0x2c
 8008b7c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008b7e:	627a      	str	r2, [r7, #36]	; 0x24
 8008b80:	4401      	add	r1, r0
 8008b82:	6339      	str	r1, [r7, #48]	; 0x30
 8008b84:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008b86:	1a09      	subs	r1, r1, r0
 8008b88:	69f8      	ldr	r0, [r7, #28]
 8008b8a:	6379      	str	r1, [r7, #52]	; 0x34
 8008b8c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008b8e:	4401      	add	r1, r0
 8008b90:	62b9      	str	r1, [r7, #40]	; 0x28
 8008b92:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8008b96:	4291      	cmp	r1, r2
 8008b98:	d19d      	bne.n	8008ad6 <forward_lite_conv2d_if32of32wf32+0xa2>
 8008b9a:	375c      	adds	r7, #92	; 0x5c
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	ecbd 8b02 	vpop	{d8}
 8008ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ba6:	466a      	mov	r2, sp
 8008ba8:	ee08 2a90 	vmov	s17, r2
 8008bac:	68fa      	ldr	r2, [r7, #12]
 8008bae:	ebad 0d02 	sub.w	sp, sp, r2
 8008bb2:	aa08      	add	r2, sp, #32
 8008bb4:	2d00      	cmp	r5, #0
 8008bb6:	d03d      	beq.n	8008c34 <forward_lite_conv2d_if32of32wf32+0x200>
 8008bb8:	6938      	ldr	r0, [r7, #16]
 8008bba:	4659      	mov	r1, fp
 8008bbc:	68bc      	ldr	r4, [r7, #8]
 8008bbe:	46ab      	mov	fp, r5
 8008bc0:	f8d7 902c 	ldr.w	r9, [r7, #44]	; 0x2c
 8008bc4:	f04f 0800 	mov.w	r8, #0
 8008bc8:	6bfe      	ldr	r6, [r7, #60]	; 0x3c
 8008bca:	4605      	mov	r5, r0
 8008bcc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008bce:	b138      	cbz	r0, 8008be0 <forward_lite_conv2d_if32of32wf32+0x1ac>
 8008bd0:	4628      	mov	r0, r5
 8008bd2:	4694      	mov	ip, r2
 8008bd4:	f850 eb04 	ldr.w	lr, [r0], #4
 8008bd8:	42a0      	cmp	r0, r4
 8008bda:	f84c eb04 	str.w	lr, [ip], #4
 8008bde:	d1f9      	bne.n	8008bd4 <forward_lite_conv2d_if32of32wf32+0x1a0>
 8008be0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008be2:	f108 0801 	add.w	r8, r8, #1
 8008be6:	b348      	cbz	r0, 8008c3c <forward_lite_conv2d_if32of32wf32+0x208>
 8008be8:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008bea:	4455      	add	r5, sl
 8008bec:	ecb6 0a01 	vldmia	r6!, {s0}
 8008bf0:	4454      	add	r4, sl
 8008bf2:	9007      	str	r0, [sp, #28]
 8008bf4:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8008bf6:	9006      	str	r0, [sp, #24]
 8008bf8:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008bfa:	9005      	str	r0, [sp, #20]
 8008bfc:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8008bfe:	9004      	str	r0, [sp, #16]
 8008c00:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8008c04:	9003      	str	r0, [sp, #12]
 8008c06:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8008c0a:	9002      	str	r0, [sp, #8]
 8008c0c:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8008c10:	e9cd b000 	strd	fp, r0, [sp]
 8008c14:	4648      	mov	r0, r9
 8008c16:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008c1a:	f109 0904 	add.w	r9, r9, #4
 8008c1e:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 8008c22:	f7ff fdf1 	bl	8008808 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 8008c26:	45d8      	cmp	r8, fp
 8008c28:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008c2c:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 8008c30:	d1cc      	bne.n	8008bcc <forward_lite_conv2d_if32of32wf32+0x198>
 8008c32:	465d      	mov	r5, fp
 8008c34:	ee18 2a90 	vmov	r2, s17
 8008c38:	4695      	mov	sp, r2
 8008c3a:	e798      	b.n	8008b6e <forward_lite_conv2d_if32of32wf32+0x13a>
 8008c3c:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8008c3e:	eeb0 0a48 	vmov.f32	s0, s16
 8008c42:	4455      	add	r5, sl
 8008c44:	4454      	add	r4, sl
 8008c46:	9007      	str	r0, [sp, #28]
 8008c48:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8008c4a:	9006      	str	r0, [sp, #24]
 8008c4c:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008c4e:	9005      	str	r0, [sp, #20]
 8008c50:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8008c52:	9004      	str	r0, [sp, #16]
 8008c54:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8008c58:	9003      	str	r0, [sp, #12]
 8008c5a:	f8d7 0098 	ldr.w	r0, [r7, #152]	; 0x98
 8008c5e:	9002      	str	r0, [sp, #8]
 8008c60:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 8008c64:	e9cd b000 	strd	fp, r0, [sp]
 8008c68:	4648      	mov	r0, r9
 8008c6a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008c6e:	f109 0904 	add.w	r9, r9, #4
 8008c72:	e9c7 2111 	strd	r2, r1, [r7, #68]	; 0x44
 8008c76:	f7ff fdc7 	bl	8008808 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 8008c7a:	45c3      	cmp	fp, r8
 8008c7c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008c80:	e9d7 2111 	ldrd	r2, r1, [r7, #68]	; 0x44
 8008c84:	d1a2      	bne.n	8008bcc <forward_lite_conv2d_if32of32wf32+0x198>
 8008c86:	e7d4      	b.n	8008c32 <forward_lite_conv2d_if32of32wf32+0x1fe>
 8008c88:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c8a:	f8d7 b004 	ldr.w	fp, [r7, #4]
 8008c8e:	657a      	str	r2, [r7, #84]	; 0x54
 8008c90:	e729      	b.n	8008ae6 <forward_lite_conv2d_if32of32wf32+0xb2>
 8008c92:	4659      	mov	r1, fp
 8008c94:	f8d7 802c 	ldr.w	r8, [r7, #44]	; 0x2c
 8008c98:	46d3      	mov	fp, sl
 8008c9a:	693e      	ldr	r6, [r7, #16]
 8008c9c:	4614      	mov	r4, r2
 8008c9e:	f8d7 9054 	ldr.w	r9, [r7, #84]	; 0x54
 8008ca2:	f8d7 a040 	ldr.w	sl, [r7, #64]	; 0x40
 8008ca6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008ca8:	3401      	adds	r4, #1
 8008caa:	4640      	mov	r0, r8
 8008cac:	eeb0 0a48 	vmov.f32	s0, s16
 8008cb0:	9207      	str	r2, [sp, #28]
 8008cb2:	f108 0804 	add.w	r8, r8, #4
 8008cb6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008cb8:	f8cd 9010 	str.w	r9, [sp, #16]
 8008cbc:	e9cd a205 	strd	sl, r2, [sp, #20]
 8008cc0:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8008cc4:	9203      	str	r2, [sp, #12]
 8008cc6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8008cca:	9202      	str	r2, [sp, #8]
 8008ccc:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8008cd0:	e9cd 5200 	strd	r5, r2, [sp]
 8008cd4:	4632      	mov	r2, r6
 8008cd6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008cda:	6579      	str	r1, [r7, #84]	; 0x54
 8008cdc:	445e      	add	r6, fp
 8008cde:	f7ff fd93 	bl	8008808 <ai_conv2d_kernel_simple_opt_f32.constprop.0>
 8008ce2:	42a5      	cmp	r5, r4
 8008ce4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008ce6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008cea:	d1dc      	bne.n	8008ca6 <forward_lite_conv2d_if32of32wf32+0x272>
 8008cec:	e73e      	b.n	8008b6c <forward_lite_conv2d_if32of32wf32+0x138>
 8008cee:	bf00      	nop
 8008cf0:	00000000 	.word	0x00000000

08008cf4 <forward_lite_dense_if32of32wf32>:
 8008cf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cf8:	ed2d 8b0c 	vpush	{d8-d13}
 8008cfc:	e9dd 6415 	ldrd	r6, r4, [sp, #84]	; 0x54
 8008d00:	eb00 0784 	add.w	r7, r0, r4, lsl #2
 8008d04:	4287      	cmp	r7, r0
 8008d06:	f240 8105 	bls.w	8008f14 <forward_lite_dense_if32of32wf32+0x220>
 8008d0a:	f1a6 0810 	sub.w	r8, r6, #16
 8008d0e:	ea4f 0986 	mov.w	r9, r6, lsl #2
 8008d12:	4605      	mov	r5, r0
 8008d14:	f006 0b0f 	and.w	fp, r6, #15
 8008d18:	ea4f 1818 	mov.w	r8, r8, lsr #4
 8008d1c:	f108 0801 	add.w	r8, r8, #1
 8008d20:	ea4f 1a88 	mov.w	sl, r8, lsl #6
 8008d24:	eb01 1888 	add.w	r8, r1, r8, lsl #6
 8008d28:	2e0f      	cmp	r6, #15
 8008d2a:	ed9f 7a85 	vldr	s14, [pc, #532]	; 8008f40 <forward_lite_dense_if32of32wf32+0x24c>
 8008d2e:	f240 8102 	bls.w	8008f36 <forward_lite_dense_if32of32wf32+0x242>
 8008d32:	f101 0c40 	add.w	ip, r1, #64	; 0x40
 8008d36:	f102 0440 	add.w	r4, r2, #64	; 0x40
 8008d3a:	46b6      	mov	lr, r6
 8008d3c:	ed54 6a0f 	vldr	s13, [r4, #-60]	; 0xffffffc4
 8008d40:	f1ae 0e10 	sub.w	lr, lr, #16
 8008d44:	ed5c 7a0f 	vldr	s15, [ip, #-60]	; 0xffffffc4
 8008d48:	3440      	adds	r4, #64	; 0x40
 8008d4a:	ed5c 4a10 	vldr	s9, [ip, #-64]	; 0xffffffc0
 8008d4e:	f1be 0f0f 	cmp.w	lr, #15
 8008d52:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008d56:	ed14 5a20 	vldr	s10, [r4, #-128]	; 0xffffff80
 8008d5a:	ed5c 5a0e 	vldr	s11, [ip, #-56]	; 0xffffffc8
 8008d5e:	f10c 0c40 	add.w	ip, ip, #64	; 0x40
 8008d62:	ed14 6a1e 	vldr	s12, [r4, #-120]	; 0xffffff88
 8008d66:	eee4 7a85 	vfma.f32	s15, s9, s10
 8008d6a:	ed54 6a1d 	vldr	s13, [r4, #-116]	; 0xffffff8c
 8008d6e:	ed1c da1d 	vldr	s26, [ip, #-116]	; 0xffffff8c
 8008d72:	ed5c ca1c 	vldr	s25, [ip, #-112]	; 0xffffff90
 8008d76:	ed14 ca1c 	vldr	s24, [r4, #-112]	; 0xffffff90
 8008d7a:	ed5c ba1b 	vldr	s23, [ip, #-108]	; 0xffffff94
 8008d7e:	ed14 ba1b 	vldr	s22, [r4, #-108]	; 0xffffff94
 8008d82:	eee5 7a86 	vfma.f32	s15, s11, s12
 8008d86:	ed5c aa1a 	vldr	s21, [ip, #-104]	; 0xffffff98
 8008d8a:	ed14 aa1a 	vldr	s20, [r4, #-104]	; 0xffffff98
 8008d8e:	ed5c 9a19 	vldr	s19, [ip, #-100]	; 0xffffff9c
 8008d92:	ed14 9a19 	vldr	s18, [r4, #-100]	; 0xffffff9c
 8008d96:	ed5c 8a18 	vldr	s17, [ip, #-96]	; 0xffffffa0
 8008d9a:	ed14 8a18 	vldr	s16, [r4, #-96]	; 0xffffffa0
 8008d9e:	eeed 7a26 	vfma.f32	s15, s26, s13
 8008da2:	ed1c 0a17 	vldr	s0, [ip, #-92]	; 0xffffffa4
 8008da6:	ed54 0a17 	vldr	s1, [r4, #-92]	; 0xffffffa4
 8008daa:	ed1c 1a16 	vldr	s2, [ip, #-88]	; 0xffffffa8
 8008dae:	ed54 1a16 	vldr	s3, [r4, #-88]	; 0xffffffa8
 8008db2:	ed1c 2a15 	vldr	s4, [ip, #-84]	; 0xffffffac
 8008db6:	ed54 2a15 	vldr	s5, [r4, #-84]	; 0xffffffac
 8008dba:	eeec 7a8c 	vfma.f32	s15, s25, s24
 8008dbe:	ed1c 3a14 	vldr	s6, [ip, #-80]	; 0xffffffb0
 8008dc2:	ed54 3a14 	vldr	s7, [r4, #-80]	; 0xffffffb0
 8008dc6:	ed1c 4a13 	vldr	s8, [ip, #-76]	; 0xffffffb4
 8008dca:	ed54 4a13 	vldr	s9, [r4, #-76]	; 0xffffffb4
 8008dce:	ed1c 5a12 	vldr	s10, [ip, #-72]	; 0xffffffb8
 8008dd2:	ed54 5a12 	vldr	s11, [r4, #-72]	; 0xffffffb8
 8008dd6:	eeeb 7a8b 	vfma.f32	s15, s23, s22
 8008dda:	ed1c 6a11 	vldr	s12, [ip, #-68]	; 0xffffffbc
 8008dde:	ed54 6a11 	vldr	s13, [r4, #-68]	; 0xffffffbc
 8008de2:	eeea 7a8a 	vfma.f32	s15, s21, s20
 8008de6:	eee9 7a89 	vfma.f32	s15, s19, s18
 8008dea:	eee8 7a88 	vfma.f32	s15, s17, s16
 8008dee:	eee0 7a20 	vfma.f32	s15, s0, s1
 8008df2:	eee1 7a21 	vfma.f32	s15, s2, s3
 8008df6:	eee2 7a22 	vfma.f32	s15, s4, s5
 8008dfa:	eee3 7a23 	vfma.f32	s15, s6, s7
 8008dfe:	eee4 7a24 	vfma.f32	s15, s8, s9
 8008e02:	eee5 7a25 	vfma.f32	s15, s10, s11
 8008e06:	eee6 7a26 	vfma.f32	s15, s12, s13
 8008e0a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008e0e:	d895      	bhi.n	8008d3c <forward_lite_dense_if32of32wf32+0x48>
 8008e10:	eb02 0e0a 	add.w	lr, r2, sl
 8008e14:	465c      	mov	r4, fp
 8008e16:	46c4      	mov	ip, r8
 8008e18:	2c00      	cmp	r4, #0
 8008e1a:	d075      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008e1c:	eddc 6a00 	vldr	s13, [ip]
 8008e20:	2c01      	cmp	r4, #1
 8008e22:	edde 7a00 	vldr	s15, [lr]
 8008e26:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e2a:	d06d      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008e2c:	eddc 6a01 	vldr	s13, [ip, #4]
 8008e30:	2c02      	cmp	r4, #2
 8008e32:	edde 7a01 	vldr	s15, [lr, #4]
 8008e36:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e3a:	d065      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008e3c:	eddc 6a02 	vldr	s13, [ip, #8]
 8008e40:	2c03      	cmp	r4, #3
 8008e42:	edde 7a02 	vldr	s15, [lr, #8]
 8008e46:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e4a:	d05d      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008e4c:	eddc 6a03 	vldr	s13, [ip, #12]
 8008e50:	2c04      	cmp	r4, #4
 8008e52:	edde 7a03 	vldr	s15, [lr, #12]
 8008e56:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e5a:	d055      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008e5c:	eddc 6a04 	vldr	s13, [ip, #16]
 8008e60:	2c05      	cmp	r4, #5
 8008e62:	edde 7a04 	vldr	s15, [lr, #16]
 8008e66:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e6a:	d04d      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008e6c:	eddc 6a05 	vldr	s13, [ip, #20]
 8008e70:	2c06      	cmp	r4, #6
 8008e72:	edde 7a05 	vldr	s15, [lr, #20]
 8008e76:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e7a:	d045      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008e7c:	eddc 6a06 	vldr	s13, [ip, #24]
 8008e80:	2c07      	cmp	r4, #7
 8008e82:	edde 7a06 	vldr	s15, [lr, #24]
 8008e86:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e8a:	d03d      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008e8c:	eddc 6a07 	vldr	s13, [ip, #28]
 8008e90:	2c08      	cmp	r4, #8
 8008e92:	edde 7a07 	vldr	s15, [lr, #28]
 8008e96:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008e9a:	d035      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008e9c:	eddc 6a08 	vldr	s13, [ip, #32]
 8008ea0:	2c09      	cmp	r4, #9
 8008ea2:	edde 7a08 	vldr	s15, [lr, #32]
 8008ea6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008eaa:	d02d      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008eac:	eddc 6a09 	vldr	s13, [ip, #36]	; 0x24
 8008eb0:	2c0a      	cmp	r4, #10
 8008eb2:	edde 7a09 	vldr	s15, [lr, #36]	; 0x24
 8008eb6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008eba:	d025      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008ebc:	eddc 6a0a 	vldr	s13, [ip, #40]	; 0x28
 8008ec0:	2c0b      	cmp	r4, #11
 8008ec2:	edde 7a0a 	vldr	s15, [lr, #40]	; 0x28
 8008ec6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008eca:	d01d      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008ecc:	eddc 6a0b 	vldr	s13, [ip, #44]	; 0x2c
 8008ed0:	2c0c      	cmp	r4, #12
 8008ed2:	edde 7a0b 	vldr	s15, [lr, #44]	; 0x2c
 8008ed6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008eda:	d015      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008edc:	eddc 6a0c 	vldr	s13, [ip, #48]	; 0x30
 8008ee0:	3c0d      	subs	r4, #13
 8008ee2:	edde 7a0c 	vldr	s15, [lr, #48]	; 0x30
 8008ee6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008eea:	d00d      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008eec:	eddc 6a0d 	vldr	s13, [ip, #52]	; 0x34
 8008ef0:	2c01      	cmp	r4, #1
 8008ef2:	edde 7a0d 	vldr	s15, [lr, #52]	; 0x34
 8008ef6:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008efa:	d005      	beq.n	8008f08 <forward_lite_dense_if32of32wf32+0x214>
 8008efc:	edde 6a0e 	vldr	s13, [lr, #56]	; 0x38
 8008f00:	eddc 7a0e 	vldr	s15, [ip, #56]	; 0x38
 8008f04:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8008f08:	eca5 7a01 	vstmia	r5!, {s14}
 8008f0c:	42af      	cmp	r7, r5
 8008f0e:	444a      	add	r2, r9
 8008f10:	f63f af0a 	bhi.w	8008d28 <forward_lite_dense_if32of32wf32+0x34>
 8008f14:	b15b      	cbz	r3, 8008f2e <forward_lite_dense_if32of32wf32+0x23a>
 8008f16:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8008f18:	b14a      	cbz	r2, 8008f2e <forward_lite_dense_if32of32wf32+0x23a>
 8008f1a:	edd0 7a00 	vldr	s15, [r0]
 8008f1e:	ecb3 7a01 	vldmia	r3!, {s14}
 8008f22:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008f26:	ece0 7a01 	vstmia	r0!, {s15}
 8008f2a:	4287      	cmp	r7, r0
 8008f2c:	d1f5      	bne.n	8008f1a <forward_lite_dense_if32of32wf32+0x226>
 8008f2e:	ecbd 8b0c 	vpop	{d8-d13}
 8008f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f36:	4634      	mov	r4, r6
 8008f38:	4696      	mov	lr, r2
 8008f3a:	468c      	mov	ip, r1
 8008f3c:	e76c      	b.n	8008e18 <forward_lite_dense_if32of32wf32+0x124>
 8008f3e:	bf00      	nop
 8008f40:	00000000 	.word	0x00000000

08008f44 <st_int8_copy>:
 8008f44:	4288      	cmp	r0, r1
 8008f46:	d010      	beq.n	8008f6a <st_int8_copy+0x26>
 8008f48:	b17a      	cbz	r2, 8008f6a <st_int8_copy+0x26>
 8008f4a:	4288      	cmp	r0, r1
 8008f4c:	eb00 0302 	add.w	r3, r0, r2
 8008f50:	d20c      	bcs.n	8008f6c <st_int8_copy+0x28>
 8008f52:	428b      	cmp	r3, r1
 8008f54:	d90a      	bls.n	8008f6c <st_int8_copy+0x28>
 8008f56:	4283      	cmp	r3, r0
 8008f58:	440a      	add	r2, r1
 8008f5a:	d906      	bls.n	8008f6a <st_int8_copy+0x26>
 8008f5c:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 8008f60:	4283      	cmp	r3, r0
 8008f62:	f802 1d01 	strb.w	r1, [r2, #-1]!
 8008f66:	d1f9      	bne.n	8008f5c <st_int8_copy+0x18>
 8008f68:	4770      	bx	lr
 8008f6a:	4770      	bx	lr
 8008f6c:	078b      	lsls	r3, r1, #30
 8008f6e:	d102      	bne.n	8008f76 <st_int8_copy+0x32>
 8008f70:	e008      	b.n	8008f84 <st_int8_copy+0x40>
 8008f72:	2a00      	cmp	r2, #0
 8008f74:	d04d      	beq.n	8009012 <st_int8_copy+0xce>
 8008f76:	f910 3b01 	ldrsb.w	r3, [r0], #1
 8008f7a:	3a01      	subs	r2, #1
 8008f7c:	f801 3b01 	strb.w	r3, [r1], #1
 8008f80:	078b      	lsls	r3, r1, #30
 8008f82:	d1f6      	bne.n	8008f72 <st_int8_copy+0x2e>
 8008f84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f88:	ea5f 1e12 	movs.w	lr, r2, lsr #4
 8008f8c:	d05e      	beq.n	800904c <st_int8_copy+0x108>
 8008f8e:	ea40 0301 	orr.w	r3, r0, r1
 8008f92:	075b      	lsls	r3, r3, #29
 8008f94:	d13e      	bne.n	8009014 <st_int8_copy+0xd0>
 8008f96:	f10e 33ff 	add.w	r3, lr, #4294967295	; 0xffffffff
 8008f9a:	2b01      	cmp	r3, #1
 8008f9c:	d93a      	bls.n	8009014 <st_int8_copy+0xd0>
 8008f9e:	f100 0310 	add.w	r3, r0, #16
 8008fa2:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8008fa6:	f101 0c10 	add.w	ip, r1, #16
 8008faa:	eb03 1e0e 	add.w	lr, r3, lr, lsl #4
 8008fae:	3310      	adds	r3, #16
 8008fb0:	f10c 0c10 	add.w	ip, ip, #16
 8008fb4:	ed13 6b08 	vldr	d6, [r3, #-32]	; 0xffffffe0
 8008fb8:	ed13 7b06 	vldr	d7, [r3, #-24]	; 0xffffffe8
 8008fbc:	4573      	cmp	r3, lr
 8008fbe:	ed0c 6b08 	vstr	d6, [ip, #-32]	; 0xffffffe0
 8008fc2:	ed0c 7b06 	vstr	d7, [ip, #-24]	; 0xffffffe8
 8008fc6:	d1f2      	bne.n	8008fae <st_int8_copy+0x6a>
 8008fc8:	f3c2 0381 	ubfx	r3, r2, #2, #2
 8008fcc:	4421      	add	r1, r4
 8008fce:	4420      	add	r0, r4
 8008fd0:	f002 0203 	and.w	r2, r2, #3
 8008fd4:	b16b      	cbz	r3, 8008ff2 <st_int8_copy+0xae>
 8008fd6:	6804      	ldr	r4, [r0, #0]
 8008fd8:	600c      	str	r4, [r1, #0]
 8008fda:	1e5c      	subs	r4, r3, #1
 8008fdc:	d005      	beq.n	8008fea <st_int8_copy+0xa6>
 8008fde:	6845      	ldr	r5, [r0, #4]
 8008fe0:	2c01      	cmp	r4, #1
 8008fe2:	604d      	str	r5, [r1, #4]
 8008fe4:	d001      	beq.n	8008fea <st_int8_copy+0xa6>
 8008fe6:	6884      	ldr	r4, [r0, #8]
 8008fe8:	608c      	str	r4, [r1, #8]
 8008fea:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8008fee:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 8008ff2:	b162      	cbz	r2, 800900e <st_int8_copy+0xca>
 8008ff4:	f990 3000 	ldrsb.w	r3, [r0]
 8008ff8:	3a01      	subs	r2, #1
 8008ffa:	700b      	strb	r3, [r1, #0]
 8008ffc:	d007      	beq.n	800900e <st_int8_copy+0xca>
 8008ffe:	f990 3001 	ldrsb.w	r3, [r0, #1]
 8009002:	2a01      	cmp	r2, #1
 8009004:	704b      	strb	r3, [r1, #1]
 8009006:	d002      	beq.n	800900e <st_int8_copy+0xca>
 8009008:	f990 3002 	ldrsb.w	r3, [r0, #2]
 800900c:	708b      	strb	r3, [r1, #2]
 800900e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009012:	4770      	bx	lr
 8009014:	ea4f 140e 	mov.w	r4, lr, lsl #4
 8009018:	460b      	mov	r3, r1
 800901a:	eb01 1e0e 	add.w	lr, r1, lr, lsl #4
 800901e:	4684      	mov	ip, r0
 8009020:	f8dc 8000 	ldr.w	r8, [ip]
 8009024:	3310      	adds	r3, #16
 8009026:	f8dc 7004 	ldr.w	r7, [ip, #4]
 800902a:	f10c 0c10 	add.w	ip, ip, #16
 800902e:	f85c 6c08 	ldr.w	r6, [ip, #-8]
 8009032:	f85c 5c04 	ldr.w	r5, [ip, #-4]
 8009036:	f843 8c10 	str.w	r8, [r3, #-16]
 800903a:	f843 7c0c 	str.w	r7, [r3, #-12]
 800903e:	f843 6c08 	str.w	r6, [r3, #-8]
 8009042:	f843 5c04 	str.w	r5, [r3, #-4]
 8009046:	459e      	cmp	lr, r3
 8009048:	d1ea      	bne.n	8009020 <st_int8_copy+0xdc>
 800904a:	e7bd      	b.n	8008fc8 <st_int8_copy+0x84>
 800904c:	0893      	lsrs	r3, r2, #2
 800904e:	f002 0203 	and.w	r2, r2, #3
 8009052:	e7bf      	b.n	8008fd4 <st_int8_copy+0x90>

08009054 <ai_sum_f32>:
 8009054:	edd1 7a00 	vldr	s15, [r1]
 8009058:	ed92 7a00 	vldr	s14, [r2]
 800905c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009060:	edc0 7a00 	vstr	s15, [r0]
 8009064:	4770      	bx	lr
 8009066:	bf00      	nop

08009068 <ai_sum_buffer_f32>:
 8009068:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800906c:	4298      	cmp	r0, r3
 800906e:	d209      	bcs.n	8009084 <ai_sum_buffer_f32+0x1c>
 8009070:	ecf1 7a01 	vldmia	r1!, {s15}
 8009074:	ecb2 7a01 	vldmia	r2!, {s14}
 8009078:	ee77 7a87 	vadd.f32	s15, s15, s14
 800907c:	ece0 7a01 	vstmia	r0!, {s15}
 8009080:	4283      	cmp	r3, r0
 8009082:	d8f5      	bhi.n	8009070 <ai_sum_buffer_f32+0x8>
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop

08009088 <ai_version_get>:
 8009088:	0212      	lsls	r2, r2, #8
 800908a:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800908e:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 8009092:	4770      	bx	lr

08009094 <get_tensor_byte_size>:
 8009094:	b430      	push	{r4, r5}
 8009096:	6985      	ldr	r5, [r0, #24]
 8009098:	68c4      	ldr	r4, [r0, #12]
 800909a:	6941      	ldr	r1, [r0, #20]
 800909c:	4b06      	ldr	r3, [pc, #24]	; (80090b8 <get_tensor_byte_size+0x24>)
 800909e:	6828      	ldr	r0, [r5, #0]
 80090a0:	4a06      	ldr	r2, [pc, #24]	; (80090bc <get_tensor_byte_size+0x28>)
 80090a2:	4003      	ands	r3, r0
 80090a4:	68c9      	ldr	r1, [r1, #12]
 80090a6:	68e0      	ldr	r0, [r4, #12]
 80090a8:	4293      	cmp	r3, r2
 80090aa:	fb01 f000 	mul.w	r0, r1, r0
 80090ae:	d101      	bne.n	80090b4 <get_tensor_byte_size+0x20>
 80090b0:	3007      	adds	r0, #7
 80090b2:	08c0      	lsrs	r0, r0, #3
 80090b4:	bc30      	pop	{r4, r5}
 80090b6:	4770      	bx	lr
 80090b8:	017fffff 	.word	0x017fffff
 80090bc:	000400c0 	.word	0x000400c0

080090c0 <core_get_broadcasted_shape>:
 80090c0:	b470      	push	{r4, r5, r6}
 80090c2:	6804      	ldr	r4, [r0, #0]
 80090c4:	f3c4 2417 	ubfx	r4, r4, #8, #24
 80090c8:	b304      	cbz	r4, 800910c <core_get_broadcasted_shape+0x4c>
 80090ca:	4623      	mov	r3, r4
 80090cc:	3b01      	subs	r3, #1
 80090ce:	429c      	cmp	r4, r3
 80090d0:	d917      	bls.n	8009102 <core_get_broadcasted_shape+0x42>
 80090d2:	6815      	ldr	r5, [r2, #0]
 80090d4:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 80090d8:	2401      	movs	r4, #1
 80090da:	ebb3 2f15 	cmp.w	r3, r5, lsr #8
 80090de:	d202      	bcs.n	80090e6 <core_get_broadcasted_shape+0x26>
 80090e0:	6854      	ldr	r4, [r2, #4]
 80090e2:	f854 4023 	ldr.w	r4, [r4, r3, lsl #2]
 80090e6:	680e      	ldr	r6, [r1, #0]
 80090e8:	2501      	movs	r5, #1
 80090ea:	ebb3 2f16 	cmp.w	r3, r6, lsr #8
 80090ee:	d202      	bcs.n	80090f6 <core_get_broadcasted_shape+0x36>
 80090f0:	684d      	ldr	r5, [r1, #4]
 80090f2:	f855 500c 	ldr.w	r5, [r5, ip]
 80090f6:	42ac      	cmp	r4, r5
 80090f8:	bf38      	it	cc
 80090fa:	462c      	movcc	r4, r5
 80090fc:	6845      	ldr	r5, [r0, #4]
 80090fe:	f845 400c 	str.w	r4, [r5, ip]
 8009102:	b11b      	cbz	r3, 800910c <core_get_broadcasted_shape+0x4c>
 8009104:	6804      	ldr	r4, [r0, #0]
 8009106:	f3c4 2417 	ubfx	r4, r4, #8, #24
 800910a:	e7df      	b.n	80090cc <core_get_broadcasted_shape+0xc>
 800910c:	bc70      	pop	{r4, r5, r6}
 800910e:	4770      	bx	lr

08009110 <core_compute_offsets>:
 8009110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009114:	e9d1 5c00 	ldrd	r5, ip, [r1]
 8009118:	6857      	ldr	r7, [r2, #4]
 800911a:	b085      	sub	sp, #20
 800911c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8009120:	687e      	ldr	r6, [r7, #4]
 8009122:	1ba1      	subs	r1, r4, r6
 8009124:	bf18      	it	ne
 8009126:	2101      	movne	r1, #1
 8009128:	f5b5 6fa0 	cmp.w	r5, #1280	; 0x500
 800912c:	9103      	str	r1, [sp, #12]
 800912e:	d378      	bcc.n	8009222 <core_compute_offsets+0x112>
 8009130:	f8dc 9010 	ldr.w	r9, [ip, #16]
 8009134:	fb09 fe04 	mul.w	lr, r9, r4
 8009138:	6812      	ldr	r2, [r2, #0]
 800913a:	f8d0 b000 	ldr.w	fp, [r0]
 800913e:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8009142:	e9dc 5202 	ldrd	r5, r2, [ip, #8]
 8009146:	bf2c      	ite	cs
 8009148:	f8d7 a010 	ldrcs.w	sl, [r7, #16]
 800914c:	f04f 0a01 	movcc.w	sl, #1
 8009150:	9201      	str	r2, [sp, #4]
 8009152:	ebb9 0c0a 	subs.w	ip, r9, sl
 8009156:	e9d7 8202 	ldrd	r8, r2, [r7, #8]
 800915a:	bf18      	it	ne
 800915c:	f04f 0c01 	movne.w	ip, #1
 8009160:	ebb5 0708 	subs.w	r7, r5, r8
 8009164:	9202      	str	r2, [sp, #8]
 8009166:	f3cb 2217 	ubfx	r2, fp, #8, #24
 800916a:	bf18      	it	ne
 800916c:	2701      	movne	r7, #1
 800916e:	f5bb 7f00 	cmp.w	fp, #512	; 0x200
 8009172:	d321      	bcc.n	80091b8 <core_compute_offsets+0xa8>
 8009174:	42b4      	cmp	r4, r6
 8009176:	bf0c      	ite	eq
 8009178:	461a      	moveq	r2, r3
 800917a:	2200      	movne	r2, #0
 800917c:	6841      	ldr	r1, [r0, #4]
 800917e:	604a      	str	r2, [r1, #4]
 8009180:	f8d0 b000 	ldr.w	fp, [r0]
 8009184:	f5bb 6fa0 	cmp.w	fp, #1280	; 0x500
 8009188:	f3cb 2217 	ubfx	r2, fp, #8, #24
 800918c:	d314      	bcc.n	80091b8 <core_compute_offsets+0xa8>
 800918e:	9a03      	ldr	r2, [sp, #12]
 8009190:	45d1      	cmp	r9, sl
 8009192:	bf14      	ite	ne
 8009194:	2200      	movne	r2, #0
 8009196:	f002 0201 	andeq.w	r2, r2, #1
 800919a:	42b4      	cmp	r4, r6
 800919c:	bf14      	ite	ne
 800919e:	f04f 0900 	movne.w	r9, #0
 80091a2:	f00c 0901 	andeq.w	r9, ip, #1
 80091a6:	6846      	ldr	r6, [r0, #4]
 80091a8:	fb04 2219 	mls	r2, r4, r9, r2
 80091ac:	fb03 f202 	mul.w	r2, r3, r2
 80091b0:	6132      	str	r2, [r6, #16]
 80091b2:	6802      	ldr	r2, [r0, #0]
 80091b4:	f3c2 2217 	ubfx	r2, r2, #8, #24
 80091b8:	2a02      	cmp	r2, #2
 80091ba:	fb0e f607 	mul.w	r6, lr, r7
 80091be:	d911      	bls.n	80091e4 <core_compute_offsets+0xd4>
 80091c0:	9a03      	ldr	r2, [sp, #12]
 80091c2:	4545      	cmp	r5, r8
 80091c4:	bf14      	ite	ne
 80091c6:	2200      	movne	r2, #0
 80091c8:	f002 0201 	andeq.w	r2, r2, #1
 80091cc:	ea0c 0202 	and.w	r2, ip, r2
 80091d0:	1b92      	subs	r2, r2, r6
 80091d2:	fb04 240c 	mla	r4, r4, ip, r2
 80091d6:	6842      	ldr	r2, [r0, #4]
 80091d8:	fb03 f404 	mul.w	r4, r3, r4
 80091dc:	6094      	str	r4, [r2, #8]
 80091de:	6802      	ldr	r2, [r0, #0]
 80091e0:	f3c2 2217 	ubfx	r2, r2, #8, #24
 80091e4:	e9dd 4101 	ldrd	r4, r1, [sp, #4]
 80091e8:	428c      	cmp	r4, r1
 80091ea:	d118      	bne.n	800921e <core_compute_offsets+0x10e>
 80091ec:	b1bf      	cbz	r7, 800921e <core_compute_offsets+0x10e>
 80091ee:	9903      	ldr	r1, [sp, #12]
 80091f0:	ea01 010c 	and.w	r1, r1, ip
 80091f4:	2a03      	cmp	r2, #3
 80091f6:	d90f      	bls.n	8009218 <core_compute_offsets+0x108>
 80091f8:	fb0e f505 	mul.w	r5, lr, r5
 80091fc:	e9dd 2401 	ldrd	r2, r4, [sp, #4]
 8009200:	ebb2 0c04 	subs.w	ip, r2, r4
 8009204:	6842      	ldr	r2, [r0, #4]
 8009206:	bf18      	it	ne
 8009208:	f04f 0c01 	movne.w	ip, #1
 800920c:	fb0c 1115 	mls	r1, ip, r5, r1
 8009210:	440e      	add	r6, r1
 8009212:	fb06 f303 	mul.w	r3, r6, r3
 8009216:	60d3      	str	r3, [r2, #12]
 8009218:	b005      	add	sp, #20
 800921a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800921e:	2100      	movs	r1, #0
 8009220:	e7e8      	b.n	80091f4 <core_compute_offsets+0xe4>
 8009222:	46a6      	mov	lr, r4
 8009224:	f04f 0901 	mov.w	r9, #1
 8009228:	e786      	b.n	8009138 <core_compute_offsets+0x28>
 800922a:	bf00      	nop

0800922c <malloc>:
 800922c:	4b02      	ldr	r3, [pc, #8]	; (8009238 <malloc+0xc>)
 800922e:	4601      	mov	r1, r0
 8009230:	6818      	ldr	r0, [r3, #0]
 8009232:	f000 b823 	b.w	800927c <_malloc_r>
 8009236:	bf00      	nop
 8009238:	20001ed8 	.word	0x20001ed8

0800923c <sbrk_aligned>:
 800923c:	b570      	push	{r4, r5, r6, lr}
 800923e:	4e0e      	ldr	r6, [pc, #56]	; (8009278 <sbrk_aligned+0x3c>)
 8009240:	460c      	mov	r4, r1
 8009242:	6831      	ldr	r1, [r6, #0]
 8009244:	4605      	mov	r5, r0
 8009246:	b911      	cbnz	r1, 800924e <sbrk_aligned+0x12>
 8009248:	f000 f916 	bl	8009478 <_sbrk_r>
 800924c:	6030      	str	r0, [r6, #0]
 800924e:	4621      	mov	r1, r4
 8009250:	4628      	mov	r0, r5
 8009252:	f000 f911 	bl	8009478 <_sbrk_r>
 8009256:	1c43      	adds	r3, r0, #1
 8009258:	d00a      	beq.n	8009270 <sbrk_aligned+0x34>
 800925a:	1cc4      	adds	r4, r0, #3
 800925c:	f024 0403 	bic.w	r4, r4, #3
 8009260:	42a0      	cmp	r0, r4
 8009262:	d007      	beq.n	8009274 <sbrk_aligned+0x38>
 8009264:	1a21      	subs	r1, r4, r0
 8009266:	4628      	mov	r0, r5
 8009268:	f000 f906 	bl	8009478 <_sbrk_r>
 800926c:	3001      	adds	r0, #1
 800926e:	d101      	bne.n	8009274 <sbrk_aligned+0x38>
 8009270:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009274:	4620      	mov	r0, r4
 8009276:	bd70      	pop	{r4, r5, r6, pc}
 8009278:	200249f4 	.word	0x200249f4

0800927c <_malloc_r>:
 800927c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009280:	1ccd      	adds	r5, r1, #3
 8009282:	f025 0503 	bic.w	r5, r5, #3
 8009286:	3508      	adds	r5, #8
 8009288:	2d0c      	cmp	r5, #12
 800928a:	bf38      	it	cc
 800928c:	250c      	movcc	r5, #12
 800928e:	2d00      	cmp	r5, #0
 8009290:	4607      	mov	r7, r0
 8009292:	db01      	blt.n	8009298 <_malloc_r+0x1c>
 8009294:	42a9      	cmp	r1, r5
 8009296:	d905      	bls.n	80092a4 <_malloc_r+0x28>
 8009298:	230c      	movs	r3, #12
 800929a:	603b      	str	r3, [r7, #0]
 800929c:	2600      	movs	r6, #0
 800929e:	4630      	mov	r0, r6
 80092a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80092a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009378 <_malloc_r+0xfc>
 80092a8:	f000 f868 	bl	800937c <__malloc_lock>
 80092ac:	f8d8 3000 	ldr.w	r3, [r8]
 80092b0:	461c      	mov	r4, r3
 80092b2:	bb5c      	cbnz	r4, 800930c <_malloc_r+0x90>
 80092b4:	4629      	mov	r1, r5
 80092b6:	4638      	mov	r0, r7
 80092b8:	f7ff ffc0 	bl	800923c <sbrk_aligned>
 80092bc:	1c43      	adds	r3, r0, #1
 80092be:	4604      	mov	r4, r0
 80092c0:	d155      	bne.n	800936e <_malloc_r+0xf2>
 80092c2:	f8d8 4000 	ldr.w	r4, [r8]
 80092c6:	4626      	mov	r6, r4
 80092c8:	2e00      	cmp	r6, #0
 80092ca:	d145      	bne.n	8009358 <_malloc_r+0xdc>
 80092cc:	2c00      	cmp	r4, #0
 80092ce:	d048      	beq.n	8009362 <_malloc_r+0xe6>
 80092d0:	6823      	ldr	r3, [r4, #0]
 80092d2:	4631      	mov	r1, r6
 80092d4:	4638      	mov	r0, r7
 80092d6:	eb04 0903 	add.w	r9, r4, r3
 80092da:	f000 f8cd 	bl	8009478 <_sbrk_r>
 80092de:	4581      	cmp	r9, r0
 80092e0:	d13f      	bne.n	8009362 <_malloc_r+0xe6>
 80092e2:	6821      	ldr	r1, [r4, #0]
 80092e4:	1a6d      	subs	r5, r5, r1
 80092e6:	4629      	mov	r1, r5
 80092e8:	4638      	mov	r0, r7
 80092ea:	f7ff ffa7 	bl	800923c <sbrk_aligned>
 80092ee:	3001      	adds	r0, #1
 80092f0:	d037      	beq.n	8009362 <_malloc_r+0xe6>
 80092f2:	6823      	ldr	r3, [r4, #0]
 80092f4:	442b      	add	r3, r5
 80092f6:	6023      	str	r3, [r4, #0]
 80092f8:	f8d8 3000 	ldr.w	r3, [r8]
 80092fc:	2b00      	cmp	r3, #0
 80092fe:	d038      	beq.n	8009372 <_malloc_r+0xf6>
 8009300:	685a      	ldr	r2, [r3, #4]
 8009302:	42a2      	cmp	r2, r4
 8009304:	d12b      	bne.n	800935e <_malloc_r+0xe2>
 8009306:	2200      	movs	r2, #0
 8009308:	605a      	str	r2, [r3, #4]
 800930a:	e00f      	b.n	800932c <_malloc_r+0xb0>
 800930c:	6822      	ldr	r2, [r4, #0]
 800930e:	1b52      	subs	r2, r2, r5
 8009310:	d41f      	bmi.n	8009352 <_malloc_r+0xd6>
 8009312:	2a0b      	cmp	r2, #11
 8009314:	d917      	bls.n	8009346 <_malloc_r+0xca>
 8009316:	1961      	adds	r1, r4, r5
 8009318:	42a3      	cmp	r3, r4
 800931a:	6025      	str	r5, [r4, #0]
 800931c:	bf18      	it	ne
 800931e:	6059      	strne	r1, [r3, #4]
 8009320:	6863      	ldr	r3, [r4, #4]
 8009322:	bf08      	it	eq
 8009324:	f8c8 1000 	streq.w	r1, [r8]
 8009328:	5162      	str	r2, [r4, r5]
 800932a:	604b      	str	r3, [r1, #4]
 800932c:	4638      	mov	r0, r7
 800932e:	f104 060b 	add.w	r6, r4, #11
 8009332:	f000 f829 	bl	8009388 <__malloc_unlock>
 8009336:	f026 0607 	bic.w	r6, r6, #7
 800933a:	1d23      	adds	r3, r4, #4
 800933c:	1af2      	subs	r2, r6, r3
 800933e:	d0ae      	beq.n	800929e <_malloc_r+0x22>
 8009340:	1b9b      	subs	r3, r3, r6
 8009342:	50a3      	str	r3, [r4, r2]
 8009344:	e7ab      	b.n	800929e <_malloc_r+0x22>
 8009346:	42a3      	cmp	r3, r4
 8009348:	6862      	ldr	r2, [r4, #4]
 800934a:	d1dd      	bne.n	8009308 <_malloc_r+0x8c>
 800934c:	f8c8 2000 	str.w	r2, [r8]
 8009350:	e7ec      	b.n	800932c <_malloc_r+0xb0>
 8009352:	4623      	mov	r3, r4
 8009354:	6864      	ldr	r4, [r4, #4]
 8009356:	e7ac      	b.n	80092b2 <_malloc_r+0x36>
 8009358:	4634      	mov	r4, r6
 800935a:	6876      	ldr	r6, [r6, #4]
 800935c:	e7b4      	b.n	80092c8 <_malloc_r+0x4c>
 800935e:	4613      	mov	r3, r2
 8009360:	e7cc      	b.n	80092fc <_malloc_r+0x80>
 8009362:	230c      	movs	r3, #12
 8009364:	603b      	str	r3, [r7, #0]
 8009366:	4638      	mov	r0, r7
 8009368:	f000 f80e 	bl	8009388 <__malloc_unlock>
 800936c:	e797      	b.n	800929e <_malloc_r+0x22>
 800936e:	6025      	str	r5, [r4, #0]
 8009370:	e7dc      	b.n	800932c <_malloc_r+0xb0>
 8009372:	605b      	str	r3, [r3, #4]
 8009374:	deff      	udf	#255	; 0xff
 8009376:	bf00      	nop
 8009378:	200249f0 	.word	0x200249f0

0800937c <__malloc_lock>:
 800937c:	4801      	ldr	r0, [pc, #4]	; (8009384 <__malloc_lock+0x8>)
 800937e:	f000 b8b5 	b.w	80094ec <__retarget_lock_acquire_recursive>
 8009382:	bf00      	nop
 8009384:	20024b30 	.word	0x20024b30

08009388 <__malloc_unlock>:
 8009388:	4801      	ldr	r0, [pc, #4]	; (8009390 <__malloc_unlock+0x8>)
 800938a:	f000 b8b0 	b.w	80094ee <__retarget_lock_release_recursive>
 800938e:	bf00      	nop
 8009390:	20024b30 	.word	0x20024b30

08009394 <siprintf>:
 8009394:	b40e      	push	{r1, r2, r3}
 8009396:	b500      	push	{lr}
 8009398:	b09c      	sub	sp, #112	; 0x70
 800939a:	ab1d      	add	r3, sp, #116	; 0x74
 800939c:	9002      	str	r0, [sp, #8]
 800939e:	9006      	str	r0, [sp, #24]
 80093a0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80093a4:	4809      	ldr	r0, [pc, #36]	; (80093cc <siprintf+0x38>)
 80093a6:	9107      	str	r1, [sp, #28]
 80093a8:	9104      	str	r1, [sp, #16]
 80093aa:	4909      	ldr	r1, [pc, #36]	; (80093d0 <siprintf+0x3c>)
 80093ac:	f853 2b04 	ldr.w	r2, [r3], #4
 80093b0:	9105      	str	r1, [sp, #20]
 80093b2:	6800      	ldr	r0, [r0, #0]
 80093b4:	9301      	str	r3, [sp, #4]
 80093b6:	a902      	add	r1, sp, #8
 80093b8:	f000 f94e 	bl	8009658 <_svfiprintf_r>
 80093bc:	9b02      	ldr	r3, [sp, #8]
 80093be:	2200      	movs	r2, #0
 80093c0:	701a      	strb	r2, [r3, #0]
 80093c2:	b01c      	add	sp, #112	; 0x70
 80093c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80093c8:	b003      	add	sp, #12
 80093ca:	4770      	bx	lr
 80093cc:	20001ed8 	.word	0x20001ed8
 80093d0:	ffff0208 	.word	0xffff0208

080093d4 <_realloc_r>:
 80093d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093d8:	4680      	mov	r8, r0
 80093da:	4614      	mov	r4, r2
 80093dc:	460e      	mov	r6, r1
 80093de:	b921      	cbnz	r1, 80093ea <_realloc_r+0x16>
 80093e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80093e4:	4611      	mov	r1, r2
 80093e6:	f7ff bf49 	b.w	800927c <_malloc_r>
 80093ea:	b92a      	cbnz	r2, 80093f8 <_realloc_r+0x24>
 80093ec:	f000 f88e 	bl	800950c <_free_r>
 80093f0:	4625      	mov	r5, r4
 80093f2:	4628      	mov	r0, r5
 80093f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093f8:	f000 fbbc 	bl	8009b74 <_malloc_usable_size_r>
 80093fc:	4284      	cmp	r4, r0
 80093fe:	4607      	mov	r7, r0
 8009400:	d802      	bhi.n	8009408 <_realloc_r+0x34>
 8009402:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009406:	d812      	bhi.n	800942e <_realloc_r+0x5a>
 8009408:	4621      	mov	r1, r4
 800940a:	4640      	mov	r0, r8
 800940c:	f7ff ff36 	bl	800927c <_malloc_r>
 8009410:	4605      	mov	r5, r0
 8009412:	2800      	cmp	r0, #0
 8009414:	d0ed      	beq.n	80093f2 <_realloc_r+0x1e>
 8009416:	42bc      	cmp	r4, r7
 8009418:	4622      	mov	r2, r4
 800941a:	4631      	mov	r1, r6
 800941c:	bf28      	it	cs
 800941e:	463a      	movcs	r2, r7
 8009420:	f000 f866 	bl	80094f0 <memcpy>
 8009424:	4631      	mov	r1, r6
 8009426:	4640      	mov	r0, r8
 8009428:	f000 f870 	bl	800950c <_free_r>
 800942c:	e7e1      	b.n	80093f2 <_realloc_r+0x1e>
 800942e:	4635      	mov	r5, r6
 8009430:	e7df      	b.n	80093f2 <_realloc_r+0x1e>

08009432 <memmove>:
 8009432:	4288      	cmp	r0, r1
 8009434:	b510      	push	{r4, lr}
 8009436:	eb01 0402 	add.w	r4, r1, r2
 800943a:	d902      	bls.n	8009442 <memmove+0x10>
 800943c:	4284      	cmp	r4, r0
 800943e:	4623      	mov	r3, r4
 8009440:	d807      	bhi.n	8009452 <memmove+0x20>
 8009442:	1e43      	subs	r3, r0, #1
 8009444:	42a1      	cmp	r1, r4
 8009446:	d008      	beq.n	800945a <memmove+0x28>
 8009448:	f811 2b01 	ldrb.w	r2, [r1], #1
 800944c:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009450:	e7f8      	b.n	8009444 <memmove+0x12>
 8009452:	4402      	add	r2, r0
 8009454:	4601      	mov	r1, r0
 8009456:	428a      	cmp	r2, r1
 8009458:	d100      	bne.n	800945c <memmove+0x2a>
 800945a:	bd10      	pop	{r4, pc}
 800945c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009460:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009464:	e7f7      	b.n	8009456 <memmove+0x24>

08009466 <memset>:
 8009466:	4402      	add	r2, r0
 8009468:	4603      	mov	r3, r0
 800946a:	4293      	cmp	r3, r2
 800946c:	d100      	bne.n	8009470 <memset+0xa>
 800946e:	4770      	bx	lr
 8009470:	f803 1b01 	strb.w	r1, [r3], #1
 8009474:	e7f9      	b.n	800946a <memset+0x4>
	...

08009478 <_sbrk_r>:
 8009478:	b538      	push	{r3, r4, r5, lr}
 800947a:	4d06      	ldr	r5, [pc, #24]	; (8009494 <_sbrk_r+0x1c>)
 800947c:	2300      	movs	r3, #0
 800947e:	4604      	mov	r4, r0
 8009480:	4608      	mov	r0, r1
 8009482:	602b      	str	r3, [r5, #0]
 8009484:	f7f8 f8aa 	bl	80015dc <_sbrk>
 8009488:	1c43      	adds	r3, r0, #1
 800948a:	d102      	bne.n	8009492 <_sbrk_r+0x1a>
 800948c:	682b      	ldr	r3, [r5, #0]
 800948e:	b103      	cbz	r3, 8009492 <_sbrk_r+0x1a>
 8009490:	6023      	str	r3, [r4, #0]
 8009492:	bd38      	pop	{r3, r4, r5, pc}
 8009494:	20024b34 	.word	0x20024b34

08009498 <__errno>:
 8009498:	4b01      	ldr	r3, [pc, #4]	; (80094a0 <__errno+0x8>)
 800949a:	6818      	ldr	r0, [r3, #0]
 800949c:	4770      	bx	lr
 800949e:	bf00      	nop
 80094a0:	20001ed8 	.word	0x20001ed8

080094a4 <__libc_init_array>:
 80094a4:	b570      	push	{r4, r5, r6, lr}
 80094a6:	4d0d      	ldr	r5, [pc, #52]	; (80094dc <__libc_init_array+0x38>)
 80094a8:	4c0d      	ldr	r4, [pc, #52]	; (80094e0 <__libc_init_array+0x3c>)
 80094aa:	1b64      	subs	r4, r4, r5
 80094ac:	10a4      	asrs	r4, r4, #2
 80094ae:	2600      	movs	r6, #0
 80094b0:	42a6      	cmp	r6, r4
 80094b2:	d109      	bne.n	80094c8 <__libc_init_array+0x24>
 80094b4:	4d0b      	ldr	r5, [pc, #44]	; (80094e4 <__libc_init_array+0x40>)
 80094b6:	4c0c      	ldr	r4, [pc, #48]	; (80094e8 <__libc_init_array+0x44>)
 80094b8:	f000 fc98 	bl	8009dec <_init>
 80094bc:	1b64      	subs	r4, r4, r5
 80094be:	10a4      	asrs	r4, r4, #2
 80094c0:	2600      	movs	r6, #0
 80094c2:	42a6      	cmp	r6, r4
 80094c4:	d105      	bne.n	80094d2 <__libc_init_array+0x2e>
 80094c6:	bd70      	pop	{r4, r5, r6, pc}
 80094c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80094cc:	4798      	blx	r3
 80094ce:	3601      	adds	r6, #1
 80094d0:	e7ee      	b.n	80094b0 <__libc_init_array+0xc>
 80094d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80094d6:	4798      	blx	r3
 80094d8:	3601      	adds	r6, #1
 80094da:	e7f2      	b.n	80094c2 <__libc_init_array+0x1e>
 80094dc:	08035074 	.word	0x08035074
 80094e0:	08035074 	.word	0x08035074
 80094e4:	08035074 	.word	0x08035074
 80094e8:	08035078 	.word	0x08035078

080094ec <__retarget_lock_acquire_recursive>:
 80094ec:	4770      	bx	lr

080094ee <__retarget_lock_release_recursive>:
 80094ee:	4770      	bx	lr

080094f0 <memcpy>:
 80094f0:	440a      	add	r2, r1
 80094f2:	4291      	cmp	r1, r2
 80094f4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80094f8:	d100      	bne.n	80094fc <memcpy+0xc>
 80094fa:	4770      	bx	lr
 80094fc:	b510      	push	{r4, lr}
 80094fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009502:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009506:	4291      	cmp	r1, r2
 8009508:	d1f9      	bne.n	80094fe <memcpy+0xe>
 800950a:	bd10      	pop	{r4, pc}

0800950c <_free_r>:
 800950c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800950e:	2900      	cmp	r1, #0
 8009510:	d044      	beq.n	800959c <_free_r+0x90>
 8009512:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009516:	9001      	str	r0, [sp, #4]
 8009518:	2b00      	cmp	r3, #0
 800951a:	f1a1 0404 	sub.w	r4, r1, #4
 800951e:	bfb8      	it	lt
 8009520:	18e4      	addlt	r4, r4, r3
 8009522:	f7ff ff2b 	bl	800937c <__malloc_lock>
 8009526:	4a1e      	ldr	r2, [pc, #120]	; (80095a0 <_free_r+0x94>)
 8009528:	9801      	ldr	r0, [sp, #4]
 800952a:	6813      	ldr	r3, [r2, #0]
 800952c:	b933      	cbnz	r3, 800953c <_free_r+0x30>
 800952e:	6063      	str	r3, [r4, #4]
 8009530:	6014      	str	r4, [r2, #0]
 8009532:	b003      	add	sp, #12
 8009534:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009538:	f7ff bf26 	b.w	8009388 <__malloc_unlock>
 800953c:	42a3      	cmp	r3, r4
 800953e:	d908      	bls.n	8009552 <_free_r+0x46>
 8009540:	6825      	ldr	r5, [r4, #0]
 8009542:	1961      	adds	r1, r4, r5
 8009544:	428b      	cmp	r3, r1
 8009546:	bf01      	itttt	eq
 8009548:	6819      	ldreq	r1, [r3, #0]
 800954a:	685b      	ldreq	r3, [r3, #4]
 800954c:	1949      	addeq	r1, r1, r5
 800954e:	6021      	streq	r1, [r4, #0]
 8009550:	e7ed      	b.n	800952e <_free_r+0x22>
 8009552:	461a      	mov	r2, r3
 8009554:	685b      	ldr	r3, [r3, #4]
 8009556:	b10b      	cbz	r3, 800955c <_free_r+0x50>
 8009558:	42a3      	cmp	r3, r4
 800955a:	d9fa      	bls.n	8009552 <_free_r+0x46>
 800955c:	6811      	ldr	r1, [r2, #0]
 800955e:	1855      	adds	r5, r2, r1
 8009560:	42a5      	cmp	r5, r4
 8009562:	d10b      	bne.n	800957c <_free_r+0x70>
 8009564:	6824      	ldr	r4, [r4, #0]
 8009566:	4421      	add	r1, r4
 8009568:	1854      	adds	r4, r2, r1
 800956a:	42a3      	cmp	r3, r4
 800956c:	6011      	str	r1, [r2, #0]
 800956e:	d1e0      	bne.n	8009532 <_free_r+0x26>
 8009570:	681c      	ldr	r4, [r3, #0]
 8009572:	685b      	ldr	r3, [r3, #4]
 8009574:	6053      	str	r3, [r2, #4]
 8009576:	440c      	add	r4, r1
 8009578:	6014      	str	r4, [r2, #0]
 800957a:	e7da      	b.n	8009532 <_free_r+0x26>
 800957c:	d902      	bls.n	8009584 <_free_r+0x78>
 800957e:	230c      	movs	r3, #12
 8009580:	6003      	str	r3, [r0, #0]
 8009582:	e7d6      	b.n	8009532 <_free_r+0x26>
 8009584:	6825      	ldr	r5, [r4, #0]
 8009586:	1961      	adds	r1, r4, r5
 8009588:	428b      	cmp	r3, r1
 800958a:	bf04      	itt	eq
 800958c:	6819      	ldreq	r1, [r3, #0]
 800958e:	685b      	ldreq	r3, [r3, #4]
 8009590:	6063      	str	r3, [r4, #4]
 8009592:	bf04      	itt	eq
 8009594:	1949      	addeq	r1, r1, r5
 8009596:	6021      	streq	r1, [r4, #0]
 8009598:	6054      	str	r4, [r2, #4]
 800959a:	e7ca      	b.n	8009532 <_free_r+0x26>
 800959c:	b003      	add	sp, #12
 800959e:	bd30      	pop	{r4, r5, pc}
 80095a0:	200249f0 	.word	0x200249f0

080095a4 <__ssputs_r>:
 80095a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80095a8:	688e      	ldr	r6, [r1, #8]
 80095aa:	461f      	mov	r7, r3
 80095ac:	42be      	cmp	r6, r7
 80095ae:	680b      	ldr	r3, [r1, #0]
 80095b0:	4682      	mov	sl, r0
 80095b2:	460c      	mov	r4, r1
 80095b4:	4690      	mov	r8, r2
 80095b6:	d82c      	bhi.n	8009612 <__ssputs_r+0x6e>
 80095b8:	898a      	ldrh	r2, [r1, #12]
 80095ba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80095be:	d026      	beq.n	800960e <__ssputs_r+0x6a>
 80095c0:	6965      	ldr	r5, [r4, #20]
 80095c2:	6909      	ldr	r1, [r1, #16]
 80095c4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80095c8:	eba3 0901 	sub.w	r9, r3, r1
 80095cc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80095d0:	1c7b      	adds	r3, r7, #1
 80095d2:	444b      	add	r3, r9
 80095d4:	106d      	asrs	r5, r5, #1
 80095d6:	429d      	cmp	r5, r3
 80095d8:	bf38      	it	cc
 80095da:	461d      	movcc	r5, r3
 80095dc:	0553      	lsls	r3, r2, #21
 80095de:	d527      	bpl.n	8009630 <__ssputs_r+0x8c>
 80095e0:	4629      	mov	r1, r5
 80095e2:	f7ff fe4b 	bl	800927c <_malloc_r>
 80095e6:	4606      	mov	r6, r0
 80095e8:	b360      	cbz	r0, 8009644 <__ssputs_r+0xa0>
 80095ea:	6921      	ldr	r1, [r4, #16]
 80095ec:	464a      	mov	r2, r9
 80095ee:	f7ff ff7f 	bl	80094f0 <memcpy>
 80095f2:	89a3      	ldrh	r3, [r4, #12]
 80095f4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80095f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095fc:	81a3      	strh	r3, [r4, #12]
 80095fe:	6126      	str	r6, [r4, #16]
 8009600:	6165      	str	r5, [r4, #20]
 8009602:	444e      	add	r6, r9
 8009604:	eba5 0509 	sub.w	r5, r5, r9
 8009608:	6026      	str	r6, [r4, #0]
 800960a:	60a5      	str	r5, [r4, #8]
 800960c:	463e      	mov	r6, r7
 800960e:	42be      	cmp	r6, r7
 8009610:	d900      	bls.n	8009614 <__ssputs_r+0x70>
 8009612:	463e      	mov	r6, r7
 8009614:	6820      	ldr	r0, [r4, #0]
 8009616:	4632      	mov	r2, r6
 8009618:	4641      	mov	r1, r8
 800961a:	f7ff ff0a 	bl	8009432 <memmove>
 800961e:	68a3      	ldr	r3, [r4, #8]
 8009620:	1b9b      	subs	r3, r3, r6
 8009622:	60a3      	str	r3, [r4, #8]
 8009624:	6823      	ldr	r3, [r4, #0]
 8009626:	4433      	add	r3, r6
 8009628:	6023      	str	r3, [r4, #0]
 800962a:	2000      	movs	r0, #0
 800962c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009630:	462a      	mov	r2, r5
 8009632:	f7ff fecf 	bl	80093d4 <_realloc_r>
 8009636:	4606      	mov	r6, r0
 8009638:	2800      	cmp	r0, #0
 800963a:	d1e0      	bne.n	80095fe <__ssputs_r+0x5a>
 800963c:	6921      	ldr	r1, [r4, #16]
 800963e:	4650      	mov	r0, sl
 8009640:	f7ff ff64 	bl	800950c <_free_r>
 8009644:	230c      	movs	r3, #12
 8009646:	f8ca 3000 	str.w	r3, [sl]
 800964a:	89a3      	ldrh	r3, [r4, #12]
 800964c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009650:	81a3      	strh	r3, [r4, #12]
 8009652:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009656:	e7e9      	b.n	800962c <__ssputs_r+0x88>

08009658 <_svfiprintf_r>:
 8009658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800965c:	4698      	mov	r8, r3
 800965e:	898b      	ldrh	r3, [r1, #12]
 8009660:	061b      	lsls	r3, r3, #24
 8009662:	b09d      	sub	sp, #116	; 0x74
 8009664:	4607      	mov	r7, r0
 8009666:	460d      	mov	r5, r1
 8009668:	4614      	mov	r4, r2
 800966a:	d50e      	bpl.n	800968a <_svfiprintf_r+0x32>
 800966c:	690b      	ldr	r3, [r1, #16]
 800966e:	b963      	cbnz	r3, 800968a <_svfiprintf_r+0x32>
 8009670:	2140      	movs	r1, #64	; 0x40
 8009672:	f7ff fe03 	bl	800927c <_malloc_r>
 8009676:	6028      	str	r0, [r5, #0]
 8009678:	6128      	str	r0, [r5, #16]
 800967a:	b920      	cbnz	r0, 8009686 <_svfiprintf_r+0x2e>
 800967c:	230c      	movs	r3, #12
 800967e:	603b      	str	r3, [r7, #0]
 8009680:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009684:	e0d0      	b.n	8009828 <_svfiprintf_r+0x1d0>
 8009686:	2340      	movs	r3, #64	; 0x40
 8009688:	616b      	str	r3, [r5, #20]
 800968a:	2300      	movs	r3, #0
 800968c:	9309      	str	r3, [sp, #36]	; 0x24
 800968e:	2320      	movs	r3, #32
 8009690:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009694:	f8cd 800c 	str.w	r8, [sp, #12]
 8009698:	2330      	movs	r3, #48	; 0x30
 800969a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009840 <_svfiprintf_r+0x1e8>
 800969e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80096a2:	f04f 0901 	mov.w	r9, #1
 80096a6:	4623      	mov	r3, r4
 80096a8:	469a      	mov	sl, r3
 80096aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096ae:	b10a      	cbz	r2, 80096b4 <_svfiprintf_r+0x5c>
 80096b0:	2a25      	cmp	r2, #37	; 0x25
 80096b2:	d1f9      	bne.n	80096a8 <_svfiprintf_r+0x50>
 80096b4:	ebba 0b04 	subs.w	fp, sl, r4
 80096b8:	d00b      	beq.n	80096d2 <_svfiprintf_r+0x7a>
 80096ba:	465b      	mov	r3, fp
 80096bc:	4622      	mov	r2, r4
 80096be:	4629      	mov	r1, r5
 80096c0:	4638      	mov	r0, r7
 80096c2:	f7ff ff6f 	bl	80095a4 <__ssputs_r>
 80096c6:	3001      	adds	r0, #1
 80096c8:	f000 80a9 	beq.w	800981e <_svfiprintf_r+0x1c6>
 80096cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096ce:	445a      	add	r2, fp
 80096d0:	9209      	str	r2, [sp, #36]	; 0x24
 80096d2:	f89a 3000 	ldrb.w	r3, [sl]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	f000 80a1 	beq.w	800981e <_svfiprintf_r+0x1c6>
 80096dc:	2300      	movs	r3, #0
 80096de:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80096e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80096e6:	f10a 0a01 	add.w	sl, sl, #1
 80096ea:	9304      	str	r3, [sp, #16]
 80096ec:	9307      	str	r3, [sp, #28]
 80096ee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80096f2:	931a      	str	r3, [sp, #104]	; 0x68
 80096f4:	4654      	mov	r4, sl
 80096f6:	2205      	movs	r2, #5
 80096f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096fc:	4850      	ldr	r0, [pc, #320]	; (8009840 <_svfiprintf_r+0x1e8>)
 80096fe:	f7f6 fd87 	bl	8000210 <memchr>
 8009702:	9a04      	ldr	r2, [sp, #16]
 8009704:	b9d8      	cbnz	r0, 800973e <_svfiprintf_r+0xe6>
 8009706:	06d0      	lsls	r0, r2, #27
 8009708:	bf44      	itt	mi
 800970a:	2320      	movmi	r3, #32
 800970c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009710:	0711      	lsls	r1, r2, #28
 8009712:	bf44      	itt	mi
 8009714:	232b      	movmi	r3, #43	; 0x2b
 8009716:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800971a:	f89a 3000 	ldrb.w	r3, [sl]
 800971e:	2b2a      	cmp	r3, #42	; 0x2a
 8009720:	d015      	beq.n	800974e <_svfiprintf_r+0xf6>
 8009722:	9a07      	ldr	r2, [sp, #28]
 8009724:	4654      	mov	r4, sl
 8009726:	2000      	movs	r0, #0
 8009728:	f04f 0c0a 	mov.w	ip, #10
 800972c:	4621      	mov	r1, r4
 800972e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009732:	3b30      	subs	r3, #48	; 0x30
 8009734:	2b09      	cmp	r3, #9
 8009736:	d94d      	bls.n	80097d4 <_svfiprintf_r+0x17c>
 8009738:	b1b0      	cbz	r0, 8009768 <_svfiprintf_r+0x110>
 800973a:	9207      	str	r2, [sp, #28]
 800973c:	e014      	b.n	8009768 <_svfiprintf_r+0x110>
 800973e:	eba0 0308 	sub.w	r3, r0, r8
 8009742:	fa09 f303 	lsl.w	r3, r9, r3
 8009746:	4313      	orrs	r3, r2
 8009748:	9304      	str	r3, [sp, #16]
 800974a:	46a2      	mov	sl, r4
 800974c:	e7d2      	b.n	80096f4 <_svfiprintf_r+0x9c>
 800974e:	9b03      	ldr	r3, [sp, #12]
 8009750:	1d19      	adds	r1, r3, #4
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	9103      	str	r1, [sp, #12]
 8009756:	2b00      	cmp	r3, #0
 8009758:	bfbb      	ittet	lt
 800975a:	425b      	neglt	r3, r3
 800975c:	f042 0202 	orrlt.w	r2, r2, #2
 8009760:	9307      	strge	r3, [sp, #28]
 8009762:	9307      	strlt	r3, [sp, #28]
 8009764:	bfb8      	it	lt
 8009766:	9204      	strlt	r2, [sp, #16]
 8009768:	7823      	ldrb	r3, [r4, #0]
 800976a:	2b2e      	cmp	r3, #46	; 0x2e
 800976c:	d10c      	bne.n	8009788 <_svfiprintf_r+0x130>
 800976e:	7863      	ldrb	r3, [r4, #1]
 8009770:	2b2a      	cmp	r3, #42	; 0x2a
 8009772:	d134      	bne.n	80097de <_svfiprintf_r+0x186>
 8009774:	9b03      	ldr	r3, [sp, #12]
 8009776:	1d1a      	adds	r2, r3, #4
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	9203      	str	r2, [sp, #12]
 800977c:	2b00      	cmp	r3, #0
 800977e:	bfb8      	it	lt
 8009780:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009784:	3402      	adds	r4, #2
 8009786:	9305      	str	r3, [sp, #20]
 8009788:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009850 <_svfiprintf_r+0x1f8>
 800978c:	7821      	ldrb	r1, [r4, #0]
 800978e:	2203      	movs	r2, #3
 8009790:	4650      	mov	r0, sl
 8009792:	f7f6 fd3d 	bl	8000210 <memchr>
 8009796:	b138      	cbz	r0, 80097a8 <_svfiprintf_r+0x150>
 8009798:	9b04      	ldr	r3, [sp, #16]
 800979a:	eba0 000a 	sub.w	r0, r0, sl
 800979e:	2240      	movs	r2, #64	; 0x40
 80097a0:	4082      	lsls	r2, r0
 80097a2:	4313      	orrs	r3, r2
 80097a4:	3401      	adds	r4, #1
 80097a6:	9304      	str	r3, [sp, #16]
 80097a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097ac:	4825      	ldr	r0, [pc, #148]	; (8009844 <_svfiprintf_r+0x1ec>)
 80097ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80097b2:	2206      	movs	r2, #6
 80097b4:	f7f6 fd2c 	bl	8000210 <memchr>
 80097b8:	2800      	cmp	r0, #0
 80097ba:	d038      	beq.n	800982e <_svfiprintf_r+0x1d6>
 80097bc:	4b22      	ldr	r3, [pc, #136]	; (8009848 <_svfiprintf_r+0x1f0>)
 80097be:	bb1b      	cbnz	r3, 8009808 <_svfiprintf_r+0x1b0>
 80097c0:	9b03      	ldr	r3, [sp, #12]
 80097c2:	3307      	adds	r3, #7
 80097c4:	f023 0307 	bic.w	r3, r3, #7
 80097c8:	3308      	adds	r3, #8
 80097ca:	9303      	str	r3, [sp, #12]
 80097cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097ce:	4433      	add	r3, r6
 80097d0:	9309      	str	r3, [sp, #36]	; 0x24
 80097d2:	e768      	b.n	80096a6 <_svfiprintf_r+0x4e>
 80097d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80097d8:	460c      	mov	r4, r1
 80097da:	2001      	movs	r0, #1
 80097dc:	e7a6      	b.n	800972c <_svfiprintf_r+0xd4>
 80097de:	2300      	movs	r3, #0
 80097e0:	3401      	adds	r4, #1
 80097e2:	9305      	str	r3, [sp, #20]
 80097e4:	4619      	mov	r1, r3
 80097e6:	f04f 0c0a 	mov.w	ip, #10
 80097ea:	4620      	mov	r0, r4
 80097ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80097f0:	3a30      	subs	r2, #48	; 0x30
 80097f2:	2a09      	cmp	r2, #9
 80097f4:	d903      	bls.n	80097fe <_svfiprintf_r+0x1a6>
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d0c6      	beq.n	8009788 <_svfiprintf_r+0x130>
 80097fa:	9105      	str	r1, [sp, #20]
 80097fc:	e7c4      	b.n	8009788 <_svfiprintf_r+0x130>
 80097fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8009802:	4604      	mov	r4, r0
 8009804:	2301      	movs	r3, #1
 8009806:	e7f0      	b.n	80097ea <_svfiprintf_r+0x192>
 8009808:	ab03      	add	r3, sp, #12
 800980a:	9300      	str	r3, [sp, #0]
 800980c:	462a      	mov	r2, r5
 800980e:	4b0f      	ldr	r3, [pc, #60]	; (800984c <_svfiprintf_r+0x1f4>)
 8009810:	a904      	add	r1, sp, #16
 8009812:	4638      	mov	r0, r7
 8009814:	f3af 8000 	nop.w
 8009818:	1c42      	adds	r2, r0, #1
 800981a:	4606      	mov	r6, r0
 800981c:	d1d6      	bne.n	80097cc <_svfiprintf_r+0x174>
 800981e:	89ab      	ldrh	r3, [r5, #12]
 8009820:	065b      	lsls	r3, r3, #25
 8009822:	f53f af2d 	bmi.w	8009680 <_svfiprintf_r+0x28>
 8009826:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009828:	b01d      	add	sp, #116	; 0x74
 800982a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800982e:	ab03      	add	r3, sp, #12
 8009830:	9300      	str	r3, [sp, #0]
 8009832:	462a      	mov	r2, r5
 8009834:	4b05      	ldr	r3, [pc, #20]	; (800984c <_svfiprintf_r+0x1f4>)
 8009836:	a904      	add	r1, sp, #16
 8009838:	4638      	mov	r0, r7
 800983a:	f000 f879 	bl	8009930 <_printf_i>
 800983e:	e7eb      	b.n	8009818 <_svfiprintf_r+0x1c0>
 8009840:	08035020 	.word	0x08035020
 8009844:	0803502a 	.word	0x0803502a
 8009848:	00000000 	.word	0x00000000
 800984c:	080095a5 	.word	0x080095a5
 8009850:	08035026 	.word	0x08035026

08009854 <_printf_common>:
 8009854:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009858:	4616      	mov	r6, r2
 800985a:	4699      	mov	r9, r3
 800985c:	688a      	ldr	r2, [r1, #8]
 800985e:	690b      	ldr	r3, [r1, #16]
 8009860:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009864:	4293      	cmp	r3, r2
 8009866:	bfb8      	it	lt
 8009868:	4613      	movlt	r3, r2
 800986a:	6033      	str	r3, [r6, #0]
 800986c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009870:	4607      	mov	r7, r0
 8009872:	460c      	mov	r4, r1
 8009874:	b10a      	cbz	r2, 800987a <_printf_common+0x26>
 8009876:	3301      	adds	r3, #1
 8009878:	6033      	str	r3, [r6, #0]
 800987a:	6823      	ldr	r3, [r4, #0]
 800987c:	0699      	lsls	r1, r3, #26
 800987e:	bf42      	ittt	mi
 8009880:	6833      	ldrmi	r3, [r6, #0]
 8009882:	3302      	addmi	r3, #2
 8009884:	6033      	strmi	r3, [r6, #0]
 8009886:	6825      	ldr	r5, [r4, #0]
 8009888:	f015 0506 	ands.w	r5, r5, #6
 800988c:	d106      	bne.n	800989c <_printf_common+0x48>
 800988e:	f104 0a19 	add.w	sl, r4, #25
 8009892:	68e3      	ldr	r3, [r4, #12]
 8009894:	6832      	ldr	r2, [r6, #0]
 8009896:	1a9b      	subs	r3, r3, r2
 8009898:	42ab      	cmp	r3, r5
 800989a:	dc26      	bgt.n	80098ea <_printf_common+0x96>
 800989c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80098a0:	1e13      	subs	r3, r2, #0
 80098a2:	6822      	ldr	r2, [r4, #0]
 80098a4:	bf18      	it	ne
 80098a6:	2301      	movne	r3, #1
 80098a8:	0692      	lsls	r2, r2, #26
 80098aa:	d42b      	bmi.n	8009904 <_printf_common+0xb0>
 80098ac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80098b0:	4649      	mov	r1, r9
 80098b2:	4638      	mov	r0, r7
 80098b4:	47c0      	blx	r8
 80098b6:	3001      	adds	r0, #1
 80098b8:	d01e      	beq.n	80098f8 <_printf_common+0xa4>
 80098ba:	6823      	ldr	r3, [r4, #0]
 80098bc:	6922      	ldr	r2, [r4, #16]
 80098be:	f003 0306 	and.w	r3, r3, #6
 80098c2:	2b04      	cmp	r3, #4
 80098c4:	bf02      	ittt	eq
 80098c6:	68e5      	ldreq	r5, [r4, #12]
 80098c8:	6833      	ldreq	r3, [r6, #0]
 80098ca:	1aed      	subeq	r5, r5, r3
 80098cc:	68a3      	ldr	r3, [r4, #8]
 80098ce:	bf0c      	ite	eq
 80098d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80098d4:	2500      	movne	r5, #0
 80098d6:	4293      	cmp	r3, r2
 80098d8:	bfc4      	itt	gt
 80098da:	1a9b      	subgt	r3, r3, r2
 80098dc:	18ed      	addgt	r5, r5, r3
 80098de:	2600      	movs	r6, #0
 80098e0:	341a      	adds	r4, #26
 80098e2:	42b5      	cmp	r5, r6
 80098e4:	d11a      	bne.n	800991c <_printf_common+0xc8>
 80098e6:	2000      	movs	r0, #0
 80098e8:	e008      	b.n	80098fc <_printf_common+0xa8>
 80098ea:	2301      	movs	r3, #1
 80098ec:	4652      	mov	r2, sl
 80098ee:	4649      	mov	r1, r9
 80098f0:	4638      	mov	r0, r7
 80098f2:	47c0      	blx	r8
 80098f4:	3001      	adds	r0, #1
 80098f6:	d103      	bne.n	8009900 <_printf_common+0xac>
 80098f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80098fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009900:	3501      	adds	r5, #1
 8009902:	e7c6      	b.n	8009892 <_printf_common+0x3e>
 8009904:	18e1      	adds	r1, r4, r3
 8009906:	1c5a      	adds	r2, r3, #1
 8009908:	2030      	movs	r0, #48	; 0x30
 800990a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800990e:	4422      	add	r2, r4
 8009910:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009914:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009918:	3302      	adds	r3, #2
 800991a:	e7c7      	b.n	80098ac <_printf_common+0x58>
 800991c:	2301      	movs	r3, #1
 800991e:	4622      	mov	r2, r4
 8009920:	4649      	mov	r1, r9
 8009922:	4638      	mov	r0, r7
 8009924:	47c0      	blx	r8
 8009926:	3001      	adds	r0, #1
 8009928:	d0e6      	beq.n	80098f8 <_printf_common+0xa4>
 800992a:	3601      	adds	r6, #1
 800992c:	e7d9      	b.n	80098e2 <_printf_common+0x8e>
	...

08009930 <_printf_i>:
 8009930:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009934:	7e0f      	ldrb	r7, [r1, #24]
 8009936:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009938:	2f78      	cmp	r7, #120	; 0x78
 800993a:	4691      	mov	r9, r2
 800993c:	4680      	mov	r8, r0
 800993e:	460c      	mov	r4, r1
 8009940:	469a      	mov	sl, r3
 8009942:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009946:	d807      	bhi.n	8009958 <_printf_i+0x28>
 8009948:	2f62      	cmp	r7, #98	; 0x62
 800994a:	d80a      	bhi.n	8009962 <_printf_i+0x32>
 800994c:	2f00      	cmp	r7, #0
 800994e:	f000 80d4 	beq.w	8009afa <_printf_i+0x1ca>
 8009952:	2f58      	cmp	r7, #88	; 0x58
 8009954:	f000 80c0 	beq.w	8009ad8 <_printf_i+0x1a8>
 8009958:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800995c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009960:	e03a      	b.n	80099d8 <_printf_i+0xa8>
 8009962:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009966:	2b15      	cmp	r3, #21
 8009968:	d8f6      	bhi.n	8009958 <_printf_i+0x28>
 800996a:	a101      	add	r1, pc, #4	; (adr r1, 8009970 <_printf_i+0x40>)
 800996c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009970:	080099c9 	.word	0x080099c9
 8009974:	080099dd 	.word	0x080099dd
 8009978:	08009959 	.word	0x08009959
 800997c:	08009959 	.word	0x08009959
 8009980:	08009959 	.word	0x08009959
 8009984:	08009959 	.word	0x08009959
 8009988:	080099dd 	.word	0x080099dd
 800998c:	08009959 	.word	0x08009959
 8009990:	08009959 	.word	0x08009959
 8009994:	08009959 	.word	0x08009959
 8009998:	08009959 	.word	0x08009959
 800999c:	08009ae1 	.word	0x08009ae1
 80099a0:	08009a09 	.word	0x08009a09
 80099a4:	08009a9b 	.word	0x08009a9b
 80099a8:	08009959 	.word	0x08009959
 80099ac:	08009959 	.word	0x08009959
 80099b0:	08009b03 	.word	0x08009b03
 80099b4:	08009959 	.word	0x08009959
 80099b8:	08009a09 	.word	0x08009a09
 80099bc:	08009959 	.word	0x08009959
 80099c0:	08009959 	.word	0x08009959
 80099c4:	08009aa3 	.word	0x08009aa3
 80099c8:	682b      	ldr	r3, [r5, #0]
 80099ca:	1d1a      	adds	r2, r3, #4
 80099cc:	681b      	ldr	r3, [r3, #0]
 80099ce:	602a      	str	r2, [r5, #0]
 80099d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80099d4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80099d8:	2301      	movs	r3, #1
 80099da:	e09f      	b.n	8009b1c <_printf_i+0x1ec>
 80099dc:	6820      	ldr	r0, [r4, #0]
 80099de:	682b      	ldr	r3, [r5, #0]
 80099e0:	0607      	lsls	r7, r0, #24
 80099e2:	f103 0104 	add.w	r1, r3, #4
 80099e6:	6029      	str	r1, [r5, #0]
 80099e8:	d501      	bpl.n	80099ee <_printf_i+0xbe>
 80099ea:	681e      	ldr	r6, [r3, #0]
 80099ec:	e003      	b.n	80099f6 <_printf_i+0xc6>
 80099ee:	0646      	lsls	r6, r0, #25
 80099f0:	d5fb      	bpl.n	80099ea <_printf_i+0xba>
 80099f2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80099f6:	2e00      	cmp	r6, #0
 80099f8:	da03      	bge.n	8009a02 <_printf_i+0xd2>
 80099fa:	232d      	movs	r3, #45	; 0x2d
 80099fc:	4276      	negs	r6, r6
 80099fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a02:	485a      	ldr	r0, [pc, #360]	; (8009b6c <_printf_i+0x23c>)
 8009a04:	230a      	movs	r3, #10
 8009a06:	e012      	b.n	8009a2e <_printf_i+0xfe>
 8009a08:	682b      	ldr	r3, [r5, #0]
 8009a0a:	6820      	ldr	r0, [r4, #0]
 8009a0c:	1d19      	adds	r1, r3, #4
 8009a0e:	6029      	str	r1, [r5, #0]
 8009a10:	0605      	lsls	r5, r0, #24
 8009a12:	d501      	bpl.n	8009a18 <_printf_i+0xe8>
 8009a14:	681e      	ldr	r6, [r3, #0]
 8009a16:	e002      	b.n	8009a1e <_printf_i+0xee>
 8009a18:	0641      	lsls	r1, r0, #25
 8009a1a:	d5fb      	bpl.n	8009a14 <_printf_i+0xe4>
 8009a1c:	881e      	ldrh	r6, [r3, #0]
 8009a1e:	4853      	ldr	r0, [pc, #332]	; (8009b6c <_printf_i+0x23c>)
 8009a20:	2f6f      	cmp	r7, #111	; 0x6f
 8009a22:	bf0c      	ite	eq
 8009a24:	2308      	moveq	r3, #8
 8009a26:	230a      	movne	r3, #10
 8009a28:	2100      	movs	r1, #0
 8009a2a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009a2e:	6865      	ldr	r5, [r4, #4]
 8009a30:	60a5      	str	r5, [r4, #8]
 8009a32:	2d00      	cmp	r5, #0
 8009a34:	bfa2      	ittt	ge
 8009a36:	6821      	ldrge	r1, [r4, #0]
 8009a38:	f021 0104 	bicge.w	r1, r1, #4
 8009a3c:	6021      	strge	r1, [r4, #0]
 8009a3e:	b90e      	cbnz	r6, 8009a44 <_printf_i+0x114>
 8009a40:	2d00      	cmp	r5, #0
 8009a42:	d04b      	beq.n	8009adc <_printf_i+0x1ac>
 8009a44:	4615      	mov	r5, r2
 8009a46:	fbb6 f1f3 	udiv	r1, r6, r3
 8009a4a:	fb03 6711 	mls	r7, r3, r1, r6
 8009a4e:	5dc7      	ldrb	r7, [r0, r7]
 8009a50:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009a54:	4637      	mov	r7, r6
 8009a56:	42bb      	cmp	r3, r7
 8009a58:	460e      	mov	r6, r1
 8009a5a:	d9f4      	bls.n	8009a46 <_printf_i+0x116>
 8009a5c:	2b08      	cmp	r3, #8
 8009a5e:	d10b      	bne.n	8009a78 <_printf_i+0x148>
 8009a60:	6823      	ldr	r3, [r4, #0]
 8009a62:	07de      	lsls	r6, r3, #31
 8009a64:	d508      	bpl.n	8009a78 <_printf_i+0x148>
 8009a66:	6923      	ldr	r3, [r4, #16]
 8009a68:	6861      	ldr	r1, [r4, #4]
 8009a6a:	4299      	cmp	r1, r3
 8009a6c:	bfde      	ittt	le
 8009a6e:	2330      	movle	r3, #48	; 0x30
 8009a70:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009a74:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8009a78:	1b52      	subs	r2, r2, r5
 8009a7a:	6122      	str	r2, [r4, #16]
 8009a7c:	f8cd a000 	str.w	sl, [sp]
 8009a80:	464b      	mov	r3, r9
 8009a82:	aa03      	add	r2, sp, #12
 8009a84:	4621      	mov	r1, r4
 8009a86:	4640      	mov	r0, r8
 8009a88:	f7ff fee4 	bl	8009854 <_printf_common>
 8009a8c:	3001      	adds	r0, #1
 8009a8e:	d14a      	bne.n	8009b26 <_printf_i+0x1f6>
 8009a90:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009a94:	b004      	add	sp, #16
 8009a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a9a:	6823      	ldr	r3, [r4, #0]
 8009a9c:	f043 0320 	orr.w	r3, r3, #32
 8009aa0:	6023      	str	r3, [r4, #0]
 8009aa2:	4833      	ldr	r0, [pc, #204]	; (8009b70 <_printf_i+0x240>)
 8009aa4:	2778      	movs	r7, #120	; 0x78
 8009aa6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009aaa:	6823      	ldr	r3, [r4, #0]
 8009aac:	6829      	ldr	r1, [r5, #0]
 8009aae:	061f      	lsls	r7, r3, #24
 8009ab0:	f851 6b04 	ldr.w	r6, [r1], #4
 8009ab4:	d402      	bmi.n	8009abc <_printf_i+0x18c>
 8009ab6:	065f      	lsls	r7, r3, #25
 8009ab8:	bf48      	it	mi
 8009aba:	b2b6      	uxthmi	r6, r6
 8009abc:	07df      	lsls	r7, r3, #31
 8009abe:	bf48      	it	mi
 8009ac0:	f043 0320 	orrmi.w	r3, r3, #32
 8009ac4:	6029      	str	r1, [r5, #0]
 8009ac6:	bf48      	it	mi
 8009ac8:	6023      	strmi	r3, [r4, #0]
 8009aca:	b91e      	cbnz	r6, 8009ad4 <_printf_i+0x1a4>
 8009acc:	6823      	ldr	r3, [r4, #0]
 8009ace:	f023 0320 	bic.w	r3, r3, #32
 8009ad2:	6023      	str	r3, [r4, #0]
 8009ad4:	2310      	movs	r3, #16
 8009ad6:	e7a7      	b.n	8009a28 <_printf_i+0xf8>
 8009ad8:	4824      	ldr	r0, [pc, #144]	; (8009b6c <_printf_i+0x23c>)
 8009ada:	e7e4      	b.n	8009aa6 <_printf_i+0x176>
 8009adc:	4615      	mov	r5, r2
 8009ade:	e7bd      	b.n	8009a5c <_printf_i+0x12c>
 8009ae0:	682b      	ldr	r3, [r5, #0]
 8009ae2:	6826      	ldr	r6, [r4, #0]
 8009ae4:	6961      	ldr	r1, [r4, #20]
 8009ae6:	1d18      	adds	r0, r3, #4
 8009ae8:	6028      	str	r0, [r5, #0]
 8009aea:	0635      	lsls	r5, r6, #24
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	d501      	bpl.n	8009af4 <_printf_i+0x1c4>
 8009af0:	6019      	str	r1, [r3, #0]
 8009af2:	e002      	b.n	8009afa <_printf_i+0x1ca>
 8009af4:	0670      	lsls	r0, r6, #25
 8009af6:	d5fb      	bpl.n	8009af0 <_printf_i+0x1c0>
 8009af8:	8019      	strh	r1, [r3, #0]
 8009afa:	2300      	movs	r3, #0
 8009afc:	6123      	str	r3, [r4, #16]
 8009afe:	4615      	mov	r5, r2
 8009b00:	e7bc      	b.n	8009a7c <_printf_i+0x14c>
 8009b02:	682b      	ldr	r3, [r5, #0]
 8009b04:	1d1a      	adds	r2, r3, #4
 8009b06:	602a      	str	r2, [r5, #0]
 8009b08:	681d      	ldr	r5, [r3, #0]
 8009b0a:	6862      	ldr	r2, [r4, #4]
 8009b0c:	2100      	movs	r1, #0
 8009b0e:	4628      	mov	r0, r5
 8009b10:	f7f6 fb7e 	bl	8000210 <memchr>
 8009b14:	b108      	cbz	r0, 8009b1a <_printf_i+0x1ea>
 8009b16:	1b40      	subs	r0, r0, r5
 8009b18:	6060      	str	r0, [r4, #4]
 8009b1a:	6863      	ldr	r3, [r4, #4]
 8009b1c:	6123      	str	r3, [r4, #16]
 8009b1e:	2300      	movs	r3, #0
 8009b20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009b24:	e7aa      	b.n	8009a7c <_printf_i+0x14c>
 8009b26:	6923      	ldr	r3, [r4, #16]
 8009b28:	462a      	mov	r2, r5
 8009b2a:	4649      	mov	r1, r9
 8009b2c:	4640      	mov	r0, r8
 8009b2e:	47d0      	blx	sl
 8009b30:	3001      	adds	r0, #1
 8009b32:	d0ad      	beq.n	8009a90 <_printf_i+0x160>
 8009b34:	6823      	ldr	r3, [r4, #0]
 8009b36:	079b      	lsls	r3, r3, #30
 8009b38:	d413      	bmi.n	8009b62 <_printf_i+0x232>
 8009b3a:	68e0      	ldr	r0, [r4, #12]
 8009b3c:	9b03      	ldr	r3, [sp, #12]
 8009b3e:	4298      	cmp	r0, r3
 8009b40:	bfb8      	it	lt
 8009b42:	4618      	movlt	r0, r3
 8009b44:	e7a6      	b.n	8009a94 <_printf_i+0x164>
 8009b46:	2301      	movs	r3, #1
 8009b48:	4632      	mov	r2, r6
 8009b4a:	4649      	mov	r1, r9
 8009b4c:	4640      	mov	r0, r8
 8009b4e:	47d0      	blx	sl
 8009b50:	3001      	adds	r0, #1
 8009b52:	d09d      	beq.n	8009a90 <_printf_i+0x160>
 8009b54:	3501      	adds	r5, #1
 8009b56:	68e3      	ldr	r3, [r4, #12]
 8009b58:	9903      	ldr	r1, [sp, #12]
 8009b5a:	1a5b      	subs	r3, r3, r1
 8009b5c:	42ab      	cmp	r3, r5
 8009b5e:	dcf2      	bgt.n	8009b46 <_printf_i+0x216>
 8009b60:	e7eb      	b.n	8009b3a <_printf_i+0x20a>
 8009b62:	2500      	movs	r5, #0
 8009b64:	f104 0619 	add.w	r6, r4, #25
 8009b68:	e7f5      	b.n	8009b56 <_printf_i+0x226>
 8009b6a:	bf00      	nop
 8009b6c:	08035031 	.word	0x08035031
 8009b70:	08035042 	.word	0x08035042

08009b74 <_malloc_usable_size_r>:
 8009b74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009b78:	1f18      	subs	r0, r3, #4
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	bfbc      	itt	lt
 8009b7e:	580b      	ldrlt	r3, [r1, r0]
 8009b80:	18c0      	addlt	r0, r0, r3
 8009b82:	4770      	bx	lr

08009b84 <expf>:
 8009b84:	b508      	push	{r3, lr}
 8009b86:	ed2d 8b02 	vpush	{d8}
 8009b8a:	eef0 8a40 	vmov.f32	s17, s0
 8009b8e:	f000 f83d 	bl	8009c0c <__ieee754_expf>
 8009b92:	eeb0 8a40 	vmov.f32	s16, s0
 8009b96:	eeb0 0a68 	vmov.f32	s0, s17
 8009b9a:	f000 f829 	bl	8009bf0 <finitef>
 8009b9e:	b160      	cbz	r0, 8009bba <expf+0x36>
 8009ba0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8009be0 <expf+0x5c>
 8009ba4:	eef4 8ae7 	vcmpe.f32	s17, s15
 8009ba8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bac:	dd0a      	ble.n	8009bc4 <expf+0x40>
 8009bae:	f7ff fc73 	bl	8009498 <__errno>
 8009bb2:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8009be4 <expf+0x60>
 8009bb6:	2322      	movs	r3, #34	; 0x22
 8009bb8:	6003      	str	r3, [r0, #0]
 8009bba:	eeb0 0a48 	vmov.f32	s0, s16
 8009bbe:	ecbd 8b02 	vpop	{d8}
 8009bc2:	bd08      	pop	{r3, pc}
 8009bc4:	eddf 7a08 	vldr	s15, [pc, #32]	; 8009be8 <expf+0x64>
 8009bc8:	eef4 8ae7 	vcmpe.f32	s17, s15
 8009bcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009bd0:	d5f3      	bpl.n	8009bba <expf+0x36>
 8009bd2:	f7ff fc61 	bl	8009498 <__errno>
 8009bd6:	2322      	movs	r3, #34	; 0x22
 8009bd8:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8009bec <expf+0x68>
 8009bdc:	6003      	str	r3, [r0, #0]
 8009bde:	e7ec      	b.n	8009bba <expf+0x36>
 8009be0:	42b17217 	.word	0x42b17217
 8009be4:	7f800000 	.word	0x7f800000
 8009be8:	c2cff1b5 	.word	0xc2cff1b5
 8009bec:	00000000 	.word	0x00000000

08009bf0 <finitef>:
 8009bf0:	b082      	sub	sp, #8
 8009bf2:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009bf6:	9801      	ldr	r0, [sp, #4]
 8009bf8:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8009bfc:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8009c00:	bfac      	ite	ge
 8009c02:	2000      	movge	r0, #0
 8009c04:	2001      	movlt	r0, #1
 8009c06:	b002      	add	sp, #8
 8009c08:	4770      	bx	lr
	...

08009c0c <__ieee754_expf>:
 8009c0c:	ee10 2a10 	vmov	r2, s0
 8009c10:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009c14:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009c18:	d902      	bls.n	8009c20 <__ieee754_expf+0x14>
 8009c1a:	ee30 0a00 	vadd.f32	s0, s0, s0
 8009c1e:	4770      	bx	lr
 8009c20:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8009c24:	d106      	bne.n	8009c34 <__ieee754_expf+0x28>
 8009c26:	eddf 7a4e 	vldr	s15, [pc, #312]	; 8009d60 <__ieee754_expf+0x154>
 8009c2a:	2900      	cmp	r1, #0
 8009c2c:	bf18      	it	ne
 8009c2e:	eeb0 0a67 	vmovne.f32	s0, s15
 8009c32:	4770      	bx	lr
 8009c34:	484b      	ldr	r0, [pc, #300]	; (8009d64 <__ieee754_expf+0x158>)
 8009c36:	4282      	cmp	r2, r0
 8009c38:	dd02      	ble.n	8009c40 <__ieee754_expf+0x34>
 8009c3a:	2000      	movs	r0, #0
 8009c3c:	f000 b8d0 	b.w	8009de0 <__math_oflowf>
 8009c40:	2a00      	cmp	r2, #0
 8009c42:	da05      	bge.n	8009c50 <__ieee754_expf+0x44>
 8009c44:	4a48      	ldr	r2, [pc, #288]	; (8009d68 <__ieee754_expf+0x15c>)
 8009c46:	4293      	cmp	r3, r2
 8009c48:	d902      	bls.n	8009c50 <__ieee754_expf+0x44>
 8009c4a:	2000      	movs	r0, #0
 8009c4c:	f000 b8c2 	b.w	8009dd4 <__math_uflowf>
 8009c50:	4a46      	ldr	r2, [pc, #280]	; (8009d6c <__ieee754_expf+0x160>)
 8009c52:	4293      	cmp	r3, r2
 8009c54:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8009c58:	d952      	bls.n	8009d00 <__ieee754_expf+0xf4>
 8009c5a:	4a45      	ldr	r2, [pc, #276]	; (8009d70 <__ieee754_expf+0x164>)
 8009c5c:	4293      	cmp	r3, r2
 8009c5e:	ea4f 0281 	mov.w	r2, r1, lsl #2
 8009c62:	d834      	bhi.n	8009cce <__ieee754_expf+0xc2>
 8009c64:	4b43      	ldr	r3, [pc, #268]	; (8009d74 <__ieee754_expf+0x168>)
 8009c66:	4413      	add	r3, r2
 8009c68:	ed93 7a00 	vldr	s14, [r3]
 8009c6c:	4b42      	ldr	r3, [pc, #264]	; (8009d78 <__ieee754_expf+0x16c>)
 8009c6e:	4413      	add	r3, r2
 8009c70:	ee30 7a47 	vsub.f32	s14, s0, s14
 8009c74:	f1c1 0201 	rsb	r2, r1, #1
 8009c78:	edd3 7a00 	vldr	s15, [r3]
 8009c7c:	1a52      	subs	r2, r2, r1
 8009c7e:	ee37 0a67 	vsub.f32	s0, s14, s15
 8009c82:	ee20 6a00 	vmul.f32	s12, s0, s0
 8009c86:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 8009d7c <__ieee754_expf+0x170>
 8009c8a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8009d80 <__ieee754_expf+0x174>
 8009c8e:	eee6 6a05 	vfma.f32	s13, s12, s10
 8009c92:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 8009d84 <__ieee754_expf+0x178>
 8009c96:	eea6 5a86 	vfma.f32	s10, s13, s12
 8009c9a:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8009d88 <__ieee754_expf+0x17c>
 8009c9e:	eee5 6a06 	vfma.f32	s13, s10, s12
 8009ca2:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 8009d8c <__ieee754_expf+0x180>
 8009ca6:	eea6 5a86 	vfma.f32	s10, s13, s12
 8009caa:	eef0 6a40 	vmov.f32	s13, s0
 8009cae:	eee5 6a46 	vfms.f32	s13, s10, s12
 8009cb2:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8009cb6:	ee20 5a26 	vmul.f32	s10, s0, s13
 8009cba:	bb92      	cbnz	r2, 8009d22 <__ieee754_expf+0x116>
 8009cbc:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8009cc0:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8009cc4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8009cc8:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8009ccc:	4770      	bx	lr
 8009cce:	4b30      	ldr	r3, [pc, #192]	; (8009d90 <__ieee754_expf+0x184>)
 8009cd0:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8009d94 <__ieee754_expf+0x188>
 8009cd4:	eddf 6a30 	vldr	s13, [pc, #192]	; 8009d98 <__ieee754_expf+0x18c>
 8009cd8:	4413      	add	r3, r2
 8009cda:	edd3 7a00 	vldr	s15, [r3]
 8009cde:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009ce2:	eeb0 7a40 	vmov.f32	s14, s0
 8009ce6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009cea:	ee17 2a90 	vmov	r2, s15
 8009cee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8009cf2:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8009cf6:	eddf 6a29 	vldr	s13, [pc, #164]	; 8009d9c <__ieee754_expf+0x190>
 8009cfa:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8009cfe:	e7be      	b.n	8009c7e <__ieee754_expf+0x72>
 8009d00:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 8009d04:	d20b      	bcs.n	8009d1e <__ieee754_expf+0x112>
 8009d06:	eddf 6a26 	vldr	s13, [pc, #152]	; 8009da0 <__ieee754_expf+0x194>
 8009d0a:	ee70 6a26 	vadd.f32	s13, s0, s13
 8009d0e:	eef4 6ae5 	vcmpe.f32	s13, s11
 8009d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009d16:	dd02      	ble.n	8009d1e <__ieee754_expf+0x112>
 8009d18:	ee30 0a25 	vadd.f32	s0, s0, s11
 8009d1c:	4770      	bx	lr
 8009d1e:	2200      	movs	r2, #0
 8009d20:	e7af      	b.n	8009c82 <__ieee754_expf+0x76>
 8009d22:	ee36 6a66 	vsub.f32	s12, s12, s13
 8009d26:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8009d2a:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8009d2e:	bfb8      	it	lt
 8009d30:	3264      	addlt	r2, #100	; 0x64
 8009d32:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009d36:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009d3a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8009d3e:	ee17 3a90 	vmov	r3, s15
 8009d42:	bfab      	itete	ge
 8009d44:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 8009d48:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8009d4c:	ee00 3a10 	vmovge	s0, r3
 8009d50:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 8009da4 <__ieee754_expf+0x198>
 8009d54:	bfbc      	itt	lt
 8009d56:	ee00 3a10 	vmovlt	s0, r3
 8009d5a:	ee20 0a27 	vmullt.f32	s0, s0, s15
 8009d5e:	4770      	bx	lr
 8009d60:	00000000 	.word	0x00000000
 8009d64:	42b17217 	.word	0x42b17217
 8009d68:	42cff1b5 	.word	0x42cff1b5
 8009d6c:	3eb17218 	.word	0x3eb17218
 8009d70:	3f851591 	.word	0x3f851591
 8009d74:	0803505c 	.word	0x0803505c
 8009d78:	08035064 	.word	0x08035064
 8009d7c:	3331bb4c 	.word	0x3331bb4c
 8009d80:	b5ddea0e 	.word	0xb5ddea0e
 8009d84:	388ab355 	.word	0x388ab355
 8009d88:	bb360b61 	.word	0xbb360b61
 8009d8c:	3e2aaaab 	.word	0x3e2aaaab
 8009d90:	08035054 	.word	0x08035054
 8009d94:	3fb8aa3b 	.word	0x3fb8aa3b
 8009d98:	3f317180 	.word	0x3f317180
 8009d9c:	3717f7d1 	.word	0x3717f7d1
 8009da0:	7149f2ca 	.word	0x7149f2ca
 8009da4:	0d800000 	.word	0x0d800000

08009da8 <with_errnof>:
 8009da8:	b513      	push	{r0, r1, r4, lr}
 8009daa:	4604      	mov	r4, r0
 8009dac:	ed8d 0a01 	vstr	s0, [sp, #4]
 8009db0:	f7ff fb72 	bl	8009498 <__errno>
 8009db4:	ed9d 0a01 	vldr	s0, [sp, #4]
 8009db8:	6004      	str	r4, [r0, #0]
 8009dba:	b002      	add	sp, #8
 8009dbc:	bd10      	pop	{r4, pc}

08009dbe <xflowf>:
 8009dbe:	b130      	cbz	r0, 8009dce <xflowf+0x10>
 8009dc0:	eef1 7a40 	vneg.f32	s15, s0
 8009dc4:	ee27 0a80 	vmul.f32	s0, s15, s0
 8009dc8:	2022      	movs	r0, #34	; 0x22
 8009dca:	f7ff bfed 	b.w	8009da8 <with_errnof>
 8009dce:	eef0 7a40 	vmov.f32	s15, s0
 8009dd2:	e7f7      	b.n	8009dc4 <xflowf+0x6>

08009dd4 <__math_uflowf>:
 8009dd4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009ddc <__math_uflowf+0x8>
 8009dd8:	f7ff bff1 	b.w	8009dbe <xflowf>
 8009ddc:	10000000 	.word	0x10000000

08009de0 <__math_oflowf>:
 8009de0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8009de8 <__math_oflowf+0x8>
 8009de4:	f7ff bfeb 	b.w	8009dbe <xflowf>
 8009de8:	70000000 	.word	0x70000000

08009dec <_init>:
 8009dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dee:	bf00      	nop
 8009df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009df2:	bc08      	pop	{r3}
 8009df4:	469e      	mov	lr, r3
 8009df6:	4770      	bx	lr

08009df8 <_fini>:
 8009df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009dfa:	bf00      	nop
 8009dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009dfe:	bc08      	pop	{r3}
 8009e00:	469e      	mov	lr, r3
 8009e02:	4770      	bx	lr
