Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Thu Sep 18 13:22:00 2025
| Host         : ej3b-GF63-Thin-11SC running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file rtos_sys_wrapper_control_sets_placed.rpt
| Design       : rtos_sys_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   317 |
|    Minimum number of control sets                        |   317 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1184 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   317 |
| >= 0 to < 4        |    86 |
| >= 4 to < 6        |    49 |
| >= 6 to < 8        |    22 |
| >= 8 to < 10       |    29 |
| >= 10 to < 12      |    19 |
| >= 12 to < 14      |    17 |
| >= 14 to < 16      |     5 |
| >= 16              |    90 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             495 |          180 |
| No           | No                    | Yes                    |             167 |           54 |
| No           | Yes                   | No                     |             629 |          264 |
| Yes          | No                    | No                     |             664 |          184 |
| Yes          | No                    | Yes                    |              80 |           18 |
| Yes          | Yes                   | No                     |            2221 |          592 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                          Enable Signal                                                                                                                          |                                                                                                                        Set/Reset Signal                                                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_1[0] | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                      |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/push                                                                                                                                                                               |                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_posted_to_axi_reg                                                                               | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                             |                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_posted_to_axi_reg                                                                               | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_1[0] | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[8]_i_1_n_0                                                                                                                      |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                1 |              1 |         1.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/USE_SRL_FIFO.sig_wr_fifo                                                    |                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                 |                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                             |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                    |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                     |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                              |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                      |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                                                       |                1 |              3 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i0                                                                                                                          | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                             |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                     | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/sel                                                                                                                                 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i0                                                                                                                          | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                             |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/sel                                                                                                                                 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                             |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | rtos_sys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | rtos_sys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0]                                                                                      | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                            | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                                                            |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                         | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                                                                                                            | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0]                                                                                            |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                                                                                                          |                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                     | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                       |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                     | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                       |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                            | rtos_sys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                     | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                              | rtos_sys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                       | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                             |                2 |              4 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                             |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1_n_0                                                                                                           | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                             |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                                  | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |                3 |              5 |         1.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[4]_i_1__0_n_0                                                                                                        | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.splitter_aw_si/m_ready_d_reg[1]_0                                                                                                                                  | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                4 |              5 |         1.25 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                              |                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                         |                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                3 |              5 |         1.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                              |                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          |                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                             |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst_reg_n_reg_0[0]                                                                                                                                             |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                          |                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                2 |              5 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                         |                                                                                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                  | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                          | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/s_ready_i_reg_0[0]                                                                                                                                                                      | rtos_sys_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_1[0] | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                         |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                      | rtos_sys_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                  | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                           |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | rtos_sys_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                  | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                           |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/m_axi_wready_0[0]                                                                                                                                  | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/s_ready_i_reg_0[0]                                                                                                                                                                      | rtos_sys_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/s01_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                             | rtos_sys_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                    |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                                                                                                                                                             | rtos_sys_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                    |                1 |              6 |         6.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_1[0] | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                         |                2 |              6 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                               | rtos_sys_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                2 |              7 |         3.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                               | rtos_sys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                             |                1 |              7 |         7.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                   | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |                2 |              7 |         3.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                2 |              7 |         3.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                3 |              7 |         2.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                   | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |                3 |              7 |         2.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                3 |              7 |         2.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                  | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                            |                2 |              8 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_1[0] | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                    |                2 |              8 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_eop_halt_xfer_reg_1[0] | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                    |                2 |              8 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_0                                     |                3 |              8 |         2.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                3 |              8 |         2.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  |                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | rtos_sys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                                                            |                2 |              8 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                     | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                          | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[7]_i_1_n_0                                                                                                                                           | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | rtos_sys_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[23][0]                                                                                                                                                            |                1 |              8 |         8.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                           | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                3 |              8 |         2.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                    | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_mmap_rst_reg_n_reg_0                                     |                2 |              8 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                  | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                            |                2 |              8 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                                                                                                            | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                                                                                                                          |                3 |              9 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                    |                3 |              9 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/aresetn_d_reg[1]_0                                                                                                                                                                    |                4 |              9 |         2.25 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |              9 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                                                                                                            | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                   |                                                                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |              9 |         2.25 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo              |                                                                                                                                                                                                                                                               |                2 |              9 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | rtos_sys_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]         | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                           |                2 |             10 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                           |                4 |             10 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]    | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             10 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             10 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]         | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                           |                2 |             10 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                5 |             10 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]    | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             10 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             10 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                5 |             10 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                  | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                           |                2 |             10 |         5.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[9]_i_1_n_0                                                                                                                                          | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                      |                                                                                                                                                                                                                                                               |                3 |             10 |         3.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | rtos_sys_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[9]_i_1_n_0                                                                                                                                        | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                  |                                                                                                                                                                                                                                                               |                2 |             11 |         5.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                4 |             11 |         2.75 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                        | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                      |                2 |             11 |         5.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                       |                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                      |                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                       |                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                3 |             12 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                      |                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                                                                             | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                         |                4 |             12 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                                                                                | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |                6 |             12 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             12 |         6.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                           |                4 |             12 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                           |                4 |             12 |         3.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                                                                                                                         |                5 |             12 |         2.40 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | rtos_sys_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                3 |             13 |         4.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                5 |             13 |         2.60 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                       | rtos_sys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                5 |             13 |         2.60 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                    |                6 |             13 |         2.17 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                                                                                                                | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                       |                3 |             13 |         4.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | rtos_sys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                3 |             14 |         4.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                      |                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             14 |         3.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                      | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             14 |         3.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                  | rtos_sys_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                2 |             14 |         7.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                            | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                            | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             16 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                        |                                                                                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                        |                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                              |                                                                                                                                                                                                                                                               |                3 |             17 |         5.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             18 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             18 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                                                                                                                | rtos_sys_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                4 |             18 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |               10 |             18 |         1.80 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                            | rtos_sys_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                4 |             18 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |               10 |             18 |         1.80 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             18 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_i                                                                                                                                                            | rtos_sys_i/axis_data_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                        |                5 |             18 |         3.60 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                        |                4 |             18 |         4.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |                6 |             19 |         3.17 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                3 |             19 |         6.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                        |                4 |             19 |         4.75 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                5 |             19 |         3.80 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                             |                8 |             20 |         2.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |               11 |             21 |         1.91 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                        | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                        |                3 |             21 |         7.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                        | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_empty_reg_reg_1                                                                                        |                3 |             21 |         7.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                       |               11 |             22 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                             |                6 |             23 |         3.83 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                |               12 |             23 |         1.92 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                    |                9 |             25 |         2.78 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |                7 |             28 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                7 |             28 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                                                               |                7 |             28 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                      | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_INDET_BTT.lsig_absorb2tlast_reg |                8 |             28 |         3.50 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/white_0/inst/buffers[31]_i_2_n_0                                                                                                                                                                                                                     | rtos_sys_i/white_0/inst/clear                                                                                                                                                                                                                                 |                8 |             32 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                   | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                       |                7 |             32 |         4.57 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                 |                                                                                                                                                                                                                                                               |                5 |             32 |         6.40 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                               |               16 |             32 |         2.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                8 |             32 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | rtos_sys_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                         |               12 |             32 |         2.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                                                                                                         |                                                                                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                               | rtos_sys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                         |               10 |             32 |         3.20 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                6 |             32 |         5.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                     | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |                9 |             33 |         3.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |               12 |             33 |         2.75 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                          |               12 |             33 |         2.75 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                     | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |                9 |             33 |         3.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                   |                8 |             35 |         4.38 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                   |                9 |             35 |         3.89 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                       |                9 |             36 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                9 |             36 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                       |                7 |             36 |         5.14 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                                                                       |                                                                                                                                                                                                                                                               |               13 |             36 |         2.77 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |                9 |             36 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                           |               12 |             37 |         3.08 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                9 |             37 |         4.11 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                     | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                           |               10 |             37 |         3.70 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                9 |             37 |         4.11 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |               11 |             41 |         3.73 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |                9 |             41 |         4.56 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |               13 |             41 |         3.15 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |               12 |             41 |         3.42 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                               |                6 |             42 |         7.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                          |                                                                                                                                                                                                                                                               |                6 |             42 |         7.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                         |               15 |             43 |         2.87 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                         |                9 |             43 |         4.78 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                             | rtos_sys_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SS[0]                                                                                                                                                                            |               10 |             44 |         4.40 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/s00_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                     |                                                                                                                                                                                                                                                               |               10 |             44 |         4.40 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/s01_mmu/inst/register_slice_inst/aw.aw_pipe/m_valid_i_reg_inv_0                                                                                                                                                                     |                                                                                                                                                                                                                                                               |               12 |             44 |         3.67 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                         |                8 |             45 |         5.62 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                         |                8 |             45 |         5.62 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0                                                                                                         | rtos_sys_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               13 |             47 |         3.62 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/GEN_HOLD_NO_DATA.s_axis_s2mm_cmd_tvalid_reg_0                                                                                                         | rtos_sys_i/axi_dma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                         |               11 |             47 |         4.27 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |               12 |             48 |         4.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                             | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                     |                8 |             48 |         6.00 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |               23 |             60 |         2.61 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 | rtos_sys_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_mmap_rst                                                                                                                                                              |               23 |             60 |         2.61 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                               | rtos_sys_i/axi_mem_intercon/m01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |               19 |             62 |         3.26 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                               | rtos_sys_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                  |               14 |             62 |         4.43 |
|  rtos_sys_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                               |              181 |            497 |         2.75 |
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


