<stg><name>div2</name>


<trans_list>

<trans id="19" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %a_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %a) nounwind

]]></Node>
<StgValue><ssdm name="a_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:5  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %a_read, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %p_neg = sub i64 0, %a_read

]]></Node>
<StgValue><ssdm name="p_neg"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_1 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %p_neg, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="63" op_0_bw="62">
<![CDATA[
:8  %p_lshr_cast = zext i62 %tmp_1 to i63

]]></Node>
<StgValue><ssdm name="p_lshr_cast"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:9  %p_neg_t = sub i63 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_2 = call i62 @_ssdm_op_PartSelect.i62.i64.i32.i32(i64 %a_read, i32 2, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64 %a) nounwind, !map !8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @div2_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="2">
<core>AddSubnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
:9  %p_neg_t = sub i63 0, %p_lshr_cast

]]></Node>
<StgValue><ssdm name="p_neg_t"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="63" op_0_bw="62">
<![CDATA[
:11  %p_lshr_f_cast = zext i62 %tmp_2 to i63

]]></Node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
:12  %tmp = select i1 %tmp_3, i63 %p_neg_t, i63 %p_lshr_f_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="63">
<![CDATA[
:13  %tmp_cast = sext i63 %tmp to i64

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="64">
<![CDATA[
:14  ret i64 %tmp_cast

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="20" name="a" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="a"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="22" from="_ssdm_op_Read.ap_auto.i64" to="a_read" fromId="21" toId="3">
</dataflow>
<dataflow id="23" from="a" to="a_read" fromId="20" toId="3">
</dataflow>
<dataflow id="25" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_3" fromId="24" toId="4">
</dataflow>
<dataflow id="26" from="a_read" to="tmp_3" fromId="3" toId="4">
</dataflow>
<dataflow id="28" from="StgValue_27" to="tmp_3" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="p_neg" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="a_read" to="p_neg" fromId="3" toId="5">
</dataflow>
<dataflow id="33" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="tmp_1" fromId="32" toId="6">
</dataflow>
<dataflow id="34" from="p_neg" to="tmp_1" fromId="5" toId="6">
</dataflow>
<dataflow id="36" from="StgValue_35" to="tmp_1" fromId="35" toId="6">
</dataflow>
<dataflow id="37" from="StgValue_27" to="tmp_1" fromId="27" toId="6">
</dataflow>
<dataflow id="38" from="tmp_1" to="p_lshr_cast" fromId="6" toId="7">
</dataflow>
<dataflow id="40" from="StgValue_39" to="p_neg_t" fromId="39" toId="8">
</dataflow>
<dataflow id="41" from="p_lshr_cast" to="p_neg_t" fromId="7" toId="8">
</dataflow>
<dataflow id="42" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="tmp_2" fromId="32" toId="9">
</dataflow>
<dataflow id="43" from="a_read" to="tmp_2" fromId="3" toId="9">
</dataflow>
<dataflow id="44" from="StgValue_35" to="tmp_2" fromId="35" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_27" to="tmp_2" fromId="27" toId="9">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecBitsMap" to="StgValue_10" fromId="46" toId="10">
</dataflow>
<dataflow id="48" from="a" to="StgValue_10" fromId="20" toId="10">
</dataflow>
<dataflow id="49" from="_ssdm_op_SpecBitsMap" to="StgValue_11" fromId="46" toId="11">
</dataflow>
<dataflow id="50" from="StgValue_29" to="StgValue_11" fromId="29" toId="11">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecTopModule" to="StgValue_12" fromId="51" toId="12">
</dataflow>
<dataflow id="54" from="div2_str" to="StgValue_12" fromId="53" toId="12">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecLatency" to="StgValue_13" fromId="55" toId="13">
</dataflow>
<dataflow id="58" from="StgValue_57" to="StgValue_13" fromId="57" toId="13">
</dataflow>
<dataflow id="60" from="StgValue_59" to="StgValue_13" fromId="59" toId="13">
</dataflow>
<dataflow id="62" from="p_str" to="StgValue_13" fromId="61" toId="13">
</dataflow>
<dataflow id="63" from="StgValue_39" to="p_neg_t" fromId="39" toId="14">
</dataflow>
<dataflow id="64" from="p_lshr_cast" to="p_neg_t" fromId="7" toId="14">
</dataflow>
<dataflow id="65" from="tmp_2" to="p_lshr_f_cast" fromId="9" toId="15">
</dataflow>
<dataflow id="66" from="tmp_3" to="tmp" fromId="4" toId="16">
</dataflow>
<dataflow id="67" from="p_neg_t" to="tmp" fromId="14" toId="16">
</dataflow>
<dataflow id="68" from="p_lshr_f_cast" to="tmp" fromId="15" toId="16">
</dataflow>
<dataflow id="69" from="tmp" to="tmp_cast" fromId="16" toId="17">
</dataflow>
<dataflow id="70" from="tmp_cast" to="StgValue_18" fromId="17" toId="18">
</dataflow>
<dataflow id="71" from="tmp_3" to="StgValue_2" fromId="4" toId="2">
</dataflow>
</dataflows>


</stg>
