// Seed: 3552487593
module module_0 (
    input id_2,
    output logic id_3,
    input id_4
);
  logic id_5;
  logic id_6, id_7, id_8, id_9, id_10;
endmodule
module module_1;
  logic id_1;
  assign id_1 = id_1;
  type_12(
      id_2, id_3, id_2
  );
  logic id_4, id_5, id_6, id_7;
  logic id_8 = 1, id_9, id_10;
endmodule
`timescale 1ps / 1ps
