INFO: [VRFC 10-2263] Analyzing Verilog file "/home/Sol/Digital-System-Design-II/writeback/writeback.sim/sim_1/synth/timing/xsim/WriteBackTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module writeback
INFO: [VRFC 10-311] analyzing module glbl
