{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "from magma import *\n",
      "import os\n",
      "os.environ[\"MANTLE\"] = os.getenv(\"MANTLE\", \"coreir\")\n",
      "from mantle import *\n",
      "import mantle.common.operator\n",
      "\n",
      "\n",
      "@cache_definition\n",
      "def DefineSilicaMux(height, width):\n",
      "    if \"one-hot\" == \"one-hot\":\n",
      "        if width is None:\n",
      "            T = Bit\n",
      "        else:\n",
      "            T = Bits(width)\n",
      "        inputs = []\n",
      "        for i in range(height):\n",
      "            inputs += [f\"I{i}\", In(T)]\n",
      "        class OneHotMux(Circuit):\n",
      "            name = \"SilicaOneHotMux{}{}\".format(height, width)\n",
      "            IO = inputs + [\"S\", In(Bits(height)), \"O\", Out(T)]\n",
      "            @classmethod\n",
      "            def definition(io):\n",
      "                or_ = Or(height, width)\n",
      "                wire(io.O, or_.O)\n",
      "                for i in range(height):\n",
      "                    and_ = And(2, width)\n",
      "                    wire(and_.I0, getattr(io, f\"I{i}\"))\n",
      "                    if width is not None:\n",
      "                        for j in range(width):\n",
      "                            wire(and_.I1[j], io.S[i])\n",
      "                    else:\n",
      "                        wire(and_.I1, io.S[i])\n",
      "                    wire(getattr(or_, f\"I{i}\"), and_.O)\n",
      "        return OneHotMux\n",
      "    else:\n",
      "        raise NotImplementedError()\n",
      "\n",
      "\n",
      "Fifo = DefineCircuit(\"Fifo\", \"rdata\", Out(Bits(4)), \"full\", Out(Bit), \"empty\", Out(Bit), \"wdata\", In(Bits(4)), \"wen\", In(Bit), \"ren\", In(Bit), *ClockInterface(has_ce=False))\n",
      "Buffer = DefineCircuit(\"__silica_BufferFifo\", \"I\", In(Bits(8)), \"O\", Out(Bits(8)))\n",
      "wire(Buffer.I, Buffer.O)\n",
      "EndDefine()\n",
      "__silica_path_state = Buffer()\n",
      "__silica_yield_state = Register(2, init=1, has_ce=False)\n",
      "\n",
      "wireclock(Fifo, __silica_yield_state)\n",
      "wire(bits(1 << 1, 2), __silica_yield_state.I)\n",
      "wdata = Fifo.wdata\n",
      "wen = Fifo.wen\n",
      "ren = Fifo.ren\n",
      "raddr = Register(2, has_ce=False)\n",
      "wireclock(Fifo, raddr)\n",
      "raddr_next = DefineSilicaMux(8, 2)()\n",
      "wire(__silica_path_state.O, raddr_next.S)\n",
      "wire(raddr_next.O, raddr.I)\n",
      "next_empty = DFF(has_ce=False, name=\"next_empty\", init=1)\n",
      "wireclock(Fifo, next_empty)\n",
      "next_empty_next = DefineSilicaMux(8, None)()\n",
      "wire(__silica_path_state.O, next_empty_next.S)\n",
      "wire(next_empty_next.O, next_empty.I)\n",
      "memory = [Register(4, has_ce=False) for _ in range(4)]\n",
      "memory_next = [DefineSilicaMux(8, 4)() for _ in range(4)]\n",
      "for __silica_i in range(4):\n",
      "    wire(__silica_path_state.O, memory_next[__silica_i].S)\n",
      "\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next[__silica_i].O, memory[__silica_i].I)\n",
      "memory_next_0_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_0_tmp.append(memory[__silica_j].O)\n",
      "memory_next_1_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_1_tmp.append(memory[__silica_j].O)\n",
      "memory_next_2_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_2_tmp.append(memory[__silica_j].O)\n",
      "memory_next_3_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_3_tmp.append(memory[__silica_j].O)\n",
      "memory_next_4_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_4_tmp.append(memory[__silica_j].O)\n",
      "memory_next_5_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_5_tmp.append(memory[__silica_j].O)\n",
      "memory_next_6_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_6_tmp.append(memory[__silica_j].O)\n",
      "memory_next_7_tmp = []\n",
      "for __silica_j in range(4):\n",
      "    memory_next_7_tmp.append(memory[__silica_j].O)\n",
      "next_full = DFF(has_ce=False, name=\"next_full\", init=0)\n",
      "wireclock(Fifo, next_full)\n",
      "next_full_next = DefineSilicaMux(8, None)()\n",
      "wire(__silica_path_state.O, next_full_next.S)\n",
      "wire(next_full_next.O, next_full.I)\n",
      "waddr = Register(2, has_ce=False)\n",
      "wireclock(Fifo, waddr)\n",
      "waddr_next = DefineSilicaMux(8, 2)()\n",
      "wire(__silica_path_state.O, waddr_next.S)\n",
      "wire(waddr_next.O, waddr.I)\n",
      "rdata = DefineSilicaMux(8, 4)()\n",
      "wire(__silica_path_state.O, rdata.S)\n",
      "wire(rdata.O, Fifo.rdata)\n",
      "full = DefineSilicaMux(8, None)()\n",
      "wire(__silica_path_state.O, full.S)\n",
      "wire(full.O, Fifo.full)\n",
      "empty = DefineSilicaMux(8, None)()\n",
      "wire(__silica_path_state.O, empty.S)\n",
      "wire(empty.O, Fifo.empty)\n",
      "raddr_next_0_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "next_empty_next_0_tmp = next_empty.O\n",
      "next_full_next_0_tmp = next_full.O\n",
      "waddr_next_0_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_0_tmp = next_full.O\n",
      "empty_0_tmp = next_empty.O\n",
      "rdata_0_tmp = mux([x.O for x in memory], raddr.O)\n",
      "__silica_cond_0 = and_(wen, not_(full_0_tmp))\n",
      "__silica_decoder_9 = decoder(waddr.O)\n",
      "for i in range(len(memory)):\n",
      "    memory_next_0_tmp[i] = DefineSilicaMux(2, len(mux([x.O for x in memory],\n",
      "        i)))()(mux([x.O for x in memory], i), wdata, bits([not_(\n",
      "        __silica_decoder_9[i]), __silica_decoder_9[i]]))\n",
      "waddr_next_0_tmp = add(waddr.O, uint(1, 2))\n",
      "next_full_next_0_tmp = eq(raddr.O, waddr_next_0_tmp)\n",
      "next_empty_next_0_tmp = bit(False)\n",
      "__silica_cond_1 = and_(ren, not_(empty_0_tmp))\n",
      "raddr_next_0_tmp = add(raddr.O, uint(1, 2))\n",
      "next_empty_next_0_tmp = eq(raddr_next_0_tmp, waddr_next_0_tmp)\n",
      "next_full_next_0_tmp = bit(False)\n",
      "wire(bits(raddr_next_0_tmp), raddr_next.I0)\n",
      "wire(next_empty_next_0_tmp, next_empty_next.I0)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_0_tmp[__silica_i], memory_next[__silica_i].I0)\n",
      "wire(next_full_next_0_tmp, next_full_next.I0)\n",
      "wire(bits(waddr_next_0_tmp), waddr_next.I0)\n",
      "wire(rdata_0_tmp, rdata.I0)\n",
      "wire(full_0_tmp, full.I0)\n",
      "wire(empty_0_tmp, empty.I0)\n",
      "wire(__silica_path_state.I[0], and_(__silica_yield_state.O[0], __silica_cond_0, __silica_cond_1))\n",
      "raddr_next_1_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "next_empty_next_1_tmp = next_empty.O\n",
      "next_full_next_1_tmp = next_full.O\n",
      "waddr_next_1_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_1_tmp = next_full.O\n",
      "empty_1_tmp = next_empty.O\n",
      "rdata_1_tmp = mux([x.O for x in memory], raddr.O)\n",
      "__silica_cond_2 = and_(wen, not_(full_1_tmp))\n",
      "__silica_decoder_9 = decoder(waddr.O)\n",
      "for i in range(len(memory)):\n",
      "    memory_next_1_tmp[i] = DefineSilicaMux(2, len(mux([x.O for x in memory],\n",
      "        i)))()(mux([x.O for x in memory], i), wdata, bits([not_(\n",
      "        __silica_decoder_9[i]), __silica_decoder_9[i]]))\n",
      "waddr_next_1_tmp = add(waddr.O, uint(1, 2))\n",
      "next_full_next_1_tmp = eq(raddr.O, waddr_next_1_tmp)\n",
      "next_empty_next_1_tmp = bit(False)\n",
      "__silica_cond_3 = not_(and_(ren, not_(empty_1_tmp)))\n",
      "wire(bits(raddr_next_1_tmp), raddr_next.I1)\n",
      "wire(next_empty_next_1_tmp, next_empty_next.I1)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_1_tmp[__silica_i], memory_next[__silica_i].I1)\n",
      "wire(next_full_next_1_tmp, next_full_next.I1)\n",
      "wire(bits(waddr_next_1_tmp), waddr_next.I1)\n",
      "wire(rdata_1_tmp, rdata.I1)\n",
      "wire(full_1_tmp, full.I1)\n",
      "wire(empty_1_tmp, empty.I1)\n",
      "wire(__silica_path_state.I[1], and_(__silica_yield_state.O[0], __silica_cond_2, __silica_cond_3))\n",
      "raddr_next_2_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "next_empty_next_2_tmp = next_empty.O\n",
      "next_full_next_2_tmp = next_full.O\n",
      "waddr_next_2_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_2_tmp = next_full.O\n",
      "empty_2_tmp = next_empty.O\n",
      "rdata_2_tmp = mux([x.O for x in memory], raddr.O)\n",
      "__silica_cond_4 = not_(and_(wen, not_(full_2_tmp)))\n",
      "__silica_cond_5 = and_(ren, not_(empty_2_tmp))\n",
      "raddr_next_2_tmp = add(raddr.O, uint(1, 2))\n",
      "next_empty_next_2_tmp = eq(raddr_next_2_tmp, waddr.O)\n",
      "next_full_next_2_tmp = bit(False)\n",
      "wire(bits(raddr_next_2_tmp), raddr_next.I2)\n",
      "wire(next_empty_next_2_tmp, next_empty_next.I2)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory[__silica_i].O, memory_next[__silica_i].I2)\n",
      "wire(next_full_next_2_tmp, next_full_next.I2)\n",
      "wire(bits(waddr_next_2_tmp), waddr_next.I2)\n",
      "wire(rdata_2_tmp, rdata.I2)\n",
      "wire(full_2_tmp, full.I2)\n",
      "wire(empty_2_tmp, empty.I2)\n",
      "wire(__silica_path_state.I[2], and_(__silica_yield_state.O[0], __silica_cond_4, __silica_cond_5))\n",
      "raddr_next_3_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "next_empty_next_3_tmp = next_empty.O\n",
      "next_full_next_3_tmp = next_full.O\n",
      "waddr_next_3_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_3_tmp = next_full.O\n",
      "empty_3_tmp = next_empty.O\n",
      "rdata_3_tmp = mux([x.O for x in memory], raddr.O)\n",
      "__silica_cond_6 = not_(and_(wen, not_(full_3_tmp)))\n",
      "__silica_cond_7 = not_(and_(ren, not_(empty_3_tmp)))\n",
      "wire(bits(raddr_next_3_tmp), raddr_next.I3)\n",
      "wire(next_empty_next_3_tmp, next_empty_next.I3)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory[__silica_i].O, memory_next[__silica_i].I3)\n",
      "wire(next_full_next_3_tmp, next_full_next.I3)\n",
      "wire(bits(waddr_next_3_tmp), waddr_next.I3)\n",
      "wire(rdata_3_tmp, rdata.I3)\n",
      "wire(full_3_tmp, full.I3)\n",
      "wire(empty_3_tmp, empty.I3)\n",
      "wire(__silica_path_state.I[3], and_(__silica_yield_state.O[0], __silica_cond_6, __silica_cond_7))\n",
      "raddr_next_4_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "next_empty_next_4_tmp = next_empty.O\n",
      "next_full_next_4_tmp = next_full.O\n",
      "waddr_next_4_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_4_tmp = next_full.O\n",
      "empty_4_tmp = next_empty.O\n",
      "rdata_4_tmp = mux([x.O for x in memory], raddr.O)\n",
      "__silica_cond_8 = and_(wen, not_(full_4_tmp))\n",
      "__silica_decoder_9 = decoder(waddr.O)\n",
      "for i in range(len(memory)):\n",
      "    memory_next_4_tmp[i] = DefineSilicaMux(2, len(mux([x.O for x in memory],\n",
      "        i)))()(mux([x.O for x in memory], i), wdata, bits([not_(\n",
      "        __silica_decoder_9[i]), __silica_decoder_9[i]]))\n",
      "waddr_next_4_tmp = add(waddr.O, uint(1, 2))\n",
      "next_full_next_4_tmp = eq(raddr.O, waddr_next_4_tmp)\n",
      "next_empty_next_4_tmp = bit(False)\n",
      "__silica_cond_9 = and_(ren, not_(empty_4_tmp))\n",
      "raddr_next_4_tmp = add(raddr.O, uint(1, 2))\n",
      "next_empty_next_4_tmp = eq(raddr_next_4_tmp, waddr_next_4_tmp)\n",
      "next_full_next_4_tmp = bit(False)\n",
      "wire(bits(raddr_next_4_tmp), raddr_next.I4)\n",
      "wire(next_empty_next_4_tmp, next_empty_next.I4)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_4_tmp[__silica_i], memory_next[__silica_i].I4)\n",
      "wire(next_full_next_4_tmp, next_full_next.I4)\n",
      "wire(bits(waddr_next_4_tmp), waddr_next.I4)\n",
      "wire(rdata_4_tmp, rdata.I4)\n",
      "wire(full_4_tmp, full.I4)\n",
      "wire(empty_4_tmp, empty.I4)\n",
      "wire(__silica_path_state.I[4], and_(__silica_yield_state.O[1], __silica_cond_8, __silica_cond_9))\n",
      "raddr_next_5_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "next_empty_next_5_tmp = next_empty.O\n",
      "next_full_next_5_tmp = next_full.O\n",
      "waddr_next_5_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_5_tmp = next_full.O\n",
      "empty_5_tmp = next_empty.O\n",
      "rdata_5_tmp = mux([x.O for x in memory], raddr.O)\n",
      "__silica_cond_10 = and_(wen, not_(full_5_tmp))\n",
      "__silica_decoder_9 = decoder(waddr.O)\n",
      "for i in range(len(memory)):\n",
      "    memory_next_5_tmp[i] = DefineSilicaMux(2, len(mux([x.O for x in memory],\n",
      "        i)))()(mux([x.O for x in memory], i), wdata, bits([not_(\n",
      "        __silica_decoder_9[i]), __silica_decoder_9[i]]))\n",
      "waddr_next_5_tmp = add(waddr.O, uint(1, 2))\n",
      "next_full_next_5_tmp = eq(raddr.O, waddr_next_5_tmp)\n",
      "next_empty_next_5_tmp = bit(False)\n",
      "__silica_cond_11 = not_(and_(ren, not_(empty_5_tmp)))\n",
      "wire(bits(raddr_next_5_tmp), raddr_next.I5)\n",
      "wire(next_empty_next_5_tmp, next_empty_next.I5)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory_next_5_tmp[__silica_i], memory_next[__silica_i].I5)\n",
      "wire(next_full_next_5_tmp, next_full_next.I5)\n",
      "wire(bits(waddr_next_5_tmp), waddr_next.I5)\n",
      "wire(rdata_5_tmp, rdata.I5)\n",
      "wire(full_5_tmp, full.I5)\n",
      "wire(empty_5_tmp, empty.I5)\n",
      "wire(__silica_path_state.I[5], and_(__silica_yield_state.O[1], __silica_cond_10, __silica_cond_11))\n",
      "raddr_next_6_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "next_empty_next_6_tmp = next_empty.O\n",
      "next_full_next_6_tmp = next_full.O\n",
      "waddr_next_6_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_6_tmp = next_full.O\n",
      "empty_6_tmp = next_empty.O\n",
      "rdata_6_tmp = mux([x.O for x in memory], raddr.O)\n",
      "__silica_cond_12 = not_(and_(wen, not_(full_6_tmp)))\n",
      "__silica_cond_13 = and_(ren, not_(empty_6_tmp))\n",
      "raddr_next_6_tmp = add(raddr.O, uint(1, 2))\n",
      "next_empty_next_6_tmp = eq(raddr_next_6_tmp, waddr.O)\n",
      "next_full_next_6_tmp = bit(False)\n",
      "wire(bits(raddr_next_6_tmp), raddr_next.I6)\n",
      "wire(next_empty_next_6_tmp, next_empty_next.I6)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory[__silica_i].O, memory_next[__silica_i].I6)\n",
      "wire(next_full_next_6_tmp, next_full_next.I6)\n",
      "wire(bits(waddr_next_6_tmp), waddr_next.I6)\n",
      "wire(rdata_6_tmp, rdata.I6)\n",
      "wire(full_6_tmp, full.I6)\n",
      "wire(empty_6_tmp, empty.I6)\n",
      "wire(__silica_path_state.I[6], and_(__silica_yield_state.O[1], __silica_cond_12, __silica_cond_13))\n",
      "raddr_next_7_tmp = [raddr.O[__silica_i] for __silica_i in range(2)]\n",
      "next_empty_next_7_tmp = next_empty.O\n",
      "next_full_next_7_tmp = next_full.O\n",
      "waddr_next_7_tmp = [waddr.O[__silica_i] for __silica_i in range(2)]\n",
      "full_7_tmp = next_full.O\n",
      "empty_7_tmp = next_empty.O\n",
      "rdata_7_tmp = mux([x.O for x in memory], raddr.O)\n",
      "__silica_cond_14 = not_(and_(wen, not_(full_7_tmp)))\n",
      "__silica_cond_15 = not_(and_(ren, not_(empty_7_tmp)))\n",
      "wire(bits(raddr_next_7_tmp), raddr_next.I7)\n",
      "wire(next_empty_next_7_tmp, next_empty_next.I7)\n",
      "for __silica_i in range(4):\n",
      "    wire(memory[__silica_i].O, memory_next[__silica_i].I7)\n",
      "wire(next_full_next_7_tmp, next_full_next.I7)\n",
      "wire(bits(waddr_next_7_tmp), waddr_next.I7)\n",
      "wire(rdata_7_tmp, rdata.I7)\n",
      "wire(full_7_tmp, full.I7)\n",
      "wire(empty_7_tmp, empty.I7)\n",
      "wire(__silica_path_state.I[7], and_(__silica_yield_state.O[1], __silica_cond_14, __silica_cond_15))\n",
      "EndDefine()\n"
     ]
    }
   ],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"coreir\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add, uint, list\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "@si.coroutine(inputs={\"wdata\": si.Bits(4), \"wen\": si.Bit, \"ren\": si.Bit})\n",
    "def Fifo():\n",
    "    memory = list(bits(0, 4) for i in range(4))\n",
    "    raddr = uint(0, 2)\n",
    "    waddr = uint(0, 2)\n",
    "    next_empty = True\n",
    "    next_full  = False\n",
    "    wdata, wen, ren = yield\n",
    "    while True:\n",
    "        full = next_full\n",
    "        empty = next_empty\n",
    "        rdata = memory[raddr]\n",
    "        if wen and not full:\n",
    "            memory[waddr] = wdata\n",
    "            waddr = waddr + 1\n",
    "            next_full = raddr == waddr\n",
    "            next_empty = False\n",
    "        if ren and not empty:\n",
    "            raddr = raddr + 1\n",
    "            next_empty = raddr == waddr\n",
    "            next_full = False\n",
    "        wdata, wen, ren = yield rdata, empty, full\n",
    "        \n",
    "fifo = si.compile(Fifo(), file_name=\"build/silica_fifo.py\")\n",
    "with open(\"build/silica_fifo.py\", \"r\") as magma_file:\n",
    "    print(magma_file.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "expected_trace = [\n",
    "        {'wdata': 1, 'wen': 0, 'ren': 1, 'rdata': 0, 'full': False, 'empty': True, 'memory': [0, 0, 0, 0], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 2, 'wen': 1, 'ren': 0, 'rdata': 0, 'full': False, 'empty': True, 'memory': [2, 0, 0, 0], 'raddr': 0, 'waddr': 1},\n",
    "        {'wdata': 3, 'wen': 1, 'ren': 1, 'rdata': 2, 'full': False, 'empty': False, 'memory': [2, 3, 0, 0], 'raddr': 1, 'waddr': 2},\n",
    "        {'wdata': 4, 'wen': 1, 'ren': 0, 'rdata': 3, 'full': False, 'empty': False, 'memory': [2, 3, 4, 0], 'raddr': 1, 'waddr': 3},\n",
    "        {'wdata': 5, 'wen': 0, 'ren': 1, 'rdata': 3, 'full': False, 'empty': False, 'memory': [2, 3, 4, 0], 'raddr': 2, 'waddr': 3},\n",
    "        {'wdata': 6, 'wen': 0, 'ren': 1, 'rdata': 4, 'full': False, 'empty': False, 'memory': [2, 3, 4, 0], 'raddr': 3, 'waddr': 3},\n",
    "        {'wdata': 7, 'wen': 1, 'ren': 0, 'rdata': 0, 'full': False, 'empty': True, 'memory': [2, 3, 4, 7], 'raddr': 3, 'waddr': 0},\n",
    "        {'wdata': 8, 'wen': 0, 'ren': 1, 'rdata': 7, 'full': False, 'empty': False, 'memory': [2, 3, 4, 7], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 9, 'wen': 1, 'ren': 1, 'rdata': 2, 'full': False, 'empty': True, 'memory': [9, 3, 4, 7], 'raddr': 0, 'waddr': 1},\n",
    "        {'wdata': 10, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': False, 'empty': False, 'memory': [9, 10, 4, 7], 'raddr': 0, 'waddr': 2},\n",
    "        {'wdata': 11, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': False, 'empty': False, 'memory': [9, 10, 11, 7], 'raddr': 0, 'waddr': 3},\n",
    "        {'wdata': 12, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': False, 'empty': False, 'memory': [9, 10, 11, 12], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 13, 'wen': 1, 'ren': 0, 'rdata': 9, 'full': True, 'empty': False, 'memory': [9, 10, 11, 12], 'raddr': 0, 'waddr': 0},\n",
    "        {'wdata': 13, 'wen': 0, 'ren': 1, 'rdata': 9, 'full': True, 'empty': False, 'memory': [9, 10, 11, 12], 'raddr': 1, 'waddr': 0},\n",
    "        {'wdata': 14, 'wen': 1, 'ren': 1, 'rdata': 10, 'full': False, 'empty': False, 'memory': [14, 10, 11, 12], 'raddr': 2, 'waddr': 1},\n",
    "]\n",
    "\n",
    "sim_fifo = Fifo()\n",
    "inputs = (\"wdata\", \"wen\", \"ren\")\n",
    "outputs = (\"rdata\", \"full\", \"empty\")\n",
    "states = (\"memory\", \"raddr\", \"waddr\")\n",
    "for i, trace in enumerate(expected_trace):\n",
    "    args = ()\n",
    "    for input_ in inputs:\n",
    "        args += (trace[input_], )\n",
    "    sim_fifo.send(args)\n",
    "    for output in outputs:\n",
    "        assert getattr(sim_fifo, output) == trace[output], (i, output,  getattr(sim_fifo, output), trace[output])\n",
    "    for state in states:\n",
    "        assert getattr(sim_fifo, state) == trace[state], (i, state)\n",
    "\n",
    "@si.coroutine\n",
    "def inputs_generator(N):\n",
    "    while True:\n",
    "        for trace in expected_trace:\n",
    "            wdata = bits(trace[\"wdata\"], N)\n",
    "            wen = bool(trace[\"wen\"])\n",
    "            ren = bool(trace[\"ren\"])\n",
    "            yield wdata, wen, ren\n",
    "        \n",
    "check(fifo, Fifo(), len(expected_trace), inputs_generator(4))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "In Run Generators\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "ALREADY ADDED CONNECTION!\n",
      "\n",
      "Modified?: Yes\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== Fifo ===\n",
      "\n",
      "   Number of wires:               2395\n",
      "   Number of wire bits:           4223\n",
      "   Number of public wires:        2371\n",
      "   Number of public wire bits:    4199\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 74\n",
      "     SB_DFF                         24\n",
      "     SB_LUT4                        50\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module Fifo..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_fifo.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          13 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          52 / 1280\n",
      "  DFF        24\n",
      "  CARRY      0\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   2\n",
      "  CARRY PASS 0\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 24 / 24\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 351\n",
      "  at iteration #50: temp = 3.64723, wire length = 445\n",
      "  at iteration #100: temp = 1.18, wire length = 209\n",
      "  at iteration #150: temp = 0.247464, wire length = 75\n",
      "  final wire length = 68\n",
      "\n",
      "After placement:\n",
      "PIOs       8 / 96\n",
      "PLBs       9 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.12s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     44 / 6944\n",
      "span_12    7 / 1440\n",
      "\n",
      "  route time 0.03s\n",
      "write_txt build/silica_fifo.txt...\n",
      "\n",
      "Total number of logic levels: 3\n",
      "Total path delay: 4.79 ns (208.68 MHz)\n"
     ]
    }
   ],
   "source": [
    "!magma -o coreir -m coreir -t Fifo build/silica_fifo.py\n",
    "!coreir -i build/silica_fifo.json -o build/silica_fifo.v\n",
    "# !magma -o verilog -m lattice -t Fifo build/silica_fifo.py\n",
    "!yosys -p 'synth_ice40 -top Fifo -blif build/silica_fifo.blif' build/silica_fifo.v | grep -A 20 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/silica_fifo.txt build/silica_fifo.blif\n",
    "!icetime -tmd hx1k build/silica_fifo.txt  | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "2.27. Printing statistics.\n",
      "\n",
      "=== fifo ===\n",
      "\n",
      "   Number of wires:                 22\n",
      "   Number of wire bits:             46\n",
      "   Number of public wires:          12\n",
      "   Number of public wire bits:      28\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 29\n",
      "     SB_CARRY                        2\n",
      "     SB_DFFE                        11\n",
      "     SB_LUT4                        16\n",
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/verilog_fifo.blif...\n",
      "prune...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          15 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          25 / 1280\n",
      "  DFF        11\n",
      "  CARRY      4\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   5\n",
      "  CARRY PASS 2\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLK$2, 11 / 11\n",
      "  promoted $abc$378$n31, 5 / 5\n",
      "  promoted 2 nets\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "  2 globals\n",
      "    1 cen/wclke\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 449\n",
      "  at iteration #50: temp = 5.78696, wire length = 268\n",
      "  at iteration #100: temp = 2.68105, wire length = 187\n",
      "  at iteration #150: temp = 0.526006, wire length = 50\n",
      "  final wire length = 40\n",
      "\n",
      "After placement:\n",
      "PIOs       10 / 96\n",
      "PLBs       12 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.05s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     12 / 6944\n",
      "span_12    3 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/verilog_fifo.txt...\n",
      "\n",
      "Total number of logic levels: 3\n",
      "Total path delay: 4.77 ns (209.60 MHz)\n"
     ]
    }
   ],
   "source": [
    "!yosys -p 'synth_ice40 -top fifo -blif build/verilog_fifo.blif' ../verilog/fifo.v | grep -A 14 \"2.27. Printing statistics.\"\n",
    "!arachne-pnr -d 1k -o build/verilog_fifo.txt build/verilog_fifo.blif\n",
    "!icetime -tmd hx1k build/verilog_fifo.txt | grep -B 2 \"Total path delay\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "0\n",
      "{'wdata': bits(1, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(0, 4), 'full': False, 'empty': True}\n",
      "1\n",
      "{'wdata': bits(2, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(0, 4), 'full': False, 'empty': True}\n",
      "2\n",
      "{'wdata': bits(3, 4), 'wen': True, 'ren': True}\n",
      "{'rdata': bits(2, 4), 'full': BitVector(False, 1), 'empty': False}\n",
      "3\n",
      "{'wdata': bits(4, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(3, 4), 'full': False, 'empty': BitVector(False, 1)}\n",
      "4\n",
      "{'wdata': bits(5, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(3, 4), 'full': BitVector(False, 1), 'empty': False}\n",
      "5\n",
      "{'wdata': bits(6, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(4, 4), 'full': False, 'empty': BitVector(False, 1)}\n",
      "6\n",
      "{'wdata': bits(7, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(0, 4), 'full': False, 'empty': BitVector(True, 1)}\n",
      "7\n",
      "{'wdata': bits(8, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(7, 4), 'full': BitVector(False, 1), 'empty': False}\n",
      "8\n",
      "{'wdata': bits(9, 4), 'wen': True, 'ren': True}\n",
      "{'rdata': bits(2, 4), 'full': False, 'empty': BitVector(True, 1)}\n",
      "9\n",
      "{'wdata': bits(10, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(9, 4), 'full': BitVector(False, 1), 'empty': False}\n",
      "10\n",
      "{'wdata': bits(11, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(9, 4), 'full': BitVector(False, 1), 'empty': False}\n",
      "11\n",
      "{'wdata': bits(12, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(9, 4), 'full': BitVector(False, 1), 'empty': False}\n",
      "12\n",
      "{'wdata': bits(13, 4), 'wen': True, 'ren': False}\n",
      "{'rdata': bits(9, 4), 'full': BitVector(True, 1), 'empty': False}\n",
      "13\n",
      "{'wdata': bits(13, 4), 'wen': False, 'ren': True}\n",
      "{'rdata': bits(9, 4), 'full': BitVector(True, 1), 'empty': False}\n",
      "14\n",
      "{'wdata': bits(14, 4), 'wen': True, 'ren': True}\n",
      "{'rdata': bits(10, 4), 'full': False, 'empty': BitVector(False, 1)}\n",
      "Passed!\n"
     ]
    }
   ],
   "source": [
    "import magma\n",
    "from magma.testing.verilator import compile as compileverilator\n",
    "from magma.testing.verilator import run_verilator_test\n",
    "from magma.bit_vector import BitVector\n",
    "\n",
    "def check_verilog(circ, circ_sim, num_cycles, inputs_generator=None):\n",
    "    test_vectors = magma.testing.coroutine.testvectors(circ, circ_sim, num_cycles,\n",
    "            inputs_generator if inputs_generator else None)\n",
    "\n",
    "    name = \"fifo\"\n",
    "    with open(f\"build/sim_{name}_verilator.cpp\", \"w\") as verilator_harness:\n",
    "        verilator_harness.write(f'''\\\n",
    "#include \"V{name}.h\"\n",
    "#include \"verilated.h\"\n",
    "#include <cassert>\n",
    "#include <iostream>\n",
    "\n",
    "void check(const char* port, int a, int b, int cycle) {{\n",
    "    if (!(a == b)) {{\n",
    "        std::cerr << \\\"Got      : \\\" << a << std::endl;\n",
    "        std::cerr << \\\"Expected : \\\" << b << std::endl;\n",
    "        std::cerr << \\\"Cycle    : \\\" << cycle << std::endl;\n",
    "        std::cerr << \\\"Port     : \\\" << port << std::endl;\n",
    "        exit(1);\n",
    "    }}\n",
    "}}\n",
    "\n",
    "int main(int argc, char **argv, char **env) {{\n",
    "    Verilated::commandArgs(argc, argv);\n",
    "    V{name}* top = new V{name};\n",
    "''')\n",
    "    \n",
    "        cycle = 0\n",
    "        for inputs, outputs in zip(test_vectors[0], test_vectors[1]):\n",
    "            print(cycle)\n",
    "            print(inputs) \n",
    "            print(outputs)\n",
    "            for port_name, value in inputs.items():\n",
    "                if isinstance(value, list):\n",
    "                    string = \"\"\n",
    "                    for elem in value:\n",
    "                        string = elem.as_binary_string()[2:] + string\n",
    "                    value = \"0b\" + string\n",
    "                elif isinstance(value, BitVector):\n",
    "                    value = value.as_int()\n",
    "                else:\n",
    "                    value = int(value)\n",
    "                verilator_harness.write(\"    top->{} = {};\\n\".format(port_name, value))\n",
    "            for port_name, value in outputs.items():\n",
    "                if isinstance(value, BitVector):\n",
    "                    value = value.as_binary_string()\n",
    "                else:\n",
    "                    value = int(value)\n",
    "                verilator_harness.write(\"    top->eval();\\n\")\n",
    "                verilator_harness.write(\"    check(\\\"{port_name}\\\", top->{port_name}, {expected}, {cycle});\\n\".format(port_name=port_name, expected=value, cycle=cycle))\n",
    "\n",
    "            verilator_harness.write(\"    top->CLK = 0;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            verilator_harness.write(\"    top->CLK = 1;\\n\")\n",
    "            verilator_harness.write(\"    top->eval();\\n\")\n",
    "            cycle += 1\n",
    "        verilator_harness.write(\"}\\n\")\n",
    "\n",
    "    run_verilator_test(\n",
    "        \"fifo\",\n",
    "        f\"sim_{name}_verilator\",\n",
    "        name,\n",
    "        \"-I../../verilog\"\n",
    "    )\n",
    "\n",
    "check_verilog(fifo, Fifo(), len(expected_trace), inputs_generator(4))\n",
    "print(\"Passed!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
