============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Feb 16 2024  12:53:52 am
  Module:                 WriteBack
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (786 ps) Path Delay Check
     Startpoint: (F) WBSel[1]
       Endpoint: (R) WBresult[0]

                   Capture    Launch  
      Path Delay:+    1000         -  
      Drv Adjust:+       0         0  
         Arrival:=    1000            
                                      
   Required Time:=    1000            
       Data Path:-     214            
           Slack:=     786            

Exceptions/Constraints:
  max_delay             1000            alu_conv.sdc_line_16 

#------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                        (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------
  WBSel[1]         -       -      F     (arrival)      1  1.0     0     0       0    (-,-) 
  drc_buf_sp3176/Z -       A->Z   F     CLKBUF_X1      3  7.0    19    40      40    (-,-) 
  drc_bufs2393/ZN  -       A->ZN  R     INV_X1         2  5.4    16    27      67    (-,-) 
  g1986__8757/ZN   -       A1->ZN R     AND2_X2       32 56.7    68    98     165    (-,-) 
  g1957__7114/ZN   -       B1->ZN F     AOI22_X1       1  1.8    24    33     198    (-,-) 
  g1907__5703/ZN   -       A1->ZN R     NAND2_X1       1  0.4    10    16     214    (-,-) 
  WBresult[0]      <<<     -      R     (port)         -    -     -     0     214    (-,-) 
#------------------------------------------------------------------------------------------

