[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 358
LIB: work
FILE: ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv
n<> u<357> t<Top_level_rule> c<1> l<1:1> el<32:1>
  n<> u<1> t<Null_rule> p<357> s<356> l<1:1>
  n<> u<356> t<Source_text> p<357> c<339> l<1:1> el<31:10>
    n<> u<339> t<Description> p<356> c<338> s<355> l<1:1> el<27:10>
      n<> u<338> t<Module_declaration> p<339> c<6> l<1:1> el<27:10>
        n<> u<6> t<Module_nonansi_header> p<338> c<2> s<26> l<1:1> el<3:3>
          n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
          n<top> u<3> t<StringConst> p<6> s<4> l<1:8> el<1:11>
          n<> u<4> t<Parameter_port_list> p<6> s<5> l<1:12> el<2:2>
          n<> u<5> t<List_of_ports> p<6> l<2:2> el<3:2>
        n<> u<26> t<Module_item> p<338> c<25> s<58> l<4:1> el<4:33>
          n<> u<25> t<Non_port_module_item> p<26> c<24> l<4:1> el<4:33>
            n<> u<24> t<Module_or_generate_item> p<25> c<23> l<4:1> el<4:33>
              n<> u<23> t<Module_common_item> p<24> c<22> l<4:1> el<4:33>
                n<> u<22> t<Module_or_generate_item_declaration> p<23> c<21> l<4:1> el<4:33>
                  n<> u<21> t<Package_or_generate_item_declaration> p<22> c<20> l<4:1> el<4:33>
                    n<> u<20> t<Local_parameter_declaration> p<21> c<10> l<4:1> el<4:32>
                      n<> u<10> t<Data_type_or_implicit> p<20> c<9> s<19> l<4:12> el<4:24>
                        n<> u<9> t<Data_type> p<10> c<7> l<4:12> el<4:24>
                          n<> u<7> t<IntegerAtomType_Int> p<9> s<8> l<4:12> el<4:15>
                          n<> u<8> t<Signing_Unsigned> p<9> l<4:16> el<4:24>
                      n<> u<19> t<List_of_param_assignments> p<20> c<18> l<4:25> el<4:32>
                        n<> u<18> t<Param_assignment> p<19> c<11> l<4:25> el<4:32>
                          n<CNT> u<11> t<StringConst> p<18> s<17> l<4:25> el<4:28>
                          n<> u<17> t<Constant_param_expression> p<18> c<16> l<4:31> el<4:32>
                            n<> u<16> t<Constant_mintypmax_expression> p<17> c<15> l<4:31> el<4:32>
                              n<> u<15> t<Constant_expression> p<16> c<14> l<4:31> el<4:32>
                                n<> u<14> t<Constant_primary> p<15> c<13> l<4:31> el<4:32>
                                  n<> u<13> t<Primary_literal> p<14> c<12> l<4:31> el<4:32>
                                    n<2> u<12> t<IntConst> p<13> l<4:31> el<4:32>
        n<> u<58> t<Module_item> p<338> c<57> s<76> l<5:1> el<5:48>
          n<> u<57> t<Non_port_module_item> p<58> c<56> l<5:1> el<5:48>
            n<> u<56> t<Module_or_generate_item> p<57> c<55> l<5:1> el<5:48>
              n<> u<55> t<Module_common_item> p<56> c<54> l<5:1> el<5:48>
                n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<5:1> el<5:48>
                  n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<5:1> el<5:48>
                    n<> u<52> t<Local_parameter_declaration> p<53> c<30> l<5:1> el<5:47>
                      n<> u<30> t<Data_type_or_implicit> p<52> c<29> s<51> l<5:12> el<5:24>
                        n<> u<29> t<Data_type> p<30> c<27> l<5:12> el<5:24>
                          n<> u<27> t<IntegerAtomType_Int> p<29> s<28> l<5:12> el<5:15>
                          n<> u<28> t<Signing_Unsigned> p<29> l<5:16> el<5:24>
                      n<> u<51> t<List_of_param_assignments> p<52> c<50> l<5:25> el<5:47>
                        n<> u<50> t<Param_assignment> p<51> c<31> l<5:25> el<5:47>
                          n<V> u<31> t<StringConst> p<50> s<36> l<5:25> el<5:26>
                          n<> u<36> t<Unpacked_dimension> p<50> c<35> s<49> l<5:26> el<5:31>
                            n<> u<35> t<Constant_expression> p<36> c<34> l<5:27> el<5:30>
                              n<> u<34> t<Constant_primary> p<35> c<33> l<5:27> el<5:30>
                                n<> u<33> t<Primary_literal> p<34> c<32> l<5:27> el<5:30>
                                  n<CNT> u<32> t<StringConst> p<33> l<5:27> el<5:30>
                          n<> u<49> t<Constant_param_expression> p<50> c<48> l<5:34> el<5:47>
                            n<> u<48> t<Constant_mintypmax_expression> p<49> c<47> l<5:34> el<5:47>
                              n<> u<47> t<Constant_expression> p<48> c<46> l<5:34> el<5:47>
                                n<> u<46> t<Constant_primary> p<47> c<45> l<5:34> el<5:47>
                                  n<> u<45> t<Constant_assignment_pattern_expression> p<46> c<44> l<5:34> el<5:47>
                                    n<> u<44> t<Assignment_pattern_expression> p<45> c<43> l<5:34> el<5:47>
                                      n<> u<43> t<Assignment_pattern> p<44> c<38> l<5:34> el<5:47>
                                        n<> u<38> t<Structure_pattern_key> p<43> c<37> s<42> l<5:36> el<5:43>
                                          n<> u<37> t<Assignment_pattern_key> p<38> l<5:36> el<5:43>
                                        n<> u<42> t<Expression> p<43> c<41> l<5:45> el<5:46>
                                          n<> u<41> t<Primary> p<42> c<40> l<5:45> el<5:46>
                                            n<> u<40> t<Primary_literal> p<41> c<39> l<5:45> el<5:46>
                                              n<3> u<39> t<IntConst> p<40> l<5:45> el<5:46>
        n<> u<76> t<Module_item> p<338> c<75> s<154> l<7:1> el<7:46>
          n<> u<75> t<Non_port_module_item> p<76> c<74> l<7:1> el<7:46>
            n<> u<74> t<Module_or_generate_item> p<75> c<73> l<7:1> el<7:46>
              n<> u<73> t<Module_common_item> p<74> c<72> l<7:1> el<7:46>
                n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<7:1> el<7:46>
                  n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<7:1> el<7:46>
                    n<> u<70> t<Data_declaration> p<71> c<69> l<7:1> el<7:46>
                      n<> u<69> t<Type_declaration> p<70> c<61> l<7:1> el<7:46>
                        n<> u<61> t<Data_type> p<69> c<59> s<62> l<7:9> el<7:21>
                          n<> u<59> t<IntegerAtomType_Int> p<61> s<60> l<7:9> el<7:12>
                          n<> u<60> t<Signing_Unsigned> p<61> l<7:13> el<7:21>
                        n<ASSIGN_VADDR_RET_T> u<62> t<StringConst> p<69> s<68> l<7:22> el<7:40>
                        n<> u<68> t<Variable_dimension> p<69> c<67> l<7:40> el<7:45>
                          n<> u<67> t<Unpacked_dimension> p<68> c<66> l<7:40> el<7:45>
                            n<> u<66> t<Constant_expression> p<67> c<65> l<7:41> el<7:44>
                              n<> u<65> t<Constant_primary> p<66> c<64> l<7:41> el<7:44>
                                n<> u<64> t<Primary_literal> p<65> c<63> l<7:41> el<7:44>
                                  n<CNT> u<63> t<StringConst> p<64> l<7:41> el<7:44>
        n<> u<154> t<Module_item> p<338> c<153> s<180> l<8:1> el<12:12>
          n<> u<153> t<Non_port_module_item> p<154> c<152> l<8:1> el<12:12>
            n<> u<152> t<Module_or_generate_item> p<153> c<151> l<8:1> el<12:12>
              n<> u<151> t<Module_common_item> p<152> c<150> l<8:1> el<12:12>
                n<> u<150> t<Module_or_generate_item_declaration> p<151> c<149> l<8:1> el<12:12>
                  n<> u<149> t<Package_or_generate_item_declaration> p<150> c<148> l<8:1> el<12:12>
                    n<> u<148> t<Function_declaration> p<149> c<77> l<8:1> el<12:12>
                      n<> u<77> t<Lifetime_Static> p<148> s<147> l<8:10> el<8:16>
                      n<> u<147> t<Function_body_declaration> p<148> c<81> l<8:17> el<12:12>
                        n<> u<81> t<Function_data_type_or_implicit> p<147> c<80> s<82> l<8:17> el<8:35>
                          n<> u<80> t<Function_data_type> p<81> c<79> l<8:17> el<8:35>
                            n<ASSIGN_VADDR_RET_T> u<79> t<Data_type> p<80> c<78> l<8:17> el<8:35>
                              n<ASSIGN_VADDR_RET_T> u<78> t<StringConst> p<79> l<8:17> el<8:35>
                        n<ASSIGN_VADDR> u<82> t<StringConst> p<147> s<145> l<8:36> el<8:48>
                        n<> u<145> t<Function_statement_or_null> p<147> c<144> s<146> l<9:5> el<11:8>
                          n<> u<144> t<Statement> p<145> c<143> l<9:5> el<11:8>
                            n<> u<143> t<Statement_item> p<144> c<142> l<9:5> el<11:8>
                              n<> u<142> t<Loop_statement> p<143> c<141> l<9:5> el<11:8>
                                n<> u<141> t<FOR> p<142> s<91> l<9:5> el<9:8>
                                n<> u<91> t<For_initialization> p<142> c<90> s<101> l<9:10> el<9:19>
                                  n<> u<90> t<For_variable_declaration> p<91> c<84> l<9:10> el<9:19>
                                    n<> u<84> t<Data_type> p<90> c<83> s<85> l<9:10> el<9:13>
                                      n<> u<83> t<IntegerAtomType_Int> p<84> l<9:10> el<9:13>
                                    n<i> u<85> t<StringConst> p<90> s<89> l<9:14> el<9:15>
                                    n<> u<89> t<Expression> p<90> c<88> l<9:18> el<9:19>
                                      n<> u<88> t<Primary> p<89> c<87> l<9:18> el<9:19>
                                        n<> u<87> t<Primary_literal> p<88> c<86> l<9:18> el<9:19>
                                          n<0> u<86> t<IntConst> p<87> l<9:18> el<9:19>
                                n<> u<101> t<Expression> p<142> c<95> s<110> l<9:21> el<9:28>
                                  n<> u<95> t<Expression> p<101> c<94> s<100> l<9:21> el<9:22>
                                    n<> u<94> t<Primary> p<95> c<93> l<9:21> el<9:22>
                                      n<> u<93> t<Primary_literal> p<94> c<92> l<9:21> el<9:22>
                                        n<i> u<92> t<StringConst> p<93> l<9:21> el<9:22>
                                  n<> u<100> t<BinOp_Less> p<101> s<99> l<9:23> el<9:24>
                                  n<> u<99> t<Expression> p<101> c<98> l<9:25> el<9:28>
                                    n<> u<98> t<Primary> p<99> c<97> l<9:25> el<9:28>
                                      n<> u<97> t<Primary_literal> p<98> c<96> l<9:25> el<9:28>
                                        n<CNT> u<96> t<StringConst> p<97> l<9:25> el<9:28>
                                n<> u<110> t<For_step> p<142> c<109> s<140> l<9:30> el<9:33>
                                  n<> u<109> t<For_step_assignment> p<110> c<108> l<9:30> el<9:33>
                                    n<> u<108> t<Inc_or_dec_expression> p<109> c<106> l<9:30> el<9:33>
                                      n<> u<106> t<Variable_lvalue> p<108> c<103> s<107> l<9:30> el<9:31>
                                        n<> u<103> t<Ps_or_hierarchical_identifier> p<106> c<102> s<105> l<9:30> el<9:31>
                                          n<i> u<102> t<StringConst> p<103> l<9:30> el<9:31>
                                        n<> u<105> t<Select> p<106> c<104> l<9:31> el<9:31>
                                          n<> u<104> t<Bit_select> p<105> l<9:31> el<9:31>
                                      n<> u<107> t<IncDec_PlusPlus> p<108> l<9:31> el<9:33>
                                n<> u<140> t<Statement_or_null> p<142> c<139> l<9:35> el<11:8>
                                  n<> u<139> t<Statement> p<140> c<138> l<9:35> el<11:8>
                                    n<> u<138> t<Statement_item> p<139> c<137> l<9:35> el<11:8>
                                      n<> u<137> t<Seq_block> p<138> c<135> l<9:35> el<11:8>
                                        n<> u<135> t<Statement_or_null> p<137> c<134> s<136> l<10:10> el<10:33>
                                          n<> u<134> t<Statement> p<135> c<133> l<10:10> el<10:33>
                                            n<> u<133> t<Statement_item> p<134> c<132> l<10:10> el<10:33>
                                              n<> u<132> t<Blocking_assignment> p<133> c<131> l<10:10> el<10:32>
                                                n<> u<131> t<Operator_assignment> p<132> c<119> l<10:10> el<10:32>
                                                  n<> u<119> t<Variable_lvalue> p<131> c<112> s<120> l<10:10> el<10:25>
                                                    n<> u<112> t<Ps_or_hierarchical_identifier> p<119> c<111> s<118> l<10:10> el<10:22>
                                                      n<ASSIGN_VADDR> u<111> t<StringConst> p<112> l<10:10> el<10:22>
                                                    n<> u<118> t<Select> p<119> c<117> l<10:22> el<10:25>
                                                      n<> u<117> t<Bit_select> p<118> c<116> l<10:22> el<10:25>
                                                        n<> u<116> t<Expression> p<117> c<115> l<10:23> el<10:24>
                                                          n<> u<115> t<Primary> p<116> c<114> l<10:23> el<10:24>
                                                            n<> u<114> t<Primary_literal> p<115> c<113> l<10:23> el<10:24>
                                                              n<i> u<113> t<StringConst> p<114> l<10:23> el<10:24>
                                                  n<> u<120> t<AssignOp_Assign> p<131> s<130> l<10:26> el<10:27>
                                                  n<> u<130> t<Expression> p<131> c<129> l<10:28> el<10:32>
                                                    n<> u<129> t<Primary> p<130> c<128> l<10:28> el<10:32>
                                                      n<> u<128> t<Complex_func_call> p<129> c<121> l<10:28> el<10:32>
                                                        n<V> u<121> t<StringConst> p<128> s<127> l<10:28> el<10:29>
                                                        n<> u<127> t<Select> p<128> c<126> l<10:29> el<10:32>
                                                          n<> u<126> t<Bit_select> p<127> c<125> l<10:29> el<10:32>
                                                            n<> u<125> t<Expression> p<126> c<124> l<10:30> el<10:31>
                                                              n<> u<124> t<Primary> p<125> c<123> l<10:30> el<10:31>
                                                                n<> u<123> t<Primary_literal> p<124> c<122> l<10:30> el<10:31>
                                                                  n<i> u<122> t<StringConst> p<123> l<10:30> el<10:31>
                                        n<> u<136> t<END> p<137> l<11:5> el<11:8>
                        n<> u<146> t<ENDFUNCTION> p<147> l<12:1> el<12:12>
        n<> u<180> t<Module_item> p<338> c<179> s<226> l<14:1> el<14:53>
          n<> u<179> t<Non_port_module_item> p<180> c<178> l<14:1> el<14:53>
            n<> u<178> t<Module_or_generate_item> p<179> c<177> l<14:1> el<14:53>
              n<> u<177> t<Module_common_item> p<178> c<176> l<14:1> el<14:53>
                n<> u<176> t<Module_or_generate_item_declaration> p<177> c<175> l<14:1> el<14:53>
                  n<> u<175> t<Package_or_generate_item_declaration> p<176> c<174> l<14:1> el<14:53>
                    n<> u<174> t<Local_parameter_declaration> p<175> c<158> l<14:1> el<14:52>
                      n<> u<158> t<Data_type_or_implicit> p<174> c<157> s<173> l<14:12> el<14:24>
                        n<> u<157> t<Data_type> p<158> c<155> l<14:12> el<14:24>
                          n<> u<155> t<IntegerAtomType_Int> p<157> s<156> l<14:12> el<14:15>
                          n<> u<156> t<Signing_Unsigned> p<157> l<14:16> el<14:24>
                      n<> u<173> t<List_of_param_assignments> p<174> c<172> l<14:25> el<14:52>
                        n<> u<172> t<Param_assignment> p<173> c<159> l<14:25> el<14:52>
                          n<VADDR> u<159> t<StringConst> p<172> s<164> l<14:25> el<14:30>
                          n<> u<164> t<Unpacked_dimension> p<172> c<163> s<171> l<14:30> el<14:35>
                            n<> u<163> t<Constant_expression> p<164> c<162> l<14:31> el<14:34>
                              n<> u<162> t<Constant_primary> p<163> c<161> l<14:31> el<14:34>
                                n<> u<161> t<Primary_literal> p<162> c<160> l<14:31> el<14:34>
                                  n<CNT> u<160> t<StringConst> p<161> l<14:31> el<14:34>
                          n<> u<171> t<Constant_param_expression> p<172> c<170> l<14:38> el<14:52>
                            n<> u<170> t<Constant_mintypmax_expression> p<171> c<169> l<14:38> el<14:52>
                              n<> u<169> t<Constant_expression> p<170> c<168> l<14:38> el<14:52>
                                n<> u<168> t<Constant_primary> p<169> c<167> l<14:38> el<14:52>
                                  n<> u<167> t<Subroutine_call> p<168> c<165> l<14:38> el<14:52>
                                    n<ASSIGN_VADDR> u<165> t<StringConst> p<167> s<166> l<14:38> el<14:50>
                                    n<> u<166> t<List_of_arguments> p<167> l<14:51> el<14:51>
        n<> u<226> t<Module_item> p<338> c<225> s<232> l<16:1> el<18:4>
          n<> u<225> t<Non_port_module_item> p<226> c<224> l<16:1> el<18:4>
            n<> u<224> t<Module_or_generate_item> p<225> c<223> l<16:1> el<18:4>
              n<> u<223> t<Module_common_item> p<224> c<222> l<16:1> el<18:4>
                n<> u<222> t<Conditional_generate_construct> p<223> c<221> l<16:1> el<18:4>
                  n<> u<221> t<If_generate_construct> p<222> c<220> l<16:1> el<18:4>
                    n<> u<220> t<IF> p<221> s<195> l<16:1> el<16:3>
                    n<> u<195> t<Constant_expression> p<221> c<189> s<219> l<16:5> el<16:18>
                      n<> u<189> t<Constant_expression> p<195> c<188> s<194> l<16:5> el<16:13>
                        n<> u<188> t<Constant_primary> p<189> c<181> l<16:5> el<16:13>
                          n<VADDR> u<181> t<StringConst> p<188> s<187> l<16:5> el<16:10>
                          n<> u<187> t<Constant_select> p<188> c<186> l<16:10> el<16:13>
                            n<> u<186> t<Constant_bit_select> p<187> c<185> l<16:10> el<16:13>
                              n<> u<185> t<Constant_expression> p<186> c<184> l<16:11> el<16:12>
                                n<> u<184> t<Constant_primary> p<185> c<183> l<16:11> el<16:12>
                                  n<> u<183> t<Primary_literal> p<184> c<182> l<16:11> el<16:12>
                                    n<0> u<182> t<IntConst> p<183> l<16:11> el<16:12>
                      n<> u<194> t<BinOp_Not> p<195> s<193> l<16:14> el<16:16>
                      n<> u<193> t<Constant_expression> p<195> c<192> l<16:17> el<16:18>
                        n<> u<192> t<Constant_primary> p<193> c<191> l<16:17> el<16:18>
                          n<> u<191> t<Primary_literal> p<192> c<190> l<16:17> el<16:18>
                            n<3> u<190> t<IntConst> p<191> l<16:17> el<16:18>
                    n<> u<219> t<Generate_item> p<221> c<218> l<16:20> el<18:4>
                      n<> u<218> t<Generate_begin_end_block> p<219> c<216> l<16:20> el<18:4>
                        n<> u<216> t<Generate_item> p<218> c<215> s<217> l<17:2> el<17:43>
                          n<> u<215> t<Module_or_generate_item> p<216> c<214> l<17:2> el<17:43>
                            n<> u<214> t<Module_common_item> p<215> c<213> l<17:2> el<17:43>
                              n<> u<213> t<Elaboration_system_task> p<214> c<212> l<17:2> el<17:43>
                                n<info> u<212> t<StringConst> p<213> s<211> l<17:3> el<17:7>
                                n<> u<211> t<List_of_arguments> p<213> c<199> l<17:8> el<17:41>
                                  n<> u<199> t<Expression> p<211> c<198> s<210> l<17:8> el<17:32>
                                    n<> u<198> t<Primary> p<199> c<197> l<17:8> el<17:32>
                                      n<> u<197> t<Primary_literal> p<198> c<196> l<17:8> el<17:32>
                                        n<"--[0] (%d) should be 3"> u<196> t<StringLiteral> p<197> l<17:8> el<17:32>
                                  n<> u<210> t<Argument> p<211> c<209> l<17:33> el<17:41>
                                    n<> u<209> t<Expression> p<210> c<208> l<17:33> el<17:41>
                                      n<> u<208> t<Primary> p<209> c<207> l<17:33> el<17:41>
                                        n<> u<207> t<Complex_func_call> p<208> c<200> l<17:33> el<17:41>
                                          n<VADDR> u<200> t<StringConst> p<207> s<206> l<17:33> el<17:38>
                                          n<> u<206> t<Select> p<207> c<205> l<17:38> el<17:41>
                                            n<> u<205> t<Bit_select> p<206> c<204> l<17:38> el<17:41>
                                              n<> u<204> t<Expression> p<205> c<203> l<17:39> el<17:40>
                                                n<> u<203> t<Primary> p<204> c<202> l<17:39> el<17:40>
                                                  n<> u<202> t<Primary_literal> p<203> c<201> l<17:39> el<17:40>
                                                    n<0> u<201> t<IntConst> p<202> l<17:39> el<17:40>
                        n<> u<217> t<END> p<218> l<18:1> el<18:4>
        n<> u<232> t<Module_item> p<338> c<231> s<278> l<18:4> el<18:5>
          n<> u<231> t<Non_port_module_item> p<232> c<230> l<18:4> el<18:5>
            n<> u<230> t<Module_or_generate_item> p<231> c<229> l<18:4> el<18:5>
              n<> u<229> t<Module_common_item> p<230> c<228> l<18:4> el<18:5>
                n<> u<228> t<Module_or_generate_item_declaration> p<229> c<227> l<18:4> el<18:5>
                  n<> u<227> t<Package_or_generate_item_declaration> p<228> l<18:4> el<18:5>
        n<> u<278> t<Module_item> p<338> c<277> s<284> l<19:1> el<21:4>
          n<> u<277> t<Non_port_module_item> p<278> c<276> l<19:1> el<21:4>
            n<> u<276> t<Module_or_generate_item> p<277> c<275> l<19:1> el<21:4>
              n<> u<275> t<Module_common_item> p<276> c<274> l<19:1> el<21:4>
                n<> u<274> t<Conditional_generate_construct> p<275> c<273> l<19:1> el<21:4>
                  n<> u<273> t<If_generate_construct> p<274> c<272> l<19:1> el<21:4>
                    n<> u<272> t<IF> p<273> s<247> l<19:1> el<19:3>
                    n<> u<247> t<Constant_expression> p<273> c<241> s<271> l<19:5> el<19:18>
                      n<> u<241> t<Constant_expression> p<247> c<240> s<246> l<19:5> el<19:13>
                        n<> u<240> t<Constant_primary> p<241> c<233> l<19:5> el<19:13>
                          n<VADDR> u<233> t<StringConst> p<240> s<239> l<19:5> el<19:10>
                          n<> u<239> t<Constant_select> p<240> c<238> l<19:10> el<19:13>
                            n<> u<238> t<Constant_bit_select> p<239> c<237> l<19:10> el<19:13>
                              n<> u<237> t<Constant_expression> p<238> c<236> l<19:11> el<19:12>
                                n<> u<236> t<Constant_primary> p<237> c<235> l<19:11> el<19:12>
                                  n<> u<235> t<Primary_literal> p<236> c<234> l<19:11> el<19:12>
                                    n<1> u<234> t<IntConst> p<235> l<19:11> el<19:12>
                      n<> u<246> t<BinOp_Not> p<247> s<245> l<19:14> el<19:16>
                      n<> u<245> t<Constant_expression> p<247> c<244> l<19:17> el<19:18>
                        n<> u<244> t<Constant_primary> p<245> c<243> l<19:17> el<19:18>
                          n<> u<243> t<Primary_literal> p<244> c<242> l<19:17> el<19:18>
                            n<3> u<242> t<IntConst> p<243> l<19:17> el<19:18>
                    n<> u<271> t<Generate_item> p<273> c<270> l<19:20> el<21:4>
                      n<> u<270> t<Generate_begin_end_block> p<271> c<268> l<19:20> el<21:4>
                        n<> u<268> t<Generate_item> p<270> c<267> s<269> l<20:2> el<20:43>
                          n<> u<267> t<Module_or_generate_item> p<268> c<266> l<20:2> el<20:43>
                            n<> u<266> t<Module_common_item> p<267> c<265> l<20:2> el<20:43>
                              n<> u<265> t<Elaboration_system_task> p<266> c<264> l<20:2> el<20:43>
                                n<info> u<264> t<StringConst> p<265> s<263> l<20:3> el<20:7>
                                n<> u<263> t<List_of_arguments> p<265> c<251> l<20:8> el<20:41>
                                  n<> u<251> t<Expression> p<263> c<250> s<262> l<20:8> el<20:32>
                                    n<> u<250> t<Primary> p<251> c<249> l<20:8> el<20:32>
                                      n<> u<249> t<Primary_literal> p<250> c<248> l<20:8> el<20:32>
                                        n<"--[1] (%d) should be 3"> u<248> t<StringLiteral> p<249> l<20:8> el<20:32>
                                  n<> u<262> t<Argument> p<263> c<261> l<20:33> el<20:41>
                                    n<> u<261> t<Expression> p<262> c<260> l<20:33> el<20:41>
                                      n<> u<260> t<Primary> p<261> c<259> l<20:33> el<20:41>
                                        n<> u<259> t<Complex_func_call> p<260> c<252> l<20:33> el<20:41>
                                          n<VADDR> u<252> t<StringConst> p<259> s<258> l<20:33> el<20:38>
                                          n<> u<258> t<Select> p<259> c<257> l<20:38> el<20:41>
                                            n<> u<257> t<Bit_select> p<258> c<256> l<20:38> el<20:41>
                                              n<> u<256> t<Expression> p<257> c<255> l<20:39> el<20:40>
                                                n<> u<255> t<Primary> p<256> c<254> l<20:39> el<20:40>
                                                  n<> u<254> t<Primary_literal> p<255> c<253> l<20:39> el<20:40>
                                                    n<1> u<253> t<IntConst> p<254> l<20:39> el<20:40>
                        n<> u<269> t<END> p<270> l<21:1> el<21:4>
        n<> u<284> t<Module_item> p<338> c<283> s<330> l<21:4> el<21:5>
          n<> u<283> t<Non_port_module_item> p<284> c<282> l<21:4> el<21:5>
            n<> u<282> t<Module_or_generate_item> p<283> c<281> l<21:4> el<21:5>
              n<> u<281> t<Module_common_item> p<282> c<280> l<21:4> el<21:5>
                n<> u<280> t<Module_or_generate_item_declaration> p<281> c<279> l<21:4> el<21:5>
                  n<> u<279> t<Package_or_generate_item_declaration> p<280> l<21:4> el<21:5>
        n<> u<330> t<Module_item> p<338> c<329> s<336> l<23:1> el<25:4>
          n<> u<329> t<Non_port_module_item> p<330> c<328> l<23:1> el<25:4>
            n<> u<328> t<Module_or_generate_item> p<329> c<327> l<23:1> el<25:4>
              n<> u<327> t<Module_common_item> p<328> c<326> l<23:1> el<25:4>
                n<> u<326> t<Conditional_generate_construct> p<327> c<325> l<23:1> el<25:4>
                  n<> u<325> t<If_generate_construct> p<326> c<324> l<23:1> el<25:4>
                    n<> u<324> t<IF> p<325> s<299> l<23:1> el<23:3>
                    n<> u<299> t<Constant_expression> p<325> c<293> s<323> l<23:5> el<23:18>
                      n<> u<293> t<Constant_expression> p<299> c<292> s<298> l<23:5> el<23:13>
                        n<> u<292> t<Constant_primary> p<293> c<285> l<23:5> el<23:13>
                          n<VADDR> u<285> t<StringConst> p<292> s<291> l<23:5> el<23:10>
                          n<> u<291> t<Constant_select> p<292> c<290> l<23:10> el<23:13>
                            n<> u<290> t<Constant_bit_select> p<291> c<289> l<23:10> el<23:13>
                              n<> u<289> t<Constant_expression> p<290> c<288> l<23:11> el<23:12>
                                n<> u<288> t<Constant_primary> p<289> c<287> l<23:11> el<23:12>
                                  n<> u<287> t<Primary_literal> p<288> c<286> l<23:11> el<23:12>
                                    n<1> u<286> t<IntConst> p<287> l<23:11> el<23:12>
                      n<> u<298> t<BinOp_Equiv> p<299> s<297> l<23:14> el<23:16>
                      n<> u<297> t<Constant_expression> p<299> c<296> l<23:17> el<23:18>
                        n<> u<296> t<Constant_primary> p<297> c<295> l<23:17> el<23:18>
                          n<> u<295> t<Primary_literal> p<296> c<294> l<23:17> el<23:18>
                            n<3> u<294> t<IntConst> p<295> l<23:17> el<23:18>
                    n<> u<323> t<Generate_item> p<325> c<322> l<23:20> el<25:4>
                      n<> u<322> t<Generate_begin_end_block> p<323> c<320> l<23:20> el<25:4>
                        n<> u<320> t<Generate_item> p<322> c<319> s<321> l<24:2> el<24:36>
                          n<> u<319> t<Module_or_generate_item> p<320> c<318> l<24:2> el<24:36>
                            n<> u<318> t<Module_common_item> p<319> c<317> l<24:2> el<24:36>
                              n<> u<317> t<Elaboration_system_task> p<318> c<316> l<24:2> el<24:36>
                                n<info> u<316> t<StringConst> p<317> s<315> l<24:3> el<24:7>
                                n<> u<315> t<List_of_arguments> p<317> c<303> l<24:8> el<24:34>
                                  n<> u<303> t<Expression> p<315> c<302> s<314> l<24:8> el<24:25>
                                    n<> u<302> t<Primary> p<303> c<301> l<24:8> el<24:25>
                                      n<> u<301> t<Primary_literal> p<302> c<300> l<24:8> el<24:25>
                                        n<"--[1] (%d) is 3"> u<300> t<StringLiteral> p<301> l<24:8> el<24:25>
                                  n<> u<314> t<Argument> p<315> c<313> l<24:26> el<24:34>
                                    n<> u<313> t<Expression> p<314> c<312> l<24:26> el<24:34>
                                      n<> u<312> t<Primary> p<313> c<311> l<24:26> el<24:34>
                                        n<> u<311> t<Complex_func_call> p<312> c<304> l<24:26> el<24:34>
                                          n<VADDR> u<304> t<StringConst> p<311> s<310> l<24:26> el<24:31>
                                          n<> u<310> t<Select> p<311> c<309> l<24:31> el<24:34>
                                            n<> u<309> t<Bit_select> p<310> c<308> l<24:31> el<24:34>
                                              n<> u<308> t<Expression> p<309> c<307> l<24:32> el<24:33>
                                                n<> u<307> t<Primary> p<308> c<306> l<24:32> el<24:33>
                                                  n<> u<306> t<Primary_literal> p<307> c<305> l<24:32> el<24:33>
                                                    n<1> u<305> t<IntConst> p<306> l<24:32> el<24:33>
                        n<> u<321> t<END> p<322> l<25:1> el<25:4>
        n<> u<336> t<Module_item> p<338> c<335> s<337> l<25:4> el<25:5>
          n<> u<335> t<Non_port_module_item> p<336> c<334> l<25:4> el<25:5>
            n<> u<334> t<Module_or_generate_item> p<335> c<333> l<25:4> el<25:5>
              n<> u<333> t<Module_common_item> p<334> c<332> l<25:4> el<25:5>
                n<> u<332> t<Module_or_generate_item_declaration> p<333> c<331> l<25:4> el<25:5>
                  n<> u<331> t<Package_or_generate_item_declaration> p<332> l<25:4> el<25:5>
        n<> u<337> t<ENDMODULE> p<338> l<27:1> el<27:10>
    n<> u<355> t<Description> p<356> c<354> l<29:1> el<31:10>
      n<> u<354> t<Module_declaration> p<355> c<342> l<29:1> el<31:10>
        n<> u<342> t<Module_ansi_header> p<354> c<340> s<352> l<29:1> el<29:13>
          n<module> u<340> t<Module_keyword> p<342> s<341> l<29:1> el<29:7>
          n<main> u<341> t<StringConst> p<342> l<29:8> el<29:12>
        n<> u<352> t<Non_port_module_item> p<354> c<351> s<353> l<30:1> el<30:16>
          n<> u<351> t<Module_or_generate_item> p<352> c<350> l<30:1> el<30:16>
            n<> u<350> t<Module_instantiation> p<351> c<343> l<30:1> el<30:16>
              n<top> u<343> t<StringConst> p<350> s<344> l<30:1> el<30:4>
              n<> u<344> t<Parameter_value_assignment> p<350> s<349> l<30:5> el<30:8>
              n<> u<349> t<Hierarchical_instance> p<350> c<346> l<30:9> el<30:15>
                n<> u<346> t<Name_of_instance> p<349> c<345> s<348> l<30:9> el<30:13>
                  n<top1> u<345> t<StringConst> p<346> l<30:9> el<30:13>
                n<> u<348> t<List_of_port_connections> p<349> c<347> l<30:14> el<30:14>
                  n<> u<347> t<Ordered_port_connection> p<348> l<30:14> el<30:14>
        n<> u<353> t<ENDMODULE> p<354> l<31:1> el<31:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:1:1: No timescale set for "top".
[WRN:PA0205] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:29:1: No timescale set for "main".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:29:1: Compile module "work@main".
[INF:CP0303] ${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          3
ArrayVar                                               1
Assignment                                             2
Begin                                                  4
BitSelect                                              5
Constant                                               9
Design                                                 1
ForStmt                                                1
FuncCall                                               1
Function                                               1
GenIf                                                  3
IntTypespec                                            5
IntVar                                                 1
Module                                                 2
ModuleTypespec                                         1
Operation                                              9
ParamAssign                                            3
Parameter                                              3
Range                                                  3
RefModule                                              1
RefObj                                                 8
RefTypespec                                            9
StringTypespec                                         1
TaggedPattern                                          1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/DefaultPatternModule/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@main
  |vpiTypedef:
  \_ModuleTypespec: (top), line:30:1, endln:30:4
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
    |vpiName:top
  |vpiImportTypespec:
  \_ModuleTypespec: (top), line:30:1, endln:30:4
  |vpiDefName:work@main
  |vpiRefModule:
  \_RefModule: work@top (top1), line:30:1, endln:30:4
    |vpiParent:
    \_Module: work@main (work@main), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:29:1, endln:31:10
    |vpiName:top1
    |vpiDefName:work@top
    |vpiActual:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@top
  |vpiParameter:
  \_Parameter: (work@top.CNT), line:4:25, endln:4:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (work@top.CNT), line:4:12, endln:4:24
      |vpiParent:
      \_Parameter: (work@top.CNT), line:4:25, endln:4:32
      |vpiFullName:work@top.CNT
      |vpiActual:
      \_IntTypespec: , line:4:12, endln:4:24
    |vpiLocalParam:1
    |vpiName:CNT
    |vpiFullName:work@top.CNT
  |vpiParameter:
  \_Parameter: (work@top.V), line:5:25, endln:5:47
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@top.V), line:5:12, endln:5:24
      |vpiParent:
      \_Parameter: (work@top.V), line:5:25, endln:5:47
      |vpiFullName:work@top.V
      |vpiActual:
      \_ArrayTypespec: , line:5:26, endln:5:31
    |vpiRange:
    \_Range: , line:5:26, endln:5:31
      |vpiParent:
      \_Parameter: (work@top.V), line:5:25, endln:5:47
      |vpiRightRange:
      \_Operation: , line:5:27, endln:5:30
        |vpiParent:
        \_Range: , line:5:26, endln:5:31
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.V.CNT), line:5:27, endln:5:30
          |vpiParent:
          \_Operation: , line:5:27, endln:5:30
          |vpiName:CNT
          |vpiFullName:work@top.V.CNT
          |vpiActual:
          \_Parameter: (work@top.CNT), line:4:25, endln:4:32
    |vpiLocalParam:1
    |vpiName:V
    |vpiFullName:work@top.V
  |vpiParameter:
  \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiSize:1
    |vpiTypespec:
    \_RefTypespec: (work@top.VADDR), line:14:12, endln:14:24
      |vpiParent:
      \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
      |vpiFullName:work@top.VADDR
      |vpiActual:
      \_ArrayTypespec: , line:14:30, endln:14:35
    |vpiRange:
    \_Range: , line:14:30, endln:14:35
      |vpiParent:
      \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
      |vpiRightRange:
      \_Operation: , line:14:31, endln:14:34
        |vpiParent:
        \_Range: , line:14:30, endln:14:35
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.VADDR.CNT), line:14:31, endln:14:34
          |vpiParent:
          \_Operation: , line:14:31, endln:14:34
          |vpiName:CNT
          |vpiFullName:work@top.VADDR.CNT
          |vpiActual:
          \_Parameter: (work@top.CNT), line:4:25, endln:4:32
    |vpiLocalParam:1
    |vpiName:VADDR
    |vpiFullName:work@top.VADDR
  |vpiParamAssign:
  \_ParamAssign: , line:4:25, endln:4:32
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiRhs:
    \_Constant: , line:4:31, endln:4:32
      |vpiParent:
      \_ParamAssign: , line:4:25, endln:4:32
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@top.CNT), line:4:25, endln:4:32
  |vpiParamAssign:
  \_ParamAssign: , line:5:25, endln:5:47
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiRhs:
    \_Operation: , line:5:34, endln:5:47
      |vpiParent:
      \_ParamAssign: , line:5:25, endln:5:47
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:5:36, endln:5:46
        |vpiParent:
        \_Operation: , line:5:34, endln:5:47
        |vpiPattern:
        \_Constant: , line:5:45, endln:5:46
          |vpiParent:
          \_TaggedPattern: , line:5:36, endln:5:46
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiTypespec:
        \_RefTypespec: (work@top), line:5:36, endln:5:43
          |vpiParent:
          \_TaggedPattern: , line:5:36, endln:5:46
          |vpiFullName:work@top
          |vpiActual:
          \_StringTypespec: (default), line:5:36, endln:5:43
    |vpiLhs:
    \_Parameter: (work@top.V), line:5:25, endln:5:47
  |vpiParamAssign:
  \_ParamAssign: , line:14:25, endln:14:52
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiRhs:
    \_FuncCall: (ASSIGN_VADDR), line:14:38, endln:14:51
      |vpiParent:
      \_ParamAssign: , line:14:25, endln:14:52
      |vpiName:ASSIGN_VADDR
      |vpiFunction:
      \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
    |vpiLhs:
    \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
  |vpiInternalScope:
  \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiName:ASSIGN_VADDR
    |vpiFullName:work@top.ASSIGN_VADDR
    |vpiVariables:
    \_ArrayVar: (work@top.ASSIGN_VADDR)
      |vpiParent:
      \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
      |vpiTypespec:
      \_RefTypespec: (work@top.ASSIGN_VADDR.ASSIGN_VADDR_RET_T), line:8:17, endln:8:35
        |vpiParent:
        \_ArrayVar: (work@top.ASSIGN_VADDR)
        |vpiName:ASSIGN_VADDR_RET_T
        |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR_RET_T
        |vpiActual:
        \_ArrayTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:45
      |vpiFullName:work@top.ASSIGN_VADDR
    |vpiVariables:
    \_IntVar: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
      |vpiParent:
      \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
      |vpiTypespec:
      \_RefTypespec: (work@top.ASSIGN_VADDR.i), line:9:10, endln:9:13
        |vpiParent:
        \_IntVar: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
        |vpiFullName:work@top.ASSIGN_VADDR.i
        |vpiActual:
        \_IntTypespec: , line:9:10, endln:9:13
      |vpiName:i
      |vpiFullName:work@top.ASSIGN_VADDR.i
      |vpiSigned:1
    |vpiRegArray:
    \_ArrayVar: (work@top.ASSIGN_VADDR)
    |vpiInternalScope:
    \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
      |vpiParent:
      \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
      |vpiFullName:work@top.ASSIGN_VADDR
      |vpiInternalScope:
      \_Begin: (work@top.ASSIGN_VADDR), line:9:35, endln:11:8
        |vpiParent:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
        |vpiFullName:work@top.ASSIGN_VADDR
        |vpiStmt:
        \_Assignment: , line:10:10, endln:10:32
          |vpiParent:
          \_Begin: (work@top.ASSIGN_VADDR), line:9:35, endln:11:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_BitSelect: (work@top.ASSIGN_VADDR.V), line:10:29, endln:10:32
            |vpiParent:
            \_Assignment: , line:10:10, endln:10:32
            |vpiName:V
            |vpiFullName:work@top.ASSIGN_VADDR.V
            |vpiActual:
            \_Parameter: (work@top.V), line:5:25, endln:5:47
            |vpiIndex:
            \_RefObj: (work@top.ASSIGN_VADDR.i), line:10:30, endln:10:31
              |vpiParent:
              \_BitSelect: (work@top.ASSIGN_VADDR.V), line:10:29, endln:10:32
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_IntVar: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
          |vpiLhs:
          \_BitSelect: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:10:22, endln:10:25
            |vpiParent:
            \_Assignment: , line:10:10, endln:10:32
            |vpiName:ASSIGN_VADDR
            |vpiFullName:work@top.ASSIGN_VADDR.ASSIGN_VADDR
            |vpiActual:
            \_ArrayVar: (work@top.ASSIGN_VADDR)
            |vpiIndex:
            \_RefObj: (work@top.ASSIGN_VADDR.i), line:10:23, endln:10:24
              |vpiParent:
              \_BitSelect: (work@top.ASSIGN_VADDR.ASSIGN_VADDR), line:10:22, endln:10:25
              |vpiName:i
              |vpiFullName:work@top.ASSIGN_VADDR.i
              |vpiActual:
              \_IntVar: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
      |vpiForInitStmt:
      \_Assignment: , line:9:10, endln:9:19
        |vpiParent:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
        |vpiRhs:
        \_Constant: , line:9:18, endln:9:19
          |vpiParent:
          \_Assignment: , line:9:10, endln:9:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_IntVar: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
      |vpiForIncStmt:
      \_Operation: , line:9:30, endln:9:33
        |vpiParent:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
        |vpiOpType:62
        |vpiOperand:
        \_RefObj: (work@top.ASSIGN_VADDR.i), line:9:30, endln:9:31
          |vpiParent:
          \_Operation: , line:9:30, endln:9:33
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_IntVar: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
      |vpiCondition:
      \_Operation: , line:9:21, endln:9:28
        |vpiParent:
        \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
        |vpiOpType:20
        |vpiOperand:
        \_RefObj: (work@top.ASSIGN_VADDR.i), line:9:21, endln:9:22
          |vpiParent:
          \_Operation: , line:9:21, endln:9:28
          |vpiName:i
          |vpiFullName:work@top.ASSIGN_VADDR.i
          |vpiActual:
          \_IntVar: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
        |vpiOperand:
        \_RefObj: (work@top.ASSIGN_VADDR.CNT), line:9:25, endln:9:28
          |vpiParent:
          \_Operation: , line:9:21, endln:9:28
          |vpiName:CNT
          |vpiFullName:work@top.ASSIGN_VADDR.CNT
          |vpiActual:
          \_Parameter: (work@top.CNT), line:4:25, endln:4:32
      |vpiStmt:
      \_Begin: (work@top.ASSIGN_VADDR), line:9:35, endln:11:8
    |vpiTypedef:
    \_IntTypespec: , line:9:10, endln:9:13
      |vpiParent:
      \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
      |vpiSigned:1
    |vpiImportTypespec:
    \_ArrayVar: (work@top.ASSIGN_VADDR)
    |vpiImportTypespec:
    \_IntTypespec: , line:9:10, endln:9:13
    |vpiImportTypespec:
    \_IntVar: (work@top.ASSIGN_VADDR.i), line:9:14, endln:9:15
    |vpiVisibility:1
    |vpiReturn:
    \_ArrayVar: (work@top.ASSIGN_VADDR)
    |vpiStmt:
    \_ForStmt: (work@top.ASSIGN_VADDR), line:9:5, endln:11:8
  |vpiInternalScope:
  \_Begin: (work@top), line:16:20, endln:18:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiFullName:work@top
  |vpiInternalScope:
  \_Begin: (work@top), line:19:20, endln:21:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiFullName:work@top
  |vpiInternalScope:
  \_Begin: (work@top), line:23:20, endln:25:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiFullName:work@top
  |vpiTypedef:
  \_IntTypespec: , line:4:12, endln:4:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiTypedef:
  \_IntTypespec: , line:5:12, endln:5:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiTypedef:
  \_ArrayTypespec: , line:5:26, endln:5:31
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiRange:
    \_Range: , line:5:26, endln:5:31
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:5:12, endln:5:24
      |vpiParent:
      \_ArrayTypespec: , line:5:26, endln:5:31
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:5:12, endln:5:24
  |vpiTypedef:
  \_StringTypespec: (default), line:5:36, endln:5:43
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiName:default
  |vpiTypedef:
  \_ArrayTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:45
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiName:ASSIGN_VADDR_RET_T
    |vpiRange:
    \_Range: , line:7:40, endln:7:45
      |vpiParent:
      \_ArrayTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:45
      |vpiRightRange:
      \_Operation: , line:7:41, endln:7:44
        |vpiParent:
        \_Range: , line:7:40, endln:7:45
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@top.ASSIGN_VADDR_RET_T.CNT), line:7:41, endln:7:44
          |vpiParent:
          \_Operation: , line:7:41, endln:7:44
          |vpiName:CNT
          |vpiFullName:work@top.ASSIGN_VADDR_RET_T.CNT
          |vpiActual:
          \_Parameter: (work@top.CNT), line:4:25, endln:4:32
    |vpiElemTypespec:
    \_RefTypespec: (work@top.ASSIGN_VADDR_RET_T), line:7:9, endln:7:21
      |vpiParent:
      \_ArrayTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:45
      |vpiFullName:work@top.ASSIGN_VADDR_RET_T
      |vpiActual:
      \_IntTypespec: , line:7:9, endln:7:21
  |vpiTypedef:
  \_IntTypespec: , line:7:9, endln:7:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiTypedef:
  \_IntTypespec: , line:14:12, endln:14:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
  |vpiTypedef:
  \_ArrayTypespec: , line:14:30, endln:14:35
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiRange:
    \_Range: , line:14:30, endln:14:35
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:14:12, endln:14:24
      |vpiParent:
      \_ArrayTypespec: , line:14:30, endln:14:35
      |vpiFullName:work@top
      |vpiActual:
      \_IntTypespec: , line:14:12, endln:14:24
  |vpiImportTypespec:
  \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
  |vpiImportTypespec:
  \_IntTypespec: , line:4:12, endln:4:24
  |vpiImportTypespec:
  \_IntTypespec: , line:5:12, endln:5:24
  |vpiImportTypespec:
  \_ArrayTypespec: , line:5:26, endln:5:31
  |vpiImportTypespec:
  \_StringTypespec: (default), line:5:36, endln:5:43
  |vpiImportTypespec:
  \_ArrayTypespec: (ASSIGN_VADDR_RET_T), line:7:22, endln:7:45
  |vpiImportTypespec:
  \_IntTypespec: , line:7:9, endln:7:21
  |vpiImportTypespec:
  \_IntTypespec: , line:14:12, endln:14:24
  |vpiImportTypespec:
  \_ArrayTypespec: , line:14:30, endln:14:35
  |vpiDefName:work@top
  |vpiTaskFunc:
  \_Function: (work@top.ASSIGN_VADDR), line:8:1, endln:12:12
  |vpiGenStmt:
  \_GenIf: , line:16:1, endln:18:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiCondition:
    \_Operation: , line:16:5, endln:16:18
      |vpiParent:
      \_GenIf: , line:16:1, endln:18:4
      |vpiOpType:15
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:16:10, endln:16:13
        |vpiParent:
        \_Operation: , line:16:5, endln:16:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
        |vpiIndex:
        \_Constant: , line:16:11, endln:16:12
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:16:10, endln:16:13
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:16:17, endln:16:18
        |vpiParent:
        \_Operation: , line:16:5, endln:16:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:16:20, endln:18:4
  |vpiGenStmt:
  \_GenIf: , line:19:1, endln:21:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiCondition:
    \_Operation: , line:19:5, endln:19:18
      |vpiParent:
      \_GenIf: , line:19:1, endln:21:4
      |vpiOpType:15
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:19:10, endln:19:13
        |vpiParent:
        \_Operation: , line:19:5, endln:19:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
        |vpiIndex:
        \_Constant: , line:19:11, endln:19:12
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:19:10, endln:19:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:19:17, endln:19:18
        |vpiParent:
        \_Operation: , line:19:5, endln:19:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:19:20, endln:21:4
  |vpiGenStmt:
  \_GenIf: , line:23:1, endln:25:4
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/DefaultPatternModule/dut.sv, line:1:1, endln:27:10
    |vpiCondition:
    \_Operation: , line:23:5, endln:23:18
      |vpiParent:
      \_GenIf: , line:23:1, endln:25:4
      |vpiOpType:14
      |vpiOperand:
      \_BitSelect: (work@top.VADDR), line:23:10, endln:23:13
        |vpiParent:
        \_Operation: , line:23:5, endln:23:18
        |vpiName:VADDR
        |vpiFullName:work@top.VADDR
        |vpiActual:
        \_Parameter: (work@top.VADDR), line:14:25, endln:14:52
        |vpiIndex:
        \_Constant: , line:23:11, endln:23:12
          |vpiParent:
          \_BitSelect: (work@top.VADDR), line:23:10, endln:23:13
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_Constant: , line:23:17, endln:23:18
        |vpiParent:
        \_Operation: , line:23:5, endln:23:18
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiStmt:
    \_Begin: (work@top), line:23:20, endln:25:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
