
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ul_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401040 <.init>:
  401040:	stp	x29, x30, [sp, #-16]!
  401044:	mov	x29, sp
  401048:	bl	401380 <tigetstr@plt+0x60>
  40104c:	ldp	x29, x30, [sp], #16
  401050:	ret

Disassembly of section .plt:

0000000000401060 <_exit@plt-0x20>:
  401060:	stp	x16, x30, [sp, #-16]!
  401064:	adrp	x16, 413000 <tigetstr@plt+0x11ce0>
  401068:	ldr	x17, [x16, #4088]
  40106c:	add	x16, x16, #0xff8
  401070:	br	x17
  401074:	nop
  401078:	nop
  40107c:	nop

0000000000401080 <_exit@plt>:
  401080:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401084:	ldr	x17, [x16]
  401088:	add	x16, x16, #0x0
  40108c:	br	x17

0000000000401090 <fputs@plt>:
  401090:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401094:	ldr	x17, [x16, #8]
  401098:	add	x16, x16, #0x8
  40109c:	br	x17

00000000004010a0 <exit@plt>:
  4010a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010a4:	ldr	x17, [x16, #16]
  4010a8:	add	x16, x16, #0x10
  4010ac:	br	x17

00000000004010b0 <dup@plt>:
  4010b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010b4:	ldr	x17, [x16, #24]
  4010b8:	add	x16, x16, #0x18
  4010bc:	br	x17

00000000004010c0 <setupterm@plt>:
  4010c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010c4:	ldr	x17, [x16, #32]
  4010c8:	add	x16, x16, #0x20
  4010cc:	br	x17

00000000004010d0 <tputs@plt>:
  4010d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010d4:	ldr	x17, [x16, #40]
  4010d8:	add	x16, x16, #0x28
  4010dc:	br	x17

00000000004010e0 <__cxa_atexit@plt>:
  4010e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010e4:	ldr	x17, [x16, #48]
  4010e8:	add	x16, x16, #0x30
  4010ec:	br	x17

00000000004010f0 <fputc@plt>:
  4010f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4010f4:	ldr	x17, [x16, #56]
  4010f8:	add	x16, x16, #0x38
  4010fc:	br	x17

0000000000401100 <putwchar@plt>:
  401100:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401104:	ldr	x17, [x16, #64]
  401108:	add	x16, x16, #0x40
  40110c:	br	x17

0000000000401110 <fileno@plt>:
  401110:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401114:	ldr	x17, [x16, #72]
  401118:	add	x16, x16, #0x48
  40111c:	br	x17

0000000000401120 <signal@plt>:
  401120:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401124:	ldr	x17, [x16, #80]
  401128:	add	x16, x16, #0x50
  40112c:	br	x17

0000000000401130 <fclose@plt>:
  401130:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401134:	ldr	x17, [x16, #88]
  401138:	add	x16, x16, #0x58
  40113c:	br	x17

0000000000401140 <fopen@plt>:
  401140:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401144:	ldr	x17, [x16, #96]
  401148:	add	x16, x16, #0x60
  40114c:	br	x17

0000000000401150 <wcwidth@plt>:
  401150:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401154:	ldr	x17, [x16, #104]
  401158:	add	x16, x16, #0x68
  40115c:	br	x17

0000000000401160 <bindtextdomain@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401164:	ldr	x17, [x16, #112]
  401168:	add	x16, x16, #0x70
  40116c:	br	x17

0000000000401170 <ungetwc@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401174:	ldr	x17, [x16, #120]
  401178:	add	x16, x16, #0x78
  40117c:	br	x17

0000000000401180 <__libc_start_main@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401184:	ldr	x17, [x16, #128]
  401188:	add	x16, x16, #0x80
  40118c:	br	x17

0000000000401190 <tigetflag@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401194:	ldr	x17, [x16, #136]
  401198:	add	x16, x16, #0x88
  40119c:	br	x17

00000000004011a0 <memset@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011a4:	ldr	x17, [x16, #144]
  4011a8:	add	x16, x16, #0x90
  4011ac:	br	x17

00000000004011b0 <calloc@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011b4:	ldr	x17, [x16, #152]
  4011b8:	add	x16, x16, #0x98
  4011bc:	br	x17

00000000004011c0 <realloc@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011c4:	ldr	x17, [x16, #160]
  4011c8:	add	x16, x16, #0xa0
  4011cc:	br	x17

00000000004011d0 <close@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011d4:	ldr	x17, [x16, #168]
  4011d8:	add	x16, x16, #0xa8
  4011dc:	br	x17

00000000004011e0 <__gmon_start__@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011e4:	ldr	x17, [x16, #176]
  4011e8:	add	x16, x16, #0xb0
  4011ec:	br	x17

00000000004011f0 <getwc@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4011f4:	ldr	x17, [x16, #184]
  4011f8:	add	x16, x16, #0xb8
  4011fc:	br	x17

0000000000401200 <abort@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401204:	ldr	x17, [x16, #192]
  401208:	add	x16, x16, #0xc0
  40120c:	br	x17

0000000000401210 <textdomain@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401214:	ldr	x17, [x16, #200]
  401218:	add	x16, x16, #0xc8
  40121c:	br	x17

0000000000401220 <getopt_long@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401224:	ldr	x17, [x16, #208]
  401228:	add	x16, x16, #0xd0
  40122c:	br	x17

0000000000401230 <warn@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401234:	ldr	x17, [x16, #216]
  401238:	add	x16, x16, #0xd8
  40123c:	br	x17

0000000000401240 <free@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401244:	ldr	x17, [x16, #224]
  401248:	add	x16, x16, #0xe0
  40124c:	br	x17

0000000000401250 <fflush@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401254:	ldr	x17, [x16, #232]
  401258:	add	x16, x16, #0xe8
  40125c:	br	x17

0000000000401260 <warnx@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401264:	ldr	x17, [x16, #240]
  401268:	add	x16, x16, #0xf0
  40126c:	br	x17

0000000000401270 <fputws@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401274:	ldr	x17, [x16, #248]
  401278:	add	x16, x16, #0xf8
  40127c:	br	x17

0000000000401280 <dcgettext@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401284:	ldr	x17, [x16, #256]
  401288:	add	x16, x16, #0x100
  40128c:	br	x17

0000000000401290 <errx@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401294:	ldr	x17, [x16, #264]
  401298:	add	x16, x16, #0x108
  40129c:	br	x17

00000000004012a0 <iswprint@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012a4:	ldr	x17, [x16, #272]
  4012a8:	add	x16, x16, #0x110
  4012ac:	br	x17

00000000004012b0 <printf@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012b4:	ldr	x17, [x16, #280]
  4012b8:	add	x16, x16, #0x118
  4012bc:	br	x17

00000000004012c0 <__errno_location@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012c4:	ldr	x17, [x16, #288]
  4012c8:	add	x16, x16, #0x120
  4012cc:	br	x17

00000000004012d0 <getenv@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012d4:	ldr	x17, [x16, #296]
  4012d8:	add	x16, x16, #0x128
  4012dc:	br	x17

00000000004012e0 <fprintf@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012e4:	ldr	x17, [x16, #304]
  4012e8:	add	x16, x16, #0x130
  4012ec:	br	x17

00000000004012f0 <err@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  4012f4:	ldr	x17, [x16, #312]
  4012f8:	add	x16, x16, #0x138
  4012fc:	br	x17

0000000000401300 <setlocale@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401304:	ldr	x17, [x16, #320]
  401308:	add	x16, x16, #0x140
  40130c:	br	x17

0000000000401310 <ferror@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401314:	ldr	x17, [x16, #328]
  401318:	add	x16, x16, #0x148
  40131c:	br	x17

0000000000401320 <tigetstr@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12ce0>
  401324:	ldr	x17, [x16, #336]
  401328:	add	x16, x16, #0x150
  40132c:	br	x17

Disassembly of section .text:

0000000000401330 <.text>:
  401330:	mov	x29, #0x0                   	// #0
  401334:	mov	x30, #0x0                   	// #0
  401338:	mov	x5, x0
  40133c:	ldr	x1, [sp]
  401340:	add	x2, sp, #0x8
  401344:	mov	x6, sp
  401348:	movz	x0, #0x0, lsl #48
  40134c:	movk	x0, #0x0, lsl #32
  401350:	movk	x0, #0x40, lsl #16
  401354:	movk	x0, #0x143c
  401358:	movz	x3, #0x0, lsl #48
  40135c:	movk	x3, #0x0, lsl #32
  401360:	movk	x3, #0x40, lsl #16
  401364:	movk	x3, #0x2aa8
  401368:	movz	x4, #0x0, lsl #48
  40136c:	movk	x4, #0x0, lsl #32
  401370:	movk	x4, #0x40, lsl #16
  401374:	movk	x4, #0x2b28
  401378:	bl	401180 <__libc_start_main@plt>
  40137c:	bl	401200 <abort@plt>
  401380:	adrp	x0, 413000 <tigetstr@plt+0x11ce0>
  401384:	ldr	x0, [x0, #4064]
  401388:	cbz	x0, 401390 <tigetstr@plt+0x70>
  40138c:	b	4011e0 <__gmon_start__@plt>
  401390:	ret
  401394:	nop
  401398:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  40139c:	add	x0, x0, #0x168
  4013a0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4013a4:	add	x1, x1, #0x168
  4013a8:	cmp	x1, x0
  4013ac:	b.eq	4013c4 <tigetstr@plt+0xa4>  // b.none
  4013b0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4013b4:	ldr	x1, [x1, #2904]
  4013b8:	cbz	x1, 4013c4 <tigetstr@plt+0xa4>
  4013bc:	mov	x16, x1
  4013c0:	br	x16
  4013c4:	ret
  4013c8:	adrp	x0, 414000 <tigetstr@plt+0x12ce0>
  4013cc:	add	x0, x0, #0x168
  4013d0:	adrp	x1, 414000 <tigetstr@plt+0x12ce0>
  4013d4:	add	x1, x1, #0x168
  4013d8:	sub	x1, x1, x0
  4013dc:	lsr	x2, x1, #63
  4013e0:	add	x1, x2, x1, asr #3
  4013e4:	cmp	xzr, x1, asr #1
  4013e8:	asr	x1, x1, #1
  4013ec:	b.eq	401404 <tigetstr@plt+0xe4>  // b.none
  4013f0:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  4013f4:	ldr	x2, [x2, #2912]
  4013f8:	cbz	x2, 401404 <tigetstr@plt+0xe4>
  4013fc:	mov	x16, x2
  401400:	br	x16
  401404:	ret
  401408:	stp	x29, x30, [sp, #-32]!
  40140c:	mov	x29, sp
  401410:	str	x19, [sp, #16]
  401414:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  401418:	ldrb	w0, [x19, #408]
  40141c:	cbnz	w0, 40142c <tigetstr@plt+0x10c>
  401420:	bl	401398 <tigetstr@plt+0x78>
  401424:	mov	w0, #0x1                   	// #1
  401428:	strb	w0, [x19, #408]
  40142c:	ldr	x19, [sp, #16]
  401430:	ldp	x29, x30, [sp], #32
  401434:	ret
  401438:	b	4013c8 <tigetstr@plt+0xa8>
  40143c:	sub	sp, sp, #0x70
  401440:	stp	x20, x19, [sp, #96]
  401444:	mov	x19, x1
  401448:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40144c:	mov	w20, w0
  401450:	add	x1, x1, #0xfd1
  401454:	mov	w0, #0x6                   	// #6
  401458:	stp	x29, x30, [sp, #16]
  40145c:	stp	x28, x27, [sp, #32]
  401460:	stp	x26, x25, [sp, #48]
  401464:	stp	x24, x23, [sp, #64]
  401468:	stp	x22, x21, [sp, #80]
  40146c:	add	x29, sp, #0x10
  401470:	bl	401300 <setlocale@plt>
  401474:	adrp	x21, 402000 <tigetstr@plt+0xce0>
  401478:	add	x21, x21, #0xd4b
  40147c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401480:	add	x1, x1, #0xd56
  401484:	mov	x0, x21
  401488:	bl	401160 <bindtextdomain@plt>
  40148c:	mov	x0, x21
  401490:	bl	401210 <textdomain@plt>
  401494:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401498:	add	x0, x0, #0x1c8
  40149c:	bl	402b30 <tigetstr@plt+0x1810>
  4014a0:	adrp	x21, 401000 <_exit@plt-0x80>
  4014a4:	add	x21, x21, #0x954
  4014a8:	mov	w0, #0x2                   	// #2
  4014ac:	mov	x1, x21
  4014b0:	bl	401120 <signal@plt>
  4014b4:	mov	w0, #0xf                   	// #15
  4014b8:	mov	x1, x21
  4014bc:	bl	401120 <signal@plt>
  4014c0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4014c4:	add	x0, x0, #0xd68
  4014c8:	bl	4012d0 <getenv@plt>
  4014cc:	adrp	x22, 402000 <tigetstr@plt+0xce0>
  4014d0:	adrp	x23, 402000 <tigetstr@plt+0xce0>
  4014d4:	adrp	x25, 402000 <tigetstr@plt+0xce0>
  4014d8:	mov	x21, x0
  4014dc:	mov	w24, wzr
  4014e0:	add	x22, x22, #0xd6d
  4014e4:	add	x23, x23, #0xc90
  4014e8:	add	x25, x25, #0xb68
  4014ec:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  4014f0:	adrp	x27, 414000 <tigetstr@plt+0x12ce0>
  4014f4:	mov	w28, #0x1                   	// #1
  4014f8:	mov	w0, w20
  4014fc:	mov	x1, x19
  401500:	mov	x2, x22
  401504:	mov	x3, x23
  401508:	mov	x4, xzr
  40150c:	bl	401220 <getopt_long@plt>
  401510:	sub	w8, w0, #0x54
  401514:	cmp	w8, #0x20
  401518:	b.hi	401540 <tigetstr@plt+0x220>  // b.pmore
  40151c:	adr	x9, 40152c <tigetstr@plt+0x20c>
  401520:	ldrh	w10, [x25, x8, lsl #1]
  401524:	add	x9, x9, x10, lsl #2
  401528:	br	x9
  40152c:	ldr	x21, [x26, #368]
  401530:	mov	w24, #0x1                   	// #1
  401534:	b	4014f8 <tigetstr@plt+0x1d8>
  401538:	strb	w28, [x27, #416]
  40153c:	b	4014f8 <tigetstr@plt+0x1d8>
  401540:	cmn	w0, #0x1
  401544:	b.ne	4018b0 <tigetstr@plt+0x590>  // b.any
  401548:	sub	x2, x29, #0x4
  40154c:	mov	w1, #0x1                   	// #1
  401550:	mov	x0, x21
  401554:	bl	4010c0 <setupterm@plt>
  401558:	ldur	w8, [x29, #-4]
  40155c:	cbz	w8, 401580 <tigetstr@plt+0x260>
  401560:	cmp	w8, #0x1
  401564:	b.eq	4015b4 <tigetstr@plt+0x294>  // b.none
  401568:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40156c:	add	x1, x1, #0xdba
  401570:	mov	w2, #0x5                   	// #5
  401574:	mov	x0, xzr
  401578:	bl	401280 <dcgettext@plt>
  40157c:	bl	401260 <warnx@plt>
  401580:	cbz	w24, 4015a0 <tigetstr@plt+0x280>
  401584:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401588:	add	x1, x1, #0xdd3
  40158c:	mov	w2, #0x5                   	// #5
  401590:	mov	x0, xzr
  401594:	bl	401280 <dcgettext@plt>
  401598:	mov	x1, x21
  40159c:	bl	401260 <warnx@plt>
  4015a0:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015a4:	add	x0, x0, #0xe04
  4015a8:	mov	w1, #0x1                   	// #1
  4015ac:	mov	x2, xzr
  4015b0:	bl	4010c0 <setupterm@plt>
  4015b4:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015b8:	add	x0, x0, #0xfc1
  4015bc:	bl	401320 <tigetstr@plt>
  4015c0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4015c4:	str	x0, [x8, #488]
  4015c8:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015cc:	add	x0, x0, #0xfc6
  4015d0:	bl	401320 <tigetstr@plt>
  4015d4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4015d8:	str	x0, [x8, #496]
  4015dc:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015e0:	add	x0, x0, #0xfcb
  4015e4:	bl	401320 <tigetstr@plt>
  4015e8:	adrp	x8, 402000 <tigetstr@plt+0xce0>
  4015ec:	add	x8, x8, #0xfd0
  4015f0:	cmp	x0, #0x0
  4015f4:	csel	x8, x8, x0, eq  // eq = none
  4015f8:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  4015fc:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401600:	add	x0, x0, #0xfd2
  401604:	str	x8, [x9, #560]
  401608:	bl	401320 <tigetstr@plt>
  40160c:	adrp	x27, 414000 <tigetstr@plt+0x12ce0>
  401610:	str	x0, [x27, #544]
  401614:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401618:	add	x0, x0, #0xfd7
  40161c:	bl	401320 <tigetstr@plt>
  401620:	adrp	x22, 414000 <tigetstr@plt+0x12ce0>
  401624:	str	x0, [x22, #576]
  401628:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40162c:	add	x0, x0, #0xfdc
  401630:	bl	401320 <tigetstr@plt>
  401634:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  401638:	str	x0, [x21, #432]
  40163c:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401640:	add	x0, x0, #0xfe1
  401644:	bl	401320 <tigetstr@plt>
  401648:	adrp	x25, 414000 <tigetstr@plt+0x12ce0>
  40164c:	str	x0, [x25, #512]
  401650:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401654:	add	x0, x0, #0xfe6
  401658:	bl	401320 <tigetstr@plt>
  40165c:	adrp	x24, 414000 <tigetstr@plt+0x12ce0>
  401660:	str	x0, [x24, #536]
  401664:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401668:	add	x0, x0, #0xfea
  40166c:	bl	401320 <tigetstr@plt>
  401670:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  401674:	str	x0, [x23, #424]
  401678:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40167c:	add	x0, x0, #0xfef
  401680:	bl	401320 <tigetstr@plt>
  401684:	adrp	x26, 414000 <tigetstr@plt+0x12ce0>
  401688:	str	x0, [x26, #528]
  40168c:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401690:	add	x0, x0, #0xff3
  401694:	bl	401320 <tigetstr@plt>
  401698:	ldr	x12, [x23, #424]
  40169c:	ldr	x9, [x26, #528]
  4016a0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4016a4:	str	x0, [x8, #520]
  4016a8:	cbnz	x12, 4016c4 <tigetstr@plt+0x3a4>
  4016ac:	cbz	x9, 4016c4 <tigetstr@plt+0x3a4>
  4016b0:	ldr	x10, [x27, #544]
  4016b4:	str	x9, [x23, #424]
  4016b8:	cmp	x10, #0x0
  4016bc:	cset	w11, ne  // ne = any
  4016c0:	b	4016e0 <tigetstr@plt+0x3c0>
  4016c4:	ldr	x10, [x27, #544]
  4016c8:	cmp	x10, #0x0
  4016cc:	cset	w11, ne  // ne = any
  4016d0:	cbnz	x12, 4016e0 <tigetstr@plt+0x3c0>
  4016d4:	cbz	x10, 4016e0 <tigetstr@plt+0x3c0>
  4016d8:	mov	w11, #0x1                   	// #1
  4016dc:	str	x10, [x23, #424]
  4016e0:	cbz	w11, 4016f8 <tigetstr@plt+0x3d8>
  4016e4:	ldr	x12, [x21, #432]
  4016e8:	cbnz	x12, 4016f8 <tigetstr@plt+0x3d8>
  4016ec:	ldr	x12, [x22, #576]
  4016f0:	str	x10, [x21, #432]
  4016f4:	str	x12, [x25, #512]
  4016f8:	ldr	x12, [x24, #536]
  4016fc:	eor	w11, w11, #0x1
  401700:	cmp	x12, #0x0
  401704:	cset	w12, ne  // ne = any
  401708:	orr	w12, w11, w12
  40170c:	tbnz	w12, #0, 401714 <tigetstr@plt+0x3f4>
  401710:	str	x10, [x24, #536]
  401714:	cmp	x9, #0x0
  401718:	cset	w9, ne  // ne = any
  40171c:	orr	w9, w9, w11
  401720:	tbnz	w9, #0, 401728 <tigetstr@plt+0x408>
  401724:	str	x10, [x26, #528]
  401728:	cbnz	x0, 401738 <tigetstr@plt+0x418>
  40172c:	ldr	x9, [x22, #576]
  401730:	cbz	x9, 401738 <tigetstr@plt+0x418>
  401734:	str	x9, [x8, #520]
  401738:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  40173c:	add	x0, x0, #0xff8
  401740:	bl	401320 <tigetstr@plt>
  401744:	ldr	x8, [x21, #432]
  401748:	cmp	x0, #0x0
  40174c:	adrp	x22, 414000 <tigetstr@plt+0x12ce0>
  401750:	cset	w9, ne  // ne = any
  401754:	cmp	x8, #0x0
  401758:	str	x0, [x22, #440]
  40175c:	cset	w8, eq  // eq = none
  401760:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401764:	and	w8, w9, w8
  401768:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  40176c:	add	x0, x0, #0xe09
  401770:	str	w8, [x9, #552]
  401774:	bl	401190 <tigetflag@plt>
  401778:	cbz	w0, 401784 <tigetstr@plt+0x464>
  40177c:	ldr	x8, [x23, #424]
  401780:	cbz	x8, 4017a4 <tigetstr@plt+0x484>
  401784:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401788:	add	x0, x0, #0xfe3
  40178c:	bl	401190 <tigetflag@plt>
  401790:	cbz	w0, 4017b0 <tigetstr@plt+0x490>
  401794:	ldr	x8, [x21, #432]
  401798:	cbnz	x8, 4017b0 <tigetstr@plt+0x490>
  40179c:	ldr	x8, [x22, #440]
  4017a0:	cbnz	x8, 4017b0 <tigetstr@plt+0x490>
  4017a4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4017a8:	mov	w9, #0x1                   	// #1
  4017ac:	strb	w9, [x8, #448]
  4017b0:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  4017b4:	ldr	x0, [x23, #456]
  4017b8:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  4017bc:	cbz	x0, 4017d8 <tigetstr@plt+0x4b8>
  4017c0:	ldrsw	x22, [x21, #472]
  4017c4:	mov	w1, wzr
  4017c8:	add	x8, x22, x22, lsl #1
  4017cc:	lsl	x2, x8, #2
  4017d0:	bl	4011a0 <memset@plt>
  4017d4:	b	4017fc <tigetstr@plt+0x4dc>
  4017d8:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4017dc:	mov	w9, #0x2000                	// #8192
  4017e0:	mov	w0, #0x2000                	// #8192
  4017e4:	mov	w1, #0xc                   	// #12
  4017e8:	str	w9, [x8, #568]
  4017ec:	bl	4011b0 <calloc@plt>
  4017f0:	cbz	x0, 401940 <tigetstr@plt+0x620>
  4017f4:	ldr	w22, [x21, #472]
  4017f8:	str	x0, [x23, #456]
  4017fc:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401800:	str	wzr, [x8, #464]
  401804:	tbz	w22, #31, 401810 <tigetstr@plt+0x4f0>
  401808:	mov	w0, wzr
  40180c:	bl	4028f8 <tigetstr@plt+0x15d8>
  401810:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  401814:	adrp	x24, 414000 <tigetstr@plt+0x12ce0>
  401818:	ldr	w10, [x9, #468]
  40181c:	ldr	w8, [x24, #376]
  401820:	str	wzr, [x21, #472]
  401824:	and	w10, w10, #0x1
  401828:	cmp	w8, w20
  40182c:	str	w10, [x9, #468]
  401830:	b.ne	401844 <tigetstr@plt+0x524>  // b.any
  401834:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401838:	ldr	x0, [x8, #392]
  40183c:	bl	401abc <tigetstr@plt+0x79c>
  401840:	b	401884 <tigetstr@plt+0x564>
  401844:	b.ge	401884 <tigetstr@plt+0x564>  // b.tcont
  401848:	adrp	x21, 402000 <tigetstr@plt+0xce0>
  40184c:	add	x21, x21, #0xe25
  401850:	ldr	x0, [x19, w8, sxtw #3]
  401854:	mov	x1, x21
  401858:	bl	401140 <fopen@plt>
  40185c:	cbz	x0, 4018e8 <tigetstr@plt+0x5c8>
  401860:	mov	x22, x0
  401864:	bl	401abc <tigetstr@plt+0x79c>
  401868:	mov	x0, x22
  40186c:	bl	401130 <fclose@plt>
  401870:	ldr	w8, [x24, #376]
  401874:	add	w8, w8, #0x1
  401878:	cmp	w8, w20
  40187c:	str	w8, [x24, #376]
  401880:	b.lt	401850 <tigetstr@plt+0x530>  // b.tstop
  401884:	ldr	x0, [x23, #456]
  401888:	bl	401240 <free@plt>
  40188c:	ldp	x20, x19, [sp, #96]
  401890:	ldp	x22, x21, [sp, #80]
  401894:	ldp	x24, x23, [sp, #64]
  401898:	ldp	x26, x25, [sp, #48]
  40189c:	ldp	x28, x27, [sp, #32]
  4018a0:	ldp	x29, x30, [sp, #16]
  4018a4:	mov	w0, wzr
  4018a8:	add	sp, sp, #0x70
  4018ac:	ret
  4018b0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4018b4:	ldr	x19, [x8, #360]
  4018b8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4018bc:	add	x1, x1, #0xd93
  4018c0:	mov	w2, #0x5                   	// #5
  4018c4:	mov	x0, xzr
  4018c8:	bl	401280 <dcgettext@plt>
  4018cc:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4018d0:	ldr	x2, [x8, #400]
  4018d4:	mov	x1, x0
  4018d8:	mov	x0, x19
  4018dc:	bl	4012e0 <fprintf@plt>
  4018e0:	mov	w0, #0x1                   	// #1
  4018e4:	bl	4010a0 <exit@plt>
  4018e8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4018ec:	add	x1, x1, #0xe0c
  4018f0:	mov	w2, #0x5                   	// #5
  4018f4:	bl	401280 <dcgettext@plt>
  4018f8:	ldrsw	x8, [x24, #376]
  4018fc:	mov	x1, x0
  401900:	mov	w0, #0x1                   	// #1
  401904:	ldr	x2, [x19, x8, lsl #3]
  401908:	bl	4012f0 <err@plt>
  40190c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401910:	add	x1, x1, #0xd75
  401914:	mov	w2, #0x5                   	// #5
  401918:	mov	x0, xzr
  40191c:	bl	401280 <dcgettext@plt>
  401920:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  401924:	ldr	x1, [x8, #400]
  401928:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  40192c:	add	x2, x2, #0xd81
  401930:	bl	4012b0 <printf@plt>
  401934:	mov	w0, wzr
  401938:	bl	4010a0 <exit@plt>
  40193c:	bl	401964 <tigetstr@plt+0x644>
  401940:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401944:	add	x1, x1, #0xf92
  401948:	mov	w0, #0x1                   	// #1
  40194c:	mov	w2, #0xc                   	// #12
  401950:	bl	4012f0 <err@plt>
  401954:	stp	x29, x30, [sp, #-16]!
  401958:	mov	w0, wzr
  40195c:	mov	x29, sp
  401960:	bl	401080 <_exit@plt>
  401964:	stp	x29, x30, [sp, #-32]!
  401968:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  40196c:	str	x19, [sp, #16]
  401970:	ldr	x19, [x8, #384]
  401974:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401978:	add	x1, x1, #0xe27
  40197c:	mov	w2, #0x5                   	// #5
  401980:	mov	x0, xzr
  401984:	mov	x29, sp
  401988:	bl	401280 <dcgettext@plt>
  40198c:	mov	x1, x19
  401990:	bl	401090 <fputs@plt>
  401994:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401998:	add	x1, x1, #0xe30
  40199c:	mov	w2, #0x5                   	// #5
  4019a0:	mov	x0, xzr
  4019a4:	bl	401280 <dcgettext@plt>
  4019a8:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4019ac:	ldr	x2, [x8, #400]
  4019b0:	mov	x1, x0
  4019b4:	mov	x0, x19
  4019b8:	bl	4012e0 <fprintf@plt>
  4019bc:	mov	w0, #0xa                   	// #10
  4019c0:	mov	x1, x19
  4019c4:	bl	4010f0 <fputc@plt>
  4019c8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4019cc:	add	x1, x1, #0xe4c
  4019d0:	mov	w2, #0x5                   	// #5
  4019d4:	mov	x0, xzr
  4019d8:	bl	401280 <dcgettext@plt>
  4019dc:	mov	x1, x19
  4019e0:	bl	401090 <fputs@plt>
  4019e4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4019e8:	add	x1, x1, #0xe5d
  4019ec:	mov	w2, #0x5                   	// #5
  4019f0:	mov	x0, xzr
  4019f4:	bl	401280 <dcgettext@plt>
  4019f8:	mov	x1, x19
  4019fc:	bl	401090 <fputs@plt>
  401a00:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401a04:	add	x1, x1, #0xe68
  401a08:	mov	w2, #0x5                   	// #5
  401a0c:	mov	x0, xzr
  401a10:	bl	401280 <dcgettext@plt>
  401a14:	mov	x1, x19
  401a18:	bl	401090 <fputs@plt>
  401a1c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401a20:	add	x1, x1, #0xeae
  401a24:	mov	w2, #0x5                   	// #5
  401a28:	mov	x0, xzr
  401a2c:	bl	401280 <dcgettext@plt>
  401a30:	mov	x1, x19
  401a34:	bl	401090 <fputs@plt>
  401a38:	mov	w0, #0xa                   	// #10
  401a3c:	mov	x1, x19
  401a40:	bl	4010f0 <fputc@plt>
  401a44:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401a48:	add	x1, x1, #0xf17
  401a4c:	mov	w2, #0x5                   	// #5
  401a50:	mov	x0, xzr
  401a54:	bl	401280 <dcgettext@plt>
  401a58:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401a5c:	mov	x19, x0
  401a60:	add	x1, x1, #0xf38
  401a64:	mov	w2, #0x5                   	// #5
  401a68:	mov	x0, xzr
  401a6c:	bl	401280 <dcgettext@plt>
  401a70:	mov	x4, x0
  401a74:	adrp	x0, 402000 <tigetstr@plt+0xce0>
  401a78:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401a7c:	adrp	x3, 402000 <tigetstr@plt+0xce0>
  401a80:	add	x0, x0, #0xefa
  401a84:	add	x1, x1, #0xf0b
  401a88:	add	x3, x3, #0xf29
  401a8c:	mov	x2, x19
  401a90:	bl	4012b0 <printf@plt>
  401a94:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401a98:	add	x1, x1, #0xf48
  401a9c:	mov	w2, #0x5                   	// #5
  401aa0:	mov	x0, xzr
  401aa4:	bl	401280 <dcgettext@plt>
  401aa8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  401aac:	add	x1, x1, #0xf63
  401ab0:	bl	4012b0 <printf@plt>
  401ab4:	mov	w0, wzr
  401ab8:	bl	4010a0 <exit@plt>
  401abc:	str	d8, [sp, #-112]!
  401ac0:	adrp	x8, 402000 <tigetstr@plt+0xce0>
  401ac4:	ldr	d8, [x8, #3376]
  401ac8:	stp	x26, x25, [sp, #48]
  401acc:	adrp	x26, 402000 <tigetstr@plt+0xce0>
  401ad0:	stp	x28, x27, [sp, #32]
  401ad4:	stp	x24, x23, [sp, #64]
  401ad8:	stp	x22, x21, [sp, #80]
  401adc:	stp	x20, x19, [sp, #96]
  401ae0:	mov	x19, x0
  401ae4:	adrp	x22, 414000 <tigetstr@plt+0x12ce0>
  401ae8:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  401aec:	mov	w24, #0xc                   	// #12
  401af0:	adrp	x25, 414000 <tigetstr@plt+0x12ce0>
  401af4:	mov	w27, #0xffffffff            	// #-1
  401af8:	adrp	x28, 414000 <tigetstr@plt+0x12ce0>
  401afc:	add	x26, x26, #0xbaa
  401b00:	stp	x29, x30, [sp, #16]
  401b04:	mov	x29, sp
  401b08:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  401b0c:	b	401b14 <tigetstr@plt+0x7f4>
  401b10:	bl	4022d8 <tigetstr@plt+0xfb8>
  401b14:	mov	x0, x19
  401b18:	bl	4011f0 <getwc@plt>
  401b1c:	add	w8, w0, #0x1
  401b20:	mov	w21, w0
  401b24:	cmp	w8, #0x60
  401b28:	b.hi	401c10 <tigetstr@plt+0x8f0>  // b.pmore
  401b2c:	adr	x9, 401b10 <tigetstr@plt+0x7f0>
  401b30:	ldrh	w10, [x26, x8, lsl #1]
  401b34:	add	x9, x9, x10, lsl #2
  401b38:	br	x9
  401b3c:	ldr	w8, [x22, #464]
  401b40:	sub	w0, w8, #0x1
  401b44:	cmp	w8, #0x0
  401b48:	str	w0, [x22, #464]
  401b4c:	b.le	401d4c <tigetstr@plt+0xa2c>
  401b50:	ldr	w8, [x28, #472]
  401b54:	cmp	w8, w0
  401b58:	b.ge	401b14 <tigetstr@plt+0x7f4>  // b.tcont
  401b5c:	bl	4028f8 <tigetstr@plt+0x15d8>
  401b60:	b	401b14 <tigetstr@plt+0x7f4>
  401b64:	ldr	w0, [x22, #464]
  401b68:	add	w8, w0, #0x1
  401b6c:	cmn	w0, #0x2
  401b70:	str	w8, [x22, #464]
  401b74:	b.gt	401d34 <tigetstr@plt+0xa14>
  401b78:	str	wzr, [x22, #464]
  401b7c:	b	401b14 <tigetstr@plt+0x7f4>
  401b80:	ldr	w8, [x28, #472]
  401b84:	str	wzr, [x22, #464]
  401b88:	tbz	w8, #31, 401b14 <tigetstr@plt+0x7f4>
  401b8c:	mov	w0, wzr
  401b90:	bl	4028f8 <tigetstr@plt+0x15d8>
  401b94:	b	401b14 <tigetstr@plt+0x7f4>
  401b98:	ldr	w8, [x22, #464]
  401b9c:	add	w8, w8, #0x8
  401ba0:	and	w0, w8, #0xfffffff8
  401ba4:	tst	w8, #0xfffffff8
  401ba8:	str	w0, [x22, #464]
  401bac:	b.lt	401d54 <tigetstr@plt+0xa34>  // b.tstop
  401bb0:	ldr	w8, [x28, #472]
  401bb4:	cmp	w8, w0
  401bb8:	b.ge	401b14 <tigetstr@plt+0x7f4>  // b.tcont
  401bbc:	bl	4028f8 <tigetstr@plt+0x15d8>
  401bc0:	b	401b14 <tigetstr@plt+0x7f4>
  401bc4:	mov	x0, x19
  401bc8:	bl	4011f0 <getwc@plt>
  401bcc:	cmp	w0, #0x37
  401bd0:	b.eq	401d94 <tigetstr@plt+0xa74>  // b.none
  401bd4:	cmp	w0, #0x39
  401bd8:	b.eq	401d70 <tigetstr@plt+0xa50>  // b.none
  401bdc:	cmp	w0, #0x38
  401be0:	b.ne	40218c <tigetstr@plt+0xe6c>  // b.any
  401be4:	ldr	w8, [x20, #476]
  401be8:	cbz	w8, 401e38 <tigetstr@plt+0xb18>
  401bec:	subs	w8, w8, #0x1
  401bf0:	b.lt	401e94 <tigetstr@plt+0xb74>  // b.tstop
  401bf4:	ldr	w9, [x25, #468]
  401bf8:	and	w9, w9, #0xfffffffb
  401bfc:	b	401d88 <tigetstr@plt+0xa68>
  401c00:	bl	4022d8 <tigetstr@plt+0xfb8>
  401c04:	mov	w0, #0xc                   	// #12
  401c08:	bl	401100 <putwchar@plt>
  401c0c:	b	401b14 <tigetstr@plt+0x7f4>
  401c10:	mov	w0, w21
  401c14:	bl	4012a0 <iswprint@plt>
  401c18:	cbz	w0, 401b14 <tigetstr@plt+0x7f4>
  401c1c:	mov	w0, w21
  401c20:	bl	401150 <wcwidth@plt>
  401c24:	ldr	w8, [x22, #464]
  401c28:	mov	w20, w0
  401c2c:	add	w0, w8, w0
  401c30:	bl	4028f8 <tigetstr@plt+0x15d8>
  401c34:	ldr	x9, [x23, #456]
  401c38:	ldrsw	x8, [x22, #464]
  401c3c:	madd	x10, x8, x24, x9
  401c40:	ldr	w11, [x10, #4]!
  401c44:	cmp	w11, #0x5f
  401c48:	b.eq	401dec <tigetstr@plt+0xacc>  // b.none
  401c4c:	cbnz	w11, 401e10 <tigetstr@plt+0xaf0>
  401c50:	cmp	w20, #0x0
  401c54:	str	w21, [x10]
  401c58:	b.le	401e64 <tigetstr@plt+0xb44>
  401c5c:	ldr	w11, [x25, #468]
  401c60:	cmp	w20, #0x1
  401c64:	mov	w10, w20
  401c68:	b.ne	401ea0 <tigetstr@plt+0xb80>  // b.any
  401c6c:	mov	x12, xzr
  401c70:	b	401ec8 <tigetstr@plt+0xba8>
  401c74:	ldr	x8, [x23, #456]
  401c78:	ldr	w0, [x22, #464]
  401c7c:	smaddl	x9, w0, w24, x8
  401c80:	ldr	w10, [x9, #4]!
  401c84:	sxtw	x12, w0
  401c88:	cbz	w10, 401d5c <tigetstr@plt+0xa3c>
  401c8c:	cmp	w0, #0x1
  401c90:	b.lt	401cb0 <tigetstr@plt+0x990>  // b.tstop
  401c94:	umaddl	x9, w0, w24, x8
  401c98:	ldr	w9, [x9, #8]
  401c9c:	tbz	w9, #31, 401cac <tigetstr@plt+0x98c>
  401ca0:	subs	w0, w0, #0x1
  401ca4:	str	w0, [x22, #464]
  401ca8:	b.gt	401c94 <tigetstr@plt+0x974>
  401cac:	sxtw	x12, w0
  401cb0:	madd	x9, x12, x24, x8
  401cb4:	ldr	w10, [x9, #8]
  401cb8:	subs	w11, w10, #0x1
  401cbc:	b.lt	401dcc <tigetstr@plt+0xaac>  // b.tstop
  401cc0:	ldr	w9, [x25, #468]
  401cc4:	b.eq	401d9c <tigetstr@plt+0xa7c>  // b.none
  401cc8:	add	x13, x11, #0x1
  401ccc:	and	x11, x13, #0x1fffffffe
  401cd0:	add	x0, x12, x11
  401cd4:	madd	x12, x12, x24, x8
  401cd8:	mov	x14, x11
  401cdc:	ldrb	w15, [x12]
  401ce0:	ldrb	w16, [x12, #12]
  401ce4:	subs	x14, x14, #0x2
  401ce8:	orr	w15, w15, w9
  401cec:	orr	w16, w16, w9
  401cf0:	orr	w15, w15, #0x8
  401cf4:	orr	w16, w16, #0x8
  401cf8:	strb	w15, [x12]
  401cfc:	strb	w16, [x12, #12]
  401d00:	add	x12, x12, #0x18
  401d04:	b.ne	401cdc <tigetstr@plt+0x9bc>  // b.any
  401d08:	cmp	x13, x11
  401d0c:	b.ne	401da4 <tigetstr@plt+0xa84>  // b.any
  401d10:	b	401dc8 <tigetstr@plt+0xaa8>
  401d14:	ldr	w8, [x25, #468]
  401d18:	orr	w8, w8, #0x1
  401d1c:	str	w8, [x25, #468]
  401d20:	b	401b14 <tigetstr@plt+0x7f4>
  401d24:	ldr	w8, [x25, #468]
  401d28:	and	w8, w8, #0xfffffffe
  401d2c:	str	w8, [x25, #468]
  401d30:	b	401b14 <tigetstr@plt+0x7f4>
  401d34:	ldr	w9, [x28, #472]
  401d38:	cmp	w9, w0
  401d3c:	b.gt	401b14 <tigetstr@plt+0x7f4>
  401d40:	mov	w0, w8
  401d44:	bl	4028f8 <tigetstr@plt+0x15d8>
  401d48:	b	401b14 <tigetstr@plt+0x7f4>
  401d4c:	str	wzr, [x22, #464]
  401d50:	b	401b14 <tigetstr@plt+0x7f4>
  401d54:	str	wzr, [x22, #464]
  401d58:	b	401b14 <tigetstr@plt+0x7f4>
  401d5c:	madd	x10, x12, x24, x8
  401d60:	ldr	w10, [x10, #8]
  401d64:	tbnz	w10, #31, 401c8c <tigetstr@plt+0x96c>
  401d68:	str	d8, [x9]
  401d6c:	b	401b68 <tigetstr@plt+0x848>
  401d70:	ldr	w8, [x20, #476]
  401d74:	cbz	w8, 401e4c <tigetstr@plt+0xb2c>
  401d78:	tbz	w8, #31, 402100 <tigetstr@plt+0xde0>
  401d7c:	ldr	w9, [x25, #468]
  401d80:	add	w8, w8, #0x1
  401d84:	and	w9, w9, #0xfffffffd
  401d88:	str	w9, [x25, #468]
  401d8c:	str	w8, [x20, #476]
  401d90:	b	401b14 <tigetstr@plt+0x7f4>
  401d94:	bl	4029cc <tigetstr@plt+0x16ac>
  401d98:	b	401b14 <tigetstr@plt+0x7f4>
  401d9c:	mov	w11, wzr
  401da0:	mov	x0, x12
  401da4:	madd	x8, x0, x24, x8
  401da8:	sub	w10, w10, w11
  401dac:	ldrb	w11, [x8]
  401db0:	add	x0, x0, #0x1
  401db4:	subs	w10, w10, #0x1
  401db8:	orr	w11, w11, w9
  401dbc:	orr	w11, w11, #0x8
  401dc0:	strb	w11, [x8], #12
  401dc4:	b.ne	401dac <tigetstr@plt+0xa8c>  // b.any
  401dc8:	str	w0, [x22, #464]
  401dcc:	tbnz	w0, #31, 401de4 <tigetstr@plt+0xac4>
  401dd0:	ldr	w8, [x28, #472]
  401dd4:	cmp	w8, w0
  401dd8:	b.ge	401b14 <tigetstr@plt+0x7f4>  // b.tcont
  401ddc:	bl	4028f8 <tigetstr@plt+0x15d8>
  401de0:	b	401b14 <tigetstr@plt+0x7f4>
  401de4:	str	wzr, [x22, #464]
  401de8:	b	401b14 <tigetstr@plt+0x7f4>
  401dec:	cmp	w20, #0x0
  401df0:	str	w21, [x10]
  401df4:	b.le	401e64 <tigetstr@plt+0xb44>
  401df8:	ldr	w11, [x25, #468]
  401dfc:	cmp	w20, #0x1
  401e00:	mov	w10, w20
  401e04:	b.ne	401f04 <tigetstr@plt+0xbe4>  // b.any
  401e08:	mov	x12, xzr
  401e0c:	b	401f44 <tigetstr@plt+0xc24>
  401e10:	cmp	w11, w21
  401e14:	b.ne	401e70 <tigetstr@plt+0xb50>  // b.any
  401e18:	cmp	w20, #0x1
  401e1c:	b.lt	4020d4 <tigetstr@plt+0xdb4>  // b.tstop
  401e20:	ldr	w10, [x25, #468]
  401e24:	cmp	w20, #0x1
  401e28:	mov	w11, w20
  401e2c:	b.ne	40202c <tigetstr@plt+0xd0c>  // b.any
  401e30:	mov	x12, xzr
  401e34:	b	40206c <tigetstr@plt+0xd4c>
  401e38:	ldr	w8, [x25, #468]
  401e3c:	str	w27, [x20, #476]
  401e40:	orr	w8, w8, #0x2
  401e44:	str	w8, [x25, #468]
  401e48:	b	401b14 <tigetstr@plt+0x7f4>
  401e4c:	ldr	w8, [x25, #468]
  401e50:	orr	w8, w8, #0x4
  401e54:	str	w8, [x25, #468]
  401e58:	mov	w8, #0x1                   	// #1
  401e5c:	str	w8, [x20, #476]
  401e60:	b	401b14 <tigetstr@plt+0x7f4>
  401e64:	madd	x9, x8, x24, x9
  401e68:	str	w20, [x9, #8]
  401e6c:	b	4020d4 <tigetstr@plt+0xdb4>
  401e70:	madd	x10, x8, x24, x9
  401e74:	ldr	w20, [x10, #8]
  401e78:	cmp	w20, #0x1
  401e7c:	b.lt	4020d4 <tigetstr@plt+0xdb4>  // b.tstop
  401e80:	ldr	w10, [x25, #468]
  401e84:	cmp	w20, #0x1
  401e88:	b.ne	402094 <tigetstr@plt+0xd74>  // b.any
  401e8c:	mov	x11, xzr
  401e90:	b	4020bc <tigetstr@plt+0xd9c>
  401e94:	str	wzr, [x20, #476]
  401e98:	bl	4029cc <tigetstr@plt+0x16ac>
  401e9c:	b	401b14 <tigetstr@plt+0x7f4>
  401ea0:	and	x12, x10, #0xfffffffe
  401ea4:	madd	x13, x8, x24, x9
  401ea8:	mov	x14, x12
  401eac:	strb	w11, [x13]
  401eb0:	strb	w11, [x13, #12]
  401eb4:	subs	x14, x14, #0x2
  401eb8:	add	x13, x13, #0x18
  401ebc:	b.ne	401eac <tigetstr@plt+0xb8c>  // b.any
  401ec0:	cmp	x12, x10
  401ec4:	b.eq	401ee0 <tigetstr@plt+0xbc0>  // b.none
  401ec8:	add	x13, x12, x8
  401ecc:	madd	x13, x13, x24, x9
  401ed0:	sub	x12, x10, x12
  401ed4:	subs	x12, x12, #0x1
  401ed8:	strb	w11, [x13], #12
  401edc:	b.ne	401ed4 <tigetstr@plt+0xbb4>  // b.any
  401ee0:	madd	x11, x8, x24, x9
  401ee4:	cmp	w20, #0x2
  401ee8:	str	w20, [x11, #8]
  401eec:	b.lt	4020d4 <tigetstr@plt+0xdb4>  // b.tstop
  401ef0:	sub	x12, x10, #0x1
  401ef4:	cmp	x12, #0x2
  401ef8:	b.cs	401f8c <tigetstr@plt+0xc6c>  // b.hs, b.nlast
  401efc:	mov	w11, #0x1                   	// #1
  401f00:	b	401fbc <tigetstr@plt+0xc9c>
  401f04:	and	x12, x10, #0xfffffffe
  401f08:	madd	x13, x8, x24, x9
  401f0c:	mov	x14, x12
  401f10:	ldrb	w15, [x13]
  401f14:	ldrb	w16, [x13, #12]
  401f18:	subs	x14, x14, #0x2
  401f1c:	orr	w15, w15, w11
  401f20:	orr	w16, w16, w11
  401f24:	orr	w15, w15, #0x8
  401f28:	orr	w16, w16, #0x8
  401f2c:	strb	w15, [x13]
  401f30:	strb	w16, [x13, #12]
  401f34:	add	x13, x13, #0x18
  401f38:	b.ne	401f10 <tigetstr@plt+0xbf0>  // b.any
  401f3c:	cmp	x12, x10
  401f40:	b.eq	401f68 <tigetstr@plt+0xc48>  // b.none
  401f44:	add	x13, x12, x8
  401f48:	madd	x13, x13, x24, x9
  401f4c:	sub	x12, x10, x12
  401f50:	ldrb	w14, [x13]
  401f54:	subs	x12, x12, #0x1
  401f58:	orr	w14, w14, w11
  401f5c:	orr	w14, w14, #0x8
  401f60:	strb	w14, [x13], #12
  401f64:	b.ne	401f50 <tigetstr@plt+0xc30>  // b.any
  401f68:	madd	x11, x8, x24, x9
  401f6c:	cmp	w20, #0x2
  401f70:	str	w20, [x11, #8]
  401f74:	b.lt	4020d4 <tigetstr@plt+0xdb4>  // b.tstop
  401f78:	sub	x12, x10, #0x1
  401f7c:	cmp	x12, #0x2
  401f80:	b.cs	401fdc <tigetstr@plt+0xcbc>  // b.hs, b.nlast
  401f84:	mov	w11, #0x1                   	// #1
  401f88:	b	40200c <tigetstr@plt+0xcec>
  401f8c:	and	x13, x12, #0xfffffffffffffffe
  401f90:	madd	x14, x8, x24, x9
  401f94:	orr	x11, x12, #0x1
  401f98:	add	x14, x14, #0x14
  401f9c:	mov	x15, x13
  401fa0:	str	w27, [x14]
  401fa4:	str	w27, [x14, #12]
  401fa8:	subs	x15, x15, #0x2
  401fac:	add	x14, x14, #0x18
  401fb0:	b.ne	401fa0 <tigetstr@plt+0xc80>  // b.any
  401fb4:	cmp	x12, x13
  401fb8:	b.eq	4020d4 <tigetstr@plt+0xdb4>  // b.none
  401fbc:	add	x12, x11, x8
  401fc0:	madd	x9, x12, x24, x9
  401fc4:	add	x9, x9, #0x8
  401fc8:	sub	x10, x10, x11
  401fcc:	subs	x10, x10, #0x1
  401fd0:	str	w27, [x9], #12
  401fd4:	b.ne	401fcc <tigetstr@plt+0xcac>  // b.any
  401fd8:	b	4020d4 <tigetstr@plt+0xdb4>
  401fdc:	and	x13, x12, #0xfffffffffffffffe
  401fe0:	madd	x14, x8, x24, x9
  401fe4:	orr	x11, x12, #0x1
  401fe8:	add	x14, x14, #0x14
  401fec:	mov	x15, x13
  401ff0:	str	w27, [x14]
  401ff4:	str	w27, [x14, #12]
  401ff8:	subs	x15, x15, #0x2
  401ffc:	add	x14, x14, #0x18
  402000:	b.ne	401ff0 <tigetstr@plt+0xcd0>  // b.any
  402004:	cmp	x12, x13
  402008:	b.eq	4020d4 <tigetstr@plt+0xdb4>  // b.none
  40200c:	add	x12, x11, x8
  402010:	madd	x9, x12, x24, x9
  402014:	add	x9, x9, #0x8
  402018:	sub	x10, x10, x11
  40201c:	subs	x10, x10, #0x1
  402020:	str	w27, [x9], #12
  402024:	b.ne	40201c <tigetstr@plt+0xcfc>  // b.any
  402028:	b	4020d4 <tigetstr@plt+0xdb4>
  40202c:	and	x12, x11, #0xfffffffe
  402030:	madd	x13, x8, x24, x9
  402034:	mov	x14, x12
  402038:	ldrb	w15, [x13]
  40203c:	ldrb	w16, [x13, #12]
  402040:	subs	x14, x14, #0x2
  402044:	orr	w15, w15, w10
  402048:	orr	w16, w16, w10
  40204c:	orr	w15, w15, #0x10
  402050:	orr	w16, w16, #0x10
  402054:	strb	w15, [x13]
  402058:	strb	w16, [x13, #12]
  40205c:	add	x13, x13, #0x18
  402060:	b.ne	402038 <tigetstr@plt+0xd18>  // b.any
  402064:	cmp	x12, x11
  402068:	b.eq	4020d4 <tigetstr@plt+0xdb4>  // b.none
  40206c:	add	x13, x12, x8
  402070:	madd	x9, x13, x24, x9
  402074:	sub	x11, x11, x12
  402078:	ldrb	w12, [x9]
  40207c:	subs	x11, x11, #0x1
  402080:	orr	w12, w12, w10
  402084:	orr	w12, w12, #0x10
  402088:	strb	w12, [x9], #12
  40208c:	b.ne	402078 <tigetstr@plt+0xd58>  // b.any
  402090:	b	4020d4 <tigetstr@plt+0xdb4>
  402094:	and	x11, x20, #0xfffffffe
  402098:	madd	x12, x8, x24, x9
  40209c:	mov	x13, x11
  4020a0:	strb	w10, [x12]
  4020a4:	strb	w10, [x12, #12]
  4020a8:	subs	x13, x13, #0x2
  4020ac:	add	x12, x12, #0x18
  4020b0:	b.ne	4020a0 <tigetstr@plt+0xd80>  // b.any
  4020b4:	cmp	x11, x20
  4020b8:	b.eq	4020d4 <tigetstr@plt+0xdb4>  // b.none
  4020bc:	add	x12, x11, x8
  4020c0:	madd	x9, x12, x24, x9
  4020c4:	sub	x11, x20, x11
  4020c8:	subs	x11, x11, #0x1
  4020cc:	strb	w10, [x9], #12
  4020d0:	b.ne	4020c8 <tigetstr@plt+0xda8>  // b.any
  4020d4:	adds	w0, w20, w8
  4020d8:	str	w0, [x22, #464]
  4020dc:	b.mi	4020f8 <tigetstr@plt+0xdd8>  // b.first
  4020e0:	ldr	w8, [x28, #472]
  4020e4:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  4020e8:	cmp	w8, w0
  4020ec:	b.ge	401b14 <tigetstr@plt+0x7f4>  // b.tcont
  4020f0:	bl	4028f8 <tigetstr@plt+0x15d8>
  4020f4:	b	401b14 <tigetstr@plt+0x7f4>
  4020f8:	str	wzr, [x22, #464]
  4020fc:	b	401b08 <tigetstr@plt+0x7e8>
  402100:	mov	x8, x20
  402104:	ldr	w20, [x22, #464]
  402108:	ldr	w21, [x28, #472]
  40210c:	str	wzr, [x8, #476]
  402110:	bl	4022d8 <tigetstr@plt+0xfb8>
  402114:	str	w20, [x22, #464]
  402118:	tbnz	w20, #31, 402138 <tigetstr@plt+0xe18>
  40211c:	ldr	w8, [x28, #472]
  402120:	cmp	w8, w20
  402124:	b.ge	402130 <tigetstr@plt+0xe10>  // b.tcont
  402128:	mov	w0, w20
  40212c:	bl	4028f8 <tigetstr@plt+0x15d8>
  402130:	str	w21, [x28, #472]
  402134:	b	401b08 <tigetstr@plt+0x7e8>
  402138:	str	wzr, [x22, #464]
  40213c:	str	w21, [x28, #472]
  402140:	b	401b08 <tigetstr@plt+0x7e8>
  402144:	ldr	w8, [x28, #472]
  402148:	cbz	w8, 40216c <tigetstr@plt+0xe4c>
  40214c:	ldp	x20, x19, [sp, #96]
  402150:	ldp	x22, x21, [sp, #80]
  402154:	ldp	x24, x23, [sp, #64]
  402158:	ldp	x26, x25, [sp, #48]
  40215c:	ldp	x28, x27, [sp, #32]
  402160:	ldp	x29, x30, [sp, #16]
  402164:	ldr	d8, [sp], #112
  402168:	b	4022d8 <tigetstr@plt+0xfb8>
  40216c:	ldp	x20, x19, [sp, #96]
  402170:	ldp	x22, x21, [sp, #80]
  402174:	ldp	x24, x23, [sp, #64]
  402178:	ldp	x26, x25, [sp, #48]
  40217c:	ldp	x28, x27, [sp, #32]
  402180:	ldp	x29, x30, [sp, #16]
  402184:	ldr	d8, [sp], #112
  402188:	ret
  40218c:	mov	x1, x19
  402190:	bl	401170 <ungetwc@plt>
  402194:	mov	x0, x19
  402198:	bl	4011f0 <getwc@plt>
  40219c:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4021a0:	mov	w19, w0
  4021a4:	add	x1, x1, #0xf69
  4021a8:	mov	w2, #0x5                   	// #5
  4021ac:	mov	x0, xzr
  4021b0:	bl	401280 <dcgettext@plt>
  4021b4:	mov	x1, x0
  4021b8:	mov	w0, #0x1                   	// #1
  4021bc:	mov	w2, #0x1b                  	// #27
  4021c0:	mov	w3, w19
  4021c4:	bl	401290 <errx@plt>
  4021c8:	stp	x29, x30, [sp, #-32]!
  4021cc:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4021d0:	stp	x20, x19, [sp, #16]
  4021d4:	ldr	x20, [x8, #384]
  4021d8:	mov	x29, sp
  4021dc:	bl	4012c0 <__errno_location@plt>
  4021e0:	mov	x19, x0
  4021e4:	str	wzr, [x0]
  4021e8:	mov	x0, x20
  4021ec:	bl	401310 <ferror@plt>
  4021f0:	cbnz	w0, 402290 <tigetstr@plt+0xf70>
  4021f4:	mov	x0, x20
  4021f8:	bl	401250 <fflush@plt>
  4021fc:	cbz	w0, 402250 <tigetstr@plt+0xf30>
  402200:	ldr	w20, [x19]
  402204:	cmp	w20, #0x9
  402208:	b.eq	402214 <tigetstr@plt+0xef4>  // b.none
  40220c:	cmp	w20, #0x20
  402210:	b.ne	4022a8 <tigetstr@plt+0xf88>  // b.any
  402214:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402218:	ldr	x20, [x8, #360]
  40221c:	str	wzr, [x19]
  402220:	mov	x0, x20
  402224:	bl	401310 <ferror@plt>
  402228:	cbnz	w0, 4022d0 <tigetstr@plt+0xfb0>
  40222c:	mov	x0, x20
  402230:	bl	401250 <fflush@plt>
  402234:	cbz	w0, 402270 <tigetstr@plt+0xf50>
  402238:	ldr	w8, [x19]
  40223c:	cmp	w8, #0x9
  402240:	b.ne	4022d0 <tigetstr@plt+0xfb0>  // b.any
  402244:	ldp	x20, x19, [sp, #16]
  402248:	ldp	x29, x30, [sp], #32
  40224c:	ret
  402250:	mov	x0, x20
  402254:	bl	401110 <fileno@plt>
  402258:	tbnz	w0, #31, 402200 <tigetstr@plt+0xee0>
  40225c:	bl	4010b0 <dup@plt>
  402260:	tbnz	w0, #31, 402200 <tigetstr@plt+0xee0>
  402264:	bl	4011d0 <close@plt>
  402268:	cbnz	w0, 402200 <tigetstr@plt+0xee0>
  40226c:	b	402214 <tigetstr@plt+0xef4>
  402270:	mov	x0, x20
  402274:	bl	401110 <fileno@plt>
  402278:	tbnz	w0, #31, 402238 <tigetstr@plt+0xf18>
  40227c:	bl	4010b0 <dup@plt>
  402280:	tbnz	w0, #31, 402238 <tigetstr@plt+0xf18>
  402284:	bl	4011d0 <close@plt>
  402288:	cbnz	w0, 402238 <tigetstr@plt+0xf18>
  40228c:	b	402244 <tigetstr@plt+0xf24>
  402290:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  402294:	add	x1, x1, #0xe1b
  402298:	mov	w2, #0x5                   	// #5
  40229c:	mov	x0, xzr
  4022a0:	bl	401280 <dcgettext@plt>
  4022a4:	b	4022c0 <tigetstr@plt+0xfa0>
  4022a8:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4022ac:	add	x1, x1, #0xe1b
  4022b0:	mov	w2, #0x5                   	// #5
  4022b4:	mov	x0, xzr
  4022b8:	bl	401280 <dcgettext@plt>
  4022bc:	cbnz	w20, 4022cc <tigetstr@plt+0xfac>
  4022c0:	bl	401260 <warnx@plt>
  4022c4:	mov	w0, #0x1                   	// #1
  4022c8:	bl	401080 <_exit@plt>
  4022cc:	bl	401230 <warn@plt>
  4022d0:	mov	w0, #0x1                   	// #1
  4022d4:	bl	401080 <_exit@plt>
  4022d8:	stp	x29, x30, [sp, #-96]!
  4022dc:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4022e0:	ldr	w8, [x8, #472]
  4022e4:	stp	x28, x27, [sp, #16]
  4022e8:	stp	x24, x23, [sp, #48]
  4022ec:	adrp	x27, 414000 <tigetstr@plt+0x12ce0>
  4022f0:	cmp	w8, #0x0
  4022f4:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  4022f8:	adrp	x24, 414000 <tigetstr@plt+0x12ce0>
  4022fc:	stp	x26, x25, [sp, #32]
  402300:	stp	x22, x21, [sp, #64]
  402304:	stp	x20, x19, [sp, #80]
  402308:	mov	x29, sp
  40230c:	b.le	402680 <tigetstr@plt+0x1360>
  402310:	ldr	x8, [x27, #456]
  402314:	adrp	x19, 402000 <tigetstr@plt+0xce0>
  402318:	mov	w25, wzr
  40231c:	mov	w9, wzr
  402320:	mov	w21, wzr
  402324:	mov	w24, #0xc                   	// #12
  402328:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  40232c:	adrp	x28, 414000 <tigetstr@plt+0x12ce0>
  402330:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  402334:	add	x19, x19, #0xa80
  402338:	b	402378 <tigetstr@plt+0x1058>
  40233c:	mov	w1, #0x1                   	// #1
  402340:	mov	x2, x19
  402344:	bl	4010d0 <tputs@plt>
  402348:	adrp	x27, 414000 <tigetstr@plt+0x12ce0>
  40234c:	ldr	x8, [x27, #456]
  402350:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  402354:	ldr	w10, [x10, #472]
  402358:	madd	x9, x26, x24, x8
  40235c:	ldr	w9, [x9, #8]
  402360:	subs	w9, w9, #0x1
  402364:	csel	w9, w9, wzr, gt
  402368:	add	w9, w26, w9
  40236c:	add	w9, w9, #0x1
  402370:	cmp	w9, w10
  402374:	b.ge	402580 <tigetstr@plt+0x1260>  // b.tcont
  402378:	smull	x10, w9, w24
  40237c:	ldrsb	w22, [x8, x10]
  402380:	sxtw	x26, w9
  402384:	cmp	w21, w22
  402388:	b.eq	40248c <tigetstr@plt+0x116c>  // b.none
  40238c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402390:	ldrb	w8, [x8, #416]
  402394:	add	w25, w25, #0x1
  402398:	tbnz	w8, #0, 40247c <tigetstr@plt+0x115c>
  40239c:	ldr	w8, [x20, #504]
  4023a0:	cbz	w22, 4023e0 <tigetstr@plt+0x10c0>
  4023a4:	cbz	w8, 4023e0 <tigetstr@plt+0x10c0>
  4023a8:	cmp	w8, #0x8
  4023ac:	b.ne	4023c0 <tigetstr@plt+0x10a0>  // b.any
  4023b0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4023b4:	ldr	x0, [x8, #512]
  4023b8:	cbnz	x0, 4023cc <tigetstr@plt+0x10ac>
  4023bc:	b	4023d8 <tigetstr@plt+0x10b8>
  4023c0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4023c4:	ldr	x0, [x8, #520]
  4023c8:	cbz	x0, 4023d8 <tigetstr@plt+0x10b8>
  4023cc:	mov	w1, #0x1                   	// #1
  4023d0:	mov	x2, x19
  4023d4:	bl	4010d0 <tputs@plt>
  4023d8:	mov	w8, wzr
  4023dc:	str	wzr, [x20, #504]
  4023e0:	cmp	w22, #0x10
  4023e4:	b.hi	40242c <tigetstr@plt+0x110c>  // b.pmore
  4023e8:	adrp	x11, 402000 <tigetstr@plt+0xce0>
  4023ec:	add	x11, x11, #0xc6c
  4023f0:	adr	x9, 402400 <tigetstr@plt+0x10e0>
  4023f4:	ldrb	w10, [x11, x22]
  4023f8:	add	x9, x9, x10, lsl #2
  4023fc:	br	x9
  402400:	cbz	w8, 40247c <tigetstr@plt+0x115c>
  402404:	cmp	w8, #0x8
  402408:	b.ne	402570 <tigetstr@plt+0x1250>  // b.any
  40240c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402410:	ldr	x0, [x8, #512]
  402414:	cbnz	x0, 402470 <tigetstr@plt+0x1150>
  402418:	b	40247c <tigetstr@plt+0x115c>
  40241c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402420:	ldr	x0, [x8, #424]
  402424:	cbnz	x0, 402470 <tigetstr@plt+0x1150>
  402428:	b	40247c <tigetstr@plt+0x115c>
  40242c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402430:	ldr	x0, [x8, #544]
  402434:	cbnz	x0, 402470 <tigetstr@plt+0x1150>
  402438:	b	40247c <tigetstr@plt+0x115c>
  40243c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402440:	ldr	x0, [x8, #528]
  402444:	cbnz	x0, 402470 <tigetstr@plt+0x1150>
  402448:	b	40247c <tigetstr@plt+0x115c>
  40244c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402450:	ldr	x0, [x8, #432]
  402454:	cbz	x0, 402464 <tigetstr@plt+0x1144>
  402458:	mov	w1, #0x1                   	// #1
  40245c:	mov	x2, x19
  402460:	bl	4010d0 <tputs@plt>
  402464:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402468:	ldr	x0, [x8, #536]
  40246c:	cbz	x0, 40247c <tigetstr@plt+0x115c>
  402470:	mov	w1, #0x1                   	// #1
  402474:	mov	x2, x19
  402478:	bl	4010d0 <tputs@plt>
  40247c:	ldr	x8, [x27, #456]
  402480:	str	w22, [x20, #504]
  402484:	mul	x9, x26, x24
  402488:	ldrsb	w21, [x8, x9]
  40248c:	madd	x9, x26, x24, x8
  402490:	ldr	w0, [x9, #4]
  402494:	cbz	w0, 402508 <tigetstr@plt+0x11e8>
  402498:	madd	x8, x26, x24, x8
  40249c:	ldr	w27, [x8, #8]
  4024a0:	bl	401100 <putwchar@plt>
  4024a4:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4024a8:	ldr	w8, [x8, #552]
  4024ac:	cbz	w8, 402348 <tigetstr@plt+0x1028>
  4024b0:	ldrb	w8, [x20, #504]
  4024b4:	tbz	w8, #3, 402348 <tigetstr@plt+0x1028>
  4024b8:	cmp	w27, #0x1
  4024bc:	b.lt	402348 <tigetstr@plt+0x1028>  // b.tstop
  4024c0:	mov	w22, w27
  4024c4:	b	4024d0 <tigetstr@plt+0x11b0>
  4024c8:	subs	w22, w22, #0x1
  4024cc:	b.eq	4024f0 <tigetstr@plt+0x11d0>  // b.none
  4024d0:	ldr	x0, [x28, #560]
  4024d4:	cbz	x0, 4024c8 <tigetstr@plt+0x11a8>
  4024d8:	mov	w1, #0x1                   	// #1
  4024dc:	mov	x2, x19
  4024e0:	bl	4010d0 <tputs@plt>
  4024e4:	b	4024c8 <tigetstr@plt+0x11a8>
  4024e8:	subs	w27, w27, #0x1
  4024ec:	b.eq	402348 <tigetstr@plt+0x1028>  // b.none
  4024f0:	ldr	x0, [x23, #440]
  4024f4:	cbz	x0, 4024e8 <tigetstr@plt+0x11c8>
  4024f8:	mov	w1, #0x1                   	// #1
  4024fc:	mov	x2, x19
  402500:	bl	4010d0 <tputs@plt>
  402504:	b	4024e8 <tigetstr@plt+0x11c8>
  402508:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  40250c:	ldr	w8, [x8, #480]
  402510:	cbz	w8, 402524 <tigetstr@plt+0x1204>
  402514:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402518:	ldr	x0, [x8, #496]
  40251c:	cbnz	x0, 40233c <tigetstr@plt+0x101c>
  402520:	b	402348 <tigetstr@plt+0x1028>
  402524:	mov	w0, #0x20                  	// #32
  402528:	bl	401100 <putwchar@plt>
  40252c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402530:	ldr	w8, [x8, #552]
  402534:	cbz	w8, 402348 <tigetstr@plt+0x1028>
  402538:	ldrb	w8, [x20, #504]
  40253c:	tbz	w8, #3, 402348 <tigetstr@plt+0x1028>
  402540:	ldr	x0, [x28, #560]
  402544:	cbz	x0, 402554 <tigetstr@plt+0x1234>
  402548:	mov	w1, #0x1                   	// #1
  40254c:	mov	x2, x19
  402550:	bl	4010d0 <tputs@plt>
  402554:	ldr	x0, [x23, #440]
  402558:	cbnz	x0, 40233c <tigetstr@plt+0x101c>
  40255c:	b	402348 <tigetstr@plt+0x1028>
  402560:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402564:	ldr	x0, [x8, #432]
  402568:	cbnz	x0, 402470 <tigetstr@plt+0x1150>
  40256c:	b	40247c <tigetstr@plt+0x115c>
  402570:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402574:	ldr	x0, [x8, #520]
  402578:	cbnz	x0, 402470 <tigetstr@plt+0x1150>
  40257c:	b	40247c <tigetstr@plt+0x115c>
  402580:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  402584:	adrp	x24, 414000 <tigetstr@plt+0x12ce0>
  402588:	cbz	w21, 4025c8 <tigetstr@plt+0x12a8>
  40258c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402590:	ldrb	w8, [x8, #416]
  402594:	tbnz	w8, #0, 4025c4 <tigetstr@plt+0x12a4>
  402598:	ldr	w8, [x20, #504]
  40259c:	cbz	w8, 4025c4 <tigetstr@plt+0x12a4>
  4025a0:	cmp	w8, #0x8
  4025a4:	b.ne	4028c0 <tigetstr@plt+0x15a0>  // b.any
  4025a8:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4025ac:	ldr	x0, [x8, #512]
  4025b0:	cbz	x0, 4025c4 <tigetstr@plt+0x12a4>
  4025b4:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  4025b8:	add	x2, x2, #0xa80
  4025bc:	mov	w1, #0x1                   	// #1
  4025c0:	bl	4010d0 <tputs@plt>
  4025c4:	str	wzr, [x20, #504]
  4025c8:	cbz	w25, 402724 <tigetstr@plt+0x1404>
  4025cc:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4025d0:	ldrb	w8, [x8, #448]
  4025d4:	cbz	w8, 402724 <tigetstr@plt+0x1404>
  4025d8:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4025dc:	ldrsw	x21, [x8, #472]
  4025e0:	mov	w1, #0x4                   	// #4
  4025e4:	add	x20, x21, #0x1
  4025e8:	mov	x0, x20
  4025ec:	bl	4011b0 <calloc@plt>
  4025f0:	mov	x19, x0
  4025f4:	cbz	w20, 4025fc <tigetstr@plt+0x12dc>
  4025f8:	cbz	x19, 4028d0 <tigetstr@plt+0x15b0>
  4025fc:	cmp	w21, #0x1
  402600:	b.lt	40268c <tigetstr@plt+0x136c>  // b.tstop
  402604:	ldr	x9, [x27, #456]
  402608:	mov	w20, wzr
  40260c:	mov	w8, wzr
  402610:	mov	w10, #0xc                   	// #12
  402614:	mov	w11, #0x5f                  	// #95
  402618:	mov	w12, #0x20                  	// #32
  40261c:	mov	x22, x19
  402620:	b	402638 <tigetstr@plt+0x1318>
  402624:	str	w11, [x22]
  402628:	add	w8, w8, #0x1
  40262c:	cmp	w8, w21
  402630:	add	x22, x22, #0x4
  402634:	b.ge	402694 <tigetstr@plt+0x1374>  // b.tcont
  402638:	smull	x13, w8, w10
  40263c:	ldrsb	w13, [x9, x13]
  402640:	cmp	w13, #0x8
  402644:	b.eq	402624 <tigetstr@plt+0x1304>  // b.none
  402648:	cmp	w13, #0x10
  40264c:	b.ne	402678 <tigetstr@plt+0x1358>  // b.any
  402650:	sxtw	x13, w8
  402654:	madd	x13, x13, x10, x9
  402658:	ldr	w14, [x13, #4]
  40265c:	mov	w20, #0x1                   	// #1
  402660:	str	w14, [x22]
  402664:	ldr	w13, [x13, #8]
  402668:	subs	w13, w13, #0x1
  40266c:	csel	w13, w13, wzr, gt
  402670:	add	w8, w13, w8
  402674:	b	402628 <tigetstr@plt+0x1308>
  402678:	str	w12, [x22]
  40267c:	b	402628 <tigetstr@plt+0x1308>
  402680:	mov	w0, #0xa                   	// #10
  402684:	bl	401100 <putwchar@plt>
  402688:	b	402814 <tigetstr@plt+0x14f4>
  40268c:	mov	w20, wzr
  402690:	mov	x22, x19
  402694:	mov	w0, #0xd                   	// #13
  402698:	bl	401100 <putwchar@plt>
  40269c:	mov	w8, #0x20                  	// #32
  4026a0:	str	w8, [x22]
  4026a4:	str	wzr, [x22]
  4026a8:	ldr	w8, [x22, #-4]!
  4026ac:	cmp	w8, #0x20
  4026b0:	b.eq	4026a4 <tigetstr@plt+0x1384>  // b.none
  4026b4:	ldr	x1, [x24, #384]
  4026b8:	mov	x0, x19
  4026bc:	bl	401270 <fputws@plt>
  4026c0:	cbz	w20, 40271c <tigetstr@plt+0x13fc>
  4026c4:	mov	w0, #0xd                   	// #13
  4026c8:	bl	401100 <putwchar@plt>
  4026cc:	mov	x20, x19
  4026d0:	b	4026e0 <tigetstr@plt+0x13c0>
  4026d4:	mov	w0, #0x20                  	// #32
  4026d8:	bl	401100 <putwchar@plt>
  4026dc:	add	x20, x20, #0x4
  4026e0:	ldr	w0, [x20]
  4026e4:	cmp	w0, #0x5f
  4026e8:	b.eq	4026d4 <tigetstr@plt+0x13b4>  // b.none
  4026ec:	cbnz	w0, 4026d8 <tigetstr@plt+0x13b8>
  4026f0:	mov	w0, #0xd                   	// #13
  4026f4:	bl	401100 <putwchar@plt>
  4026f8:	mov	x20, x19
  4026fc:	b	40270c <tigetstr@plt+0x13ec>
  402700:	mov	w0, #0x20                  	// #32
  402704:	bl	401100 <putwchar@plt>
  402708:	add	x20, x20, #0x4
  40270c:	ldr	w0, [x20]
  402710:	cmp	w0, #0x5f
  402714:	b.eq	402700 <tigetstr@plt+0x13e0>  // b.none
  402718:	cbnz	w0, 402704 <tigetstr@plt+0x13e4>
  40271c:	mov	x0, x19
  402720:	bl	401240 <free@plt>
  402724:	mov	w0, #0xa                   	// #10
  402728:	bl	401100 <putwchar@plt>
  40272c:	cbz	w25, 402814 <tigetstr@plt+0x14f4>
  402730:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402734:	ldrb	w8, [x8, #416]
  402738:	cbz	w8, 402814 <tigetstr@plt+0x14f4>
  40273c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402740:	ldrsw	x21, [x8, #472]
  402744:	mov	w1, #0x4                   	// #4
  402748:	add	x20, x21, #0x1
  40274c:	mov	x0, x20
  402750:	bl	4011b0 <calloc@plt>
  402754:	mov	x19, x0
  402758:	cbz	w20, 402760 <tigetstr@plt+0x1440>
  40275c:	cbz	x19, 4028d0 <tigetstr@plt+0x15b0>
  402760:	and	x9, x21, #0xffffffff
  402764:	cmp	w9, #0x1
  402768:	b.lt	4027dc <tigetstr@plt+0x14bc>  // b.tstop
  40276c:	ldr	x10, [x27, #456]
  402770:	adrp	x11, 402000 <tigetstr@plt+0xce0>
  402774:	add	x11, x11, #0xc7d
  402778:	mov	x8, x19
  40277c:	b	402794 <tigetstr@plt+0x1474>
  402780:	mov	w12, #0x5e                  	// #94
  402784:	str	w12, [x8], #4
  402788:	subs	x9, x9, #0x1
  40278c:	add	x10, x10, #0xc
  402790:	b.eq	4027e0 <tigetstr@plt+0x14c0>  // b.none
  402794:	ldrsb	w12, [x10]
  402798:	cmp	w12, #0x10
  40279c:	b.hi	4027c4 <tigetstr@plt+0x14a4>  // b.pmore
  4027a0:	adr	x13, 402780 <tigetstr@plt+0x1460>
  4027a4:	ldrb	w14, [x11, x12]
  4027a8:	add	x13, x13, x14, lsl #2
  4027ac:	mov	w12, #0x20                  	// #32
  4027b0:	br	x13
  4027b4:	mov	w12, #0x67                  	// #103
  4027b8:	b	402784 <tigetstr@plt+0x1464>
  4027bc:	mov	w12, #0x21                  	// #33
  4027c0:	b	402784 <tigetstr@plt+0x1464>
  4027c4:	mov	w12, #0x58                  	// #88
  4027c8:	b	402784 <tigetstr@plt+0x1464>
  4027cc:	mov	w12, #0x76                  	// #118
  4027d0:	b	402784 <tigetstr@plt+0x1464>
  4027d4:	mov	w12, #0x5f                  	// #95
  4027d8:	b	402784 <tigetstr@plt+0x1464>
  4027dc:	mov	x8, x19
  4027e0:	mov	w9, #0x20                  	// #32
  4027e4:	str	w9, [x8]
  4027e8:	str	wzr, [x8]
  4027ec:	ldr	w9, [x8, #-4]!
  4027f0:	cmp	w9, #0x20
  4027f4:	b.eq	4027e8 <tigetstr@plt+0x14c8>  // b.none
  4027f8:	ldr	x1, [x24, #384]
  4027fc:	mov	x0, x19
  402800:	bl	401270 <fputws@plt>
  402804:	mov	w0, #0xa                   	// #10
  402808:	bl	401100 <putwchar@plt>
  40280c:	mov	x0, x19
  402810:	bl	401240 <free@plt>
  402814:	ldr	x0, [x24, #384]
  402818:	bl	401250 <fflush@plt>
  40281c:	ldr	w8, [x23, #480]
  402820:	cbz	w8, 40282c <tigetstr@plt+0x150c>
  402824:	sub	w8, w8, #0x1
  402828:	str	w8, [x23, #480]
  40282c:	ldr	x0, [x27, #456]
  402830:	cbz	x0, 402850 <tigetstr@plt+0x1530>
  402834:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402838:	ldrsw	x19, [x8, #472]
  40283c:	mov	w1, wzr
  402840:	add	x8, x19, x19, lsl #1
  402844:	lsl	x2, x8, #2
  402848:	bl	4011a0 <memset@plt>
  40284c:	b	402878 <tigetstr@plt+0x1558>
  402850:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402854:	mov	w9, #0x2000                	// #8192
  402858:	mov	w0, #0x2000                	// #8192
  40285c:	mov	w1, #0xc                   	// #12
  402860:	str	w9, [x8, #568]
  402864:	bl	4011b0 <calloc@plt>
  402868:	cbz	x0, 4028e4 <tigetstr@plt+0x15c4>
  40286c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402870:	ldr	w19, [x8, #472]
  402874:	str	x0, [x27, #456]
  402878:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  40287c:	str	wzr, [x8, #464]
  402880:	tbz	w19, #31, 40288c <tigetstr@plt+0x156c>
  402884:	mov	w0, wzr
  402888:	bl	4028f8 <tigetstr@plt+0x15d8>
  40288c:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  402890:	ldr	w9, [x8, #468]
  402894:	ldp	x20, x19, [sp, #80]
  402898:	ldp	x22, x21, [sp, #64]
  40289c:	ldp	x24, x23, [sp, #48]
  4028a0:	ldp	x26, x25, [sp, #32]
  4028a4:	ldp	x28, x27, [sp, #16]
  4028a8:	adrp	x10, 414000 <tigetstr@plt+0x12ce0>
  4028ac:	and	w9, w9, #0x1
  4028b0:	str	wzr, [x10, #472]
  4028b4:	str	w9, [x8, #468]
  4028b8:	ldp	x29, x30, [sp], #96
  4028bc:	ret
  4028c0:	adrp	x8, 414000 <tigetstr@plt+0x12ce0>
  4028c4:	ldr	x0, [x8, #520]
  4028c8:	cbnz	x0, 4025b4 <tigetstr@plt+0x1294>
  4028cc:	b	4025c4 <tigetstr@plt+0x12a4>
  4028d0:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4028d4:	add	x1, x1, #0xf92
  4028d8:	mov	w0, #0x1                   	// #1
  4028dc:	mov	w2, #0x4                   	// #4
  4028e0:	bl	4012f0 <err@plt>
  4028e4:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4028e8:	add	x1, x1, #0xf92
  4028ec:	mov	w0, #0x1                   	// #1
  4028f0:	mov	w2, #0xc                   	// #12
  4028f4:	bl	4012f0 <err@plt>
  4028f8:	stp	x29, x30, [sp, #-80]!
  4028fc:	stp	x22, x21, [sp, #48]
  402900:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  402904:	ldr	w8, [x21, #568]
  402908:	adrp	x9, 414000 <tigetstr@plt+0x12ce0>
  40290c:	stp	x26, x25, [sp, #16]
  402910:	stp	x24, x23, [sp, #32]
  402914:	cmp	w8, w0
  402918:	stp	x20, x19, [sp, #64]
  40291c:	mov	x29, sp
  402920:	str	w0, [x9, #472]
  402924:	b.le	402940 <tigetstr@plt+0x1620>
  402928:	ldp	x20, x19, [sp, #64]
  40292c:	ldp	x22, x21, [sp, #48]
  402930:	ldp	x24, x23, [sp, #32]
  402934:	ldp	x26, x25, [sp, #16]
  402938:	ldp	x29, x30, [sp], #80
  40293c:	ret
  402940:	mov	w19, w0
  402944:	mov	w22, #0x7fffffff            	// #2147483647
  402948:	mov	w23, #0x3fffffff            	// #1073741823
  40294c:	adrp	x24, 414000 <tigetstr@plt+0x12ce0>
  402950:	mov	w25, #0xc                   	// #12
  402954:	b	402968 <tigetstr@plt+0x1648>
  402958:	ldr	w8, [x21, #568]
  40295c:	str	x0, [x24, #456]
  402960:	cmp	w8, w19
  402964:	b.gt	402928 <tigetstr@plt+0x1608>
  402968:	cmp	w8, w22
  40296c:	b.eq	4029ac <tigetstr@plt+0x168c>  // b.none
  402970:	lsl	w9, w8, #1
  402974:	cmp	w8, w23
  402978:	ldr	x0, [x24, #456]
  40297c:	csel	w26, w9, w22, lt  // lt = tstop
  402980:	smull	x20, w26, w25
  402984:	mov	x1, x20
  402988:	str	w26, [x21, #568]
  40298c:	bl	4011c0 <realloc@plt>
  402990:	cbz	w26, 402958 <tigetstr@plt+0x1638>
  402994:	cbnz	x0, 402958 <tigetstr@plt+0x1638>
  402998:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  40299c:	add	x1, x1, #0xf92
  4029a0:	mov	w0, #0x1                   	// #1
  4029a4:	mov	x2, x20
  4029a8:	bl	4012f0 <err@plt>
  4029ac:	adrp	x1, 402000 <tigetstr@plt+0xce0>
  4029b0:	add	x1, x1, #0xfac
  4029b4:	mov	w2, #0x5                   	// #5
  4029b8:	mov	x0, xzr
  4029bc:	bl	401280 <dcgettext@plt>
  4029c0:	mov	x1, x0
  4029c4:	mov	w0, #0x1                   	// #1
  4029c8:	bl	401290 <errx@plt>
  4029cc:	stp	x29, x30, [sp, #-64]!
  4029d0:	stp	x20, x19, [sp, #48]
  4029d4:	adrp	x20, 414000 <tigetstr@plt+0x12ce0>
  4029d8:	ldr	w8, [x20, #480]
  4029dc:	str	x23, [sp, #16]
  4029e0:	stp	x22, x21, [sp, #32]
  4029e4:	adrp	x23, 414000 <tigetstr@plt+0x12ce0>
  4029e8:	adrp	x21, 414000 <tigetstr@plt+0x12ce0>
  4029ec:	ldr	w19, [x23, #464]
  4029f0:	ldr	w22, [x21, #472]
  4029f4:	add	w8, w8, #0x1
  4029f8:	mov	x29, sp
  4029fc:	str	w8, [x20, #480]
  402a00:	bl	4022d8 <tigetstr@plt+0xfb8>
  402a04:	str	w19, [x23, #464]
  402a08:	tbnz	w19, #31, 402a24 <tigetstr@plt+0x1704>
  402a0c:	ldr	w8, [x21, #472]
  402a10:	cmp	w8, w19
  402a14:	b.ge	402a28 <tigetstr@plt+0x1708>  // b.tcont
  402a18:	mov	w0, w19
  402a1c:	bl	4028f8 <tigetstr@plt+0x15d8>
  402a20:	b	402a28 <tigetstr@plt+0x1708>
  402a24:	str	wzr, [x23, #464]
  402a28:	adrp	x19, 414000 <tigetstr@plt+0x12ce0>
  402a2c:	ldr	x0, [x19, #488]
  402a30:	str	w22, [x21, #472]
  402a34:	cbz	x0, 402a60 <tigetstr@plt+0x1740>
  402a38:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  402a3c:	add	x2, x2, #0xa80
  402a40:	mov	w1, #0x1                   	// #1
  402a44:	bl	4010d0 <tputs@plt>
  402a48:	ldr	x0, [x19, #488]
  402a4c:	cbz	x0, 402a60 <tigetstr@plt+0x1740>
  402a50:	adrp	x2, 402000 <tigetstr@plt+0xce0>
  402a54:	add	x2, x2, #0xa80
  402a58:	mov	w1, #0x1                   	// #1
  402a5c:	bl	4010d0 <tputs@plt>
  402a60:	ldr	w8, [x20, #480]
  402a64:	ldp	x22, x21, [sp, #32]
  402a68:	ldr	x23, [sp, #16]
  402a6c:	add	w8, w8, #0x1
  402a70:	str	w8, [x20, #480]
  402a74:	ldp	x20, x19, [sp, #48]
  402a78:	ldp	x29, x30, [sp], #64
  402a7c:	ret
  402a80:	stp	x29, x30, [sp, #-32]!
  402a84:	str	x19, [sp, #16]
  402a88:	mov	x29, sp
  402a8c:	mov	w19, w0
  402a90:	bl	401100 <putwchar@plt>
  402a94:	cmn	w0, #0x1
  402a98:	csinv	w0, w19, wzr, ne  // ne = any
  402a9c:	ldr	x19, [sp, #16]
  402aa0:	ldp	x29, x30, [sp], #32
  402aa4:	ret
  402aa8:	stp	x29, x30, [sp, #-64]!
  402aac:	mov	x29, sp
  402ab0:	stp	x19, x20, [sp, #16]
  402ab4:	adrp	x20, 413000 <tigetstr@plt+0x11ce0>
  402ab8:	add	x20, x20, #0xde0
  402abc:	stp	x21, x22, [sp, #32]
  402ac0:	adrp	x21, 413000 <tigetstr@plt+0x11ce0>
  402ac4:	add	x21, x21, #0xdd8
  402ac8:	sub	x20, x20, x21
  402acc:	mov	w22, w0
  402ad0:	stp	x23, x24, [sp, #48]
  402ad4:	mov	x23, x1
  402ad8:	mov	x24, x2
  402adc:	bl	401040 <_exit@plt-0x40>
  402ae0:	cmp	xzr, x20, asr #3
  402ae4:	b.eq	402b10 <tigetstr@plt+0x17f0>  // b.none
  402ae8:	asr	x20, x20, #3
  402aec:	mov	x19, #0x0                   	// #0
  402af0:	ldr	x3, [x21, x19, lsl #3]
  402af4:	mov	x2, x24
  402af8:	add	x19, x19, #0x1
  402afc:	mov	x1, x23
  402b00:	mov	w0, w22
  402b04:	blr	x3
  402b08:	cmp	x20, x19
  402b0c:	b.ne	402af0 <tigetstr@plt+0x17d0>  // b.any
  402b10:	ldp	x19, x20, [sp, #16]
  402b14:	ldp	x21, x22, [sp, #32]
  402b18:	ldp	x23, x24, [sp, #48]
  402b1c:	ldp	x29, x30, [sp], #64
  402b20:	ret
  402b24:	nop
  402b28:	ret
  402b2c:	nop
  402b30:	adrp	x2, 414000 <tigetstr@plt+0x12ce0>
  402b34:	mov	x1, #0x0                   	// #0
  402b38:	ldr	x2, [x2, #352]
  402b3c:	b	4010e0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000402b40 <.fini>:
  402b40:	stp	x29, x30, [sp, #-16]!
  402b44:	mov	x29, sp
  402b48:	ldp	x29, x30, [sp], #16
  402b4c:	ret
