
STM32F7_LVGL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000077a0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c0c  08007970  08007970  00017970  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800957c  0800957c  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  0800957c  0800957c  0001957c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009584  08009584  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009584  08009584  00019584  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009588  08009588  00019588  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  0800958c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000488  20000090  0800961c  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000518  0800961c  00020518  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018f15  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003967  00000000  00000000  00038fd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001318  00000000  00000000  0003c940  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001120  00000000  00000000  0003dc58  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000293c4  00000000  00000000  0003ed78  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013383  00000000  00000000  0006813c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ef360  00000000  00000000  0007b4bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016a81f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000053f0  00000000  00000000  0016a89c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000090 	.word	0x20000090
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007958 	.word	0x08007958

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000094 	.word	0x20000094
 800020c:	08007958 	.word	0x08007958

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b972 	b.w	80005ac <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	4688      	mov	r8, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d14b      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002ee:	428a      	cmp	r2, r1
 80002f0:	4615      	mov	r5, r2
 80002f2:	d967      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0720 	rsb	r7, r2, #32
 80002fe:	fa01 f302 	lsl.w	r3, r1, r2
 8000302:	fa20 f707 	lsr.w	r7, r0, r7
 8000306:	4095      	lsls	r5, r2
 8000308:	ea47 0803 	orr.w	r8, r7, r3
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbb8 f7fe 	udiv	r7, r8, lr
 8000318:	fa1f fc85 	uxth.w	ip, r5
 800031c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000320:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000324:	fb07 f10c 	mul.w	r1, r7, ip
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18eb      	adds	r3, r5, r3
 800032e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000332:	f080 811b 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8118 	bls.w	800056c <__udivmoddi4+0x28c>
 800033c:	3f02      	subs	r7, #2
 800033e:	442b      	add	r3, r5
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0fe 	udiv	r0, r3, lr
 8000348:	fb0e 3310 	mls	r3, lr, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fc0c 	mul.w	ip, r0, ip
 8000354:	45a4      	cmp	ip, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	192c      	adds	r4, r5, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8107 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000362:	45a4      	cmp	ip, r4
 8000364:	f240 8104 	bls.w	8000570 <__udivmoddi4+0x290>
 8000368:	3802      	subs	r0, #2
 800036a:	442c      	add	r4, r5
 800036c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000370:	eba4 040c 	sub.w	r4, r4, ip
 8000374:	2700      	movs	r7, #0
 8000376:	b11e      	cbz	r6, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c6 4300 	strd	r4, r3, [r6]
 8000380:	4639      	mov	r1, r7
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0xbe>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80eb 	beq.w	8000566 <__udivmoddi4+0x286>
 8000390:	2700      	movs	r7, #0
 8000392:	e9c6 0100 	strd	r0, r1, [r6]
 8000396:	4638      	mov	r0, r7
 8000398:	4639      	mov	r1, r7
 800039a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039e:	fab3 f783 	clz	r7, r3
 80003a2:	2f00      	cmp	r7, #0
 80003a4:	d147      	bne.n	8000436 <__udivmoddi4+0x156>
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d302      	bcc.n	80003b0 <__udivmoddi4+0xd0>
 80003aa:	4282      	cmp	r2, r0
 80003ac:	f200 80fa 	bhi.w	80005a4 <__udivmoddi4+0x2c4>
 80003b0:	1a84      	subs	r4, r0, r2
 80003b2:	eb61 0303 	sbc.w	r3, r1, r3
 80003b6:	2001      	movs	r0, #1
 80003b8:	4698      	mov	r8, r3
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	d0e0      	beq.n	8000380 <__udivmoddi4+0xa0>
 80003be:	e9c6 4800 	strd	r4, r8, [r6]
 80003c2:	e7dd      	b.n	8000380 <__udivmoddi4+0xa0>
 80003c4:	b902      	cbnz	r2, 80003c8 <__udivmoddi4+0xe8>
 80003c6:	deff      	udf	#255	; 0xff
 80003c8:	fab2 f282 	clz	r2, r2
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f040 808f 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d2:	1b49      	subs	r1, r1, r5
 80003d4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003d8:	fa1f f885 	uxth.w	r8, r5
 80003dc:	2701      	movs	r7, #1
 80003de:	fbb1 fcfe 	udiv	ip, r1, lr
 80003e2:	0c23      	lsrs	r3, r4, #16
 80003e4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003e8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ec:	fb08 f10c 	mul.w	r1, r8, ip
 80003f0:	4299      	cmp	r1, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f4:	18eb      	adds	r3, r5, r3
 80003f6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4299      	cmp	r1, r3
 80003fe:	f200 80cd 	bhi.w	800059c <__udivmoddi4+0x2bc>
 8000402:	4684      	mov	ip, r0
 8000404:	1a59      	subs	r1, r3, r1
 8000406:	b2a3      	uxth	r3, r4
 8000408:	fbb1 f0fe 	udiv	r0, r1, lr
 800040c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000410:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000414:	fb08 f800 	mul.w	r8, r8, r0
 8000418:	45a0      	cmp	r8, r4
 800041a:	d907      	bls.n	800042c <__udivmoddi4+0x14c>
 800041c:	192c      	adds	r4, r5, r4
 800041e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000422:	d202      	bcs.n	800042a <__udivmoddi4+0x14a>
 8000424:	45a0      	cmp	r8, r4
 8000426:	f200 80b6 	bhi.w	8000596 <__udivmoddi4+0x2b6>
 800042a:	4618      	mov	r0, r3
 800042c:	eba4 0408 	sub.w	r4, r4, r8
 8000430:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000434:	e79f      	b.n	8000376 <__udivmoddi4+0x96>
 8000436:	f1c7 0c20 	rsb	ip, r7, #32
 800043a:	40bb      	lsls	r3, r7
 800043c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000440:	ea4e 0e03 	orr.w	lr, lr, r3
 8000444:	fa01 f407 	lsl.w	r4, r1, r7
 8000448:	fa20 f50c 	lsr.w	r5, r0, ip
 800044c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000450:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000454:	4325      	orrs	r5, r4
 8000456:	fbb3 f9f8 	udiv	r9, r3, r8
 800045a:	0c2c      	lsrs	r4, r5, #16
 800045c:	fb08 3319 	mls	r3, r8, r9, r3
 8000460:	fa1f fa8e 	uxth.w	sl, lr
 8000464:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000468:	fb09 f40a 	mul.w	r4, r9, sl
 800046c:	429c      	cmp	r4, r3
 800046e:	fa02 f207 	lsl.w	r2, r2, r7
 8000472:	fa00 f107 	lsl.w	r1, r0, r7
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1e 0303 	adds.w	r3, lr, r3
 800047c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000480:	f080 8087 	bcs.w	8000592 <__udivmoddi4+0x2b2>
 8000484:	429c      	cmp	r4, r3
 8000486:	f240 8084 	bls.w	8000592 <__udivmoddi4+0x2b2>
 800048a:	f1a9 0902 	sub.w	r9, r9, #2
 800048e:	4473      	add	r3, lr
 8000490:	1b1b      	subs	r3, r3, r4
 8000492:	b2ad      	uxth	r5, r5
 8000494:	fbb3 f0f8 	udiv	r0, r3, r8
 8000498:	fb08 3310 	mls	r3, r8, r0, r3
 800049c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004a0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004a4:	45a2      	cmp	sl, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1e 0404 	adds.w	r4, lr, r4
 80004ac:	f100 33ff 	add.w	r3, r0, #4294967295
 80004b0:	d26b      	bcs.n	800058a <__udivmoddi4+0x2aa>
 80004b2:	45a2      	cmp	sl, r4
 80004b4:	d969      	bls.n	800058a <__udivmoddi4+0x2aa>
 80004b6:	3802      	subs	r0, #2
 80004b8:	4474      	add	r4, lr
 80004ba:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004be:	fba0 8902 	umull	r8, r9, r0, r2
 80004c2:	eba4 040a 	sub.w	r4, r4, sl
 80004c6:	454c      	cmp	r4, r9
 80004c8:	46c2      	mov	sl, r8
 80004ca:	464b      	mov	r3, r9
 80004cc:	d354      	bcc.n	8000578 <__udivmoddi4+0x298>
 80004ce:	d051      	beq.n	8000574 <__udivmoddi4+0x294>
 80004d0:	2e00      	cmp	r6, #0
 80004d2:	d069      	beq.n	80005a8 <__udivmoddi4+0x2c8>
 80004d4:	ebb1 050a 	subs.w	r5, r1, sl
 80004d8:	eb64 0403 	sbc.w	r4, r4, r3
 80004dc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004e0:	40fd      	lsrs	r5, r7
 80004e2:	40fc      	lsrs	r4, r7
 80004e4:	ea4c 0505 	orr.w	r5, ip, r5
 80004e8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ec:	2700      	movs	r7, #0
 80004ee:	e747      	b.n	8000380 <__udivmoddi4+0xa0>
 80004f0:	f1c2 0320 	rsb	r3, r2, #32
 80004f4:	fa20 f703 	lsr.w	r7, r0, r3
 80004f8:	4095      	lsls	r5, r2
 80004fa:	fa01 f002 	lsl.w	r0, r1, r2
 80004fe:	fa21 f303 	lsr.w	r3, r1, r3
 8000502:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000506:	4338      	orrs	r0, r7
 8000508:	0c01      	lsrs	r1, r0, #16
 800050a:	fbb3 f7fe 	udiv	r7, r3, lr
 800050e:	fa1f f885 	uxth.w	r8, r5
 8000512:	fb0e 3317 	mls	r3, lr, r7, r3
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb07 f308 	mul.w	r3, r7, r8
 800051e:	428b      	cmp	r3, r1
 8000520:	fa04 f402 	lsl.w	r4, r4, r2
 8000524:	d907      	bls.n	8000536 <__udivmoddi4+0x256>
 8000526:	1869      	adds	r1, r5, r1
 8000528:	f107 3cff 	add.w	ip, r7, #4294967295
 800052c:	d22f      	bcs.n	800058e <__udivmoddi4+0x2ae>
 800052e:	428b      	cmp	r3, r1
 8000530:	d92d      	bls.n	800058e <__udivmoddi4+0x2ae>
 8000532:	3f02      	subs	r7, #2
 8000534:	4429      	add	r1, r5
 8000536:	1acb      	subs	r3, r1, r3
 8000538:	b281      	uxth	r1, r0
 800053a:	fbb3 f0fe 	udiv	r0, r3, lr
 800053e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000542:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000546:	fb00 f308 	mul.w	r3, r0, r8
 800054a:	428b      	cmp	r3, r1
 800054c:	d907      	bls.n	800055e <__udivmoddi4+0x27e>
 800054e:	1869      	adds	r1, r5, r1
 8000550:	f100 3cff 	add.w	ip, r0, #4294967295
 8000554:	d217      	bcs.n	8000586 <__udivmoddi4+0x2a6>
 8000556:	428b      	cmp	r3, r1
 8000558:	d915      	bls.n	8000586 <__udivmoddi4+0x2a6>
 800055a:	3802      	subs	r0, #2
 800055c:	4429      	add	r1, r5
 800055e:	1ac9      	subs	r1, r1, r3
 8000560:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000564:	e73b      	b.n	80003de <__udivmoddi4+0xfe>
 8000566:	4637      	mov	r7, r6
 8000568:	4630      	mov	r0, r6
 800056a:	e709      	b.n	8000380 <__udivmoddi4+0xa0>
 800056c:	4607      	mov	r7, r0
 800056e:	e6e7      	b.n	8000340 <__udivmoddi4+0x60>
 8000570:	4618      	mov	r0, r3
 8000572:	e6fb      	b.n	800036c <__udivmoddi4+0x8c>
 8000574:	4541      	cmp	r1, r8
 8000576:	d2ab      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 8000578:	ebb8 0a02 	subs.w	sl, r8, r2
 800057c:	eb69 020e 	sbc.w	r2, r9, lr
 8000580:	3801      	subs	r0, #1
 8000582:	4613      	mov	r3, r2
 8000584:	e7a4      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000586:	4660      	mov	r0, ip
 8000588:	e7e9      	b.n	800055e <__udivmoddi4+0x27e>
 800058a:	4618      	mov	r0, r3
 800058c:	e795      	b.n	80004ba <__udivmoddi4+0x1da>
 800058e:	4667      	mov	r7, ip
 8000590:	e7d1      	b.n	8000536 <__udivmoddi4+0x256>
 8000592:	4681      	mov	r9, r0
 8000594:	e77c      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000596:	3802      	subs	r0, #2
 8000598:	442c      	add	r4, r5
 800059a:	e747      	b.n	800042c <__udivmoddi4+0x14c>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	442b      	add	r3, r5
 80005a2:	e72f      	b.n	8000404 <__udivmoddi4+0x124>
 80005a4:	4638      	mov	r0, r7
 80005a6:	e708      	b.n	80003ba <__udivmoddi4+0xda>
 80005a8:	4637      	mov	r7, r6
 80005aa:	e6e9      	b.n	8000380 <__udivmoddi4+0xa0>

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <GT811_Init>:
  *         from MCU to GT811 : ie I2C channel initialization (if required).
  * @retval None
  */

uint8_t GT811_Init(void)
{  
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b09c      	sub	sp, #112	; 0x70
 80005b4:	af00      	add	r7, sp, #0
	I2C_Init();
 80005b6:	f000 f91f 	bl	80007f8 <I2C_Init>
	
	/* reset GT811 */
	HAL_GPIO_WritePin(LCD_RST_GPIO_Port,LCD_RST_Pin, GPIO_PIN_RESET);
 80005ba:	2200      	movs	r2, #0
 80005bc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005c0:	481a      	ldr	r0, [pc, #104]	; (800062c <GT811_Init+0x7c>)
 80005c2:	f003 fcdb 	bl	8003f7c <HAL_GPIO_WritePin>
	HAL_Delay(200);
 80005c6:	20c8      	movs	r0, #200	; 0xc8
 80005c8:	f002 fbbe 	bl	8002d48 <HAL_Delay>
	HAL_GPIO_WritePin(LCD_RST_GPIO_Port,LCD_RST_Pin, GPIO_PIN_SET);
 80005cc:	2201      	movs	r2, #1
 80005ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80005d2:	4816      	ldr	r0, [pc, #88]	; (800062c <GT811_Init+0x7c>)
 80005d4:	f003 fcd2 	bl	8003f7c <HAL_GPIO_WritePin>
	HAL_Delay(200);	
 80005d8:	20c8      	movs	r0, #200	; 0xc8
 80005da:	f002 fbb5 	bl	8002d48 <HAL_Delay>
	
	/* if Version is correct, send the configuration parameters */
	if(GT811_ReadID() == GT811_VERSION_VALUE)
 80005de:	f000 f829 	bl	8000634 <GT811_ReadID>
 80005e2:	4603      	mov	r3, r0
 80005e4:	461a      	mov	r2, r3
 80005e6:	f242 0310 	movw	r3, #8208	; 0x2010
 80005ea:	429a      	cmp	r2, r3
 80005ec:	d119      	bne.n	8000622 <GT811_Init+0x72>
	{
		/* touch screen configuration parameter (touch screen manufacturers provide) */
		uint8_t GTP_CFG_DATA[]=
 80005ee:	4a10      	ldr	r2, [pc, #64]	; (8000630 <GT811_Init+0x80>)
 80005f0:	1d3b      	adds	r3, r7, #4
 80005f2:	4611      	mov	r1, r2
 80005f4:	226a      	movs	r2, #106	; 0x6a
 80005f6:	4618      	mov	r0, r3
 80005f8:	f006 fa52 	bl	8006aa0 <memcpy>
			0x20,0x14,0xEC,0x01,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x0C,0x30,0x25,0x28,0x14,0x00,
			0x00,0x00,0x00,0x00,0x00,0x01, 
		};	
		
		/* config  */
		GTP_CFG_DATA[62] = GT811_MAX_WIDTH >> 8;  
 80005fc:	2304      	movs	r3, #4
 80005fe:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
    GTP_CFG_DATA[61] = GT811_MAX_WIDTH & 0xff;  
 8000602:	2300      	movs	r3, #0
 8000604:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
    GTP_CFG_DATA[60] = GT811_MAX_HEIGHT >> 8;  
 8000608:	2302      	movs	r3, #2
 800060a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    GTP_CFG_DATA[59] = GT811_MAX_HEIGHT & 0xff; 
 800060e:	2358      	movs	r3, #88	; 0x58
 8000610:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
		
		I2C_WriteReg(GT811_CMD_WR,GT811_CONFIG_REG,(uint8_t *)GTP_CFG_DATA,sizeof(GTP_CFG_DATA));
 8000614:	1d3a      	adds	r2, r7, #4
 8000616:	236a      	movs	r3, #106	; 0x6a
 8000618:	f240 61a2 	movw	r1, #1698	; 0x6a2
 800061c:	20ba      	movs	r0, #186	; 0xba
 800061e:	f000 fadb 	bl	8000bd8 <I2C_WriteReg>
	}
	return HAL_OK;
 8000622:	2300      	movs	r3, #0
}
 8000624:	4618      	mov	r0, r3
 8000626:	3770      	adds	r7, #112	; 0x70
 8000628:	46bd      	mov	sp, r7
 800062a:	bd80      	pop	{r7, pc}
 800062c:	40020c00 	.word	0x40020c00
 8000630:	08007970 	.word	0x08007970

08000634 <GT811_ReadID>:
  *         able to read the GT811 device ID, and verify this is a GT811.
  * @param  DeviceAddr: I2C GT811 Slave address.
  * @retval The Device ID (two bytes).
  */
uint16_t GT811_ReadID()
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
	uint8_t value[2];
	I2C_ReadReg(GT811_CMD_WR,GT811_VERSION,value,2);
 800063a:	1d3a      	adds	r2, r7, #4
 800063c:	2302      	movs	r3, #2
 800063e:	f240 7117 	movw	r1, #1815	; 0x717
 8000642:	20ba      	movs	r0, #186	; 0xba
 8000644:	f000 fb0e 	bl	8000c64 <I2C_ReadReg>
	printf("ID    %x\r\n",(((uint16_t)value[0] << 8) + value[1]));
 8000648:	793b      	ldrb	r3, [r7, #4]
 800064a:	021b      	lsls	r3, r3, #8
 800064c:	797a      	ldrb	r2, [r7, #5]
 800064e:	4413      	add	r3, r2
 8000650:	4619      	mov	r1, r3
 8000652:	4807      	ldr	r0, [pc, #28]	; (8000670 <GT811_ReadID+0x3c>)
 8000654:	f006 fa38 	bl	8006ac8 <iprintf>
	return value[0]*0x100+value[1];
 8000658:	793b      	ldrb	r3, [r7, #4]
 800065a:	b29b      	uxth	r3, r3
 800065c:	021b      	lsls	r3, r3, #8
 800065e:	b29a      	uxth	r2, r3
 8000660:	797b      	ldrb	r3, [r7, #5]
 8000662:	b29b      	uxth	r3, r3
 8000664:	4413      	add	r3, r2
 8000666:	b29b      	uxth	r3, r3
}
 8000668:	4618      	mov	r0, r3
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	080079dc 	.word	0x080079dc

08000674 <GT811_GetState>:


void GT811_GetState(TS_StateTypeDef *TS_State)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b08c      	sub	sp, #48	; 0x30
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
	uint8_t RegBuf[34];
	
	/* Read touch message */
	I2C_ReadReg(GT811_CMD_WR,GT811_READ_XY_REG,RegBuf,sizeof(RegBuf));
 800067c:	f107 020c 	add.w	r2, r7, #12
 8000680:	2322      	movs	r3, #34	; 0x22
 8000682:	f240 7121 	movw	r1, #1825	; 0x721
 8000686:	20ba      	movs	r0, #186	; 0xba
 8000688:	f000 faec 	bl	8000c64 <I2C_ReadReg>
	
	/* get touch massage */
	TS_State->SensorId = RegBuf[0x00] >> 6;
 800068c:	7b3b      	ldrb	r3, [r7, #12]
 800068e:	099b      	lsrs	r3, r3, #6
 8000690:	b2db      	uxtb	r3, r3
 8000692:	461a      	mov	r2, r3
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	61da      	str	r2, [r3, #28]
	TS_State->touchDetected = RegBuf[0x00] & 0x1F;
 8000698:	7b3b      	ldrb	r3, [r7, #12]
 800069a:	f003 031f 	and.w	r3, r3, #31
 800069e:	b2da      	uxtb	r2, r3
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	701a      	strb	r2, [r3, #0]
	
	if(TS_State->touchDetected != 0)
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	f000 808b 	beq.w	80007c4 <GT811_GetState+0x150>
	{	
		//Touch point 1 coordinates
		TS_State->touchY[0] = GT811_MAX_HEIGHT - (((uint16_t)RegBuf[0x02] << 8) + RegBuf[0x03]);
 80006ae:	7bbb      	ldrb	r3, [r7, #14]
 80006b0:	b29b      	uxth	r3, r3
 80006b2:	021b      	lsls	r3, r3, #8
 80006b4:	b29a      	uxth	r2, r3
 80006b6:	7bfb      	ldrb	r3, [r7, #15]
 80006b8:	b29b      	uxth	r3, r3
 80006ba:	4413      	add	r3, r2
 80006bc:	b29b      	uxth	r3, r3
 80006be:	f5c3 7316 	rsb	r3, r3, #600	; 0x258
 80006c2:	b29a      	uxth	r2, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	819a      	strh	r2, [r3, #12]
		TS_State->touchX[0] = (((uint16_t)RegBuf[0x04] << 8) + RegBuf[0x05]);
 80006c8:	7c3b      	ldrb	r3, [r7, #16]
 80006ca:	b29b      	uxth	r3, r3
 80006cc:	021b      	lsls	r3, r3, #8
 80006ce:	b29a      	uxth	r2, r3
 80006d0:	7c7b      	ldrb	r3, [r7, #17]
 80006d2:	b29b      	uxth	r3, r3
 80006d4:	4413      	add	r3, r2
 80006d6:	b29a      	uxth	r2, r3
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	805a      	strh	r2, [r3, #2]
		TS_State->touchWeight[0] = RegBuf[0x06];	
 80006dc:	7cba      	ldrb	r2, [r7, #18]
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	759a      	strb	r2, [r3, #22]

		//Touch point 2 coordinates
		TS_State->touchY[1] = GT811_MAX_HEIGHT - (((uint16_t)RegBuf[0x07] << 8) + RegBuf[0x08]);
 80006e2:	7cfb      	ldrb	r3, [r7, #19]
 80006e4:	b29b      	uxth	r3, r3
 80006e6:	021b      	lsls	r3, r3, #8
 80006e8:	b29a      	uxth	r2, r3
 80006ea:	7d3b      	ldrb	r3, [r7, #20]
 80006ec:	b29b      	uxth	r3, r3
 80006ee:	4413      	add	r3, r2
 80006f0:	b29b      	uxth	r3, r3
 80006f2:	f5c3 7316 	rsb	r3, r3, #600	; 0x258
 80006f6:	b29a      	uxth	r2, r3
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	81da      	strh	r2, [r3, #14]
		TS_State->touchX[1] = (((uint16_t)RegBuf[0x09] << 8) + RegBuf[0x0A]);
 80006fc:	7d7b      	ldrb	r3, [r7, #21]
 80006fe:	b29b      	uxth	r3, r3
 8000700:	021b      	lsls	r3, r3, #8
 8000702:	b29a      	uxth	r2, r3
 8000704:	7dbb      	ldrb	r3, [r7, #22]
 8000706:	b29b      	uxth	r3, r3
 8000708:	4413      	add	r3, r2
 800070a:	b29a      	uxth	r2, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	809a      	strh	r2, [r3, #4]
		TS_State->touchWeight[1] = RegBuf[0x0B];	
 8000710:	7dfa      	ldrb	r2, [r7, #23]
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	75da      	strb	r2, [r3, #23]

		//Touch point 3 coordinates
		TS_State->touchY[2] = GT811_MAX_HEIGHT - (((uint16_t)RegBuf[0x0C] << 8) + RegBuf[0x0D]);
 8000716:	7e3b      	ldrb	r3, [r7, #24]
 8000718:	b29b      	uxth	r3, r3
 800071a:	021b      	lsls	r3, r3, #8
 800071c:	b29a      	uxth	r2, r3
 800071e:	7e7b      	ldrb	r3, [r7, #25]
 8000720:	b29b      	uxth	r3, r3
 8000722:	4413      	add	r3, r2
 8000724:	b29b      	uxth	r3, r3
 8000726:	f5c3 7316 	rsb	r3, r3, #600	; 0x258
 800072a:	b29a      	uxth	r2, r3
 800072c:	687b      	ldr	r3, [r7, #4]
 800072e:	821a      	strh	r2, [r3, #16]
		TS_State->touchX[2] = (((uint16_t)RegBuf[0x0E] << 8) + RegBuf[0x0F]);
 8000730:	7ebb      	ldrb	r3, [r7, #26]
 8000732:	b29b      	uxth	r3, r3
 8000734:	021b      	lsls	r3, r3, #8
 8000736:	b29a      	uxth	r2, r3
 8000738:	7efb      	ldrb	r3, [r7, #27]
 800073a:	b29b      	uxth	r3, r3
 800073c:	4413      	add	r3, r2
 800073e:	b29a      	uxth	r2, r3
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	80da      	strh	r2, [r3, #6]
		TS_State->touchWeight[2] = RegBuf[0x10];	
 8000744:	7f3a      	ldrb	r2, [r7, #28]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	761a      	strb	r2, [r3, #24]

		//Touch point 4 coordinates
		TS_State->touchY[3] = GT811_MAX_HEIGHT - (((uint16_t)RegBuf[0x11] << 8) + RegBuf[0x18]);
 800074a:	7f7b      	ldrb	r3, [r7, #29]
 800074c:	b29b      	uxth	r3, r3
 800074e:	021b      	lsls	r3, r3, #8
 8000750:	b29a      	uxth	r2, r3
 8000752:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8000756:	b29b      	uxth	r3, r3
 8000758:	4413      	add	r3, r2
 800075a:	b29b      	uxth	r3, r3
 800075c:	f5c3 7316 	rsb	r3, r3, #600	; 0x258
 8000760:	b29a      	uxth	r2, r3
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	825a      	strh	r2, [r3, #18]
		TS_State->touchX[3] = (((uint16_t)RegBuf[0x19] << 8) + RegBuf[0x1A]);
 8000766:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800076a:	b29b      	uxth	r3, r3
 800076c:	021b      	lsls	r3, r3, #8
 800076e:	b29a      	uxth	r2, r3
 8000770:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8000774:	b29b      	uxth	r3, r3
 8000776:	4413      	add	r3, r2
 8000778:	b29a      	uxth	r2, r3
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	811a      	strh	r2, [r3, #8]
		TS_State->touchWeight[3] = RegBuf[0x1B];	
 800077e:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	765a      	strb	r2, [r3, #25]

		//Touch point 5 coordinates
		TS_State->touchY[4] = GT811_MAX_HEIGHT - (((uint16_t)RegBuf[0x1C] << 8) + RegBuf[0x1D]);
 8000786:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800078a:	b29b      	uxth	r3, r3
 800078c:	021b      	lsls	r3, r3, #8
 800078e:	b29a      	uxth	r2, r3
 8000790:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8000794:	b29b      	uxth	r3, r3
 8000796:	4413      	add	r3, r2
 8000798:	b29b      	uxth	r3, r3
 800079a:	f5c3 7316 	rsb	r3, r3, #600	; 0x258
 800079e:	b29a      	uxth	r2, r3
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	829a      	strh	r2, [r3, #20]
		TS_State->touchX[4] = (((uint16_t)RegBuf[0x1E] << 8) + RegBuf[0x1F]);
 80007a4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80007a8:	b29b      	uxth	r3, r3
 80007aa:	021b      	lsls	r3, r3, #8
 80007ac:	b29a      	uxth	r2, r3
 80007ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80007b2:	b29b      	uxth	r3, r3
 80007b4:	4413      	add	r3, r2
 80007b6:	b29a      	uxth	r2, r3
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	815a      	strh	r2, [r3, #10]
		TS_State->touchWeight[4] = RegBuf[0x20];
 80007bc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	769a      	strb	r2, [r3, #26]
	}

}
 80007c4:	bf00      	nop
 80007c6:	3730      	adds	r7, #48	; 0x30
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}

080007cc <delay_us>:
  * @brief  I2C delay.
  * @param  None
  * @retval None
  */
static void delay_us(uint32_t value)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b085      	sub	sp, #20
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
	uint32_t i;
	i = value * 250;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	22fa      	movs	r2, #250	; 0xfa
 80007d8:	fb02 f303 	mul.w	r3, r2, r3
 80007dc:	60fb      	str	r3, [r7, #12]
	while(i--);
 80007de:	bf00      	nop
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	1e5a      	subs	r2, r3, #1
 80007e4:	60fa      	str	r2, [r7, #12]
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d1fa      	bne.n	80007e0 <delay_us+0x14>
}
 80007ea:	bf00      	nop
 80007ec:	3714      	adds	r7, #20
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
	...

080007f8 <I2C_Init>:
  * @brief  I2C Init.
  * @param  None
  * @retval None
  */
void I2C_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b088      	sub	sp, #32
 80007fc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	
	SDA_CLK()
 80007fe:	4b20      	ldr	r3, [pc, #128]	; (8000880 <I2C_Init+0x88>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a1f      	ldr	r2, [pc, #124]	; (8000880 <I2C_Init+0x88>)
 8000804:	f043 0308 	orr.w	r3, r3, #8
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b1d      	ldr	r3, [pc, #116]	; (8000880 <I2C_Init+0x88>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0308 	and.w	r3, r3, #8
 8000812:	60bb      	str	r3, [r7, #8]
 8000814:	68bb      	ldr	r3, [r7, #8]
	SCL_CLK()
 8000816:	4b1a      	ldr	r3, [pc, #104]	; (8000880 <I2C_Init+0x88>)
 8000818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081a:	4a19      	ldr	r2, [pc, #100]	; (8000880 <I2C_Init+0x88>)
 800081c:	f043 0308 	orr.w	r3, r3, #8
 8000820:	6313      	str	r3, [r2, #48]	; 0x30
 8000822:	4b17      	ldr	r3, [pc, #92]	; (8000880 <I2C_Init+0x88>)
 8000824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000826:	f003 0308 	and.w	r3, r3, #8
 800082a:	607b      	str	r3, [r7, #4]
 800082c:	687b      	ldr	r3, [r7, #4]
	
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800082e:	2301      	movs	r3, #1
 8000830:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000832:	2301      	movs	r3, #1
 8000834:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8000836:	2303      	movs	r3, #3
 8000838:	61bb      	str	r3, [r7, #24]
	
	GPIO_InitStruct.Pin = SDA_GPIO_PIN;
 800083a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800083e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(SDA_GPIO_PORT, &GPIO_InitStruct);
 8000840:	f107 030c 	add.w	r3, r7, #12
 8000844:	4619      	mov	r1, r3
 8000846:	480f      	ldr	r0, [pc, #60]	; (8000884 <I2C_Init+0x8c>)
 8000848:	f003 f9d6 	bl	8003bf8 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(SDA_GPIO_PORT,SDA_GPIO_PIN,GPIO_PIN_SET);
 800084c:	2201      	movs	r2, #1
 800084e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000852:	480c      	ldr	r0, [pc, #48]	; (8000884 <I2C_Init+0x8c>)
 8000854:	f003 fb92 	bl	8003f7c <HAL_GPIO_WritePin>
	
	GPIO_InitStruct.Pin = SCL_GPIO_PIN;
 8000858:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800085c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(SCL_GPIO_PORT, &GPIO_InitStruct);
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	4619      	mov	r1, r3
 8000864:	4807      	ldr	r0, [pc, #28]	; (8000884 <I2C_Init+0x8c>)
 8000866:	f003 f9c7 	bl	8003bf8 <HAL_GPIO_Init>
	HAL_GPIO_WritePin(SCL_GPIO_PORT,SCL_GPIO_PIN,GPIO_PIN_SET);
 800086a:	2201      	movs	r2, #1
 800086c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000870:	4804      	ldr	r0, [pc, #16]	; (8000884 <I2C_Init+0x8c>)
 8000872:	f003 fb83 	bl	8003f7c <HAL_GPIO_WritePin>
	
}
 8000876:	bf00      	nop
 8000878:	3720      	adds	r7, #32
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40023800 	.word	0x40023800
 8000884:	40020c00 	.word	0x40020c00

08000888 <SDA_IN>:
  * @brief  Set SDA In.
  * @param  None
  * @retval None
  */
static void SDA_IN()
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b086      	sub	sp, #24
 800088c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	
  GPIO_InitStruct.Pin = SDA_GPIO_PIN;
 800088e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000892:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000894:	2300      	movs	r3, #0
 8000896:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000898:	2301      	movs	r3, #1
 800089a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 800089c:	2303      	movs	r3, #3
 800089e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SDA_GPIO_PORT, &GPIO_InitStruct);
 80008a0:	1d3b      	adds	r3, r7, #4
 80008a2:	4619      	mov	r1, r3
 80008a4:	4803      	ldr	r0, [pc, #12]	; (80008b4 <SDA_IN+0x2c>)
 80008a6:	f003 f9a7 	bl	8003bf8 <HAL_GPIO_Init>

}
 80008aa:	bf00      	nop
 80008ac:	3718      	adds	r7, #24
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40020c00 	.word	0x40020c00

080008b8 <SDA_OUT>:
  * @brief  Set SDA Out.
  * @param  None
  * @retval None
  */
static void SDA_OUT()
{	
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b086      	sub	sp, #24
 80008bc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct;
	
	GPIO_InitStruct.Pin = SDA_GPIO_PIN;
 80008be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c4:	2301      	movs	r3, #1
 80008c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008c8:	2301      	movs	r3, #1
 80008ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80008cc:	2303      	movs	r3, #3
 80008ce:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(SDA_GPIO_PORT, &GPIO_InitStruct);
 80008d0:	1d3b      	adds	r3, r7, #4
 80008d2:	4619      	mov	r1, r3
 80008d4:	4803      	ldr	r0, [pc, #12]	; (80008e4 <SDA_OUT+0x2c>)
 80008d6:	f003 f98f 	bl	8003bf8 <HAL_GPIO_Init>
}
 80008da:	bf00      	nop
 80008dc:	3718      	adds	r7, #24
 80008de:	46bd      	mov	sp, r7
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	40020c00 	.word	0x40020c00

080008e8 <I2C_Start>:
  * @brief  I2C Start.
  * @param  None
  * @retval None
  */
void I2C_Start(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
	SDA_OUT(); 
 80008ec:	f7ff ffe4 	bl	80008b8 <SDA_OUT>
	
	SET_SDA();	 
 80008f0:	2201      	movs	r2, #1
 80008f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008f6:	4811      	ldr	r0, [pc, #68]	; (800093c <I2C_Start+0x54>)
 80008f8:	f003 fb40 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 80008fc:	2001      	movs	r0, #1
 80008fe:	f7ff ff65 	bl	80007cc <delay_us>
	
	SET_CLK();
 8000902:	2201      	movs	r2, #1
 8000904:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000908:	480c      	ldr	r0, [pc, #48]	; (800093c <I2C_Start+0x54>)
 800090a:	f003 fb37 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 800090e:	2001      	movs	r0, #1
 8000910:	f7ff ff5c 	bl	80007cc <delay_us>
	
 	CLR_SDA();
 8000914:	2200      	movs	r2, #0
 8000916:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800091a:	4808      	ldr	r0, [pc, #32]	; (800093c <I2C_Start+0x54>)
 800091c:	f003 fb2e 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000920:	2001      	movs	r0, #1
 8000922:	f7ff ff53 	bl	80007cc <delay_us>
	
	CLR_CLK();
 8000926:	2200      	movs	r2, #0
 8000928:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800092c:	4803      	ldr	r0, [pc, #12]	; (800093c <I2C_Start+0x54>)
 800092e:	f003 fb25 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000932:	2001      	movs	r0, #1
 8000934:	f7ff ff4a 	bl	80007cc <delay_us>
}	  
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	40020c00 	.word	0x40020c00

08000940 <I2C_Stop>:
  * @brief  I2C Stop.
  * @param  None
  * @retval None
  */
void I2C_Stop(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	af00      	add	r7, sp, #0
	SDA_OUT();
 8000944:	f7ff ffb8 	bl	80008b8 <SDA_OUT>

	CLR_SDA();
 8000948:	2200      	movs	r2, #0
 800094a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800094e:	480d      	ldr	r0, [pc, #52]	; (8000984 <I2C_Stop+0x44>)
 8000950:	f003 fb14 	bl	8003f7c <HAL_GPIO_WritePin>
 	delay_us(1);
 8000954:	2001      	movs	r0, #1
 8000956:	f7ff ff39 	bl	80007cc <delay_us>
	
	SET_CLK();
 800095a:	2201      	movs	r2, #1
 800095c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000960:	4808      	ldr	r0, [pc, #32]	; (8000984 <I2C_Stop+0x44>)
 8000962:	f003 fb0b 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000966:	2001      	movs	r0, #1
 8000968:	f7ff ff30 	bl	80007cc <delay_us>
	
	SET_SDA();
 800096c:	2201      	movs	r2, #1
 800096e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000972:	4804      	ldr	r0, [pc, #16]	; (8000984 <I2C_Stop+0x44>)
 8000974:	f003 fb02 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);							   	
 8000978:	2001      	movs	r0, #1
 800097a:	f7ff ff27 	bl	80007cc <delay_us>
}
 800097e:	bf00      	nop
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40020c00 	.word	0x40020c00

08000988 <I2C_Wait_Ack>:
  * @brief  I2C Ack.
  * @param  None
  * @retval None
  */
uint8_t I2C_Wait_Ack(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b082      	sub	sp, #8
 800098c:	af00      	add	r7, sp, #0
	uint16_t ucErrTime=0;
 800098e:	2300      	movs	r3, #0
 8000990:	80fb      	strh	r3, [r7, #6]

	SDA_IN(); 
 8000992:	f7ff ff79 	bl	8000888 <SDA_IN>
	SET_SDA();
 8000996:	2201      	movs	r2, #1
 8000998:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800099c:	4816      	ldr	r0, [pc, #88]	; (80009f8 <I2C_Wait_Ack+0x70>)
 800099e:	f003 faed 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);		
 80009a2:	2001      	movs	r0, #1
 80009a4:	f7ff ff12 	bl	80007cc <delay_us>
	SET_CLK();
 80009a8:	2201      	movs	r2, #1
 80009aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ae:	4812      	ldr	r0, [pc, #72]	; (80009f8 <I2C_Wait_Ack+0x70>)
 80009b0:	f003 fae4 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);	
 80009b4:	2001      	movs	r0, #1
 80009b6:	f7ff ff09 	bl	80007cc <delay_us>
	
	while(READ_SDA())
 80009ba:	e009      	b.n	80009d0 <I2C_Wait_Ack+0x48>
	{
		ucErrTime++;
 80009bc:	88fb      	ldrh	r3, [r7, #6]
 80009be:	3301      	adds	r3, #1
 80009c0:	80fb      	strh	r3, [r7, #6]
		if(ucErrTime>250)
 80009c2:	88fb      	ldrh	r3, [r7, #6]
 80009c4:	2bfa      	cmp	r3, #250	; 0xfa
 80009c6:	d903      	bls.n	80009d0 <I2C_Wait_Ack+0x48>
		{
			I2C_Stop();
 80009c8:	f7ff ffba 	bl	8000940 <I2C_Stop>
			return 1;
 80009cc:	2301      	movs	r3, #1
 80009ce:	e00e      	b.n	80009ee <I2C_Wait_Ack+0x66>
	while(READ_SDA())
 80009d0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009d4:	4808      	ldr	r0, [pc, #32]	; (80009f8 <I2C_Wait_Ack+0x70>)
 80009d6:	f003 fab9 	bl	8003f4c <HAL_GPIO_ReadPin>
 80009da:	4603      	mov	r3, r0
 80009dc:	2b00      	cmp	r3, #0
 80009de:	d1ed      	bne.n	80009bc <I2C_Wait_Ack+0x34>
		}
	}
	CLR_CLK();
 80009e0:	2200      	movs	r2, #0
 80009e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009e6:	4804      	ldr	r0, [pc, #16]	; (80009f8 <I2C_Wait_Ack+0x70>)
 80009e8:	f003 fac8 	bl	8003f7c <HAL_GPIO_WritePin>
	return 0;  
 80009ec:	2300      	movs	r3, #0
} 
 80009ee:	4618      	mov	r0, r3
 80009f0:	3708      	adds	r7, #8
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	40020c00 	.word	0x40020c00

080009fc <I2C_Ack>:
  * @brief  I2C Ack.
  * @param  None
  * @retval None
  */
void I2C_Ack(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
	SDA_OUT();
 8000a00:	f7ff ff5a 	bl	80008b8 <SDA_OUT>
	CLR_CLK();
 8000a04:	2200      	movs	r2, #0
 8000a06:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a0a:	4810      	ldr	r0, [pc, #64]	; (8000a4c <I2C_Ack+0x50>)
 8000a0c:	f003 fab6 	bl	8003f7c <HAL_GPIO_WritePin>
	
	CLR_SDA();
 8000a10:	2200      	movs	r2, #0
 8000a12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a16:	480d      	ldr	r0, [pc, #52]	; (8000a4c <I2C_Ack+0x50>)
 8000a18:	f003 fab0 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	f7ff fed5 	bl	80007cc <delay_us>
	
	SET_CLK();
 8000a22:	2201      	movs	r2, #1
 8000a24:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a28:	4808      	ldr	r0, [pc, #32]	; (8000a4c <I2C_Ack+0x50>)
 8000a2a:	f003 faa7 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000a2e:	2001      	movs	r0, #1
 8000a30:	f7ff fecc 	bl	80007cc <delay_us>
	
	CLR_CLK();
 8000a34:	2200      	movs	r2, #0
 8000a36:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a3a:	4804      	ldr	r0, [pc, #16]	; (8000a4c <I2C_Ack+0x50>)
 8000a3c:	f003 fa9e 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000a40:	2001      	movs	r0, #1
 8000a42:	f7ff fec3 	bl	80007cc <delay_us>
}
 8000a46:	bf00      	nop
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40020c00 	.word	0x40020c00

08000a50 <I2C_NAck>:
  * @brief  No I2C Ack.
  * @param  None
  * @retval None
  */    
void I2C_NAck(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
	SDA_OUT();
 8000a54:	f7ff ff30 	bl	80008b8 <SDA_OUT>
	
	SET_SDA();
 8000a58:	2201      	movs	r2, #1
 8000a5a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a5e:	480d      	ldr	r0, [pc, #52]	; (8000a94 <I2C_NAck+0x44>)
 8000a60:	f003 fa8c 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000a64:	2001      	movs	r0, #1
 8000a66:	f7ff feb1 	bl	80007cc <delay_us>
	
	SET_CLK();
 8000a6a:	2201      	movs	r2, #1
 8000a6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a70:	4808      	ldr	r0, [pc, #32]	; (8000a94 <I2C_NAck+0x44>)
 8000a72:	f003 fa83 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000a76:	2001      	movs	r0, #1
 8000a78:	f7ff fea8 	bl	80007cc <delay_us>
	
	CLR_CLK();
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a82:	4804      	ldr	r0, [pc, #16]	; (8000a94 <I2C_NAck+0x44>)
 8000a84:	f003 fa7a 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000a88:	2001      	movs	r0, #1
 8000a8a:	f7ff fe9f 	bl	80007cc <delay_us>
}					 				     
 8000a8e:	bf00      	nop
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	bf00      	nop
 8000a94:	40020c00 	.word	0x40020c00

08000a98 <I2C_Send_Byte>:
  * @brief  I2C Send one byte
	* @param  1:ack 0:without ack
  * @retval None
  */   
void I2C_Send_Byte(uint8_t txd)
{                        
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b084      	sub	sp, #16
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]
	uint8_t t;   
	
	SDA_OUT(); 	    
 8000aa2:	f7ff ff09 	bl	80008b8 <SDA_OUT>
	CLR_CLK();       //Put low CLK to send data
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aac:	4825      	ldr	r0, [pc, #148]	; (8000b44 <I2C_Send_Byte+0xac>)
 8000aae:	f003 fa65 	bl	8003f7c <HAL_GPIO_WritePin>
	
	for(t=0;t<8;t++)
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	73fb      	strb	r3, [r7, #15]
 8000ab6:	e02b      	b.n	8000b10 <I2C_Send_Byte+0x78>
	{              
		if(txd&0x80)
 8000ab8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	da06      	bge.n	8000ace <I2C_Send_Byte+0x36>
			SET_SDA();
 8000ac0:	2201      	movs	r2, #1
 8000ac2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ac6:	481f      	ldr	r0, [pc, #124]	; (8000b44 <I2C_Send_Byte+0xac>)
 8000ac8:	f003 fa58 	bl	8003f7c <HAL_GPIO_WritePin>
 8000acc:	e005      	b.n	8000ada <I2C_Send_Byte+0x42>
		else	
			CLR_SDA();
 8000ace:	2200      	movs	r2, #0
 8000ad0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ad4:	481b      	ldr	r0, [pc, #108]	; (8000b44 <I2C_Send_Byte+0xac>)
 8000ad6:	f003 fa51 	bl	8003f7c <HAL_GPIO_WritePin>
		
		txd<<=1; 
 8000ada:	79fb      	ldrb	r3, [r7, #7]
 8000adc:	005b      	lsls	r3, r3, #1
 8000ade:	71fb      	strb	r3, [r7, #7]
		delay_us(1);	
 8000ae0:	2001      	movs	r0, #1
 8000ae2:	f7ff fe73 	bl	80007cc <delay_us>
		
		SET_CLK();
 8000ae6:	2201      	movs	r2, #1
 8000ae8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aec:	4815      	ldr	r0, [pc, #84]	; (8000b44 <I2C_Send_Byte+0xac>)
 8000aee:	f003 fa45 	bl	8003f7c <HAL_GPIO_WritePin>
		delay_us(1);
 8000af2:	2001      	movs	r0, #1
 8000af4:	f7ff fe6a 	bl	80007cc <delay_us>
		CLR_CLK();	
 8000af8:	2200      	movs	r2, #0
 8000afa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000afe:	4811      	ldr	r0, [pc, #68]	; (8000b44 <I2C_Send_Byte+0xac>)
 8000b00:	f003 fa3c 	bl	8003f7c <HAL_GPIO_WritePin>
		delay_us(1);
 8000b04:	2001      	movs	r0, #1
 8000b06:	f7ff fe61 	bl	80007cc <delay_us>
	for(t=0;t<8;t++)
 8000b0a:	7bfb      	ldrb	r3, [r7, #15]
 8000b0c:	3301      	adds	r3, #1
 8000b0e:	73fb      	strb	r3, [r7, #15]
 8000b10:	7bfb      	ldrb	r3, [r7, #15]
 8000b12:	2b07      	cmp	r3, #7
 8000b14:	d9d0      	bls.n	8000ab8 <I2C_Send_Byte+0x20>
	}	 
	
	SET_SDA();
 8000b16:	2201      	movs	r2, #1
 8000b18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b1c:	4809      	ldr	r0, [pc, #36]	; (8000b44 <I2C_Send_Byte+0xac>)
 8000b1e:	f003 fa2d 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000b22:	2001      	movs	r0, #1
 8000b24:	f7ff fe52 	bl	80007cc <delay_us>
	CLR_CLK();	
 8000b28:	2200      	movs	r2, #0
 8000b2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b2e:	4805      	ldr	r0, [pc, #20]	; (8000b44 <I2C_Send_Byte+0xac>)
 8000b30:	f003 fa24 	bl	8003f7c <HAL_GPIO_WritePin>
	delay_us(1);
 8000b34:	2001      	movs	r0, #1
 8000b36:	f7ff fe49 	bl	80007cc <delay_us>
} 	    
 8000b3a:	bf00      	nop
 8000b3c:	3710      	adds	r7, #16
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	bf00      	nop
 8000b44:	40020c00 	.word	0x40020c00

08000b48 <I2C_Read_Byte>:
  * @brief  I2C read one byte
	* @param  1:ack 0:without ack
  * @retval read value
  */
uint8_t I2C_Read_Byte(unsigned char ack)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b084      	sub	sp, #16
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	4603      	mov	r3, r0
 8000b50:	71fb      	strb	r3, [r7, #7]
	unsigned char i,receive=0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	73bb      	strb	r3, [r7, #14]
 	SDA_IN();         //SDA set in
 8000b56:	f7ff fe97 	bl	8000888 <SDA_IN>
  for(i=0;i<8;i++ )
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	73fb      	strb	r3, [r7, #15]
 8000b5e:	e022      	b.n	8000ba6 <I2C_Read_Byte+0x5e>
	{
    CLR_CLK(); 	    	   
 8000b60:	2200      	movs	r2, #0
 8000b62:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b66:	481b      	ldr	r0, [pc, #108]	; (8000bd4 <I2C_Read_Byte+0x8c>)
 8000b68:	f003 fa08 	bl	8003f7c <HAL_GPIO_WritePin>
		delay_us(1);
 8000b6c:	2001      	movs	r0, #1
 8000b6e:	f7ff fe2d 	bl	80007cc <delay_us>
		SET_CLK();
 8000b72:	2201      	movs	r2, #1
 8000b74:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b78:	4816      	ldr	r0, [pc, #88]	; (8000bd4 <I2C_Read_Byte+0x8c>)
 8000b7a:	f003 f9ff 	bl	8003f7c <HAL_GPIO_WritePin>
    receive<<=1;
 8000b7e:	7bbb      	ldrb	r3, [r7, #14]
 8000b80:	005b      	lsls	r3, r3, #1
 8000b82:	73bb      	strb	r3, [r7, #14]
    if(READ_SDA())receive++; 
 8000b84:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b88:	4812      	ldr	r0, [pc, #72]	; (8000bd4 <I2C_Read_Byte+0x8c>)
 8000b8a:	f003 f9df 	bl	8003f4c <HAL_GPIO_ReadPin>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d002      	beq.n	8000b9a <I2C_Read_Byte+0x52>
 8000b94:	7bbb      	ldrb	r3, [r7, #14]
 8000b96:	3301      	adds	r3, #1
 8000b98:	73bb      	strb	r3, [r7, #14]
		delay_us(1);		
 8000b9a:	2001      	movs	r0, #1
 8000b9c:	f7ff fe16 	bl	80007cc <delay_us>
  for(i=0;i<8;i++ )
 8000ba0:	7bfb      	ldrb	r3, [r7, #15]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	73fb      	strb	r3, [r7, #15]
 8000ba6:	7bfb      	ldrb	r3, [r7, #15]
 8000ba8:	2b07      	cmp	r3, #7
 8000baa:	d9d9      	bls.n	8000b60 <I2C_Read_Byte+0x18>
	}	 
	CLR_CLK(); 	
 8000bac:	2200      	movs	r2, #0
 8000bae:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bb2:	4808      	ldr	r0, [pc, #32]	; (8000bd4 <I2C_Read_Byte+0x8c>)
 8000bb4:	f003 f9e2 	bl	8003f7c <HAL_GPIO_WritePin>
	if (!ack)I2C_NAck();   //sent nACK
 8000bb8:	79fb      	ldrb	r3, [r7, #7]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d102      	bne.n	8000bc4 <I2C_Read_Byte+0x7c>
 8000bbe:	f7ff ff47 	bl	8000a50 <I2C_NAck>
 8000bc2:	e001      	b.n	8000bc8 <I2C_Read_Byte+0x80>
	else I2C_Ack();        //sent ACK   
 8000bc4:	f7ff ff1a 	bl	80009fc <I2C_Ack>
	
 	return receive;
 8000bc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3710      	adds	r7, #16
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40020c00 	.word	0x40020c00

08000bd8 <I2C_WriteReg>:
                   -0  succeed
									 -1  error
* Attention		 : None
*******************************************************************************/
uint8_t I2C_WriteReg(uint8_t I2c_Addr,uint16_t reg,uint8_t *buf,uint8_t len)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	b084      	sub	sp, #16
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	603a      	str	r2, [r7, #0]
 8000be0:	461a      	mov	r2, r3
 8000be2:	4603      	mov	r3, r0
 8000be4:	71fb      	strb	r3, [r7, #7]
 8000be6:	460b      	mov	r3, r1
 8000be8:	80bb      	strh	r3, [r7, #4]
 8000bea:	4613      	mov	r3, r2
 8000bec:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
	uint8_t ret=0;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	73bb      	strb	r3, [r7, #14]
	I2C_Start();	
 8000bf2:	f7ff fe79 	bl	80008e8 <I2C_Start>
	
 	I2C_Send_Byte(I2c_Addr);   //Slaver Addr
 8000bf6:	79fb      	ldrb	r3, [r7, #7]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff ff4d 	bl	8000a98 <I2C_Send_Byte>
	I2C_Wait_Ack();
 8000bfe:	f7ff fec3 	bl	8000988 <I2C_Wait_Ack>

#ifdef I2C_MEMADD_16BIT
	I2C_Send_Byte(reg>>8);   	     //Data Addr high
 8000c02:	88bb      	ldrh	r3, [r7, #4]
 8000c04:	0a1b      	lsrs	r3, r3, #8
 8000c06:	b29b      	uxth	r3, r3
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f7ff ff44 	bl	8000a98 <I2C_Send_Byte>
	I2C_Wait_Ack(); 
 8000c10:	f7ff feba 	bl	8000988 <I2C_Wait_Ack>
#endif
	
	I2C_Send_Byte(reg&0xFF);   	   //Data Addr low
 8000c14:	88bb      	ldrh	r3, [r7, #4]
 8000c16:	b2db      	uxtb	r3, r3
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f7ff ff3d 	bl	8000a98 <I2C_Send_Byte>
	I2C_Wait_Ack(); 	
 8000c1e:	f7ff feb3 	bl	8000988 <I2C_Wait_Ack>
 
	for(i=0;i<len;i++)
 8000c22:	2300      	movs	r3, #0
 8000c24:	73fb      	strb	r3, [r7, #15]
 8000c26:	e010      	b.n	8000c4a <I2C_WriteReg+0x72>
	{	   
    I2C_Send_Byte(buf[i]);  
 8000c28:	7bfb      	ldrb	r3, [r7, #15]
 8000c2a:	683a      	ldr	r2, [r7, #0]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	4618      	mov	r0, r3
 8000c32:	f7ff ff31 	bl	8000a98 <I2C_Send_Byte>
		ret=I2C_Wait_Ack();
 8000c36:	f7ff fea7 	bl	8000988 <I2C_Wait_Ack>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	73bb      	strb	r3, [r7, #14]
		if(ret)break;  
 8000c3e:	7bbb      	ldrb	r3, [r7, #14]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d107      	bne.n	8000c54 <I2C_WriteReg+0x7c>
	for(i=0;i<len;i++)
 8000c44:	7bfb      	ldrb	r3, [r7, #15]
 8000c46:	3301      	adds	r3, #1
 8000c48:	73fb      	strb	r3, [r7, #15]
 8000c4a:	7bfa      	ldrb	r2, [r7, #15]
 8000c4c:	79bb      	ldrb	r3, [r7, #6]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d3ea      	bcc.n	8000c28 <I2C_WriteReg+0x50>
 8000c52:	e000      	b.n	8000c56 <I2C_WriteReg+0x7e>
		if(ret)break;  
 8000c54:	bf00      	nop
	}
  I2C_Stop();					
 8000c56:	f7ff fe73 	bl	8000940 <I2C_Stop>
	return ret; 
 8000c5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <I2C_ReadReg>:
* Output         : None
* Return         : None
* Attention		 : None
*******************************************************************************/		  
void I2C_ReadReg(uint8_t I2c_Addr,uint16_t reg,uint8_t *buf,uint8_t len)
{
 8000c64:	b590      	push	{r4, r7, lr}
 8000c66:	b085      	sub	sp, #20
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	603a      	str	r2, [r7, #0]
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	4603      	mov	r3, r0
 8000c70:	71fb      	strb	r3, [r7, #7]
 8000c72:	460b      	mov	r3, r1
 8000c74:	80bb      	strh	r3, [r7, #4]
 8000c76:	4613      	mov	r3, r2
 8000c78:	71bb      	strb	r3, [r7, #6]
	uint8_t i;
 	I2C_Start();	
 8000c7a:	f7ff fe35 	bl	80008e8 <I2C_Start>
 	I2C_Send_Byte(I2c_Addr);  
 8000c7e:	79fb      	ldrb	r3, [r7, #7]
 8000c80:	4618      	mov	r0, r3
 8000c82:	f7ff ff09 	bl	8000a98 <I2C_Send_Byte>
	I2C_Wait_Ack();
 8000c86:	f7ff fe7f 	bl	8000988 <I2C_Wait_Ack>
	
#ifdef I2C_MEMADD_16BIT
	I2C_Send_Byte(reg>>8);   	     //Data Addr high
 8000c8a:	88bb      	ldrh	r3, [r7, #4]
 8000c8c:	0a1b      	lsrs	r3, r3, #8
 8000c8e:	b29b      	uxth	r3, r3
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	4618      	mov	r0, r3
 8000c94:	f7ff ff00 	bl	8000a98 <I2C_Send_Byte>
	I2C_Wait_Ack(); 
 8000c98:	f7ff fe76 	bl	8000988 <I2C_Wait_Ack>
#endif
	
	I2C_Send_Byte(reg&0xFF);   	   //Data Addr low
 8000c9c:	88bb      	ldrh	r3, [r7, #4]
 8000c9e:	b2db      	uxtb	r3, r3
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f7ff fef9 	bl	8000a98 <I2C_Send_Byte>
	I2C_Wait_Ack(); 	 										  		   
 8000ca6:	f7ff fe6f 	bl	8000988 <I2C_Wait_Ack>
  I2C_Stop(); 
 8000caa:	f7ff fe49 	bl	8000940 <I2C_Stop>
  
 	I2C_Start();  	 	   
 8000cae:	f7ff fe1b 	bl	80008e8 <I2C_Start>
	I2C_Send_Byte(I2c_Addr+1);     
 8000cb2:	79fb      	ldrb	r3, [r7, #7]
 8000cb4:	3301      	adds	r3, #1
 8000cb6:	b2db      	uxtb	r3, r3
 8000cb8:	4618      	mov	r0, r3
 8000cba:	f7ff feed 	bl	8000a98 <I2C_Send_Byte>
	I2C_Wait_Ack();		
 8000cbe:	f7ff fe63 	bl	8000988 <I2C_Wait_Ack>
	
	for(i=0;i<len;i++)
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	73fb      	strb	r3, [r7, #15]
 8000cc6:	e013      	b.n	8000cf0 <I2C_ReadReg+0x8c>
	{	   
    buf[i]=I2C_Read_Byte(i==(len-1)?0:1); 
 8000cc8:	7bfa      	ldrb	r2, [r7, #15]
 8000cca:	79bb      	ldrb	r3, [r7, #6]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	429a      	cmp	r2, r3
 8000cd0:	bf14      	ite	ne
 8000cd2:	2301      	movne	r3, #1
 8000cd4:	2300      	moveq	r3, #0
 8000cd6:	b2db      	uxtb	r3, r3
 8000cd8:	4619      	mov	r1, r3
 8000cda:	7bfb      	ldrb	r3, [r7, #15]
 8000cdc:	683a      	ldr	r2, [r7, #0]
 8000cde:	18d4      	adds	r4, r2, r3
 8000ce0:	4608      	mov	r0, r1
 8000ce2:	f7ff ff31 	bl	8000b48 <I2C_Read_Byte>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	7023      	strb	r3, [r4, #0]
	for(i=0;i<len;i++)
 8000cea:	7bfb      	ldrb	r3, [r7, #15]
 8000cec:	3301      	adds	r3, #1
 8000cee:	73fb      	strb	r3, [r7, #15]
 8000cf0:	7bfa      	ldrb	r2, [r7, #15]
 8000cf2:	79bb      	ldrb	r3, [r7, #6]
 8000cf4:	429a      	cmp	r2, r3
 8000cf6:	d3e7      	bcc.n	8000cc8 <I2C_ReadReg+0x64>
	} 
  I2C_Stop();   
 8000cf8:	f7ff fe22 	bl	8000940 <I2C_Stop>
}
 8000cfc:	bf00      	nop
 8000cfe:	3714      	adds	r7, #20
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bd90      	pop	{r4, r7, pc}

08000d04 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{    
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0

//  /* Assert backlight LCD_BL_CTRL pin */
//  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_PORT, LCD_BL_CTRL_PIN, GPIO_PIN_SET);

  /* Initialize the SDRAM */
  BSP_SDRAM_Init();
 8000d08:	f000 fdba 	bl	8001880 <BSP_SDRAM_Init>
    
  /* Initialize the font */
  BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8000d0c:	4802      	ldr	r0, [pc, #8]	; (8000d18 <BSP_LCD_Init+0x14>)
 8000d0e:	f000 f8c3 	bl	8000e98 <BSP_LCD_SetFont>

  
  return LCD_OK;
 8000d12:	2300      	movs	r3, #0
}
 8000d14:	4618      	mov	r0, r3
 8000d16:	bd80      	pop	{r7, pc}
 8000d18:	20000000 	.word	0x20000000

08000d1c <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.
  * @retval Used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageWidth;
 8000d20:	4b06      	ldr	r3, [pc, #24]	; (8000d3c <BSP_LCD_GetXSize+0x20>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	4a06      	ldr	r2, [pc, #24]	; (8000d40 <BSP_LCD_GetXSize+0x24>)
 8000d26:	2134      	movs	r1, #52	; 0x34
 8000d28:	fb01 f303 	mul.w	r3, r1, r3
 8000d2c:	4413      	add	r3, r2
 8000d2e:	3360      	adds	r3, #96	; 0x60
 8000d30:	681b      	ldr	r3, [r3, #0]
}
 8000d32:	4618      	mov	r0, r3
 8000d34:	46bd      	mov	sp, r7
 8000d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3a:	4770      	bx	lr
 8000d3c:	200000ac 	.word	0x200000ac
 8000d40:	20000360 	.word	0x20000360

08000d44 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.
  * @retval Used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8000d44:	b480      	push	{r7}
 8000d46:	af00      	add	r7, sp, #0
  return hLtdcHandler.LayerCfg[ActiveLayer].ImageHeight;
 8000d48:	4b06      	ldr	r3, [pc, #24]	; (8000d64 <BSP_LCD_GetYSize+0x20>)
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	4a06      	ldr	r2, [pc, #24]	; (8000d68 <BSP_LCD_GetYSize+0x24>)
 8000d4e:	2134      	movs	r1, #52	; 0x34
 8000d50:	fb01 f303 	mul.w	r3, r1, r3
 8000d54:	4413      	add	r3, r2
 8000d56:	3364      	adds	r3, #100	; 0x64
 8000d58:	681b      	ldr	r3, [r3, #0]
}
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	200000ac 	.word	0x200000ac
 8000d68:	20000360 	.word	0x20000360

08000d6c <BSP_LCD_SelectLayer>:
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: Layer foreground or background
  * @retval None
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8000d74:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <BSP_LCD_SelectLayer+0x1c>)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	6013      	str	r3, [r2, #0]
} 
 8000d7a:	bf00      	nop
 8000d7c:	370c      	adds	r7, #12
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr
 8000d86:	bf00      	nop
 8000d88:	200000ac 	.word	0x200000ac

08000d8c <BSP_LCD_SetLayerVisible>:
  *            @arg  ENABLE
  *            @arg  DISABLE 
  * @retval None
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState State)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	460b      	mov	r3, r1
 8000d96:	70fb      	strb	r3, [r7, #3]
  if(State == ENABLE)
 8000d98:	78fb      	ldrb	r3, [r7, #3]
 8000d9a:	2b01      	cmp	r3, #1
 8000d9c:	d112      	bne.n	8000dc4 <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&hLtdcHandler, LayerIndex);
 8000d9e:	4b19      	ldr	r3, [pc, #100]	; (8000e04 <BSP_LCD_SetLayerVisible+0x78>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	461a      	mov	r2, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	01db      	lsls	r3, r3, #7
 8000da8:	4413      	add	r3, r2
 8000daa:	3384      	adds	r3, #132	; 0x84
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a15      	ldr	r2, [pc, #84]	; (8000e04 <BSP_LCD_SetLayerVisible+0x78>)
 8000db0:	6812      	ldr	r2, [r2, #0]
 8000db2:	4611      	mov	r1, r2
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	01d2      	lsls	r2, r2, #7
 8000db8:	440a      	add	r2, r1
 8000dba:	3284      	adds	r2, #132	; 0x84
 8000dbc:	f043 0301 	orr.w	r3, r3, #1
 8000dc0:	6013      	str	r3, [r2, #0]
 8000dc2:	e011      	b.n	8000de8 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&hLtdcHandler, LayerIndex);
 8000dc4:	4b0f      	ldr	r3, [pc, #60]	; (8000e04 <BSP_LCD_SetLayerVisible+0x78>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	461a      	mov	r2, r3
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	01db      	lsls	r3, r3, #7
 8000dce:	4413      	add	r3, r2
 8000dd0:	3384      	adds	r3, #132	; 0x84
 8000dd2:	681b      	ldr	r3, [r3, #0]
 8000dd4:	4a0b      	ldr	r2, [pc, #44]	; (8000e04 <BSP_LCD_SetLayerVisible+0x78>)
 8000dd6:	6812      	ldr	r2, [r2, #0]
 8000dd8:	4611      	mov	r1, r2
 8000dda:	687a      	ldr	r2, [r7, #4]
 8000ddc:	01d2      	lsls	r2, r2, #7
 8000dde:	440a      	add	r2, r1
 8000de0:	3284      	adds	r2, #132	; 0x84
 8000de2:	f023 0301 	bic.w	r3, r3, #1
 8000de6:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&hLtdcHandler);
 8000de8:	4b06      	ldr	r3, [pc, #24]	; (8000e04 <BSP_LCD_SetLayerVisible+0x78>)
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000dee:	4b05      	ldr	r3, [pc, #20]	; (8000e04 <BSP_LCD_SetLayerVisible+0x78>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f042 0201 	orr.w	r2, r2, #1
 8000df6:	625a      	str	r2, [r3, #36]	; 0x24
} 
 8000df8:	bf00      	nop
 8000dfa:	370c      	adds	r7, #12
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e02:	4770      	bx	lr
 8000e04:	20000360 	.word	0x20000360

08000e08 <BSP_LCD_SetTextColor>:
  * @brief  Sets the LCD text color.
  * @param  Color: Text color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	b083      	sub	sp, #12
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8000e10:	4b07      	ldr	r3, [pc, #28]	; (8000e30 <BSP_LCD_SetTextColor+0x28>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4907      	ldr	r1, [pc, #28]	; (8000e34 <BSP_LCD_SetTextColor+0x2c>)
 8000e16:	4613      	mov	r3, r2
 8000e18:	005b      	lsls	r3, r3, #1
 8000e1a:	4413      	add	r3, r2
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	440b      	add	r3, r1
 8000e20:	687a      	ldr	r2, [r7, #4]
 8000e22:	601a      	str	r2, [r3, #0]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	200000ac 	.word	0x200000ac
 8000e34:	200000b0 	.word	0x200000b0

08000e38 <BSP_LCD_SetBackColor>:
  * @brief  Sets the LCD background color.
  * @param  Color: Layer background color code ARGB(8-8-8-8)
  * @retval None
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8000e40:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <BSP_LCD_SetBackColor+0x2c>)
 8000e42:	681a      	ldr	r2, [r3, #0]
 8000e44:	4908      	ldr	r1, [pc, #32]	; (8000e68 <BSP_LCD_SetBackColor+0x30>)
 8000e46:	4613      	mov	r3, r2
 8000e48:	005b      	lsls	r3, r3, #1
 8000e4a:	4413      	add	r3, r2
 8000e4c:	009b      	lsls	r3, r3, #2
 8000e4e:	440b      	add	r3, r1
 8000e50:	3304      	adds	r3, #4
 8000e52:	687a      	ldr	r2, [r7, #4]
 8000e54:	601a      	str	r2, [r3, #0]
}
 8000e56:	bf00      	nop
 8000e58:	370c      	adds	r7, #12
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e60:	4770      	bx	lr
 8000e62:	bf00      	nop
 8000e64:	200000ac 	.word	0x200000ac
 8000e68:	200000b0 	.word	0x200000b0

08000e6c <BSP_LCD_GetBackColor>:
/**
  * @brief  Gets the LCD background color.
  * @retval Used background colour
  */
uint32_t BSP_LCD_GetBackColor(void)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	af00      	add	r7, sp, #0
  return DrawProp[ActiveLayer].BackColor;
 8000e70:	4b07      	ldr	r3, [pc, #28]	; (8000e90 <BSP_LCD_GetBackColor+0x24>)
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	4907      	ldr	r1, [pc, #28]	; (8000e94 <BSP_LCD_GetBackColor+0x28>)
 8000e76:	4613      	mov	r3, r2
 8000e78:	005b      	lsls	r3, r3, #1
 8000e7a:	4413      	add	r3, r2
 8000e7c:	009b      	lsls	r3, r3, #2
 8000e7e:	440b      	add	r3, r1
 8000e80:	3304      	adds	r3, #4
 8000e82:	681b      	ldr	r3, [r3, #0]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	46bd      	mov	sp, r7
 8000e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8c:	4770      	bx	lr
 8000e8e:	bf00      	nop
 8000e90:	200000ac 	.word	0x200000ac
 8000e94:	200000b0 	.word	0x200000b0

08000e98 <BSP_LCD_SetFont>:
  * @brief  Sets the LCD text font.
  * @param  fonts: Layer font to be used
  * @retval None
  */
void BSP_LCD_SetFont(sFONT *fonts)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = fonts;
 8000ea0:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <BSP_LCD_SetFont+0x2c>)
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	4908      	ldr	r1, [pc, #32]	; (8000ec8 <BSP_LCD_SetFont+0x30>)
 8000ea6:	4613      	mov	r3, r2
 8000ea8:	005b      	lsls	r3, r3, #1
 8000eaa:	4413      	add	r3, r2
 8000eac:	009b      	lsls	r3, r3, #2
 8000eae:	440b      	add	r3, r1
 8000eb0:	3308      	adds	r3, #8
 8000eb2:	687a      	ldr	r2, [r7, #4]
 8000eb4:	601a      	str	r2, [r3, #0]
}
 8000eb6:	bf00      	nop
 8000eb8:	370c      	adds	r7, #12
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	200000ac 	.word	0x200000ac
 8000ec8:	200000b0 	.word	0x200000b0

08000ecc <BSP_LCD_Clear>:
  * @brief  Clears the hole LCD.
  * @param  Color: Color of the background
  * @retval None
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8000ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ece:	b085      	sub	sp, #20
 8000ed0:	af02      	add	r7, sp, #8
 8000ed2:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  LL_FillBuffer(ActiveLayer, (uint32_t *)(hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8000ed4:	4b0f      	ldr	r3, [pc, #60]	; (8000f14 <BSP_LCD_Clear+0x48>)
 8000ed6:	681c      	ldr	r4, [r3, #0]
 8000ed8:	4b0e      	ldr	r3, [pc, #56]	; (8000f14 <BSP_LCD_Clear+0x48>)
 8000eda:	681b      	ldr	r3, [r3, #0]
 8000edc:	4a0e      	ldr	r2, [pc, #56]	; (8000f18 <BSP_LCD_Clear+0x4c>)
 8000ede:	2134      	movs	r1, #52	; 0x34
 8000ee0:	fb01 f303 	mul.w	r3, r1, r3
 8000ee4:	4413      	add	r3, r2
 8000ee6:	335c      	adds	r3, #92	; 0x5c
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	461d      	mov	r5, r3
 8000eec:	f7ff ff16 	bl	8000d1c <BSP_LCD_GetXSize>
 8000ef0:	4606      	mov	r6, r0
 8000ef2:	f7ff ff27 	bl	8000d44 <BSP_LCD_GetYSize>
 8000ef6:	4602      	mov	r2, r0
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	9301      	str	r3, [sp, #4]
 8000efc:	2300      	movs	r3, #0
 8000efe:	9300      	str	r3, [sp, #0]
 8000f00:	4613      	mov	r3, r2
 8000f02:	4632      	mov	r2, r6
 8000f04:	4629      	mov	r1, r5
 8000f06:	4620      	mov	r0, r4
 8000f08:	f000 fc60 	bl	80017cc <LL_FillBuffer>
}
 8000f0c:	bf00      	nop
 8000f0e:	370c      	adds	r7, #12
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f14:	200000ac 	.word	0x200000ac
 8000f18:	20000360 	.word	0x20000360

08000f1c <BSP_LCD_DisplayChar>:
  * @param  Ascii: Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E 
  * @retval None
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	80fb      	strh	r3, [r7, #6]
 8000f26:	460b      	mov	r3, r1
 8000f28:	80bb      	strh	r3, [r7, #4]
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8000f2e:	4b1b      	ldr	r3, [pc, #108]	; (8000f9c <BSP_LCD_DisplayChar+0x80>)
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	491b      	ldr	r1, [pc, #108]	; (8000fa0 <BSP_LCD_DisplayChar+0x84>)
 8000f34:	4613      	mov	r3, r2
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	4413      	add	r3, r2
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	440b      	add	r3, r1
 8000f3e:	3308      	adds	r3, #8
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	6819      	ldr	r1, [r3, #0]
 8000f44:	78fb      	ldrb	r3, [r7, #3]
 8000f46:	f1a3 0020 	sub.w	r0, r3, #32
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8000f4a:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <BSP_LCD_DisplayChar+0x80>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	4c14      	ldr	r4, [pc, #80]	; (8000fa0 <BSP_LCD_DisplayChar+0x84>)
 8000f50:	4613      	mov	r3, r2
 8000f52:	005b      	lsls	r3, r3, #1
 8000f54:	4413      	add	r3, r2
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	4423      	add	r3, r4
 8000f5a:	3308      	adds	r3, #8
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8000f60:	fb03 f000 	mul.w	r0, r3, r0
    DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 8000f64:	4b0d      	ldr	r3, [pc, #52]	; (8000f9c <BSP_LCD_DisplayChar+0x80>)
 8000f66:	681a      	ldr	r2, [r3, #0]
 8000f68:	4c0d      	ldr	r4, [pc, #52]	; (8000fa0 <BSP_LCD_DisplayChar+0x84>)
 8000f6a:	4613      	mov	r3, r2
 8000f6c:	005b      	lsls	r3, r3, #1
 8000f6e:	4413      	add	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	4423      	add	r3, r4
 8000f74:	3308      	adds	r3, #8
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	889b      	ldrh	r3, [r3, #4]
 8000f7a:	3307      	adds	r3, #7
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	da00      	bge.n	8000f82 <BSP_LCD_DisplayChar+0x66>
 8000f80:	3307      	adds	r3, #7
 8000f82:	10db      	asrs	r3, r3, #3
 8000f84:	fb03 f300 	mul.w	r3, r3, r0
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8000f88:	18ca      	adds	r2, r1, r3
 8000f8a:	88b9      	ldrh	r1, [r7, #4]
 8000f8c:	88fb      	ldrh	r3, [r7, #6]
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f000 fb64 	bl	800165c <DrawChar>
}
 8000f94:	bf00      	nop
 8000f96:	370c      	adds	r7, #12
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd90      	pop	{r4, r7, pc}
 8000f9c:	200000ac 	.word	0x200000ac
 8000fa0:	200000b0 	.word	0x200000b0

08000fa4 <BSP_LCD_DisplayStringAt>:
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE   
  * @retval None
  */
void BSP_LCD_DisplayStringAt(uint16_t Xpos, uint16_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8000fa4:	b5b0      	push	{r4, r5, r7, lr}
 8000fa6:	b088      	sub	sp, #32
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	60ba      	str	r2, [r7, #8]
 8000fac:	461a      	mov	r2, r3
 8000fae:	4603      	mov	r3, r0
 8000fb0:	81fb      	strh	r3, [r7, #14]
 8000fb2:	460b      	mov	r3, r1
 8000fb4:	81bb      	strh	r3, [r7, #12]
 8000fb6:	4613      	mov	r3, r2
 8000fb8:	71fb      	strb	r3, [r7, #7]
  uint16_t ref_column = 1, i = 0;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	83fb      	strh	r3, [r7, #30]
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	61bb      	str	r3, [r7, #24]
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = Text;
 8000fca:	68bb      	ldr	r3, [r7, #8]
 8000fcc:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 8000fce:	e002      	b.n	8000fd6 <BSP_LCD_DisplayStringAt+0x32>
 8000fd0:	69bb      	ldr	r3, [r7, #24]
 8000fd2:	3301      	adds	r3, #1
 8000fd4:	61bb      	str	r3, [r7, #24]
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	1c5a      	adds	r2, r3, #1
 8000fda:	617a      	str	r2, [r7, #20]
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d1f6      	bne.n	8000fd0 <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 8000fe2:	f7ff fe9b 	bl	8000d1c <BSP_LCD_GetXSize>
 8000fe6:	4b4f      	ldr	r3, [pc, #316]	; (8001124 <BSP_LCD_DisplayStringAt+0x180>)
 8000fe8:	681a      	ldr	r2, [r3, #0]
 8000fea:	494f      	ldr	r1, [pc, #316]	; (8001128 <BSP_LCD_DisplayStringAt+0x184>)
 8000fec:	4613      	mov	r3, r2
 8000fee:	005b      	lsls	r3, r3, #1
 8000ff0:	4413      	add	r3, r2
 8000ff2:	009b      	lsls	r3, r3, #2
 8000ff4:	440b      	add	r3, r1
 8000ff6:	3308      	adds	r3, #8
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	889b      	ldrh	r3, [r3, #4]
 8000ffc:	fbb0 f3f3 	udiv	r3, r0, r3
 8001000:	613b      	str	r3, [r7, #16]
  
  switch (Mode)
 8001002:	79fb      	ldrb	r3, [r7, #7]
 8001004:	2b02      	cmp	r3, #2
 8001006:	d01c      	beq.n	8001042 <BSP_LCD_DisplayStringAt+0x9e>
 8001008:	2b03      	cmp	r3, #3
 800100a:	d017      	beq.n	800103c <BSP_LCD_DisplayStringAt+0x98>
 800100c:	2b01      	cmp	r3, #1
 800100e:	d12e      	bne.n	800106e <BSP_LCD_DisplayStringAt+0xca>
  {
  case CENTER_MODE:
    {
      ref_column = Xpos + ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 8001010:	693a      	ldr	r2, [r7, #16]
 8001012:	69bb      	ldr	r3, [r7, #24]
 8001014:	1ad1      	subs	r1, r2, r3
 8001016:	4b43      	ldr	r3, [pc, #268]	; (8001124 <BSP_LCD_DisplayStringAt+0x180>)
 8001018:	681a      	ldr	r2, [r3, #0]
 800101a:	4843      	ldr	r0, [pc, #268]	; (8001128 <BSP_LCD_DisplayStringAt+0x184>)
 800101c:	4613      	mov	r3, r2
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	4413      	add	r3, r2
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4403      	add	r3, r0
 8001026:	3308      	adds	r3, #8
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	889b      	ldrh	r3, [r3, #4]
 800102c:	fb03 f301 	mul.w	r3, r3, r1
 8001030:	085b      	lsrs	r3, r3, #1
 8001032:	b29a      	uxth	r2, r3
 8001034:	89fb      	ldrh	r3, [r7, #14]
 8001036:	4413      	add	r3, r2
 8001038:	83fb      	strh	r3, [r7, #30]
      break;
 800103a:	e01b      	b.n	8001074 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case LEFT_MODE:
    {
      ref_column = Xpos;
 800103c:	89fb      	ldrh	r3, [r7, #14]
 800103e:	83fb      	strh	r3, [r7, #30]
      break;
 8001040:	e018      	b.n	8001074 <BSP_LCD_DisplayStringAt+0xd0>
    }
  case RIGHT_MODE:
    {
      ref_column = - Xpos + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 8001042:	693a      	ldr	r2, [r7, #16]
 8001044:	69bb      	ldr	r3, [r7, #24]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	b299      	uxth	r1, r3
 800104a:	4b36      	ldr	r3, [pc, #216]	; (8001124 <BSP_LCD_DisplayStringAt+0x180>)
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	4836      	ldr	r0, [pc, #216]	; (8001128 <BSP_LCD_DisplayStringAt+0x184>)
 8001050:	4613      	mov	r3, r2
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	4413      	add	r3, r2
 8001056:	009b      	lsls	r3, r3, #2
 8001058:	4403      	add	r3, r0
 800105a:	3308      	adds	r3, #8
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	889b      	ldrh	r3, [r3, #4]
 8001060:	fb11 f303 	smulbb	r3, r1, r3
 8001064:	b29a      	uxth	r2, r3
 8001066:	89fb      	ldrh	r3, [r7, #14]
 8001068:	1ad3      	subs	r3, r2, r3
 800106a:	83fb      	strh	r3, [r7, #30]
      break;
 800106c:	e002      	b.n	8001074 <BSP_LCD_DisplayStringAt+0xd0>
    }    
  default:
    {
      ref_column = Xpos;
 800106e:	89fb      	ldrh	r3, [r7, #14]
 8001070:	83fb      	strh	r3, [r7, #30]
      break;
 8001072:	bf00      	nop
    }
  }
  
  /* Check that the Start column is located in the screen */
  if ((ref_column < 1) || (ref_column >= 0x8000))
 8001074:	8bfb      	ldrh	r3, [r7, #30]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <BSP_LCD_DisplayStringAt+0xde>
 800107a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800107e:	2b00      	cmp	r3, #0
 8001080:	da1d      	bge.n	80010be <BSP_LCD_DisplayStringAt+0x11a>
  {
    ref_column = 1;
 8001082:	2301      	movs	r3, #1
 8001084:	83fb      	strh	r3, [r7, #30]
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8001086:	e01a      	b.n	80010be <BSP_LCD_DisplayStringAt+0x11a>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(ref_column, Ypos, *Text);
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	781a      	ldrb	r2, [r3, #0]
 800108c:	89b9      	ldrh	r1, [r7, #12]
 800108e:	8bfb      	ldrh	r3, [r7, #30]
 8001090:	4618      	mov	r0, r3
 8001092:	f7ff ff43 	bl	8000f1c <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    ref_column += DrawProp[ActiveLayer].pFont->Width;
 8001096:	4b23      	ldr	r3, [pc, #140]	; (8001124 <BSP_LCD_DisplayStringAt+0x180>)
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	4923      	ldr	r1, [pc, #140]	; (8001128 <BSP_LCD_DisplayStringAt+0x184>)
 800109c:	4613      	mov	r3, r2
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	4413      	add	r3, r2
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	440b      	add	r3, r1
 80010a6:	3308      	adds	r3, #8
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	889a      	ldrh	r2, [r3, #4]
 80010ac:	8bfb      	ldrh	r3, [r7, #30]
 80010ae:	4413      	add	r3, r2
 80010b0:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    Text++;
 80010b2:	68bb      	ldr	r3, [r7, #8]
 80010b4:	3301      	adds	r3, #1
 80010b6:	60bb      	str	r3, [r7, #8]
    i++;
 80010b8:	8bbb      	ldrh	r3, [r7, #28]
 80010ba:	3301      	adds	r3, #1
 80010bc:	83bb      	strh	r3, [r7, #28]
  while ((*Text != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 80010be:	68bb      	ldr	r3, [r7, #8]
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	bf14      	ite	ne
 80010c6:	2301      	movne	r3, #1
 80010c8:	2300      	moveq	r3, #0
 80010ca:	b2dc      	uxtb	r4, r3
 80010cc:	f7ff fe26 	bl	8000d1c <BSP_LCD_GetXSize>
 80010d0:	4605      	mov	r5, r0
 80010d2:	8bb9      	ldrh	r1, [r7, #28]
 80010d4:	4b13      	ldr	r3, [pc, #76]	; (8001124 <BSP_LCD_DisplayStringAt+0x180>)
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	4813      	ldr	r0, [pc, #76]	; (8001128 <BSP_LCD_DisplayStringAt+0x184>)
 80010da:	4613      	mov	r3, r2
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	4413      	add	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	4403      	add	r3, r0
 80010e4:	3308      	adds	r3, #8
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	889b      	ldrh	r3, [r3, #4]
 80010ea:	fb03 f301 	mul.w	r3, r3, r1
 80010ee:	1aeb      	subs	r3, r5, r3
 80010f0:	b299      	uxth	r1, r3
 80010f2:	4b0c      	ldr	r3, [pc, #48]	; (8001124 <BSP_LCD_DisplayStringAt+0x180>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	480c      	ldr	r0, [pc, #48]	; (8001128 <BSP_LCD_DisplayStringAt+0x184>)
 80010f8:	4613      	mov	r3, r2
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	4413      	add	r3, r2
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	4403      	add	r3, r0
 8001102:	3308      	adds	r3, #8
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	889b      	ldrh	r3, [r3, #4]
 8001108:	4299      	cmp	r1, r3
 800110a:	bf2c      	ite	cs
 800110c:	2301      	movcs	r3, #1
 800110e:	2300      	movcc	r3, #0
 8001110:	b2db      	uxtb	r3, r3
 8001112:	4023      	ands	r3, r4
 8001114:	b2db      	uxtb	r3, r3
 8001116:	2b00      	cmp	r3, #0
 8001118:	d1b6      	bne.n	8001088 <BSP_LCD_DisplayStringAt+0xe4>
  }  
}
 800111a:	bf00      	nop
 800111c:	3720      	adds	r7, #32
 800111e:	46bd      	mov	sp, r7
 8001120:	bdb0      	pop	{r4, r5, r7, pc}
 8001122:	bf00      	nop
 8001124:	200000ac 	.word	0x200000ac
 8001128:	200000b0 	.word	0x200000b0

0800112c <BSP_LCD_DrawHLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800112c:	b5b0      	push	{r4, r5, r7, lr}
 800112e:	b086      	sub	sp, #24
 8001130:	af02      	add	r7, sp, #8
 8001132:	4603      	mov	r3, r0
 8001134:	80fb      	strh	r3, [r7, #6]
 8001136:	460b      	mov	r3, r1
 8001138:	80bb      	strh	r3, [r7, #4]
 800113a:	4613      	mov	r3, r2
 800113c:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 800113e:	2300      	movs	r3, #0
 8001140:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 8001142:	4b26      	ldr	r3, [pc, #152]	; (80011dc <BSP_LCD_DrawHLine+0xb0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a26      	ldr	r2, [pc, #152]	; (80011e0 <BSP_LCD_DrawHLine+0xb4>)
 8001148:	2134      	movs	r1, #52	; 0x34
 800114a:	fb01 f303 	mul.w	r3, r1, r3
 800114e:	4413      	add	r3, r2
 8001150:	3348      	adds	r3, #72	; 0x48
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	2b02      	cmp	r3, #2
 8001156:	d114      	bne.n	8001182 <BSP_LCD_DrawHLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001158:	4b20      	ldr	r3, [pc, #128]	; (80011dc <BSP_LCD_DrawHLine+0xb0>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	4a20      	ldr	r2, [pc, #128]	; (80011e0 <BSP_LCD_DrawHLine+0xb4>)
 800115e:	2134      	movs	r1, #52	; 0x34
 8001160:	fb01 f303 	mul.w	r3, r1, r3
 8001164:	4413      	add	r3, r2
 8001166:	335c      	adds	r3, #92	; 0x5c
 8001168:	681c      	ldr	r4, [r3, #0]
 800116a:	f7ff fdd7 	bl	8000d1c <BSP_LCD_GetXSize>
 800116e:	4602      	mov	r2, r0
 8001170:	88bb      	ldrh	r3, [r7, #4]
 8001172:	fb03 f202 	mul.w	r2, r3, r2
 8001176:	88fb      	ldrh	r3, [r7, #6]
 8001178:	4413      	add	r3, r2
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	4423      	add	r3, r4
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	e013      	b.n	80011aa <BSP_LCD_DrawHLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001182:	4b16      	ldr	r3, [pc, #88]	; (80011dc <BSP_LCD_DrawHLine+0xb0>)
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a16      	ldr	r2, [pc, #88]	; (80011e0 <BSP_LCD_DrawHLine+0xb4>)
 8001188:	2134      	movs	r1, #52	; 0x34
 800118a:	fb01 f303 	mul.w	r3, r1, r3
 800118e:	4413      	add	r3, r2
 8001190:	335c      	adds	r3, #92	; 0x5c
 8001192:	681c      	ldr	r4, [r3, #0]
 8001194:	f7ff fdc2 	bl	8000d1c <BSP_LCD_GetXSize>
 8001198:	4602      	mov	r2, r0
 800119a:	88bb      	ldrh	r3, [r7, #4]
 800119c:	fb03 f202 	mul.w	r2, r3, r2
 80011a0:	88fb      	ldrh	r3, [r7, #6]
 80011a2:	4413      	add	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	4423      	add	r3, r4
 80011a8:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80011aa:	4b0c      	ldr	r3, [pc, #48]	; (80011dc <BSP_LCD_DrawHLine+0xb0>)
 80011ac:	6818      	ldr	r0, [r3, #0]
 80011ae:	68fc      	ldr	r4, [r7, #12]
 80011b0:	887d      	ldrh	r5, [r7, #2]
 80011b2:	4b0a      	ldr	r3, [pc, #40]	; (80011dc <BSP_LCD_DrawHLine+0xb0>)
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	490b      	ldr	r1, [pc, #44]	; (80011e4 <BSP_LCD_DrawHLine+0xb8>)
 80011b8:	4613      	mov	r3, r2
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	4413      	add	r3, r2
 80011be:	009b      	lsls	r3, r3, #2
 80011c0:	440b      	add	r3, r1
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	9301      	str	r3, [sp, #4]
 80011c6:	2300      	movs	r3, #0
 80011c8:	9300      	str	r3, [sp, #0]
 80011ca:	2301      	movs	r3, #1
 80011cc:	462a      	mov	r2, r5
 80011ce:	4621      	mov	r1, r4
 80011d0:	f000 fafc 	bl	80017cc <LL_FillBuffer>
}
 80011d4:	bf00      	nop
 80011d6:	3710      	adds	r7, #16
 80011d8:	46bd      	mov	sp, r7
 80011da:	bdb0      	pop	{r4, r5, r7, pc}
 80011dc:	200000ac 	.word	0x200000ac
 80011e0:	20000360 	.word	0x20000360
 80011e4:	200000b0 	.word	0x200000b0

080011e8 <BSP_LCD_DrawVLine>:
  * @param  Ypos: Y position
  * @param  Length: Line length
  * @retval None
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80011e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011ea:	b087      	sub	sp, #28
 80011ec:	af02      	add	r7, sp, #8
 80011ee:	4603      	mov	r3, r0
 80011f0:	80fb      	strh	r3, [r7, #6]
 80011f2:	460b      	mov	r3, r1
 80011f4:	80bb      	strh	r3, [r7, #4]
 80011f6:	4613      	mov	r3, r2
 80011f8:	807b      	strh	r3, [r7, #2]
  uint32_t  Xaddress = 0;
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80011fe:	4b28      	ldr	r3, [pc, #160]	; (80012a0 <BSP_LCD_DrawVLine+0xb8>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4a28      	ldr	r2, [pc, #160]	; (80012a4 <BSP_LCD_DrawVLine+0xbc>)
 8001204:	2134      	movs	r1, #52	; 0x34
 8001206:	fb01 f303 	mul.w	r3, r1, r3
 800120a:	4413      	add	r3, r2
 800120c:	3348      	adds	r3, #72	; 0x48
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2b02      	cmp	r3, #2
 8001212:	d114      	bne.n	800123e <BSP_LCD_DrawVLine+0x56>
  { /* RGB565 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 2*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8001214:	4b22      	ldr	r3, [pc, #136]	; (80012a0 <BSP_LCD_DrawVLine+0xb8>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a22      	ldr	r2, [pc, #136]	; (80012a4 <BSP_LCD_DrawVLine+0xbc>)
 800121a:	2134      	movs	r1, #52	; 0x34
 800121c:	fb01 f303 	mul.w	r3, r1, r3
 8001220:	4413      	add	r3, r2
 8001222:	335c      	adds	r3, #92	; 0x5c
 8001224:	681c      	ldr	r4, [r3, #0]
 8001226:	f7ff fd79 	bl	8000d1c <BSP_LCD_GetXSize>
 800122a:	4602      	mov	r2, r0
 800122c:	88bb      	ldrh	r3, [r7, #4]
 800122e:	fb03 f202 	mul.w	r2, r3, r2
 8001232:	88fb      	ldrh	r3, [r7, #6]
 8001234:	4413      	add	r3, r2
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	4423      	add	r3, r4
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	e013      	b.n	8001266 <BSP_LCD_DrawVLine+0x7e>
  }
  else
  { /* ARGB8888 format */
    Xaddress = (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800123e:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <BSP_LCD_DrawVLine+0xb8>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a18      	ldr	r2, [pc, #96]	; (80012a4 <BSP_LCD_DrawVLine+0xbc>)
 8001244:	2134      	movs	r1, #52	; 0x34
 8001246:	fb01 f303 	mul.w	r3, r1, r3
 800124a:	4413      	add	r3, r2
 800124c:	335c      	adds	r3, #92	; 0x5c
 800124e:	681c      	ldr	r4, [r3, #0]
 8001250:	f7ff fd64 	bl	8000d1c <BSP_LCD_GetXSize>
 8001254:	4602      	mov	r2, r0
 8001256:	88bb      	ldrh	r3, [r7, #4]
 8001258:	fb03 f202 	mul.w	r2, r3, r2
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	4413      	add	r3, r2
 8001260:	009b      	lsls	r3, r3, #2
 8001262:	4423      	add	r3, r4
 8001264:	60fb      	str	r3, [r7, #12]
  }
  
  /* Write line */
  LL_FillBuffer(ActiveLayer, (uint32_t *)Xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8001266:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <BSP_LCD_DrawVLine+0xb8>)
 8001268:	681c      	ldr	r4, [r3, #0]
 800126a:	68fd      	ldr	r5, [r7, #12]
 800126c:	887e      	ldrh	r6, [r7, #2]
 800126e:	f7ff fd55 	bl	8000d1c <BSP_LCD_GetXSize>
 8001272:	4603      	mov	r3, r0
 8001274:	1e59      	subs	r1, r3, #1
 8001276:	4b0a      	ldr	r3, [pc, #40]	; (80012a0 <BSP_LCD_DrawVLine+0xb8>)
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	480b      	ldr	r0, [pc, #44]	; (80012a8 <BSP_LCD_DrawVLine+0xc0>)
 800127c:	4613      	mov	r3, r2
 800127e:	005b      	lsls	r3, r3, #1
 8001280:	4413      	add	r3, r2
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	4403      	add	r3, r0
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	9301      	str	r3, [sp, #4]
 800128a:	9100      	str	r1, [sp, #0]
 800128c:	4633      	mov	r3, r6
 800128e:	2201      	movs	r2, #1
 8001290:	4629      	mov	r1, r5
 8001292:	4620      	mov	r0, r4
 8001294:	f000 fa9a 	bl	80017cc <LL_FillBuffer>
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012a0:	200000ac 	.word	0x200000ac
 80012a4:	20000360 	.word	0x20000360
 80012a8:	200000b0 	.word	0x200000b0

080012ac <BSP_LCD_DrawCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 80012ac:	b590      	push	{r4, r7, lr}
 80012ae:	b087      	sub	sp, #28
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	80fb      	strh	r3, [r7, #6]
 80012b6:	460b      	mov	r3, r1
 80012b8:	80bb      	strh	r3, [r7, #4]
 80012ba:	4613      	mov	r3, r2
 80012bc:	807b      	strh	r3, [r7, #2]
  int32_t   decision;    /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 80012be:	887b      	ldrh	r3, [r7, #2]
 80012c0:	005b      	lsls	r3, r3, #1
 80012c2:	f1c3 0303 	rsb	r3, r3, #3
 80012c6:	617b      	str	r3, [r7, #20]
  current_x = 0;
 80012c8:	2300      	movs	r3, #0
 80012ca:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 80012cc:	887b      	ldrh	r3, [r7, #2]
 80012ce:	60fb      	str	r3, [r7, #12]
  
  while (current_x <= current_y)
 80012d0:	e0cf      	b.n	8001472 <BSP_LCD_DrawCircle+0x1c6>
  {
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	b29a      	uxth	r2, r3
 80012d6:	88fb      	ldrh	r3, [r7, #6]
 80012d8:	4413      	add	r3, r2
 80012da:	b298      	uxth	r0, r3
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	b29b      	uxth	r3, r3
 80012e0:	88ba      	ldrh	r2, [r7, #4]
 80012e2:	1ad3      	subs	r3, r2, r3
 80012e4:	b29c      	uxth	r4, r3
 80012e6:	4b67      	ldr	r3, [pc, #412]	; (8001484 <BSP_LCD_DrawCircle+0x1d8>)
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	4967      	ldr	r1, [pc, #412]	; (8001488 <BSP_LCD_DrawCircle+0x1dc>)
 80012ec:	4613      	mov	r3, r2
 80012ee:	005b      	lsls	r3, r3, #1
 80012f0:	4413      	add	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	440b      	add	r3, r1
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	461a      	mov	r2, r3
 80012fa:	4621      	mov	r1, r4
 80012fc:	f000 f8c6 	bl	800148c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos - current_y), DrawProp[ActiveLayer].TextColor);
 8001300:	693b      	ldr	r3, [r7, #16]
 8001302:	b29b      	uxth	r3, r3
 8001304:	88fa      	ldrh	r2, [r7, #6]
 8001306:	1ad3      	subs	r3, r2, r3
 8001308:	b298      	uxth	r0, r3
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	b29b      	uxth	r3, r3
 800130e:	88ba      	ldrh	r2, [r7, #4]
 8001310:	1ad3      	subs	r3, r2, r3
 8001312:	b29c      	uxth	r4, r3
 8001314:	4b5b      	ldr	r3, [pc, #364]	; (8001484 <BSP_LCD_DrawCircle+0x1d8>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	495b      	ldr	r1, [pc, #364]	; (8001488 <BSP_LCD_DrawCircle+0x1dc>)
 800131a:	4613      	mov	r3, r2
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	4413      	add	r3, r2
 8001320:	009b      	lsls	r3, r3, #2
 8001322:	440b      	add	r3, r1
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	461a      	mov	r2, r3
 8001328:	4621      	mov	r1, r4
 800132a:	f000 f8af 	bl	800148c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	b29a      	uxth	r2, r3
 8001332:	88fb      	ldrh	r3, [r7, #6]
 8001334:	4413      	add	r3, r2
 8001336:	b298      	uxth	r0, r3
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	b29b      	uxth	r3, r3
 800133c:	88ba      	ldrh	r2, [r7, #4]
 800133e:	1ad3      	subs	r3, r2, r3
 8001340:	b29c      	uxth	r4, r3
 8001342:	4b50      	ldr	r3, [pc, #320]	; (8001484 <BSP_LCD_DrawCircle+0x1d8>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	4950      	ldr	r1, [pc, #320]	; (8001488 <BSP_LCD_DrawCircle+0x1dc>)
 8001348:	4613      	mov	r3, r2
 800134a:	005b      	lsls	r3, r3, #1
 800134c:	4413      	add	r3, r2
 800134e:	009b      	lsls	r3, r3, #2
 8001350:	440b      	add	r3, r1
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	461a      	mov	r2, r3
 8001356:	4621      	mov	r1, r4
 8001358:	f000 f898 	bl	800148c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos - current_x), DrawProp[ActiveLayer].TextColor);
 800135c:	68fb      	ldr	r3, [r7, #12]
 800135e:	b29b      	uxth	r3, r3
 8001360:	88fa      	ldrh	r2, [r7, #6]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	b298      	uxth	r0, r3
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	b29b      	uxth	r3, r3
 800136a:	88ba      	ldrh	r2, [r7, #4]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	b29c      	uxth	r4, r3
 8001370:	4b44      	ldr	r3, [pc, #272]	; (8001484 <BSP_LCD_DrawCircle+0x1d8>)
 8001372:	681a      	ldr	r2, [r3, #0]
 8001374:	4944      	ldr	r1, [pc, #272]	; (8001488 <BSP_LCD_DrawCircle+0x1dc>)
 8001376:	4613      	mov	r3, r2
 8001378:	005b      	lsls	r3, r3, #1
 800137a:	4413      	add	r3, r2
 800137c:	009b      	lsls	r3, r3, #2
 800137e:	440b      	add	r3, r1
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	461a      	mov	r2, r3
 8001384:	4621      	mov	r1, r4
 8001386:	f000 f881 	bl	800148c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 800138a:	693b      	ldr	r3, [r7, #16]
 800138c:	b29a      	uxth	r2, r3
 800138e:	88fb      	ldrh	r3, [r7, #6]
 8001390:	4413      	add	r3, r2
 8001392:	b298      	uxth	r0, r3
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	b29a      	uxth	r2, r3
 8001398:	88bb      	ldrh	r3, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	b29c      	uxth	r4, r3
 800139e:	4b39      	ldr	r3, [pc, #228]	; (8001484 <BSP_LCD_DrawCircle+0x1d8>)
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	4939      	ldr	r1, [pc, #228]	; (8001488 <BSP_LCD_DrawCircle+0x1dc>)
 80013a4:	4613      	mov	r3, r2
 80013a6:	005b      	lsls	r3, r3, #1
 80013a8:	4413      	add	r3, r2
 80013aa:	009b      	lsls	r3, r3, #2
 80013ac:	440b      	add	r3, r1
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	461a      	mov	r2, r3
 80013b2:	4621      	mov	r1, r4
 80013b4:	f000 f86a 	bl	800148c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_x), (Ypos + current_y), DrawProp[ActiveLayer].TextColor);
 80013b8:	693b      	ldr	r3, [r7, #16]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	88fa      	ldrh	r2, [r7, #6]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	b298      	uxth	r0, r3
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	b29a      	uxth	r2, r3
 80013c6:	88bb      	ldrh	r3, [r7, #4]
 80013c8:	4413      	add	r3, r2
 80013ca:	b29c      	uxth	r4, r3
 80013cc:	4b2d      	ldr	r3, [pc, #180]	; (8001484 <BSP_LCD_DrawCircle+0x1d8>)
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	492d      	ldr	r1, [pc, #180]	; (8001488 <BSP_LCD_DrawCircle+0x1dc>)
 80013d2:	4613      	mov	r3, r2
 80013d4:	005b      	lsls	r3, r3, #1
 80013d6:	4413      	add	r3, r2
 80013d8:	009b      	lsls	r3, r3, #2
 80013da:	440b      	add	r3, r1
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	461a      	mov	r2, r3
 80013e0:	4621      	mov	r1, r4
 80013e2:	f000 f853 	bl	800148c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos + current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	b29a      	uxth	r2, r3
 80013ea:	88fb      	ldrh	r3, [r7, #6]
 80013ec:	4413      	add	r3, r2
 80013ee:	b298      	uxth	r0, r3
 80013f0:	693b      	ldr	r3, [r7, #16]
 80013f2:	b29a      	uxth	r2, r3
 80013f4:	88bb      	ldrh	r3, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	b29c      	uxth	r4, r3
 80013fa:	4b22      	ldr	r3, [pc, #136]	; (8001484 <BSP_LCD_DrawCircle+0x1d8>)
 80013fc:	681a      	ldr	r2, [r3, #0]
 80013fe:	4922      	ldr	r1, [pc, #136]	; (8001488 <BSP_LCD_DrawCircle+0x1dc>)
 8001400:	4613      	mov	r3, r2
 8001402:	005b      	lsls	r3, r3, #1
 8001404:	4413      	add	r3, r2
 8001406:	009b      	lsls	r3, r3, #2
 8001408:	440b      	add	r3, r1
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	461a      	mov	r2, r3
 800140e:	4621      	mov	r1, r4
 8001410:	f000 f83c 	bl	800148c <BSP_LCD_DrawPixel>
    
    BSP_LCD_DrawPixel((Xpos - current_y), (Ypos + current_x), DrawProp[ActiveLayer].TextColor);
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	b29b      	uxth	r3, r3
 8001418:	88fa      	ldrh	r2, [r7, #6]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	b298      	uxth	r0, r3
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	b29a      	uxth	r2, r3
 8001422:	88bb      	ldrh	r3, [r7, #4]
 8001424:	4413      	add	r3, r2
 8001426:	b29c      	uxth	r4, r3
 8001428:	4b16      	ldr	r3, [pc, #88]	; (8001484 <BSP_LCD_DrawCircle+0x1d8>)
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	4916      	ldr	r1, [pc, #88]	; (8001488 <BSP_LCD_DrawCircle+0x1dc>)
 800142e:	4613      	mov	r3, r2
 8001430:	005b      	lsls	r3, r3, #1
 8001432:	4413      	add	r3, r2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	440b      	add	r3, r1
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	461a      	mov	r2, r3
 800143c:	4621      	mov	r1, r4
 800143e:	f000 f825 	bl	800148c <BSP_LCD_DrawPixel>
    
    if (decision < 0)
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	2b00      	cmp	r3, #0
 8001446:	da06      	bge.n	8001456 <BSP_LCD_DrawCircle+0x1aa>
    { 
      decision += (current_x << 2) + 6;
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	009a      	lsls	r2, r3, #2
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	4413      	add	r3, r2
 8001450:	3306      	adds	r3, #6
 8001452:	617b      	str	r3, [r7, #20]
 8001454:	e00a      	b.n	800146c <BSP_LCD_DrawCircle+0x1c0>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	009a      	lsls	r2, r3, #2
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	4413      	add	r3, r2
 8001462:	330a      	adds	r3, #10
 8001464:	617b      	str	r3, [r7, #20]
      current_y--;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	3b01      	subs	r3, #1
 800146a:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	3301      	adds	r3, #1
 8001470:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 8001472:	693a      	ldr	r2, [r7, #16]
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	429a      	cmp	r2, r3
 8001478:	f67f af2b 	bls.w	80012d2 <BSP_LCD_DrawCircle+0x26>
  } 
}
 800147c:	bf00      	nop
 800147e:	371c      	adds	r7, #28
 8001480:	46bd      	mov	sp, r7
 8001482:	bd90      	pop	{r4, r7, pc}
 8001484:	200000ac 	.word	0x200000ac
 8001488:	200000b0 	.word	0x200000b0

0800148c <BSP_LCD_DrawPixel>:
  * @param  Ypos: Y position
  * @param  RGB_Code: Pixel color in ARGB mode (8-8-8-8)
  * @retval None
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800148c:	b5b0      	push	{r4, r5, r7, lr}
 800148e:	b082      	sub	sp, #8
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	603a      	str	r2, [r7, #0]
 8001496:	80fb      	strh	r3, [r7, #6]
 8001498:	460b      	mov	r3, r1
 800149a:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 800149c:	4b1d      	ldr	r3, [pc, #116]	; (8001514 <BSP_LCD_DrawPixel+0x88>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	4a1d      	ldr	r2, [pc, #116]	; (8001518 <BSP_LCD_DrawPixel+0x8c>)
 80014a2:	2134      	movs	r1, #52	; 0x34
 80014a4:	fb01 f303 	mul.w	r3, r1, r3
 80014a8:	4413      	add	r3, r2
 80014aa:	3348      	adds	r3, #72	; 0x48
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2b02      	cmp	r3, #2
 80014b0:	d116      	bne.n	80014e0 <BSP_LCD_DrawPixel+0x54>
  { /* RGB565 format */
    *(__IO uint16_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos))) = (uint16_t)RGB_Code;
 80014b2:	4b18      	ldr	r3, [pc, #96]	; (8001514 <BSP_LCD_DrawPixel+0x88>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	4a18      	ldr	r2, [pc, #96]	; (8001518 <BSP_LCD_DrawPixel+0x8c>)
 80014b8:	2134      	movs	r1, #52	; 0x34
 80014ba:	fb01 f303 	mul.w	r3, r1, r3
 80014be:	4413      	add	r3, r2
 80014c0:	335c      	adds	r3, #92	; 0x5c
 80014c2:	681c      	ldr	r4, [r3, #0]
 80014c4:	88bd      	ldrh	r5, [r7, #4]
 80014c6:	f7ff fc29 	bl	8000d1c <BSP_LCD_GetXSize>
 80014ca:	4603      	mov	r3, r0
 80014cc:	fb03 f205 	mul.w	r2, r3, r5
 80014d0:	88fb      	ldrh	r3, [r7, #6]
 80014d2:	4413      	add	r3, r2
 80014d4:	005b      	lsls	r3, r3, #1
 80014d6:	4423      	add	r3, r4
 80014d8:	683a      	ldr	r2, [r7, #0]
 80014da:	b292      	uxth	r2, r2
 80014dc:	801a      	strh	r2, [r3, #0]
  }
  else
  { /* ARGB8888 format */
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
  }
}
 80014de:	e015      	b.n	800150c <BSP_LCD_DrawPixel+0x80>
    *(__IO uint32_t*) (hLtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <BSP_LCD_DrawPixel+0x88>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a0c      	ldr	r2, [pc, #48]	; (8001518 <BSP_LCD_DrawPixel+0x8c>)
 80014e6:	2134      	movs	r1, #52	; 0x34
 80014e8:	fb01 f303 	mul.w	r3, r1, r3
 80014ec:	4413      	add	r3, r2
 80014ee:	335c      	adds	r3, #92	; 0x5c
 80014f0:	681c      	ldr	r4, [r3, #0]
 80014f2:	88bd      	ldrh	r5, [r7, #4]
 80014f4:	f7ff fc12 	bl	8000d1c <BSP_LCD_GetXSize>
 80014f8:	4603      	mov	r3, r0
 80014fa:	fb03 f205 	mul.w	r2, r3, r5
 80014fe:	88fb      	ldrh	r3, [r7, #6]
 8001500:	4413      	add	r3, r2
 8001502:	009b      	lsls	r3, r3, #2
 8001504:	4423      	add	r3, r4
 8001506:	461a      	mov	r2, r3
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	6013      	str	r3, [r2, #0]
}
 800150c:	bf00      	nop
 800150e:	3708      	adds	r7, #8
 8001510:	46bd      	mov	sp, r7
 8001512:	bdb0      	pop	{r4, r5, r7, pc}
 8001514:	200000ac 	.word	0x200000ac
 8001518:	20000360 	.word	0x20000360

0800151c <BSP_LCD_FillCircle>:
  * @param  Ypos: Y position
  * @param  Radius: Circle radius
  * @retval None
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b086      	sub	sp, #24
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	80fb      	strh	r3, [r7, #6]
 8001526:	460b      	mov	r3, r1
 8001528:	80bb      	strh	r3, [r7, #4]
 800152a:	4613      	mov	r3, r2
 800152c:	807b      	strh	r3, [r7, #2]
  int32_t  decision;     /* Decision Variable */ 
  uint32_t  current_x;   /* Current X Value */
  uint32_t  current_y;   /* Current Y Value */
  
  decision = 3 - (Radius << 1);
 800152e:	887b      	ldrh	r3, [r7, #2]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	f1c3 0303 	rsb	r3, r3, #3
 8001536:	617b      	str	r3, [r7, #20]
  
  current_x = 0;
 8001538:	2300      	movs	r3, #0
 800153a:	613b      	str	r3, [r7, #16]
  current_y = Radius;
 800153c:	887b      	ldrh	r3, [r7, #2]
 800153e:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001540:	4b44      	ldr	r3, [pc, #272]	; (8001654 <BSP_LCD_FillCircle+0x138>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4944      	ldr	r1, [pc, #272]	; (8001658 <BSP_LCD_FillCircle+0x13c>)
 8001546:	4613      	mov	r3, r2
 8001548:	005b      	lsls	r3, r3, #1
 800154a:	4413      	add	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	440b      	add	r3, r1
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff fc58 	bl	8000e08 <BSP_LCD_SetTextColor>
  
  while (current_x <= current_y)
 8001558:	e061      	b.n	800161e <BSP_LCD_FillCircle+0x102>
  {
    if(current_y > 0) 
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d021      	beq.n	80015a4 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos + current_x, 2*current_y);
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	b29b      	uxth	r3, r3
 8001564:	88fa      	ldrh	r2, [r7, #6]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	b298      	uxth	r0, r3
 800156a:	693b      	ldr	r3, [r7, #16]
 800156c:	b29a      	uxth	r2, r3
 800156e:	88bb      	ldrh	r3, [r7, #4]
 8001570:	4413      	add	r3, r2
 8001572:	b299      	uxth	r1, r3
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	b29b      	uxth	r3, r3
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	b29b      	uxth	r3, r3
 800157c:	461a      	mov	r2, r3
 800157e:	f7ff fdd5 	bl	800112c <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_y, Ypos - current_x, 2*current_y);
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	b29b      	uxth	r3, r3
 8001586:	88fa      	ldrh	r2, [r7, #6]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	b298      	uxth	r0, r3
 800158c:	693b      	ldr	r3, [r7, #16]
 800158e:	b29b      	uxth	r3, r3
 8001590:	88ba      	ldrh	r2, [r7, #4]
 8001592:	1ad3      	subs	r3, r2, r3
 8001594:	b299      	uxth	r1, r3
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	b29b      	uxth	r3, r3
 800159a:	005b      	lsls	r3, r3, #1
 800159c:	b29b      	uxth	r3, r3
 800159e:	461a      	mov	r2, r3
 80015a0:	f7ff fdc4 	bl	800112c <BSP_LCD_DrawHLine>
    }
    
    if(current_x > 0) 
 80015a4:	693b      	ldr	r3, [r7, #16]
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d021      	beq.n	80015ee <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos - current_y, 2*current_x);
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	88fa      	ldrh	r2, [r7, #6]
 80015b0:	1ad3      	subs	r3, r2, r3
 80015b2:	b298      	uxth	r0, r3
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	88ba      	ldrh	r2, [r7, #4]
 80015ba:	1ad3      	subs	r3, r2, r3
 80015bc:	b299      	uxth	r1, r3
 80015be:	693b      	ldr	r3, [r7, #16]
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	005b      	lsls	r3, r3, #1
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	461a      	mov	r2, r3
 80015c8:	f7ff fdb0 	bl	800112c <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - current_x, Ypos + current_y, 2*current_x);
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	88fa      	ldrh	r2, [r7, #6]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	b298      	uxth	r0, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	b29a      	uxth	r2, r3
 80015da:	88bb      	ldrh	r3, [r7, #4]
 80015dc:	4413      	add	r3, r2
 80015de:	b299      	uxth	r1, r3
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	461a      	mov	r2, r3
 80015ea:	f7ff fd9f 	bl	800112c <BSP_LCD_DrawHLine>
    }
    if (decision < 0)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	da06      	bge.n	8001602 <BSP_LCD_FillCircle+0xe6>
    { 
      decision += (current_x << 2) + 6;
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	009a      	lsls	r2, r3, #2
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	4413      	add	r3, r2
 80015fc:	3306      	adds	r3, #6
 80015fe:	617b      	str	r3, [r7, #20]
 8001600:	e00a      	b.n	8001618 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      decision += ((current_x - current_y) << 2) + 10;
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	1ad3      	subs	r3, r2, r3
 8001608:	009a      	lsls	r2, r3, #2
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	4413      	add	r3, r2
 800160e:	330a      	adds	r3, #10
 8001610:	617b      	str	r3, [r7, #20]
      current_y--;
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	3b01      	subs	r3, #1
 8001616:	60fb      	str	r3, [r7, #12]
    }
    current_x++;
 8001618:	693b      	ldr	r3, [r7, #16]
 800161a:	3301      	adds	r3, #1
 800161c:	613b      	str	r3, [r7, #16]
  while (current_x <= current_y)
 800161e:	693a      	ldr	r2, [r7, #16]
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	429a      	cmp	r2, r3
 8001624:	d999      	bls.n	800155a <BSP_LCD_FillCircle+0x3e>
  }
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <BSP_LCD_FillCircle+0x138>)
 8001628:	681a      	ldr	r2, [r3, #0]
 800162a:	490b      	ldr	r1, [pc, #44]	; (8001658 <BSP_LCD_FillCircle+0x13c>)
 800162c:	4613      	mov	r3, r2
 800162e:	005b      	lsls	r3, r3, #1
 8001630:	4413      	add	r3, r2
 8001632:	009b      	lsls	r3, r3, #2
 8001634:	440b      	add	r3, r1
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff fbe5 	bl	8000e08 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800163e:	887a      	ldrh	r2, [r7, #2]
 8001640:	88b9      	ldrh	r1, [r7, #4]
 8001642:	88fb      	ldrh	r3, [r7, #6]
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff fe31 	bl	80012ac <BSP_LCD_DrawCircle>
}
 800164a:	bf00      	nop
 800164c:	3718      	adds	r7, #24
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	200000ac 	.word	0x200000ac
 8001658:	200000b0 	.word	0x200000b0

0800165c <DrawChar>:
  * @param  Ypos: Start column address
  * @param  c: Pointer to the character data
  * @retval None
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b088      	sub	sp, #32
 8001660:	af00      	add	r7, sp, #0
 8001662:	4603      	mov	r3, r0
 8001664:	603a      	str	r2, [r7, #0]
 8001666:	80fb      	strh	r3, [r7, #6]
 8001668:	460b      	mov	r3, r1
 800166a:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	61fb      	str	r3, [r7, #28]
 8001670:	2300      	movs	r3, #0
 8001672:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t  offset;
  uint8_t  *pchar;
  uint32_t line;
  
  height = DrawProp[ActiveLayer].pFont->Height;
 8001674:	4b53      	ldr	r3, [pc, #332]	; (80017c4 <DrawChar+0x168>)
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4953      	ldr	r1, [pc, #332]	; (80017c8 <DrawChar+0x16c>)
 800167a:	4613      	mov	r3, r2
 800167c:	005b      	lsls	r3, r3, #1
 800167e:	4413      	add	r3, r2
 8001680:	009b      	lsls	r3, r3, #2
 8001682:	440b      	add	r3, r1
 8001684:	3308      	adds	r3, #8
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	88db      	ldrh	r3, [r3, #6]
 800168a:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800168c:	4b4d      	ldr	r3, [pc, #308]	; (80017c4 <DrawChar+0x168>)
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	494d      	ldr	r1, [pc, #308]	; (80017c8 <DrawChar+0x16c>)
 8001692:	4613      	mov	r3, r2
 8001694:	005b      	lsls	r3, r3, #1
 8001696:	4413      	add	r3, r2
 8001698:	009b      	lsls	r3, r3, #2
 800169a:	440b      	add	r3, r1
 800169c:	3308      	adds	r3, #8
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	889b      	ldrh	r3, [r3, #4]
 80016a2:	823b      	strh	r3, [r7, #16]
  
  offset =  8 *((width + 7)/8) -  width ;
 80016a4:	8a3b      	ldrh	r3, [r7, #16]
 80016a6:	3307      	adds	r3, #7
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	da00      	bge.n	80016ae <DrawChar+0x52>
 80016ac:	3307      	adds	r3, #7
 80016ae:	10db      	asrs	r3, r3, #3
 80016b0:	b2db      	uxtb	r3, r3
 80016b2:	00db      	lsls	r3, r3, #3
 80016b4:	b2da      	uxtb	r2, r3
 80016b6:	8a3b      	ldrh	r3, [r7, #16]
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	1ad3      	subs	r3, r2, r3
 80016bc:	73fb      	strb	r3, [r7, #15]
  
  for(i = 0; i < height; i++)
 80016be:	2300      	movs	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]
 80016c2:	e076      	b.n	80017b2 <DrawChar+0x156>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 80016c4:	8a3b      	ldrh	r3, [r7, #16]
 80016c6:	3307      	adds	r3, #7
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	da00      	bge.n	80016ce <DrawChar+0x72>
 80016cc:	3307      	adds	r3, #7
 80016ce:	10db      	asrs	r3, r3, #3
 80016d0:	461a      	mov	r2, r3
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	fb03 f302 	mul.w	r3, r3, r2
 80016d8:	683a      	ldr	r2, [r7, #0]
 80016da:	4413      	add	r3, r2
 80016dc:	60bb      	str	r3, [r7, #8]
    
    switch(((width + 7)/8))
 80016de:	8a3b      	ldrh	r3, [r7, #16]
 80016e0:	3307      	adds	r3, #7
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	da00      	bge.n	80016e8 <DrawChar+0x8c>
 80016e6:	3307      	adds	r3, #7
 80016e8:	10db      	asrs	r3, r3, #3
 80016ea:	2b01      	cmp	r3, #1
 80016ec:	d002      	beq.n	80016f4 <DrawChar+0x98>
 80016ee:	2b02      	cmp	r3, #2
 80016f0:	d004      	beq.n	80016fc <DrawChar+0xa0>
 80016f2:	e00c      	b.n	800170e <DrawChar+0xb2>
    {
      
    case 1:
      line =  pchar[0];      
 80016f4:	68bb      	ldr	r3, [r7, #8]
 80016f6:	781b      	ldrb	r3, [r3, #0]
 80016f8:	617b      	str	r3, [r7, #20]
      break;
 80016fa:	e016      	b.n	800172a <DrawChar+0xce>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];      
 80016fc:	68bb      	ldr	r3, [r7, #8]
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	021b      	lsls	r3, r3, #8
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	3201      	adds	r2, #1
 8001706:	7812      	ldrb	r2, [r2, #0]
 8001708:	4313      	orrs	r3, r2
 800170a:	617b      	str	r3, [r7, #20]
      break;
 800170c:	e00d      	b.n	800172a <DrawChar+0xce>
      
    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800170e:	68bb      	ldr	r3, [r7, #8]
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	041a      	lsls	r2, r3, #16
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	3301      	adds	r3, #1
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	021b      	lsls	r3, r3, #8
 800171c:	4313      	orrs	r3, r2
 800171e:	68ba      	ldr	r2, [r7, #8]
 8001720:	3202      	adds	r2, #2
 8001722:	7812      	ldrb	r2, [r2, #0]
 8001724:	4313      	orrs	r3, r2
 8001726:	617b      	str	r3, [r7, #20]
      break;
 8001728:	bf00      	nop
    } 
    
    for (j = 0; j < width; j++)
 800172a:	2300      	movs	r3, #0
 800172c:	61bb      	str	r3, [r7, #24]
 800172e:	e036      	b.n	800179e <DrawChar+0x142>
    {
      if(line & (1 << (width- j + offset- 1))) 
 8001730:	8a3a      	ldrh	r2, [r7, #16]
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	1ad2      	subs	r2, r2, r3
 8001736:	7bfb      	ldrb	r3, [r7, #15]
 8001738:	4413      	add	r3, r2
 800173a:	3b01      	subs	r3, #1
 800173c:	2201      	movs	r2, #1
 800173e:	fa02 f303 	lsl.w	r3, r2, r3
 8001742:	461a      	mov	r2, r3
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	4013      	ands	r3, r2
 8001748:	2b00      	cmp	r3, #0
 800174a:	d012      	beq.n	8001772 <DrawChar+0x116>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800174c:	69bb      	ldr	r3, [r7, #24]
 800174e:	b29a      	uxth	r2, r3
 8001750:	88fb      	ldrh	r3, [r7, #6]
 8001752:	4413      	add	r3, r2
 8001754:	b298      	uxth	r0, r3
 8001756:	4b1b      	ldr	r3, [pc, #108]	; (80017c4 <DrawChar+0x168>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	491b      	ldr	r1, [pc, #108]	; (80017c8 <DrawChar+0x16c>)
 800175c:	4613      	mov	r3, r2
 800175e:	005b      	lsls	r3, r3, #1
 8001760:	4413      	add	r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	440b      	add	r3, r1
 8001766:	681a      	ldr	r2, [r3, #0]
 8001768:	88bb      	ldrh	r3, [r7, #4]
 800176a:	4619      	mov	r1, r3
 800176c:	f7ff fe8e 	bl	800148c <BSP_LCD_DrawPixel>
 8001770:	e012      	b.n	8001798 <DrawChar+0x13c>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	b29a      	uxth	r2, r3
 8001776:	88fb      	ldrh	r3, [r7, #6]
 8001778:	4413      	add	r3, r2
 800177a:	b298      	uxth	r0, r3
 800177c:	4b11      	ldr	r3, [pc, #68]	; (80017c4 <DrawChar+0x168>)
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	4911      	ldr	r1, [pc, #68]	; (80017c8 <DrawChar+0x16c>)
 8001782:	4613      	mov	r3, r2
 8001784:	005b      	lsls	r3, r3, #1
 8001786:	4413      	add	r3, r2
 8001788:	009b      	lsls	r3, r3, #2
 800178a:	440b      	add	r3, r1
 800178c:	3304      	adds	r3, #4
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	88bb      	ldrh	r3, [r7, #4]
 8001792:	4619      	mov	r1, r3
 8001794:	f7ff fe7a 	bl	800148c <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	3301      	adds	r3, #1
 800179c:	61bb      	str	r3, [r7, #24]
 800179e:	8a3b      	ldrh	r3, [r7, #16]
 80017a0:	69ba      	ldr	r2, [r7, #24]
 80017a2:	429a      	cmp	r2, r3
 80017a4:	d3c4      	bcc.n	8001730 <DrawChar+0xd4>
      } 
    }
    Ypos++;
 80017a6:	88bb      	ldrh	r3, [r7, #4]
 80017a8:	3301      	adds	r3, #1
 80017aa:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80017ac:	69fb      	ldr	r3, [r7, #28]
 80017ae:	3301      	adds	r3, #1
 80017b0:	61fb      	str	r3, [r7, #28]
 80017b2:	8a7b      	ldrh	r3, [r7, #18]
 80017b4:	69fa      	ldr	r2, [r7, #28]
 80017b6:	429a      	cmp	r2, r3
 80017b8:	d384      	bcc.n	80016c4 <DrawChar+0x68>
  }
}
 80017ba:	bf00      	nop
 80017bc:	3720      	adds	r7, #32
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	200000ac 	.word	0x200000ac
 80017c8:	200000b0 	.word	0x200000b0

080017cc <LL_FillBuffer>:
  * @param  OffLine: Offset
  * @param  ColorIndex: Color index
  * @retval None
  */
static void LL_FillBuffer(uint32_t LayerIndex, void *pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af02      	add	r7, sp, #8
 80017d2:	60f8      	str	r0, [r7, #12]
 80017d4:	60b9      	str	r1, [r7, #8]
 80017d6:	607a      	str	r2, [r7, #4]
 80017d8:	603b      	str	r3, [r7, #0]
  /* Register to memory mode with ARGB8888 as color Mode */ 
  hDma2dHandler.Init.Mode         = DMA2D_R2M;
 80017da:	4b25      	ldr	r3, [pc, #148]	; (8001870 <LL_FillBuffer+0xa4>)
 80017dc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80017e0:	605a      	str	r2, [r3, #4]
  if(hLtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565)
 80017e2:	4b24      	ldr	r3, [pc, #144]	; (8001874 <LL_FillBuffer+0xa8>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a24      	ldr	r2, [pc, #144]	; (8001878 <LL_FillBuffer+0xac>)
 80017e8:	2134      	movs	r1, #52	; 0x34
 80017ea:	fb01 f303 	mul.w	r3, r1, r3
 80017ee:	4413      	add	r3, r2
 80017f0:	3348      	adds	r3, #72	; 0x48
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d111      	bne.n	800181c <LL_FillBuffer+0x50>
  { /* RGB565 format */ 
    hDma2dHandler.Init.ColorMode    = DMA2D_RGB565;
 80017f8:	4b1d      	ldr	r3, [pc, #116]	; (8001870 <LL_FillBuffer+0xa4>)
 80017fa:	2202      	movs	r2, #2
 80017fc:	609a      	str	r2, [r3, #8]
		ColorIndex = ((ColorIndex & LCD_COLOR_RED)<<8) | ((ColorIndex & LCD_COLOR_GREEN )<<5) | ((ColorIndex & LCD_COLOR_BLUE) << 3);
 80017fe:	69fb      	ldr	r3, [r7, #28]
 8001800:	021b      	lsls	r3, r3, #8
 8001802:	f403 0278 	and.w	r2, r3, #16252928	; 0xf80000
 8001806:	69fb      	ldr	r3, [r7, #28]
 8001808:	015b      	lsls	r3, r3, #5
 800180a:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
 800180e:	431a      	orrs	r2, r3
 8001810:	69fb      	ldr	r3, [r7, #28]
 8001812:	00db      	lsls	r3, r3, #3
 8001814:	b2db      	uxtb	r3, r3
 8001816:	4313      	orrs	r3, r2
 8001818:	61fb      	str	r3, [r7, #28]
 800181a:	e002      	b.n	8001822 <LL_FillBuffer+0x56>
  }
  else
  { /* ARGB8888 format */
    hDma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 800181c:	4b14      	ldr	r3, [pc, #80]	; (8001870 <LL_FillBuffer+0xa4>)
 800181e:	2200      	movs	r2, #0
 8001820:	609a      	str	r2, [r3, #8]
  }
  hDma2dHandler.Init.OutputOffset = OffLine;      
 8001822:	4a13      	ldr	r2, [pc, #76]	; (8001870 <LL_FillBuffer+0xa4>)
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	60d3      	str	r3, [r2, #12]
  
  hDma2dHandler.Instance = DMA2D;
 8001828:	4b11      	ldr	r3, [pc, #68]	; (8001870 <LL_FillBuffer+0xa4>)
 800182a:	4a14      	ldr	r2, [pc, #80]	; (800187c <LL_FillBuffer+0xb0>)
 800182c:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&hDma2dHandler) == HAL_OK) 
 800182e:	4810      	ldr	r0, [pc, #64]	; (8001870 <LL_FillBuffer+0xa4>)
 8001830:	f001 ff56 	bl	80036e0 <HAL_DMA2D_Init>
 8001834:	4603      	mov	r3, r0
 8001836:	2b00      	cmp	r3, #0
 8001838:	d116      	bne.n	8001868 <LL_FillBuffer+0x9c>
  {
    if(HAL_DMA2D_ConfigLayer(&hDma2dHandler, LayerIndex) == HAL_OK) 
 800183a:	68f9      	ldr	r1, [r7, #12]
 800183c:	480c      	ldr	r0, [pc, #48]	; (8001870 <LL_FillBuffer+0xa4>)
 800183e:	f002 f8ad 	bl	800399c <HAL_DMA2D_ConfigLayer>
 8001842:	4603      	mov	r3, r0
 8001844:	2b00      	cmp	r3, #0
 8001846:	d10f      	bne.n	8001868 <LL_FillBuffer+0x9c>
    {
      if (HAL_DMA2D_Start(&hDma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 8001848:	68ba      	ldr	r2, [r7, #8]
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	9300      	str	r3, [sp, #0]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	69f9      	ldr	r1, [r7, #28]
 8001852:	4807      	ldr	r0, [pc, #28]	; (8001870 <LL_FillBuffer+0xa4>)
 8001854:	f001 ff8e 	bl	8003774 <HAL_DMA2D_Start>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d104      	bne.n	8001868 <LL_FillBuffer+0x9c>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&hDma2dHandler, 3770);
 800185e:	f640 61ba 	movw	r1, #3770	; 0xeba
 8001862:	4803      	ldr	r0, [pc, #12]	; (8001870 <LL_FillBuffer+0xa4>)
 8001864:	f001 ffb1 	bl	80037ca <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8001868:	bf00      	nop
 800186a:	3710      	adds	r7, #16
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	200002a0 	.word	0x200002a0
 8001874:	200000ac 	.word	0x200000ac
 8001878:	20000360 	.word	0x20000360
 800187c:	4002b000 	.word	0x4002b000

08001880 <BSP_SDRAM_Init>:
/**
  * @brief  Initializes the SDRAM device.
  * @retval SDRAM status
  */
uint8_t BSP_SDRAM_Init(void)
{ 
 8001880:	b580      	push	{r7, lr}
 8001882:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;
  /* SDRAM device configuration */
  sdramHandle.Instance = FMC_SDRAM_DEVICE;
 8001884:	4b05      	ldr	r3, [pc, #20]	; (800189c <BSP_SDRAM_Init+0x1c>)
 8001886:	4a06      	ldr	r2, [pc, #24]	; (80018a0 <BSP_SDRAM_Init+0x20>)
 8001888:	601a      	str	r2, [r3, #0]
//  {
//    sdramstatus = SDRAM_OK;
//  }

  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800188a:	f240 6003 	movw	r0, #1539	; 0x603
 800188e:	f000 f80b 	bl	80018a8 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 8001892:	4b04      	ldr	r3, [pc, #16]	; (80018a4 <BSP_SDRAM_Init+0x24>)
 8001894:	781b      	ldrb	r3, [r3, #0]
}
 8001896:	4618      	mov	r0, r3
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	200000c8 	.word	0x200000c8
 80018a0:	a0000140 	.word	0xa0000140
 80018a4:	20000008 	.word	0x20000008

080018a8 <BSP_SDRAM_Initialization_sequence>:
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  * @retval None
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b084      	sub	sp, #16
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd = 0;
 80018b0:	2300      	movs	r3, #0
 80018b2:	60fb      	str	r3, [r7, #12]
  
  /* Step 1: Configure a clock configuration enable command */
  Command.CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 80018b4:	4b2a      	ldr	r3, [pc, #168]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK2;
 80018ba:	4b29      	ldr	r3, [pc, #164]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018bc:	2208      	movs	r2, #8
 80018be:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80018c0:	4b27      	ldr	r3, [pc, #156]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018c2:	2201      	movs	r2, #1
 80018c4:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80018c6:	4b26      	ldr	r3, [pc, #152]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 80018cc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018d0:	4923      	ldr	r1, [pc, #140]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018d2:	4824      	ldr	r0, [pc, #144]	; (8001964 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80018d4:	f004 f862 	bl	800599c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 80018d8:	2001      	movs	r0, #1
 80018da:	f001 fa35 	bl	8002d48 <HAL_Delay>
    
  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_PALL;
 80018de:	4b20      	ldr	r3, [pc, #128]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018e0:	2202      	movs	r2, #2
 80018e2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK2;
 80018e4:	4b1e      	ldr	r3, [pc, #120]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018e6:	2208      	movs	r2, #8
 80018e8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 80018ea:	4b1d      	ldr	r3, [pc, #116]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018ec:	2201      	movs	r2, #1
 80018ee:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 80018f0:	4b1b      	ldr	r3, [pc, #108]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);  
 80018f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80018fa:	4919      	ldr	r1, [pc, #100]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 80018fc:	4819      	ldr	r0, [pc, #100]	; (8001964 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80018fe:	f004 f84d 	bl	800599c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001902:	4b17      	ldr	r3, [pc, #92]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001904:	2203      	movs	r2, #3
 8001906:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK2;
 8001908:	4b15      	ldr	r3, [pc, #84]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800190a:	2208      	movs	r2, #8
 800190c:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 8;
 800190e:	4b14      	ldr	r3, [pc, #80]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001910:	2208      	movs	r2, #8
 8001912:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = 0;
 8001914:	4b12      	ldr	r3, [pc, #72]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001916:	2200      	movs	r2, #0
 8001918:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 800191a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800191e:	4910      	ldr	r1, [pc, #64]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001920:	4810      	ldr	r0, [pc, #64]	; (8001964 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001922:	f004 f83b 	bl	800599c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |\
 8001926:	f44f 7308 	mov.w	r3, #544	; 0x220
 800192a:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |\
                     SDRAM_MODEREG_CAS_LATENCY_2           |\
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |\
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 800192c:	4b0c      	ldr	r3, [pc, #48]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800192e:	2204      	movs	r2, #4
 8001930:	601a      	str	r2, [r3, #0]
  Command.CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK2;
 8001932:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001934:	2208      	movs	r2, #8
 8001936:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber      = 1;
 8001938:	4b09      	ldr	r3, [pc, #36]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800193a:	2201      	movs	r2, #1
 800193c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition = tmpmrd;
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	4a07      	ldr	r2, [pc, #28]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 8001942:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&sdramHandle, &Command, SDRAM_TIMEOUT);
 8001944:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001948:	4905      	ldr	r1, [pc, #20]	; (8001960 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800194a:	4806      	ldr	r0, [pc, #24]	; (8001964 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800194c:	f004 f826 	bl	800599c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&sdramHandle, RefreshCount); 
 8001950:	6879      	ldr	r1, [r7, #4]
 8001952:	4804      	ldr	r0, [pc, #16]	; (8001964 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8001954:	f004 f84d 	bl	80059f2 <HAL_SDRAM_ProgramRefreshRate>
}
 8001958:	bf00      	nop
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	200000fc 	.word	0x200000fc
 8001964:	200000c8 	.word	0x200000c8

08001968 <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
void MX_DMA_Init(void) 
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800196e:	4b26      	ldr	r3, [pc, #152]	; (8001a08 <MX_DMA_Init+0xa0>)
 8001970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001972:	4a25      	ldr	r2, [pc, #148]	; (8001a08 <MX_DMA_Init+0xa0>)
 8001974:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001978:	6313      	str	r3, [r2, #48]	; 0x30
 800197a:	4b23      	ldr	r3, [pc, #140]	; (8001a08 <MX_DMA_Init+0xa0>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 8001986:	4b21      	ldr	r3, [pc, #132]	; (8001a0c <MX_DMA_Init+0xa4>)
 8001988:	4a21      	ldr	r2, [pc, #132]	; (8001a10 <MX_DMA_Init+0xa8>)
 800198a:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 800198c:	4b1f      	ldr	r3, [pc, #124]	; (8001a0c <MX_DMA_Init+0xa4>)
 800198e:	2200      	movs	r2, #0
 8001990:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 8001992:	4b1e      	ldr	r3, [pc, #120]	; (8001a0c <MX_DMA_Init+0xa4>)
 8001994:	2280      	movs	r2, #128	; 0x80
 8001996:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_ENABLE;
 8001998:	4b1c      	ldr	r3, [pc, #112]	; (8001a0c <MX_DMA_Init+0xa4>)
 800199a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800199e:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 80019a0:	4b1a      	ldr	r3, [pc, #104]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019a2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80019a6:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80019a8:	4b18      	ldr	r3, [pc, #96]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80019ae:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80019b0:	4b16      	ldr	r3, [pc, #88]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80019b6:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 80019b8:	4b14      	ldr	r3, [pc, #80]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019ba:	2200      	movs	r2, #0
 80019bc:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_HIGH;
 80019be:	4b13      	ldr	r3, [pc, #76]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019c0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80019c4:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80019c6:	4b11      	ldr	r3, [pc, #68]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019c8:	2204      	movs	r2, #4
 80019ca:	625a      	str	r2, [r3, #36]	; 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80019cc:	4b0f      	ldr	r3, [pc, #60]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019ce:	2203      	movs	r2, #3
 80019d0:	629a      	str	r2, [r3, #40]	; 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 80019d2:	4b0e      	ldr	r3, [pc, #56]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80019d8:	4b0c      	ldr	r3, [pc, #48]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019da:	2200      	movs	r2, #0
 80019dc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 80019de:	480b      	ldr	r0, [pc, #44]	; (8001a0c <MX_DMA_Init+0xa4>)
 80019e0:	f001 fae6 	bl	8002fb0 <HAL_DMA_Init>
 80019e4:	4603      	mov	r3, r0
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d001      	beq.n	80019ee <MX_DMA_Init+0x86>
  {
    Error_Handler();
 80019ea:	f000 ff51 	bl	8002890 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80019ee:	2200      	movs	r2, #0
 80019f0:	2100      	movs	r1, #0
 80019f2:	2046      	movs	r0, #70	; 0x46
 80019f4:	f001 faa5 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80019f8:	2046      	movs	r0, #70	; 0x46
 80019fa:	f001 fabe 	bl	8002f7a <HAL_NVIC_EnableIRQ>

}
 80019fe:	bf00      	nop
 8001a00:	3708      	adds	r7, #8
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	20000240 	.word	0x20000240
 8001a10:	40026410 	.word	0x40026410

08001a14 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 8001a18:	4b15      	ldr	r3, [pc, #84]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a1a:	4a16      	ldr	r2, [pc, #88]	; (8001a74 <MX_DMA2D_Init+0x60>)
 8001a1c:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8001a1e:	4b14      	ldr	r3, [pc, #80]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a20:	2200      	movs	r2, #0
 8001a22:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_RGB565;
 8001a24:	4b12      	ldr	r3, [pc, #72]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a26:	2202      	movs	r2, #2
 8001a28:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8001a2a:	4b11      	ldr	r3, [pc, #68]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8001a30:	4b0f      	ldr	r3, [pc, #60]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a32:	2200      	movs	r2, #0
 8001a34:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_RGB565;
 8001a36:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a38:	2202      	movs	r2, #2
 8001a3a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8001a3c:	4b0c      	ldr	r3, [pc, #48]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8001a42:	4b0b      	ldr	r3, [pc, #44]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8001a48:	4809      	ldr	r0, [pc, #36]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a4a:	f001 fe49 	bl	80036e0 <HAL_DMA2D_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8001a54:	f000 ff1c 	bl	8002890 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8001a58:	2101      	movs	r1, #1
 8001a5a:	4805      	ldr	r0, [pc, #20]	; (8001a70 <MX_DMA2D_Init+0x5c>)
 8001a5c:	f001 ff9e 	bl	800399c <HAL_DMA2D_ConfigLayer>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d001      	beq.n	8001a6a <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8001a66:	f000 ff13 	bl	8002890 <Error_Handler>
  }

}
 8001a6a:	bf00      	nop
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	200002a0 	.word	0x200002a0
 8001a74:	4002b000 	.word	0x4002b000

08001a78 <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b085      	sub	sp, #20
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a0a      	ldr	r2, [pc, #40]	; (8001ab0 <HAL_DMA2D_MspInit+0x38>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d10b      	bne.n	8001aa2 <HAL_DMA2D_MspInit+0x2a>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001a8a:	4b0a      	ldr	r3, [pc, #40]	; (8001ab4 <HAL_DMA2D_MspInit+0x3c>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	4a09      	ldr	r2, [pc, #36]	; (8001ab4 <HAL_DMA2D_MspInit+0x3c>)
 8001a90:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001a94:	6313      	str	r3, [r2, #48]	; 0x30
 8001a96:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <HAL_DMA2D_MspInit+0x3c>)
 8001a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	3714      	adds	r7, #20
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aac:	4770      	bx	lr
 8001aae:	bf00      	nop
 8001ab0:	4002b000 	.word	0x4002b000
 8001ab4:	40023800 	.word	0x40023800

08001ab8 <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b088      	sub	sp, #32
 8001abc:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8001abe:	1d3b      	adds	r3, r7, #4
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]
 8001ac4:	605a      	str	r2, [r3, #4]
 8001ac6:	609a      	str	r2, [r3, #8]
 8001ac8:	60da      	str	r2, [r3, #12]
 8001aca:	611a      	str	r2, [r3, #16]
 8001acc:	615a      	str	r2, [r3, #20]
 8001ace:	619a      	str	r2, [r3, #24]

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001ad0:	4b1f      	ldr	r3, [pc, #124]	; (8001b50 <MX_FMC_Init+0x98>)
 8001ad2:	4a20      	ldr	r2, [pc, #128]	; (8001b54 <MX_FMC_Init+0x9c>)
 8001ad4:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8001ad6:	4b1e      	ldr	r3, [pc, #120]	; (8001b50 <MX_FMC_Init+0x98>)
 8001ad8:	2201      	movs	r2, #1
 8001ada:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001adc:	4b1c      	ldr	r3, [pc, #112]	; (8001b50 <MX_FMC_Init+0x98>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8001ae2:	4b1b      	ldr	r3, [pc, #108]	; (8001b50 <MX_FMC_Init+0x98>)
 8001ae4:	2204      	movs	r2, #4
 8001ae6:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001ae8:	4b19      	ldr	r3, [pc, #100]	; (8001b50 <MX_FMC_Init+0x98>)
 8001aea:	2210      	movs	r2, #16
 8001aec:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001aee:	4b18      	ldr	r3, [pc, #96]	; (8001b50 <MX_FMC_Init+0x98>)
 8001af0:	2240      	movs	r2, #64	; 0x40
 8001af2:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8001af4:	4b16      	ldr	r3, [pc, #88]	; (8001b50 <MX_FMC_Init+0x98>)
 8001af6:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8001afa:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001afc:	4b14      	ldr	r3, [pc, #80]	; (8001b50 <MX_FMC_Init+0x98>)
 8001afe:	2200      	movs	r2, #0
 8001b00:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8001b02:	4b13      	ldr	r3, [pc, #76]	; (8001b50 <MX_FMC_Init+0x98>)
 8001b04:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b08:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8001b0a:	4b11      	ldr	r3, [pc, #68]	; (8001b50 <MX_FMC_Init+0x98>)
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_1;
 8001b10:	4b0f      	ldr	r3, [pc, #60]	; (8001b50 <MX_FMC_Init+0x98>)
 8001b12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b16:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001b18:	2302      	movs	r3, #2
 8001b1a:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001b1c:	2307      	movs	r3, #7
 8001b1e:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001b20:	2304      	movs	r3, #4
 8001b22:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 6;
 8001b24:	2306      	movs	r3, #6
 8001b26:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 2;
 8001b28:	2302      	movs	r3, #2
 8001b2a:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001b30:	2302      	movs	r3, #2
 8001b32:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8001b34:	1d3b      	adds	r3, r7, #4
 8001b36:	4619      	mov	r1, r3
 8001b38:	4805      	ldr	r0, [pc, #20]	; (8001b50 <MX_FMC_Init+0x98>)
 8001b3a:	f003 fefb 	bl	8005934 <HAL_SDRAM_Init>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 8001b44:	f000 fea4 	bl	8002890 <Error_Handler>
  }

}
 8001b48:	bf00      	nop
 8001b4a:	3720      	adds	r7, #32
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}
 8001b50:	200002e0 	.word	0x200002e0
 8001b54:	a0000140 	.word	0xa0000140

08001b58 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b086      	sub	sp, #24
 8001b5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5e:	1d3b      	adds	r3, r7, #4
 8001b60:	2200      	movs	r2, #0
 8001b62:	601a      	str	r2, [r3, #0]
 8001b64:	605a      	str	r2, [r3, #4]
 8001b66:	609a      	str	r2, [r3, #8]
 8001b68:	60da      	str	r2, [r3, #12]
 8001b6a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001b6c:	4b33      	ldr	r3, [pc, #204]	; (8001c3c <HAL_FMC_MspInit+0xe4>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d15e      	bne.n	8001c32 <HAL_FMC_MspInit+0xda>
    return;
  }
  FMC_Initialized = 1;
 8001b74:	4b31      	ldr	r3, [pc, #196]	; (8001c3c <HAL_FMC_MspInit+0xe4>)
 8001b76:	2201      	movs	r2, #1
 8001b78:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001b7a:	4b31      	ldr	r3, [pc, #196]	; (8001c40 <HAL_FMC_MspInit+0xe8>)
 8001b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b7e:	4a30      	ldr	r2, [pc, #192]	; (8001c40 <HAL_FMC_MspInit+0xe8>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6393      	str	r3, [r2, #56]	; 0x38
 8001b86:	4b2e      	ldr	r3, [pc, #184]	; (8001c40 <HAL_FMC_MspInit+0xe8>)
 8001b88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	603b      	str	r3, [r7, #0]
 8001b90:	683b      	ldr	r3, [r7, #0]
  PG15   ------> FMC_SDNCAS
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 8001b92:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8001b96:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12 
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b98:	2302      	movs	r3, #2
 8001b9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba0:	2303      	movs	r3, #3
 8001ba2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ba4:	230c      	movs	r3, #12
 8001ba6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ba8:	1d3b      	adds	r3, r7, #4
 8001baa:	4619      	mov	r1, r3
 8001bac:	4825      	ldr	r0, [pc, #148]	; (8001c44 <HAL_FMC_MspInit+0xec>)
 8001bae:	f002 f823 	bl	8003bf8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001bb2:	23e0      	movs	r3, #224	; 0xe0
 8001bb4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb6:	2302      	movs	r3, #2
 8001bb8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bbe:	2303      	movs	r3, #3
 8001bc0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001bc2:	230c      	movs	r3, #12
 8001bc4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	4619      	mov	r1, r3
 8001bca:	481f      	ldr	r0, [pc, #124]	; (8001c48 <HAL_FMC_MspInit+0xf0>)
 8001bcc:	f002 f814 	bl	8003bf8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5 
 8001bd0:	f248 1333 	movw	r3, #33075	; 0x8133
 8001bd4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd6:	2302      	movs	r3, #2
 8001bd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bde:	2303      	movs	r3, #3
 8001be0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001be2:	230c      	movs	r3, #12
 8001be4:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001be6:	1d3b      	adds	r3, r7, #4
 8001be8:	4619      	mov	r1, r3
 8001bea:	4818      	ldr	r0, [pc, #96]	; (8001c4c <HAL_FMC_MspInit+0xf4>)
 8001bec:	f002 f804 	bl	8003bf8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8001bf0:	f64f 7383 	movw	r3, #65411	; 0xff83
 8001bf4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14 
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bfe:	2303      	movs	r3, #3
 8001c00:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c02:	230c      	movs	r3, #12
 8001c04:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c06:	1d3b      	adds	r3, r7, #4
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4811      	ldr	r0, [pc, #68]	; (8001c50 <HAL_FMC_MspInit+0xf8>)
 8001c0c:	f001 fff4 	bl	8003bf8 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14 
 8001c10:	f24c 7303 	movw	r3, #50947	; 0xc703
 8001c14:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c16:	2302      	movs	r3, #2
 8001c18:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001c22:	230c      	movs	r3, #12
 8001c24:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c26:	1d3b      	adds	r3, r7, #4
 8001c28:	4619      	mov	r1, r3
 8001c2a:	480a      	ldr	r0, [pc, #40]	; (8001c54 <HAL_FMC_MspInit+0xfc>)
 8001c2c:	f001 ffe4 	bl	8003bf8 <HAL_GPIO_Init>
 8001c30:	e000      	b.n	8001c34 <HAL_FMC_MspInit+0xdc>
    return;
 8001c32:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001c34:	3718      	adds	r7, #24
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	2000010c 	.word	0x2000010c
 8001c40:	40023800 	.word	0x40023800
 8001c44:	40021400 	.word	0x40021400
 8001c48:	40021c00 	.word	0x40021c00
 8001c4c:	40021800 	.word	0x40021800
 8001c50:	40021000 	.word	0x40021000
 8001c54:	40020c00 	.word	0x40020c00

08001c58 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001c60:	f7ff ff7a 	bl	8001b58 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b08e      	sub	sp, #56	; 0x38
 8001c70:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
 8001c7a:	605a      	str	r2, [r3, #4]
 8001c7c:	609a      	str	r2, [r3, #8]
 8001c7e:	60da      	str	r2, [r3, #12]
 8001c80:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c82:	4b60      	ldr	r3, [pc, #384]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c86:	4a5f      	ldr	r2, [pc, #380]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001c88:	f043 0310 	orr.w	r3, r3, #16
 8001c8c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c8e:	4b5d      	ldr	r3, [pc, #372]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001c90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c92:	f003 0310 	and.w	r3, r3, #16
 8001c96:	623b      	str	r3, [r7, #32]
 8001c98:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8001c9a:	4b5a      	ldr	r3, [pc, #360]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9e:	4a59      	ldr	r2, [pc, #356]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001ca0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ca6:	4b57      	ldr	r3, [pc, #348]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001caa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cae:	61fb      	str	r3, [r7, #28]
 8001cb0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cb2:	4b54      	ldr	r3, [pc, #336]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb6:	4a53      	ldr	r2, [pc, #332]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001cb8:	f043 0320 	orr.w	r3, r3, #32
 8001cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cbe:	4b51      	ldr	r3, [pc, #324]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc2:	f003 0320 	and.w	r3, r3, #32
 8001cc6:	61bb      	str	r3, [r7, #24]
 8001cc8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cca:	4b4e      	ldr	r3, [pc, #312]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cce:	4a4d      	ldr	r2, [pc, #308]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001cd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001cd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd6:	4b4b      	ldr	r3, [pc, #300]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cde:	617b      	str	r3, [r7, #20]
 8001ce0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ce2:	4b48      	ldr	r3, [pc, #288]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	4a47      	ldr	r2, [pc, #284]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001ce8:	f043 0304 	orr.w	r3, r3, #4
 8001cec:	6313      	str	r3, [r2, #48]	; 0x30
 8001cee:	4b45      	ldr	r3, [pc, #276]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf2:	f003 0304 	and.w	r3, r3, #4
 8001cf6:	613b      	str	r3, [r7, #16]
 8001cf8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cfa:	4b42      	ldr	r3, [pc, #264]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cfe:	4a41      	ldr	r2, [pc, #260]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d00:	f043 0301 	orr.w	r3, r3, #1
 8001d04:	6313      	str	r3, [r2, #48]	; 0x30
 8001d06:	4b3f      	ldr	r3, [pc, #252]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d0a:	f003 0301 	and.w	r3, r3, #1
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d12:	4b3c      	ldr	r3, [pc, #240]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d16:	4a3b      	ldr	r2, [pc, #236]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d18:	f043 0302 	orr.w	r3, r3, #2
 8001d1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1e:	4b39      	ldr	r3, [pc, #228]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	60bb      	str	r3, [r7, #8]
 8001d28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001d2a:	4b36      	ldr	r3, [pc, #216]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a35      	ldr	r2, [pc, #212]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b33      	ldr	r3, [pc, #204]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d3e:	607b      	str	r3, [r7, #4]
 8001d40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d42:	4b30      	ldr	r3, [pc, #192]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d46:	4a2f      	ldr	r2, [pc, #188]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d48:	f043 0308 	orr.w	r3, r3, #8
 8001d4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d4e:	4b2d      	ldr	r3, [pc, #180]	; (8001e04 <MX_GPIO_Init+0x198>)
 8001d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d52:	f003 0308 	and.w	r3, r3, #8
 8001d56:	603b      	str	r3, [r7, #0]
 8001d58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_8, GPIO_PIN_RESET);
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001d60:	4829      	ldr	r0, [pc, #164]	; (8001e08 <MX_GPIO_Init+0x19c>)
 8001d62:	f002 f90b 	bl	8003f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_GPIO_Port, LCD_BL_Pin, GPIO_PIN_RESET);
 8001d66:	2200      	movs	r2, #0
 8001d68:	2108      	movs	r1, #8
 8001d6a:	4828      	ldr	r0, [pc, #160]	; (8001e0c <MX_GPIO_Init+0x1a0>)
 8001d6c:	f002 f906 	bl	8003f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 8001d70:	2200      	movs	r2, #0
 8001d72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d76:	4826      	ldr	r0, [pc, #152]	; (8001e10 <MX_GPIO_Init+0x1a4>)
 8001d78:	f002 f900 	bl	8003f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d7c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d82:	2301      	movs	r3, #1
 8001d84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d86:	2300      	movs	r3, #0
 8001d88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001d8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d92:	4619      	mov	r1, r3
 8001d94:	481c      	ldr	r0, [pc, #112]	; (8001e08 <MX_GPIO_Init+0x19c>)
 8001d96:	f001 ff2f 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_BL_Pin;
 8001d9a:	2308      	movs	r3, #8
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d9e:	2301      	movs	r3, #1
 8001da0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001da2:	2300      	movs	r3, #0
 8001da4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001da6:	2300      	movs	r3, #0
 8001da8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_BL_GPIO_Port, &GPIO_InitStruct);
 8001daa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dae:	4619      	mov	r1, r3
 8001db0:	4816      	ldr	r0, [pc, #88]	; (8001e0c <MX_GPIO_Init+0x1a0>)
 8001db2:	f001 ff21 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 8001db6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001dba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 8001dc8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dcc:	4619      	mov	r1, r3
 8001dce:	4810      	ldr	r0, [pc, #64]	; (8001e10 <MX_GPIO_Init+0x1a4>)
 8001dd0:	f001 ff12 	bl	8003bf8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001dd4:	2380      	movs	r3, #128	; 0x80
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001dd8:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <MX_GPIO_Init+0x1a8>)
 8001dda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ddc:	2301      	movs	r3, #1
 8001dde:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001de0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001de4:	4619      	mov	r1, r3
 8001de6:	480a      	ldr	r0, [pc, #40]	; (8001e10 <MX_GPIO_Init+0x1a4>)
 8001de8:	f001 ff06 	bl	8003bf8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001dec:	2200      	movs	r2, #0
 8001dee:	2100      	movs	r1, #0
 8001df0:	2017      	movs	r0, #23
 8001df2:	f001 f8a6 	bl	8002f42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001df6:	2017      	movs	r0, #23
 8001df8:	f001 f8bf 	bl	8002f7a <HAL_NVIC_EnableIRQ>

}
 8001dfc:	bf00      	nop
 8001dfe:	3738      	adds	r7, #56	; 0x38
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40022000 	.word	0x40022000
 8001e0c:	40020000 	.word	0x40020000
 8001e10:	40020c00 	.word	0x40020c00
 8001e14:	10210000 	.word	0x10210000

08001e18 <MX_I2C4_Init>:

I2C_HandleTypeDef hi2c4;

/* I2C4 init function */
void MX_I2C4_Init(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0

  hi2c4.Instance = I2C4;
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e1e:	4a1c      	ldr	r2, [pc, #112]	; (8001e90 <MX_I2C4_Init+0x78>)
 8001e20:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x30C03444;
 8001e22:	4b1a      	ldr	r3, [pc, #104]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e24:	4a1b      	ldr	r2, [pc, #108]	; (8001e94 <MX_I2C4_Init+0x7c>)
 8001e26:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8001e28:	4b18      	ldr	r3, [pc, #96]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e2e:	4b17      	ldr	r3, [pc, #92]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e30:	2201      	movs	r2, #1
 8001e32:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e34:	4b15      	ldr	r3, [pc, #84]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8001e3a:	4b14      	ldr	r3, [pc, #80]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e40:	4b12      	ldr	r3, [pc, #72]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e46:	4b11      	ldr	r3, [pc, #68]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e4c:	4b0f      	ldr	r3, [pc, #60]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8001e52:	480e      	ldr	r0, [pc, #56]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e54:	f002 f8c4 	bl	8003fe0 <HAL_I2C_Init>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8001e5e:	f000 fd17 	bl	8002890 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e62:	2100      	movs	r1, #0
 8001e64:	4809      	ldr	r0, [pc, #36]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e66:	f002 f94b 	bl	8004100 <HAL_I2CEx_ConfigAnalogFilter>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8001e70:	f000 fd0e 	bl	8002890 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8001e74:	2100      	movs	r1, #0
 8001e76:	4805      	ldr	r0, [pc, #20]	; (8001e8c <MX_I2C4_Init+0x74>)
 8001e78:	f002 f98d 	bl	8004196 <HAL_I2CEx_ConfigDigitalFilter>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8001e82:	f000 fd05 	bl	8002890 <Error_Handler>
  }

}
 8001e86:	bf00      	nop
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20000314 	.word	0x20000314
 8001e90:	40006000 	.word	0x40006000
 8001e94:	30c03444 	.word	0x30c03444

08001e98 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	; 0x28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C4)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a17      	ldr	r2, [pc, #92]	; (8001f14 <HAL_I2C_MspInit+0x7c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d128      	bne.n	8001f0c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C4_MspInit 0 */

  /* USER CODE END I2C4_MspInit 0 */
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001eba:	4b17      	ldr	r3, [pc, #92]	; (8001f18 <HAL_I2C_MspInit+0x80>)
 8001ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ebe:	4a16      	ldr	r2, [pc, #88]	; (8001f18 <HAL_I2C_MspInit+0x80>)
 8001ec0:	f043 0308 	orr.w	r3, r3, #8
 8001ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ec6:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <HAL_I2C_MspInit+0x80>)
 8001ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	613b      	str	r3, [r7, #16]
 8001ed0:	693b      	ldr	r3, [r7, #16]
    /**I2C4 GPIO Configuration    
    PD12     ------> I2C4_SCL
    PD13     ------> I2C4_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001ed2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ed8:	2312      	movs	r3, #18
 8001eda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001edc:	2301      	movs	r3, #1
 8001ede:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001ee4:	2304      	movs	r3, #4
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ee8:	f107 0314 	add.w	r3, r7, #20
 8001eec:	4619      	mov	r1, r3
 8001eee:	480b      	ldr	r0, [pc, #44]	; (8001f1c <HAL_I2C_MspInit+0x84>)
 8001ef0:	f001 fe82 	bl	8003bf8 <HAL_GPIO_Init>

    /* I2C4 clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001ef4:	4b08      	ldr	r3, [pc, #32]	; (8001f18 <HAL_I2C_MspInit+0x80>)
 8001ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ef8:	4a07      	ldr	r2, [pc, #28]	; (8001f18 <HAL_I2C_MspInit+0x80>)
 8001efa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001efe:	6413      	str	r3, [r2, #64]	; 0x40
 8001f00:	4b05      	ldr	r3, [pc, #20]	; (8001f18 <HAL_I2C_MspInit+0x80>)
 8001f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f08:	60fb      	str	r3, [r7, #12]
 8001f0a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }
}
 8001f0c:	bf00      	nop
 8001f0e:	3728      	adds	r7, #40	; 0x28
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	40006000 	.word	0x40006000
 8001f18:	40023800 	.word	0x40023800
 8001f1c:	40020c00 	.word	0x40020c00

08001f20 <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b09a      	sub	sp, #104	; 0x68
 8001f24:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8001f26:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f2a:	2234      	movs	r2, #52	; 0x34
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f004 fdc1 	bl	8006ab6 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 8001f34:	463b      	mov	r3, r7
 8001f36:	2234      	movs	r2, #52	; 0x34
 8001f38:	2100      	movs	r1, #0
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f004 fdbb 	bl	8006ab6 <memset>

  hltdc.Instance = LTDC;
 8001f40:	4b53      	ldr	r3, [pc, #332]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f42:	4a54      	ldr	r2, [pc, #336]	; (8002094 <MX_LTDC_Init+0x174>)
 8001f44:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8001f46:	4b52      	ldr	r3, [pc, #328]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f48:	2200      	movs	r2, #0
 8001f4a:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8001f4c:	4b50      	ldr	r3, [pc, #320]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f4e:	2200      	movs	r2, #0
 8001f50:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8001f52:	4b4f      	ldr	r3, [pc, #316]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8001f58:	4b4d      	ldr	r3, [pc, #308]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 19;
 8001f5e:	4b4c      	ldr	r3, [pc, #304]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f60:	2213      	movs	r2, #19
 8001f62:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 2;
 8001f64:	4b4a      	ldr	r3, [pc, #296]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f66:	2202      	movs	r2, #2
 8001f68:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 159;
 8001f6a:	4b49      	ldr	r3, [pc, #292]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f6c:	229f      	movs	r2, #159	; 0x9f
 8001f6e:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 22;
 8001f70:	4b47      	ldr	r3, [pc, #284]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f72:	2216      	movs	r2, #22
 8001f74:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 1183;
 8001f76:	4b46      	ldr	r3, [pc, #280]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f78:	f240 429f 	movw	r2, #1183	; 0x49f
 8001f7c:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 622;
 8001f7e:	4b44      	ldr	r3, [pc, #272]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f80:	f240 226e 	movw	r2, #622	; 0x26e
 8001f84:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 1343;
 8001f86:	4b42      	ldr	r3, [pc, #264]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f88:	f240 523f 	movw	r2, #1343	; 0x53f
 8001f8c:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 634;
 8001f8e:	4b40      	ldr	r3, [pc, #256]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f90:	f240 227a 	movw	r2, #634	; 0x27a
 8001f94:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8001f96:	4b3e      	ldr	r3, [pc, #248]	; (8002090 <MX_LTDC_Init+0x170>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 8001f9e:	4b3c      	ldr	r3, [pc, #240]	; (8002090 <MX_LTDC_Init+0x170>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8001fa6:	4b3a      	ldr	r3, [pc, #232]	; (8002090 <MX_LTDC_Init+0x170>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8001fae:	4838      	ldr	r0, [pc, #224]	; (8002090 <MX_LTDC_Init+0x170>)
 8001fb0:	f002 f93e 	bl	8004230 <HAL_LTDC_Init>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d001      	beq.n	8001fbe <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8001fba:	f000 fc69 	bl	8002890 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 1024;
 8001fc2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fc6:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 600;
 8001fcc:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001fd0:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0xFF;
 8001fd6:	23ff      	movs	r3, #255	; 0xff
 8001fd8:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8001fde:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001fe2:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8001fe4:	2307      	movs	r3, #7
 8001fe6:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0xD0000000;
 8001fe8:	f04f 4350 	mov.w	r3, #3489660928	; 0xd0000000
 8001fec:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 1024;
 8001fee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ff2:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 600;
 8001ff4:	f44f 7316 	mov.w	r3, #600	; 0x258
 8001ff8:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8002006:	2300      	movs	r3, #0
 8002008:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800200c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002010:	2200      	movs	r2, #0
 8002012:	4619      	mov	r1, r3
 8002014:	481e      	ldr	r0, [pc, #120]	; (8002090 <MX_LTDC_Init+0x170>)
 8002016:	f002 f9db 	bl	80043d0 <HAL_LTDC_ConfigLayer>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_LTDC_Init+0x104>
  {
    Error_Handler();
 8002020:	f000 fc36 	bl	8002890 <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8002024:	2300      	movs	r3, #0
 8002026:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 1024;
 8002028:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800202c:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 800202e:	2300      	movs	r3, #0
 8002030:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 600;
 8002032:	f44f 7316 	mov.w	r3, #600	; 0x258
 8002036:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8002038:	2302      	movs	r3, #2
 800203a:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0xFF;
 800203c:	23ff      	movs	r3, #255	; 0xff
 800203e:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 8002040:	2300      	movs	r3, #0
 8002042:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8002044:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002048:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 800204a:	2307      	movs	r3, #7
 800204c:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0xD0200000;
 800204e:	4b12      	ldr	r3, [pc, #72]	; (8002098 <MX_LTDC_Init+0x178>)
 8002050:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 1024;
 8002052:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002056:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 600;
 8002058:	f44f 7316 	mov.w	r3, #600	; 0x258
 800205c:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 800205e:	2300      	movs	r3, #0
 8002060:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 8002064:	2300      	movs	r3, #0
 8002066:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 800206a:	2300      	movs	r3, #0
 800206c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 8002070:	463b      	mov	r3, r7
 8002072:	2201      	movs	r2, #1
 8002074:	4619      	mov	r1, r3
 8002076:	4806      	ldr	r0, [pc, #24]	; (8002090 <MX_LTDC_Init+0x170>)
 8002078:	f002 f9aa 	bl	80043d0 <HAL_LTDC_ConfigLayer>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <MX_LTDC_Init+0x166>
  {
    Error_Handler();
 8002082:	f000 fc05 	bl	8002890 <Error_Handler>
  }

}
 8002086:	bf00      	nop
 8002088:	3768      	adds	r7, #104	; 0x68
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	20000360 	.word	0x20000360
 8002094:	40016800 	.word	0x40016800
 8002098:	d0200000 	.word	0xd0200000

0800209c <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	b092      	sub	sp, #72	; 0x48
 80020a0:	af00      	add	r7, sp, #0
 80020a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80020a8:	2200      	movs	r2, #0
 80020aa:	601a      	str	r2, [r3, #0]
 80020ac:	605a      	str	r2, [r3, #4]
 80020ae:	609a      	str	r2, [r3, #8]
 80020b0:	60da      	str	r2, [r3, #12]
 80020b2:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a92      	ldr	r2, [pc, #584]	; (8002304 <HAL_LTDC_MspInit+0x268>)
 80020ba:	4293      	cmp	r3, r2
 80020bc:	f040 811d 	bne.w	80022fa <HAL_LTDC_MspInit+0x25e>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80020c0:	4b91      	ldr	r3, [pc, #580]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80020c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020c4:	4a90      	ldr	r2, [pc, #576]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80020c6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80020ca:	6453      	str	r3, [r2, #68]	; 0x44
 80020cc:	4b8e      	ldr	r3, [pc, #568]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80020ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80020d0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80020d4:	633b      	str	r3, [r7, #48]	; 0x30
 80020d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80020d8:	4b8b      	ldr	r3, [pc, #556]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80020da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020dc:	4a8a      	ldr	r2, [pc, #552]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80020de:	f043 0310 	orr.w	r3, r3, #16
 80020e2:	6313      	str	r3, [r2, #48]	; 0x30
 80020e4:	4b88      	ldr	r3, [pc, #544]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80020e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e8:	f003 0310 	and.w	r3, r3, #16
 80020ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 80020ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80020f0:	4b85      	ldr	r3, [pc, #532]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80020f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f4:	4a84      	ldr	r2, [pc, #528]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80020f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020fa:	6313      	str	r3, [r2, #48]	; 0x30
 80020fc:	4b82      	ldr	r3, [pc, #520]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80020fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002100:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002104:	62bb      	str	r3, [r7, #40]	; 0x28
 8002106:	6abb      	ldr	r3, [r7, #40]	; 0x28
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002108:	4b7f      	ldr	r3, [pc, #508]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800210a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210c:	4a7e      	ldr	r2, [pc, #504]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800210e:	f043 0320 	orr.w	r3, r3, #32
 8002112:	6313      	str	r3, [r2, #48]	; 0x30
 8002114:	4b7c      	ldr	r3, [pc, #496]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 8002116:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002118:	f003 0320 	and.w	r3, r3, #32
 800211c:	627b      	str	r3, [r7, #36]	; 0x24
 800211e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002120:	4b79      	ldr	r3, [pc, #484]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 8002122:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002124:	4a78      	ldr	r2, [pc, #480]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 8002126:	f043 0304 	orr.w	r3, r3, #4
 800212a:	6313      	str	r3, [r2, #48]	; 0x30
 800212c:	4b76      	ldr	r3, [pc, #472]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800212e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	623b      	str	r3, [r7, #32]
 8002136:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002138:	4b73      	ldr	r3, [pc, #460]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800213a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213c:	4a72      	ldr	r2, [pc, #456]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800213e:	f043 0301 	orr.w	r3, r3, #1
 8002142:	6313      	str	r3, [r2, #48]	; 0x30
 8002144:	4b70      	ldr	r3, [pc, #448]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 8002146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002148:	f003 0301 	and.w	r3, r3, #1
 800214c:	61fb      	str	r3, [r7, #28]
 800214e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002150:	4b6d      	ldr	r3, [pc, #436]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 8002152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002154:	4a6c      	ldr	r2, [pc, #432]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 8002156:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800215a:	6313      	str	r3, [r2, #48]	; 0x30
 800215c:	4b6a      	ldr	r3, [pc, #424]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800215e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002160:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002164:	61bb      	str	r3, [r7, #24]
 8002166:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002168:	4b67      	ldr	r3, [pc, #412]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800216a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216c:	4a66      	ldr	r2, [pc, #408]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800216e:	f043 0302 	orr.w	r3, r3, #2
 8002172:	6313      	str	r3, [r2, #48]	; 0x30
 8002174:	4b64      	ldr	r3, [pc, #400]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 8002176:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002178:	f003 0302 	and.w	r3, r3, #2
 800217c:	617b      	str	r3, [r7, #20]
 800217e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002180:	4b61      	ldr	r3, [pc, #388]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 8002182:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002184:	4a60      	ldr	r2, [pc, #384]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 8002186:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800218a:	6313      	str	r3, [r2, #48]	; 0x30
 800218c:	4b5e      	ldr	r3, [pc, #376]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800218e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002190:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002194:	613b      	str	r3, [r7, #16]
 8002196:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002198:	4b5b      	ldr	r3, [pc, #364]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800219a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800219c:	4a5a      	ldr	r2, [pc, #360]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 800219e:	f043 0308 	orr.w	r3, r3, #8
 80021a2:	6313      	str	r3, [r2, #48]	; 0x30
 80021a4:	4b58      	ldr	r3, [pc, #352]	; (8002308 <HAL_LTDC_MspInit+0x26c>)
 80021a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a8:	f003 0308 	and.w	r3, r3, #8
 80021ac:	60fb      	str	r3, [r7, #12]
 80021ae:	68fb      	ldr	r3, [r7, #12]
    PI4     ------> LTDC_B4
    PI5     ------> LTDC_B5
    PI6     ------> LTDC_B6
    PI7     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80021b0:	2370      	movs	r3, #112	; 0x70
 80021b2:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b4:	2302      	movs	r3, #2
 80021b6:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021bc:	2302      	movs	r3, #2
 80021be:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021c0:	230e      	movs	r3, #14
 80021c2:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021c4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021c8:	4619      	mov	r1, r3
 80021ca:	4850      	ldr	r0, [pc, #320]	; (800230c <HAL_LTDC_MspInit+0x270>)
 80021cc:	f001 fd14 	bl	8003bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_0|GPIO_PIN_1 
 80021d0:	f240 63f7 	movw	r3, #1783	; 0x6f7
 80021d4:	637b      	str	r3, [r7, #52]	; 0x34
                          |GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6 
                          |GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d6:	2302      	movs	r3, #2
 80021d8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80021de:	2302      	movs	r3, #2
 80021e0:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80021e2:	230e      	movs	r3, #14
 80021e4:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80021e6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021ea:	4619      	mov	r1, r3
 80021ec:	4848      	ldr	r0, [pc, #288]	; (8002310 <HAL_LTDC_MspInit+0x274>)
 80021ee:	f001 fd03 	bl	8003bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80021f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80021f6:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f8:	2302      	movs	r3, #2
 80021fa:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fc:	2300      	movs	r3, #0
 80021fe:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002200:	2302      	movs	r3, #2
 8002202:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002204:	230e      	movs	r3, #14
 8002206:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002208:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800220c:	4619      	mov	r1, r3
 800220e:	4841      	ldr	r0, [pc, #260]	; (8002314 <HAL_LTDC_MspInit+0x278>)
 8002210:	f001 fcf2 	bl	8003bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002214:	2301      	movs	r3, #1
 8002216:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002218:	2302      	movs	r3, #2
 800221a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002220:	2300      	movs	r3, #0
 8002222:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002224:	230e      	movs	r3, #14
 8002226:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002228:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800222c:	4619      	mov	r1, r3
 800222e:	483a      	ldr	r0, [pc, #232]	; (8002318 <HAL_LTDC_MspInit+0x27c>)
 8002230:	f001 fce2 	bl	8003bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002234:	2304      	movs	r3, #4
 8002236:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002238:	2302      	movs	r3, #2
 800223a:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002240:	2300      	movs	r3, #0
 8002242:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002244:	230e      	movs	r3, #14
 8002246:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002248:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800224c:	4619      	mov	r1, r3
 800224e:	4833      	ldr	r0, [pc, #204]	; (800231c <HAL_LTDC_MspInit+0x280>)
 8002250:	f001 fcd2 	bl	8003bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10 
 8002254:	f24a 7304 	movw	r3, #42756	; 0xa704
 8002258:	637b      	str	r3, [r7, #52]	; 0x34
                          |GPIO_PIN_13|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225a:	2302      	movs	r3, #2
 800225c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800225e:	2300      	movs	r3, #0
 8002260:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002262:	2302      	movs	r3, #2
 8002264:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002266:	230e      	movs	r3, #14
 8002268:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800226a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800226e:	4619      	mov	r1, r3
 8002270:	482b      	ldr	r0, [pc, #172]	; (8002320 <HAL_LTDC_MspInit+0x284>)
 8002272:	f001 fcc1 	bl	8003bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002276:	2302      	movs	r3, #2
 8002278:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002282:	2300      	movs	r3, #0
 8002284:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002286:	2309      	movs	r3, #9
 8002288:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800228a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800228e:	4619      	mov	r1, r3
 8002290:	4824      	ldr	r0, [pc, #144]	; (8002324 <HAL_LTDC_MspInit+0x288>)
 8002292:	f001 fcb1 	bl	8003bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11|GPIO_PIN_12;
 8002296:	f44f 53c6 	mov.w	r3, #6336	; 0x18c0
 800229a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800229c:	2302      	movs	r3, #2
 800229e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022a0:	2300      	movs	r3, #0
 80022a2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022a4:	2302      	movs	r3, #2
 80022a6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022a8:	230e      	movs	r3, #14
 80022aa:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022ac:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022b0:	4619      	mov	r1, r3
 80022b2:	481d      	ldr	r0, [pc, #116]	; (8002328 <HAL_LTDC_MspInit+0x28c>)
 80022b4:	f001 fca0 	bl	8003bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80022b8:	2340      	movs	r3, #64	; 0x40
 80022ba:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022c4:	2302      	movs	r3, #2
 80022c6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80022c8:	230e      	movs	r3, #14
 80022ca:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022cc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022d0:	4619      	mov	r1, r3
 80022d2:	4816      	ldr	r0, [pc, #88]	; (800232c <HAL_LTDC_MspInit+0x290>)
 80022d4:	f001 fc90 	bl	8003bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80022d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80022dc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022de:	2302      	movs	r3, #2
 80022e0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e2:	2300      	movs	r3, #0
 80022e4:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80022e6:	2302      	movs	r3, #2
 80022e8:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80022ea:	2309      	movs	r3, #9
 80022ec:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80022ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022f2:	4619      	mov	r1, r3
 80022f4:	480c      	ldr	r0, [pc, #48]	; (8002328 <HAL_LTDC_MspInit+0x28c>)
 80022f6:	f001 fc7f 	bl	8003bf8 <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 80022fa:	bf00      	nop
 80022fc:	3748      	adds	r7, #72	; 0x48
 80022fe:	46bd      	mov	sp, r7
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	40016800 	.word	0x40016800
 8002308:	40023800 	.word	0x40023800
 800230c:	40021000 	.word	0x40021000
 8002310:	40022000 	.word	0x40022000
 8002314:	40021400 	.word	0x40021400
 8002318:	40020800 	.word	0x40020800
 800231c:	40020000 	.word	0x40020000
 8002320:	40021c00 	.word	0x40021c00
 8002324:	40020400 	.word	0x40020400
 8002328:	40021800 	.word	0x40021800
 800232c:	40020c00 	.word	0x40020c00

08002330 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8002330:	b480      	push	{r7}
 8002332:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002338:	f3bf 8f6f 	isb	sy
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800233c:	4b0b      	ldr	r3, [pc, #44]	; (800236c <SCB_EnableICache+0x3c>)
 800233e:	2200      	movs	r2, #0
 8002340:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8002344:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8002348:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 800234c:	4b07      	ldr	r3, [pc, #28]	; (800236c <SCB_EnableICache+0x3c>)
 800234e:	695b      	ldr	r3, [r3, #20]
 8002350:	4a06      	ldr	r2, [pc, #24]	; (800236c <SCB_EnableICache+0x3c>)
 8002352:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002356:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8002358:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 800235c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
 800236a:	bf00      	nop
 800236c:	e000ed00 	.word	0xe000ed00

08002370 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8002376:	4b1d      	ldr	r3, [pc, #116]	; (80023ec <SCB_EnableDCache+0x7c>)
 8002378:	2200      	movs	r2, #0
 800237a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800237e:	f3bf 8f4f 	dsb	sy
    __DSB();

    ccsidr = SCB->CCSIDR;
 8002382:	4b1a      	ldr	r3, [pc, #104]	; (80023ec <SCB_EnableDCache+0x7c>)
 8002384:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002388:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	0b5b      	lsrs	r3, r3, #13
 800238e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8002392:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	08db      	lsrs	r3, r3, #3
 8002398:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800239c:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	015a      	lsls	r2, r3, #5
 80023a2:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80023a6:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80023a8:	68ba      	ldr	r2, [r7, #8]
 80023aa:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80023ac:	490f      	ldr	r1, [pc, #60]	; (80023ec <SCB_EnableDCache+0x7c>)
 80023ae:	4313      	orrs	r3, r2
 80023b0:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80023b4:	68bb      	ldr	r3, [r7, #8]
 80023b6:	1e5a      	subs	r2, r3, #1
 80023b8:	60ba      	str	r2, [r7, #8]
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d1ef      	bne.n	800239e <SCB_EnableDCache+0x2e>
    } while(sets-- != 0U);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	1e5a      	subs	r2, r3, #1
 80023c2:	60fa      	str	r2, [r7, #12]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1e5      	bne.n	8002394 <SCB_EnableDCache+0x24>
 80023c8:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80023cc:	4b07      	ldr	r3, [pc, #28]	; (80023ec <SCB_EnableDCache+0x7c>)
 80023ce:	695b      	ldr	r3, [r3, #20]
 80023d0:	4a06      	ldr	r2, [pc, #24]	; (80023ec <SCB_EnableDCache+0x7c>)
 80023d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023d6:	6153      	str	r3, [r2, #20]
 80023d8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80023dc:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
 80023e0:	bf00      	nop
 80023e2:	3714      	adds	r7, #20
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	e000ed00 	.word	0xe000ed00

080023f0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	//initialise_monitor_handles();
  /* USER CODE END 1 */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 80023f4:	f7ff ff9c 	bl	8002330 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 80023f8:	f7ff ffba 	bl	8002370 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80023fc:	f000 fc47 	bl	8002c8e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002400:	f000 f968 	bl	80026d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002404:	f7ff fc32 	bl	8001c6c <MX_GPIO_Init>
  MX_DMA_Init();
 8002408:	f7ff faae 	bl	8001968 <MX_DMA_Init>
  MX_DMA2D_Init();
 800240c:	f7ff fb02 	bl	8001a14 <MX_DMA2D_Init>
  MX_FMC_Init();
 8002410:	f7ff fb52 	bl	8001ab8 <MX_FMC_Init>
  MX_I2C4_Init();
 8002414:	f7ff fd00 	bl	8001e18 <MX_I2C4_Init>
  MX_LTDC_Init();
 8002418:	f7ff fd82 	bl	8001f20 <MX_LTDC_Init>
  MX_USART1_UART_Init();
 800241c:	f000 fb5e 	bl	8002adc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_3,GPIO_PIN_RESET);
 8002420:	2200      	movs	r2, #0
 8002422:	2108      	movs	r1, #8
 8002424:	48a2      	ldr	r0, [pc, #648]	; (80026b0 <main+0x2c0>)
 8002426:	f001 fda9 	bl	8003f7c <HAL_GPIO_WritePin>
	BSP_SDRAM_Init();
 800242a:	f7ff fa29 	bl	8001880 <BSP_SDRAM_Init>
	BSP_LCD_Init();
 800242e:	f7fe fc69 	bl	8000d04 <BSP_LCD_Init>
	GT811_Init();
 8002432:	f7fe f8bd 	bl	80005b0 <GT811_Init>

	BSP_LCD_SetLayerVisible(1,DISABLE);
 8002436:	2100      	movs	r1, #0
 8002438:	2001      	movs	r0, #1
 800243a:	f7fe fca7 	bl	8000d8c <BSP_LCD_SetLayerVisible>
	BSP_LCD_SelectLayer(0);
 800243e:	2000      	movs	r0, #0
 8002440:	f7fe fc94 	bl	8000d6c <BSP_LCD_SelectLayer>
	BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8002444:	201f      	movs	r0, #31
 8002446:	f7fe fcdf 	bl	8000e08 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 800244a:	2000      	movs	r0, #0
 800244c:	f7fe fcf4 	bl	8000e38 <BSP_LCD_SetBackColor>
	BSP_LCD_Clear(BSP_LCD_GetBackColor());
 8002450:	f7fe fd0c 	bl	8000e6c <BSP_LCD_GetBackColor>
 8002454:	4603      	mov	r3, r0
 8002456:	4618      	mov	r0, r3
 8002458:	f7fe fd38 	bl	8000ecc <BSP_LCD_Clear>
	BSP_LCD_SetFont(&Font24);
 800245c:	4895      	ldr	r0, [pc, #596]	; (80026b4 <main+0x2c4>)
 800245e:	f7fe fd1b 	bl	8000e98 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(0,0, (uint8_t*)"Capacitive touch screen test",CENTER_MODE);
 8002462:	2301      	movs	r3, #1
 8002464:	4a94      	ldr	r2, [pc, #592]	; (80026b8 <main+0x2c8>)
 8002466:	2100      	movs	r1, #0
 8002468:	2000      	movs	r0, #0
 800246a:	f7fe fd9b 	bl	8000fa4 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800246e:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002472:	f7fe fcc9 	bl	8000e08 <BSP_LCD_SetTextColor>
	BSP_LCD_DrawHLine(0, 30, 1024);
 8002476:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800247a:	211e      	movs	r1, #30
 800247c:	2000      	movs	r0, #0
 800247e:	f7fe fe55 	bl	800112c <BSP_LCD_DrawHLine>
//	  printf("test\r\n");
//	  HAL_Delay(100);
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(TS_flag == 1)
 8002482:	4b8e      	ldr	r3, [pc, #568]	; (80026bc <main+0x2cc>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	2b01      	cmp	r3, #1
 8002488:	d1fb      	bne.n	8002482 <main+0x92>
	  		{
	  			GT811_GetState(&TS_State);
 800248a:	488d      	ldr	r0, [pc, #564]	; (80026c0 <main+0x2d0>)
 800248c:	f7fe f8f2 	bl	8000674 <GT811_GetState>
	  			if(TS_State.touchDetected != 0)
 8002490:	4b8b      	ldr	r3, [pc, #556]	; (80026c0 <main+0x2d0>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	f000 8106 	beq.w	80026a6 <main+0x2b6>
	  			{
	  				TouchPoit = TS_BKState.touchDetected;
 800249a:	4b8a      	ldr	r3, [pc, #552]	; (80026c4 <main+0x2d4>)
 800249c:	781a      	ldrb	r2, [r3, #0]
 800249e:	4b8a      	ldr	r3, [pc, #552]	; (80026c8 <main+0x2d8>)
 80024a0:	701a      	strb	r2, [r3, #0]
	  				for(i = 0;i < 5;i++)
 80024a2:	4b8a      	ldr	r3, [pc, #552]	; (80026cc <main+0x2dc>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	801a      	strh	r2, [r3, #0]
 80024a8:	e03e      	b.n	8002528 <main+0x138>
	  				{
	  					if(TouchPoit & 0x01)
 80024aa:	4b87      	ldr	r3, [pc, #540]	; (80026c8 <main+0x2d8>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d02c      	beq.n	8002510 <main+0x120>
	  					{
	  						BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80024b6:	2000      	movs	r0, #0
 80024b8:	f7fe fca6 	bl	8000e08 <BSP_LCD_SetTextColor>
	  						BSP_LCD_FillCircle(TS_BKState.touchX[i],TS_BKState.touchY[i],20);
 80024bc:	4b83      	ldr	r3, [pc, #524]	; (80026cc <main+0x2dc>)
 80024be:	881b      	ldrh	r3, [r3, #0]
 80024c0:	4a80      	ldr	r2, [pc, #512]	; (80026c4 <main+0x2d4>)
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	4413      	add	r3, r2
 80024c6:	8858      	ldrh	r0, [r3, #2]
 80024c8:	4b80      	ldr	r3, [pc, #512]	; (80026cc <main+0x2dc>)
 80024ca:	881b      	ldrh	r3, [r3, #0]
 80024cc:	4a7d      	ldr	r2, [pc, #500]	; (80026c4 <main+0x2d4>)
 80024ce:	3304      	adds	r3, #4
 80024d0:	005b      	lsls	r3, r3, #1
 80024d2:	4413      	add	r3, r2
 80024d4:	889b      	ldrh	r3, [r3, #4]
 80024d6:	2214      	movs	r2, #20
 80024d8:	4619      	mov	r1, r3
 80024da:	f7ff f81f 	bl	800151c <BSP_LCD_FillCircle>
	  						BSP_LCD_DrawVLine(TS_BKState.touchX[i], 55, 580);
 80024de:	4b7b      	ldr	r3, [pc, #492]	; (80026cc <main+0x2dc>)
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	4a78      	ldr	r2, [pc, #480]	; (80026c4 <main+0x2d4>)
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	4413      	add	r3, r2
 80024e8:	885b      	ldrh	r3, [r3, #2]
 80024ea:	f44f 7211 	mov.w	r2, #580	; 0x244
 80024ee:	2137      	movs	r1, #55	; 0x37
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe fe79 	bl	80011e8 <BSP_LCD_DrawVLine>
	  						BSP_LCD_DrawHLine(5, TS_BKState.touchY[i], 1004);
 80024f6:	4b75      	ldr	r3, [pc, #468]	; (80026cc <main+0x2dc>)
 80024f8:	881b      	ldrh	r3, [r3, #0]
 80024fa:	4a72      	ldr	r2, [pc, #456]	; (80026c4 <main+0x2d4>)
 80024fc:	3304      	adds	r3, #4
 80024fe:	005b      	lsls	r3, r3, #1
 8002500:	4413      	add	r3, r2
 8002502:	889b      	ldrh	r3, [r3, #4]
 8002504:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 8002508:	4619      	mov	r1, r3
 800250a:	2005      	movs	r0, #5
 800250c:	f7fe fe0e 	bl	800112c <BSP_LCD_DrawHLine>
	  					}
	  					TouchPoit >>= 1;
 8002510:	4b6d      	ldr	r3, [pc, #436]	; (80026c8 <main+0x2d8>)
 8002512:	781b      	ldrb	r3, [r3, #0]
 8002514:	085b      	lsrs	r3, r3, #1
 8002516:	b2da      	uxtb	r2, r3
 8002518:	4b6b      	ldr	r3, [pc, #428]	; (80026c8 <main+0x2d8>)
 800251a:	701a      	strb	r2, [r3, #0]
	  				for(i = 0;i < 5;i++)
 800251c:	4b6b      	ldr	r3, [pc, #428]	; (80026cc <main+0x2dc>)
 800251e:	881b      	ldrh	r3, [r3, #0]
 8002520:	3301      	adds	r3, #1
 8002522:	b29a      	uxth	r2, r3
 8002524:	4b69      	ldr	r3, [pc, #420]	; (80026cc <main+0x2dc>)
 8002526:	801a      	strh	r2, [r3, #0]
 8002528:	4b68      	ldr	r3, [pc, #416]	; (80026cc <main+0x2dc>)
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	2b04      	cmp	r3, #4
 800252e:	d9bc      	bls.n	80024aa <main+0xba>
	  				}

	  				TouchPoit = TS_State.touchDetected;
 8002530:	4b63      	ldr	r3, [pc, #396]	; (80026c0 <main+0x2d0>)
 8002532:	781a      	ldrb	r2, [r3, #0]
 8002534:	4b64      	ldr	r3, [pc, #400]	; (80026c8 <main+0x2d8>)
 8002536:	701a      	strb	r2, [r3, #0]
	  				for(i = 0;i < 5;i++)
 8002538:	4b64      	ldr	r3, [pc, #400]	; (80026cc <main+0x2dc>)
 800253a:	2200      	movs	r2, #0
 800253c:	801a      	strh	r2, [r3, #0]
 800253e:	e0a9      	b.n	8002694 <main+0x2a4>
	  				{
	  					if(TouchPoit & 0x01)
 8002540:	4b61      	ldr	r3, [pc, #388]	; (80026c8 <main+0x2d8>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	f003 0301 	and.w	r3, r3, #1
 8002548:	2b00      	cmp	r3, #0
 800254a:	f000 8097 	beq.w	800267c <main+0x28c>
	  					{
	  						if(TS_State.touchY[i] <  75)TS_State.touchY[i] =  75;
 800254e:	4b5f      	ldr	r3, [pc, #380]	; (80026cc <main+0x2dc>)
 8002550:	881b      	ldrh	r3, [r3, #0]
 8002552:	4a5b      	ldr	r2, [pc, #364]	; (80026c0 <main+0x2d0>)
 8002554:	3304      	adds	r3, #4
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	4413      	add	r3, r2
 800255a:	889b      	ldrh	r3, [r3, #4]
 800255c:	2b4a      	cmp	r3, #74	; 0x4a
 800255e:	d807      	bhi.n	8002570 <main+0x180>
 8002560:	4b5a      	ldr	r3, [pc, #360]	; (80026cc <main+0x2dc>)
 8002562:	881b      	ldrh	r3, [r3, #0]
 8002564:	4a56      	ldr	r2, [pc, #344]	; (80026c0 <main+0x2d0>)
 8002566:	3304      	adds	r3, #4
 8002568:	005b      	lsls	r3, r3, #1
 800256a:	4413      	add	r3, r2
 800256c:	224b      	movs	r2, #75	; 0x4b
 800256e:	809a      	strh	r2, [r3, #4]
	  						if(TS_State.touchY[i] > 580)TS_State.touchY[i] = 580;
 8002570:	4b56      	ldr	r3, [pc, #344]	; (80026cc <main+0x2dc>)
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	4a52      	ldr	r2, [pc, #328]	; (80026c0 <main+0x2d0>)
 8002576:	3304      	adds	r3, #4
 8002578:	005b      	lsls	r3, r3, #1
 800257a:	4413      	add	r3, r2
 800257c:	889b      	ldrh	r3, [r3, #4]
 800257e:	f5b3 7f11 	cmp.w	r3, #580	; 0x244
 8002582:	d908      	bls.n	8002596 <main+0x1a6>
 8002584:	4b51      	ldr	r3, [pc, #324]	; (80026cc <main+0x2dc>)
 8002586:	881b      	ldrh	r3, [r3, #0]
 8002588:	4a4d      	ldr	r2, [pc, #308]	; (80026c0 <main+0x2d0>)
 800258a:	3304      	adds	r3, #4
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	4413      	add	r3, r2
 8002590:	f44f 7211 	mov.w	r2, #580	; 0x244
 8002594:	809a      	strh	r2, [r3, #4]
	  						if(TS_State.touchX[i] <  20)TS_State.touchX[i] =  20;
 8002596:	4b4d      	ldr	r3, [pc, #308]	; (80026cc <main+0x2dc>)
 8002598:	881b      	ldrh	r3, [r3, #0]
 800259a:	4a49      	ldr	r2, [pc, #292]	; (80026c0 <main+0x2d0>)
 800259c:	005b      	lsls	r3, r3, #1
 800259e:	4413      	add	r3, r2
 80025a0:	885b      	ldrh	r3, [r3, #2]
 80025a2:	2b13      	cmp	r3, #19
 80025a4:	d806      	bhi.n	80025b4 <main+0x1c4>
 80025a6:	4b49      	ldr	r3, [pc, #292]	; (80026cc <main+0x2dc>)
 80025a8:	881b      	ldrh	r3, [r3, #0]
 80025aa:	4a45      	ldr	r2, [pc, #276]	; (80026c0 <main+0x2d0>)
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	4413      	add	r3, r2
 80025b0:	2214      	movs	r2, #20
 80025b2:	805a      	strh	r2, [r3, #2]
	  						if(TS_State.touchX[i] > 1004)TS_State.touchX[i] = 1004;
 80025b4:	4b45      	ldr	r3, [pc, #276]	; (80026cc <main+0x2dc>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	4a41      	ldr	r2, [pc, #260]	; (80026c0 <main+0x2d0>)
 80025ba:	005b      	lsls	r3, r3, #1
 80025bc:	4413      	add	r3, r2
 80025be:	885b      	ldrh	r3, [r3, #2]
 80025c0:	f5b3 7f7b 	cmp.w	r3, #1004	; 0x3ec
 80025c4:	d907      	bls.n	80025d6 <main+0x1e6>
 80025c6:	4b41      	ldr	r3, [pc, #260]	; (80026cc <main+0x2dc>)
 80025c8:	881b      	ldrh	r3, [r3, #0]
 80025ca:	4a3d      	ldr	r2, [pc, #244]	; (80026c0 <main+0x2d0>)
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	4413      	add	r3, r2
 80025d0:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 80025d4:	805a      	strh	r2, [r3, #2]

	  						BSP_LCD_SetTextColor(PointColor[i]);
 80025d6:	4b3d      	ldr	r3, [pc, #244]	; (80026cc <main+0x2dc>)
 80025d8:	881b      	ldrh	r3, [r3, #0]
 80025da:	461a      	mov	r2, r3
 80025dc:	4b3c      	ldr	r3, [pc, #240]	; (80026d0 <main+0x2e0>)
 80025de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80025e2:	4618      	mov	r0, r3
 80025e4:	f7fe fc10 	bl	8000e08 <BSP_LCD_SetTextColor>
	  						BSP_LCD_FillCircle(TS_State.touchX[i],TS_State.touchY[i],20);
 80025e8:	4b38      	ldr	r3, [pc, #224]	; (80026cc <main+0x2dc>)
 80025ea:	881b      	ldrh	r3, [r3, #0]
 80025ec:	4a34      	ldr	r2, [pc, #208]	; (80026c0 <main+0x2d0>)
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	4413      	add	r3, r2
 80025f2:	8858      	ldrh	r0, [r3, #2]
 80025f4:	4b35      	ldr	r3, [pc, #212]	; (80026cc <main+0x2dc>)
 80025f6:	881b      	ldrh	r3, [r3, #0]
 80025f8:	4a31      	ldr	r2, [pc, #196]	; (80026c0 <main+0x2d0>)
 80025fa:	3304      	adds	r3, #4
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	4413      	add	r3, r2
 8002600:	889b      	ldrh	r3, [r3, #4]
 8002602:	2214      	movs	r2, #20
 8002604:	4619      	mov	r1, r3
 8002606:	f7fe ff89 	bl	800151c <BSP_LCD_FillCircle>
	  						BSP_LCD_DrawVLine(TS_State.touchX[i], 55, 580);
 800260a:	4b30      	ldr	r3, [pc, #192]	; (80026cc <main+0x2dc>)
 800260c:	881b      	ldrh	r3, [r3, #0]
 800260e:	4a2c      	ldr	r2, [pc, #176]	; (80026c0 <main+0x2d0>)
 8002610:	005b      	lsls	r3, r3, #1
 8002612:	4413      	add	r3, r2
 8002614:	885b      	ldrh	r3, [r3, #2]
 8002616:	f44f 7211 	mov.w	r2, #580	; 0x244
 800261a:	2137      	movs	r1, #55	; 0x37
 800261c:	4618      	mov	r0, r3
 800261e:	f7fe fde3 	bl	80011e8 <BSP_LCD_DrawVLine>
	  						BSP_LCD_DrawHLine(5, TS_State.touchY[i], 1004);
 8002622:	4b2a      	ldr	r3, [pc, #168]	; (80026cc <main+0x2dc>)
 8002624:	881b      	ldrh	r3, [r3, #0]
 8002626:	4a26      	ldr	r2, [pc, #152]	; (80026c0 <main+0x2d0>)
 8002628:	3304      	adds	r3, #4
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	4413      	add	r3, r2
 800262e:	889b      	ldrh	r3, [r3, #4]
 8002630:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 8002634:	4619      	mov	r1, r3
 8002636:	2005      	movs	r0, #5
 8002638:	f7fe fd78 	bl	800112c <BSP_LCD_DrawHLine>
	  						TS_BKState.touchX[i] = TS_State.touchX[i];
 800263c:	4b23      	ldr	r3, [pc, #140]	; (80026cc <main+0x2dc>)
 800263e:	881b      	ldrh	r3, [r3, #0]
 8002640:	4619      	mov	r1, r3
 8002642:	4b22      	ldr	r3, [pc, #136]	; (80026cc <main+0x2dc>)
 8002644:	881b      	ldrh	r3, [r3, #0]
 8002646:	4618      	mov	r0, r3
 8002648:	4a1d      	ldr	r2, [pc, #116]	; (80026c0 <main+0x2d0>)
 800264a:	004b      	lsls	r3, r1, #1
 800264c:	4413      	add	r3, r2
 800264e:	8859      	ldrh	r1, [r3, #2]
 8002650:	4a1c      	ldr	r2, [pc, #112]	; (80026c4 <main+0x2d4>)
 8002652:	0043      	lsls	r3, r0, #1
 8002654:	4413      	add	r3, r2
 8002656:	460a      	mov	r2, r1
 8002658:	805a      	strh	r2, [r3, #2]
	  						TS_BKState.touchY[i] = TS_State.touchY[i];
 800265a:	4b1c      	ldr	r3, [pc, #112]	; (80026cc <main+0x2dc>)
 800265c:	881b      	ldrh	r3, [r3, #0]
 800265e:	4619      	mov	r1, r3
 8002660:	4b1a      	ldr	r3, [pc, #104]	; (80026cc <main+0x2dc>)
 8002662:	881b      	ldrh	r3, [r3, #0]
 8002664:	4618      	mov	r0, r3
 8002666:	4a16      	ldr	r2, [pc, #88]	; (80026c0 <main+0x2d0>)
 8002668:	1d0b      	adds	r3, r1, #4
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	4413      	add	r3, r2
 800266e:	8899      	ldrh	r1, [r3, #4]
 8002670:	4a14      	ldr	r2, [pc, #80]	; (80026c4 <main+0x2d4>)
 8002672:	1d03      	adds	r3, r0, #4
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	4413      	add	r3, r2
 8002678:	460a      	mov	r2, r1
 800267a:	809a      	strh	r2, [r3, #4]
	  					}
	  					TouchPoit >>= 1;
 800267c:	4b12      	ldr	r3, [pc, #72]	; (80026c8 <main+0x2d8>)
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	085b      	lsrs	r3, r3, #1
 8002682:	b2da      	uxtb	r2, r3
 8002684:	4b10      	ldr	r3, [pc, #64]	; (80026c8 <main+0x2d8>)
 8002686:	701a      	strb	r2, [r3, #0]
	  				for(i = 0;i < 5;i++)
 8002688:	4b10      	ldr	r3, [pc, #64]	; (80026cc <main+0x2dc>)
 800268a:	881b      	ldrh	r3, [r3, #0]
 800268c:	3301      	adds	r3, #1
 800268e:	b29a      	uxth	r2, r3
 8002690:	4b0e      	ldr	r3, [pc, #56]	; (80026cc <main+0x2dc>)
 8002692:	801a      	strh	r2, [r3, #0]
 8002694:	4b0d      	ldr	r3, [pc, #52]	; (80026cc <main+0x2dc>)
 8002696:	881b      	ldrh	r3, [r3, #0]
 8002698:	2b04      	cmp	r3, #4
 800269a:	f67f af51 	bls.w	8002540 <main+0x150>
	  				}
	  				TS_BKState.touchDetected = TS_State.touchDetected;
 800269e:	4b08      	ldr	r3, [pc, #32]	; (80026c0 <main+0x2d0>)
 80026a0:	781a      	ldrb	r2, [r3, #0]
 80026a2:	4b08      	ldr	r3, [pc, #32]	; (80026c4 <main+0x2d4>)
 80026a4:	701a      	strb	r2, [r3, #0]
	  			}
	  			TS_flag = 0;
 80026a6:	4b05      	ldr	r3, [pc, #20]	; (80026bc <main+0x2cc>)
 80026a8:	2200      	movs	r2, #0
 80026aa:	701a      	strb	r2, [r3, #0]
	  if(TS_flag == 1)
 80026ac:	e6e9      	b.n	8002482 <main+0x92>
 80026ae:	bf00      	nop
 80026b0:	40020000 	.word	0x40020000
 80026b4:	20000000 	.word	0x20000000
 80026b8:	080079e8 	.word	0x080079e8
 80026bc:	2000042c 	.word	0x2000042c
 80026c0:	20000110 	.word	0x20000110
 80026c4:	20000408 	.word	0x20000408
 80026c8:	20000428 	.word	0x20000428
 80026cc:	2000042a 	.word	0x2000042a
 80026d0:	2000000c 	.word	0x2000000c

080026d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b0b4      	sub	sp, #208	; 0xd0
 80026d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026da:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80026de:	2230      	movs	r2, #48	; 0x30
 80026e0:	2100      	movs	r1, #0
 80026e2:	4618      	mov	r0, r3
 80026e4:	f004 f9e7 	bl	8006ab6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026e8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
 80026f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026f8:	f107 0308 	add.w	r3, r7, #8
 80026fc:	2284      	movs	r2, #132	; 0x84
 80026fe:	2100      	movs	r1, #0
 8002700:	4618      	mov	r0, r3
 8002702:	f004 f9d8 	bl	8006ab6 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002706:	4b40      	ldr	r3, [pc, #256]	; (8002808 <SystemClock_Config+0x134>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	4a3f      	ldr	r2, [pc, #252]	; (8002808 <SystemClock_Config+0x134>)
 800270c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002710:	6413      	str	r3, [r2, #64]	; 0x40
 8002712:	4b3d      	ldr	r3, [pc, #244]	; (8002808 <SystemClock_Config+0x134>)
 8002714:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002716:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800271a:	607b      	str	r3, [r7, #4]
 800271c:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800271e:	4b3b      	ldr	r3, [pc, #236]	; (800280c <SystemClock_Config+0x138>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a3a      	ldr	r2, [pc, #232]	; (800280c <SystemClock_Config+0x138>)
 8002724:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002728:	6013      	str	r3, [r2, #0]
 800272a:	4b38      	ldr	r3, [pc, #224]	; (800280c <SystemClock_Config+0x138>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002732:	603b      	str	r3, [r7, #0]
 8002734:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002736:	2301      	movs	r3, #1
 8002738:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800273c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002740:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002744:	2302      	movs	r3, #2
 8002746:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800274a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800274e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002752:	2308      	movs	r3, #8
 8002754:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 432;
 8002758:	f44f 73d8 	mov.w	r3, #432	; 0x1b0
 800275c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002760:	2302      	movs	r3, #2
 8002762:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002766:	2302      	movs	r3, #2
 8002768:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800276c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002770:	4618      	mov	r0, r3
 8002772:	f002 f855 	bl	8004820 <HAL_RCC_OscConfig>
 8002776:	4603      	mov	r3, r0
 8002778:	2b00      	cmp	r3, #0
 800277a:	d001      	beq.n	8002780 <SystemClock_Config+0xac>
  {
    Error_Handler();
 800277c:	f000 f888 	bl	8002890 <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002780:	f001 fffe 	bl	8004780 <HAL_PWREx_EnableOverDrive>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <SystemClock_Config+0xba>
  {
    Error_Handler();
 800278a:	f000 f881 	bl	8002890 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800278e:	230f      	movs	r3, #15
 8002790:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002794:	2302      	movs	r3, #2
 8002796:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800279a:	2300      	movs	r3, #0
 800279c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80027a0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80027a4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80027a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027ac:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 80027b0:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80027b4:	2107      	movs	r1, #7
 80027b6:	4618      	mov	r0, r3
 80027b8:	f002 fad6 	bl	8004d68 <HAL_RCC_ClockConfig>
 80027bc:	4603      	mov	r3, r0
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d001      	beq.n	80027c6 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 80027c2:	f000 f865 	bl	8002890 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_USART1
 80027c6:	4b12      	ldr	r3, [pc, #72]	; (8002810 <SystemClock_Config+0x13c>)
 80027c8:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_I2C4;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80027ca:	23c0      	movs	r3, #192	; 0xc0
 80027cc:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 80027ce:	2302      	movs	r3, #2
 80027d0:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 80027d2:	2302      	movs	r3, #2
 80027d4:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 80027d6:	2300      	movs	r3, #0
 80027d8:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 80027da:	2301      	movs	r3, #1
 80027dc:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80027de:	2300      	movs	r3, #0
 80027e0:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80027e2:	2300      	movs	r3, #0
 80027e4:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 80027e6:	2300      	movs	r3, #0
 80027e8:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80027ea:	f107 0308 	add.w	r3, r7, #8
 80027ee:	4618      	mov	r0, r3
 80027f0:	f002 fcb2 	bl	8005158 <HAL_RCCEx_PeriphCLKConfig>
 80027f4:	4603      	mov	r3, r0
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d001      	beq.n	80027fe <SystemClock_Config+0x12a>
  {
    Error_Handler();
 80027fa:	f000 f849 	bl	8002890 <Error_Handler>
  }
}
 80027fe:	bf00      	nop
 8002800:	37d0      	adds	r7, #208	; 0xd0
 8002802:	46bd      	mov	sp, r7
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40023800 	.word	0x40023800
 800280c:	40007000 	.word	0x40007000
 8002810:	00020048 	.word	0x00020048

08002814 <__io_putchar>:
#define STR_SIZE 255

uint8_t str[STR_SIZE]={0};

PUTCHAR_PROTOTYPE
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
	static uint16_t index = 0 ;

	str[index++] = ch;
 800281c:	4b0e      	ldr	r3, [pc, #56]	; (8002858 <__io_putchar+0x44>)
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	1c5a      	adds	r2, r3, #1
 8002822:	b291      	uxth	r1, r2
 8002824:	4a0c      	ldr	r2, [pc, #48]	; (8002858 <__io_putchar+0x44>)
 8002826:	8011      	strh	r1, [r2, #0]
 8002828:	461a      	mov	r2, r3
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	b2d9      	uxtb	r1, r3
 800282e:	4b0b      	ldr	r3, [pc, #44]	; (800285c <__io_putchar+0x48>)
 8002830:	5499      	strb	r1, [r3, r2]
	if(ch=='\n')
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b0a      	cmp	r3, #10
 8002836:	d109      	bne.n	800284c <__io_putchar+0x38>
	{
		HAL_UART_Transmit_DMA(&huart1,str,index);
 8002838:	4b07      	ldr	r3, [pc, #28]	; (8002858 <__io_putchar+0x44>)
 800283a:	881b      	ldrh	r3, [r3, #0]
 800283c:	461a      	mov	r2, r3
 800283e:	4907      	ldr	r1, [pc, #28]	; (800285c <__io_putchar+0x48>)
 8002840:	4807      	ldr	r0, [pc, #28]	; (8002860 <__io_putchar+0x4c>)
 8002842:	f003 f945 	bl	8005ad0 <HAL_UART_Transmit_DMA>
		index = 0;
 8002846:	4b04      	ldr	r3, [pc, #16]	; (8002858 <__io_putchar+0x44>)
 8002848:	2200      	movs	r2, #0
 800284a:	801a      	strh	r2, [r3, #0]
	}
	//HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
	return ch;
 800284c:	687b      	ldr	r3, [r7, #4]

}
 800284e:	4618      	mov	r0, r3
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}
 8002856:	bf00      	nop
 8002858:	20000230 	.word	0x20000230
 800285c:	20000130 	.word	0x20000130
 8002860:	20000490 	.word	0x20000490

08002864 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_7)
 800286e:	88fb      	ldrh	r3, [r7, #6]
 8002870:	2b80      	cmp	r3, #128	; 0x80
 8002872:	d105      	bne.n	8002880 <HAL_GPIO_EXTI_Callback+0x1c>
	{
		TS_flag = 1;
 8002874:	4b04      	ldr	r3, [pc, #16]	; (8002888 <HAL_GPIO_EXTI_Callback+0x24>)
 8002876:	2201      	movs	r2, #1
 8002878:	701a      	strb	r2, [r3, #0]
		printf("ok\r\n");
 800287a:	4804      	ldr	r0, [pc, #16]	; (800288c <HAL_GPIO_EXTI_Callback+0x28>)
 800287c:	f004 f998 	bl	8006bb0 <puts>
	}
}
 8002880:	bf00      	nop
 8002882:	3708      	adds	r7, #8
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	2000042c 	.word	0x2000042c
 800288c:	08007a08 	.word	0x08007a08

08002890 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002894:	bf00      	nop
 8002896:	46bd      	mov	sp, r7
 8002898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800289c:	4770      	bx	lr
	...

080028a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80028a6:	4b0f      	ldr	r3, [pc, #60]	; (80028e4 <HAL_MspInit+0x44>)
 80028a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028aa:	4a0e      	ldr	r2, [pc, #56]	; (80028e4 <HAL_MspInit+0x44>)
 80028ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028b0:	6413      	str	r3, [r2, #64]	; 0x40
 80028b2:	4b0c      	ldr	r3, [pc, #48]	; (80028e4 <HAL_MspInit+0x44>)
 80028b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028ba:	607b      	str	r3, [r7, #4]
 80028bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028be:	4b09      	ldr	r3, [pc, #36]	; (80028e4 <HAL_MspInit+0x44>)
 80028c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c2:	4a08      	ldr	r2, [pc, #32]	; (80028e4 <HAL_MspInit+0x44>)
 80028c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028c8:	6453      	str	r3, [r2, #68]	; 0x44
 80028ca:	4b06      	ldr	r3, [pc, #24]	; (80028e4 <HAL_MspInit+0x44>)
 80028cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028d2:	603b      	str	r3, [r7, #0]
 80028d4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028d6:	bf00      	nop
 80028d8:	370c      	adds	r7, #12
 80028da:	46bd      	mov	sp, r7
 80028dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e0:	4770      	bx	lr
 80028e2:	bf00      	nop
 80028e4:	40023800 	.word	0x40023800

080028e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80028ec:	bf00      	nop
 80028ee:	46bd      	mov	sp, r7
 80028f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f4:	4770      	bx	lr

080028f6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028f6:	b480      	push	{r7}
 80028f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028fa:	e7fe      	b.n	80028fa <HardFault_Handler+0x4>

080028fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002900:	e7fe      	b.n	8002900 <MemManage_Handler+0x4>

08002902 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002902:	b480      	push	{r7}
 8002904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002906:	e7fe      	b.n	8002906 <BusFault_Handler+0x4>

08002908 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800290c:	e7fe      	b.n	800290c <UsageFault_Handler+0x4>

0800290e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800290e:	b480      	push	{r7}
 8002910:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002912:	bf00      	nop
 8002914:	46bd      	mov	sp, r7
 8002916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291a:	4770      	bx	lr

0800291c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002920:	bf00      	nop
 8002922:	46bd      	mov	sp, r7
 8002924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002928:	4770      	bx	lr

0800292a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800292a:	b480      	push	{r7}
 800292c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800292e:	bf00      	nop
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800293c:	f000 f9e4 	bl	8002d08 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002940:	bf00      	nop
 8002942:	bd80      	pop	{r7, pc}

08002944 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8002948:	2080      	movs	r0, #128	; 0x80
 800294a:	f001 fb31 	bl	8003fb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800294e:	bf00      	nop
 8002950:	bd80      	pop	{r7, pc}
	...

08002954 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002958:	4802      	ldr	r0, [pc, #8]	; (8002964 <USART1_IRQHandler+0x10>)
 800295a:	f003 f935 	bl	8005bc8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20000490 	.word	0x20000490

08002968 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 800296c:	4802      	ldr	r0, [pc, #8]	; (8002978 <DMA2_Stream7_IRQHandler+0x10>)
 800296e:	f000 fc4f 	bl	8003210 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8002972:	bf00      	nop
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20000430 	.word	0x20000430

0800297c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b086      	sub	sp, #24
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]
 800298c:	e00a      	b.n	80029a4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800298e:	f3af 8000 	nop.w
 8002992:	4601      	mov	r1, r0
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	1c5a      	adds	r2, r3, #1
 8002998:	60ba      	str	r2, [r7, #8]
 800299a:	b2ca      	uxtb	r2, r1
 800299c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	3301      	adds	r3, #1
 80029a2:	617b      	str	r3, [r7, #20]
 80029a4:	697a      	ldr	r2, [r7, #20]
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	429a      	cmp	r2, r3
 80029aa:	dbf0      	blt.n	800298e <_read+0x12>
	}

return len;
 80029ac:	687b      	ldr	r3, [r7, #4]
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	3718      	adds	r7, #24
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bd80      	pop	{r7, pc}

080029b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b086      	sub	sp, #24
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	60f8      	str	r0, [r7, #12]
 80029be:	60b9      	str	r1, [r7, #8]
 80029c0:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029c2:	2300      	movs	r3, #0
 80029c4:	617b      	str	r3, [r7, #20]
 80029c6:	e009      	b.n	80029dc <_write+0x26>
	{
		__io_putchar(*ptr++);
 80029c8:	68bb      	ldr	r3, [r7, #8]
 80029ca:	1c5a      	adds	r2, r3, #1
 80029cc:	60ba      	str	r2, [r7, #8]
 80029ce:	781b      	ldrb	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff ff1f 	bl	8002814 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029d6:	697b      	ldr	r3, [r7, #20]
 80029d8:	3301      	adds	r3, #1
 80029da:	617b      	str	r3, [r7, #20]
 80029dc:	697a      	ldr	r2, [r7, #20]
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	429a      	cmp	r2, r3
 80029e2:	dbf1      	blt.n	80029c8 <_write+0x12>
	}
	return len;
 80029e4:	687b      	ldr	r3, [r7, #4]
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	3718      	adds	r7, #24
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}

080029ee <_close>:

int _close(int file)
{
 80029ee:	b480      	push	{r7}
 80029f0:	b083      	sub	sp, #12
 80029f2:	af00      	add	r7, sp, #0
 80029f4:	6078      	str	r0, [r7, #4]
	return -1;
 80029f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr

08002a06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a06:	b480      	push	{r7}
 8002a08:	b083      	sub	sp, #12
 8002a0a:	af00      	add	r7, sp, #0
 8002a0c:	6078      	str	r0, [r7, #4]
 8002a0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a16:	605a      	str	r2, [r3, #4]
	return 0;
 8002a18:	2300      	movs	r3, #0
}
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	370c      	adds	r7, #12
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr

08002a26 <_isatty>:

int _isatty(int file)
{
 8002a26:	b480      	push	{r7}
 8002a28:	b083      	sub	sp, #12
 8002a2a:	af00      	add	r7, sp, #0
 8002a2c:	6078      	str	r0, [r7, #4]
	return 1;
 8002a2e:	2301      	movs	r3, #1
}
 8002a30:	4618      	mov	r0, r3
 8002a32:	370c      	adds	r7, #12
 8002a34:	46bd      	mov	sp, r7
 8002a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3a:	4770      	bx	lr

08002a3c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a3c:	b480      	push	{r7}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	60f8      	str	r0, [r7, #12]
 8002a44:	60b9      	str	r1, [r7, #8]
 8002a46:	607a      	str	r2, [r7, #4]
	return 0;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3714      	adds	r7, #20
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
	...

08002a58 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002a60:	4b11      	ldr	r3, [pc, #68]	; (8002aa8 <_sbrk+0x50>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d102      	bne.n	8002a6e <_sbrk+0x16>
		heap_end = &end;
 8002a68:	4b0f      	ldr	r3, [pc, #60]	; (8002aa8 <_sbrk+0x50>)
 8002a6a:	4a10      	ldr	r2, [pc, #64]	; (8002aac <_sbrk+0x54>)
 8002a6c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002a6e:	4b0e      	ldr	r3, [pc, #56]	; (8002aa8 <_sbrk+0x50>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002a74:	4b0c      	ldr	r3, [pc, #48]	; (8002aa8 <_sbrk+0x50>)
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	466a      	mov	r2, sp
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d907      	bls.n	8002a92 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8002a82:	f003 ffe3 	bl	8006a4c <__errno>
 8002a86:	4602      	mov	r2, r0
 8002a88:	230c      	movs	r3, #12
 8002a8a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8002a90:	e006      	b.n	8002aa0 <_sbrk+0x48>
	}

	heap_end += incr;
 8002a92:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <_sbrk+0x50>)
 8002a94:	681a      	ldr	r2, [r3, #0]
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4413      	add	r3, r2
 8002a9a:	4a03      	ldr	r2, [pc, #12]	; (8002aa8 <_sbrk+0x50>)
 8002a9c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002a9e:	68fb      	ldr	r3, [r7, #12]
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3710      	adds	r7, #16
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	20000234 	.word	0x20000234
 8002aac:	20000518 	.word	0x20000518

08002ab0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ab4:	4b08      	ldr	r3, [pc, #32]	; (8002ad8 <SystemInit+0x28>)
 8002ab6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002aba:	4a07      	ldr	r2, [pc, #28]	; (8002ad8 <SystemInit+0x28>)
 8002abc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ac0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002ac4:	4b04      	ldr	r3, [pc, #16]	; (8002ad8 <SystemInit+0x28>)
 8002ac6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002aca:	609a      	str	r2, [r3, #8]
#endif
}
 8002acc:	bf00      	nop
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr
 8002ad6:	bf00      	nop
 8002ad8:	e000ed00 	.word	0xe000ed00

08002adc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002ae0:	4b14      	ldr	r3, [pc, #80]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002ae2:	4a15      	ldr	r2, [pc, #84]	; (8002b38 <MX_USART1_UART_Init+0x5c>)
 8002ae4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ae6:	4b13      	ldr	r3, [pc, #76]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002ae8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002aec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002aee:	4b11      	ldr	r3, [pc, #68]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002af4:	4b0f      	ldr	r3, [pc, #60]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002af6:	2200      	movs	r2, #0
 8002af8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002afa:	4b0e      	ldr	r3, [pc, #56]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b00:	4b0c      	ldr	r3, [pc, #48]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002b02:	220c      	movs	r2, #12
 8002b04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b06:	4b0b      	ldr	r3, [pc, #44]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b0c:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002b12:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002b14:	2200      	movs	r2, #0
 8002b16:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002b18:	4b06      	ldr	r3, [pc, #24]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b1e:	4805      	ldr	r0, [pc, #20]	; (8002b34 <MX_USART1_UART_Init+0x58>)
 8002b20:	f002 ff87 	bl	8005a32 <HAL_UART_Init>
 8002b24:	4603      	mov	r3, r0
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d001      	beq.n	8002b2e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8002b2a:	f7ff feb1 	bl	8002890 <Error_Handler>
  }

}
 8002b2e:	bf00      	nop
 8002b30:	bd80      	pop	{r7, pc}
 8002b32:	bf00      	nop
 8002b34:	20000490 	.word	0x20000490
 8002b38:	40011000 	.word	0x40011000

08002b3c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b08a      	sub	sp, #40	; 0x28
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b44:	f107 0314 	add.w	r3, r7, #20
 8002b48:	2200      	movs	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]
 8002b4c:	605a      	str	r2, [r3, #4]
 8002b4e:	609a      	str	r2, [r3, #8]
 8002b50:	60da      	str	r2, [r3, #12]
 8002b52:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a33      	ldr	r2, [pc, #204]	; (8002c28 <HAL_UART_MspInit+0xec>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d15f      	bne.n	8002c1e <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002b5e:	4b33      	ldr	r3, [pc, #204]	; (8002c2c <HAL_UART_MspInit+0xf0>)
 8002b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b62:	4a32      	ldr	r2, [pc, #200]	; (8002c2c <HAL_UART_MspInit+0xf0>)
 8002b64:	f043 0310 	orr.w	r3, r3, #16
 8002b68:	6453      	str	r3, [r2, #68]	; 0x44
 8002b6a:	4b30      	ldr	r3, [pc, #192]	; (8002c2c <HAL_UART_MspInit+0xf0>)
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6e:	f003 0310 	and.w	r3, r3, #16
 8002b72:	613b      	str	r3, [r7, #16]
 8002b74:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b76:	4b2d      	ldr	r3, [pc, #180]	; (8002c2c <HAL_UART_MspInit+0xf0>)
 8002b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b7a:	4a2c      	ldr	r2, [pc, #176]	; (8002c2c <HAL_UART_MspInit+0xf0>)
 8002b7c:	f043 0301 	orr.w	r3, r3, #1
 8002b80:	6313      	str	r3, [r2, #48]	; 0x30
 8002b82:	4b2a      	ldr	r3, [pc, #168]	; (8002c2c <HAL_UART_MspInit+0xf0>)
 8002b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b86:	f003 0301 	and.w	r3, r3, #1
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002b8e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002b92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b94:	2302      	movs	r3, #2
 8002b96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b98:	2300      	movs	r3, #0
 8002b9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002ba0:	2307      	movs	r3, #7
 8002ba2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ba4:	f107 0314 	add.w	r3, r7, #20
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4821      	ldr	r0, [pc, #132]	; (8002c30 <HAL_UART_MspInit+0xf4>)
 8002bac:	f001 f824 	bl	8003bf8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8002bb0:	4b20      	ldr	r3, [pc, #128]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002bb2:	4a21      	ldr	r2, [pc, #132]	; (8002c38 <HAL_UART_MspInit+0xfc>)
 8002bb4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8002bb6:	4b1f      	ldr	r3, [pc, #124]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002bb8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002bbc:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bbe:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002bc0:	2240      	movs	r2, #64	; 0x40
 8002bc2:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bc4:	4b1b      	ldr	r3, [pc, #108]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002bca:	4b1a      	ldr	r3, [pc, #104]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002bcc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002bd0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002bd2:	4b18      	ldr	r3, [pc, #96]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002bd8:	4b16      	ldr	r3, [pc, #88]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002bde:	4b15      	ldr	r3, [pc, #84]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8002be4:	4b13      	ldr	r3, [pc, #76]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002be6:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8002bea:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002bec:	4b11      	ldr	r3, [pc, #68]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002bf2:	4810      	ldr	r0, [pc, #64]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002bf4:	f000 f9dc 	bl	8002fb0 <HAL_DMA_Init>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8002bfe:	f7ff fe47 	bl	8002890 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a0b      	ldr	r2, [pc, #44]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002c06:	669a      	str	r2, [r3, #104]	; 0x68
 8002c08:	4a0a      	ldr	r2, [pc, #40]	; (8002c34 <HAL_UART_MspInit+0xf8>)
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c0e:	2200      	movs	r2, #0
 8002c10:	2100      	movs	r1, #0
 8002c12:	2025      	movs	r0, #37	; 0x25
 8002c14:	f000 f995 	bl	8002f42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c18:	2025      	movs	r0, #37	; 0x25
 8002c1a:	f000 f9ae 	bl	8002f7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002c1e:	bf00      	nop
 8002c20:	3728      	adds	r7, #40	; 0x28
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	40011000 	.word	0x40011000
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40020000 	.word	0x40020000
 8002c34:	20000430 	.word	0x20000430
 8002c38:	400264b8 	.word	0x400264b8

08002c3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002c3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002c74 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002c40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002c42:	e003      	b.n	8002c4c <LoopCopyDataInit>

08002c44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002c44:	4b0c      	ldr	r3, [pc, #48]	; (8002c78 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002c46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002c48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002c4a:	3104      	adds	r1, #4

08002c4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002c4c:	480b      	ldr	r0, [pc, #44]	; (8002c7c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002c4e:	4b0c      	ldr	r3, [pc, #48]	; (8002c80 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002c50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002c52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002c54:	d3f6      	bcc.n	8002c44 <CopyDataInit>
  ldr  r2, =_sbss
 8002c56:	4a0b      	ldr	r2, [pc, #44]	; (8002c84 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002c58:	e002      	b.n	8002c60 <LoopFillZerobss>

08002c5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002c5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002c5c:	f842 3b04 	str.w	r3, [r2], #4

08002c60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002c60:	4b09      	ldr	r3, [pc, #36]	; (8002c88 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002c62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002c64:	d3f9      	bcc.n	8002c5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002c66:	f7ff ff23 	bl	8002ab0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002c6a:	f003 fef5 	bl	8006a58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002c6e:	f7ff fbbf 	bl	80023f0 <main>
  bx  lr    
 8002c72:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002c74:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8002c78:	0800958c 	.word	0x0800958c
  ldr  r0, =_sdata
 8002c7c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002c80:	20000090 	.word	0x20000090
  ldr  r2, =_sbss
 8002c84:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 8002c88:	20000518 	.word	0x20000518

08002c8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002c8c:	e7fe      	b.n	8002c8c <ADC_IRQHandler>

08002c8e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002c8e:	b580      	push	{r7, lr}
 8002c90:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002c92:	2003      	movs	r0, #3
 8002c94:	f000 f94a 	bl	8002f2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002c98:	2000      	movs	r0, #0
 8002c9a:	f000 f805 	bl	8002ca8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8002c9e:	f7ff fdff 	bl	80028a0 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8002ca2:	2300      	movs	r3, #0
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	bd80      	pop	{r7, pc}

08002ca8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002cb0:	4b12      	ldr	r3, [pc, #72]	; (8002cfc <HAL_InitTick+0x54>)
 8002cb2:	681a      	ldr	r2, [r3, #0]
 8002cb4:	4b12      	ldr	r3, [pc, #72]	; (8002d00 <HAL_InitTick+0x58>)
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	4619      	mov	r1, r3
 8002cba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002cbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002cc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	f000 f965 	bl	8002f96 <HAL_SYSTICK_Config>
 8002ccc:	4603      	mov	r3, r0
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d001      	beq.n	8002cd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002cd2:	2301      	movs	r3, #1
 8002cd4:	e00e      	b.n	8002cf4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2b0f      	cmp	r3, #15
 8002cda:	d80a      	bhi.n	8002cf2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002cdc:	2200      	movs	r2, #0
 8002cde:	6879      	ldr	r1, [r7, #4]
 8002ce0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ce4:	f000 f92d 	bl	8002f42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ce8:	4a06      	ldr	r2, [pc, #24]	; (8002d04 <HAL_InitTick+0x5c>)
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	e000      	b.n	8002cf4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3708      	adds	r7, #8
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	20000020 	.word	0x20000020
 8002d00:	20000028 	.word	0x20000028
 8002d04:	20000024 	.word	0x20000024

08002d08 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002d0c:	4b06      	ldr	r3, [pc, #24]	; (8002d28 <HAL_IncTick+0x20>)
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	4b06      	ldr	r3, [pc, #24]	; (8002d2c <HAL_IncTick+0x24>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4413      	add	r3, r2
 8002d18:	4a04      	ldr	r2, [pc, #16]	; (8002d2c <HAL_IncTick+0x24>)
 8002d1a:	6013      	str	r3, [r2, #0]
}
 8002d1c:	bf00      	nop
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	20000028 	.word	0x20000028
 8002d2c:	20000510 	.word	0x20000510

08002d30 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  return uwTick;
 8002d34:	4b03      	ldr	r3, [pc, #12]	; (8002d44 <HAL_GetTick+0x14>)
 8002d36:	681b      	ldr	r3, [r3, #0]
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	20000510 	.word	0x20000510

08002d48 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b084      	sub	sp, #16
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002d50:	f7ff ffee 	bl	8002d30 <HAL_GetTick>
 8002d54:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d60:	d005      	beq.n	8002d6e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002d62:	4b09      	ldr	r3, [pc, #36]	; (8002d88 <HAL_Delay+0x40>)
 8002d64:	781b      	ldrb	r3, [r3, #0]
 8002d66:	461a      	mov	r2, r3
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002d6e:	bf00      	nop
 8002d70:	f7ff ffde 	bl	8002d30 <HAL_GetTick>
 8002d74:	4602      	mov	r2, r0
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	1ad3      	subs	r3, r2, r3
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d8f7      	bhi.n	8002d70 <HAL_Delay+0x28>
  {
  }
}
 8002d80:	bf00      	nop
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20000028 	.word	0x20000028

08002d8c <__NVIC_SetPriorityGrouping>:
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	b085      	sub	sp, #20
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d9c:	4b0b      	ldr	r3, [pc, #44]	; (8002dcc <__NVIC_SetPriorityGrouping+0x40>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002da8:	4013      	ands	r3, r2
 8002daa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002db4:	4b06      	ldr	r3, [pc, #24]	; (8002dd0 <__NVIC_SetPriorityGrouping+0x44>)
 8002db6:	4313      	orrs	r3, r2
 8002db8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002dba:	4a04      	ldr	r2, [pc, #16]	; (8002dcc <__NVIC_SetPriorityGrouping+0x40>)
 8002dbc:	68bb      	ldr	r3, [r7, #8]
 8002dbe:	60d3      	str	r3, [r2, #12]
}
 8002dc0:	bf00      	nop
 8002dc2:	3714      	adds	r7, #20
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr
 8002dcc:	e000ed00 	.word	0xe000ed00
 8002dd0:	05fa0000 	.word	0x05fa0000

08002dd4 <__NVIC_GetPriorityGrouping>:
{
 8002dd4:	b480      	push	{r7}
 8002dd6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002dd8:	4b04      	ldr	r3, [pc, #16]	; (8002dec <__NVIC_GetPriorityGrouping+0x18>)
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	0a1b      	lsrs	r3, r3, #8
 8002dde:	f003 0307 	and.w	r3, r3, #7
}
 8002de2:	4618      	mov	r0, r3
 8002de4:	46bd      	mov	sp, r7
 8002de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dea:	4770      	bx	lr
 8002dec:	e000ed00 	.word	0xe000ed00

08002df0 <__NVIC_EnableIRQ>:
{
 8002df0:	b480      	push	{r7}
 8002df2:	b083      	sub	sp, #12
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	4603      	mov	r3, r0
 8002df8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dfa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	db0b      	blt.n	8002e1a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002e02:	79fb      	ldrb	r3, [r7, #7]
 8002e04:	f003 021f 	and.w	r2, r3, #31
 8002e08:	4907      	ldr	r1, [pc, #28]	; (8002e28 <__NVIC_EnableIRQ+0x38>)
 8002e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0e:	095b      	lsrs	r3, r3, #5
 8002e10:	2001      	movs	r0, #1
 8002e12:	fa00 f202 	lsl.w	r2, r0, r2
 8002e16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002e1a:	bf00      	nop
 8002e1c:	370c      	adds	r7, #12
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	e000e100 	.word	0xe000e100

08002e2c <__NVIC_SetPriority>:
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	4603      	mov	r3, r0
 8002e34:	6039      	str	r1, [r7, #0]
 8002e36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002e38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	db0a      	blt.n	8002e56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	b2da      	uxtb	r2, r3
 8002e44:	490c      	ldr	r1, [pc, #48]	; (8002e78 <__NVIC_SetPriority+0x4c>)
 8002e46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e4a:	0112      	lsls	r2, r2, #4
 8002e4c:	b2d2      	uxtb	r2, r2
 8002e4e:	440b      	add	r3, r1
 8002e50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002e54:	e00a      	b.n	8002e6c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e56:	683b      	ldr	r3, [r7, #0]
 8002e58:	b2da      	uxtb	r2, r3
 8002e5a:	4908      	ldr	r1, [pc, #32]	; (8002e7c <__NVIC_SetPriority+0x50>)
 8002e5c:	79fb      	ldrb	r3, [r7, #7]
 8002e5e:	f003 030f 	and.w	r3, r3, #15
 8002e62:	3b04      	subs	r3, #4
 8002e64:	0112      	lsls	r2, r2, #4
 8002e66:	b2d2      	uxtb	r2, r2
 8002e68:	440b      	add	r3, r1
 8002e6a:	761a      	strb	r2, [r3, #24]
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e76:	4770      	bx	lr
 8002e78:	e000e100 	.word	0xe000e100
 8002e7c:	e000ed00 	.word	0xe000ed00

08002e80 <NVIC_EncodePriority>:
{
 8002e80:	b480      	push	{r7}
 8002e82:	b089      	sub	sp, #36	; 0x24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	60f8      	str	r0, [r7, #12]
 8002e88:	60b9      	str	r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	f003 0307 	and.w	r3, r3, #7
 8002e92:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	f1c3 0307 	rsb	r3, r3, #7
 8002e9a:	2b04      	cmp	r3, #4
 8002e9c:	bf28      	it	cs
 8002e9e:	2304      	movcs	r3, #4
 8002ea0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ea2:	69fb      	ldr	r3, [r7, #28]
 8002ea4:	3304      	adds	r3, #4
 8002ea6:	2b06      	cmp	r3, #6
 8002ea8:	d902      	bls.n	8002eb0 <NVIC_EncodePriority+0x30>
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	3b03      	subs	r3, #3
 8002eae:	e000      	b.n	8002eb2 <NVIC_EncodePriority+0x32>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002eb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	fa02 f303 	lsl.w	r3, r2, r3
 8002ebe:	43da      	mvns	r2, r3
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	401a      	ands	r2, r3
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ec8:	f04f 31ff 	mov.w	r1, #4294967295
 8002ecc:	697b      	ldr	r3, [r7, #20]
 8002ece:	fa01 f303 	lsl.w	r3, r1, r3
 8002ed2:	43d9      	mvns	r1, r3
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ed8:	4313      	orrs	r3, r2
}
 8002eda:	4618      	mov	r0, r3
 8002edc:	3724      	adds	r7, #36	; 0x24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
	...

08002ee8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ef8:	d301      	bcc.n	8002efe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002efa:	2301      	movs	r3, #1
 8002efc:	e00f      	b.n	8002f1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002efe:	4a0a      	ldr	r2, [pc, #40]	; (8002f28 <SysTick_Config+0x40>)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	3b01      	subs	r3, #1
 8002f04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002f06:	210f      	movs	r1, #15
 8002f08:	f04f 30ff 	mov.w	r0, #4294967295
 8002f0c:	f7ff ff8e 	bl	8002e2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002f10:	4b05      	ldr	r3, [pc, #20]	; (8002f28 <SysTick_Config+0x40>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002f16:	4b04      	ldr	r3, [pc, #16]	; (8002f28 <SysTick_Config+0x40>)
 8002f18:	2207      	movs	r2, #7
 8002f1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	3708      	adds	r7, #8
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bd80      	pop	{r7, pc}
 8002f26:	bf00      	nop
 8002f28:	e000e010 	.word	0xe000e010

08002f2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b082      	sub	sp, #8
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff ff29 	bl	8002d8c <__NVIC_SetPriorityGrouping>
}
 8002f3a:	bf00      	nop
 8002f3c:	3708      	adds	r7, #8
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	bd80      	pop	{r7, pc}

08002f42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002f42:	b580      	push	{r7, lr}
 8002f44:	b086      	sub	sp, #24
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	4603      	mov	r3, r0
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
 8002f4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002f50:	2300      	movs	r3, #0
 8002f52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002f54:	f7ff ff3e 	bl	8002dd4 <__NVIC_GetPriorityGrouping>
 8002f58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	68b9      	ldr	r1, [r7, #8]
 8002f5e:	6978      	ldr	r0, [r7, #20]
 8002f60:	f7ff ff8e 	bl	8002e80 <NVIC_EncodePriority>
 8002f64:	4602      	mov	r2, r0
 8002f66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002f6a:	4611      	mov	r1, r2
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f7ff ff5d 	bl	8002e2c <__NVIC_SetPriority>
}
 8002f72:	bf00      	nop
 8002f74:	3718      	adds	r7, #24
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}

08002f7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b082      	sub	sp, #8
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	4603      	mov	r3, r0
 8002f82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002f84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f88:	4618      	mov	r0, r3
 8002f8a:	f7ff ff31 	bl	8002df0 <__NVIC_EnableIRQ>
}
 8002f8e:	bf00      	nop
 8002f90:	3708      	adds	r7, #8
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}

08002f96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f96:	b580      	push	{r7, lr}
 8002f98:	b082      	sub	sp, #8
 8002f9a:	af00      	add	r7, sp, #0
 8002f9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f9e:	6878      	ldr	r0, [r7, #4]
 8002fa0:	f7ff ffa2 	bl	8002ee8 <SysTick_Config>
 8002fa4:	4603      	mov	r3, r0
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3708      	adds	r7, #8
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
	...

08002fb0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b086      	sub	sp, #24
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002fb8:	2300      	movs	r3, #0
 8002fba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002fbc:	f7ff feb8 	bl	8002d30 <HAL_GetTick>
 8002fc0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d101      	bne.n	8002fcc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e099      	b.n	8003100 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2200      	movs	r2, #0
 8002fd0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2202      	movs	r2, #2
 8002fd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0201 	bic.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fec:	e00f      	b.n	800300e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fee:	f7ff fe9f 	bl	8002d30 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b05      	cmp	r3, #5
 8002ffa:	d908      	bls.n	800300e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	2203      	movs	r2, #3
 8003006:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e078      	b.n	8003100 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f003 0301 	and.w	r3, r3, #1
 8003018:	2b00      	cmp	r3, #0
 800301a:	d1e8      	bne.n	8002fee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003024:	697a      	ldr	r2, [r7, #20]
 8003026:	4b38      	ldr	r3, [pc, #224]	; (8003108 <HAL_DMA_Init+0x158>)
 8003028:	4013      	ands	r3, r2
 800302a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	689b      	ldr	r3, [r3, #8]
 8003034:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800303a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003046:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	699b      	ldr	r3, [r3, #24]
 800304c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003052:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	6a1b      	ldr	r3, [r3, #32]
 8003058:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800305a:	697a      	ldr	r2, [r7, #20]
 800305c:	4313      	orrs	r3, r2
 800305e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003064:	2b04      	cmp	r3, #4
 8003066:	d107      	bne.n	8003078 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003070:	4313      	orrs	r3, r2
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	4313      	orrs	r3, r2
 8003076:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	697a      	ldr	r2, [r7, #20]
 800307e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	f023 0307 	bic.w	r3, r3, #7
 800308e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003094:	697a      	ldr	r2, [r7, #20]
 8003096:	4313      	orrs	r3, r2
 8003098:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d117      	bne.n	80030d2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00e      	beq.n	80030d2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 fa99 	bl	80035ec <DMA_CheckFifoParam>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d008      	beq.n	80030d2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2240      	movs	r2, #64	; 0x40
 80030c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	2201      	movs	r2, #1
 80030ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80030ce:	2301      	movs	r3, #1
 80030d0:	e016      	b.n	8003100 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	697a      	ldr	r2, [r7, #20]
 80030d8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f000 fa50 	bl	8003580 <DMA_CalcBaseAndBitshift>
 80030e0:	4603      	mov	r3, r0
 80030e2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030e8:	223f      	movs	r2, #63	; 0x3f
 80030ea:	409a      	lsls	r2, r3
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2200      	movs	r2, #0
 80030f4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2201      	movs	r2, #1
 80030fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030fe:	2300      	movs	r3, #0
}
 8003100:	4618      	mov	r0, r3
 8003102:	3718      	adds	r7, #24
 8003104:	46bd      	mov	sp, r7
 8003106:	bd80      	pop	{r7, pc}
 8003108:	f010803f 	.word	0xf010803f

0800310c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
 8003118:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800311a:	2300      	movs	r3, #0
 800311c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003122:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800312a:	2b01      	cmp	r3, #1
 800312c:	d101      	bne.n	8003132 <HAL_DMA_Start_IT+0x26>
 800312e:	2302      	movs	r3, #2
 8003130:	e048      	b.n	80031c4 <HAL_DMA_Start_IT+0xb8>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b01      	cmp	r3, #1
 8003144:	d137      	bne.n	80031b6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2202      	movs	r2, #2
 800314a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	68b9      	ldr	r1, [r7, #8]
 800315a:	68f8      	ldr	r0, [r7, #12]
 800315c:	f000 f9e2 	bl	8003524 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003164:	223f      	movs	r2, #63	; 0x3f
 8003166:	409a      	lsls	r2, r3
 8003168:	693b      	ldr	r3, [r7, #16]
 800316a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f042 0216 	orr.w	r2, r2, #22
 800317a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	695a      	ldr	r2, [r3, #20]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800318a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f042 0208 	orr.w	r2, r2, #8
 80031a2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	681a      	ldr	r2, [r3, #0]
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f042 0201 	orr.w	r2, r2, #1
 80031b2:	601a      	str	r2, [r3, #0]
 80031b4:	e005      	b.n	80031c2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80031be:	2302      	movs	r3, #2
 80031c0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80031c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80031c4:	4618      	mov	r0, r3
 80031c6:	3718      	adds	r7, #24
 80031c8:	46bd      	mov	sp, r7
 80031ca:	bd80      	pop	{r7, pc}

080031cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b083      	sub	sp, #12
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031da:	b2db      	uxtb	r3, r3
 80031dc:	2b02      	cmp	r3, #2
 80031de:	d004      	beq.n	80031ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2280      	movs	r2, #128	; 0x80
 80031e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80031e6:	2301      	movs	r3, #1
 80031e8:	e00c      	b.n	8003204 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2205      	movs	r2, #5
 80031ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 0201 	bic.w	r2, r2, #1
 8003200:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003202:	2300      	movs	r3, #0
}
 8003204:	4618      	mov	r0, r3
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr

08003210 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b086      	sub	sp, #24
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8003218:	2300      	movs	r3, #0
 800321a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 800321c:	4b92      	ldr	r3, [pc, #584]	; (8003468 <HAL_DMA_IRQHandler+0x258>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a92      	ldr	r2, [pc, #584]	; (800346c <HAL_DMA_IRQHandler+0x25c>)
 8003222:	fba2 2303 	umull	r2, r3, r2, r3
 8003226:	0a9b      	lsrs	r3, r3, #10
 8003228:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800322e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003230:	693b      	ldr	r3, [r7, #16]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800323a:	2208      	movs	r2, #8
 800323c:	409a      	lsls	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	4013      	ands	r3, r2
 8003242:	2b00      	cmp	r3, #0
 8003244:	d01a      	beq.n	800327c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 0304 	and.w	r3, r3, #4
 8003250:	2b00      	cmp	r3, #0
 8003252:	d013      	beq.n	800327c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681a      	ldr	r2, [r3, #0]
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f022 0204 	bic.w	r2, r2, #4
 8003262:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003268:	2208      	movs	r2, #8
 800326a:	409a      	lsls	r2, r3
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003274:	f043 0201 	orr.w	r2, r3, #1
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003280:	2201      	movs	r2, #1
 8003282:	409a      	lsls	r2, r3
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	4013      	ands	r3, r2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d012      	beq.n	80032b2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	695b      	ldr	r3, [r3, #20]
 8003292:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00b      	beq.n	80032b2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329e:	2201      	movs	r2, #1
 80032a0:	409a      	lsls	r2, r3
 80032a2:	693b      	ldr	r3, [r7, #16]
 80032a4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032aa:	f043 0202 	orr.w	r2, r3, #2
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032b6:	2204      	movs	r2, #4
 80032b8:	409a      	lsls	r2, r3
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4013      	ands	r3, r2
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d012      	beq.n	80032e8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00b      	beq.n	80032e8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d4:	2204      	movs	r2, #4
 80032d6:	409a      	lsls	r2, r3
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032e0:	f043 0204 	orr.w	r2, r3, #4
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ec:	2210      	movs	r2, #16
 80032ee:	409a      	lsls	r2, r3
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	4013      	ands	r3, r2
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d043      	beq.n	8003380 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0308 	and.w	r3, r3, #8
 8003302:	2b00      	cmp	r3, #0
 8003304:	d03c      	beq.n	8003380 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800330a:	2210      	movs	r2, #16
 800330c:	409a      	lsls	r2, r3
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800331c:	2b00      	cmp	r3, #0
 800331e:	d018      	beq.n	8003352 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800332a:	2b00      	cmp	r3, #0
 800332c:	d108      	bne.n	8003340 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003332:	2b00      	cmp	r3, #0
 8003334:	d024      	beq.n	8003380 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333a:	6878      	ldr	r0, [r7, #4]
 800333c:	4798      	blx	r3
 800333e:	e01f      	b.n	8003380 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003344:	2b00      	cmp	r3, #0
 8003346:	d01b      	beq.n	8003380 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	4798      	blx	r3
 8003350:	e016      	b.n	8003380 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800335c:	2b00      	cmp	r3, #0
 800335e:	d107      	bne.n	8003370 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	681a      	ldr	r2, [r3, #0]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f022 0208 	bic.w	r2, r2, #8
 800336e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003374:	2b00      	cmp	r3, #0
 8003376:	d003      	beq.n	8003380 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003384:	2220      	movs	r2, #32
 8003386:	409a      	lsls	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	4013      	ands	r3, r2
 800338c:	2b00      	cmp	r3, #0
 800338e:	f000 808e 	beq.w	80034ae <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0310 	and.w	r3, r3, #16
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 8086 	beq.w	80034ae <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033a6:	2220      	movs	r2, #32
 80033a8:	409a      	lsls	r2, r3
 80033aa:	693b      	ldr	r3, [r7, #16]
 80033ac:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2b05      	cmp	r3, #5
 80033b8:	d136      	bne.n	8003428 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	681a      	ldr	r2, [r3, #0]
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f022 0216 	bic.w	r2, r2, #22
 80033c8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	695a      	ldr	r2, [r3, #20]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033d8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d103      	bne.n	80033ea <HAL_DMA_IRQHandler+0x1da>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d007      	beq.n	80033fa <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 0208 	bic.w	r2, r2, #8
 80033f8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033fe:	223f      	movs	r2, #63	; 0x3f
 8003400:	409a      	lsls	r2, r3
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2200      	movs	r2, #0
 800340a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2201      	movs	r2, #1
 8003412:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800341a:	2b00      	cmp	r3, #0
 800341c:	d07d      	beq.n	800351a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	4798      	blx	r3
        }
        return;
 8003426:	e078      	b.n	800351a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d01c      	beq.n	8003470 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003440:	2b00      	cmp	r3, #0
 8003442:	d108      	bne.n	8003456 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003448:	2b00      	cmp	r3, #0
 800344a:	d030      	beq.n	80034ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003450:	6878      	ldr	r0, [r7, #4]
 8003452:	4798      	blx	r3
 8003454:	e02b      	b.n	80034ae <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800345a:	2b00      	cmp	r3, #0
 800345c:	d027      	beq.n	80034ae <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003462:	6878      	ldr	r0, [r7, #4]
 8003464:	4798      	blx	r3
 8003466:	e022      	b.n	80034ae <HAL_DMA_IRQHandler+0x29e>
 8003468:	20000020 	.word	0x20000020
 800346c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800347a:	2b00      	cmp	r3, #0
 800347c:	d10f      	bne.n	800349e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	681a      	ldr	r2, [r3, #0]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f022 0210 	bic.w	r2, r2, #16
 800348c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	2200      	movs	r2, #0
 8003492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	2201      	movs	r2, #1
 800349a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d003      	beq.n	80034ae <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d032      	beq.n	800351c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d022      	beq.n	8003508 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2205      	movs	r2, #5
 80034c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681a      	ldr	r2, [r3, #0]
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f022 0201 	bic.w	r2, r2, #1
 80034d8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	3301      	adds	r3, #1
 80034de:	60bb      	str	r3, [r7, #8]
 80034e0:	697a      	ldr	r2, [r7, #20]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d307      	bcc.n	80034f6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0301 	and.w	r3, r3, #1
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d1f2      	bne.n	80034da <HAL_DMA_IRQHandler+0x2ca>
 80034f4:	e000      	b.n	80034f8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80034f6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2200      	movs	r2, #0
 80034fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800350c:	2b00      	cmp	r3, #0
 800350e:	d005      	beq.n	800351c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	4798      	blx	r3
 8003518:	e000      	b.n	800351c <HAL_DMA_IRQHandler+0x30c>
        return;
 800351a:	bf00      	nop
    }
  }
}
 800351c:	3718      	adds	r7, #24
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}
 8003522:	bf00      	nop

08003524 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	607a      	str	r2, [r7, #4]
 8003530:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003540:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	683a      	ldr	r2, [r7, #0]
 8003548:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	2b40      	cmp	r3, #64	; 0x40
 8003550:	d108      	bne.n	8003564 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	68ba      	ldr	r2, [r7, #8]
 8003560:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003562:	e007      	b.n	8003574 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	68ba      	ldr	r2, [r7, #8]
 800356a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	687a      	ldr	r2, [r7, #4]
 8003572:	60da      	str	r2, [r3, #12]
}
 8003574:	bf00      	nop
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr

08003580 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003580:	b480      	push	{r7}
 8003582:	b085      	sub	sp, #20
 8003584:	af00      	add	r7, sp, #0
 8003586:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	b2db      	uxtb	r3, r3
 800358e:	3b10      	subs	r3, #16
 8003590:	4a13      	ldr	r2, [pc, #76]	; (80035e0 <DMA_CalcBaseAndBitshift+0x60>)
 8003592:	fba2 2303 	umull	r2, r3, r2, r3
 8003596:	091b      	lsrs	r3, r3, #4
 8003598:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800359a:	4a12      	ldr	r2, [pc, #72]	; (80035e4 <DMA_CalcBaseAndBitshift+0x64>)
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	4413      	add	r3, r2
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	461a      	mov	r2, r3
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	2b03      	cmp	r3, #3
 80035ac:	d908      	bls.n	80035c0 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	461a      	mov	r2, r3
 80035b4:	4b0c      	ldr	r3, [pc, #48]	; (80035e8 <DMA_CalcBaseAndBitshift+0x68>)
 80035b6:	4013      	ands	r3, r2
 80035b8:	1d1a      	adds	r2, r3, #4
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	659a      	str	r2, [r3, #88]	; 0x58
 80035be:	e006      	b.n	80035ce <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	461a      	mov	r2, r3
 80035c6:	4b08      	ldr	r3, [pc, #32]	; (80035e8 <DMA_CalcBaseAndBitshift+0x68>)
 80035c8:	4013      	ands	r3, r2
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3714      	adds	r7, #20
 80035d6:	46bd      	mov	sp, r7
 80035d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035dc:	4770      	bx	lr
 80035de:	bf00      	nop
 80035e0:	aaaaaaab 	.word	0xaaaaaaab
 80035e4:	080094dc 	.word	0x080094dc
 80035e8:	fffffc00 	.word	0xfffffc00

080035ec <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035f4:	2300      	movs	r3, #0
 80035f6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	699b      	ldr	r3, [r3, #24]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d11f      	bne.n	8003646 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003606:	68bb      	ldr	r3, [r7, #8]
 8003608:	2b03      	cmp	r3, #3
 800360a:	d855      	bhi.n	80036b8 <DMA_CheckFifoParam+0xcc>
 800360c:	a201      	add	r2, pc, #4	; (adr r2, 8003614 <DMA_CheckFifoParam+0x28>)
 800360e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003612:	bf00      	nop
 8003614:	08003625 	.word	0x08003625
 8003618:	08003637 	.word	0x08003637
 800361c:	08003625 	.word	0x08003625
 8003620:	080036b9 	.word	0x080036b9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003628:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800362c:	2b00      	cmp	r3, #0
 800362e:	d045      	beq.n	80036bc <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003634:	e042      	b.n	80036bc <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800363a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800363e:	d13f      	bne.n	80036c0 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003644:	e03c      	b.n	80036c0 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	699b      	ldr	r3, [r3, #24]
 800364a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800364e:	d121      	bne.n	8003694 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	2b03      	cmp	r3, #3
 8003654:	d836      	bhi.n	80036c4 <DMA_CheckFifoParam+0xd8>
 8003656:	a201      	add	r2, pc, #4	; (adr r2, 800365c <DMA_CheckFifoParam+0x70>)
 8003658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365c:	0800366d 	.word	0x0800366d
 8003660:	08003673 	.word	0x08003673
 8003664:	0800366d 	.word	0x0800366d
 8003668:	08003685 	.word	0x08003685
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	73fb      	strb	r3, [r7, #15]
      break;
 8003670:	e02f      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003676:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800367a:	2b00      	cmp	r3, #0
 800367c:	d024      	beq.n	80036c8 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003682:	e021      	b.n	80036c8 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003688:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800368c:	d11e      	bne.n	80036cc <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003692:	e01b      	b.n	80036cc <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	2b02      	cmp	r3, #2
 8003698:	d902      	bls.n	80036a0 <DMA_CheckFifoParam+0xb4>
 800369a:	2b03      	cmp	r3, #3
 800369c:	d003      	beq.n	80036a6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800369e:	e018      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80036a0:	2301      	movs	r3, #1
 80036a2:	73fb      	strb	r3, [r7, #15]
      break;
 80036a4:	e015      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036aa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d00e      	beq.n	80036d0 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80036b2:	2301      	movs	r3, #1
 80036b4:	73fb      	strb	r3, [r7, #15]
      break;
 80036b6:	e00b      	b.n	80036d0 <DMA_CheckFifoParam+0xe4>
      break;
 80036b8:	bf00      	nop
 80036ba:	e00a      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
      break;
 80036bc:	bf00      	nop
 80036be:	e008      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
      break;
 80036c0:	bf00      	nop
 80036c2:	e006      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
      break;
 80036c4:	bf00      	nop
 80036c6:	e004      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
      break;
 80036c8:	bf00      	nop
 80036ca:	e002      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
      break;   
 80036cc:	bf00      	nop
 80036ce:	e000      	b.n	80036d2 <DMA_CheckFifoParam+0xe6>
      break;
 80036d0:	bf00      	nop
    }
  } 
  
  return status; 
 80036d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3714      	adds	r7, #20
 80036d8:	46bd      	mov	sp, r7
 80036da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036de:	4770      	bx	lr

080036e0 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e039      	b.n	8003766 <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d106      	bne.n	800370c <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f7fe f9b6 	bl	8001a78 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2202      	movs	r2, #2
 8003710:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	685a      	ldr	r2, [r3, #4]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003730:	f023 0107 	bic.w	r1, r3, #7
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	689a      	ldr	r2, [r3, #8]
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	430a      	orrs	r2, r1
 800373e:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003746:	4b0a      	ldr	r3, [pc, #40]	; (8003770 <HAL_DMA2D_Init+0x90>)
 8003748:	4013      	ands	r3, r2
 800374a:	687a      	ldr	r2, [r7, #4]
 800374c:	68d1      	ldr	r1, [r2, #12]
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	6812      	ldr	r2, [r2, #0]
 8003752:	430b      	orrs	r3, r1
 8003754:	6413      	str	r3, [r2, #64]	; 0x40
  MODIFY_REG(hdma2d->Instance->OPFCCR,(DMA2D_OPFCCR_AI|DMA2D_OPFCCR_RBS), ((hdma2d->Init.AlphaInverted << DMA2D_OPFCCR_AI_Pos) | (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2200      	movs	r2, #0
 800375a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2201      	movs	r2, #1
 8003760:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003764:	2300      	movs	r3, #0
}
 8003766:	4618      	mov	r0, r3
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	ffffc000 	.word	0xffffc000

08003774 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b086      	sub	sp, #24
 8003778:	af02      	add	r7, sp, #8
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
 8003780:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003788:	2b01      	cmp	r3, #1
 800378a:	d101      	bne.n	8003790 <HAL_DMA2D_Start+0x1c>
 800378c:	2302      	movs	r3, #2
 800378e:	e018      	b.n	80037c2 <HAL_DMA2D_Start+0x4e>
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2202      	movs	r2, #2
 800379c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 80037a0:	69bb      	ldr	r3, [r7, #24]
 80037a2:	9300      	str	r3, [sp, #0]
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	68b9      	ldr	r1, [r7, #8]
 80037aa:	68f8      	ldr	r0, [r7, #12]
 80037ac:	f000 f988 	bl	8003ac0 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f042 0201 	orr.w	r2, r2, #1
 80037be:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3710      	adds	r7, #16
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b086      	sub	sp, #24
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
 80037d2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 80037d4:	2300      	movs	r3, #0
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0301 	and.w	r3, r3, #1
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d056      	beq.n	8003894 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 80037e6:	f7ff faa3 	bl	8002d30 <HAL_GetTick>
 80037ea:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 80037ec:	e04b      	b.n	8003886 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d023      	beq.n	8003848 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f003 0320 	and.w	r3, r3, #32
 8003806:	2b00      	cmp	r3, #0
 8003808:	d005      	beq.n	8003816 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800380e:	f043 0202 	orr.w	r2, r3, #2
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f003 0301 	and.w	r3, r3, #1
 800381c:	2b00      	cmp	r3, #0
 800381e:	d005      	beq.n	800382c <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003824:	f043 0201 	orr.w	r2, r3, #1
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	2221      	movs	r2, #33	; 0x21
 8003832:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2204      	movs	r2, #4
 8003838:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 8003844:	2301      	movs	r3, #1
 8003846:	e0a5      	b.n	8003994 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800384e:	d01a      	beq.n	8003886 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8003850:	f7ff fa6e 	bl	8002d30 <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	429a      	cmp	r2, r3
 800385e:	d302      	bcc.n	8003866 <HAL_DMA2D_PollForTransfer+0x9c>
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d10f      	bne.n	8003886 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800386a:	f043 0220 	orr.w	r2, r3, #32
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	2203      	movs	r2, #3
 8003876:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003882:	2303      	movs	r3, #3
 8003884:	e086      	b.n	8003994 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f003 0302 	and.w	r3, r3, #2
 8003890:	2b00      	cmp	r3, #0
 8003892:	d0ac      	beq.n	80037ee <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	69db      	ldr	r3, [r3, #28]
 800389a:	f003 0320 	and.w	r3, r3, #32
 800389e:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038a6:	f003 0320 	and.w	r3, r3, #32
 80038aa:	693a      	ldr	r2, [r7, #16]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 80038b0:	693b      	ldr	r3, [r7, #16]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d061      	beq.n	800397a <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 80038b6:	f7ff fa3b 	bl	8002d30 <HAL_GetTick>
 80038ba:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 80038bc:	e056      	b.n	800396c <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f003 0329 	and.w	r3, r3, #41	; 0x29
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d02e      	beq.n	800392e <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f003 0308 	and.w	r3, r3, #8
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d005      	beq.n	80038e6 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038de:	f043 0204 	orr.w	r2, r3, #4
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f003 0320 	and.w	r3, r3, #32
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d005      	beq.n	80038fc <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038f4:	f043 0202 	orr.w	r2, r3, #2
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f003 0301 	and.w	r3, r3, #1
 8003902:	2b00      	cmp	r3, #0
 8003904:	d005      	beq.n	8003912 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800390a:	f043 0201 	orr.w	r2, r3, #1
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2229      	movs	r2, #41	; 0x29
 8003918:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2204      	movs	r2, #4
 800391e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e032      	b.n	8003994 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800392e:	683b      	ldr	r3, [r7, #0]
 8003930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003934:	d01a      	beq.n	800396c <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 8003936:	f7ff f9fb 	bl	8002d30 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	697b      	ldr	r3, [r7, #20]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	683a      	ldr	r2, [r7, #0]
 8003942:	429a      	cmp	r2, r3
 8003944:	d302      	bcc.n	800394c <HAL_DMA2D_PollForTransfer+0x182>
 8003946:	683b      	ldr	r3, [r7, #0]
 8003948:	2b00      	cmp	r3, #0
 800394a:	d10f      	bne.n	800396c <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003950:	f043 0220 	orr.w	r2, r3, #32
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2203      	movs	r2, #3
 800395c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 8003968:	2303      	movs	r3, #3
 800396a:	e013      	b.n	8003994 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	f003 0310 	and.w	r3, r3, #16
 8003976:	2b00      	cmp	r3, #0
 8003978:	d0a1      	beq.n	80038be <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	2212      	movs	r2, #18
 8003980:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3718      	adds	r7, #24
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800399c:	b480      	push	{r7}
 800399e:	b087      	sub	sp, #28
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]
 80039a4:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d101      	bne.n	80039bc <HAL_DMA2D_ConfigLayer+0x20>
 80039b8:	2302      	movs	r3, #2
 80039ba:	e079      	b.n	8003ab0 <HAL_DMA2D_ConfigLayer+0x114>
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2201      	movs	r2, #1
 80039c0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2202      	movs	r2, #2
 80039c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	3318      	adds	r3, #24
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	4413      	add	r3, r2
 80039d6:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) |\
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 80039d8:	693b      	ldr	r3, [r7, #16]
 80039da:	685a      	ldr	r2, [r3, #4]
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	689b      	ldr	r3, [r3, #8]
 80039e0:	041b      	lsls	r3, r3, #16
 80039e2:	4313      	orrs	r3, r2
 80039e4:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 80039e6:	4b35      	ldr	r3, [pc, #212]	; (8003abc <HAL_DMA2D_ConfigLayer+0x120>)
 80039e8:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	2b0a      	cmp	r3, #10
 80039f0:	d003      	beq.n	80039fa <HAL_DMA2D_ConfigLayer+0x5e>
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2b09      	cmp	r3, #9
 80039f8:	d107      	bne.n	8003a0a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]
 8003a08:	e005      	b.n	8003a16 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	061b      	lsls	r3, r3, #24
 8003a10:	697a      	ldr	r2, [r7, #20]
 8003a12:	4313      	orrs	r3, r2
 8003a14:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d120      	bne.n	8003a5e <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	43db      	mvns	r3, r3
 8003a26:	ea02 0103 	and.w	r1, r2, r3
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	697a      	ldr	r2, [r7, #20]
 8003a30:	430a      	orrs	r2, r1
 8003a32:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	693a      	ldr	r2, [r7, #16]
 8003a3a:	6812      	ldr	r2, [r2, #0]
 8003a3c:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b0a      	cmp	r3, #10
 8003a44:	d003      	beq.n	8003a4e <HAL_DMA2D_ConfigLayer+0xb2>
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	2b09      	cmp	r3, #9
 8003a4c:	d127      	bne.n	8003a9e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	68da      	ldr	r2, [r3, #12]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003a5a:	629a      	str	r2, [r3, #40]	; 0x28
 8003a5c:	e01f      	b.n	8003a9e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	69da      	ldr	r2, [r3, #28]
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	43db      	mvns	r3, r3
 8003a68:	ea02 0103 	and.w	r1, r2, r3
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	697a      	ldr	r2, [r7, #20]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	6812      	ldr	r2, [r2, #0]
 8003a7e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	2b0a      	cmp	r3, #10
 8003a86:	d003      	beq.n	8003a90 <HAL_DMA2D_ConfigLayer+0xf4>
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	685b      	ldr	r3, [r3, #4]
 8003a8c:	2b09      	cmp	r3, #9
 8003a8e:	d106      	bne.n	8003a9e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	68da      	ldr	r2, [r3, #12]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003a9c:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003aae:	2300      	movs	r3, #0
}
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	371c      	adds	r7, #28
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr
 8003abc:	ff03000f 	.word	0xff03000f

08003ac0 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b08b      	sub	sp, #44	; 0x2c
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	60f8      	str	r0, [r7, #12]
 8003ac8:	60b9      	str	r1, [r7, #8]
 8003aca:	607a      	str	r2, [r7, #4]
 8003acc:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ad4:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	041a      	lsls	r2, r3, #16
 8003adc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	687a      	ldr	r2, [r7, #4]
 8003aee:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	685b      	ldr	r3, [r3, #4]
 8003af4:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003af8:	d174      	bne.n	8003be4 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8003afa:	68bb      	ldr	r3, [r7, #8]
 8003afc:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8003b00:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003b08:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8003b10:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	b2db      	uxtb	r3, r3
 8003b16:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	689b      	ldr	r3, [r3, #8]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d108      	bne.n	8003b32 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 8003b20:	69ba      	ldr	r2, [r7, #24]
 8003b22:	69fb      	ldr	r3, [r7, #28]
 8003b24:	431a      	orrs	r2, r3
 8003b26:	6a3b      	ldr	r3, [r7, #32]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	697a      	ldr	r2, [r7, #20]
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003b30:	e053      	b.n	8003bda <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d106      	bne.n	8003b48 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8003b3a:	69ba      	ldr	r2, [r7, #24]
 8003b3c:	69fb      	ldr	r3, [r7, #28]
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	697a      	ldr	r2, [r7, #20]
 8003b42:	4313      	orrs	r3, r2
 8003b44:	627b      	str	r3, [r7, #36]	; 0x24
 8003b46:	e048      	b.n	8003bda <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	689b      	ldr	r3, [r3, #8]
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d111      	bne.n	8003b74 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	0cdb      	lsrs	r3, r3, #19
 8003b54:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8003b56:	69bb      	ldr	r3, [r7, #24]
 8003b58:	0a9b      	lsrs	r3, r3, #10
 8003b5a:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	08db      	lsrs	r3, r3, #3
 8003b60:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	015a      	lsls	r2, r3, #5
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	02db      	lsls	r3, r3, #11
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	697a      	ldr	r2, [r7, #20]
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	627b      	str	r3, [r7, #36]	; 0x24
 8003b72:	e032      	b.n	8003bda <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	2b03      	cmp	r3, #3
 8003b7a:	d117      	bne.n	8003bac <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8003b7c:	6a3b      	ldr	r3, [r7, #32]
 8003b7e:	0fdb      	lsrs	r3, r3, #31
 8003b80:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8003b82:	69fb      	ldr	r3, [r7, #28]
 8003b84:	0cdb      	lsrs	r3, r3, #19
 8003b86:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	0adb      	lsrs	r3, r3, #11
 8003b8c:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	08db      	lsrs	r3, r3, #3
 8003b92:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8003b94:	69bb      	ldr	r3, [r7, #24]
 8003b96:	015a      	lsls	r2, r3, #5
 8003b98:	69fb      	ldr	r3, [r7, #28]
 8003b9a:	029b      	lsls	r3, r3, #10
 8003b9c:	431a      	orrs	r2, r3
 8003b9e:	6a3b      	ldr	r3, [r7, #32]
 8003ba0:	03db      	lsls	r3, r3, #15
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	627b      	str	r3, [r7, #36]	; 0x24
 8003baa:	e016      	b.n	8003bda <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8003bac:	6a3b      	ldr	r3, [r7, #32]
 8003bae:	0f1b      	lsrs	r3, r3, #28
 8003bb0:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	0d1b      	lsrs	r3, r3, #20
 8003bb6:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	0b1b      	lsrs	r3, r3, #12
 8003bbc:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	091b      	lsrs	r3, r3, #4
 8003bc2:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8003bc4:	69bb      	ldr	r3, [r7, #24]
 8003bc6:	011a      	lsls	r2, r3, #4
 8003bc8:	69fb      	ldr	r3, [r7, #28]
 8003bca:	021b      	lsls	r3, r3, #8
 8003bcc:	431a      	orrs	r2, r3
 8003bce:	6a3b      	ldr	r3, [r7, #32]
 8003bd0:	031b      	lsls	r3, r3, #12
 8003bd2:	4313      	orrs	r3, r2
 8003bd4:	697a      	ldr	r2, [r7, #20]
 8003bd6:	4313      	orrs	r3, r2
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003be0:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8003be2:	e003      	b.n	8003bec <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	68ba      	ldr	r2, [r7, #8]
 8003bea:	60da      	str	r2, [r3, #12]
}
 8003bec:	bf00      	nop
 8003bee:	372c      	adds	r7, #44	; 0x2c
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b089      	sub	sp, #36	; 0x24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003c02:	2300      	movs	r3, #0
 8003c04:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003c06:	2300      	movs	r3, #0
 8003c08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8003c12:	2300      	movs	r3, #0
 8003c14:	61fb      	str	r3, [r7, #28]
 8003c16:	e175      	b.n	8003f04 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003c18:	2201      	movs	r2, #1
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	697a      	ldr	r2, [r7, #20]
 8003c28:	4013      	ands	r3, r2
 8003c2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003c2c:	693a      	ldr	r2, [r7, #16]
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	f040 8164 	bne.w	8003efe <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d00b      	beq.n	8003c56 <HAL_GPIO_Init+0x5e>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d007      	beq.n	8003c56 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003c4a:	2b11      	cmp	r3, #17
 8003c4c:	d003      	beq.n	8003c56 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003c4e:	683b      	ldr	r3, [r7, #0]
 8003c50:	685b      	ldr	r3, [r3, #4]
 8003c52:	2b12      	cmp	r3, #18
 8003c54:	d130      	bne.n	8003cb8 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	005b      	lsls	r3, r3, #1
 8003c60:	2203      	movs	r2, #3
 8003c62:	fa02 f303 	lsl.w	r3, r2, r3
 8003c66:	43db      	mvns	r3, r3
 8003c68:	69ba      	ldr	r2, [r7, #24]
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	68da      	ldr	r2, [r3, #12]
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	005b      	lsls	r3, r3, #1
 8003c76:	fa02 f303 	lsl.w	r3, r2, r3
 8003c7a:	69ba      	ldr	r2, [r7, #24]
 8003c7c:	4313      	orrs	r3, r2
 8003c7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	69ba      	ldr	r2, [r7, #24]
 8003c84:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	685b      	ldr	r3, [r3, #4]
 8003c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003c8c:	2201      	movs	r2, #1
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	fa02 f303 	lsl.w	r3, r2, r3
 8003c94:	43db      	mvns	r3, r3
 8003c96:	69ba      	ldr	r2, [r7, #24]
 8003c98:	4013      	ands	r3, r2
 8003c9a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	685b      	ldr	r3, [r3, #4]
 8003ca0:	091b      	lsrs	r3, r3, #4
 8003ca2:	f003 0201 	and.w	r2, r3, #1
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cac:	69ba      	ldr	r2, [r7, #24]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	69ba      	ldr	r2, [r7, #24]
 8003cb6:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003cbe:	69fb      	ldr	r3, [r7, #28]
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	2203      	movs	r2, #3
 8003cc4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	69ba      	ldr	r2, [r7, #24]
 8003ccc:	4013      	ands	r3, r2
 8003cce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	689a      	ldr	r2, [r3, #8]
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	005b      	lsls	r3, r3, #1
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	69ba      	ldr	r2, [r7, #24]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	685b      	ldr	r3, [r3, #4]
 8003cec:	2b02      	cmp	r3, #2
 8003cee:	d003      	beq.n	8003cf8 <HAL_GPIO_Init+0x100>
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	2b12      	cmp	r3, #18
 8003cf6:	d123      	bne.n	8003d40 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003cf8:	69fb      	ldr	r3, [r7, #28]
 8003cfa:	08da      	lsrs	r2, r3, #3
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	3208      	adds	r2, #8
 8003d00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	f003 0307 	and.w	r3, r3, #7
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	220f      	movs	r2, #15
 8003d10:	fa02 f303 	lsl.w	r3, r2, r3
 8003d14:	43db      	mvns	r3, r3
 8003d16:	69ba      	ldr	r2, [r7, #24]
 8003d18:	4013      	ands	r3, r2
 8003d1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003d1c:	683b      	ldr	r3, [r7, #0]
 8003d1e:	691a      	ldr	r2, [r3, #16]
 8003d20:	69fb      	ldr	r3, [r7, #28]
 8003d22:	f003 0307 	and.w	r3, r3, #7
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2c:	69ba      	ldr	r2, [r7, #24]
 8003d2e:	4313      	orrs	r3, r2
 8003d30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003d32:	69fb      	ldr	r3, [r7, #28]
 8003d34:	08da      	lsrs	r2, r3, #3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	3208      	adds	r2, #8
 8003d3a:	69b9      	ldr	r1, [r7, #24]
 8003d3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	005b      	lsls	r3, r3, #1
 8003d4a:	2203      	movs	r2, #3
 8003d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d50:	43db      	mvns	r3, r3
 8003d52:	69ba      	ldr	r2, [r7, #24]
 8003d54:	4013      	ands	r3, r2
 8003d56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	f003 0203 	and.w	r2, r3, #3
 8003d60:	69fb      	ldr	r3, [r7, #28]
 8003d62:	005b      	lsls	r3, r3, #1
 8003d64:	fa02 f303 	lsl.w	r3, r2, r3
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	f000 80be 	beq.w	8003efe <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d82:	4b65      	ldr	r3, [pc, #404]	; (8003f18 <HAL_GPIO_Init+0x320>)
 8003d84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d86:	4a64      	ldr	r2, [pc, #400]	; (8003f18 <HAL_GPIO_Init+0x320>)
 8003d88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d8c:	6453      	str	r3, [r2, #68]	; 0x44
 8003d8e:	4b62      	ldr	r3, [pc, #392]	; (8003f18 <HAL_GPIO_Init+0x320>)
 8003d90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d96:	60fb      	str	r3, [r7, #12]
 8003d98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003d9a:	4a60      	ldr	r2, [pc, #384]	; (8003f1c <HAL_GPIO_Init+0x324>)
 8003d9c:	69fb      	ldr	r3, [r7, #28]
 8003d9e:	089b      	lsrs	r3, r3, #2
 8003da0:	3302      	adds	r3, #2
 8003da2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003da6:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003da8:	69fb      	ldr	r3, [r7, #28]
 8003daa:	f003 0303 	and.w	r3, r3, #3
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	220f      	movs	r2, #15
 8003db2:	fa02 f303 	lsl.w	r3, r2, r3
 8003db6:	43db      	mvns	r3, r3
 8003db8:	69ba      	ldr	r2, [r7, #24]
 8003dba:	4013      	ands	r3, r2
 8003dbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a57      	ldr	r2, [pc, #348]	; (8003f20 <HAL_GPIO_Init+0x328>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d037      	beq.n	8003e36 <HAL_GPIO_Init+0x23e>
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	4a56      	ldr	r2, [pc, #344]	; (8003f24 <HAL_GPIO_Init+0x32c>)
 8003dca:	4293      	cmp	r3, r2
 8003dcc:	d031      	beq.n	8003e32 <HAL_GPIO_Init+0x23a>
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	4a55      	ldr	r2, [pc, #340]	; (8003f28 <HAL_GPIO_Init+0x330>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d02b      	beq.n	8003e2e <HAL_GPIO_Init+0x236>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	4a54      	ldr	r2, [pc, #336]	; (8003f2c <HAL_GPIO_Init+0x334>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d025      	beq.n	8003e2a <HAL_GPIO_Init+0x232>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	4a53      	ldr	r2, [pc, #332]	; (8003f30 <HAL_GPIO_Init+0x338>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d01f      	beq.n	8003e26 <HAL_GPIO_Init+0x22e>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	4a52      	ldr	r2, [pc, #328]	; (8003f34 <HAL_GPIO_Init+0x33c>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d019      	beq.n	8003e22 <HAL_GPIO_Init+0x22a>
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a51      	ldr	r2, [pc, #324]	; (8003f38 <HAL_GPIO_Init+0x340>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d013      	beq.n	8003e1e <HAL_GPIO_Init+0x226>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a50      	ldr	r2, [pc, #320]	; (8003f3c <HAL_GPIO_Init+0x344>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d00d      	beq.n	8003e1a <HAL_GPIO_Init+0x222>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a4f      	ldr	r2, [pc, #316]	; (8003f40 <HAL_GPIO_Init+0x348>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d007      	beq.n	8003e16 <HAL_GPIO_Init+0x21e>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a4e      	ldr	r2, [pc, #312]	; (8003f44 <HAL_GPIO_Init+0x34c>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d101      	bne.n	8003e12 <HAL_GPIO_Init+0x21a>
 8003e0e:	2309      	movs	r3, #9
 8003e10:	e012      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e12:	230a      	movs	r3, #10
 8003e14:	e010      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e16:	2308      	movs	r3, #8
 8003e18:	e00e      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e1a:	2307      	movs	r3, #7
 8003e1c:	e00c      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e1e:	2306      	movs	r3, #6
 8003e20:	e00a      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e22:	2305      	movs	r3, #5
 8003e24:	e008      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e26:	2304      	movs	r3, #4
 8003e28:	e006      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e2a:	2303      	movs	r3, #3
 8003e2c:	e004      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e2e:	2302      	movs	r3, #2
 8003e30:	e002      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e32:	2301      	movs	r3, #1
 8003e34:	e000      	b.n	8003e38 <HAL_GPIO_Init+0x240>
 8003e36:	2300      	movs	r3, #0
 8003e38:	69fa      	ldr	r2, [r7, #28]
 8003e3a:	f002 0203 	and.w	r2, r2, #3
 8003e3e:	0092      	lsls	r2, r2, #2
 8003e40:	4093      	lsls	r3, r2
 8003e42:	69ba      	ldr	r2, [r7, #24]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8003e48:	4934      	ldr	r1, [pc, #208]	; (8003f1c <HAL_GPIO_Init+0x324>)
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	089b      	lsrs	r3, r3, #2
 8003e4e:	3302      	adds	r3, #2
 8003e50:	69ba      	ldr	r2, [r7, #24]
 8003e52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003e56:	4b3c      	ldr	r3, [pc, #240]	; (8003f48 <HAL_GPIO_Init+0x350>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	43db      	mvns	r3, r3
 8003e60:	69ba      	ldr	r2, [r7, #24]
 8003e62:	4013      	ands	r3, r2
 8003e64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d003      	beq.n	8003e7a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	693b      	ldr	r3, [r7, #16]
 8003e76:	4313      	orrs	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003e7a:	4a33      	ldr	r2, [pc, #204]	; (8003f48 <HAL_GPIO_Init+0x350>)
 8003e7c:	69bb      	ldr	r3, [r7, #24]
 8003e7e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003e80:	4b31      	ldr	r3, [pc, #196]	; (8003f48 <HAL_GPIO_Init+0x350>)
 8003e82:	685b      	ldr	r3, [r3, #4]
 8003e84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	43db      	mvns	r3, r3
 8003e8a:	69ba      	ldr	r2, [r7, #24]
 8003e8c:	4013      	ands	r3, r2
 8003e8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d003      	beq.n	8003ea4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003e9c:	69ba      	ldr	r2, [r7, #24]
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003ea4:	4a28      	ldr	r2, [pc, #160]	; (8003f48 <HAL_GPIO_Init+0x350>)
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003eaa:	4b27      	ldr	r3, [pc, #156]	; (8003f48 <HAL_GPIO_Init+0x350>)
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	43db      	mvns	r3, r3
 8003eb4:	69ba      	ldr	r2, [r7, #24]
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	685b      	ldr	r3, [r3, #4]
 8003ebe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d003      	beq.n	8003ece <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003ec6:	69ba      	ldr	r2, [r7, #24]
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ece:	4a1e      	ldr	r2, [pc, #120]	; (8003f48 <HAL_GPIO_Init+0x350>)
 8003ed0:	69bb      	ldr	r3, [r7, #24]
 8003ed2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ed4:	4b1c      	ldr	r3, [pc, #112]	; (8003f48 <HAL_GPIO_Init+0x350>)
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	43db      	mvns	r3, r3
 8003ede:	69ba      	ldr	r2, [r7, #24]
 8003ee0:	4013      	ands	r3, r2
 8003ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	685b      	ldr	r3, [r3, #4]
 8003ee8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d003      	beq.n	8003ef8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003ef0:	69ba      	ldr	r2, [r7, #24]
 8003ef2:	693b      	ldr	r3, [r7, #16]
 8003ef4:	4313      	orrs	r3, r2
 8003ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ef8:	4a13      	ldr	r2, [pc, #76]	; (8003f48 <HAL_GPIO_Init+0x350>)
 8003efa:	69bb      	ldr	r3, [r7, #24]
 8003efc:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	3301      	adds	r3, #1
 8003f02:	61fb      	str	r3, [r7, #28]
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	2b0f      	cmp	r3, #15
 8003f08:	f67f ae86 	bls.w	8003c18 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003f0c:	bf00      	nop
 8003f0e:	3724      	adds	r7, #36	; 0x24
 8003f10:	46bd      	mov	sp, r7
 8003f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f16:	4770      	bx	lr
 8003f18:	40023800 	.word	0x40023800
 8003f1c:	40013800 	.word	0x40013800
 8003f20:	40020000 	.word	0x40020000
 8003f24:	40020400 	.word	0x40020400
 8003f28:	40020800 	.word	0x40020800
 8003f2c:	40020c00 	.word	0x40020c00
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40021400 	.word	0x40021400
 8003f38:	40021800 	.word	0x40021800
 8003f3c:	40021c00 	.word	0x40021c00
 8003f40:	40022000 	.word	0x40022000
 8003f44:	40022400 	.word	0x40022400
 8003f48:	40013c00 	.word	0x40013c00

08003f4c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b085      	sub	sp, #20
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	460b      	mov	r3, r1
 8003f56:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	691a      	ldr	r2, [r3, #16]
 8003f5c:	887b      	ldrh	r3, [r7, #2]
 8003f5e:	4013      	ands	r3, r2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d002      	beq.n	8003f6a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003f64:	2301      	movs	r3, #1
 8003f66:	73fb      	strb	r3, [r7, #15]
 8003f68:	e001      	b.n	8003f6e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003f6a:	2300      	movs	r3, #0
 8003f6c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f70:	4618      	mov	r0, r3
 8003f72:	3714      	adds	r7, #20
 8003f74:	46bd      	mov	sp, r7
 8003f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7a:	4770      	bx	lr

08003f7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f7c:	b480      	push	{r7}
 8003f7e:	b083      	sub	sp, #12
 8003f80:	af00      	add	r7, sp, #0
 8003f82:	6078      	str	r0, [r7, #4]
 8003f84:	460b      	mov	r3, r1
 8003f86:	807b      	strh	r3, [r7, #2]
 8003f88:	4613      	mov	r3, r2
 8003f8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003f8c:	787b      	ldrb	r3, [r7, #1]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d003      	beq.n	8003f9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003f92:	887a      	ldrh	r2, [r7, #2]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003f98:	e003      	b.n	8003fa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003f9a:	887b      	ldrh	r3, [r7, #2]
 8003f9c:	041a      	lsls	r2, r3, #16
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	619a      	str	r2, [r3, #24]
}
 8003fa2:	bf00      	nop
 8003fa4:	370c      	adds	r7, #12
 8003fa6:	46bd      	mov	sp, r7
 8003fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fac:	4770      	bx	lr
	...

08003fb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	4603      	mov	r3, r0
 8003fb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003fba:	4b08      	ldr	r3, [pc, #32]	; (8003fdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fbc:	695a      	ldr	r2, [r3, #20]
 8003fbe:	88fb      	ldrh	r3, [r7, #6]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d006      	beq.n	8003fd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fc6:	4a05      	ldr	r2, [pc, #20]	; (8003fdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fc8:	88fb      	ldrh	r3, [r7, #6]
 8003fca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fcc:	88fb      	ldrh	r3, [r7, #6]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f7fe fc48 	bl	8002864 <HAL_GPIO_EXTI_Callback>
  }
}
 8003fd4:	bf00      	nop
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	40013c00 	.word	0x40013c00

08003fe0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d101      	bne.n	8003ff2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	e07f      	b.n	80040f2 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d106      	bne.n	800400c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004006:	6878      	ldr	r0, [r7, #4]
 8004008:	f7fd ff46 	bl	8001e98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2224      	movs	r2, #36	; 0x24
 8004010:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f022 0201 	bic.w	r2, r2, #1
 8004022:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	685a      	ldr	r2, [r3, #4]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004030:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	689a      	ldr	r2, [r3, #8]
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004040:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	68db      	ldr	r3, [r3, #12]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d107      	bne.n	800405a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004056:	609a      	str	r2, [r3, #8]
 8004058:	e006      	b.n	8004068 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689a      	ldr	r2, [r3, #8]
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004066:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	2b02      	cmp	r3, #2
 800406e:	d104      	bne.n	800407a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004078:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	6859      	ldr	r1, [r3, #4]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681a      	ldr	r2, [r3, #0]
 8004084:	4b1d      	ldr	r3, [pc, #116]	; (80040fc <HAL_I2C_Init+0x11c>)
 8004086:	430b      	orrs	r3, r1
 8004088:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68da      	ldr	r2, [r3, #12]
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004098:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	691a      	ldr	r2, [r3, #16]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	ea42 0103 	orr.w	r1, r2, r3
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	699b      	ldr	r3, [r3, #24]
 80040aa:	021a      	lsls	r2, r3, #8
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	430a      	orrs	r2, r1
 80040b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	69d9      	ldr	r1, [r3, #28]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a1a      	ldr	r2, [r3, #32]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2220      	movs	r2, #32
 80040de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2200      	movs	r2, #0
 80040ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3708      	adds	r7, #8
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bd80      	pop	{r7, pc}
 80040fa:	bf00      	nop
 80040fc:	02008000 	.word	0x02008000

08004100 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004100:	b480      	push	{r7}
 8004102:	b083      	sub	sp, #12
 8004104:	af00      	add	r7, sp, #0
 8004106:	6078      	str	r0, [r7, #4]
 8004108:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004110:	b2db      	uxtb	r3, r3
 8004112:	2b20      	cmp	r3, #32
 8004114:	d138      	bne.n	8004188 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800411c:	2b01      	cmp	r3, #1
 800411e:	d101      	bne.n	8004124 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004120:	2302      	movs	r3, #2
 8004122:	e032      	b.n	800418a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2224      	movs	r2, #36	; 0x24
 8004130:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	681a      	ldr	r2, [r3, #0]
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f022 0201 	bic.w	r2, r2, #1
 8004142:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004152:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	6819      	ldr	r1, [r3, #0]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	430a      	orrs	r2, r1
 8004162:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f042 0201 	orr.w	r2, r2, #1
 8004172:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004184:	2300      	movs	r3, #0
 8004186:	e000      	b.n	800418a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004188:	2302      	movs	r3, #2
  }
}
 800418a:	4618      	mov	r0, r3
 800418c:	370c      	adds	r7, #12
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr

08004196 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004196:	b480      	push	{r7}
 8004198:	b085      	sub	sp, #20
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
 800419e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041a6:	b2db      	uxtb	r3, r3
 80041a8:	2b20      	cmp	r3, #32
 80041aa:	d139      	bne.n	8004220 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d101      	bne.n	80041ba <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80041b6:	2302      	movs	r3, #2
 80041b8:	e033      	b.n	8004222 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2201      	movs	r2, #1
 80041be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2224      	movs	r2, #36	; 0x24
 80041c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f022 0201 	bic.w	r2, r2, #1
 80041d8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80041e8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	021b      	lsls	r3, r3, #8
 80041ee:	68fa      	ldr	r2, [r7, #12]
 80041f0:	4313      	orrs	r3, r2
 80041f2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	68fa      	ldr	r2, [r7, #12]
 80041fa:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f042 0201 	orr.w	r2, r2, #1
 800420a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2220      	movs	r2, #32
 8004210:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2200      	movs	r2, #0
 8004218:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800421c:	2300      	movs	r3, #0
 800421e:	e000      	b.n	8004222 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004220:	2302      	movs	r3, #2
  }
}
 8004222:	4618      	mov	r0, r3
 8004224:	3714      	adds	r7, #20
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
	...

08004230 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2b00      	cmp	r3, #0
 800423c:	d101      	bne.n	8004242 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800423e:	2301      	movs	r3, #1
 8004240:	e0bf      	b.n	80043c2 <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 8004248:	b2db      	uxtb	r3, r3
 800424a:	2b00      	cmp	r3, #0
 800424c:	d106      	bne.n	800425c <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2200      	movs	r2, #0
 8004252:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	f7fd ff20 	bl	800209c <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	699a      	ldr	r2, [r3, #24]
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8004272:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6999      	ldr	r1, [r3, #24]
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685a      	ldr	r2, [r3, #4]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004288:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	691b      	ldr	r3, [r3, #16]
 800428e:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	430a      	orrs	r2, r1
 8004296:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	6899      	ldr	r1, [r3, #8]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	4b4a      	ldr	r3, [pc, #296]	; (80043cc <HAL_LTDC_Init+0x19c>)
 80042a4:	400b      	ands	r3, r1
 80042a6:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	695b      	ldr	r3, [r3, #20]
 80042ac:	041b      	lsls	r3, r3, #16
 80042ae:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	6899      	ldr	r1, [r3, #8]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	699a      	ldr	r2, [r3, #24]
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	431a      	orrs	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	430a      	orrs	r2, r1
 80042c4:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	68d9      	ldr	r1, [r3, #12]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681a      	ldr	r2, [r3, #0]
 80042d0:	4b3e      	ldr	r3, [pc, #248]	; (80043cc <HAL_LTDC_Init+0x19c>)
 80042d2:	400b      	ands	r3, r1
 80042d4:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	69db      	ldr	r3, [r3, #28]
 80042da:	041b      	lsls	r3, r3, #16
 80042dc:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	68d9      	ldr	r1, [r3, #12]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a1a      	ldr	r2, [r3, #32]
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	431a      	orrs	r2, r3
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	430a      	orrs	r2, r1
 80042f2:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	6919      	ldr	r1, [r3, #16]
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681a      	ldr	r2, [r3, #0]
 80042fe:	4b33      	ldr	r3, [pc, #204]	; (80043cc <HAL_LTDC_Init+0x19c>)
 8004300:	400b      	ands	r3, r1
 8004302:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004308:	041b      	lsls	r3, r3, #16
 800430a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	6919      	ldr	r1, [r3, #16]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	431a      	orrs	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	430a      	orrs	r2, r1
 8004320:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	6959      	ldr	r1, [r3, #20]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	4b27      	ldr	r3, [pc, #156]	; (80043cc <HAL_LTDC_Init+0x19c>)
 800432e:	400b      	ands	r3, r1
 8004330:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004336:	041b      	lsls	r3, r3, #16
 8004338:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	6959      	ldr	r1, [r3, #20]
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	431a      	orrs	r2, r3
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	430a      	orrs	r2, r1
 800434e:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004356:	021b      	lsls	r3, r3, #8
 8004358:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8004360:	041b      	lsls	r3, r3, #16
 8004362:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 8004372:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800437a:	68ba      	ldr	r2, [r7, #8]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	4313      	orrs	r3, r2
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 8004386:	431a      	orrs	r2, r3
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	430a      	orrs	r2, r1
 800438e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f042 0206 	orr.w	r2, r2, #6
 800439e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	699a      	ldr	r2, [r3, #24]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f042 0201 	orr.w	r2, r2, #1
 80043ae:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 80043c0:	2300      	movs	r3, #0
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3710      	adds	r7, #16
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}
 80043ca:	bf00      	nop
 80043cc:	f000f800 	.word	0xf000f800

080043d0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80043d0:	b5b0      	push	{r4, r5, r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	60f8      	str	r0, [r7, #12]
 80043d8:	60b9      	str	r1, [r7, #8]
 80043da:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 80043e2:	2b01      	cmp	r3, #1
 80043e4:	d101      	bne.n	80043ea <HAL_LTDC_ConfigLayer+0x1a>
 80043e6:	2302      	movs	r3, #2
 80043e8:	e02c      	b.n	8004444 <HAL_LTDC_ConfigLayer+0x74>
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2202      	movs	r2, #2
 80043f6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2134      	movs	r1, #52	; 0x34
 8004400:	fb01 f303 	mul.w	r3, r1, r3
 8004404:	4413      	add	r3, r2
 8004406:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	4614      	mov	r4, r2
 800440e:	461d      	mov	r5, r3
 8004410:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004412:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004414:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004416:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004418:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800441a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800441c:	682b      	ldr	r3, [r5, #0]
 800441e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8004420:	687a      	ldr	r2, [r7, #4]
 8004422:	68b9      	ldr	r1, [r7, #8]
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f000 f811 	bl	800444c <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2201      	movs	r2, #1
 8004430:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2201      	movs	r2, #1
 8004436:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2200      	movs	r2, #0
 800443e:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 8004442:	2300      	movs	r3, #0
}
 8004444:	4618      	mov	r0, r3
 8004446:	3710      	adds	r7, #16
 8004448:	46bd      	mov	sp, r7
 800444a:	bdb0      	pop	{r4, r5, r7, pc}

0800444c <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800444c:	b480      	push	{r7}
 800444e:	b089      	sub	sp, #36	; 0x24
 8004450:	af00      	add	r7, sp, #0
 8004452:	60f8      	str	r0, [r7, #12]
 8004454:	60b9      	str	r1, [r7, #8]
 8004456:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8004458:	68bb      	ldr	r3, [r7, #8]
 800445a:	685a      	ldr	r2, [r3, #4]
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	0c1b      	lsrs	r3, r3, #16
 8004464:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004468:	4413      	add	r3, r2
 800446a:	041b      	lsls	r3, r3, #16
 800446c:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	461a      	mov	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	01db      	lsls	r3, r3, #7
 8004478:	4413      	add	r3, r2
 800447a:	3384      	adds	r3, #132	; 0x84
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	6812      	ldr	r2, [r2, #0]
 8004482:	4611      	mov	r1, r2
 8004484:	687a      	ldr	r2, [r7, #4]
 8004486:	01d2      	lsls	r2, r2, #7
 8004488:	440a      	add	r2, r1
 800448a:	3284      	adds	r2, #132	; 0x84
 800448c:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 8004490:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004492:	68bb      	ldr	r3, [r7, #8]
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	0c1b      	lsrs	r3, r3, #16
 800449e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044a2:	4413      	add	r3, r2
 80044a4:	1c5a      	adds	r2, r3, #1
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4619      	mov	r1, r3
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	01db      	lsls	r3, r3, #7
 80044b0:	440b      	add	r3, r1
 80044b2:	3384      	adds	r3, #132	; 0x84
 80044b4:	4619      	mov	r1, r3
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80044ca:	4413      	add	r3, r2
 80044cc:	041b      	lsls	r3, r3, #16
 80044ce:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	461a      	mov	r2, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	01db      	lsls	r3, r3, #7
 80044da:	4413      	add	r3, r2
 80044dc:	3384      	adds	r3, #132	; 0x84
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	68fa      	ldr	r2, [r7, #12]
 80044e2:	6812      	ldr	r2, [r2, #0]
 80044e4:	4611      	mov	r1, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	01d2      	lsls	r2, r2, #7
 80044ea:	440a      	add	r2, r1
 80044ec:	3284      	adds	r2, #132	; 0x84
 80044ee:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 80044f2:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 80044f4:	68bb      	ldr	r3, [r7, #8]
 80044f6:	689a      	ldr	r2, [r3, #8]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	68db      	ldr	r3, [r3, #12]
 80044fe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004502:	4413      	add	r3, r2
 8004504:	1c5a      	adds	r2, r3, #1
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	4619      	mov	r1, r3
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	01db      	lsls	r3, r3, #7
 8004510:	440b      	add	r3, r1
 8004512:	3384      	adds	r3, #132	; 0x84
 8004514:	4619      	mov	r1, r3
 8004516:	69fb      	ldr	r3, [r7, #28]
 8004518:	4313      	orrs	r3, r2
 800451a:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	461a      	mov	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	01db      	lsls	r3, r3, #7
 8004526:	4413      	add	r3, r2
 8004528:	3384      	adds	r3, #132	; 0x84
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	68fa      	ldr	r2, [r7, #12]
 800452e:	6812      	ldr	r2, [r2, #0]
 8004530:	4611      	mov	r1, r2
 8004532:	687a      	ldr	r2, [r7, #4]
 8004534:	01d2      	lsls	r2, r2, #7
 8004536:	440a      	add	r2, r1
 8004538:	3284      	adds	r2, #132	; 0x84
 800453a:	f023 0307 	bic.w	r3, r3, #7
 800453e:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	461a      	mov	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	01db      	lsls	r3, r3, #7
 800454a:	4413      	add	r3, r2
 800454c:	3384      	adds	r3, #132	; 0x84
 800454e:	461a      	mov	r2, r3
 8004550:	68bb      	ldr	r3, [r7, #8]
 8004552:	691b      	ldr	r3, [r3, #16]
 8004554:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800455c:	021b      	lsls	r3, r3, #8
 800455e:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004566:	041b      	lsls	r3, r3, #16
 8004568:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800456a:	68bb      	ldr	r3, [r7, #8]
 800456c:	699b      	ldr	r3, [r3, #24]
 800456e:	061b      	lsls	r3, r3, #24
 8004570:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	461a      	mov	r2, r3
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	01db      	lsls	r3, r3, #7
 800457c:	4413      	add	r3, r2
 800457e:	3384      	adds	r3, #132	; 0x84
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	01db      	lsls	r3, r3, #7
 800458c:	4413      	add	r3, r2
 800458e:	3384      	adds	r3, #132	; 0x84
 8004590:	461a      	mov	r2, r3
 8004592:	2300      	movs	r3, #0
 8004594:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004596:	68bb      	ldr	r3, [r7, #8]
 8004598:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800459c:	461a      	mov	r2, r3
 800459e:	69fb      	ldr	r3, [r7, #28]
 80045a0:	431a      	orrs	r2, r3
 80045a2:	69bb      	ldr	r3, [r7, #24]
 80045a4:	431a      	orrs	r2, r3
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4619      	mov	r1, r3
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	01db      	lsls	r3, r3, #7
 80045b0:	440b      	add	r3, r1
 80045b2:	3384      	adds	r3, #132	; 0x84
 80045b4:	4619      	mov	r1, r3
 80045b6:	697b      	ldr	r3, [r7, #20]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	461a      	mov	r2, r3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	01db      	lsls	r3, r3, #7
 80045c6:	4413      	add	r3, r2
 80045c8:	3384      	adds	r3, #132	; 0x84
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	68fa      	ldr	r2, [r7, #12]
 80045ce:	6812      	ldr	r2, [r2, #0]
 80045d0:	4611      	mov	r1, r2
 80045d2:	687a      	ldr	r2, [r7, #4]
 80045d4:	01d2      	lsls	r2, r2, #7
 80045d6:	440a      	add	r2, r1
 80045d8:	3284      	adds	r2, #132	; 0x84
 80045da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80045de:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	461a      	mov	r2, r3
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	01db      	lsls	r3, r3, #7
 80045ea:	4413      	add	r3, r2
 80045ec:	3384      	adds	r3, #132	; 0x84
 80045ee:	461a      	mov	r2, r3
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	695b      	ldr	r3, [r3, #20]
 80045f4:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	461a      	mov	r2, r3
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	01db      	lsls	r3, r3, #7
 8004600:	4413      	add	r3, r2
 8004602:	3384      	adds	r3, #132	; 0x84
 8004604:	69da      	ldr	r2, [r3, #28]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4619      	mov	r1, r3
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	01db      	lsls	r3, r3, #7
 8004610:	440b      	add	r3, r1
 8004612:	3384      	adds	r3, #132	; 0x84
 8004614:	4619      	mov	r1, r3
 8004616:	4b58      	ldr	r3, [pc, #352]	; (8004778 <LTDC_SetConfig+0x32c>)
 8004618:	4013      	ands	r3, r2
 800461a:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	69da      	ldr	r2, [r3, #28]
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	68f9      	ldr	r1, [r7, #12]
 8004626:	6809      	ldr	r1, [r1, #0]
 8004628:	4608      	mov	r0, r1
 800462a:	6879      	ldr	r1, [r7, #4]
 800462c:	01c9      	lsls	r1, r1, #7
 800462e:	4401      	add	r1, r0
 8004630:	3184      	adds	r1, #132	; 0x84
 8004632:	4313      	orrs	r3, r2
 8004634:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	461a      	mov	r2, r3
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	01db      	lsls	r3, r3, #7
 8004640:	4413      	add	r3, r2
 8004642:	3384      	adds	r3, #132	; 0x84
 8004644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	461a      	mov	r2, r3
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	01db      	lsls	r3, r3, #7
 8004650:	4413      	add	r3, r2
 8004652:	3384      	adds	r3, #132	; 0x84
 8004654:	461a      	mov	r2, r3
 8004656:	2300      	movs	r3, #0
 8004658:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	461a      	mov	r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	01db      	lsls	r3, r3, #7
 8004664:	4413      	add	r3, r2
 8004666:	3384      	adds	r3, #132	; 0x84
 8004668:	461a      	mov	r2, r3
 800466a:	68bb      	ldr	r3, [r7, #8]
 800466c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466e:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	691b      	ldr	r3, [r3, #16]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d102      	bne.n	800467e <LTDC_SetConfig+0x232>
  {
    tmp = 4U;
 8004678:	2304      	movs	r3, #4
 800467a:	61fb      	str	r3, [r7, #28]
 800467c:	e01b      	b.n	80046b6 <LTDC_SetConfig+0x26a>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800467e:	68bb      	ldr	r3, [r7, #8]
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	2b01      	cmp	r3, #1
 8004684:	d102      	bne.n	800468c <LTDC_SetConfig+0x240>
  {
    tmp = 3U;
 8004686:	2303      	movs	r3, #3
 8004688:	61fb      	str	r3, [r7, #28]
 800468a:	e014      	b.n	80046b6 <LTDC_SetConfig+0x26a>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	2b04      	cmp	r3, #4
 8004692:	d00b      	beq.n	80046ac <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004694:	68bb      	ldr	r3, [r7, #8]
 8004696:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004698:	2b02      	cmp	r3, #2
 800469a:	d007      	beq.n	80046ac <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80046a0:	2b03      	cmp	r3, #3
 80046a2:	d003      	beq.n	80046ac <LTDC_SetConfig+0x260>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80046a8:	2b07      	cmp	r3, #7
 80046aa:	d102      	bne.n	80046b2 <LTDC_SetConfig+0x266>
  {
    tmp = 2U;
 80046ac:	2302      	movs	r3, #2
 80046ae:	61fb      	str	r3, [r7, #28]
 80046b0:	e001      	b.n	80046b6 <LTDC_SetConfig+0x26a>
  }
  else
  {
    tmp = 1U;
 80046b2:	2301      	movs	r3, #1
 80046b4:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	461a      	mov	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	01db      	lsls	r3, r3, #7
 80046c0:	4413      	add	r3, r2
 80046c2:	3384      	adds	r3, #132	; 0x84
 80046c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	6812      	ldr	r2, [r2, #0]
 80046ca:	4611      	mov	r1, r2
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	01d2      	lsls	r2, r2, #7
 80046d0:	440a      	add	r2, r1
 80046d2:	3284      	adds	r2, #132	; 0x84
 80046d4:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 80046d8:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 80046da:	68bb      	ldr	r3, [r7, #8]
 80046dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046de:	69fa      	ldr	r2, [r7, #28]
 80046e0:	fb02 f303 	mul.w	r3, r2, r3
 80046e4:	041a      	lsls	r2, r3, #16
 80046e6:	68bb      	ldr	r3, [r7, #8]
 80046e8:	6859      	ldr	r1, [r3, #4]
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	1acb      	subs	r3, r1, r3
 80046f0:	69f9      	ldr	r1, [r7, #28]
 80046f2:	fb01 f303 	mul.w	r3, r1, r3
 80046f6:	3303      	adds	r3, #3
 80046f8:	68f9      	ldr	r1, [r7, #12]
 80046fa:	6809      	ldr	r1, [r1, #0]
 80046fc:	4608      	mov	r0, r1
 80046fe:	6879      	ldr	r1, [r7, #4]
 8004700:	01c9      	lsls	r1, r1, #7
 8004702:	4401      	add	r1, r0
 8004704:	3184      	adds	r1, #132	; 0x84
 8004706:	4313      	orrs	r3, r2
 8004708:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	461a      	mov	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	01db      	lsls	r3, r3, #7
 8004714:	4413      	add	r3, r2
 8004716:	3384      	adds	r3, #132	; 0x84
 8004718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	4619      	mov	r1, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	01db      	lsls	r3, r3, #7
 8004724:	440b      	add	r3, r1
 8004726:	3384      	adds	r3, #132	; 0x84
 8004728:	4619      	mov	r1, r3
 800472a:	4b14      	ldr	r3, [pc, #80]	; (800477c <LTDC_SetConfig+0x330>)
 800472c:	4013      	ands	r3, r2
 800472e:	630b      	str	r3, [r1, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	461a      	mov	r2, r3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	01db      	lsls	r3, r3, #7
 800473a:	4413      	add	r3, r2
 800473c:	3384      	adds	r3, #132	; 0x84
 800473e:	461a      	mov	r2, r3
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004744:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	01db      	lsls	r3, r3, #7
 8004750:	4413      	add	r3, r2
 8004752:	3384      	adds	r3, #132	; 0x84
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	6812      	ldr	r2, [r2, #0]
 800475a:	4611      	mov	r1, r2
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	01d2      	lsls	r2, r2, #7
 8004760:	440a      	add	r2, r1
 8004762:	3284      	adds	r2, #132	; 0x84
 8004764:	f043 0301 	orr.w	r3, r3, #1
 8004768:	6013      	str	r3, [r2, #0]
}
 800476a:	bf00      	nop
 800476c:	3724      	adds	r7, #36	; 0x24
 800476e:	46bd      	mov	sp, r7
 8004770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	fffff8f8 	.word	0xfffff8f8
 800477c:	fffff800 	.word	0xfffff800

08004780 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b082      	sub	sp, #8
 8004784:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004786:	2300      	movs	r3, #0
 8004788:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800478a:	4b23      	ldr	r3, [pc, #140]	; (8004818 <HAL_PWREx_EnableOverDrive+0x98>)
 800478c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478e:	4a22      	ldr	r2, [pc, #136]	; (8004818 <HAL_PWREx_EnableOverDrive+0x98>)
 8004790:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004794:	6413      	str	r3, [r2, #64]	; 0x40
 8004796:	4b20      	ldr	r3, [pc, #128]	; (8004818 <HAL_PWREx_EnableOverDrive+0x98>)
 8004798:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800479a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800479e:	603b      	str	r3, [r7, #0]
 80047a0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80047a2:	4b1e      	ldr	r3, [pc, #120]	; (800481c <HAL_PWREx_EnableOverDrive+0x9c>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a1d      	ldr	r2, [pc, #116]	; (800481c <HAL_PWREx_EnableOverDrive+0x9c>)
 80047a8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047ac:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047ae:	f7fe fabf 	bl	8002d30 <HAL_GetTick>
 80047b2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80047b4:	e009      	b.n	80047ca <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80047b6:	f7fe fabb 	bl	8002d30 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047c4:	d901      	bls.n	80047ca <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e022      	b.n	8004810 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80047ca:	4b14      	ldr	r3, [pc, #80]	; (800481c <HAL_PWREx_EnableOverDrive+0x9c>)
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047d6:	d1ee      	bne.n	80047b6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80047d8:	4b10      	ldr	r3, [pc, #64]	; (800481c <HAL_PWREx_EnableOverDrive+0x9c>)
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a0f      	ldr	r2, [pc, #60]	; (800481c <HAL_PWREx_EnableOverDrive+0x9c>)
 80047de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80047e2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80047e4:	f7fe faa4 	bl	8002d30 <HAL_GetTick>
 80047e8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80047ea:	e009      	b.n	8004800 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80047ec:	f7fe faa0 	bl	8002d30 <HAL_GetTick>
 80047f0:	4602      	mov	r2, r0
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047fa:	d901      	bls.n	8004800 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80047fc:	2303      	movs	r3, #3
 80047fe:	e007      	b.n	8004810 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004800:	4b06      	ldr	r3, [pc, #24]	; (800481c <HAL_PWREx_EnableOverDrive+0x9c>)
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004808:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800480c:	d1ee      	bne.n	80047ec <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800480e:	2300      	movs	r3, #0
}
 8004810:	4618      	mov	r0, r3
 8004812:	3708      	adds	r7, #8
 8004814:	46bd      	mov	sp, r7
 8004816:	bd80      	pop	{r7, pc}
 8004818:	40023800 	.word	0x40023800
 800481c:	40007000 	.word	0x40007000

08004820 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8004828:	2300      	movs	r3, #0
 800482a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d101      	bne.n	8004836 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e291      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f003 0301 	and.w	r3, r3, #1
 800483e:	2b00      	cmp	r3, #0
 8004840:	f000 8087 	beq.w	8004952 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004844:	4b96      	ldr	r3, [pc, #600]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004846:	689b      	ldr	r3, [r3, #8]
 8004848:	f003 030c 	and.w	r3, r3, #12
 800484c:	2b04      	cmp	r3, #4
 800484e:	d00c      	beq.n	800486a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004850:	4b93      	ldr	r3, [pc, #588]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004852:	689b      	ldr	r3, [r3, #8]
 8004854:	f003 030c 	and.w	r3, r3, #12
 8004858:	2b08      	cmp	r3, #8
 800485a:	d112      	bne.n	8004882 <HAL_RCC_OscConfig+0x62>
 800485c:	4b90      	ldr	r3, [pc, #576]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 800485e:	685b      	ldr	r3, [r3, #4]
 8004860:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004864:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004868:	d10b      	bne.n	8004882 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800486a:	4b8d      	ldr	r3, [pc, #564]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004872:	2b00      	cmp	r3, #0
 8004874:	d06c      	beq.n	8004950 <HAL_RCC_OscConfig+0x130>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	2b00      	cmp	r3, #0
 800487c:	d168      	bne.n	8004950 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e26b      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800488a:	d106      	bne.n	800489a <HAL_RCC_OscConfig+0x7a>
 800488c:	4b84      	ldr	r3, [pc, #528]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a83      	ldr	r2, [pc, #524]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004892:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004896:	6013      	str	r3, [r2, #0]
 8004898:	e02e      	b.n	80048f8 <HAL_RCC_OscConfig+0xd8>
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	685b      	ldr	r3, [r3, #4]
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d10c      	bne.n	80048bc <HAL_RCC_OscConfig+0x9c>
 80048a2:	4b7f      	ldr	r3, [pc, #508]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	4a7e      	ldr	r2, [pc, #504]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ac:	6013      	str	r3, [r2, #0]
 80048ae:	4b7c      	ldr	r3, [pc, #496]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	4a7b      	ldr	r2, [pc, #492]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048b4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048b8:	6013      	str	r3, [r2, #0]
 80048ba:	e01d      	b.n	80048f8 <HAL_RCC_OscConfig+0xd8>
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80048c4:	d10c      	bne.n	80048e0 <HAL_RCC_OscConfig+0xc0>
 80048c6:	4b76      	ldr	r3, [pc, #472]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a75      	ldr	r2, [pc, #468]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80048d0:	6013      	str	r3, [r2, #0]
 80048d2:	4b73      	ldr	r3, [pc, #460]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	4a72      	ldr	r2, [pc, #456]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048dc:	6013      	str	r3, [r2, #0]
 80048de:	e00b      	b.n	80048f8 <HAL_RCC_OscConfig+0xd8>
 80048e0:	4b6f      	ldr	r3, [pc, #444]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	4a6e      	ldr	r2, [pc, #440]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ea:	6013      	str	r3, [r2, #0]
 80048ec:	4b6c      	ldr	r3, [pc, #432]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a6b      	ldr	r2, [pc, #428]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80048f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80048f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685b      	ldr	r3, [r3, #4]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d013      	beq.n	8004928 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004900:	f7fe fa16 	bl	8002d30 <HAL_GetTick>
 8004904:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004906:	e008      	b.n	800491a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004908:	f7fe fa12 	bl	8002d30 <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b64      	cmp	r3, #100	; 0x64
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e21f      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800491a:	4b61      	ldr	r3, [pc, #388]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004922:	2b00      	cmp	r3, #0
 8004924:	d0f0      	beq.n	8004908 <HAL_RCC_OscConfig+0xe8>
 8004926:	e014      	b.n	8004952 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004928:	f7fe fa02 	bl	8002d30 <HAL_GetTick>
 800492c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800492e:	e008      	b.n	8004942 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004930:	f7fe f9fe 	bl	8002d30 <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	2b64      	cmp	r3, #100	; 0x64
 800493c:	d901      	bls.n	8004942 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e20b      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004942:	4b57      	ldr	r3, [pc, #348]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800494a:	2b00      	cmp	r3, #0
 800494c:	d1f0      	bne.n	8004930 <HAL_RCC_OscConfig+0x110>
 800494e:	e000      	b.n	8004952 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004950:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d069      	beq.n	8004a32 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800495e:	4b50      	ldr	r3, [pc, #320]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004960:	689b      	ldr	r3, [r3, #8]
 8004962:	f003 030c 	and.w	r3, r3, #12
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00b      	beq.n	8004982 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800496a:	4b4d      	ldr	r3, [pc, #308]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f003 030c 	and.w	r3, r3, #12
 8004972:	2b08      	cmp	r3, #8
 8004974:	d11c      	bne.n	80049b0 <HAL_RCC_OscConfig+0x190>
 8004976:	4b4a      	ldr	r3, [pc, #296]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004978:	685b      	ldr	r3, [r3, #4]
 800497a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800497e:	2b00      	cmp	r3, #0
 8004980:	d116      	bne.n	80049b0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004982:	4b47      	ldr	r3, [pc, #284]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f003 0302 	and.w	r3, r3, #2
 800498a:	2b00      	cmp	r3, #0
 800498c:	d005      	beq.n	800499a <HAL_RCC_OscConfig+0x17a>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	68db      	ldr	r3, [r3, #12]
 8004992:	2b01      	cmp	r3, #1
 8004994:	d001      	beq.n	800499a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e1df      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800499a:	4b41      	ldr	r3, [pc, #260]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	493d      	ldr	r1, [pc, #244]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ae:	e040      	b.n	8004a32 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d023      	beq.n	8004a00 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049b8:	4b39      	ldr	r3, [pc, #228]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4a38      	ldr	r2, [pc, #224]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80049be:	f043 0301 	orr.w	r3, r3, #1
 80049c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049c4:	f7fe f9b4 	bl	8002d30 <HAL_GetTick>
 80049c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049ca:	e008      	b.n	80049de <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049cc:	f7fe f9b0 	bl	8002d30 <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	1ad3      	subs	r3, r2, r3
 80049d6:	2b02      	cmp	r3, #2
 80049d8:	d901      	bls.n	80049de <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80049da:	2303      	movs	r3, #3
 80049dc:	e1bd      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049de:	4b30      	ldr	r3, [pc, #192]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0302 	and.w	r3, r3, #2
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d0f0      	beq.n	80049cc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049ea:	4b2d      	ldr	r3, [pc, #180]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	00db      	lsls	r3, r3, #3
 80049f8:	4929      	ldr	r1, [pc, #164]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	600b      	str	r3, [r1, #0]
 80049fe:	e018      	b.n	8004a32 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a00:	4b27      	ldr	r3, [pc, #156]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4a26      	ldr	r2, [pc, #152]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004a06:	f023 0301 	bic.w	r3, r3, #1
 8004a0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a0c:	f7fe f990 	bl	8002d30 <HAL_GetTick>
 8004a10:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a12:	e008      	b.n	8004a26 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a14:	f7fe f98c 	bl	8002d30 <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d901      	bls.n	8004a26 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e199      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a26:	4b1e      	ldr	r3, [pc, #120]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0302 	and.w	r3, r3, #2
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1f0      	bne.n	8004a14 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f003 0308 	and.w	r3, r3, #8
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d038      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	695b      	ldr	r3, [r3, #20]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d019      	beq.n	8004a7a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a46:	4b16      	ldr	r3, [pc, #88]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a4a:	4a15      	ldr	r2, [pc, #84]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004a4c:	f043 0301 	orr.w	r3, r3, #1
 8004a50:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a52:	f7fe f96d 	bl	8002d30 <HAL_GetTick>
 8004a56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a58:	e008      	b.n	8004a6c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a5a:	f7fe f969 	bl	8002d30 <HAL_GetTick>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d901      	bls.n	8004a6c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e176      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a6c:	4b0c      	ldr	r3, [pc, #48]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004a6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d0f0      	beq.n	8004a5a <HAL_RCC_OscConfig+0x23a>
 8004a78:	e01a      	b.n	8004ab0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a7a:	4b09      	ldr	r3, [pc, #36]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004a7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004a7e:	4a08      	ldr	r2, [pc, #32]	; (8004aa0 <HAL_RCC_OscConfig+0x280>)
 8004a80:	f023 0301 	bic.w	r3, r3, #1
 8004a84:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a86:	f7fe f953 	bl	8002d30 <HAL_GetTick>
 8004a8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a8c:	e00a      	b.n	8004aa4 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a8e:	f7fe f94f 	bl	8002d30 <HAL_GetTick>
 8004a92:	4602      	mov	r2, r0
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	1ad3      	subs	r3, r2, r3
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d903      	bls.n	8004aa4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8004a9c:	2303      	movs	r3, #3
 8004a9e:	e15c      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
 8004aa0:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004aa4:	4b91      	ldr	r3, [pc, #580]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004aa8:	f003 0302 	and.w	r3, r3, #2
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d1ee      	bne.n	8004a8e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0304 	and.w	r3, r3, #4
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	f000 80a4 	beq.w	8004c06 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004abe:	4b8b      	ldr	r3, [pc, #556]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ac2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d10d      	bne.n	8004ae6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004aca:	4b88      	ldr	r3, [pc, #544]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ace:	4a87      	ldr	r2, [pc, #540]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004ad0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004ad4:	6413      	str	r3, [r2, #64]	; 0x40
 8004ad6:	4b85      	ldr	r3, [pc, #532]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ada:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004ade:	60bb      	str	r3, [r7, #8]
 8004ae0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004ae6:	4b82      	ldr	r3, [pc, #520]	; (8004cf0 <HAL_RCC_OscConfig+0x4d0>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d118      	bne.n	8004b24 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8004af2:	4b7f      	ldr	r3, [pc, #508]	; (8004cf0 <HAL_RCC_OscConfig+0x4d0>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	4a7e      	ldr	r2, [pc, #504]	; (8004cf0 <HAL_RCC_OscConfig+0x4d0>)
 8004af8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004afc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004afe:	f7fe f917 	bl	8002d30 <HAL_GetTick>
 8004b02:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b04:	e008      	b.n	8004b18 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b06:	f7fe f913 	bl	8002d30 <HAL_GetTick>
 8004b0a:	4602      	mov	r2, r0
 8004b0c:	693b      	ldr	r3, [r7, #16]
 8004b0e:	1ad3      	subs	r3, r2, r3
 8004b10:	2b64      	cmp	r3, #100	; 0x64
 8004b12:	d901      	bls.n	8004b18 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8004b14:	2303      	movs	r3, #3
 8004b16:	e120      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004b18:	4b75      	ldr	r3, [pc, #468]	; (8004cf0 <HAL_RCC_OscConfig+0x4d0>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d0f0      	beq.n	8004b06 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	2b01      	cmp	r3, #1
 8004b2a:	d106      	bne.n	8004b3a <HAL_RCC_OscConfig+0x31a>
 8004b2c:	4b6f      	ldr	r3, [pc, #444]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b30:	4a6e      	ldr	r2, [pc, #440]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b32:	f043 0301 	orr.w	r3, r3, #1
 8004b36:	6713      	str	r3, [r2, #112]	; 0x70
 8004b38:	e02d      	b.n	8004b96 <HAL_RCC_OscConfig+0x376>
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	689b      	ldr	r3, [r3, #8]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10c      	bne.n	8004b5c <HAL_RCC_OscConfig+0x33c>
 8004b42:	4b6a      	ldr	r3, [pc, #424]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b46:	4a69      	ldr	r2, [pc, #420]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b48:	f023 0301 	bic.w	r3, r3, #1
 8004b4c:	6713      	str	r3, [r2, #112]	; 0x70
 8004b4e:	4b67      	ldr	r3, [pc, #412]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b52:	4a66      	ldr	r2, [pc, #408]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b54:	f023 0304 	bic.w	r3, r3, #4
 8004b58:	6713      	str	r3, [r2, #112]	; 0x70
 8004b5a:	e01c      	b.n	8004b96 <HAL_RCC_OscConfig+0x376>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	2b05      	cmp	r3, #5
 8004b62:	d10c      	bne.n	8004b7e <HAL_RCC_OscConfig+0x35e>
 8004b64:	4b61      	ldr	r3, [pc, #388]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b66:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b68:	4a60      	ldr	r2, [pc, #384]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b6a:	f043 0304 	orr.w	r3, r3, #4
 8004b6e:	6713      	str	r3, [r2, #112]	; 0x70
 8004b70:	4b5e      	ldr	r3, [pc, #376]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b74:	4a5d      	ldr	r2, [pc, #372]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b76:	f043 0301 	orr.w	r3, r3, #1
 8004b7a:	6713      	str	r3, [r2, #112]	; 0x70
 8004b7c:	e00b      	b.n	8004b96 <HAL_RCC_OscConfig+0x376>
 8004b7e:	4b5b      	ldr	r3, [pc, #364]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b82:	4a5a      	ldr	r2, [pc, #360]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b84:	f023 0301 	bic.w	r3, r3, #1
 8004b88:	6713      	str	r3, [r2, #112]	; 0x70
 8004b8a:	4b58      	ldr	r3, [pc, #352]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b8e:	4a57      	ldr	r2, [pc, #348]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004b90:	f023 0304 	bic.w	r3, r3, #4
 8004b94:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	689b      	ldr	r3, [r3, #8]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d015      	beq.n	8004bca <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004b9e:	f7fe f8c7 	bl	8002d30 <HAL_GetTick>
 8004ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ba4:	e00a      	b.n	8004bbc <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ba6:	f7fe f8c3 	bl	8002d30 <HAL_GetTick>
 8004baa:	4602      	mov	r2, r0
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	1ad3      	subs	r3, r2, r3
 8004bb0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d901      	bls.n	8004bbc <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8004bb8:	2303      	movs	r3, #3
 8004bba:	e0ce      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bbc:	4b4b      	ldr	r3, [pc, #300]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004bbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bc0:	f003 0302 	and.w	r3, r3, #2
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d0ee      	beq.n	8004ba6 <HAL_RCC_OscConfig+0x386>
 8004bc8:	e014      	b.n	8004bf4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bca:	f7fe f8b1 	bl	8002d30 <HAL_GetTick>
 8004bce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004bd0:	e00a      	b.n	8004be8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bd2:	f7fe f8ad 	bl	8002d30 <HAL_GetTick>
 8004bd6:	4602      	mov	r2, r0
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	1ad3      	subs	r3, r2, r3
 8004bdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8004be0:	4293      	cmp	r3, r2
 8004be2:	d901      	bls.n	8004be8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e0b8      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004be8:	4b40      	ldr	r3, [pc, #256]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004bea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d1ee      	bne.n	8004bd2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004bf4:	7dfb      	ldrb	r3, [r7, #23]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d105      	bne.n	8004c06 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004bfa:	4b3c      	ldr	r3, [pc, #240]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004bfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bfe:	4a3b      	ldr	r2, [pc, #236]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004c00:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c04:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f000 80a4 	beq.w	8004d58 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c10:	4b36      	ldr	r3, [pc, #216]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004c12:	689b      	ldr	r3, [r3, #8]
 8004c14:	f003 030c 	and.w	r3, r3, #12
 8004c18:	2b08      	cmp	r3, #8
 8004c1a:	d06b      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	699b      	ldr	r3, [r3, #24]
 8004c20:	2b02      	cmp	r3, #2
 8004c22:	d149      	bne.n	8004cb8 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c24:	4b31      	ldr	r3, [pc, #196]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a30      	ldr	r2, [pc, #192]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004c2a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004c2e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c30:	f7fe f87e 	bl	8002d30 <HAL_GetTick>
 8004c34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c36:	e008      	b.n	8004c4a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c38:	f7fe f87a 	bl	8002d30 <HAL_GetTick>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	2b02      	cmp	r3, #2
 8004c44:	d901      	bls.n	8004c4a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8004c46:	2303      	movs	r3, #3
 8004c48:	e087      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004c4a:	4b28      	ldr	r3, [pc, #160]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d1f0      	bne.n	8004c38 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	69da      	ldr	r2, [r3, #28]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6a1b      	ldr	r3, [r3, #32]
 8004c5e:	431a      	orrs	r2, r3
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c64:	019b      	lsls	r3, r3, #6
 8004c66:	431a      	orrs	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c6c:	085b      	lsrs	r3, r3, #1
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	041b      	lsls	r3, r3, #16
 8004c72:	431a      	orrs	r2, r3
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c78:	061b      	lsls	r3, r3, #24
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	4a1b      	ldr	r2, [pc, #108]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004c7e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004c82:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c84:	4b19      	ldr	r3, [pc, #100]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	4a18      	ldr	r2, [pc, #96]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004c8a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004c8e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c90:	f7fe f84e 	bl	8002d30 <HAL_GetTick>
 8004c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004c96:	e008      	b.n	8004caa <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c98:	f7fe f84a 	bl	8002d30 <HAL_GetTick>
 8004c9c:	4602      	mov	r2, r0
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	1ad3      	subs	r3, r2, r3
 8004ca2:	2b02      	cmp	r3, #2
 8004ca4:	d901      	bls.n	8004caa <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	e057      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004caa:	4b10      	ldr	r3, [pc, #64]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0f0      	beq.n	8004c98 <HAL_RCC_OscConfig+0x478>
 8004cb6:	e04f      	b.n	8004d58 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cb8:	4b0c      	ldr	r3, [pc, #48]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a0b      	ldr	r2, [pc, #44]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004cbe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004cc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cc4:	f7fe f834 	bl	8002d30 <HAL_GetTick>
 8004cc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cca:	e008      	b.n	8004cde <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ccc:	f7fe f830 	bl	8002d30 <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	2b02      	cmp	r3, #2
 8004cd8:	d901      	bls.n	8004cde <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 8004cda:	2303      	movs	r3, #3
 8004cdc:	e03d      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004cde:	4b03      	ldr	r3, [pc, #12]	; (8004cec <HAL_RCC_OscConfig+0x4cc>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d1f0      	bne.n	8004ccc <HAL_RCC_OscConfig+0x4ac>
 8004cea:	e035      	b.n	8004d58 <HAL_RCC_OscConfig+0x538>
 8004cec:	40023800 	.word	0x40023800
 8004cf0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8004cf4:	4b1b      	ldr	r3, [pc, #108]	; (8004d64 <HAL_RCC_OscConfig+0x544>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	699b      	ldr	r3, [r3, #24]
 8004cfe:	2b01      	cmp	r3, #1
 8004d00:	d028      	beq.n	8004d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004d0c:	429a      	cmp	r2, r3
 8004d0e:	d121      	bne.n	8004d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d11a      	bne.n	8004d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d1e:	68fa      	ldr	r2, [r7, #12]
 8004d20:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004d24:	4013      	ands	r3, r2
 8004d26:	687a      	ldr	r2, [r7, #4]
 8004d28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004d2a:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d111      	bne.n	8004d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004d3a:	085b      	lsrs	r3, r3, #1
 8004d3c:	3b01      	subs	r3, #1
 8004d3e:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d107      	bne.n	8004d54 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d4e:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8004d50:	429a      	cmp	r2, r3
 8004d52:	d001      	beq.n	8004d58 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e000      	b.n	8004d5a <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8004d58:	2300      	movs	r3, #0
}
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	3718      	adds	r7, #24
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	bd80      	pop	{r7, pc}
 8004d62:	bf00      	nop
 8004d64:	40023800 	.word	0x40023800

08004d68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d68:	b580      	push	{r7, lr}
 8004d6a:	b084      	sub	sp, #16
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
 8004d70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004d72:	2300      	movs	r3, #0
 8004d74:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d101      	bne.n	8004d80 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e0d0      	b.n	8004f22 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d80:	4b6a      	ldr	r3, [pc, #424]	; (8004f2c <HAL_RCC_ClockConfig+0x1c4>)
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 030f 	and.w	r3, r3, #15
 8004d88:	683a      	ldr	r2, [r7, #0]
 8004d8a:	429a      	cmp	r2, r3
 8004d8c:	d910      	bls.n	8004db0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d8e:	4b67      	ldr	r3, [pc, #412]	; (8004f2c <HAL_RCC_ClockConfig+0x1c4>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	f023 020f 	bic.w	r2, r3, #15
 8004d96:	4965      	ldr	r1, [pc, #404]	; (8004f2c <HAL_RCC_ClockConfig+0x1c4>)
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d9e:	4b63      	ldr	r3, [pc, #396]	; (8004f2c <HAL_RCC_ClockConfig+0x1c4>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f003 030f 	and.w	r3, r3, #15
 8004da6:	683a      	ldr	r2, [r7, #0]
 8004da8:	429a      	cmp	r2, r3
 8004daa:	d001      	beq.n	8004db0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004dac:	2301      	movs	r3, #1
 8004dae:	e0b8      	b.n	8004f22 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f003 0302 	and.w	r3, r3, #2
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d020      	beq.n	8004dfe <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	f003 0304 	and.w	r3, r3, #4
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d005      	beq.n	8004dd4 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004dc8:	4b59      	ldr	r3, [pc, #356]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004dca:	689b      	ldr	r3, [r3, #8]
 8004dcc:	4a58      	ldr	r2, [pc, #352]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004dce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004dd2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f003 0308 	and.w	r3, r3, #8
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d005      	beq.n	8004dec <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004de0:	4b53      	ldr	r3, [pc, #332]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	4a52      	ldr	r2, [pc, #328]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004de6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004dea:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dec:	4b50      	ldr	r3, [pc, #320]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	689b      	ldr	r3, [r3, #8]
 8004df8:	494d      	ldr	r1, [pc, #308]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004dfa:	4313      	orrs	r3, r2
 8004dfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f003 0301 	and.w	r3, r3, #1
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d040      	beq.n	8004e8c <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d107      	bne.n	8004e22 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e12:	4b47      	ldr	r3, [pc, #284]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d115      	bne.n	8004e4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e07f      	b.n	8004f22 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d107      	bne.n	8004e3a <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e2a:	4b41      	ldr	r3, [pc, #260]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d109      	bne.n	8004e4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e073      	b.n	8004f22 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e3a:	4b3d      	ldr	r3, [pc, #244]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d101      	bne.n	8004e4a <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e06b      	b.n	8004f22 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e4a:	4b39      	ldr	r3, [pc, #228]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004e4c:	689b      	ldr	r3, [r3, #8]
 8004e4e:	f023 0203 	bic.w	r2, r3, #3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	4936      	ldr	r1, [pc, #216]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004e5c:	f7fd ff68 	bl	8002d30 <HAL_GetTick>
 8004e60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e62:	e00a      	b.n	8004e7a <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e64:	f7fd ff64 	bl	8002d30 <HAL_GetTick>
 8004e68:	4602      	mov	r2, r0
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	1ad3      	subs	r3, r2, r3
 8004e6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d901      	bls.n	8004e7a <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8004e76:	2303      	movs	r3, #3
 8004e78:	e053      	b.n	8004f22 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e7a:	4b2d      	ldr	r3, [pc, #180]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004e7c:	689b      	ldr	r3, [r3, #8]
 8004e7e:	f003 020c 	and.w	r2, r3, #12
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	685b      	ldr	r3, [r3, #4]
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	d1eb      	bne.n	8004e64 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e8c:	4b27      	ldr	r3, [pc, #156]	; (8004f2c <HAL_RCC_ClockConfig+0x1c4>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f003 030f 	and.w	r3, r3, #15
 8004e94:	683a      	ldr	r2, [r7, #0]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d210      	bcs.n	8004ebc <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e9a:	4b24      	ldr	r3, [pc, #144]	; (8004f2c <HAL_RCC_ClockConfig+0x1c4>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f023 020f 	bic.w	r2, r3, #15
 8004ea2:	4922      	ldr	r1, [pc, #136]	; (8004f2c <HAL_RCC_ClockConfig+0x1c4>)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004eaa:	4b20      	ldr	r3, [pc, #128]	; (8004f2c <HAL_RCC_ClockConfig+0x1c4>)
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f003 030f 	and.w	r3, r3, #15
 8004eb2:	683a      	ldr	r2, [r7, #0]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d001      	beq.n	8004ebc <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e032      	b.n	8004f22 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f003 0304 	and.w	r3, r3, #4
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d008      	beq.n	8004eda <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ec8:	4b19      	ldr	r3, [pc, #100]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004eca:	689b      	ldr	r3, [r3, #8]
 8004ecc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	4916      	ldr	r1, [pc, #88]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0308 	and.w	r3, r3, #8
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d009      	beq.n	8004efa <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ee6:	4b12      	ldr	r3, [pc, #72]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	00db      	lsls	r3, r3, #3
 8004ef4:	490e      	ldr	r1, [pc, #56]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004efa:	f000 f821 	bl	8004f40 <HAL_RCC_GetSysClockFreq>
 8004efe:	4601      	mov	r1, r0
 8004f00:	4b0b      	ldr	r3, [pc, #44]	; (8004f30 <HAL_RCC_ClockConfig+0x1c8>)
 8004f02:	689b      	ldr	r3, [r3, #8]
 8004f04:	091b      	lsrs	r3, r3, #4
 8004f06:	f003 030f 	and.w	r3, r3, #15
 8004f0a:	4a0a      	ldr	r2, [pc, #40]	; (8004f34 <HAL_RCC_ClockConfig+0x1cc>)
 8004f0c:	5cd3      	ldrb	r3, [r2, r3]
 8004f0e:	fa21 f303 	lsr.w	r3, r1, r3
 8004f12:	4a09      	ldr	r2, [pc, #36]	; (8004f38 <HAL_RCC_ClockConfig+0x1d0>)
 8004f14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004f16:	4b09      	ldr	r3, [pc, #36]	; (8004f3c <HAL_RCC_ClockConfig+0x1d4>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f7fd fec4 	bl	8002ca8 <HAL_InitTick>

  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3710      	adds	r7, #16
 8004f26:	46bd      	mov	sp, r7
 8004f28:	bd80      	pop	{r7, pc}
 8004f2a:	bf00      	nop
 8004f2c:	40023c00 	.word	0x40023c00
 8004f30:	40023800 	.word	0x40023800
 8004f34:	080094c4 	.word	0x080094c4
 8004f38:	20000020 	.word	0x20000020
 8004f3c:	20000024 	.word	0x20000024

08004f40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f42:	b085      	sub	sp, #20
 8004f44:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8004f46:	2300      	movs	r3, #0
 8004f48:	607b      	str	r3, [r7, #4]
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	60fb      	str	r3, [r7, #12]
 8004f4e:	2300      	movs	r3, #0
 8004f50:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8004f52:	2300      	movs	r3, #0
 8004f54:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004f56:	4b63      	ldr	r3, [pc, #396]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	f003 030c 	and.w	r3, r3, #12
 8004f5e:	2b04      	cmp	r3, #4
 8004f60:	d007      	beq.n	8004f72 <HAL_RCC_GetSysClockFreq+0x32>
 8004f62:	2b08      	cmp	r3, #8
 8004f64:	d008      	beq.n	8004f78 <HAL_RCC_GetSysClockFreq+0x38>
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	f040 80b4 	bne.w	80050d4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004f6c:	4b5e      	ldr	r3, [pc, #376]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004f6e:	60bb      	str	r3, [r7, #8]
      break;
 8004f70:	e0b3      	b.n	80050da <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004f72:	4b5e      	ldr	r3, [pc, #376]	; (80050ec <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004f74:	60bb      	str	r3, [r7, #8]
      break;
 8004f76:	e0b0      	b.n	80050da <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f78:	4b5a      	ldr	r3, [pc, #360]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004f7a:	685b      	ldr	r3, [r3, #4]
 8004f7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f80:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8004f82:	4b58      	ldr	r3, [pc, #352]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d04a      	beq.n	8005024 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f8e:	4b55      	ldr	r3, [pc, #340]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	099b      	lsrs	r3, r3, #6
 8004f94:	f04f 0400 	mov.w	r4, #0
 8004f98:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004f9c:	f04f 0200 	mov.w	r2, #0
 8004fa0:	ea03 0501 	and.w	r5, r3, r1
 8004fa4:	ea04 0602 	and.w	r6, r4, r2
 8004fa8:	4629      	mov	r1, r5
 8004faa:	4632      	mov	r2, r6
 8004fac:	f04f 0300 	mov.w	r3, #0
 8004fb0:	f04f 0400 	mov.w	r4, #0
 8004fb4:	0154      	lsls	r4, r2, #5
 8004fb6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004fba:	014b      	lsls	r3, r1, #5
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	4622      	mov	r2, r4
 8004fc0:	1b49      	subs	r1, r1, r5
 8004fc2:	eb62 0206 	sbc.w	r2, r2, r6
 8004fc6:	f04f 0300 	mov.w	r3, #0
 8004fca:	f04f 0400 	mov.w	r4, #0
 8004fce:	0194      	lsls	r4, r2, #6
 8004fd0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004fd4:	018b      	lsls	r3, r1, #6
 8004fd6:	1a5b      	subs	r3, r3, r1
 8004fd8:	eb64 0402 	sbc.w	r4, r4, r2
 8004fdc:	f04f 0100 	mov.w	r1, #0
 8004fe0:	f04f 0200 	mov.w	r2, #0
 8004fe4:	00e2      	lsls	r2, r4, #3
 8004fe6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004fea:	00d9      	lsls	r1, r3, #3
 8004fec:	460b      	mov	r3, r1
 8004fee:	4614      	mov	r4, r2
 8004ff0:	195b      	adds	r3, r3, r5
 8004ff2:	eb44 0406 	adc.w	r4, r4, r6
 8004ff6:	f04f 0100 	mov.w	r1, #0
 8004ffa:	f04f 0200 	mov.w	r2, #0
 8004ffe:	0262      	lsls	r2, r4, #9
 8005000:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8005004:	0259      	lsls	r1, r3, #9
 8005006:	460b      	mov	r3, r1
 8005008:	4614      	mov	r4, r2
 800500a:	4618      	mov	r0, r3
 800500c:	4621      	mov	r1, r4
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f04f 0400 	mov.w	r4, #0
 8005014:	461a      	mov	r2, r3
 8005016:	4623      	mov	r3, r4
 8005018:	f7fb f94a 	bl	80002b0 <__aeabi_uldivmod>
 800501c:	4603      	mov	r3, r0
 800501e:	460c      	mov	r4, r1
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	e049      	b.n	80050b8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005024:	4b2f      	ldr	r3, [pc, #188]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	099b      	lsrs	r3, r3, #6
 800502a:	f04f 0400 	mov.w	r4, #0
 800502e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005032:	f04f 0200 	mov.w	r2, #0
 8005036:	ea03 0501 	and.w	r5, r3, r1
 800503a:	ea04 0602 	and.w	r6, r4, r2
 800503e:	4629      	mov	r1, r5
 8005040:	4632      	mov	r2, r6
 8005042:	f04f 0300 	mov.w	r3, #0
 8005046:	f04f 0400 	mov.w	r4, #0
 800504a:	0154      	lsls	r4, r2, #5
 800504c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005050:	014b      	lsls	r3, r1, #5
 8005052:	4619      	mov	r1, r3
 8005054:	4622      	mov	r2, r4
 8005056:	1b49      	subs	r1, r1, r5
 8005058:	eb62 0206 	sbc.w	r2, r2, r6
 800505c:	f04f 0300 	mov.w	r3, #0
 8005060:	f04f 0400 	mov.w	r4, #0
 8005064:	0194      	lsls	r4, r2, #6
 8005066:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800506a:	018b      	lsls	r3, r1, #6
 800506c:	1a5b      	subs	r3, r3, r1
 800506e:	eb64 0402 	sbc.w	r4, r4, r2
 8005072:	f04f 0100 	mov.w	r1, #0
 8005076:	f04f 0200 	mov.w	r2, #0
 800507a:	00e2      	lsls	r2, r4, #3
 800507c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005080:	00d9      	lsls	r1, r3, #3
 8005082:	460b      	mov	r3, r1
 8005084:	4614      	mov	r4, r2
 8005086:	195b      	adds	r3, r3, r5
 8005088:	eb44 0406 	adc.w	r4, r4, r6
 800508c:	f04f 0100 	mov.w	r1, #0
 8005090:	f04f 0200 	mov.w	r2, #0
 8005094:	02a2      	lsls	r2, r4, #10
 8005096:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800509a:	0299      	lsls	r1, r3, #10
 800509c:	460b      	mov	r3, r1
 800509e:	4614      	mov	r4, r2
 80050a0:	4618      	mov	r0, r3
 80050a2:	4621      	mov	r1, r4
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f04f 0400 	mov.w	r4, #0
 80050aa:	461a      	mov	r2, r3
 80050ac:	4623      	mov	r3, r4
 80050ae:	f7fb f8ff 	bl	80002b0 <__aeabi_uldivmod>
 80050b2:	4603      	mov	r3, r0
 80050b4:	460c      	mov	r4, r1
 80050b6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80050b8:	4b0a      	ldr	r3, [pc, #40]	; (80050e4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	0c1b      	lsrs	r3, r3, #16
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	3301      	adds	r3, #1
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 80050c8:	68fa      	ldr	r2, [r7, #12]
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80050d0:	60bb      	str	r3, [r7, #8]
      break;
 80050d2:	e002      	b.n	80050da <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80050d4:	4b04      	ldr	r3, [pc, #16]	; (80050e8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80050d6:	60bb      	str	r3, [r7, #8]
      break;
 80050d8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80050da:	68bb      	ldr	r3, [r7, #8]
}
 80050dc:	4618      	mov	r0, r3
 80050de:	3714      	adds	r7, #20
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050e4:	40023800 	.word	0x40023800
 80050e8:	00f42400 	.word	0x00f42400
 80050ec:	007a1200 	.word	0x007a1200

080050f0 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80050f0:	b480      	push	{r7}
 80050f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80050f4:	4b03      	ldr	r3, [pc, #12]	; (8005104 <HAL_RCC_GetHCLKFreq+0x14>)
 80050f6:	681b      	ldr	r3, [r3, #0]
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	46bd      	mov	sp, r7
 80050fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005100:	4770      	bx	lr
 8005102:	bf00      	nop
 8005104:	20000020 	.word	0x20000020

08005108 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005108:	b580      	push	{r7, lr}
 800510a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800510c:	f7ff fff0 	bl	80050f0 <HAL_RCC_GetHCLKFreq>
 8005110:	4601      	mov	r1, r0
 8005112:	4b05      	ldr	r3, [pc, #20]	; (8005128 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	0a9b      	lsrs	r3, r3, #10
 8005118:	f003 0307 	and.w	r3, r3, #7
 800511c:	4a03      	ldr	r2, [pc, #12]	; (800512c <HAL_RCC_GetPCLK1Freq+0x24>)
 800511e:	5cd3      	ldrb	r3, [r2, r3]
 8005120:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005124:	4618      	mov	r0, r3
 8005126:	bd80      	pop	{r7, pc}
 8005128:	40023800 	.word	0x40023800
 800512c:	080094d4 	.word	0x080094d4

08005130 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005134:	f7ff ffdc 	bl	80050f0 <HAL_RCC_GetHCLKFreq>
 8005138:	4601      	mov	r1, r0
 800513a:	4b05      	ldr	r3, [pc, #20]	; (8005150 <HAL_RCC_GetPCLK2Freq+0x20>)
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	0b5b      	lsrs	r3, r3, #13
 8005140:	f003 0307 	and.w	r3, r3, #7
 8005144:	4a03      	ldr	r2, [pc, #12]	; (8005154 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005146:	5cd3      	ldrb	r3, [r2, r3]
 8005148:	fa21 f303 	lsr.w	r3, r1, r3
}
 800514c:	4618      	mov	r0, r3
 800514e:	bd80      	pop	{r7, pc}
 8005150:	40023800 	.word	0x40023800
 8005154:	080094d4 	.word	0x080094d4

08005158 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005158:	b580      	push	{r7, lr}
 800515a:	b088      	sub	sp, #32
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005160:	2300      	movs	r3, #0
 8005162:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005164:	2300      	movs	r3, #0
 8005166:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005168:	2300      	movs	r3, #0
 800516a:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800516c:	2300      	movs	r3, #0
 800516e:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005170:	2300      	movs	r3, #0
 8005172:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f003 0301 	and.w	r3, r3, #1
 800517c:	2b00      	cmp	r3, #0
 800517e:	d012      	beq.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005180:	4b69      	ldr	r3, [pc, #420]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005182:	689b      	ldr	r3, [r3, #8]
 8005184:	4a68      	ldr	r2, [pc, #416]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005186:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800518a:	6093      	str	r3, [r2, #8]
 800518c:	4b66      	ldr	r3, [pc, #408]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800518e:	689a      	ldr	r2, [r3, #8]
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005194:	4964      	ldr	r1, [pc, #400]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005196:	4313      	orrs	r3, r2
 8005198:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d101      	bne.n	80051a6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80051a2:	2301      	movs	r3, #1
 80051a4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d017      	beq.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80051b2:	4b5d      	ldr	r3, [pc, #372]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051b8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051c0:	4959      	ldr	r1, [pc, #356]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051c2:	4313      	orrs	r3, r2
 80051c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051cc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80051d0:	d101      	bne.n	80051d6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80051d2:	2301      	movs	r3, #1
 80051d4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80051de:	2301      	movs	r3, #1
 80051e0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d017      	beq.n	800521e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80051ee:	4b4e      	ldr	r3, [pc, #312]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051f0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80051f4:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fc:	494a      	ldr	r1, [pc, #296]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80051fe:	4313      	orrs	r3, r2
 8005200:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005208:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800520c:	d101      	bne.n	8005212 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800520e:	2301      	movs	r3, #1
 8005210:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800521a:	2301      	movs	r3, #1
 800521c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d001      	beq.n	800522e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800522a:	2301      	movs	r3, #1
 800522c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f003 0320 	and.w	r3, r3, #32
 8005236:	2b00      	cmp	r3, #0
 8005238:	f000 808b 	beq.w	8005352 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800523c:	4b3a      	ldr	r3, [pc, #232]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	4a39      	ldr	r2, [pc, #228]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005242:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005246:	6413      	str	r3, [r2, #64]	; 0x40
 8005248:	4b37      	ldr	r3, [pc, #220]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800524a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005250:	60bb      	str	r3, [r7, #8]
 8005252:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005254:	4b35      	ldr	r3, [pc, #212]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a34      	ldr	r2, [pc, #208]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800525a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800525e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005260:	f7fd fd66 	bl	8002d30 <HAL_GetTick>
 8005264:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005266:	e008      	b.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005268:	f7fd fd62 	bl	8002d30 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b64      	cmp	r3, #100	; 0x64
 8005274:	d901      	bls.n	800527a <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e355      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800527a:	4b2c      	ldr	r3, [pc, #176]	; (800532c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0f0      	beq.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005286:	4b28      	ldr	r3, [pc, #160]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005288:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800528a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800528e:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d035      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800529a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800529e:	693a      	ldr	r2, [r7, #16]
 80052a0:	429a      	cmp	r2, r3
 80052a2:	d02e      	beq.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80052a4:	4b20      	ldr	r3, [pc, #128]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052a8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052ac:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80052ae:	4b1e      	ldr	r3, [pc, #120]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052b2:	4a1d      	ldr	r2, [pc, #116]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80052b8:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80052ba:	4b1b      	ldr	r3, [pc, #108]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052be:	4a1a      	ldr	r2, [pc, #104]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80052c4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80052c6:	4a18      	ldr	r2, [pc, #96]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052c8:	693b      	ldr	r3, [r7, #16]
 80052ca:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80052cc:	4b16      	ldr	r3, [pc, #88]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b01      	cmp	r3, #1
 80052d6:	d114      	bne.n	8005302 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d8:	f7fd fd2a 	bl	8002d30 <HAL_GetTick>
 80052dc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052de:	e00a      	b.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80052e0:	f7fd fd26 	bl	8002d30 <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d901      	bls.n	80052f6 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 80052f2:	2303      	movs	r3, #3
 80052f4:	e317      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052f6:	4b0c      	ldr	r3, [pc, #48]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80052f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80052fa:	f003 0302 	and.w	r3, r3, #2
 80052fe:	2b00      	cmp	r3, #0
 8005300:	d0ee      	beq.n	80052e0 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005306:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800530a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800530e:	d111      	bne.n	8005334 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005310:	4b05      	ldr	r3, [pc, #20]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800531c:	4b04      	ldr	r3, [pc, #16]	; (8005330 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800531e:	400b      	ands	r3, r1
 8005320:	4901      	ldr	r1, [pc, #4]	; (8005328 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005322:	4313      	orrs	r3, r2
 8005324:	608b      	str	r3, [r1, #8]
 8005326:	e00b      	b.n	8005340 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8005328:	40023800 	.word	0x40023800
 800532c:	40007000 	.word	0x40007000
 8005330:	0ffffcff 	.word	0x0ffffcff
 8005334:	4bb0      	ldr	r3, [pc, #704]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	4aaf      	ldr	r2, [pc, #700]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800533a:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800533e:	6093      	str	r3, [r2, #8]
 8005340:	4bad      	ldr	r3, [pc, #692]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005342:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005348:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800534c:	49aa      	ldr	r1, [pc, #680]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800534e:	4313      	orrs	r3, r2
 8005350:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	2b00      	cmp	r3, #0
 800535c:	d010      	beq.n	8005380 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800535e:	4ba6      	ldr	r3, [pc, #664]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005360:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005364:	4aa4      	ldr	r2, [pc, #656]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005366:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800536a:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800536e:	4ba2      	ldr	r3, [pc, #648]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005370:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005378:	499f      	ldr	r1, [pc, #636]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800537a:	4313      	orrs	r3, r2
 800537c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00a      	beq.n	80053a2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800538c:	4b9a      	ldr	r3, [pc, #616]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800538e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005392:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800539a:	4997      	ldr	r1, [pc, #604]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800539c:	4313      	orrs	r3, r2
 800539e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d00a      	beq.n	80053c4 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80053ae:	4b92      	ldr	r3, [pc, #584]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80053b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b4:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80053bc:	498e      	ldr	r1, [pc, #568]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80053be:	4313      	orrs	r3, r2
 80053c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d00a      	beq.n	80053e6 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80053d0:	4b89      	ldr	r3, [pc, #548]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80053d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053d6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80053de:	4986      	ldr	r1, [pc, #536]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00a      	beq.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80053f2:	4b81      	ldr	r3, [pc, #516]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80053f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005400:	497d      	ldr	r1, [pc, #500]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005402:	4313      	orrs	r3, r2
 8005404:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005410:	2b00      	cmp	r3, #0
 8005412:	d00a      	beq.n	800542a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005414:	4b78      	ldr	r3, [pc, #480]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005416:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800541a:	f023 0203 	bic.w	r2, r3, #3
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005422:	4975      	ldr	r1, [pc, #468]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005424:	4313      	orrs	r3, r2
 8005426:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005432:	2b00      	cmp	r3, #0
 8005434:	d00a      	beq.n	800544c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005436:	4b70      	ldr	r3, [pc, #448]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800543c:	f023 020c 	bic.w	r2, r3, #12
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005444:	496c      	ldr	r1, [pc, #432]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005446:	4313      	orrs	r3, r2
 8005448:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005454:	2b00      	cmp	r3, #0
 8005456:	d00a      	beq.n	800546e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005458:	4b67      	ldr	r3, [pc, #412]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800545a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800545e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005466:	4964      	ldr	r1, [pc, #400]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005468:	4313      	orrs	r3, r2
 800546a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00a      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800547a:	4b5f      	ldr	r3, [pc, #380]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800547c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005480:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005488:	495b      	ldr	r1, [pc, #364]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800548a:	4313      	orrs	r3, r2
 800548c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005498:	2b00      	cmp	r3, #0
 800549a:	d00a      	beq.n	80054b2 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800549c:	4b56      	ldr	r3, [pc, #344]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800549e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054a2:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054aa:	4953      	ldr	r1, [pc, #332]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80054ac:	4313      	orrs	r3, r2
 80054ae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d00a      	beq.n	80054d4 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80054be:	4b4e      	ldr	r3, [pc, #312]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80054c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054c4:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054cc:	494a      	ldr	r1, [pc, #296]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d00a      	beq.n	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80054e0:	4b45      	ldr	r3, [pc, #276]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80054e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054e6:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80054ee:	4942      	ldr	r1, [pc, #264]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80054f0:	4313      	orrs	r3, r2
 80054f2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d00a      	beq.n	8005518 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8005502:	4b3d      	ldr	r3, [pc, #244]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005504:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005508:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005510:	4939      	ldr	r1, [pc, #228]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005512:	4313      	orrs	r3, r2
 8005514:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00a      	beq.n	800553a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005524:	4b34      	ldr	r3, [pc, #208]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005526:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800552a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005532:	4931      	ldr	r1, [pc, #196]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005534:	4313      	orrs	r3, r2
 8005536:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005542:	2b00      	cmp	r3, #0
 8005544:	d011      	beq.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8005546:	4b2c      	ldr	r3, [pc, #176]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800554c:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005554:	4928      	ldr	r1, [pc, #160]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005556:	4313      	orrs	r3, r2
 8005558:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005560:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005564:	d101      	bne.n	800556a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8005566:	2301      	movs	r3, #1
 8005568:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f003 0308 	and.w	r3, r3, #8
 8005572:	2b00      	cmp	r3, #0
 8005574:	d001      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8005576:	2301      	movs	r3, #1
 8005578:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005582:	2b00      	cmp	r3, #0
 8005584:	d00a      	beq.n	800559c <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005586:	4b1c      	ldr	r3, [pc, #112]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005588:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800558c:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005594:	4918      	ldr	r1, [pc, #96]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8005596:	4313      	orrs	r3, r2
 8005598:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00b      	beq.n	80055c0 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80055a8:	4b13      	ldr	r3, [pc, #76]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055ae:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80055b8:	490f      	ldr	r1, [pc, #60]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80055c0:	69fb      	ldr	r3, [r7, #28]
 80055c2:	2b01      	cmp	r3, #1
 80055c4:	d005      	beq.n	80055d2 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80055ce:	f040 80d8 	bne.w	8005782 <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80055d2:	4b09      	ldr	r3, [pc, #36]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a08      	ldr	r2, [pc, #32]	; (80055f8 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80055d8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80055dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80055de:	f7fd fba7 	bl	8002d30 <HAL_GetTick>
 80055e2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80055e4:	e00a      	b.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80055e6:	f7fd fba3 	bl	8002d30 <HAL_GetTick>
 80055ea:	4602      	mov	r2, r0
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	2b64      	cmp	r3, #100	; 0x64
 80055f2:	d903      	bls.n	80055fc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80055f4:	2303      	movs	r3, #3
 80055f6:	e196      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80055f8:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80055fc:	4b6c      	ldr	r3, [pc, #432]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005604:	2b00      	cmp	r3, #0
 8005606:	d1ee      	bne.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f003 0301 	and.w	r3, r3, #1
 8005610:	2b00      	cmp	r3, #0
 8005612:	d021      	beq.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x500>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005618:	2b00      	cmp	r3, #0
 800561a:	d11d      	bne.n	8005658 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800561c:	4b64      	ldr	r3, [pc, #400]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800561e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005622:	0c1b      	lsrs	r3, r3, #16
 8005624:	f003 0303 	and.w	r3, r3, #3
 8005628:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800562a:	4b61      	ldr	r3, [pc, #388]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800562c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005630:	0e1b      	lsrs	r3, r3, #24
 8005632:	f003 030f 	and.w	r3, r3, #15
 8005636:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	019a      	lsls	r2, r3, #6
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	041b      	lsls	r3, r3, #16
 8005642:	431a      	orrs	r2, r3
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	061b      	lsls	r3, r3, #24
 8005648:	431a      	orrs	r2, r3
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	071b      	lsls	r3, r3, #28
 8005650:	4957      	ldr	r1, [pc, #348]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005652:	4313      	orrs	r3, r2
 8005654:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005660:	2b00      	cmp	r3, #0
 8005662:	d004      	beq.n	800566e <HAL_RCCEx_PeriphCLKConfig+0x516>
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005668:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800566c:	d00a      	beq.n	8005684 <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8005676:	2b00      	cmp	r3, #0
 8005678:	d02e      	beq.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005682:	d129      	bne.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8005684:	4b4a      	ldr	r3, [pc, #296]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005686:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800568a:	0c1b      	lsrs	r3, r3, #16
 800568c:	f003 0303 	and.w	r3, r3, #3
 8005690:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005692:	4b47      	ldr	r3, [pc, #284]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005694:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005698:	0f1b      	lsrs	r3, r3, #28
 800569a:	f003 0307 	and.w	r3, r3, #7
 800569e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	685b      	ldr	r3, [r3, #4]
 80056a4:	019a      	lsls	r2, r3, #6
 80056a6:	693b      	ldr	r3, [r7, #16]
 80056a8:	041b      	lsls	r3, r3, #16
 80056aa:	431a      	orrs	r2, r3
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	061b      	lsls	r3, r3, #24
 80056b2:	431a      	orrs	r2, r3
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	071b      	lsls	r3, r3, #28
 80056b8:	493d      	ldr	r1, [pc, #244]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80056ba:	4313      	orrs	r3, r2
 80056bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80056c0:	4b3b      	ldr	r3, [pc, #236]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80056c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80056c6:	f023 021f 	bic.w	r2, r3, #31
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056ce:	3b01      	subs	r3, #1
 80056d0:	4937      	ldr	r1, [pc, #220]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80056d2:	4313      	orrs	r3, r2
 80056d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d01d      	beq.n	8005720 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80056e4:	4b32      	ldr	r3, [pc, #200]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80056e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056ea:	0e1b      	lsrs	r3, r3, #24
 80056ec:	f003 030f 	and.w	r3, r3, #15
 80056f0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80056f2:	4b2f      	ldr	r3, [pc, #188]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80056f4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80056f8:	0f1b      	lsrs	r3, r3, #28
 80056fa:	f003 0307 	and.w	r3, r3, #7
 80056fe:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	685b      	ldr	r3, [r3, #4]
 8005704:	019a      	lsls	r2, r3, #6
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	041b      	lsls	r3, r3, #16
 800570c:	431a      	orrs	r2, r3
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	061b      	lsls	r3, r3, #24
 8005712:	431a      	orrs	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	071b      	lsls	r3, r3, #28
 8005718:	4925      	ldr	r1, [pc, #148]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800571a:	4313      	orrs	r3, r2
 800571c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d011      	beq.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	019a      	lsls	r2, r3, #6
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	691b      	ldr	r3, [r3, #16]
 8005736:	041b      	lsls	r3, r3, #16
 8005738:	431a      	orrs	r2, r3
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	68db      	ldr	r3, [r3, #12]
 800573e:	061b      	lsls	r3, r3, #24
 8005740:	431a      	orrs	r2, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	071b      	lsls	r3, r3, #28
 8005748:	4919      	ldr	r1, [pc, #100]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800574a:	4313      	orrs	r3, r2
 800574c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005750:	4b17      	ldr	r3, [pc, #92]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a16      	ldr	r2, [pc, #88]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005756:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800575a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800575c:	f7fd fae8 	bl	8002d30 <HAL_GetTick>
 8005760:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005762:	e008      	b.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005764:	f7fd fae4 	bl	8002d30 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	2b64      	cmp	r3, #100	; 0x64
 8005770:	d901      	bls.n	8005776 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005772:	2303      	movs	r3, #3
 8005774:	e0d7      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005776:	4b0e      	ldr	r3, [pc, #56]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800577e:	2b00      	cmp	r3, #0
 8005780:	d0f0      	beq.n	8005764 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8005782:	69bb      	ldr	r3, [r7, #24]
 8005784:	2b01      	cmp	r3, #1
 8005786:	f040 80cd 	bne.w	8005924 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800578a:	4b09      	ldr	r3, [pc, #36]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a08      	ldr	r2, [pc, #32]	; (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8005790:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005794:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005796:	f7fd facb 	bl	8002d30 <HAL_GetTick>
 800579a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800579c:	e00a      	b.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800579e:	f7fd fac7 	bl	8002d30 <HAL_GetTick>
 80057a2:	4602      	mov	r2, r0
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	1ad3      	subs	r3, r2, r3
 80057a8:	2b64      	cmp	r3, #100	; 0x64
 80057aa:	d903      	bls.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e0ba      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80057b0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80057b4:	4b5e      	ldr	r3, [pc, #376]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80057bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80057c0:	d0ed      	beq.n	800579e <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <HAL_RCCEx_PeriphCLKConfig+0x67e>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d009      	beq.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d02e      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d12a      	bne.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80057ea:	4b51      	ldr	r3, [pc, #324]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80057ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057f0:	0c1b      	lsrs	r3, r3, #16
 80057f2:	f003 0303 	and.w	r3, r3, #3
 80057f6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80057f8:	4b4d      	ldr	r3, [pc, #308]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80057fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057fe:	0f1b      	lsrs	r3, r3, #28
 8005800:	f003 0307 	and.w	r3, r3, #7
 8005804:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	695b      	ldr	r3, [r3, #20]
 800580a:	019a      	lsls	r2, r3, #6
 800580c:	693b      	ldr	r3, [r7, #16]
 800580e:	041b      	lsls	r3, r3, #16
 8005810:	431a      	orrs	r2, r3
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	699b      	ldr	r3, [r3, #24]
 8005816:	061b      	lsls	r3, r3, #24
 8005818:	431a      	orrs	r2, r3
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	071b      	lsls	r3, r3, #28
 800581e:	4944      	ldr	r1, [pc, #272]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005820:	4313      	orrs	r3, r2
 8005822:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005826:	4b42      	ldr	r3, [pc, #264]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005828:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800582c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005834:	3b01      	subs	r3, #1
 8005836:	021b      	lsls	r3, r3, #8
 8005838:	493d      	ldr	r1, [pc, #244]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800583a:	4313      	orrs	r3, r2
 800583c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005848:	2b00      	cmp	r3, #0
 800584a:	d022      	beq.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x73a>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005850:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005854:	d11d      	bne.n	8005892 <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005856:	4b36      	ldr	r3, [pc, #216]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005858:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800585c:	0e1b      	lsrs	r3, r3, #24
 800585e:	f003 030f 	and.w	r3, r3, #15
 8005862:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005864:	4b32      	ldr	r3, [pc, #200]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005866:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800586a:	0f1b      	lsrs	r3, r3, #28
 800586c:	f003 0307 	and.w	r3, r3, #7
 8005870:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	695b      	ldr	r3, [r3, #20]
 8005876:	019a      	lsls	r2, r3, #6
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	6a1b      	ldr	r3, [r3, #32]
 800587c:	041b      	lsls	r3, r3, #16
 800587e:	431a      	orrs	r2, r3
 8005880:	693b      	ldr	r3, [r7, #16]
 8005882:	061b      	lsls	r3, r3, #24
 8005884:	431a      	orrs	r2, r3
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	071b      	lsls	r3, r3, #28
 800588a:	4929      	ldr	r1, [pc, #164]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800588c:	4313      	orrs	r3, r2
 800588e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0308 	and.w	r3, r3, #8
 800589a:	2b00      	cmp	r3, #0
 800589c:	d028      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800589e:	4b24      	ldr	r3, [pc, #144]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80058a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058a4:	0e1b      	lsrs	r3, r3, #24
 80058a6:	f003 030f 	and.w	r3, r3, #15
 80058aa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80058ac:	4b20      	ldr	r3, [pc, #128]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80058ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058b2:	0c1b      	lsrs	r3, r3, #16
 80058b4:	f003 0303 	and.w	r3, r3, #3
 80058b8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	019a      	lsls	r2, r3, #6
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	041b      	lsls	r3, r3, #16
 80058c4:	431a      	orrs	r2, r3
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	061b      	lsls	r3, r3, #24
 80058ca:	431a      	orrs	r2, r3
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	69db      	ldr	r3, [r3, #28]
 80058d0:	071b      	lsls	r3, r3, #28
 80058d2:	4917      	ldr	r1, [pc, #92]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80058d4:	4313      	orrs	r3, r2
 80058d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80058da:	4b15      	ldr	r3, [pc, #84]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80058dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80058e0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058e8:	4911      	ldr	r1, [pc, #68]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80058f0:	4b0f      	ldr	r3, [pc, #60]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a0e      	ldr	r2, [pc, #56]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80058f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058fa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058fc:	f7fd fa18 	bl	8002d30 <HAL_GetTick>
 8005900:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005902:	e008      	b.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8005904:	f7fd fa14 	bl	8002d30 <HAL_GetTick>
 8005908:	4602      	mov	r2, r0
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	1ad3      	subs	r3, r2, r3
 800590e:	2b64      	cmp	r3, #100	; 0x64
 8005910:	d901      	bls.n	8005916 <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005912:	2303      	movs	r3, #3
 8005914:	e007      	b.n	8005926 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005916:	4b06      	ldr	r3, [pc, #24]	; (8005930 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800591e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005922:	d1ef      	bne.n	8005904 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3720      	adds	r7, #32
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
 800592e:	bf00      	nop
 8005930:	40023800 	.word	0x40023800

08005934 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 8005934:	b580      	push	{r7, lr}
 8005936:	b082      	sub	sp, #8
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2b00      	cmp	r3, #0
 8005942:	d101      	bne.n	8005948 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e025      	b.n	8005994 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800594e:	b2db      	uxtb	r3, r3
 8005950:	2b00      	cmp	r3, #0
 8005952:	d106      	bne.n	8005962 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f7fc f97b 	bl	8001c58 <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	2202      	movs	r2, #2
 8005966:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681a      	ldr	r2, [r3, #0]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	3304      	adds	r3, #4
 8005972:	4619      	mov	r1, r3
 8005974:	4610      	mov	r0, r2
 8005976:	f000 ff43 	bl	8006800 <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	6818      	ldr	r0, [r3, #0]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	685b      	ldr	r3, [r3, #4]
 8005982:	461a      	mov	r2, r3
 8005984:	6839      	ldr	r1, [r7, #0]
 8005986:	f000 ffad 	bl	80068e4 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	2201      	movs	r2, #1
 800598e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 8005992:	2300      	movs	r3, #0
}
 8005994:	4618      	mov	r0, r3
 8005996:	3708      	adds	r7, #8
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}

0800599c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d101      	bne.n	80059b8 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 80059b4:	2302      	movs	r3, #2
 80059b6:	e018      	b.n	80059ea <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	687a      	ldr	r2, [r7, #4]
 80059c6:	68b9      	ldr	r1, [r7, #8]
 80059c8:	4618      	mov	r0, r3
 80059ca:	f001 f80b 	bl	80069e4 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 80059ce:	68bb      	ldr	r3, [r7, #8]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d104      	bne.n	80059e0 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	2205      	movs	r2, #5
 80059da:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 80059de:	e003      	b.n	80059e8 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 80059e8:	2300      	movs	r3, #0
}
 80059ea:	4618      	mov	r0, r3
 80059ec:	3710      	adds	r7, #16
 80059ee:	46bd      	mov	sp, r7
 80059f0:	bd80      	pop	{r7, pc}

080059f2 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 80059f2:	b580      	push	{r7, lr}
 80059f4:	b082      	sub	sp, #8
 80059f6:	af00      	add	r7, sp, #0
 80059f8:	6078      	str	r0, [r7, #4]
 80059fa:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005a02:	b2db      	uxtb	r3, r3
 8005a04:	2b02      	cmp	r3, #2
 8005a06:	d101      	bne.n	8005a0c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 8005a08:	2302      	movs	r3, #2
 8005a0a:	e00e      	b.n	8005a2a <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	6839      	ldr	r1, [r7, #0]
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f001 f803 	bl	8006a26 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 8005a28:	2300      	movs	r3, #0
}
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	3708      	adds	r7, #8
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	bd80      	pop	{r7, pc}

08005a32 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005a32:	b580      	push	{r7, lr}
 8005a34:	b082      	sub	sp, #8
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d101      	bne.n	8005a44 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e040      	b.n	8005ac6 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d106      	bne.n	8005a5a <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005a54:	6878      	ldr	r0, [r7, #4]
 8005a56:	f7fd f871 	bl	8002b3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2224      	movs	r2, #36	; 0x24
 8005a5e:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	681a      	ldr	r2, [r3, #0]
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f022 0201 	bic.w	r2, r2, #1
 8005a6e:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005a70:	6878      	ldr	r0, [r7, #4]
 8005a72:	f000 f9f9 	bl	8005e68 <UART_SetConfig>
 8005a76:	4603      	mov	r3, r0
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d101      	bne.n	8005a80 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e022      	b.n	8005ac6 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d002      	beq.n	8005a8e <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fc97 	bl	80063bc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	685a      	ldr	r2, [r3, #4]
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005a9c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005aac:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	681a      	ldr	r2, [r3, #0]
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f042 0201 	orr.w	r2, r2, #1
 8005abc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 fd1e 	bl	8006500 <UART_CheckIdleState>
 8005ac4:	4603      	mov	r3, r0
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3708      	adds	r7, #8
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
	...

08005ad0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005ad0:	b580      	push	{r7, lr}
 8005ad2:	b084      	sub	sp, #16
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	60f8      	str	r0, [r7, #12]
 8005ad8:	60b9      	str	r1, [r7, #8]
 8005ada:	4613      	mov	r3, r2
 8005adc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005ae2:	2b20      	cmp	r3, #32
 8005ae4:	d164      	bne.n	8005bb0 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d002      	beq.n	8005af2 <HAL_UART_Transmit_DMA+0x22>
 8005aec:	88fb      	ldrh	r3, [r7, #6]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d101      	bne.n	8005af6 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8005af2:	2301      	movs	r3, #1
 8005af4:	e05d      	b.n	8005bb2 <HAL_UART_Transmit_DMA+0xe2>
    }

    __HAL_LOCK(huart);
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d101      	bne.n	8005b04 <HAL_UART_Transmit_DMA+0x34>
 8005b00:	2302      	movs	r3, #2
 8005b02:	e056      	b.n	8005bb2 <HAL_UART_Transmit_DMA+0xe2>
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	2201      	movs	r2, #1
 8005b08:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	68ba      	ldr	r2, [r7, #8]
 8005b10:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	88fa      	ldrh	r2, [r7, #6]
 8005b16:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	88fa      	ldrh	r2, [r7, #6]
 8005b1e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	2200      	movs	r2, #0
 8005b26:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2221      	movs	r2, #33	; 0x21
 8005b2c:	675a      	str	r2, [r3, #116]	; 0x74

    if (huart->hdmatx != NULL)
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d02a      	beq.n	8005b8c <HAL_UART_Transmit_DMA+0xbc>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b3a:	4a20      	ldr	r2, [pc, #128]	; (8005bbc <HAL_UART_Transmit_DMA+0xec>)
 8005b3c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b42:	4a1f      	ldr	r2, [pc, #124]	; (8005bc0 <HAL_UART_Transmit_DMA+0xf0>)
 8005b44:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b4a:	4a1e      	ldr	r2, [pc, #120]	; (8005bc4 <HAL_UART_Transmit_DMA+0xf4>)
 8005b4c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005b52:	2200      	movs	r2, #0
 8005b54:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b5e:	4619      	mov	r1, r3
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	3328      	adds	r3, #40	; 0x28
 8005b66:	461a      	mov	r2, r3
 8005b68:	88fb      	ldrh	r3, [r7, #6]
 8005b6a:	f7fd facf 	bl	800310c <HAL_DMA_Start_IT>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d00b      	beq.n	8005b8c <HAL_UART_Transmit_DMA+0xbc>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	2210      	movs	r2, #16
 8005b78:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2220      	movs	r2, #32
 8005b86:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 8005b88:	2301      	movs	r3, #1
 8005b8a:	e012      	b.n	8005bb2 <HAL_UART_Transmit_DMA+0xe2>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2240      	movs	r2, #64	; 0x40
 8005b92:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	689a      	ldr	r2, [r3, #8]
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005baa:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8005bac:	2300      	movs	r3, #0
 8005bae:	e000      	b.n	8005bb2 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8005bb0:	2302      	movs	r3, #2
  }
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	080066bf 	.word	0x080066bf
 8005bc0:	0800670f 	.word	0x0800670f
 8005bc4:	0800672b 	.word	0x0800672b

08005bc8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b088      	sub	sp, #32
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005be8:	69fa      	ldr	r2, [r7, #28]
 8005bea:	f640 030f 	movw	r3, #2063	; 0x80f
 8005bee:	4013      	ands	r3, r2
 8005bf0:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005bf2:	693b      	ldr	r3, [r7, #16]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d113      	bne.n	8005c20 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005bf8:	69fb      	ldr	r3, [r7, #28]
 8005bfa:	f003 0320 	and.w	r3, r3, #32
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d00e      	beq.n	8005c20 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005c02:	69bb      	ldr	r3, [r7, #24]
 8005c04:	f003 0320 	and.w	r3, r3, #32
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d009      	beq.n	8005c20 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	f000 8100 	beq.w	8005e16 <HAL_UART_IRQHandler+0x24e>
      {
        huart->RxISR(huart);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	4798      	blx	r3
      }
      return;
 8005c1e:	e0fa      	b.n	8005e16 <HAL_UART_IRQHandler+0x24e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005c20:	693b      	ldr	r3, [r7, #16]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	f000 80d5 	beq.w	8005dd2 <HAL_UART_IRQHandler+0x20a>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f003 0301 	and.w	r3, r3, #1
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d105      	bne.n	8005c3e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8005c32:	69bb      	ldr	r3, [r7, #24]
 8005c34:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005c38:	2b00      	cmp	r3, #0
 8005c3a:	f000 80ca 	beq.w	8005dd2 <HAL_UART_IRQHandler+0x20a>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	f003 0301 	and.w	r3, r3, #1
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d00e      	beq.n	8005c66 <HAL_UART_IRQHandler+0x9e>
 8005c48:	69bb      	ldr	r3, [r7, #24]
 8005c4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d009      	beq.n	8005c66 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	2201      	movs	r2, #1
 8005c58:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c5e:	f043 0201 	orr.w	r2, r3, #1
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c66:	69fb      	ldr	r3, [r7, #28]
 8005c68:	f003 0302 	and.w	r3, r3, #2
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00e      	beq.n	8005c8e <HAL_UART_IRQHandler+0xc6>
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d009      	beq.n	8005c8e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	2202      	movs	r2, #2
 8005c80:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c86:	f043 0204 	orr.w	r2, r3, #4
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c8e:	69fb      	ldr	r3, [r7, #28]
 8005c90:	f003 0304 	and.w	r3, r3, #4
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d00e      	beq.n	8005cb6 <HAL_UART_IRQHandler+0xee>
 8005c98:	697b      	ldr	r3, [r7, #20]
 8005c9a:	f003 0301 	and.w	r3, r3, #1
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d009      	beq.n	8005cb6 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	2204      	movs	r2, #4
 8005ca8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cae:	f043 0202 	orr.w	r2, r3, #2
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005cb6:	69fb      	ldr	r3, [r7, #28]
 8005cb8:	f003 0308 	and.w	r3, r3, #8
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d013      	beq.n	8005ce8 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005cc0:	69bb      	ldr	r3, [r7, #24]
 8005cc2:	f003 0320 	and.w	r3, r3, #32
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d104      	bne.n	8005cd4 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005cca:	697b      	ldr	r3, [r7, #20]
 8005ccc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d009      	beq.n	8005ce8 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	2208      	movs	r2, #8
 8005cda:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005ce0:	f043 0208 	orr.w	r2, r3, #8
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00f      	beq.n	8005d12 <HAL_UART_IRQHandler+0x14a>
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d00a      	beq.n	8005d12 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d0a:	f043 0220 	orr.w	r2, r3, #32
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d07f      	beq.n	8005e1a <HAL_UART_IRQHandler+0x252>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005d1a:	69fb      	ldr	r3, [r7, #28]
 8005d1c:	f003 0320 	and.w	r3, r3, #32
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d00c      	beq.n	8005d3e <HAL_UART_IRQHandler+0x176>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005d24:	69bb      	ldr	r3, [r7, #24]
 8005d26:	f003 0320 	and.w	r3, r3, #32
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d007      	beq.n	8005d3e <HAL_UART_IRQHandler+0x176>
      {
        if (huart->RxISR != NULL)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d003      	beq.n	8005d3e <HAL_UART_IRQHandler+0x176>
        {
          huart->RxISR(huart);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d3a:	6878      	ldr	r0, [r7, #4]
 8005d3c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005d42:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d4e:	2b40      	cmp	r3, #64	; 0x40
 8005d50:	d004      	beq.n	8005d5c <HAL_UART_IRQHandler+0x194>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d031      	beq.n	8005dc0 <HAL_UART_IRQHandler+0x1f8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d5c:	6878      	ldr	r0, [r7, #4]
 8005d5e:	f000 fc8e 	bl	800667e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	689b      	ldr	r3, [r3, #8]
 8005d68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d6c:	2b40      	cmp	r3, #64	; 0x40
 8005d6e:	d123      	bne.n	8005db8 <HAL_UART_IRQHandler+0x1f0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	689a      	ldr	r2, [r3, #8]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d7e:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d013      	beq.n	8005db0 <HAL_UART_IRQHandler+0x1e8>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d8c:	4a26      	ldr	r2, [pc, #152]	; (8005e28 <HAL_UART_IRQHandler+0x260>)
 8005d8e:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005d94:	4618      	mov	r0, r3
 8005d96:	f7fd fa19 	bl	80031cc <HAL_DMA_Abort_IT>
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d016      	beq.n	8005dce <HAL_UART_IRQHandler+0x206>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005da4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8005daa:	4610      	mov	r0, r2
 8005dac:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dae:	e00e      	b.n	8005dce <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	f000 f84f 	bl	8005e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005db6:	e00a      	b.n	8005dce <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 f84b 	bl	8005e54 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dbe:	e006      	b.n	8005dce <HAL_UART_IRQHandler+0x206>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 f847 	bl	8005e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8005dcc:	e025      	b.n	8005e1a <HAL_UART_IRQHandler+0x252>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dce:	bf00      	nop
    return;
 8005dd0:	e023      	b.n	8005e1a <HAL_UART_IRQHandler+0x252>
    return;
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d00d      	beq.n	8005df8 <HAL_UART_IRQHandler+0x230>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d008      	beq.n	8005df8 <HAL_UART_IRQHandler+0x230>
  {
    if (huart->TxISR != NULL)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d017      	beq.n	8005e1e <HAL_UART_IRQHandler+0x256>
    {
      huart->TxISR(huart);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005df2:	6878      	ldr	r0, [r7, #4]
 8005df4:	4798      	blx	r3
    }
    return;
 8005df6:	e012      	b.n	8005e1e <HAL_UART_IRQHandler+0x256>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d00e      	beq.n	8005e20 <HAL_UART_IRQHandler+0x258>
 8005e02:	69bb      	ldr	r3, [r7, #24]
 8005e04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d009      	beq.n	8005e20 <HAL_UART_IRQHandler+0x258>
  {
    UART_EndTransmit_IT(huart);
 8005e0c:	6878      	ldr	r0, [r7, #4]
 8005e0e:	f000 fcde 	bl	80067ce <UART_EndTransmit_IT>
    return;
 8005e12:	bf00      	nop
 8005e14:	e004      	b.n	8005e20 <HAL_UART_IRQHandler+0x258>
      return;
 8005e16:	bf00      	nop
 8005e18:	e002      	b.n	8005e20 <HAL_UART_IRQHandler+0x258>
    return;
 8005e1a:	bf00      	nop
 8005e1c:	e000      	b.n	8005e20 <HAL_UART_IRQHandler+0x258>
    return;
 8005e1e:	bf00      	nop
  }

}
 8005e20:	3720      	adds	r7, #32
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	080067a3 	.word	0x080067a3

08005e2c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	b083      	sub	sp, #12
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005e34:	bf00      	nop
 8005e36:	370c      	adds	r7, #12
 8005e38:	46bd      	mov	sp, r7
 8005e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3e:	4770      	bx	lr

08005e40 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005e40:	b480      	push	{r7}
 8005e42:	b083      	sub	sp, #12
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8005e48:	bf00      	nop
 8005e4a:	370c      	adds	r7, #12
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b088      	sub	sp, #32
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8005e70:	2300      	movs	r3, #0
 8005e72:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e74:	2300      	movs	r3, #0
 8005e76:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	689a      	ldr	r2, [r3, #8]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	431a      	orrs	r2, r3
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	695b      	ldr	r3, [r3, #20]
 8005e86:	431a      	orrs	r2, r3
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	69db      	ldr	r3, [r3, #28]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	4bb1      	ldr	r3, [pc, #708]	; (800615c <UART_SetConfig+0x2f4>)
 8005e98:	4013      	ands	r3, r2
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	6812      	ldr	r2, [r2, #0]
 8005e9e:	6939      	ldr	r1, [r7, #16]
 8005ea0:	430b      	orrs	r3, r1
 8005ea2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	685b      	ldr	r3, [r3, #4]
 8005eaa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	68da      	ldr	r2, [r3, #12]
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	430a      	orrs	r2, r1
 8005eb8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	699b      	ldr	r3, [r3, #24]
 8005ebe:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	693a      	ldr	r2, [r7, #16]
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	430a      	orrs	r2, r1
 8005edc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a9f      	ldr	r2, [pc, #636]	; (8006160 <UART_SetConfig+0x2f8>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d121      	bne.n	8005f2c <UART_SetConfig+0xc4>
 8005ee8:	4b9e      	ldr	r3, [pc, #632]	; (8006164 <UART_SetConfig+0x2fc>)
 8005eea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005eee:	f003 0303 	and.w	r3, r3, #3
 8005ef2:	2b03      	cmp	r3, #3
 8005ef4:	d816      	bhi.n	8005f24 <UART_SetConfig+0xbc>
 8005ef6:	a201      	add	r2, pc, #4	; (adr r2, 8005efc <UART_SetConfig+0x94>)
 8005ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005efc:	08005f0d 	.word	0x08005f0d
 8005f00:	08005f19 	.word	0x08005f19
 8005f04:	08005f13 	.word	0x08005f13
 8005f08:	08005f1f 	.word	0x08005f1f
 8005f0c:	2301      	movs	r3, #1
 8005f0e:	77fb      	strb	r3, [r7, #31]
 8005f10:	e151      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005f12:	2302      	movs	r3, #2
 8005f14:	77fb      	strb	r3, [r7, #31]
 8005f16:	e14e      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005f18:	2304      	movs	r3, #4
 8005f1a:	77fb      	strb	r3, [r7, #31]
 8005f1c:	e14b      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005f1e:	2308      	movs	r3, #8
 8005f20:	77fb      	strb	r3, [r7, #31]
 8005f22:	e148      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005f24:	2310      	movs	r3, #16
 8005f26:	77fb      	strb	r3, [r7, #31]
 8005f28:	bf00      	nop
 8005f2a:	e144      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a8d      	ldr	r2, [pc, #564]	; (8006168 <UART_SetConfig+0x300>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d134      	bne.n	8005fa0 <UART_SetConfig+0x138>
 8005f36:	4b8b      	ldr	r3, [pc, #556]	; (8006164 <UART_SetConfig+0x2fc>)
 8005f38:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f3c:	f003 030c 	and.w	r3, r3, #12
 8005f40:	2b0c      	cmp	r3, #12
 8005f42:	d829      	bhi.n	8005f98 <UART_SetConfig+0x130>
 8005f44:	a201      	add	r2, pc, #4	; (adr r2, 8005f4c <UART_SetConfig+0xe4>)
 8005f46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f4a:	bf00      	nop
 8005f4c:	08005f81 	.word	0x08005f81
 8005f50:	08005f99 	.word	0x08005f99
 8005f54:	08005f99 	.word	0x08005f99
 8005f58:	08005f99 	.word	0x08005f99
 8005f5c:	08005f8d 	.word	0x08005f8d
 8005f60:	08005f99 	.word	0x08005f99
 8005f64:	08005f99 	.word	0x08005f99
 8005f68:	08005f99 	.word	0x08005f99
 8005f6c:	08005f87 	.word	0x08005f87
 8005f70:	08005f99 	.word	0x08005f99
 8005f74:	08005f99 	.word	0x08005f99
 8005f78:	08005f99 	.word	0x08005f99
 8005f7c:	08005f93 	.word	0x08005f93
 8005f80:	2300      	movs	r3, #0
 8005f82:	77fb      	strb	r3, [r7, #31]
 8005f84:	e117      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005f86:	2302      	movs	r3, #2
 8005f88:	77fb      	strb	r3, [r7, #31]
 8005f8a:	e114      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005f8c:	2304      	movs	r3, #4
 8005f8e:	77fb      	strb	r3, [r7, #31]
 8005f90:	e111      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005f92:	2308      	movs	r3, #8
 8005f94:	77fb      	strb	r3, [r7, #31]
 8005f96:	e10e      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005f98:	2310      	movs	r3, #16
 8005f9a:	77fb      	strb	r3, [r7, #31]
 8005f9c:	bf00      	nop
 8005f9e:	e10a      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	4a71      	ldr	r2, [pc, #452]	; (800616c <UART_SetConfig+0x304>)
 8005fa6:	4293      	cmp	r3, r2
 8005fa8:	d120      	bne.n	8005fec <UART_SetConfig+0x184>
 8005faa:	4b6e      	ldr	r3, [pc, #440]	; (8006164 <UART_SetConfig+0x2fc>)
 8005fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005fb0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8005fb4:	2b10      	cmp	r3, #16
 8005fb6:	d00f      	beq.n	8005fd8 <UART_SetConfig+0x170>
 8005fb8:	2b10      	cmp	r3, #16
 8005fba:	d802      	bhi.n	8005fc2 <UART_SetConfig+0x15a>
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d005      	beq.n	8005fcc <UART_SetConfig+0x164>
 8005fc0:	e010      	b.n	8005fe4 <UART_SetConfig+0x17c>
 8005fc2:	2b20      	cmp	r3, #32
 8005fc4:	d005      	beq.n	8005fd2 <UART_SetConfig+0x16a>
 8005fc6:	2b30      	cmp	r3, #48	; 0x30
 8005fc8:	d009      	beq.n	8005fde <UART_SetConfig+0x176>
 8005fca:	e00b      	b.n	8005fe4 <UART_SetConfig+0x17c>
 8005fcc:	2300      	movs	r3, #0
 8005fce:	77fb      	strb	r3, [r7, #31]
 8005fd0:	e0f1      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005fd2:	2302      	movs	r3, #2
 8005fd4:	77fb      	strb	r3, [r7, #31]
 8005fd6:	e0ee      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005fd8:	2304      	movs	r3, #4
 8005fda:	77fb      	strb	r3, [r7, #31]
 8005fdc:	e0eb      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005fde:	2308      	movs	r3, #8
 8005fe0:	77fb      	strb	r3, [r7, #31]
 8005fe2:	e0e8      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005fe4:	2310      	movs	r3, #16
 8005fe6:	77fb      	strb	r3, [r7, #31]
 8005fe8:	bf00      	nop
 8005fea:	e0e4      	b.n	80061b6 <UART_SetConfig+0x34e>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a5f      	ldr	r2, [pc, #380]	; (8006170 <UART_SetConfig+0x308>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d120      	bne.n	8006038 <UART_SetConfig+0x1d0>
 8005ff6:	4b5b      	ldr	r3, [pc, #364]	; (8006164 <UART_SetConfig+0x2fc>)
 8005ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ffc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006000:	2b40      	cmp	r3, #64	; 0x40
 8006002:	d00f      	beq.n	8006024 <UART_SetConfig+0x1bc>
 8006004:	2b40      	cmp	r3, #64	; 0x40
 8006006:	d802      	bhi.n	800600e <UART_SetConfig+0x1a6>
 8006008:	2b00      	cmp	r3, #0
 800600a:	d005      	beq.n	8006018 <UART_SetConfig+0x1b0>
 800600c:	e010      	b.n	8006030 <UART_SetConfig+0x1c8>
 800600e:	2b80      	cmp	r3, #128	; 0x80
 8006010:	d005      	beq.n	800601e <UART_SetConfig+0x1b6>
 8006012:	2bc0      	cmp	r3, #192	; 0xc0
 8006014:	d009      	beq.n	800602a <UART_SetConfig+0x1c2>
 8006016:	e00b      	b.n	8006030 <UART_SetConfig+0x1c8>
 8006018:	2300      	movs	r3, #0
 800601a:	77fb      	strb	r3, [r7, #31]
 800601c:	e0cb      	b.n	80061b6 <UART_SetConfig+0x34e>
 800601e:	2302      	movs	r3, #2
 8006020:	77fb      	strb	r3, [r7, #31]
 8006022:	e0c8      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006024:	2304      	movs	r3, #4
 8006026:	77fb      	strb	r3, [r7, #31]
 8006028:	e0c5      	b.n	80061b6 <UART_SetConfig+0x34e>
 800602a:	2308      	movs	r3, #8
 800602c:	77fb      	strb	r3, [r7, #31]
 800602e:	e0c2      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006030:	2310      	movs	r3, #16
 8006032:	77fb      	strb	r3, [r7, #31]
 8006034:	bf00      	nop
 8006036:	e0be      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	4a4d      	ldr	r2, [pc, #308]	; (8006174 <UART_SetConfig+0x30c>)
 800603e:	4293      	cmp	r3, r2
 8006040:	d124      	bne.n	800608c <UART_SetConfig+0x224>
 8006042:	4b48      	ldr	r3, [pc, #288]	; (8006164 <UART_SetConfig+0x2fc>)
 8006044:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006048:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800604c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006050:	d012      	beq.n	8006078 <UART_SetConfig+0x210>
 8006052:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006056:	d802      	bhi.n	800605e <UART_SetConfig+0x1f6>
 8006058:	2b00      	cmp	r3, #0
 800605a:	d007      	beq.n	800606c <UART_SetConfig+0x204>
 800605c:	e012      	b.n	8006084 <UART_SetConfig+0x21c>
 800605e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006062:	d006      	beq.n	8006072 <UART_SetConfig+0x20a>
 8006064:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006068:	d009      	beq.n	800607e <UART_SetConfig+0x216>
 800606a:	e00b      	b.n	8006084 <UART_SetConfig+0x21c>
 800606c:	2300      	movs	r3, #0
 800606e:	77fb      	strb	r3, [r7, #31]
 8006070:	e0a1      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006072:	2302      	movs	r3, #2
 8006074:	77fb      	strb	r3, [r7, #31]
 8006076:	e09e      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006078:	2304      	movs	r3, #4
 800607a:	77fb      	strb	r3, [r7, #31]
 800607c:	e09b      	b.n	80061b6 <UART_SetConfig+0x34e>
 800607e:	2308      	movs	r3, #8
 8006080:	77fb      	strb	r3, [r7, #31]
 8006082:	e098      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006084:	2310      	movs	r3, #16
 8006086:	77fb      	strb	r3, [r7, #31]
 8006088:	bf00      	nop
 800608a:	e094      	b.n	80061b6 <UART_SetConfig+0x34e>
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a39      	ldr	r2, [pc, #228]	; (8006178 <UART_SetConfig+0x310>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d124      	bne.n	80060e0 <UART_SetConfig+0x278>
 8006096:	4b33      	ldr	r3, [pc, #204]	; (8006164 <UART_SetConfig+0x2fc>)
 8006098:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800609c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80060a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060a4:	d012      	beq.n	80060cc <UART_SetConfig+0x264>
 80060a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80060aa:	d802      	bhi.n	80060b2 <UART_SetConfig+0x24a>
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d007      	beq.n	80060c0 <UART_SetConfig+0x258>
 80060b0:	e012      	b.n	80060d8 <UART_SetConfig+0x270>
 80060b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060b6:	d006      	beq.n	80060c6 <UART_SetConfig+0x25e>
 80060b8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80060bc:	d009      	beq.n	80060d2 <UART_SetConfig+0x26a>
 80060be:	e00b      	b.n	80060d8 <UART_SetConfig+0x270>
 80060c0:	2301      	movs	r3, #1
 80060c2:	77fb      	strb	r3, [r7, #31]
 80060c4:	e077      	b.n	80061b6 <UART_SetConfig+0x34e>
 80060c6:	2302      	movs	r3, #2
 80060c8:	77fb      	strb	r3, [r7, #31]
 80060ca:	e074      	b.n	80061b6 <UART_SetConfig+0x34e>
 80060cc:	2304      	movs	r3, #4
 80060ce:	77fb      	strb	r3, [r7, #31]
 80060d0:	e071      	b.n	80061b6 <UART_SetConfig+0x34e>
 80060d2:	2308      	movs	r3, #8
 80060d4:	77fb      	strb	r3, [r7, #31]
 80060d6:	e06e      	b.n	80061b6 <UART_SetConfig+0x34e>
 80060d8:	2310      	movs	r3, #16
 80060da:	77fb      	strb	r3, [r7, #31]
 80060dc:	bf00      	nop
 80060de:	e06a      	b.n	80061b6 <UART_SetConfig+0x34e>
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	4a25      	ldr	r2, [pc, #148]	; (800617c <UART_SetConfig+0x314>)
 80060e6:	4293      	cmp	r3, r2
 80060e8:	d124      	bne.n	8006134 <UART_SetConfig+0x2cc>
 80060ea:	4b1e      	ldr	r3, [pc, #120]	; (8006164 <UART_SetConfig+0x2fc>)
 80060ec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060f0:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 80060f4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060f8:	d012      	beq.n	8006120 <UART_SetConfig+0x2b8>
 80060fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060fe:	d802      	bhi.n	8006106 <UART_SetConfig+0x29e>
 8006100:	2b00      	cmp	r3, #0
 8006102:	d007      	beq.n	8006114 <UART_SetConfig+0x2ac>
 8006104:	e012      	b.n	800612c <UART_SetConfig+0x2c4>
 8006106:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800610a:	d006      	beq.n	800611a <UART_SetConfig+0x2b2>
 800610c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8006110:	d009      	beq.n	8006126 <UART_SetConfig+0x2be>
 8006112:	e00b      	b.n	800612c <UART_SetConfig+0x2c4>
 8006114:	2300      	movs	r3, #0
 8006116:	77fb      	strb	r3, [r7, #31]
 8006118:	e04d      	b.n	80061b6 <UART_SetConfig+0x34e>
 800611a:	2302      	movs	r3, #2
 800611c:	77fb      	strb	r3, [r7, #31]
 800611e:	e04a      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006120:	2304      	movs	r3, #4
 8006122:	77fb      	strb	r3, [r7, #31]
 8006124:	e047      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006126:	2308      	movs	r3, #8
 8006128:	77fb      	strb	r3, [r7, #31]
 800612a:	e044      	b.n	80061b6 <UART_SetConfig+0x34e>
 800612c:	2310      	movs	r3, #16
 800612e:	77fb      	strb	r3, [r7, #31]
 8006130:	bf00      	nop
 8006132:	e040      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a11      	ldr	r2, [pc, #68]	; (8006180 <UART_SetConfig+0x318>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d139      	bne.n	80061b2 <UART_SetConfig+0x34a>
 800613e:	4b09      	ldr	r3, [pc, #36]	; (8006164 <UART_SetConfig+0x2fc>)
 8006140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006144:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8006148:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800614c:	d027      	beq.n	800619e <UART_SetConfig+0x336>
 800614e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006152:	d817      	bhi.n	8006184 <UART_SetConfig+0x31c>
 8006154:	2b00      	cmp	r3, #0
 8006156:	d01c      	beq.n	8006192 <UART_SetConfig+0x32a>
 8006158:	e027      	b.n	80061aa <UART_SetConfig+0x342>
 800615a:	bf00      	nop
 800615c:	efff69f3 	.word	0xefff69f3
 8006160:	40011000 	.word	0x40011000
 8006164:	40023800 	.word	0x40023800
 8006168:	40004400 	.word	0x40004400
 800616c:	40004800 	.word	0x40004800
 8006170:	40004c00 	.word	0x40004c00
 8006174:	40005000 	.word	0x40005000
 8006178:	40011400 	.word	0x40011400
 800617c:	40007800 	.word	0x40007800
 8006180:	40007c00 	.word	0x40007c00
 8006184:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006188:	d006      	beq.n	8006198 <UART_SetConfig+0x330>
 800618a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800618e:	d009      	beq.n	80061a4 <UART_SetConfig+0x33c>
 8006190:	e00b      	b.n	80061aa <UART_SetConfig+0x342>
 8006192:	2300      	movs	r3, #0
 8006194:	77fb      	strb	r3, [r7, #31]
 8006196:	e00e      	b.n	80061b6 <UART_SetConfig+0x34e>
 8006198:	2302      	movs	r3, #2
 800619a:	77fb      	strb	r3, [r7, #31]
 800619c:	e00b      	b.n	80061b6 <UART_SetConfig+0x34e>
 800619e:	2304      	movs	r3, #4
 80061a0:	77fb      	strb	r3, [r7, #31]
 80061a2:	e008      	b.n	80061b6 <UART_SetConfig+0x34e>
 80061a4:	2308      	movs	r3, #8
 80061a6:	77fb      	strb	r3, [r7, #31]
 80061a8:	e005      	b.n	80061b6 <UART_SetConfig+0x34e>
 80061aa:	2310      	movs	r3, #16
 80061ac:	77fb      	strb	r3, [r7, #31]
 80061ae:	bf00      	nop
 80061b0:	e001      	b.n	80061b6 <UART_SetConfig+0x34e>
 80061b2:	2310      	movs	r3, #16
 80061b4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	69db      	ldr	r3, [r3, #28]
 80061ba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80061be:	d17f      	bne.n	80062c0 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 80061c0:	7ffb      	ldrb	r3, [r7, #31]
 80061c2:	2b08      	cmp	r3, #8
 80061c4:	d85c      	bhi.n	8006280 <UART_SetConfig+0x418>
 80061c6:	a201      	add	r2, pc, #4	; (adr r2, 80061cc <UART_SetConfig+0x364>)
 80061c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061cc:	080061f1 	.word	0x080061f1
 80061d0:	08006211 	.word	0x08006211
 80061d4:	08006231 	.word	0x08006231
 80061d8:	08006281 	.word	0x08006281
 80061dc:	08006249 	.word	0x08006249
 80061e0:	08006281 	.word	0x08006281
 80061e4:	08006281 	.word	0x08006281
 80061e8:	08006281 	.word	0x08006281
 80061ec:	08006269 	.word	0x08006269
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061f0:	f7fe ff8a 	bl	8005108 <HAL_RCC_GetPCLK1Freq>
 80061f4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	005a      	lsls	r2, r3, #1
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	085b      	lsrs	r3, r3, #1
 8006200:	441a      	add	r2, r3
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	fbb2 f3f3 	udiv	r3, r2, r3
 800620a:	b29b      	uxth	r3, r3
 800620c:	61bb      	str	r3, [r7, #24]
        break;
 800620e:	e03a      	b.n	8006286 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006210:	f7fe ff8e 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8006214:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	005a      	lsls	r2, r3, #1
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	085b      	lsrs	r3, r3, #1
 8006220:	441a      	add	r2, r3
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	fbb2 f3f3 	udiv	r3, r2, r3
 800622a:	b29b      	uxth	r3, r3
 800622c:	61bb      	str	r3, [r7, #24]
        break;
 800622e:	e02a      	b.n	8006286 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	685b      	ldr	r3, [r3, #4]
 8006234:	085a      	lsrs	r2, r3, #1
 8006236:	4b5f      	ldr	r3, [pc, #380]	; (80063b4 <UART_SetConfig+0x54c>)
 8006238:	4413      	add	r3, r2
 800623a:	687a      	ldr	r2, [r7, #4]
 800623c:	6852      	ldr	r2, [r2, #4]
 800623e:	fbb3 f3f2 	udiv	r3, r3, r2
 8006242:	b29b      	uxth	r3, r3
 8006244:	61bb      	str	r3, [r7, #24]
        break;
 8006246:	e01e      	b.n	8006286 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006248:	f7fe fe7a 	bl	8004f40 <HAL_RCC_GetSysClockFreq>
 800624c:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	005a      	lsls	r2, r3, #1
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	085b      	lsrs	r3, r3, #1
 8006258:	441a      	add	r2, r3
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	685b      	ldr	r3, [r3, #4]
 800625e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006262:	b29b      	uxth	r3, r3
 8006264:	61bb      	str	r3, [r7, #24]
        break;
 8006266:	e00e      	b.n	8006286 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	085b      	lsrs	r3, r3, #1
 800626e:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	fbb2 f3f3 	udiv	r3, r2, r3
 800627a:	b29b      	uxth	r3, r3
 800627c:	61bb      	str	r3, [r7, #24]
        break;
 800627e:	e002      	b.n	8006286 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 8006280:	2301      	movs	r3, #1
 8006282:	75fb      	strb	r3, [r7, #23]
        break;
 8006284:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	2b0f      	cmp	r3, #15
 800628a:	d916      	bls.n	80062ba <UART_SetConfig+0x452>
 800628c:	69bb      	ldr	r3, [r7, #24]
 800628e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006292:	d212      	bcs.n	80062ba <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006294:	69bb      	ldr	r3, [r7, #24]
 8006296:	b29b      	uxth	r3, r3
 8006298:	f023 030f 	bic.w	r3, r3, #15
 800629c:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800629e:	69bb      	ldr	r3, [r7, #24]
 80062a0:	085b      	lsrs	r3, r3, #1
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	f003 0307 	and.w	r3, r3, #7
 80062a8:	b29a      	uxth	r2, r3
 80062aa:	897b      	ldrh	r3, [r7, #10]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	897a      	ldrh	r2, [r7, #10]
 80062b6:	60da      	str	r2, [r3, #12]
 80062b8:	e070      	b.n	800639c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	75fb      	strb	r3, [r7, #23]
 80062be:	e06d      	b.n	800639c <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 80062c0:	7ffb      	ldrb	r3, [r7, #31]
 80062c2:	2b08      	cmp	r3, #8
 80062c4:	d859      	bhi.n	800637a <UART_SetConfig+0x512>
 80062c6:	a201      	add	r2, pc, #4	; (adr r2, 80062cc <UART_SetConfig+0x464>)
 80062c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062cc:	080062f1 	.word	0x080062f1
 80062d0:	0800630f 	.word	0x0800630f
 80062d4:	0800632d 	.word	0x0800632d
 80062d8:	0800637b 	.word	0x0800637b
 80062dc:	08006345 	.word	0x08006345
 80062e0:	0800637b 	.word	0x0800637b
 80062e4:	0800637b 	.word	0x0800637b
 80062e8:	0800637b 	.word	0x0800637b
 80062ec:	08006363 	.word	0x08006363
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062f0:	f7fe ff0a 	bl	8005108 <HAL_RCC_GetPCLK1Freq>
 80062f4:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	085a      	lsrs	r2, r3, #1
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	441a      	add	r2, r3
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	685b      	ldr	r3, [r3, #4]
 8006304:	fbb2 f3f3 	udiv	r3, r2, r3
 8006308:	b29b      	uxth	r3, r3
 800630a:	61bb      	str	r3, [r7, #24]
        break;
 800630c:	e038      	b.n	8006380 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800630e:	f7fe ff0f 	bl	8005130 <HAL_RCC_GetPCLK2Freq>
 8006312:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	685b      	ldr	r3, [r3, #4]
 8006318:	085a      	lsrs	r2, r3, #1
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	441a      	add	r2, r3
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	685b      	ldr	r3, [r3, #4]
 8006322:	fbb2 f3f3 	udiv	r3, r2, r3
 8006326:	b29b      	uxth	r3, r3
 8006328:	61bb      	str	r3, [r7, #24]
        break;
 800632a:	e029      	b.n	8006380 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	085a      	lsrs	r2, r3, #1
 8006332:	4b21      	ldr	r3, [pc, #132]	; (80063b8 <UART_SetConfig+0x550>)
 8006334:	4413      	add	r3, r2
 8006336:	687a      	ldr	r2, [r7, #4]
 8006338:	6852      	ldr	r2, [r2, #4]
 800633a:	fbb3 f3f2 	udiv	r3, r3, r2
 800633e:	b29b      	uxth	r3, r3
 8006340:	61bb      	str	r3, [r7, #24]
        break;
 8006342:	e01d      	b.n	8006380 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006344:	f7fe fdfc 	bl	8004f40 <HAL_RCC_GetSysClockFreq>
 8006348:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	085a      	lsrs	r2, r3, #1
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	441a      	add	r2, r3
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	fbb2 f3f3 	udiv	r3, r2, r3
 800635c:	b29b      	uxth	r3, r3
 800635e:	61bb      	str	r3, [r7, #24]
        break;
 8006360:	e00e      	b.n	8006380 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	085b      	lsrs	r3, r3, #1
 8006368:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	685b      	ldr	r3, [r3, #4]
 8006370:	fbb2 f3f3 	udiv	r3, r2, r3
 8006374:	b29b      	uxth	r3, r3
 8006376:	61bb      	str	r3, [r7, #24]
        break;
 8006378:	e002      	b.n	8006380 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800637a:	2301      	movs	r3, #1
 800637c:	75fb      	strb	r3, [r7, #23]
        break;
 800637e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006380:	69bb      	ldr	r3, [r7, #24]
 8006382:	2b0f      	cmp	r3, #15
 8006384:	d908      	bls.n	8006398 <UART_SetConfig+0x530>
 8006386:	69bb      	ldr	r3, [r7, #24]
 8006388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800638c:	d204      	bcs.n	8006398 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	60da      	str	r2, [r3, #12]
 8006396:	e001      	b.n	800639c <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 8006398:	2301      	movs	r3, #1
 800639a:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2200      	movs	r2, #0
 80063a0:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2200      	movs	r2, #0
 80063a6:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 80063a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80063aa:	4618      	mov	r0, r3
 80063ac:	3720      	adds	r7, #32
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}
 80063b2:	bf00      	nop
 80063b4:	01e84800 	.word	0x01e84800
 80063b8:	00f42400 	.word	0x00f42400

080063bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063c8:	f003 0301 	and.w	r3, r3, #1
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00a      	beq.n	80063e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ea:	f003 0302 	and.w	r3, r3, #2
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00a      	beq.n	8006408 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	430a      	orrs	r2, r1
 8006406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640c:	f003 0304 	and.w	r3, r3, #4
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00a      	beq.n	800642a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	430a      	orrs	r2, r1
 8006428:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800642e:	f003 0308 	and.w	r3, r3, #8
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00a      	beq.n	800644c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006450:	f003 0310 	and.w	r3, r3, #16
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00a      	beq.n	800646e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006472:	f003 0320 	and.w	r3, r3, #32
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00a      	beq.n	8006490 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	430a      	orrs	r2, r1
 800648e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01a      	beq.n	80064d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	430a      	orrs	r2, r1
 80064b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064ba:	d10a      	bne.n	80064d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00a      	beq.n	80064f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	605a      	str	r2, [r3, #4]
  }
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b086      	sub	sp, #24
 8006504:	af02      	add	r7, sp, #8
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800650e:	f7fc fc0f 	bl	8002d30 <HAL_GetTick>
 8006512:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 0308 	and.w	r3, r3, #8
 800651e:	2b08      	cmp	r3, #8
 8006520:	d10e      	bne.n	8006540 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006522:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006526:	9300      	str	r3, [sp, #0]
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 f814 	bl	800655e <UART_WaitOnFlagUntilTimeout>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d001      	beq.n	8006540 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800653c:	2303      	movs	r3, #3
 800653e:	e00a      	b.n	8006556 <UART_CheckIdleState+0x56>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2220      	movs	r2, #32
 8006544:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2220      	movs	r2, #32
 800654a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	3710      	adds	r7, #16
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}

0800655e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800655e:	b580      	push	{r7, lr}
 8006560:	b084      	sub	sp, #16
 8006562:	af00      	add	r7, sp, #0
 8006564:	60f8      	str	r0, [r7, #12]
 8006566:	60b9      	str	r1, [r7, #8]
 8006568:	603b      	str	r3, [r7, #0]
 800656a:	4613      	mov	r3, r2
 800656c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800656e:	e05d      	b.n	800662c <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006570:	69bb      	ldr	r3, [r7, #24]
 8006572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006576:	d059      	beq.n	800662c <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006578:	f7fc fbda 	bl	8002d30 <HAL_GetTick>
 800657c:	4602      	mov	r2, r0
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	1ad3      	subs	r3, r2, r3
 8006582:	69ba      	ldr	r2, [r7, #24]
 8006584:	429a      	cmp	r2, r3
 8006586:	d302      	bcc.n	800658e <UART_WaitOnFlagUntilTimeout+0x30>
 8006588:	69bb      	ldr	r3, [r7, #24]
 800658a:	2b00      	cmp	r3, #0
 800658c:	d11b      	bne.n	80065c6 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800659c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	689a      	ldr	r2, [r3, #8]
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	f022 0201 	bic.w	r2, r2, #1
 80065ac:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	2220      	movs	r2, #32
 80065b2:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	2220      	movs	r2, #32
 80065b8:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2200      	movs	r2, #0
 80065be:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 80065c2:	2303      	movs	r3, #3
 80065c4:	e042      	b.n	800664c <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f003 0304 	and.w	r3, r3, #4
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d02b      	beq.n	800662c <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	69db      	ldr	r3, [r3, #28]
 80065da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065de:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80065e2:	d123      	bne.n	800662c <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065ec:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681a      	ldr	r2, [r3, #0]
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80065fc:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	689a      	ldr	r2, [r3, #8]
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f022 0201 	bic.w	r2, r2, #1
 800660c:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	2220      	movs	r2, #32
 8006612:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	2220      	movs	r2, #32
 8006618:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2220      	movs	r2, #32
 800661e:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	2200      	movs	r2, #0
 8006624:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	e00f      	b.n	800664c <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	69da      	ldr	r2, [r3, #28]
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	4013      	ands	r3, r2
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	429a      	cmp	r2, r3
 800663a:	bf0c      	ite	eq
 800663c:	2301      	moveq	r3, #1
 800663e:	2300      	movne	r3, #0
 8006640:	b2db      	uxtb	r3, r3
 8006642:	461a      	mov	r2, r3
 8006644:	79fb      	ldrb	r3, [r7, #7]
 8006646:	429a      	cmp	r2, r3
 8006648:	d092      	beq.n	8006570 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3710      	adds	r7, #16
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800666a:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2220      	movs	r2, #32
 8006670:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006672:	bf00      	nop
 8006674:	370c      	adds	r7, #12
 8006676:	46bd      	mov	sp, r7
 8006678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667c:	4770      	bx	lr

0800667e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800667e:	b480      	push	{r7}
 8006680:	b083      	sub	sp, #12
 8006682:	af00      	add	r7, sp, #0
 8006684:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681a      	ldr	r2, [r3, #0]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006694:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	689a      	ldr	r2, [r3, #8]
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f022 0201 	bic.w	r2, r2, #1
 80066a4:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2220      	movs	r2, #32
 80066aa:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2200      	movs	r2, #0
 80066b0:	661a      	str	r2, [r3, #96]	; 0x60
}
 80066b2:	bf00      	nop
 80066b4:	370c      	adds	r7, #12
 80066b6:	46bd      	mov	sp, r7
 80066b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066bc:	4770      	bx	lr

080066be <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80066be:	b580      	push	{r7, lr}
 80066c0:	b084      	sub	sp, #16
 80066c2:	af00      	add	r7, sp, #0
 80066c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066ca:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	69db      	ldr	r3, [r3, #28]
 80066d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066d4:	d014      	beq.n	8006700 <UART_DMATransmitCplt+0x42>
  {
    huart->TxXferCount = 0U;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	689a      	ldr	r2, [r3, #8]
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80066ec:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066fc:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80066fe:	e002      	b.n	8006706 <UART_DMATransmitCplt+0x48>
    HAL_UART_TxCpltCallback(huart);
 8006700:	68f8      	ldr	r0, [r7, #12]
 8006702:	f7ff fb93 	bl	8005e2c <HAL_UART_TxCpltCallback>
}
 8006706:	bf00      	nop
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f7ff fb8f 	bl	8005e40 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006722:	bf00      	nop
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800672a:	b580      	push	{r7, lr}
 800672c:	b086      	sub	sp, #24
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006736:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800673c:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006742:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800674e:	2b80      	cmp	r3, #128	; 0x80
 8006750:	d109      	bne.n	8006766 <UART_DMAError+0x3c>
 8006752:	693b      	ldr	r3, [r7, #16]
 8006754:	2b21      	cmp	r3, #33	; 0x21
 8006756:	d106      	bne.n	8006766 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006758:	697b      	ldr	r3, [r7, #20]
 800675a:	2200      	movs	r2, #0
 800675c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8006760:	6978      	ldr	r0, [r7, #20]
 8006762:	f7ff ff77 	bl	8006654 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006766:	697b      	ldr	r3, [r7, #20]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	689b      	ldr	r3, [r3, #8]
 800676c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006770:	2b40      	cmp	r3, #64	; 0x40
 8006772:	d109      	bne.n	8006788 <UART_DMAError+0x5e>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2b22      	cmp	r3, #34	; 0x22
 8006778:	d106      	bne.n	8006788 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	2200      	movs	r2, #0
 800677e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8006782:	6978      	ldr	r0, [r7, #20]
 8006784:	f7ff ff7b 	bl	800667e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800678c:	f043 0210 	orr.w	r2, r3, #16
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006794:	6978      	ldr	r0, [r7, #20]
 8006796:	f7ff fb5d 	bl	8005e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800679a:	bf00      	nop
 800679c:	3718      	adds	r7, #24
 800679e:	46bd      	mov	sp, r7
 80067a0:	bd80      	pop	{r7, pc}

080067a2 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80067a2:	b580      	push	{r7, lr}
 80067a4:	b084      	sub	sp, #16
 80067a6:	af00      	add	r7, sp, #0
 80067a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ae:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	2200      	movs	r2, #0
 80067b4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	2200      	movs	r2, #0
 80067bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80067c0:	68f8      	ldr	r0, [r7, #12]
 80067c2:	f7ff fb47 	bl	8005e54 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067c6:	bf00      	nop
 80067c8:	3710      	adds	r7, #16
 80067ca:	46bd      	mov	sp, r7
 80067cc:	bd80      	pop	{r7, pc}

080067ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80067ce:	b580      	push	{r7, lr}
 80067d0:	b082      	sub	sp, #8
 80067d2:	af00      	add	r7, sp, #0
 80067d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067e4:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2220      	movs	r2, #32
 80067ea:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2200      	movs	r2, #0
 80067f0:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f7ff fb1a 	bl	8005e2c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80067f8:	bf00      	nop
 80067fa:	3708      	adds	r7, #8
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8006800:	b480      	push	{r7}
 8006802:	b085      	sub	sp, #20
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
 8006808:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0;
 800680a:	2300      	movs	r3, #0
 800680c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0;
 800680e:	2300      	movs	r3, #0
 8006810:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 8006812:	683b      	ldr	r3, [r7, #0]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	2b01      	cmp	r3, #1
 8006818:	d027      	beq.n	800686a <FMC_SDRAM_Init+0x6a>
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8006820:	68fa      	ldr	r2, [r7, #12]
 8006822:	4b2f      	ldr	r3, [pc, #188]	; (80068e0 <FMC_SDRAM_Init+0xe0>)
 8006824:	4013      	ands	r3, r2
 8006826:	60fb      	str	r3, [r7, #12]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	685a      	ldr	r2, [r3, #4]
                        Init->RowBitsNumber      |\
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8006830:	431a      	orrs	r2, r3
                        Init->MemoryDataWidth    |\
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	68db      	ldr	r3, [r3, #12]
                        Init->RowBitsNumber      |\
 8006836:	431a      	orrs	r2, r3
                        Init->InternalBankNumber |\
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	691b      	ldr	r3, [r3, #16]
                        Init->MemoryDataWidth    |\
 800683c:	431a      	orrs	r2, r3
                        Init->CASLatency         |\
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	695b      	ldr	r3, [r3, #20]
                        Init->InternalBankNumber |\
 8006842:	431a      	orrs	r2, r3
                        Init->WriteProtection    |\
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	699b      	ldr	r3, [r3, #24]
                        Init->CASLatency         |\
 8006848:	431a      	orrs	r2, r3
                        Init->SDClockPeriod      |\
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	69db      	ldr	r3, [r3, #28]
                        Init->WriteProtection    |\
 800684e:	431a      	orrs	r2, r3
                        Init->ReadBurst          |\
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	6a1b      	ldr	r3, [r3, #32]
                        Init->SDClockPeriod      |\
 8006854:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay
 8006856:	683b      	ldr	r3, [r7, #0]
 8006858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 800685a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	4313      	orrs	r3, r2
 8006860:	60fb      	str	r3, [r7, #12]
                        );                                      
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	601a      	str	r2, [r3, #0]
 8006868:	e032      	b.n	80068d0 <FMC_SDRAM_Init+0xd0>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	60fb      	str	r3, [r7, #12]
    
    /* Clear SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006876:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8006878:	683b      	ldr	r3, [r7, #0]
 800687a:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 800687c:	683b      	ldr	r3, [r7, #0]
 800687e:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8006880:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);
 8006882:	683b      	ldr	r3, [r7, #0]
 8006884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 8006886:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 8006888:	68fa      	ldr	r2, [r7, #12]
 800688a:	4313      	orrs	r3, r2
 800688c:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 8006894:	68ba      	ldr	r2, [r7, #8]
 8006896:	4b12      	ldr	r3, [pc, #72]	; (80068e0 <FMC_SDRAM_Init+0xe0>)
 8006898:	4013      	ands	r3, r2
 800689a:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP   | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber       |\
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80068a4:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth     |\
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber       |\
 80068aa:	431a      	orrs	r2, r3
                       Init->InternalBankNumber  |\
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth     |\
 80068b0:	431a      	orrs	r2, r3
                       Init->CASLatency          |\
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber  |\
 80068b6:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 80068b8:	683b      	ldr	r3, [r7, #0]
 80068ba:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency          |\
 80068bc:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80068be:	68ba      	ldr	r2, [r7, #8]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	68ba      	ldr	r2, [r7, #8]
 80068ce:	605a      	str	r2, [r3, #4]
  }
  
  return HAL_OK;
 80068d0:	2300      	movs	r3, #0
}
 80068d2:	4618      	mov	r0, r3
 80068d4:	3714      	adds	r7, #20
 80068d6:	46bd      	mov	sp, r7
 80068d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop
 80068e0:	ffff8000 	.word	0xffff8000

080068e4 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b087      	sub	sp, #28
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	60f8      	str	r0, [r7, #12]
 80068ec:	60b9      	str	r1, [r7, #8]
 80068ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0;
 80068f0:	2300      	movs	r3, #0
 80068f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0;
 80068f4:	2300      	movs	r3, #0
 80068f6:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2b01      	cmp	r3, #1
 80068fc:	d02e      	beq.n	800695c <FMC_SDRAM_Timing_Init+0x78>
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	689b      	ldr	r3, [r3, #8]
 8006902:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8006904:	697b      	ldr	r3, [r7, #20]
 8006906:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800690a:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	3b01      	subs	r3, #1
 8006918:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800691a:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	689b      	ldr	r3, [r3, #8]
 8006920:	3b01      	subs	r3, #1
 8006922:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4) |\
 8006924:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	68db      	ldr	r3, [r3, #12]
 800692a:	3b01      	subs	r3, #1
 800692c:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1) << 8)      |\
 800692e:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8006930:	68bb      	ldr	r3, [r7, #8]
 8006932:	691b      	ldr	r3, [r3, #16]
 8006934:	3b01      	subs	r3, #1
 8006936:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1) << 12)       |\
 8006938:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1) << 20)             |\
 800693a:	68bb      	ldr	r3, [r7, #8]
 800693c:	695b      	ldr	r3, [r3, #20]
 800693e:	3b01      	subs	r3, #1
 8006940:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1) <<16)    |\
 8006942:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	699b      	ldr	r3, [r3, #24]
 8006948:	3b01      	subs	r3, #1
 800694a:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800694c:	4313      	orrs	r3, r2
 800694e:	697a      	ldr	r2, [r7, #20]
 8006950:	4313      	orrs	r3, r2
 8006952:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	697a      	ldr	r2, [r7, #20]
 8006958:	609a      	str	r2, [r3, #8]
 800695a:	e039      	b.n	80069d0 <FMC_SDRAM_Timing_Init+0xec>
  }
  else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8006962:	697a      	ldr	r2, [r7, #20]
 8006964:	4b1e      	ldr	r3, [pc, #120]	; (80069e0 <FMC_SDRAM_Timing_Init+0xfc>)
 8006966:	4013      	ands	r3, r2
 8006968:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	68db      	ldr	r3, [r3, #12]
 800696e:	3b01      	subs	r3, #1
 8006970:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1) << 20)); 
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	695b      	ldr	r3, [r3, #20]
 8006976:	3b01      	subs	r3, #1
 8006978:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1) << 12)       |\
 800697a:	4313      	orrs	r3, r2
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	4313      	orrs	r3, r2
 8006980:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	68db      	ldr	r3, [r3, #12]
 8006986:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800698e:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	3b01      	subs	r3, #1
 800699c:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 800699e:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	3b01      	subs	r3, #1
 80069a6:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1) << 4)  |\
 80069a8:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1) <<16)     |\
 80069aa:	68bb      	ldr	r3, [r7, #8]
 80069ac:	691b      	ldr	r3, [r3, #16]
 80069ae:	3b01      	subs	r3, #1
 80069b0:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1) << 8)       |\
 80069b2:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1) << 24));   
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	3b01      	subs	r3, #1
 80069ba:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)(((Timing->LoadToActiveDelay)-1)           |\
 80069bc:	4313      	orrs	r3, r2
 80069be:	693a      	ldr	r2, [r7, #16]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	693a      	ldr	r2, [r7, #16]
 80069ce:	60da      	str	r2, [r3, #12]
  }
  
  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	371c      	adds	r7, #28
 80069d6:	46bd      	mov	sp, r7
 80069d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069dc:	4770      	bx	lr
 80069de:	bf00      	nop
 80069e0:	ff0f0fff 	.word	0xff0f0fff

080069e4 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 80069e4:	b480      	push	{r7}
 80069e6:	b087      	sub	sp, #28
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	60f8      	str	r0, [r7, #12]
 80069ec:	60b9      	str	r1, [r7, #8]
 80069ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0;
 80069f0:	2300      	movs	r3, #0
 80069f2:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80069f4:	68bb      	ldr	r3, [r7, #8]
 80069f6:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 80069fc:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1) << 5) |\
 80069fe:	68bb      	ldr	r3, [r7, #8]
 8006a00:	689b      	ldr	r3, [r3, #8]
 8006a02:	3b01      	subs	r3, #1
 8006a04:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8006a06:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9)
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	68db      	ldr	r3, [r3, #12]
 8006a0c:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	617b      	str	r3, [r7, #20]
                    );
    
  Device->SDCMR = tmpr;
 8006a12:	697a      	ldr	r2, [r7, #20]
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 8006a18:	2300      	movs	r3, #0
}
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	371c      	adds	r7, #28
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr

08006a26 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.       
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b083      	sub	sp, #12
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	6078      	str	r0, [r7, #4]
 8006a2e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	695a      	ldr	r2, [r3, #20]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	005b      	lsls	r3, r3, #1
 8006a38:	431a      	orrs	r2, r3
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 8006a3e:	2300      	movs	r3, #0
}
 8006a40:	4618      	mov	r0, r3
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <__errno>:
 8006a4c:	4b01      	ldr	r3, [pc, #4]	; (8006a54 <__errno+0x8>)
 8006a4e:	6818      	ldr	r0, [r3, #0]
 8006a50:	4770      	bx	lr
 8006a52:	bf00      	nop
 8006a54:	2000002c 	.word	0x2000002c

08006a58 <__libc_init_array>:
 8006a58:	b570      	push	{r4, r5, r6, lr}
 8006a5a:	4e0d      	ldr	r6, [pc, #52]	; (8006a90 <__libc_init_array+0x38>)
 8006a5c:	4c0d      	ldr	r4, [pc, #52]	; (8006a94 <__libc_init_array+0x3c>)
 8006a5e:	1ba4      	subs	r4, r4, r6
 8006a60:	10a4      	asrs	r4, r4, #2
 8006a62:	2500      	movs	r5, #0
 8006a64:	42a5      	cmp	r5, r4
 8006a66:	d109      	bne.n	8006a7c <__libc_init_array+0x24>
 8006a68:	4e0b      	ldr	r6, [pc, #44]	; (8006a98 <__libc_init_array+0x40>)
 8006a6a:	4c0c      	ldr	r4, [pc, #48]	; (8006a9c <__libc_init_array+0x44>)
 8006a6c:	f000 ff74 	bl	8007958 <_init>
 8006a70:	1ba4      	subs	r4, r4, r6
 8006a72:	10a4      	asrs	r4, r4, #2
 8006a74:	2500      	movs	r5, #0
 8006a76:	42a5      	cmp	r5, r4
 8006a78:	d105      	bne.n	8006a86 <__libc_init_array+0x2e>
 8006a7a:	bd70      	pop	{r4, r5, r6, pc}
 8006a7c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a80:	4798      	blx	r3
 8006a82:	3501      	adds	r5, #1
 8006a84:	e7ee      	b.n	8006a64 <__libc_init_array+0xc>
 8006a86:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006a8a:	4798      	blx	r3
 8006a8c:	3501      	adds	r5, #1
 8006a8e:	e7f2      	b.n	8006a76 <__libc_init_array+0x1e>
 8006a90:	08009584 	.word	0x08009584
 8006a94:	08009584 	.word	0x08009584
 8006a98:	08009584 	.word	0x08009584
 8006a9c:	08009588 	.word	0x08009588

08006aa0 <memcpy>:
 8006aa0:	b510      	push	{r4, lr}
 8006aa2:	1e43      	subs	r3, r0, #1
 8006aa4:	440a      	add	r2, r1
 8006aa6:	4291      	cmp	r1, r2
 8006aa8:	d100      	bne.n	8006aac <memcpy+0xc>
 8006aaa:	bd10      	pop	{r4, pc}
 8006aac:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006ab0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006ab4:	e7f7      	b.n	8006aa6 <memcpy+0x6>

08006ab6 <memset>:
 8006ab6:	4402      	add	r2, r0
 8006ab8:	4603      	mov	r3, r0
 8006aba:	4293      	cmp	r3, r2
 8006abc:	d100      	bne.n	8006ac0 <memset+0xa>
 8006abe:	4770      	bx	lr
 8006ac0:	f803 1b01 	strb.w	r1, [r3], #1
 8006ac4:	e7f9      	b.n	8006aba <memset+0x4>
	...

08006ac8 <iprintf>:
 8006ac8:	b40f      	push	{r0, r1, r2, r3}
 8006aca:	4b0a      	ldr	r3, [pc, #40]	; (8006af4 <iprintf+0x2c>)
 8006acc:	b513      	push	{r0, r1, r4, lr}
 8006ace:	681c      	ldr	r4, [r3, #0]
 8006ad0:	b124      	cbz	r4, 8006adc <iprintf+0x14>
 8006ad2:	69a3      	ldr	r3, [r4, #24]
 8006ad4:	b913      	cbnz	r3, 8006adc <iprintf+0x14>
 8006ad6:	4620      	mov	r0, r4
 8006ad8:	f000 fa22 	bl	8006f20 <__sinit>
 8006adc:	ab05      	add	r3, sp, #20
 8006ade:	9a04      	ldr	r2, [sp, #16]
 8006ae0:	68a1      	ldr	r1, [r4, #8]
 8006ae2:	9301      	str	r3, [sp, #4]
 8006ae4:	4620      	mov	r0, r4
 8006ae6:	f000 fbdb 	bl	80072a0 <_vfiprintf_r>
 8006aea:	b002      	add	sp, #8
 8006aec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006af0:	b004      	add	sp, #16
 8006af2:	4770      	bx	lr
 8006af4:	2000002c 	.word	0x2000002c

08006af8 <_puts_r>:
 8006af8:	b570      	push	{r4, r5, r6, lr}
 8006afa:	460e      	mov	r6, r1
 8006afc:	4605      	mov	r5, r0
 8006afe:	b118      	cbz	r0, 8006b08 <_puts_r+0x10>
 8006b00:	6983      	ldr	r3, [r0, #24]
 8006b02:	b90b      	cbnz	r3, 8006b08 <_puts_r+0x10>
 8006b04:	f000 fa0c 	bl	8006f20 <__sinit>
 8006b08:	69ab      	ldr	r3, [r5, #24]
 8006b0a:	68ac      	ldr	r4, [r5, #8]
 8006b0c:	b913      	cbnz	r3, 8006b14 <_puts_r+0x1c>
 8006b0e:	4628      	mov	r0, r5
 8006b10:	f000 fa06 	bl	8006f20 <__sinit>
 8006b14:	4b23      	ldr	r3, [pc, #140]	; (8006ba4 <_puts_r+0xac>)
 8006b16:	429c      	cmp	r4, r3
 8006b18:	d117      	bne.n	8006b4a <_puts_r+0x52>
 8006b1a:	686c      	ldr	r4, [r5, #4]
 8006b1c:	89a3      	ldrh	r3, [r4, #12]
 8006b1e:	071b      	lsls	r3, r3, #28
 8006b20:	d51d      	bpl.n	8006b5e <_puts_r+0x66>
 8006b22:	6923      	ldr	r3, [r4, #16]
 8006b24:	b1db      	cbz	r3, 8006b5e <_puts_r+0x66>
 8006b26:	3e01      	subs	r6, #1
 8006b28:	68a3      	ldr	r3, [r4, #8]
 8006b2a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b2e:	3b01      	subs	r3, #1
 8006b30:	60a3      	str	r3, [r4, #8]
 8006b32:	b9e9      	cbnz	r1, 8006b70 <_puts_r+0x78>
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	da2e      	bge.n	8006b96 <_puts_r+0x9e>
 8006b38:	4622      	mov	r2, r4
 8006b3a:	210a      	movs	r1, #10
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	f000 f83f 	bl	8006bc0 <__swbuf_r>
 8006b42:	3001      	adds	r0, #1
 8006b44:	d011      	beq.n	8006b6a <_puts_r+0x72>
 8006b46:	200a      	movs	r0, #10
 8006b48:	e011      	b.n	8006b6e <_puts_r+0x76>
 8006b4a:	4b17      	ldr	r3, [pc, #92]	; (8006ba8 <_puts_r+0xb0>)
 8006b4c:	429c      	cmp	r4, r3
 8006b4e:	d101      	bne.n	8006b54 <_puts_r+0x5c>
 8006b50:	68ac      	ldr	r4, [r5, #8]
 8006b52:	e7e3      	b.n	8006b1c <_puts_r+0x24>
 8006b54:	4b15      	ldr	r3, [pc, #84]	; (8006bac <_puts_r+0xb4>)
 8006b56:	429c      	cmp	r4, r3
 8006b58:	bf08      	it	eq
 8006b5a:	68ec      	ldreq	r4, [r5, #12]
 8006b5c:	e7de      	b.n	8006b1c <_puts_r+0x24>
 8006b5e:	4621      	mov	r1, r4
 8006b60:	4628      	mov	r0, r5
 8006b62:	f000 f87f 	bl	8006c64 <__swsetup_r>
 8006b66:	2800      	cmp	r0, #0
 8006b68:	d0dd      	beq.n	8006b26 <_puts_r+0x2e>
 8006b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b6e:	bd70      	pop	{r4, r5, r6, pc}
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	da04      	bge.n	8006b7e <_puts_r+0x86>
 8006b74:	69a2      	ldr	r2, [r4, #24]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	dc06      	bgt.n	8006b88 <_puts_r+0x90>
 8006b7a:	290a      	cmp	r1, #10
 8006b7c:	d004      	beq.n	8006b88 <_puts_r+0x90>
 8006b7e:	6823      	ldr	r3, [r4, #0]
 8006b80:	1c5a      	adds	r2, r3, #1
 8006b82:	6022      	str	r2, [r4, #0]
 8006b84:	7019      	strb	r1, [r3, #0]
 8006b86:	e7cf      	b.n	8006b28 <_puts_r+0x30>
 8006b88:	4622      	mov	r2, r4
 8006b8a:	4628      	mov	r0, r5
 8006b8c:	f000 f818 	bl	8006bc0 <__swbuf_r>
 8006b90:	3001      	adds	r0, #1
 8006b92:	d1c9      	bne.n	8006b28 <_puts_r+0x30>
 8006b94:	e7e9      	b.n	8006b6a <_puts_r+0x72>
 8006b96:	6823      	ldr	r3, [r4, #0]
 8006b98:	200a      	movs	r0, #10
 8006b9a:	1c5a      	adds	r2, r3, #1
 8006b9c:	6022      	str	r2, [r4, #0]
 8006b9e:	7018      	strb	r0, [r3, #0]
 8006ba0:	e7e5      	b.n	8006b6e <_puts_r+0x76>
 8006ba2:	bf00      	nop
 8006ba4:	08009508 	.word	0x08009508
 8006ba8:	08009528 	.word	0x08009528
 8006bac:	080094e8 	.word	0x080094e8

08006bb0 <puts>:
 8006bb0:	4b02      	ldr	r3, [pc, #8]	; (8006bbc <puts+0xc>)
 8006bb2:	4601      	mov	r1, r0
 8006bb4:	6818      	ldr	r0, [r3, #0]
 8006bb6:	f7ff bf9f 	b.w	8006af8 <_puts_r>
 8006bba:	bf00      	nop
 8006bbc:	2000002c 	.word	0x2000002c

08006bc0 <__swbuf_r>:
 8006bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006bc2:	460e      	mov	r6, r1
 8006bc4:	4614      	mov	r4, r2
 8006bc6:	4605      	mov	r5, r0
 8006bc8:	b118      	cbz	r0, 8006bd2 <__swbuf_r+0x12>
 8006bca:	6983      	ldr	r3, [r0, #24]
 8006bcc:	b90b      	cbnz	r3, 8006bd2 <__swbuf_r+0x12>
 8006bce:	f000 f9a7 	bl	8006f20 <__sinit>
 8006bd2:	4b21      	ldr	r3, [pc, #132]	; (8006c58 <__swbuf_r+0x98>)
 8006bd4:	429c      	cmp	r4, r3
 8006bd6:	d12a      	bne.n	8006c2e <__swbuf_r+0x6e>
 8006bd8:	686c      	ldr	r4, [r5, #4]
 8006bda:	69a3      	ldr	r3, [r4, #24]
 8006bdc:	60a3      	str	r3, [r4, #8]
 8006bde:	89a3      	ldrh	r3, [r4, #12]
 8006be0:	071a      	lsls	r2, r3, #28
 8006be2:	d52e      	bpl.n	8006c42 <__swbuf_r+0x82>
 8006be4:	6923      	ldr	r3, [r4, #16]
 8006be6:	b363      	cbz	r3, 8006c42 <__swbuf_r+0x82>
 8006be8:	6923      	ldr	r3, [r4, #16]
 8006bea:	6820      	ldr	r0, [r4, #0]
 8006bec:	1ac0      	subs	r0, r0, r3
 8006bee:	6963      	ldr	r3, [r4, #20]
 8006bf0:	b2f6      	uxtb	r6, r6
 8006bf2:	4283      	cmp	r3, r0
 8006bf4:	4637      	mov	r7, r6
 8006bf6:	dc04      	bgt.n	8006c02 <__swbuf_r+0x42>
 8006bf8:	4621      	mov	r1, r4
 8006bfa:	4628      	mov	r0, r5
 8006bfc:	f000 f926 	bl	8006e4c <_fflush_r>
 8006c00:	bb28      	cbnz	r0, 8006c4e <__swbuf_r+0x8e>
 8006c02:	68a3      	ldr	r3, [r4, #8]
 8006c04:	3b01      	subs	r3, #1
 8006c06:	60a3      	str	r3, [r4, #8]
 8006c08:	6823      	ldr	r3, [r4, #0]
 8006c0a:	1c5a      	adds	r2, r3, #1
 8006c0c:	6022      	str	r2, [r4, #0]
 8006c0e:	701e      	strb	r6, [r3, #0]
 8006c10:	6963      	ldr	r3, [r4, #20]
 8006c12:	3001      	adds	r0, #1
 8006c14:	4283      	cmp	r3, r0
 8006c16:	d004      	beq.n	8006c22 <__swbuf_r+0x62>
 8006c18:	89a3      	ldrh	r3, [r4, #12]
 8006c1a:	07db      	lsls	r3, r3, #31
 8006c1c:	d519      	bpl.n	8006c52 <__swbuf_r+0x92>
 8006c1e:	2e0a      	cmp	r6, #10
 8006c20:	d117      	bne.n	8006c52 <__swbuf_r+0x92>
 8006c22:	4621      	mov	r1, r4
 8006c24:	4628      	mov	r0, r5
 8006c26:	f000 f911 	bl	8006e4c <_fflush_r>
 8006c2a:	b190      	cbz	r0, 8006c52 <__swbuf_r+0x92>
 8006c2c:	e00f      	b.n	8006c4e <__swbuf_r+0x8e>
 8006c2e:	4b0b      	ldr	r3, [pc, #44]	; (8006c5c <__swbuf_r+0x9c>)
 8006c30:	429c      	cmp	r4, r3
 8006c32:	d101      	bne.n	8006c38 <__swbuf_r+0x78>
 8006c34:	68ac      	ldr	r4, [r5, #8]
 8006c36:	e7d0      	b.n	8006bda <__swbuf_r+0x1a>
 8006c38:	4b09      	ldr	r3, [pc, #36]	; (8006c60 <__swbuf_r+0xa0>)
 8006c3a:	429c      	cmp	r4, r3
 8006c3c:	bf08      	it	eq
 8006c3e:	68ec      	ldreq	r4, [r5, #12]
 8006c40:	e7cb      	b.n	8006bda <__swbuf_r+0x1a>
 8006c42:	4621      	mov	r1, r4
 8006c44:	4628      	mov	r0, r5
 8006c46:	f000 f80d 	bl	8006c64 <__swsetup_r>
 8006c4a:	2800      	cmp	r0, #0
 8006c4c:	d0cc      	beq.n	8006be8 <__swbuf_r+0x28>
 8006c4e:	f04f 37ff 	mov.w	r7, #4294967295
 8006c52:	4638      	mov	r0, r7
 8006c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006c56:	bf00      	nop
 8006c58:	08009508 	.word	0x08009508
 8006c5c:	08009528 	.word	0x08009528
 8006c60:	080094e8 	.word	0x080094e8

08006c64 <__swsetup_r>:
 8006c64:	4b32      	ldr	r3, [pc, #200]	; (8006d30 <__swsetup_r+0xcc>)
 8006c66:	b570      	push	{r4, r5, r6, lr}
 8006c68:	681d      	ldr	r5, [r3, #0]
 8006c6a:	4606      	mov	r6, r0
 8006c6c:	460c      	mov	r4, r1
 8006c6e:	b125      	cbz	r5, 8006c7a <__swsetup_r+0x16>
 8006c70:	69ab      	ldr	r3, [r5, #24]
 8006c72:	b913      	cbnz	r3, 8006c7a <__swsetup_r+0x16>
 8006c74:	4628      	mov	r0, r5
 8006c76:	f000 f953 	bl	8006f20 <__sinit>
 8006c7a:	4b2e      	ldr	r3, [pc, #184]	; (8006d34 <__swsetup_r+0xd0>)
 8006c7c:	429c      	cmp	r4, r3
 8006c7e:	d10f      	bne.n	8006ca0 <__swsetup_r+0x3c>
 8006c80:	686c      	ldr	r4, [r5, #4]
 8006c82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006c86:	b29a      	uxth	r2, r3
 8006c88:	0715      	lsls	r5, r2, #28
 8006c8a:	d42c      	bmi.n	8006ce6 <__swsetup_r+0x82>
 8006c8c:	06d0      	lsls	r0, r2, #27
 8006c8e:	d411      	bmi.n	8006cb4 <__swsetup_r+0x50>
 8006c90:	2209      	movs	r2, #9
 8006c92:	6032      	str	r2, [r6, #0]
 8006c94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c98:	81a3      	strh	r3, [r4, #12]
 8006c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9e:	e03e      	b.n	8006d1e <__swsetup_r+0xba>
 8006ca0:	4b25      	ldr	r3, [pc, #148]	; (8006d38 <__swsetup_r+0xd4>)
 8006ca2:	429c      	cmp	r4, r3
 8006ca4:	d101      	bne.n	8006caa <__swsetup_r+0x46>
 8006ca6:	68ac      	ldr	r4, [r5, #8]
 8006ca8:	e7eb      	b.n	8006c82 <__swsetup_r+0x1e>
 8006caa:	4b24      	ldr	r3, [pc, #144]	; (8006d3c <__swsetup_r+0xd8>)
 8006cac:	429c      	cmp	r4, r3
 8006cae:	bf08      	it	eq
 8006cb0:	68ec      	ldreq	r4, [r5, #12]
 8006cb2:	e7e6      	b.n	8006c82 <__swsetup_r+0x1e>
 8006cb4:	0751      	lsls	r1, r2, #29
 8006cb6:	d512      	bpl.n	8006cde <__swsetup_r+0x7a>
 8006cb8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cba:	b141      	cbz	r1, 8006cce <__swsetup_r+0x6a>
 8006cbc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006cc0:	4299      	cmp	r1, r3
 8006cc2:	d002      	beq.n	8006cca <__swsetup_r+0x66>
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	f000 fa19 	bl	80070fc <_free_r>
 8006cca:	2300      	movs	r3, #0
 8006ccc:	6363      	str	r3, [r4, #52]	; 0x34
 8006cce:	89a3      	ldrh	r3, [r4, #12]
 8006cd0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006cd4:	81a3      	strh	r3, [r4, #12]
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	6063      	str	r3, [r4, #4]
 8006cda:	6923      	ldr	r3, [r4, #16]
 8006cdc:	6023      	str	r3, [r4, #0]
 8006cde:	89a3      	ldrh	r3, [r4, #12]
 8006ce0:	f043 0308 	orr.w	r3, r3, #8
 8006ce4:	81a3      	strh	r3, [r4, #12]
 8006ce6:	6923      	ldr	r3, [r4, #16]
 8006ce8:	b94b      	cbnz	r3, 8006cfe <__swsetup_r+0x9a>
 8006cea:	89a3      	ldrh	r3, [r4, #12]
 8006cec:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006cf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006cf4:	d003      	beq.n	8006cfe <__swsetup_r+0x9a>
 8006cf6:	4621      	mov	r1, r4
 8006cf8:	4630      	mov	r0, r6
 8006cfa:	f000 f9bf 	bl	800707c <__smakebuf_r>
 8006cfe:	89a2      	ldrh	r2, [r4, #12]
 8006d00:	f012 0301 	ands.w	r3, r2, #1
 8006d04:	d00c      	beq.n	8006d20 <__swsetup_r+0xbc>
 8006d06:	2300      	movs	r3, #0
 8006d08:	60a3      	str	r3, [r4, #8]
 8006d0a:	6963      	ldr	r3, [r4, #20]
 8006d0c:	425b      	negs	r3, r3
 8006d0e:	61a3      	str	r3, [r4, #24]
 8006d10:	6923      	ldr	r3, [r4, #16]
 8006d12:	b953      	cbnz	r3, 8006d2a <__swsetup_r+0xc6>
 8006d14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d18:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006d1c:	d1ba      	bne.n	8006c94 <__swsetup_r+0x30>
 8006d1e:	bd70      	pop	{r4, r5, r6, pc}
 8006d20:	0792      	lsls	r2, r2, #30
 8006d22:	bf58      	it	pl
 8006d24:	6963      	ldrpl	r3, [r4, #20]
 8006d26:	60a3      	str	r3, [r4, #8]
 8006d28:	e7f2      	b.n	8006d10 <__swsetup_r+0xac>
 8006d2a:	2000      	movs	r0, #0
 8006d2c:	e7f7      	b.n	8006d1e <__swsetup_r+0xba>
 8006d2e:	bf00      	nop
 8006d30:	2000002c 	.word	0x2000002c
 8006d34:	08009508 	.word	0x08009508
 8006d38:	08009528 	.word	0x08009528
 8006d3c:	080094e8 	.word	0x080094e8

08006d40 <__sflush_r>:
 8006d40:	898a      	ldrh	r2, [r1, #12]
 8006d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d46:	4605      	mov	r5, r0
 8006d48:	0710      	lsls	r0, r2, #28
 8006d4a:	460c      	mov	r4, r1
 8006d4c:	d458      	bmi.n	8006e00 <__sflush_r+0xc0>
 8006d4e:	684b      	ldr	r3, [r1, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	dc05      	bgt.n	8006d60 <__sflush_r+0x20>
 8006d54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	dc02      	bgt.n	8006d60 <__sflush_r+0x20>
 8006d5a:	2000      	movs	r0, #0
 8006d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d62:	2e00      	cmp	r6, #0
 8006d64:	d0f9      	beq.n	8006d5a <__sflush_r+0x1a>
 8006d66:	2300      	movs	r3, #0
 8006d68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006d6c:	682f      	ldr	r7, [r5, #0]
 8006d6e:	6a21      	ldr	r1, [r4, #32]
 8006d70:	602b      	str	r3, [r5, #0]
 8006d72:	d032      	beq.n	8006dda <__sflush_r+0x9a>
 8006d74:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006d76:	89a3      	ldrh	r3, [r4, #12]
 8006d78:	075a      	lsls	r2, r3, #29
 8006d7a:	d505      	bpl.n	8006d88 <__sflush_r+0x48>
 8006d7c:	6863      	ldr	r3, [r4, #4]
 8006d7e:	1ac0      	subs	r0, r0, r3
 8006d80:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006d82:	b10b      	cbz	r3, 8006d88 <__sflush_r+0x48>
 8006d84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006d86:	1ac0      	subs	r0, r0, r3
 8006d88:	2300      	movs	r3, #0
 8006d8a:	4602      	mov	r2, r0
 8006d8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006d8e:	6a21      	ldr	r1, [r4, #32]
 8006d90:	4628      	mov	r0, r5
 8006d92:	47b0      	blx	r6
 8006d94:	1c43      	adds	r3, r0, #1
 8006d96:	89a3      	ldrh	r3, [r4, #12]
 8006d98:	d106      	bne.n	8006da8 <__sflush_r+0x68>
 8006d9a:	6829      	ldr	r1, [r5, #0]
 8006d9c:	291d      	cmp	r1, #29
 8006d9e:	d848      	bhi.n	8006e32 <__sflush_r+0xf2>
 8006da0:	4a29      	ldr	r2, [pc, #164]	; (8006e48 <__sflush_r+0x108>)
 8006da2:	40ca      	lsrs	r2, r1
 8006da4:	07d6      	lsls	r6, r2, #31
 8006da6:	d544      	bpl.n	8006e32 <__sflush_r+0xf2>
 8006da8:	2200      	movs	r2, #0
 8006daa:	6062      	str	r2, [r4, #4]
 8006dac:	04d9      	lsls	r1, r3, #19
 8006dae:	6922      	ldr	r2, [r4, #16]
 8006db0:	6022      	str	r2, [r4, #0]
 8006db2:	d504      	bpl.n	8006dbe <__sflush_r+0x7e>
 8006db4:	1c42      	adds	r2, r0, #1
 8006db6:	d101      	bne.n	8006dbc <__sflush_r+0x7c>
 8006db8:	682b      	ldr	r3, [r5, #0]
 8006dba:	b903      	cbnz	r3, 8006dbe <__sflush_r+0x7e>
 8006dbc:	6560      	str	r0, [r4, #84]	; 0x54
 8006dbe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dc0:	602f      	str	r7, [r5, #0]
 8006dc2:	2900      	cmp	r1, #0
 8006dc4:	d0c9      	beq.n	8006d5a <__sflush_r+0x1a>
 8006dc6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006dca:	4299      	cmp	r1, r3
 8006dcc:	d002      	beq.n	8006dd4 <__sflush_r+0x94>
 8006dce:	4628      	mov	r0, r5
 8006dd0:	f000 f994 	bl	80070fc <_free_r>
 8006dd4:	2000      	movs	r0, #0
 8006dd6:	6360      	str	r0, [r4, #52]	; 0x34
 8006dd8:	e7c0      	b.n	8006d5c <__sflush_r+0x1c>
 8006dda:	2301      	movs	r3, #1
 8006ddc:	4628      	mov	r0, r5
 8006dde:	47b0      	blx	r6
 8006de0:	1c41      	adds	r1, r0, #1
 8006de2:	d1c8      	bne.n	8006d76 <__sflush_r+0x36>
 8006de4:	682b      	ldr	r3, [r5, #0]
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d0c5      	beq.n	8006d76 <__sflush_r+0x36>
 8006dea:	2b1d      	cmp	r3, #29
 8006dec:	d001      	beq.n	8006df2 <__sflush_r+0xb2>
 8006dee:	2b16      	cmp	r3, #22
 8006df0:	d101      	bne.n	8006df6 <__sflush_r+0xb6>
 8006df2:	602f      	str	r7, [r5, #0]
 8006df4:	e7b1      	b.n	8006d5a <__sflush_r+0x1a>
 8006df6:	89a3      	ldrh	r3, [r4, #12]
 8006df8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006dfc:	81a3      	strh	r3, [r4, #12]
 8006dfe:	e7ad      	b.n	8006d5c <__sflush_r+0x1c>
 8006e00:	690f      	ldr	r7, [r1, #16]
 8006e02:	2f00      	cmp	r7, #0
 8006e04:	d0a9      	beq.n	8006d5a <__sflush_r+0x1a>
 8006e06:	0793      	lsls	r3, r2, #30
 8006e08:	680e      	ldr	r6, [r1, #0]
 8006e0a:	bf08      	it	eq
 8006e0c:	694b      	ldreq	r3, [r1, #20]
 8006e0e:	600f      	str	r7, [r1, #0]
 8006e10:	bf18      	it	ne
 8006e12:	2300      	movne	r3, #0
 8006e14:	eba6 0807 	sub.w	r8, r6, r7
 8006e18:	608b      	str	r3, [r1, #8]
 8006e1a:	f1b8 0f00 	cmp.w	r8, #0
 8006e1e:	dd9c      	ble.n	8006d5a <__sflush_r+0x1a>
 8006e20:	4643      	mov	r3, r8
 8006e22:	463a      	mov	r2, r7
 8006e24:	6a21      	ldr	r1, [r4, #32]
 8006e26:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006e28:	4628      	mov	r0, r5
 8006e2a:	47b0      	blx	r6
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	dc06      	bgt.n	8006e3e <__sflush_r+0xfe>
 8006e30:	89a3      	ldrh	r3, [r4, #12]
 8006e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006e36:	81a3      	strh	r3, [r4, #12]
 8006e38:	f04f 30ff 	mov.w	r0, #4294967295
 8006e3c:	e78e      	b.n	8006d5c <__sflush_r+0x1c>
 8006e3e:	4407      	add	r7, r0
 8006e40:	eba8 0800 	sub.w	r8, r8, r0
 8006e44:	e7e9      	b.n	8006e1a <__sflush_r+0xda>
 8006e46:	bf00      	nop
 8006e48:	20400001 	.word	0x20400001

08006e4c <_fflush_r>:
 8006e4c:	b538      	push	{r3, r4, r5, lr}
 8006e4e:	690b      	ldr	r3, [r1, #16]
 8006e50:	4605      	mov	r5, r0
 8006e52:	460c      	mov	r4, r1
 8006e54:	b1db      	cbz	r3, 8006e8e <_fflush_r+0x42>
 8006e56:	b118      	cbz	r0, 8006e60 <_fflush_r+0x14>
 8006e58:	6983      	ldr	r3, [r0, #24]
 8006e5a:	b90b      	cbnz	r3, 8006e60 <_fflush_r+0x14>
 8006e5c:	f000 f860 	bl	8006f20 <__sinit>
 8006e60:	4b0c      	ldr	r3, [pc, #48]	; (8006e94 <_fflush_r+0x48>)
 8006e62:	429c      	cmp	r4, r3
 8006e64:	d109      	bne.n	8006e7a <_fflush_r+0x2e>
 8006e66:	686c      	ldr	r4, [r5, #4]
 8006e68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e6c:	b17b      	cbz	r3, 8006e8e <_fflush_r+0x42>
 8006e6e:	4621      	mov	r1, r4
 8006e70:	4628      	mov	r0, r5
 8006e72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006e76:	f7ff bf63 	b.w	8006d40 <__sflush_r>
 8006e7a:	4b07      	ldr	r3, [pc, #28]	; (8006e98 <_fflush_r+0x4c>)
 8006e7c:	429c      	cmp	r4, r3
 8006e7e:	d101      	bne.n	8006e84 <_fflush_r+0x38>
 8006e80:	68ac      	ldr	r4, [r5, #8]
 8006e82:	e7f1      	b.n	8006e68 <_fflush_r+0x1c>
 8006e84:	4b05      	ldr	r3, [pc, #20]	; (8006e9c <_fflush_r+0x50>)
 8006e86:	429c      	cmp	r4, r3
 8006e88:	bf08      	it	eq
 8006e8a:	68ec      	ldreq	r4, [r5, #12]
 8006e8c:	e7ec      	b.n	8006e68 <_fflush_r+0x1c>
 8006e8e:	2000      	movs	r0, #0
 8006e90:	bd38      	pop	{r3, r4, r5, pc}
 8006e92:	bf00      	nop
 8006e94:	08009508 	.word	0x08009508
 8006e98:	08009528 	.word	0x08009528
 8006e9c:	080094e8 	.word	0x080094e8

08006ea0 <std>:
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	b510      	push	{r4, lr}
 8006ea4:	4604      	mov	r4, r0
 8006ea6:	e9c0 3300 	strd	r3, r3, [r0]
 8006eaa:	6083      	str	r3, [r0, #8]
 8006eac:	8181      	strh	r1, [r0, #12]
 8006eae:	6643      	str	r3, [r0, #100]	; 0x64
 8006eb0:	81c2      	strh	r2, [r0, #14]
 8006eb2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006eb6:	6183      	str	r3, [r0, #24]
 8006eb8:	4619      	mov	r1, r3
 8006eba:	2208      	movs	r2, #8
 8006ebc:	305c      	adds	r0, #92	; 0x5c
 8006ebe:	f7ff fdfa 	bl	8006ab6 <memset>
 8006ec2:	4b05      	ldr	r3, [pc, #20]	; (8006ed8 <std+0x38>)
 8006ec4:	6263      	str	r3, [r4, #36]	; 0x24
 8006ec6:	4b05      	ldr	r3, [pc, #20]	; (8006edc <std+0x3c>)
 8006ec8:	62a3      	str	r3, [r4, #40]	; 0x28
 8006eca:	4b05      	ldr	r3, [pc, #20]	; (8006ee0 <std+0x40>)
 8006ecc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006ece:	4b05      	ldr	r3, [pc, #20]	; (8006ee4 <std+0x44>)
 8006ed0:	6224      	str	r4, [r4, #32]
 8006ed2:	6323      	str	r3, [r4, #48]	; 0x30
 8006ed4:	bd10      	pop	{r4, pc}
 8006ed6:	bf00      	nop
 8006ed8:	080077fd 	.word	0x080077fd
 8006edc:	0800781f 	.word	0x0800781f
 8006ee0:	08007857 	.word	0x08007857
 8006ee4:	0800787b 	.word	0x0800787b

08006ee8 <_cleanup_r>:
 8006ee8:	4901      	ldr	r1, [pc, #4]	; (8006ef0 <_cleanup_r+0x8>)
 8006eea:	f000 b885 	b.w	8006ff8 <_fwalk_reent>
 8006eee:	bf00      	nop
 8006ef0:	08006e4d 	.word	0x08006e4d

08006ef4 <__sfmoreglue>:
 8006ef4:	b570      	push	{r4, r5, r6, lr}
 8006ef6:	1e4a      	subs	r2, r1, #1
 8006ef8:	2568      	movs	r5, #104	; 0x68
 8006efa:	4355      	muls	r5, r2
 8006efc:	460e      	mov	r6, r1
 8006efe:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006f02:	f000 f949 	bl	8007198 <_malloc_r>
 8006f06:	4604      	mov	r4, r0
 8006f08:	b140      	cbz	r0, 8006f1c <__sfmoreglue+0x28>
 8006f0a:	2100      	movs	r1, #0
 8006f0c:	e9c0 1600 	strd	r1, r6, [r0]
 8006f10:	300c      	adds	r0, #12
 8006f12:	60a0      	str	r0, [r4, #8]
 8006f14:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006f18:	f7ff fdcd 	bl	8006ab6 <memset>
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	bd70      	pop	{r4, r5, r6, pc}

08006f20 <__sinit>:
 8006f20:	6983      	ldr	r3, [r0, #24]
 8006f22:	b510      	push	{r4, lr}
 8006f24:	4604      	mov	r4, r0
 8006f26:	bb33      	cbnz	r3, 8006f76 <__sinit+0x56>
 8006f28:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8006f2c:	6503      	str	r3, [r0, #80]	; 0x50
 8006f2e:	4b12      	ldr	r3, [pc, #72]	; (8006f78 <__sinit+0x58>)
 8006f30:	4a12      	ldr	r2, [pc, #72]	; (8006f7c <__sinit+0x5c>)
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	6282      	str	r2, [r0, #40]	; 0x28
 8006f36:	4298      	cmp	r0, r3
 8006f38:	bf04      	itt	eq
 8006f3a:	2301      	moveq	r3, #1
 8006f3c:	6183      	streq	r3, [r0, #24]
 8006f3e:	f000 f81f 	bl	8006f80 <__sfp>
 8006f42:	6060      	str	r0, [r4, #4]
 8006f44:	4620      	mov	r0, r4
 8006f46:	f000 f81b 	bl	8006f80 <__sfp>
 8006f4a:	60a0      	str	r0, [r4, #8]
 8006f4c:	4620      	mov	r0, r4
 8006f4e:	f000 f817 	bl	8006f80 <__sfp>
 8006f52:	2200      	movs	r2, #0
 8006f54:	60e0      	str	r0, [r4, #12]
 8006f56:	2104      	movs	r1, #4
 8006f58:	6860      	ldr	r0, [r4, #4]
 8006f5a:	f7ff ffa1 	bl	8006ea0 <std>
 8006f5e:	2201      	movs	r2, #1
 8006f60:	2109      	movs	r1, #9
 8006f62:	68a0      	ldr	r0, [r4, #8]
 8006f64:	f7ff ff9c 	bl	8006ea0 <std>
 8006f68:	2202      	movs	r2, #2
 8006f6a:	2112      	movs	r1, #18
 8006f6c:	68e0      	ldr	r0, [r4, #12]
 8006f6e:	f7ff ff97 	bl	8006ea0 <std>
 8006f72:	2301      	movs	r3, #1
 8006f74:	61a3      	str	r3, [r4, #24]
 8006f76:	bd10      	pop	{r4, pc}
 8006f78:	080094e4 	.word	0x080094e4
 8006f7c:	08006ee9 	.word	0x08006ee9

08006f80 <__sfp>:
 8006f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f82:	4b1b      	ldr	r3, [pc, #108]	; (8006ff0 <__sfp+0x70>)
 8006f84:	681e      	ldr	r6, [r3, #0]
 8006f86:	69b3      	ldr	r3, [r6, #24]
 8006f88:	4607      	mov	r7, r0
 8006f8a:	b913      	cbnz	r3, 8006f92 <__sfp+0x12>
 8006f8c:	4630      	mov	r0, r6
 8006f8e:	f7ff ffc7 	bl	8006f20 <__sinit>
 8006f92:	3648      	adds	r6, #72	; 0x48
 8006f94:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006f98:	3b01      	subs	r3, #1
 8006f9a:	d503      	bpl.n	8006fa4 <__sfp+0x24>
 8006f9c:	6833      	ldr	r3, [r6, #0]
 8006f9e:	b133      	cbz	r3, 8006fae <__sfp+0x2e>
 8006fa0:	6836      	ldr	r6, [r6, #0]
 8006fa2:	e7f7      	b.n	8006f94 <__sfp+0x14>
 8006fa4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006fa8:	b16d      	cbz	r5, 8006fc6 <__sfp+0x46>
 8006faa:	3468      	adds	r4, #104	; 0x68
 8006fac:	e7f4      	b.n	8006f98 <__sfp+0x18>
 8006fae:	2104      	movs	r1, #4
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	f7ff ff9f 	bl	8006ef4 <__sfmoreglue>
 8006fb6:	6030      	str	r0, [r6, #0]
 8006fb8:	2800      	cmp	r0, #0
 8006fba:	d1f1      	bne.n	8006fa0 <__sfp+0x20>
 8006fbc:	230c      	movs	r3, #12
 8006fbe:	603b      	str	r3, [r7, #0]
 8006fc0:	4604      	mov	r4, r0
 8006fc2:	4620      	mov	r0, r4
 8006fc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fc6:	4b0b      	ldr	r3, [pc, #44]	; (8006ff4 <__sfp+0x74>)
 8006fc8:	6665      	str	r5, [r4, #100]	; 0x64
 8006fca:	e9c4 5500 	strd	r5, r5, [r4]
 8006fce:	60a5      	str	r5, [r4, #8]
 8006fd0:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8006fd4:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8006fd8:	2208      	movs	r2, #8
 8006fda:	4629      	mov	r1, r5
 8006fdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006fe0:	f7ff fd69 	bl	8006ab6 <memset>
 8006fe4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006fe8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006fec:	e7e9      	b.n	8006fc2 <__sfp+0x42>
 8006fee:	bf00      	nop
 8006ff0:	080094e4 	.word	0x080094e4
 8006ff4:	ffff0001 	.word	0xffff0001

08006ff8 <_fwalk_reent>:
 8006ff8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ffc:	4680      	mov	r8, r0
 8006ffe:	4689      	mov	r9, r1
 8007000:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007004:	2600      	movs	r6, #0
 8007006:	b914      	cbnz	r4, 800700e <_fwalk_reent+0x16>
 8007008:	4630      	mov	r0, r6
 800700a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800700e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8007012:	3f01      	subs	r7, #1
 8007014:	d501      	bpl.n	800701a <_fwalk_reent+0x22>
 8007016:	6824      	ldr	r4, [r4, #0]
 8007018:	e7f5      	b.n	8007006 <_fwalk_reent+0xe>
 800701a:	89ab      	ldrh	r3, [r5, #12]
 800701c:	2b01      	cmp	r3, #1
 800701e:	d907      	bls.n	8007030 <_fwalk_reent+0x38>
 8007020:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007024:	3301      	adds	r3, #1
 8007026:	d003      	beq.n	8007030 <_fwalk_reent+0x38>
 8007028:	4629      	mov	r1, r5
 800702a:	4640      	mov	r0, r8
 800702c:	47c8      	blx	r9
 800702e:	4306      	orrs	r6, r0
 8007030:	3568      	adds	r5, #104	; 0x68
 8007032:	e7ee      	b.n	8007012 <_fwalk_reent+0x1a>

08007034 <__swhatbuf_r>:
 8007034:	b570      	push	{r4, r5, r6, lr}
 8007036:	460e      	mov	r6, r1
 8007038:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800703c:	2900      	cmp	r1, #0
 800703e:	b096      	sub	sp, #88	; 0x58
 8007040:	4614      	mov	r4, r2
 8007042:	461d      	mov	r5, r3
 8007044:	da07      	bge.n	8007056 <__swhatbuf_r+0x22>
 8007046:	2300      	movs	r3, #0
 8007048:	602b      	str	r3, [r5, #0]
 800704a:	89b3      	ldrh	r3, [r6, #12]
 800704c:	061a      	lsls	r2, r3, #24
 800704e:	d410      	bmi.n	8007072 <__swhatbuf_r+0x3e>
 8007050:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007054:	e00e      	b.n	8007074 <__swhatbuf_r+0x40>
 8007056:	466a      	mov	r2, sp
 8007058:	f000 fc36 	bl	80078c8 <_fstat_r>
 800705c:	2800      	cmp	r0, #0
 800705e:	dbf2      	blt.n	8007046 <__swhatbuf_r+0x12>
 8007060:	9a01      	ldr	r2, [sp, #4]
 8007062:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007066:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800706a:	425a      	negs	r2, r3
 800706c:	415a      	adcs	r2, r3
 800706e:	602a      	str	r2, [r5, #0]
 8007070:	e7ee      	b.n	8007050 <__swhatbuf_r+0x1c>
 8007072:	2340      	movs	r3, #64	; 0x40
 8007074:	2000      	movs	r0, #0
 8007076:	6023      	str	r3, [r4, #0]
 8007078:	b016      	add	sp, #88	; 0x58
 800707a:	bd70      	pop	{r4, r5, r6, pc}

0800707c <__smakebuf_r>:
 800707c:	898b      	ldrh	r3, [r1, #12]
 800707e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007080:	079d      	lsls	r5, r3, #30
 8007082:	4606      	mov	r6, r0
 8007084:	460c      	mov	r4, r1
 8007086:	d507      	bpl.n	8007098 <__smakebuf_r+0x1c>
 8007088:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800708c:	6023      	str	r3, [r4, #0]
 800708e:	6123      	str	r3, [r4, #16]
 8007090:	2301      	movs	r3, #1
 8007092:	6163      	str	r3, [r4, #20]
 8007094:	b002      	add	sp, #8
 8007096:	bd70      	pop	{r4, r5, r6, pc}
 8007098:	ab01      	add	r3, sp, #4
 800709a:	466a      	mov	r2, sp
 800709c:	f7ff ffca 	bl	8007034 <__swhatbuf_r>
 80070a0:	9900      	ldr	r1, [sp, #0]
 80070a2:	4605      	mov	r5, r0
 80070a4:	4630      	mov	r0, r6
 80070a6:	f000 f877 	bl	8007198 <_malloc_r>
 80070aa:	b948      	cbnz	r0, 80070c0 <__smakebuf_r+0x44>
 80070ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070b0:	059a      	lsls	r2, r3, #22
 80070b2:	d4ef      	bmi.n	8007094 <__smakebuf_r+0x18>
 80070b4:	f023 0303 	bic.w	r3, r3, #3
 80070b8:	f043 0302 	orr.w	r3, r3, #2
 80070bc:	81a3      	strh	r3, [r4, #12]
 80070be:	e7e3      	b.n	8007088 <__smakebuf_r+0xc>
 80070c0:	4b0d      	ldr	r3, [pc, #52]	; (80070f8 <__smakebuf_r+0x7c>)
 80070c2:	62b3      	str	r3, [r6, #40]	; 0x28
 80070c4:	89a3      	ldrh	r3, [r4, #12]
 80070c6:	6020      	str	r0, [r4, #0]
 80070c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80070cc:	81a3      	strh	r3, [r4, #12]
 80070ce:	9b00      	ldr	r3, [sp, #0]
 80070d0:	6163      	str	r3, [r4, #20]
 80070d2:	9b01      	ldr	r3, [sp, #4]
 80070d4:	6120      	str	r0, [r4, #16]
 80070d6:	b15b      	cbz	r3, 80070f0 <__smakebuf_r+0x74>
 80070d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80070dc:	4630      	mov	r0, r6
 80070de:	f000 fc05 	bl	80078ec <_isatty_r>
 80070e2:	b128      	cbz	r0, 80070f0 <__smakebuf_r+0x74>
 80070e4:	89a3      	ldrh	r3, [r4, #12]
 80070e6:	f023 0303 	bic.w	r3, r3, #3
 80070ea:	f043 0301 	orr.w	r3, r3, #1
 80070ee:	81a3      	strh	r3, [r4, #12]
 80070f0:	89a3      	ldrh	r3, [r4, #12]
 80070f2:	431d      	orrs	r5, r3
 80070f4:	81a5      	strh	r5, [r4, #12]
 80070f6:	e7cd      	b.n	8007094 <__smakebuf_r+0x18>
 80070f8:	08006ee9 	.word	0x08006ee9

080070fc <_free_r>:
 80070fc:	b538      	push	{r3, r4, r5, lr}
 80070fe:	4605      	mov	r5, r0
 8007100:	2900      	cmp	r1, #0
 8007102:	d045      	beq.n	8007190 <_free_r+0x94>
 8007104:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007108:	1f0c      	subs	r4, r1, #4
 800710a:	2b00      	cmp	r3, #0
 800710c:	bfb8      	it	lt
 800710e:	18e4      	addlt	r4, r4, r3
 8007110:	f000 fc0e 	bl	8007930 <__malloc_lock>
 8007114:	4a1f      	ldr	r2, [pc, #124]	; (8007194 <_free_r+0x98>)
 8007116:	6813      	ldr	r3, [r2, #0]
 8007118:	4610      	mov	r0, r2
 800711a:	b933      	cbnz	r3, 800712a <_free_r+0x2e>
 800711c:	6063      	str	r3, [r4, #4]
 800711e:	6014      	str	r4, [r2, #0]
 8007120:	4628      	mov	r0, r5
 8007122:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007126:	f000 bc04 	b.w	8007932 <__malloc_unlock>
 800712a:	42a3      	cmp	r3, r4
 800712c:	d90c      	bls.n	8007148 <_free_r+0x4c>
 800712e:	6821      	ldr	r1, [r4, #0]
 8007130:	1862      	adds	r2, r4, r1
 8007132:	4293      	cmp	r3, r2
 8007134:	bf04      	itt	eq
 8007136:	681a      	ldreq	r2, [r3, #0]
 8007138:	685b      	ldreq	r3, [r3, #4]
 800713a:	6063      	str	r3, [r4, #4]
 800713c:	bf04      	itt	eq
 800713e:	1852      	addeq	r2, r2, r1
 8007140:	6022      	streq	r2, [r4, #0]
 8007142:	6004      	str	r4, [r0, #0]
 8007144:	e7ec      	b.n	8007120 <_free_r+0x24>
 8007146:	4613      	mov	r3, r2
 8007148:	685a      	ldr	r2, [r3, #4]
 800714a:	b10a      	cbz	r2, 8007150 <_free_r+0x54>
 800714c:	42a2      	cmp	r2, r4
 800714e:	d9fa      	bls.n	8007146 <_free_r+0x4a>
 8007150:	6819      	ldr	r1, [r3, #0]
 8007152:	1858      	adds	r0, r3, r1
 8007154:	42a0      	cmp	r0, r4
 8007156:	d10b      	bne.n	8007170 <_free_r+0x74>
 8007158:	6820      	ldr	r0, [r4, #0]
 800715a:	4401      	add	r1, r0
 800715c:	1858      	adds	r0, r3, r1
 800715e:	4282      	cmp	r2, r0
 8007160:	6019      	str	r1, [r3, #0]
 8007162:	d1dd      	bne.n	8007120 <_free_r+0x24>
 8007164:	6810      	ldr	r0, [r2, #0]
 8007166:	6852      	ldr	r2, [r2, #4]
 8007168:	605a      	str	r2, [r3, #4]
 800716a:	4401      	add	r1, r0
 800716c:	6019      	str	r1, [r3, #0]
 800716e:	e7d7      	b.n	8007120 <_free_r+0x24>
 8007170:	d902      	bls.n	8007178 <_free_r+0x7c>
 8007172:	230c      	movs	r3, #12
 8007174:	602b      	str	r3, [r5, #0]
 8007176:	e7d3      	b.n	8007120 <_free_r+0x24>
 8007178:	6820      	ldr	r0, [r4, #0]
 800717a:	1821      	adds	r1, r4, r0
 800717c:	428a      	cmp	r2, r1
 800717e:	bf04      	itt	eq
 8007180:	6811      	ldreq	r1, [r2, #0]
 8007182:	6852      	ldreq	r2, [r2, #4]
 8007184:	6062      	str	r2, [r4, #4]
 8007186:	bf04      	itt	eq
 8007188:	1809      	addeq	r1, r1, r0
 800718a:	6021      	streq	r1, [r4, #0]
 800718c:	605c      	str	r4, [r3, #4]
 800718e:	e7c7      	b.n	8007120 <_free_r+0x24>
 8007190:	bd38      	pop	{r3, r4, r5, pc}
 8007192:	bf00      	nop
 8007194:	20000238 	.word	0x20000238

08007198 <_malloc_r>:
 8007198:	b570      	push	{r4, r5, r6, lr}
 800719a:	1ccd      	adds	r5, r1, #3
 800719c:	f025 0503 	bic.w	r5, r5, #3
 80071a0:	3508      	adds	r5, #8
 80071a2:	2d0c      	cmp	r5, #12
 80071a4:	bf38      	it	cc
 80071a6:	250c      	movcc	r5, #12
 80071a8:	2d00      	cmp	r5, #0
 80071aa:	4606      	mov	r6, r0
 80071ac:	db01      	blt.n	80071b2 <_malloc_r+0x1a>
 80071ae:	42a9      	cmp	r1, r5
 80071b0:	d903      	bls.n	80071ba <_malloc_r+0x22>
 80071b2:	230c      	movs	r3, #12
 80071b4:	6033      	str	r3, [r6, #0]
 80071b6:	2000      	movs	r0, #0
 80071b8:	bd70      	pop	{r4, r5, r6, pc}
 80071ba:	f000 fbb9 	bl	8007930 <__malloc_lock>
 80071be:	4a21      	ldr	r2, [pc, #132]	; (8007244 <_malloc_r+0xac>)
 80071c0:	6814      	ldr	r4, [r2, #0]
 80071c2:	4621      	mov	r1, r4
 80071c4:	b991      	cbnz	r1, 80071ec <_malloc_r+0x54>
 80071c6:	4c20      	ldr	r4, [pc, #128]	; (8007248 <_malloc_r+0xb0>)
 80071c8:	6823      	ldr	r3, [r4, #0]
 80071ca:	b91b      	cbnz	r3, 80071d4 <_malloc_r+0x3c>
 80071cc:	4630      	mov	r0, r6
 80071ce:	f000 fb05 	bl	80077dc <_sbrk_r>
 80071d2:	6020      	str	r0, [r4, #0]
 80071d4:	4629      	mov	r1, r5
 80071d6:	4630      	mov	r0, r6
 80071d8:	f000 fb00 	bl	80077dc <_sbrk_r>
 80071dc:	1c43      	adds	r3, r0, #1
 80071de:	d124      	bne.n	800722a <_malloc_r+0x92>
 80071e0:	230c      	movs	r3, #12
 80071e2:	6033      	str	r3, [r6, #0]
 80071e4:	4630      	mov	r0, r6
 80071e6:	f000 fba4 	bl	8007932 <__malloc_unlock>
 80071ea:	e7e4      	b.n	80071b6 <_malloc_r+0x1e>
 80071ec:	680b      	ldr	r3, [r1, #0]
 80071ee:	1b5b      	subs	r3, r3, r5
 80071f0:	d418      	bmi.n	8007224 <_malloc_r+0x8c>
 80071f2:	2b0b      	cmp	r3, #11
 80071f4:	d90f      	bls.n	8007216 <_malloc_r+0x7e>
 80071f6:	600b      	str	r3, [r1, #0]
 80071f8:	50cd      	str	r5, [r1, r3]
 80071fa:	18cc      	adds	r4, r1, r3
 80071fc:	4630      	mov	r0, r6
 80071fe:	f000 fb98 	bl	8007932 <__malloc_unlock>
 8007202:	f104 000b 	add.w	r0, r4, #11
 8007206:	1d23      	adds	r3, r4, #4
 8007208:	f020 0007 	bic.w	r0, r0, #7
 800720c:	1ac3      	subs	r3, r0, r3
 800720e:	d0d3      	beq.n	80071b8 <_malloc_r+0x20>
 8007210:	425a      	negs	r2, r3
 8007212:	50e2      	str	r2, [r4, r3]
 8007214:	e7d0      	b.n	80071b8 <_malloc_r+0x20>
 8007216:	428c      	cmp	r4, r1
 8007218:	684b      	ldr	r3, [r1, #4]
 800721a:	bf16      	itet	ne
 800721c:	6063      	strne	r3, [r4, #4]
 800721e:	6013      	streq	r3, [r2, #0]
 8007220:	460c      	movne	r4, r1
 8007222:	e7eb      	b.n	80071fc <_malloc_r+0x64>
 8007224:	460c      	mov	r4, r1
 8007226:	6849      	ldr	r1, [r1, #4]
 8007228:	e7cc      	b.n	80071c4 <_malloc_r+0x2c>
 800722a:	1cc4      	adds	r4, r0, #3
 800722c:	f024 0403 	bic.w	r4, r4, #3
 8007230:	42a0      	cmp	r0, r4
 8007232:	d005      	beq.n	8007240 <_malloc_r+0xa8>
 8007234:	1a21      	subs	r1, r4, r0
 8007236:	4630      	mov	r0, r6
 8007238:	f000 fad0 	bl	80077dc <_sbrk_r>
 800723c:	3001      	adds	r0, #1
 800723e:	d0cf      	beq.n	80071e0 <_malloc_r+0x48>
 8007240:	6025      	str	r5, [r4, #0]
 8007242:	e7db      	b.n	80071fc <_malloc_r+0x64>
 8007244:	20000238 	.word	0x20000238
 8007248:	2000023c 	.word	0x2000023c

0800724c <__sfputc_r>:
 800724c:	6893      	ldr	r3, [r2, #8]
 800724e:	3b01      	subs	r3, #1
 8007250:	2b00      	cmp	r3, #0
 8007252:	b410      	push	{r4}
 8007254:	6093      	str	r3, [r2, #8]
 8007256:	da08      	bge.n	800726a <__sfputc_r+0x1e>
 8007258:	6994      	ldr	r4, [r2, #24]
 800725a:	42a3      	cmp	r3, r4
 800725c:	db01      	blt.n	8007262 <__sfputc_r+0x16>
 800725e:	290a      	cmp	r1, #10
 8007260:	d103      	bne.n	800726a <__sfputc_r+0x1e>
 8007262:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007266:	f7ff bcab 	b.w	8006bc0 <__swbuf_r>
 800726a:	6813      	ldr	r3, [r2, #0]
 800726c:	1c58      	adds	r0, r3, #1
 800726e:	6010      	str	r0, [r2, #0]
 8007270:	7019      	strb	r1, [r3, #0]
 8007272:	4608      	mov	r0, r1
 8007274:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007278:	4770      	bx	lr

0800727a <__sfputs_r>:
 800727a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800727c:	4606      	mov	r6, r0
 800727e:	460f      	mov	r7, r1
 8007280:	4614      	mov	r4, r2
 8007282:	18d5      	adds	r5, r2, r3
 8007284:	42ac      	cmp	r4, r5
 8007286:	d101      	bne.n	800728c <__sfputs_r+0x12>
 8007288:	2000      	movs	r0, #0
 800728a:	e007      	b.n	800729c <__sfputs_r+0x22>
 800728c:	463a      	mov	r2, r7
 800728e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007292:	4630      	mov	r0, r6
 8007294:	f7ff ffda 	bl	800724c <__sfputc_r>
 8007298:	1c43      	adds	r3, r0, #1
 800729a:	d1f3      	bne.n	8007284 <__sfputs_r+0xa>
 800729c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080072a0 <_vfiprintf_r>:
 80072a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80072a4:	460c      	mov	r4, r1
 80072a6:	b09d      	sub	sp, #116	; 0x74
 80072a8:	4617      	mov	r7, r2
 80072aa:	461d      	mov	r5, r3
 80072ac:	4606      	mov	r6, r0
 80072ae:	b118      	cbz	r0, 80072b8 <_vfiprintf_r+0x18>
 80072b0:	6983      	ldr	r3, [r0, #24]
 80072b2:	b90b      	cbnz	r3, 80072b8 <_vfiprintf_r+0x18>
 80072b4:	f7ff fe34 	bl	8006f20 <__sinit>
 80072b8:	4b7c      	ldr	r3, [pc, #496]	; (80074ac <_vfiprintf_r+0x20c>)
 80072ba:	429c      	cmp	r4, r3
 80072bc:	d158      	bne.n	8007370 <_vfiprintf_r+0xd0>
 80072be:	6874      	ldr	r4, [r6, #4]
 80072c0:	89a3      	ldrh	r3, [r4, #12]
 80072c2:	0718      	lsls	r0, r3, #28
 80072c4:	d55e      	bpl.n	8007384 <_vfiprintf_r+0xe4>
 80072c6:	6923      	ldr	r3, [r4, #16]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d05b      	beq.n	8007384 <_vfiprintf_r+0xe4>
 80072cc:	2300      	movs	r3, #0
 80072ce:	9309      	str	r3, [sp, #36]	; 0x24
 80072d0:	2320      	movs	r3, #32
 80072d2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80072d6:	2330      	movs	r3, #48	; 0x30
 80072d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80072dc:	9503      	str	r5, [sp, #12]
 80072de:	f04f 0b01 	mov.w	fp, #1
 80072e2:	46b8      	mov	r8, r7
 80072e4:	4645      	mov	r5, r8
 80072e6:	f815 3b01 	ldrb.w	r3, [r5], #1
 80072ea:	b10b      	cbz	r3, 80072f0 <_vfiprintf_r+0x50>
 80072ec:	2b25      	cmp	r3, #37	; 0x25
 80072ee:	d154      	bne.n	800739a <_vfiprintf_r+0xfa>
 80072f0:	ebb8 0a07 	subs.w	sl, r8, r7
 80072f4:	d00b      	beq.n	800730e <_vfiprintf_r+0x6e>
 80072f6:	4653      	mov	r3, sl
 80072f8:	463a      	mov	r2, r7
 80072fa:	4621      	mov	r1, r4
 80072fc:	4630      	mov	r0, r6
 80072fe:	f7ff ffbc 	bl	800727a <__sfputs_r>
 8007302:	3001      	adds	r0, #1
 8007304:	f000 80c2 	beq.w	800748c <_vfiprintf_r+0x1ec>
 8007308:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800730a:	4453      	add	r3, sl
 800730c:	9309      	str	r3, [sp, #36]	; 0x24
 800730e:	f898 3000 	ldrb.w	r3, [r8]
 8007312:	2b00      	cmp	r3, #0
 8007314:	f000 80ba 	beq.w	800748c <_vfiprintf_r+0x1ec>
 8007318:	2300      	movs	r3, #0
 800731a:	f04f 32ff 	mov.w	r2, #4294967295
 800731e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007322:	9304      	str	r3, [sp, #16]
 8007324:	9307      	str	r3, [sp, #28]
 8007326:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800732a:	931a      	str	r3, [sp, #104]	; 0x68
 800732c:	46a8      	mov	r8, r5
 800732e:	2205      	movs	r2, #5
 8007330:	f818 1b01 	ldrb.w	r1, [r8], #1
 8007334:	485e      	ldr	r0, [pc, #376]	; (80074b0 <_vfiprintf_r+0x210>)
 8007336:	f7f8 ff6b 	bl	8000210 <memchr>
 800733a:	9b04      	ldr	r3, [sp, #16]
 800733c:	bb78      	cbnz	r0, 800739e <_vfiprintf_r+0xfe>
 800733e:	06d9      	lsls	r1, r3, #27
 8007340:	bf44      	itt	mi
 8007342:	2220      	movmi	r2, #32
 8007344:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007348:	071a      	lsls	r2, r3, #28
 800734a:	bf44      	itt	mi
 800734c:	222b      	movmi	r2, #43	; 0x2b
 800734e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8007352:	782a      	ldrb	r2, [r5, #0]
 8007354:	2a2a      	cmp	r2, #42	; 0x2a
 8007356:	d02a      	beq.n	80073ae <_vfiprintf_r+0x10e>
 8007358:	9a07      	ldr	r2, [sp, #28]
 800735a:	46a8      	mov	r8, r5
 800735c:	2000      	movs	r0, #0
 800735e:	250a      	movs	r5, #10
 8007360:	4641      	mov	r1, r8
 8007362:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007366:	3b30      	subs	r3, #48	; 0x30
 8007368:	2b09      	cmp	r3, #9
 800736a:	d969      	bls.n	8007440 <_vfiprintf_r+0x1a0>
 800736c:	b360      	cbz	r0, 80073c8 <_vfiprintf_r+0x128>
 800736e:	e024      	b.n	80073ba <_vfiprintf_r+0x11a>
 8007370:	4b50      	ldr	r3, [pc, #320]	; (80074b4 <_vfiprintf_r+0x214>)
 8007372:	429c      	cmp	r4, r3
 8007374:	d101      	bne.n	800737a <_vfiprintf_r+0xda>
 8007376:	68b4      	ldr	r4, [r6, #8]
 8007378:	e7a2      	b.n	80072c0 <_vfiprintf_r+0x20>
 800737a:	4b4f      	ldr	r3, [pc, #316]	; (80074b8 <_vfiprintf_r+0x218>)
 800737c:	429c      	cmp	r4, r3
 800737e:	bf08      	it	eq
 8007380:	68f4      	ldreq	r4, [r6, #12]
 8007382:	e79d      	b.n	80072c0 <_vfiprintf_r+0x20>
 8007384:	4621      	mov	r1, r4
 8007386:	4630      	mov	r0, r6
 8007388:	f7ff fc6c 	bl	8006c64 <__swsetup_r>
 800738c:	2800      	cmp	r0, #0
 800738e:	d09d      	beq.n	80072cc <_vfiprintf_r+0x2c>
 8007390:	f04f 30ff 	mov.w	r0, #4294967295
 8007394:	b01d      	add	sp, #116	; 0x74
 8007396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800739a:	46a8      	mov	r8, r5
 800739c:	e7a2      	b.n	80072e4 <_vfiprintf_r+0x44>
 800739e:	4a44      	ldr	r2, [pc, #272]	; (80074b0 <_vfiprintf_r+0x210>)
 80073a0:	1a80      	subs	r0, r0, r2
 80073a2:	fa0b f000 	lsl.w	r0, fp, r0
 80073a6:	4318      	orrs	r0, r3
 80073a8:	9004      	str	r0, [sp, #16]
 80073aa:	4645      	mov	r5, r8
 80073ac:	e7be      	b.n	800732c <_vfiprintf_r+0x8c>
 80073ae:	9a03      	ldr	r2, [sp, #12]
 80073b0:	1d11      	adds	r1, r2, #4
 80073b2:	6812      	ldr	r2, [r2, #0]
 80073b4:	9103      	str	r1, [sp, #12]
 80073b6:	2a00      	cmp	r2, #0
 80073b8:	db01      	blt.n	80073be <_vfiprintf_r+0x11e>
 80073ba:	9207      	str	r2, [sp, #28]
 80073bc:	e004      	b.n	80073c8 <_vfiprintf_r+0x128>
 80073be:	4252      	negs	r2, r2
 80073c0:	f043 0302 	orr.w	r3, r3, #2
 80073c4:	9207      	str	r2, [sp, #28]
 80073c6:	9304      	str	r3, [sp, #16]
 80073c8:	f898 3000 	ldrb.w	r3, [r8]
 80073cc:	2b2e      	cmp	r3, #46	; 0x2e
 80073ce:	d10e      	bne.n	80073ee <_vfiprintf_r+0x14e>
 80073d0:	f898 3001 	ldrb.w	r3, [r8, #1]
 80073d4:	2b2a      	cmp	r3, #42	; 0x2a
 80073d6:	d138      	bne.n	800744a <_vfiprintf_r+0x1aa>
 80073d8:	9b03      	ldr	r3, [sp, #12]
 80073da:	1d1a      	adds	r2, r3, #4
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	9203      	str	r2, [sp, #12]
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	bfb8      	it	lt
 80073e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80073e8:	f108 0802 	add.w	r8, r8, #2
 80073ec:	9305      	str	r3, [sp, #20]
 80073ee:	4d33      	ldr	r5, [pc, #204]	; (80074bc <_vfiprintf_r+0x21c>)
 80073f0:	f898 1000 	ldrb.w	r1, [r8]
 80073f4:	2203      	movs	r2, #3
 80073f6:	4628      	mov	r0, r5
 80073f8:	f7f8 ff0a 	bl	8000210 <memchr>
 80073fc:	b140      	cbz	r0, 8007410 <_vfiprintf_r+0x170>
 80073fe:	2340      	movs	r3, #64	; 0x40
 8007400:	1b40      	subs	r0, r0, r5
 8007402:	fa03 f000 	lsl.w	r0, r3, r0
 8007406:	9b04      	ldr	r3, [sp, #16]
 8007408:	4303      	orrs	r3, r0
 800740a:	f108 0801 	add.w	r8, r8, #1
 800740e:	9304      	str	r3, [sp, #16]
 8007410:	f898 1000 	ldrb.w	r1, [r8]
 8007414:	482a      	ldr	r0, [pc, #168]	; (80074c0 <_vfiprintf_r+0x220>)
 8007416:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800741a:	2206      	movs	r2, #6
 800741c:	f108 0701 	add.w	r7, r8, #1
 8007420:	f7f8 fef6 	bl	8000210 <memchr>
 8007424:	2800      	cmp	r0, #0
 8007426:	d037      	beq.n	8007498 <_vfiprintf_r+0x1f8>
 8007428:	4b26      	ldr	r3, [pc, #152]	; (80074c4 <_vfiprintf_r+0x224>)
 800742a:	bb1b      	cbnz	r3, 8007474 <_vfiprintf_r+0x1d4>
 800742c:	9b03      	ldr	r3, [sp, #12]
 800742e:	3307      	adds	r3, #7
 8007430:	f023 0307 	bic.w	r3, r3, #7
 8007434:	3308      	adds	r3, #8
 8007436:	9303      	str	r3, [sp, #12]
 8007438:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800743a:	444b      	add	r3, r9
 800743c:	9309      	str	r3, [sp, #36]	; 0x24
 800743e:	e750      	b.n	80072e2 <_vfiprintf_r+0x42>
 8007440:	fb05 3202 	mla	r2, r5, r2, r3
 8007444:	2001      	movs	r0, #1
 8007446:	4688      	mov	r8, r1
 8007448:	e78a      	b.n	8007360 <_vfiprintf_r+0xc0>
 800744a:	2300      	movs	r3, #0
 800744c:	f108 0801 	add.w	r8, r8, #1
 8007450:	9305      	str	r3, [sp, #20]
 8007452:	4619      	mov	r1, r3
 8007454:	250a      	movs	r5, #10
 8007456:	4640      	mov	r0, r8
 8007458:	f810 2b01 	ldrb.w	r2, [r0], #1
 800745c:	3a30      	subs	r2, #48	; 0x30
 800745e:	2a09      	cmp	r2, #9
 8007460:	d903      	bls.n	800746a <_vfiprintf_r+0x1ca>
 8007462:	2b00      	cmp	r3, #0
 8007464:	d0c3      	beq.n	80073ee <_vfiprintf_r+0x14e>
 8007466:	9105      	str	r1, [sp, #20]
 8007468:	e7c1      	b.n	80073ee <_vfiprintf_r+0x14e>
 800746a:	fb05 2101 	mla	r1, r5, r1, r2
 800746e:	2301      	movs	r3, #1
 8007470:	4680      	mov	r8, r0
 8007472:	e7f0      	b.n	8007456 <_vfiprintf_r+0x1b6>
 8007474:	ab03      	add	r3, sp, #12
 8007476:	9300      	str	r3, [sp, #0]
 8007478:	4622      	mov	r2, r4
 800747a:	4b13      	ldr	r3, [pc, #76]	; (80074c8 <_vfiprintf_r+0x228>)
 800747c:	a904      	add	r1, sp, #16
 800747e:	4630      	mov	r0, r6
 8007480:	f3af 8000 	nop.w
 8007484:	f1b0 3fff 	cmp.w	r0, #4294967295
 8007488:	4681      	mov	r9, r0
 800748a:	d1d5      	bne.n	8007438 <_vfiprintf_r+0x198>
 800748c:	89a3      	ldrh	r3, [r4, #12]
 800748e:	065b      	lsls	r3, r3, #25
 8007490:	f53f af7e 	bmi.w	8007390 <_vfiprintf_r+0xf0>
 8007494:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007496:	e77d      	b.n	8007394 <_vfiprintf_r+0xf4>
 8007498:	ab03      	add	r3, sp, #12
 800749a:	9300      	str	r3, [sp, #0]
 800749c:	4622      	mov	r2, r4
 800749e:	4b0a      	ldr	r3, [pc, #40]	; (80074c8 <_vfiprintf_r+0x228>)
 80074a0:	a904      	add	r1, sp, #16
 80074a2:	4630      	mov	r0, r6
 80074a4:	f000 f888 	bl	80075b8 <_printf_i>
 80074a8:	e7ec      	b.n	8007484 <_vfiprintf_r+0x1e4>
 80074aa:	bf00      	nop
 80074ac:	08009508 	.word	0x08009508
 80074b0:	08009548 	.word	0x08009548
 80074b4:	08009528 	.word	0x08009528
 80074b8:	080094e8 	.word	0x080094e8
 80074bc:	0800954e 	.word	0x0800954e
 80074c0:	08009552 	.word	0x08009552
 80074c4:	00000000 	.word	0x00000000
 80074c8:	0800727b 	.word	0x0800727b

080074cc <_printf_common>:
 80074cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074d0:	4691      	mov	r9, r2
 80074d2:	461f      	mov	r7, r3
 80074d4:	688a      	ldr	r2, [r1, #8]
 80074d6:	690b      	ldr	r3, [r1, #16]
 80074d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074dc:	4293      	cmp	r3, r2
 80074de:	bfb8      	it	lt
 80074e0:	4613      	movlt	r3, r2
 80074e2:	f8c9 3000 	str.w	r3, [r9]
 80074e6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074ea:	4606      	mov	r6, r0
 80074ec:	460c      	mov	r4, r1
 80074ee:	b112      	cbz	r2, 80074f6 <_printf_common+0x2a>
 80074f0:	3301      	adds	r3, #1
 80074f2:	f8c9 3000 	str.w	r3, [r9]
 80074f6:	6823      	ldr	r3, [r4, #0]
 80074f8:	0699      	lsls	r1, r3, #26
 80074fa:	bf42      	ittt	mi
 80074fc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007500:	3302      	addmi	r3, #2
 8007502:	f8c9 3000 	strmi.w	r3, [r9]
 8007506:	6825      	ldr	r5, [r4, #0]
 8007508:	f015 0506 	ands.w	r5, r5, #6
 800750c:	d107      	bne.n	800751e <_printf_common+0x52>
 800750e:	f104 0a19 	add.w	sl, r4, #25
 8007512:	68e3      	ldr	r3, [r4, #12]
 8007514:	f8d9 2000 	ldr.w	r2, [r9]
 8007518:	1a9b      	subs	r3, r3, r2
 800751a:	42ab      	cmp	r3, r5
 800751c:	dc28      	bgt.n	8007570 <_printf_common+0xa4>
 800751e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007522:	6822      	ldr	r2, [r4, #0]
 8007524:	3300      	adds	r3, #0
 8007526:	bf18      	it	ne
 8007528:	2301      	movne	r3, #1
 800752a:	0692      	lsls	r2, r2, #26
 800752c:	d42d      	bmi.n	800758a <_printf_common+0xbe>
 800752e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007532:	4639      	mov	r1, r7
 8007534:	4630      	mov	r0, r6
 8007536:	47c0      	blx	r8
 8007538:	3001      	adds	r0, #1
 800753a:	d020      	beq.n	800757e <_printf_common+0xb2>
 800753c:	6823      	ldr	r3, [r4, #0]
 800753e:	68e5      	ldr	r5, [r4, #12]
 8007540:	f8d9 2000 	ldr.w	r2, [r9]
 8007544:	f003 0306 	and.w	r3, r3, #6
 8007548:	2b04      	cmp	r3, #4
 800754a:	bf08      	it	eq
 800754c:	1aad      	subeq	r5, r5, r2
 800754e:	68a3      	ldr	r3, [r4, #8]
 8007550:	6922      	ldr	r2, [r4, #16]
 8007552:	bf0c      	ite	eq
 8007554:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007558:	2500      	movne	r5, #0
 800755a:	4293      	cmp	r3, r2
 800755c:	bfc4      	itt	gt
 800755e:	1a9b      	subgt	r3, r3, r2
 8007560:	18ed      	addgt	r5, r5, r3
 8007562:	f04f 0900 	mov.w	r9, #0
 8007566:	341a      	adds	r4, #26
 8007568:	454d      	cmp	r5, r9
 800756a:	d11a      	bne.n	80075a2 <_printf_common+0xd6>
 800756c:	2000      	movs	r0, #0
 800756e:	e008      	b.n	8007582 <_printf_common+0xb6>
 8007570:	2301      	movs	r3, #1
 8007572:	4652      	mov	r2, sl
 8007574:	4639      	mov	r1, r7
 8007576:	4630      	mov	r0, r6
 8007578:	47c0      	blx	r8
 800757a:	3001      	adds	r0, #1
 800757c:	d103      	bne.n	8007586 <_printf_common+0xba>
 800757e:	f04f 30ff 	mov.w	r0, #4294967295
 8007582:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007586:	3501      	adds	r5, #1
 8007588:	e7c3      	b.n	8007512 <_printf_common+0x46>
 800758a:	18e1      	adds	r1, r4, r3
 800758c:	1c5a      	adds	r2, r3, #1
 800758e:	2030      	movs	r0, #48	; 0x30
 8007590:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007594:	4422      	add	r2, r4
 8007596:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800759a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800759e:	3302      	adds	r3, #2
 80075a0:	e7c5      	b.n	800752e <_printf_common+0x62>
 80075a2:	2301      	movs	r3, #1
 80075a4:	4622      	mov	r2, r4
 80075a6:	4639      	mov	r1, r7
 80075a8:	4630      	mov	r0, r6
 80075aa:	47c0      	blx	r8
 80075ac:	3001      	adds	r0, #1
 80075ae:	d0e6      	beq.n	800757e <_printf_common+0xb2>
 80075b0:	f109 0901 	add.w	r9, r9, #1
 80075b4:	e7d8      	b.n	8007568 <_printf_common+0x9c>
	...

080075b8 <_printf_i>:
 80075b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80075bc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80075c0:	460c      	mov	r4, r1
 80075c2:	7e09      	ldrb	r1, [r1, #24]
 80075c4:	b085      	sub	sp, #20
 80075c6:	296e      	cmp	r1, #110	; 0x6e
 80075c8:	4617      	mov	r7, r2
 80075ca:	4606      	mov	r6, r0
 80075cc:	4698      	mov	r8, r3
 80075ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80075d0:	f000 80b3 	beq.w	800773a <_printf_i+0x182>
 80075d4:	d822      	bhi.n	800761c <_printf_i+0x64>
 80075d6:	2963      	cmp	r1, #99	; 0x63
 80075d8:	d036      	beq.n	8007648 <_printf_i+0x90>
 80075da:	d80a      	bhi.n	80075f2 <_printf_i+0x3a>
 80075dc:	2900      	cmp	r1, #0
 80075de:	f000 80b9 	beq.w	8007754 <_printf_i+0x19c>
 80075e2:	2958      	cmp	r1, #88	; 0x58
 80075e4:	f000 8083 	beq.w	80076ee <_printf_i+0x136>
 80075e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075ec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80075f0:	e032      	b.n	8007658 <_printf_i+0xa0>
 80075f2:	2964      	cmp	r1, #100	; 0x64
 80075f4:	d001      	beq.n	80075fa <_printf_i+0x42>
 80075f6:	2969      	cmp	r1, #105	; 0x69
 80075f8:	d1f6      	bne.n	80075e8 <_printf_i+0x30>
 80075fa:	6820      	ldr	r0, [r4, #0]
 80075fc:	6813      	ldr	r3, [r2, #0]
 80075fe:	0605      	lsls	r5, r0, #24
 8007600:	f103 0104 	add.w	r1, r3, #4
 8007604:	d52a      	bpl.n	800765c <_printf_i+0xa4>
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	6011      	str	r1, [r2, #0]
 800760a:	2b00      	cmp	r3, #0
 800760c:	da03      	bge.n	8007616 <_printf_i+0x5e>
 800760e:	222d      	movs	r2, #45	; 0x2d
 8007610:	425b      	negs	r3, r3
 8007612:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007616:	486f      	ldr	r0, [pc, #444]	; (80077d4 <_printf_i+0x21c>)
 8007618:	220a      	movs	r2, #10
 800761a:	e039      	b.n	8007690 <_printf_i+0xd8>
 800761c:	2973      	cmp	r1, #115	; 0x73
 800761e:	f000 809d 	beq.w	800775c <_printf_i+0x1a4>
 8007622:	d808      	bhi.n	8007636 <_printf_i+0x7e>
 8007624:	296f      	cmp	r1, #111	; 0x6f
 8007626:	d020      	beq.n	800766a <_printf_i+0xb2>
 8007628:	2970      	cmp	r1, #112	; 0x70
 800762a:	d1dd      	bne.n	80075e8 <_printf_i+0x30>
 800762c:	6823      	ldr	r3, [r4, #0]
 800762e:	f043 0320 	orr.w	r3, r3, #32
 8007632:	6023      	str	r3, [r4, #0]
 8007634:	e003      	b.n	800763e <_printf_i+0x86>
 8007636:	2975      	cmp	r1, #117	; 0x75
 8007638:	d017      	beq.n	800766a <_printf_i+0xb2>
 800763a:	2978      	cmp	r1, #120	; 0x78
 800763c:	d1d4      	bne.n	80075e8 <_printf_i+0x30>
 800763e:	2378      	movs	r3, #120	; 0x78
 8007640:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007644:	4864      	ldr	r0, [pc, #400]	; (80077d8 <_printf_i+0x220>)
 8007646:	e055      	b.n	80076f4 <_printf_i+0x13c>
 8007648:	6813      	ldr	r3, [r2, #0]
 800764a:	1d19      	adds	r1, r3, #4
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	6011      	str	r1, [r2, #0]
 8007650:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007654:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007658:	2301      	movs	r3, #1
 800765a:	e08c      	b.n	8007776 <_printf_i+0x1be>
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	6011      	str	r1, [r2, #0]
 8007660:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007664:	bf18      	it	ne
 8007666:	b21b      	sxthne	r3, r3
 8007668:	e7cf      	b.n	800760a <_printf_i+0x52>
 800766a:	6813      	ldr	r3, [r2, #0]
 800766c:	6825      	ldr	r5, [r4, #0]
 800766e:	1d18      	adds	r0, r3, #4
 8007670:	6010      	str	r0, [r2, #0]
 8007672:	0628      	lsls	r0, r5, #24
 8007674:	d501      	bpl.n	800767a <_printf_i+0xc2>
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	e002      	b.n	8007680 <_printf_i+0xc8>
 800767a:	0668      	lsls	r0, r5, #25
 800767c:	d5fb      	bpl.n	8007676 <_printf_i+0xbe>
 800767e:	881b      	ldrh	r3, [r3, #0]
 8007680:	4854      	ldr	r0, [pc, #336]	; (80077d4 <_printf_i+0x21c>)
 8007682:	296f      	cmp	r1, #111	; 0x6f
 8007684:	bf14      	ite	ne
 8007686:	220a      	movne	r2, #10
 8007688:	2208      	moveq	r2, #8
 800768a:	2100      	movs	r1, #0
 800768c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007690:	6865      	ldr	r5, [r4, #4]
 8007692:	60a5      	str	r5, [r4, #8]
 8007694:	2d00      	cmp	r5, #0
 8007696:	f2c0 8095 	blt.w	80077c4 <_printf_i+0x20c>
 800769a:	6821      	ldr	r1, [r4, #0]
 800769c:	f021 0104 	bic.w	r1, r1, #4
 80076a0:	6021      	str	r1, [r4, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d13d      	bne.n	8007722 <_printf_i+0x16a>
 80076a6:	2d00      	cmp	r5, #0
 80076a8:	f040 808e 	bne.w	80077c8 <_printf_i+0x210>
 80076ac:	4665      	mov	r5, ip
 80076ae:	2a08      	cmp	r2, #8
 80076b0:	d10b      	bne.n	80076ca <_printf_i+0x112>
 80076b2:	6823      	ldr	r3, [r4, #0]
 80076b4:	07db      	lsls	r3, r3, #31
 80076b6:	d508      	bpl.n	80076ca <_printf_i+0x112>
 80076b8:	6923      	ldr	r3, [r4, #16]
 80076ba:	6862      	ldr	r2, [r4, #4]
 80076bc:	429a      	cmp	r2, r3
 80076be:	bfde      	ittt	le
 80076c0:	2330      	movle	r3, #48	; 0x30
 80076c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076ca:	ebac 0305 	sub.w	r3, ip, r5
 80076ce:	6123      	str	r3, [r4, #16]
 80076d0:	f8cd 8000 	str.w	r8, [sp]
 80076d4:	463b      	mov	r3, r7
 80076d6:	aa03      	add	r2, sp, #12
 80076d8:	4621      	mov	r1, r4
 80076da:	4630      	mov	r0, r6
 80076dc:	f7ff fef6 	bl	80074cc <_printf_common>
 80076e0:	3001      	adds	r0, #1
 80076e2:	d14d      	bne.n	8007780 <_printf_i+0x1c8>
 80076e4:	f04f 30ff 	mov.w	r0, #4294967295
 80076e8:	b005      	add	sp, #20
 80076ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80076ee:	4839      	ldr	r0, [pc, #228]	; (80077d4 <_printf_i+0x21c>)
 80076f0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80076f4:	6813      	ldr	r3, [r2, #0]
 80076f6:	6821      	ldr	r1, [r4, #0]
 80076f8:	1d1d      	adds	r5, r3, #4
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	6015      	str	r5, [r2, #0]
 80076fe:	060a      	lsls	r2, r1, #24
 8007700:	d50b      	bpl.n	800771a <_printf_i+0x162>
 8007702:	07ca      	lsls	r2, r1, #31
 8007704:	bf44      	itt	mi
 8007706:	f041 0120 	orrmi.w	r1, r1, #32
 800770a:	6021      	strmi	r1, [r4, #0]
 800770c:	b91b      	cbnz	r3, 8007716 <_printf_i+0x15e>
 800770e:	6822      	ldr	r2, [r4, #0]
 8007710:	f022 0220 	bic.w	r2, r2, #32
 8007714:	6022      	str	r2, [r4, #0]
 8007716:	2210      	movs	r2, #16
 8007718:	e7b7      	b.n	800768a <_printf_i+0xd2>
 800771a:	064d      	lsls	r5, r1, #25
 800771c:	bf48      	it	mi
 800771e:	b29b      	uxthmi	r3, r3
 8007720:	e7ef      	b.n	8007702 <_printf_i+0x14a>
 8007722:	4665      	mov	r5, ip
 8007724:	fbb3 f1f2 	udiv	r1, r3, r2
 8007728:	fb02 3311 	mls	r3, r2, r1, r3
 800772c:	5cc3      	ldrb	r3, [r0, r3]
 800772e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007732:	460b      	mov	r3, r1
 8007734:	2900      	cmp	r1, #0
 8007736:	d1f5      	bne.n	8007724 <_printf_i+0x16c>
 8007738:	e7b9      	b.n	80076ae <_printf_i+0xf6>
 800773a:	6813      	ldr	r3, [r2, #0]
 800773c:	6825      	ldr	r5, [r4, #0]
 800773e:	6961      	ldr	r1, [r4, #20]
 8007740:	1d18      	adds	r0, r3, #4
 8007742:	6010      	str	r0, [r2, #0]
 8007744:	0628      	lsls	r0, r5, #24
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	d501      	bpl.n	800774e <_printf_i+0x196>
 800774a:	6019      	str	r1, [r3, #0]
 800774c:	e002      	b.n	8007754 <_printf_i+0x19c>
 800774e:	066a      	lsls	r2, r5, #25
 8007750:	d5fb      	bpl.n	800774a <_printf_i+0x192>
 8007752:	8019      	strh	r1, [r3, #0]
 8007754:	2300      	movs	r3, #0
 8007756:	6123      	str	r3, [r4, #16]
 8007758:	4665      	mov	r5, ip
 800775a:	e7b9      	b.n	80076d0 <_printf_i+0x118>
 800775c:	6813      	ldr	r3, [r2, #0]
 800775e:	1d19      	adds	r1, r3, #4
 8007760:	6011      	str	r1, [r2, #0]
 8007762:	681d      	ldr	r5, [r3, #0]
 8007764:	6862      	ldr	r2, [r4, #4]
 8007766:	2100      	movs	r1, #0
 8007768:	4628      	mov	r0, r5
 800776a:	f7f8 fd51 	bl	8000210 <memchr>
 800776e:	b108      	cbz	r0, 8007774 <_printf_i+0x1bc>
 8007770:	1b40      	subs	r0, r0, r5
 8007772:	6060      	str	r0, [r4, #4]
 8007774:	6863      	ldr	r3, [r4, #4]
 8007776:	6123      	str	r3, [r4, #16]
 8007778:	2300      	movs	r3, #0
 800777a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800777e:	e7a7      	b.n	80076d0 <_printf_i+0x118>
 8007780:	6923      	ldr	r3, [r4, #16]
 8007782:	462a      	mov	r2, r5
 8007784:	4639      	mov	r1, r7
 8007786:	4630      	mov	r0, r6
 8007788:	47c0      	blx	r8
 800778a:	3001      	adds	r0, #1
 800778c:	d0aa      	beq.n	80076e4 <_printf_i+0x12c>
 800778e:	6823      	ldr	r3, [r4, #0]
 8007790:	079b      	lsls	r3, r3, #30
 8007792:	d413      	bmi.n	80077bc <_printf_i+0x204>
 8007794:	68e0      	ldr	r0, [r4, #12]
 8007796:	9b03      	ldr	r3, [sp, #12]
 8007798:	4298      	cmp	r0, r3
 800779a:	bfb8      	it	lt
 800779c:	4618      	movlt	r0, r3
 800779e:	e7a3      	b.n	80076e8 <_printf_i+0x130>
 80077a0:	2301      	movs	r3, #1
 80077a2:	464a      	mov	r2, r9
 80077a4:	4639      	mov	r1, r7
 80077a6:	4630      	mov	r0, r6
 80077a8:	47c0      	blx	r8
 80077aa:	3001      	adds	r0, #1
 80077ac:	d09a      	beq.n	80076e4 <_printf_i+0x12c>
 80077ae:	3501      	adds	r5, #1
 80077b0:	68e3      	ldr	r3, [r4, #12]
 80077b2:	9a03      	ldr	r2, [sp, #12]
 80077b4:	1a9b      	subs	r3, r3, r2
 80077b6:	42ab      	cmp	r3, r5
 80077b8:	dcf2      	bgt.n	80077a0 <_printf_i+0x1e8>
 80077ba:	e7eb      	b.n	8007794 <_printf_i+0x1dc>
 80077bc:	2500      	movs	r5, #0
 80077be:	f104 0919 	add.w	r9, r4, #25
 80077c2:	e7f5      	b.n	80077b0 <_printf_i+0x1f8>
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d1ac      	bne.n	8007722 <_printf_i+0x16a>
 80077c8:	7803      	ldrb	r3, [r0, #0]
 80077ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80077ce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80077d2:	e76c      	b.n	80076ae <_printf_i+0xf6>
 80077d4:	08009559 	.word	0x08009559
 80077d8:	0800956a 	.word	0x0800956a

080077dc <_sbrk_r>:
 80077dc:	b538      	push	{r3, r4, r5, lr}
 80077de:	4c06      	ldr	r4, [pc, #24]	; (80077f8 <_sbrk_r+0x1c>)
 80077e0:	2300      	movs	r3, #0
 80077e2:	4605      	mov	r5, r0
 80077e4:	4608      	mov	r0, r1
 80077e6:	6023      	str	r3, [r4, #0]
 80077e8:	f7fb f936 	bl	8002a58 <_sbrk>
 80077ec:	1c43      	adds	r3, r0, #1
 80077ee:	d102      	bne.n	80077f6 <_sbrk_r+0x1a>
 80077f0:	6823      	ldr	r3, [r4, #0]
 80077f2:	b103      	cbz	r3, 80077f6 <_sbrk_r+0x1a>
 80077f4:	602b      	str	r3, [r5, #0]
 80077f6:	bd38      	pop	{r3, r4, r5, pc}
 80077f8:	20000514 	.word	0x20000514

080077fc <__sread>:
 80077fc:	b510      	push	{r4, lr}
 80077fe:	460c      	mov	r4, r1
 8007800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007804:	f000 f896 	bl	8007934 <_read_r>
 8007808:	2800      	cmp	r0, #0
 800780a:	bfab      	itete	ge
 800780c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800780e:	89a3      	ldrhlt	r3, [r4, #12]
 8007810:	181b      	addge	r3, r3, r0
 8007812:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007816:	bfac      	ite	ge
 8007818:	6563      	strge	r3, [r4, #84]	; 0x54
 800781a:	81a3      	strhlt	r3, [r4, #12]
 800781c:	bd10      	pop	{r4, pc}

0800781e <__swrite>:
 800781e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007822:	461f      	mov	r7, r3
 8007824:	898b      	ldrh	r3, [r1, #12]
 8007826:	05db      	lsls	r3, r3, #23
 8007828:	4605      	mov	r5, r0
 800782a:	460c      	mov	r4, r1
 800782c:	4616      	mov	r6, r2
 800782e:	d505      	bpl.n	800783c <__swrite+0x1e>
 8007830:	2302      	movs	r3, #2
 8007832:	2200      	movs	r2, #0
 8007834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007838:	f000 f868 	bl	800790c <_lseek_r>
 800783c:	89a3      	ldrh	r3, [r4, #12]
 800783e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007842:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007846:	81a3      	strh	r3, [r4, #12]
 8007848:	4632      	mov	r2, r6
 800784a:	463b      	mov	r3, r7
 800784c:	4628      	mov	r0, r5
 800784e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007852:	f000 b817 	b.w	8007884 <_write_r>

08007856 <__sseek>:
 8007856:	b510      	push	{r4, lr}
 8007858:	460c      	mov	r4, r1
 800785a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800785e:	f000 f855 	bl	800790c <_lseek_r>
 8007862:	1c43      	adds	r3, r0, #1
 8007864:	89a3      	ldrh	r3, [r4, #12]
 8007866:	bf15      	itete	ne
 8007868:	6560      	strne	r0, [r4, #84]	; 0x54
 800786a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800786e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007872:	81a3      	strheq	r3, [r4, #12]
 8007874:	bf18      	it	ne
 8007876:	81a3      	strhne	r3, [r4, #12]
 8007878:	bd10      	pop	{r4, pc}

0800787a <__sclose>:
 800787a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800787e:	f000 b813 	b.w	80078a8 <_close_r>
	...

08007884 <_write_r>:
 8007884:	b538      	push	{r3, r4, r5, lr}
 8007886:	4c07      	ldr	r4, [pc, #28]	; (80078a4 <_write_r+0x20>)
 8007888:	4605      	mov	r5, r0
 800788a:	4608      	mov	r0, r1
 800788c:	4611      	mov	r1, r2
 800788e:	2200      	movs	r2, #0
 8007890:	6022      	str	r2, [r4, #0]
 8007892:	461a      	mov	r2, r3
 8007894:	f7fb f88f 	bl	80029b6 <_write>
 8007898:	1c43      	adds	r3, r0, #1
 800789a:	d102      	bne.n	80078a2 <_write_r+0x1e>
 800789c:	6823      	ldr	r3, [r4, #0]
 800789e:	b103      	cbz	r3, 80078a2 <_write_r+0x1e>
 80078a0:	602b      	str	r3, [r5, #0]
 80078a2:	bd38      	pop	{r3, r4, r5, pc}
 80078a4:	20000514 	.word	0x20000514

080078a8 <_close_r>:
 80078a8:	b538      	push	{r3, r4, r5, lr}
 80078aa:	4c06      	ldr	r4, [pc, #24]	; (80078c4 <_close_r+0x1c>)
 80078ac:	2300      	movs	r3, #0
 80078ae:	4605      	mov	r5, r0
 80078b0:	4608      	mov	r0, r1
 80078b2:	6023      	str	r3, [r4, #0]
 80078b4:	f7fb f89b 	bl	80029ee <_close>
 80078b8:	1c43      	adds	r3, r0, #1
 80078ba:	d102      	bne.n	80078c2 <_close_r+0x1a>
 80078bc:	6823      	ldr	r3, [r4, #0]
 80078be:	b103      	cbz	r3, 80078c2 <_close_r+0x1a>
 80078c0:	602b      	str	r3, [r5, #0]
 80078c2:	bd38      	pop	{r3, r4, r5, pc}
 80078c4:	20000514 	.word	0x20000514

080078c8 <_fstat_r>:
 80078c8:	b538      	push	{r3, r4, r5, lr}
 80078ca:	4c07      	ldr	r4, [pc, #28]	; (80078e8 <_fstat_r+0x20>)
 80078cc:	2300      	movs	r3, #0
 80078ce:	4605      	mov	r5, r0
 80078d0:	4608      	mov	r0, r1
 80078d2:	4611      	mov	r1, r2
 80078d4:	6023      	str	r3, [r4, #0]
 80078d6:	f7fb f896 	bl	8002a06 <_fstat>
 80078da:	1c43      	adds	r3, r0, #1
 80078dc:	d102      	bne.n	80078e4 <_fstat_r+0x1c>
 80078de:	6823      	ldr	r3, [r4, #0]
 80078e0:	b103      	cbz	r3, 80078e4 <_fstat_r+0x1c>
 80078e2:	602b      	str	r3, [r5, #0]
 80078e4:	bd38      	pop	{r3, r4, r5, pc}
 80078e6:	bf00      	nop
 80078e8:	20000514 	.word	0x20000514

080078ec <_isatty_r>:
 80078ec:	b538      	push	{r3, r4, r5, lr}
 80078ee:	4c06      	ldr	r4, [pc, #24]	; (8007908 <_isatty_r+0x1c>)
 80078f0:	2300      	movs	r3, #0
 80078f2:	4605      	mov	r5, r0
 80078f4:	4608      	mov	r0, r1
 80078f6:	6023      	str	r3, [r4, #0]
 80078f8:	f7fb f895 	bl	8002a26 <_isatty>
 80078fc:	1c43      	adds	r3, r0, #1
 80078fe:	d102      	bne.n	8007906 <_isatty_r+0x1a>
 8007900:	6823      	ldr	r3, [r4, #0]
 8007902:	b103      	cbz	r3, 8007906 <_isatty_r+0x1a>
 8007904:	602b      	str	r3, [r5, #0]
 8007906:	bd38      	pop	{r3, r4, r5, pc}
 8007908:	20000514 	.word	0x20000514

0800790c <_lseek_r>:
 800790c:	b538      	push	{r3, r4, r5, lr}
 800790e:	4c07      	ldr	r4, [pc, #28]	; (800792c <_lseek_r+0x20>)
 8007910:	4605      	mov	r5, r0
 8007912:	4608      	mov	r0, r1
 8007914:	4611      	mov	r1, r2
 8007916:	2200      	movs	r2, #0
 8007918:	6022      	str	r2, [r4, #0]
 800791a:	461a      	mov	r2, r3
 800791c:	f7fb f88e 	bl	8002a3c <_lseek>
 8007920:	1c43      	adds	r3, r0, #1
 8007922:	d102      	bne.n	800792a <_lseek_r+0x1e>
 8007924:	6823      	ldr	r3, [r4, #0]
 8007926:	b103      	cbz	r3, 800792a <_lseek_r+0x1e>
 8007928:	602b      	str	r3, [r5, #0]
 800792a:	bd38      	pop	{r3, r4, r5, pc}
 800792c:	20000514 	.word	0x20000514

08007930 <__malloc_lock>:
 8007930:	4770      	bx	lr

08007932 <__malloc_unlock>:
 8007932:	4770      	bx	lr

08007934 <_read_r>:
 8007934:	b538      	push	{r3, r4, r5, lr}
 8007936:	4c07      	ldr	r4, [pc, #28]	; (8007954 <_read_r+0x20>)
 8007938:	4605      	mov	r5, r0
 800793a:	4608      	mov	r0, r1
 800793c:	4611      	mov	r1, r2
 800793e:	2200      	movs	r2, #0
 8007940:	6022      	str	r2, [r4, #0]
 8007942:	461a      	mov	r2, r3
 8007944:	f7fb f81a 	bl	800297c <_read>
 8007948:	1c43      	adds	r3, r0, #1
 800794a:	d102      	bne.n	8007952 <_read_r+0x1e>
 800794c:	6823      	ldr	r3, [r4, #0]
 800794e:	b103      	cbz	r3, 8007952 <_read_r+0x1e>
 8007950:	602b      	str	r3, [r5, #0]
 8007952:	bd38      	pop	{r3, r4, r5, pc}
 8007954:	20000514 	.word	0x20000514

08007958 <_init>:
 8007958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800795a:	bf00      	nop
 800795c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800795e:	bc08      	pop	{r3}
 8007960:	469e      	mov	lr, r3
 8007962:	4770      	bx	lr

08007964 <_fini>:
 8007964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007966:	bf00      	nop
 8007968:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800796a:	bc08      	pop	{r3}
 800796c:	469e      	mov	lr, r3
 800796e:	4770      	bx	lr
