processing_system7_bfm_v2_0_vl_rfs.v,verilog,processing_system7_bfm_v2_0_5,../../../../lab_6.srcs/sources_1/bd/tutorial_bd/ipshared/2527/hdl/processing_system7_bfm_v2_0_vl_rfs.v,incdir="$ref_dir/../../../../lab_6.srcs/sources_1/bd/tutorial_bd/ipshared/2527/hdl"incdir="../../../../lab_6.srcs/sources_1/bd/tutorial_bd/ipshared/2527/hdl"
tutorial_bd_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/tutorial_bd/ip/tutorial_bd_processing_system7_0_0/sim/tutorial_bd_processing_system7_0_0.v,incdir="$ref_dir/../../../../lab_6.srcs/sources_1/bd/tutorial_bd/ipshared/2527/hdl"incdir="../../../../lab_6.srcs/sources_1/bd/tutorial_bd/ipshared/2527/hdl"
tutorial_bd.v,verilog,xil_defaultlib,../../../bd/tutorial_bd/hdl/tutorial_bd.v,incdir="$ref_dir/../../../../lab_6.srcs/sources_1/bd/tutorial_bd/ipshared/2527/hdl"incdir="../../../../lab_6.srcs/sources_1/bd/tutorial_bd/ipshared/2527/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
