INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/MAZE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAZE
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PATTERN
ERROR: [VRFC 10-3805] use of undefined macro 'CYCLE_TIME' [C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v:61]
ERROR: [VRFC 10-4982] syntax error near '/' [C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v:61]
WARNING: [VRFC 10-2096] empty statement in always construct [C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v:61]
ERROR: [VRFC 10-4982] syntax error near ')' [C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v:310]
WARNING: [VRFC 10-1771] potential always loop found [C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v:61]
ERROR: [VRFC 10-2969] 'clk' is not a type [C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v:61]
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v:309]
WARNING: [VRFC 10-3522] missing or empty argument against format specification for 'display' [C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v:310]
ERROR: [VRFC 10-8530] module 'PATTERN' is ignored due to previous errors [C:/Users/jacky/Desktop/EECS_LAB_TRAINING/EECS_LAB_TRAINING/lab4/PATTERN.v:21]
