
*** Running vivado
    with args -log jtag_axi_test_seeg_top_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jtag_axi_test_seeg_top_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source jtag_axi_test_seeg_top_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ug3/Xilinx/Vivado/2023.1/data/ip'.
Command: synth_design -top jtag_axi_test_seeg_top_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9863
INFO: [Synth 8-11241] undeclared symbol 'MISO1_A_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:638]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_A_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:648]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_B_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:658]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_B_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:668]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_C_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:678]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_C_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:688]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_D_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:698]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_D_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:708]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_E_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:718]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_E_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:728]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_F_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:738]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_F_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:748]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_G_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:758]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_G_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:768]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_H_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:778]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_H_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:788]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_I_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:798]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_I_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:808]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_J_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:818]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_J_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:828]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_K_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:838]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_K_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:848]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_L_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:858]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_L_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:868]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_M_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:878]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_M_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:888]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_N_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:898]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_N_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:908]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_O_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:918]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_O_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:928]
INFO: [Synth 8-11241] undeclared symbol 'MISO1_P_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:938]
INFO: [Synth 8-11241] undeclared symbol 'MISO2_P_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:948]
INFO: [Synth 8-11241] undeclared symbol 'MISO_A_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:959]
INFO: [Synth 8-11241] undeclared symbol 'MISO_B_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:968]
INFO: [Synth 8-11241] undeclared symbol 'MISO_C_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:977]
INFO: [Synth 8-11241] undeclared symbol 'MISO_D_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:986]
INFO: [Synth 8-11241] undeclared symbol 'MISO_E_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:995]
INFO: [Synth 8-11241] undeclared symbol 'MISO_F_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1004]
INFO: [Synth 8-11241] undeclared symbol 'MISO_G_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1013]
INFO: [Synth 8-11241] undeclared symbol 'MISO_H_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1022]
INFO: [Synth 8-11241] undeclared symbol 'MISO_I_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1031]
INFO: [Synth 8-11241] undeclared symbol 'MISO_J_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1040]
INFO: [Synth 8-11241] undeclared symbol 'MISO_K_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1049]
INFO: [Synth 8-11241] undeclared symbol 'MISO_L_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1058]
INFO: [Synth 8-11241] undeclared symbol 'MISO_M_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1067]
INFO: [Synth 8-11241] undeclared symbol 'MISO_N_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1076]
INFO: [Synth 8-11241] undeclared symbol 'MISO_O_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1085]
INFO: [Synth 8-11241] undeclared symbol 'MISO_P_loopback', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1094]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO1_I', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:226]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO2_I', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:229]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO1_J', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:233]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO2_J', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:236]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO1_K', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:240]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO2_K', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:243]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO1_L', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:247]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO2_L', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:250]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO1_M', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:254]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO2_M', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:257]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO1_N', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:261]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO2_N', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:264]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO1_O', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:268]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO2_O', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:271]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO1_P', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:275]
INFO: [Synth 8-11241] undeclared symbol 'RHD_MISO2_P', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:278]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MISO_I', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:284]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MISO_J', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:288]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MISO_K', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:292]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MISO_L', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:296]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MISO_M', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:300]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MISO_N', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:304]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MISO_O', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:308]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MISO_P', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:312]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MOSI_I', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:320]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MOSI_J', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:324]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MOSI_K', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:328]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MOSI_L', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:332]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MOSI_M', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:336]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MOSI_N', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:340]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MOSI_O', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:344]
INFO: [Synth 8-11241] undeclared symbol 'RHS_MOSI_P', assumed default net type 'wire' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:348]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2560.957 ; gain = 259.828 ; free physical = 14064 ; free virtual = 19147
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'jtag_axi_test_seeg_top_0_0' [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_seeg_top_0_0/synth/jtag_axi_test_seeg_top_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'seeg_top' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_diff_to_single' [/home/ug3/Repos/ug3-seeg/src/rhd_diff_to_single.v:1]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/ug3/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/ug3/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:71783]
INFO: [Synth 8-6155] done synthesizing module 'rhd_diff_to_single' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_diff_to_single.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhs_single_diff_converter' [/home/ug3/Repos/ug3-seeg/src/rhs_single_diff_converter.v:1]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [/home/ug3/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/home/ug3/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:91135]
INFO: [Synth 8-6155] done synthesizing module 'rhs_single_diff_converter' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_single_diff_converter.v:1]
INFO: [Synth 8-6157] synthesizing module 'seeg' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/ug3/Repos/ug3-seeg/src/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [/home/ug3/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (0#1) [/home/ug3/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1529]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (0#1) [/home/ug3/Repos/ug3-seeg/src/clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/rhd_2048.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_master' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_master.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhd_spi_master.v:57]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_master' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_master.v:1]
INFO: [Synth 8-6157] synthesizing module 'fifo_16_to_64' [/home/ug3/Repos/ug3-seeg/ug3-seeg.runs/jtag_axi_test_seeg_top_0_0_synth_1/.Xil/Vivado-9767-ug3/realtime/fifo_16_to_64_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo_16_to_64' (0#1) [/home/ug3/Repos/ug3-seeg/ug3-seeg.runs/jtag_axi_test_seeg_top_0_0_synth_1/.Xil/Vivado-9767-ug3/realtime/fifo_16_to_64_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhd_2048.v:1173]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhd_2048.v:941]
INFO: [Synth 8-6155] done synthesizing module 'rhd_2048' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_2048.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_A1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:507]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_A2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:508]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_B1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:509]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_B2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:510]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_C1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:511]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_C2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:512]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_D1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:513]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_D2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:514]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_E1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:515]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_E2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:516]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_F1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:517]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_F2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:518]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_G1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:519]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_G2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:520]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_H1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:521]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_H2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:522]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_I1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:523]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_I2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:524]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_J1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:525]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_J2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:526]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_K1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:527]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_K2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:528]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_L1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:529]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_L2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:530]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_M1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:531]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_M2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:532]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_N1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:533]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_N2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:534]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_O1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:535]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_O2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:536]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_P1' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:537]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_P2' does not match port width (8) of module 'rhd_2048' [/home/ug3/Repos/ug3-seeg/src/seeg.v:538]
INFO: [Synth 8-6157] synthesizing module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:1]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_master' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_master.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_spi_master.v:51]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_master' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_master.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:572]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:798]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:839]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:945]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:1005]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:1065]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:1125]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:1803]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:720]
INFO: [Synth 8-6155] done synthesizing module 'rhs_256' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_A' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:616]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_B' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:617]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_C' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:618]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_D' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:619]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_E' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:620]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_F' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:621]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_G' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:622]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_H' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:623]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_I' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:624]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_J' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:625]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_K' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:626]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_L' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:627]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_M' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:628]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_N' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:629]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_O' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:630]
WARNING: [Synth 8-689] width (32) of port connection 'oversample_offset_P' does not match port width (8) of module 'rhs_256' [/home/ug3/Repos/ug3-seeg/src/seeg.v:631]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave' [/home/ug3/Repos/ug3-seeg/src/seeg.v:640]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized0' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized0' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized0' [/home/ug3/Repos/ug3-seeg/src/seeg.v:650]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized1' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized1' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized1' [/home/ug3/Repos/ug3-seeg/src/seeg.v:660]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized2' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized2' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized2' [/home/ug3/Repos/ug3-seeg/src/seeg.v:670]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized3' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized3' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized3' [/home/ug3/Repos/ug3-seeg/src/seeg.v:680]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized4' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized4' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized4' [/home/ug3/Repos/ug3-seeg/src/seeg.v:690]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized5' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized5' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized5' [/home/ug3/Repos/ug3-seeg/src/seeg.v:700]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized6' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized6' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized6' [/home/ug3/Repos/ug3-seeg/src/seeg.v:710]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized7' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized7' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized7' [/home/ug3/Repos/ug3-seeg/src/seeg.v:720]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized8' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized8' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized8' [/home/ug3/Repos/ug3-seeg/src/seeg.v:730]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized9' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized9' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized9' [/home/ug3/Repos/ug3-seeg/src/seeg.v:740]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized10' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized10' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized10' [/home/ug3/Repos/ug3-seeg/src/seeg.v:750]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized11' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized11' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized11' [/home/ug3/Repos/ug3-seeg/src/seeg.v:760]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized12' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized12' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized12' [/home/ug3/Repos/ug3-seeg/src/seeg.v:770]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized13' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized13' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized13' [/home/ug3/Repos/ug3-seeg/src/seeg.v:780]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized14' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized14' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized14' [/home/ug3/Repos/ug3-seeg/src/seeg.v:790]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized15' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized15' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized15' [/home/ug3/Repos/ug3-seeg/src/seeg.v:800]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized16' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized16' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized16' [/home/ug3/Repos/ug3-seeg/src/seeg.v:810]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized17' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized17' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized17' [/home/ug3/Repos/ug3-seeg/src/seeg.v:820]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized18' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized18' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized18' [/home/ug3/Repos/ug3-seeg/src/seeg.v:830]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized19' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized19' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized19' [/home/ug3/Repos/ug3-seeg/src/seeg.v:840]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized20' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized20' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized20' [/home/ug3/Repos/ug3-seeg/src/seeg.v:850]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized21' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized21' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized21' [/home/ug3/Repos/ug3-seeg/src/seeg.v:860]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized22' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized22' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized22' [/home/ug3/Repos/ug3-seeg/src/seeg.v:870]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized23' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized23' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized23' [/home/ug3/Repos/ug3-seeg/src/seeg.v:880]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized24' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized24' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized24' [/home/ug3/Repos/ug3-seeg/src/seeg.v:890]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized25' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized25' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized25' [/home/ug3/Repos/ug3-seeg/src/seeg.v:900]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized26' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized26' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized26' [/home/ug3/Repos/ug3-seeg/src/seeg.v:910]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized27' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized27' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized27' [/home/ug3/Repos/ug3-seeg/src/seeg.v:920]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized28' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized28' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized28' [/home/ug3/Repos/ug3-seeg/src/seeg.v:930]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized29' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized29' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized29' [/home/ug3/Repos/ug3-seeg/src/seeg.v:940]
INFO: [Synth 8-6157] synthesizing module 'rhd_spi_slave__parameterized30' [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-6090] variable 'clk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:43]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:52]
WARNING: [Synth 8-6090] variable 'sclk_counter' is written by both blocking and non-blocking assignments, entire logic could be removed [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:64]
INFO: [Synth 8-6155] done synthesizing module 'rhd_spi_slave__parameterized30' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (6) of module 'rhd_spi_slave__parameterized30' [/home/ug3/Repos/ug3-seeg/src/seeg.v:950]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave' [/home/ug3/Repos/ug3-seeg/src/seeg.v:961]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized0' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized0' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized0' [/home/ug3/Repos/ug3-seeg/src/seeg.v:970]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized1' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized1' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized1' [/home/ug3/Repos/ug3-seeg/src/seeg.v:979]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized2' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized2' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized2' [/home/ug3/Repos/ug3-seeg/src/seeg.v:988]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized3' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized3' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized3' [/home/ug3/Repos/ug3-seeg/src/seeg.v:997]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized4' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized4' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized4' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1006]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized5' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized5' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized5' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1015]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized6' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized6' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized6' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1024]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized7' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized7' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized7' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1033]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized8' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized8' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized8' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1042]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized9' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized9' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized9' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1051]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized10' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized10' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized10' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1060]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized11' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized11' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized11' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1069]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized12' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized12' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized12' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1078]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized13' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized13' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized13' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1087]
INFO: [Synth 8-6157] synthesizing module 'rhs_spi_slave__parameterized14' [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rhs_spi_slave__parameterized14' (0#1) [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'channel' does not match port width (5) of module 'rhs_spi_slave__parameterized14' [/home/ug3/Repos/ug3-seeg/src/seeg.v:1096]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/seeg.v:1108]
INFO: [Synth 8-6155] done synthesizing module 'seeg' (0#1) [/home/ug3/Repos/ug3-seeg/src/seeg.v:1]
WARNING: [Synth 8-7071] port 'stim_waveform_data_out' of module 'seeg' is unconnected for instance 'seeg' [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:353]
WARNING: [Synth 8-7023] instance 'seeg' of module 'seeg' has 153 connections declared, but only 152 given [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:353]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:729]
INFO: [Synth 8-226] default block is never used [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:1093]
INFO: [Synth 8-6155] done synthesizing module 'seeg_top' (0#1) [/home/ug3/Repos/ug3-seeg/src/seeg_top.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jtag_axi_test_seeg_top_0_0' (0#1) [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_seeg_top_0_0/synth/jtag_axi_test_seeg_top_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element MISO_A_sampled_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_master.v:49]
WARNING: [Synth 8-6014] Unused sequential element MISO_B_sampled_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_master.v:50]
WARNING: [Synth 8-6014] Unused sequential element MOSI_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_master.v:115]
WARNING: [Synth 8-6014] Unused sequential element zcheck_data_sample_debug_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_2048.v:953]
WARNING: [Synth 8-6014] Unused sequential element write_register_address_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_2048.v:1064]
WARNING: [Synth 8-6014] Unused sequential element write_register_data_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_2048.v:1065]
WARNING: [Synth 8-6014] Unused sequential element read_register_address_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_2048.v:1074]
WARNING: [Synth 8-6014] Unused sequential element MISO_sampled_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_master.v:45]
WARNING: [Synth 8-6014] Unused sequential element MOSI_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_master.v:46]
WARNING: [Synth 8-6014] Unused sequential element stimulation_magnitude_debug_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:553]
WARNING: [Synth 8-6014] Unused sequential element data_in_common_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:727]
WARNING: [Synth 8-6014] Unused sequential element zcheck_data_sample_debug_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:766]
WARNING: [Synth 8-6014] Unused sequential element stim_magic_number_probe_select_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:786]
WARNING: [Synth 8-6014] Unused sequential element U_FLAG_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:794]
WARNING: [Synth 8-6014] Unused sequential element M_FLAG_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:795]
WARNING: [Synth 8-6014] Unused sequential element read_register_address_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_256.v:1204]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_31_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:47]
WARNING: [Synth 8-6014] Unused sequential element counter_32_63_send_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhd_spi_slave.v:53]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
WARNING: [Synth 8-6014] Unused sequential element counter_0_15_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:29]
WARNING: [Synth 8-6014] Unused sequential element miso_out_reg_reg was removed.  [/home/ug3/Repos/ug3-seeg/src/rhs_spi_slave.v:30]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhd_spi_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ACLK in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ARESETN in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tready in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module seeg_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.863 ; gain = 425.734 ; free physical = 13879 ; free virtual = 18961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.863 ; gain = 425.734 ; free physical = 13879 ; free virtual = 18961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2726.863 ; gain = 425.734 ; free physical = 13879 ; free virtual = 18961
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2734.863 ; gain = 0.000 ; free physical = 13879 ; free virtual = 18961
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64/fifo_16_to_64_in_context.xdc] for cell 'inst/seeg/rhd_2048/fifo_inst_0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64/fifo_16_to_64_in_context.xdc] for cell 'inst/seeg/rhd_2048/fifo_inst_0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64/fifo_16_to_64_in_context.xdc] for cell 'inst/seeg/rhs_256/fifo_inst_0'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/ip/fifo_16_to_64/fifo_16_to_64/fifo_16_to_64_in_context.xdc] for cell 'inst/seeg/rhs_256/fifo_inst_0'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_seeg_top_0_0/jtag_axi_test_seeg_top_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.gen/sources_1/bd/jtag_axi_test/ip/jtag_axi_test_seeg_top_0_0/jtag_axi_test_seeg_top_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.runs/jtag_axi_test_seeg_top_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ug3/Repos/ug3-seeg/ug3-seeg.runs/jtag_axi_test_seeg_top_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3212.074 ; gain = 0.000 ; free physical = 18011 ; free virtual = 23093
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3218.012 ; gain = 5.938 ; free physical = 18009 ; free virtual = 23091
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3218.012 ; gain = 916.883 ; free physical = 18002 ; free virtual = 23084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3218.012 ; gain = 916.883 ; free physical = 18002 ; free virtual = 23084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ug3/Repos/ug3-seeg/ug3-seeg.runs/jtag_axi_test_seeg_top_0_0_synth_1/dont_touch.xdc, line 12).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seeg/rhd_2048/fifo_inst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/seeg/rhs_256/fifo_inst_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 3218.012 ; gain = 916.883 ; free physical = 18002 ; free virtual = 23084
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rhd_spi_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rhd_2048'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rhs_spi_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'rhs_256'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'seeg'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                              000 |                              000
                PRE_BUSY |                              001 |                              001
                    BUSY |                              010 |                              010
               POST_BUSY |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rhd_spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |               000000000000000001 |                         00010000
                   READY |               000000000000000010 |                         00000000
        CONFIG_DATA_LOAD |               000000000000000100 |                         00000101
          CONFIG_DATA_TX |               000000000000001000 |                         00000110
          CONFIG_DATA_RX |               000000000000010000 |                         00000111
 ZCHECK_CONFIG_DATA_LOAD |               000000000000100000 |                         00001001
   ZCHECK_CONFIG_DATA_TX |               000000000001000000 |                         00001010
   ZCHECK_CONFIG_DATA_RX |               000000000010000000 |                         00001011
    ZCHECK_REC_DATA_LOAD |               000000000100000000 |                         00001100
      ZCHECK_REC_DATA_TX |               000000001000000000 |                         00001101
      ZCHECK_REC_DATA_RX |               000000010000000000 |                         00001110
             ZCHECK_DONE |               000000100000000000 |                         00001111
             CONFIG_DONE |               000001000000000000 |                         00001000
           REC_DATA_LOAD |               000010000000000000 |                         00000001
             REC_DATA_TX |               000100000000000000 |                         00000010
             REC_DATA_RX |               001000000000000000 |                         00000011
                REC_DONE |               010000000000000000 |                         00000100
               PRE_RESET |               100000000000000000 |                         00010001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rhd_2048'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   READY |                              000 |                              000
                PRE_BUSY |                              001 |                              001
                    BUSY |                              010 |                              010
               POST_BUSY |                              011 |                              011
                    DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'rhs_spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |               000000000000000010 |                         00010000
                   READY |               000000000000000001 |                         00000000
        CONFIG_DATA_LOAD |               000000010000000000 |                         00000101
          CONFIG_DATA_TX |               010000000000000000 |                         00000110
          CONFIG_DATA_RX |               000100000000000000 |                         00000111
             CONFIG_DONE |               001000000000000000 |                         00001000
           REC_DATA_LOAD |               000000000010000000 |                         00000001
             REC_DATA_TX |               000000000100000000 |                         00000010
             REC_DATA_RX |               000000000000100000 |                         00000011
                REC_DONE |               000000000001000000 |                         00000100
 ZCHECK_CONFIG_DATA_LOAD |               000000100000000000 |                         00001001
   ZCHECK_CONFIG_DATA_TX |               000010000000000000 |                         00001010
   ZCHECK_CONFIG_DATA_RX |               000001000000000000 |                         00001011
    ZCHECK_REC_DATA_LOAD |               000000000000010000 |                         00001100
      ZCHECK_REC_DATA_TX |               000000000000000100 |                         00001101
      ZCHECK_REC_DATA_RX |               000000000000001000 |                         00001110
             ZCHECK_DONE |               100000000000000000 |                         00001111
               PRE_RESET |               000000001000000000 |                         00010001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'rhs_256'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                     000000000010 |                         00000001
                   READY |                     000000000001 |                         00000000
            CONFIG_START |                     000000001000 |                         00000010
             CONFIG_WAIT |                     000100000000 |                         00000011
            RECORD_START |                     000010000000 |                         00000100
             RECORD_WAIT |                     000001000000 |                         00000101
             RECORD_STOP |                     000000000100 |                         00000110
        ZCHECK_RHD_START |                     000000100000 |                         00000111
        ZCHECK_RHS_START |                     100000000000 |                         00001001
             ZCHECK_STOP |                     001000000000 |                         00001011
         ZCHECK_RHS_WAIT |                     010000000000 |                         00001010
         ZCHECK_RHD_WAIT |                     000000010000 |                         00001000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'seeg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3218.012 ; gain = 916.883 ; free physical = 17990 ; free virtual = 23075
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 226   
	   3 Input   32 Bit       Adders := 48    
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   13 Bit       Adders := 8     
	   2 Input   12 Bit       Adders := 38    
	   2 Input   11 Bit       Adders := 18    
	   2 Input   10 Bit       Adders := 12    
	   2 Input    9 Bit       Adders := 68    
	   2 Input    8 Bit       Adders := 166   
	   2 Input    7 Bit       Adders := 3     
	   2 Input    6 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 67    
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 66    
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 153   
	               13 Bit    Registers := 6     
	               12 Bit    Registers := 31    
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 52    
	                8 Bit    Registers := 167   
	                7 Bit    Registers := 4     
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 34    
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 258   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 8     
	  12 Input   64 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 62    
	   5 Input   32 Bit        Muxes := 32    
	   4 Input   32 Bit        Muxes := 2     
	   9 Input   32 Bit        Muxes := 1     
	  18 Input   32 Bit        Muxes := 1     
	  32 Input   32 Bit        Muxes := 31    
	  18 Input   18 Bit        Muxes := 2     
	   2 Input   18 Bit        Muxes := 32    
	   2 Input   16 Bit        Muxes := 344   
	   5 Input   16 Bit        Muxes := 96    
	  18 Input   16 Bit        Muxes := 86    
	  34 Input   16 Bit        Muxes := 1     
	   8 Input   16 Bit        Muxes := 2     
	   4 Input   16 Bit        Muxes := 1     
	  12 Input   16 Bit        Muxes := 2     
	  12 Input   12 Bit        Muxes := 2     
	  32 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 5     
	  12 Input   10 Bit        Muxes := 3     
	   5 Input    9 Bit        Muxes := 48    
	  19 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 310   
	   5 Input    8 Bit        Muxes := 96    
	  18 Input    8 Bit        Muxes := 6     
	  17 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 2     
	  12 Input    8 Bit        Muxes := 1     
	  18 Input    7 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 32    
	   5 Input    5 Bit        Muxes := 32    
	   2 Input    5 Bit        Muxes := 4     
	  18 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 48    
	   2 Input    3 Bit        Muxes := 247   
	  11 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 13    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 659   
	   5 Input    1 Bit        Muxes := 368   
	  18 Input    1 Bit        Muxes := 44    
	  16 Input    1 Bit        Muxes := 3     
	  64 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 3     
	  19 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 41    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7129] Port M_AXIS_ACLK in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_ARESETN in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXIS_tready in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module seeg_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module seeg_top is either unconnected or has no load
INFO: [Synth 8-5546] ROM "fifo_write_en" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data_in_common" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stim_magic_number_probe_select" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "write_register_address" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "data_in_common" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'data_in_P_reg[30]' (FDE) to 'data_in_P_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_P_reg[28]' (FDE) to 'data_in_P_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_P_reg[27]' (FDE) to 'data_in_P_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_P_reg[26]' (FDE) to 'data_in_P_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_P_reg[24] )
INFO: [Synth 8-3886] merging instance 'data_in_O_reg[30]' (FDE) to 'data_in_O_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_O_reg[28]' (FDE) to 'data_in_O_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_O_reg[27]' (FDE) to 'data_in_O_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_O_reg[26]' (FDE) to 'data_in_O_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_O_reg[24] )
INFO: [Synth 8-3886] merging instance 'data_in_N_reg[30]' (FDE) to 'data_in_N_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_N_reg[28]' (FDE) to 'data_in_N_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_N_reg[27]' (FDE) to 'data_in_N_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_N_reg[26]' (FDE) to 'data_in_N_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_N_reg[24] )
INFO: [Synth 8-3886] merging instance 'data_in_M_reg[30]' (FDE) to 'data_in_M_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_M_reg[28]' (FDE) to 'data_in_M_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_M_reg[27]' (FDE) to 'data_in_M_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_M_reg[26]' (FDE) to 'data_in_M_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_M_reg[24] )
INFO: [Synth 8-3886] merging instance 'data_in_L_reg[30]' (FDE) to 'data_in_L_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_L_reg[28]' (FDE) to 'data_in_L_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_L_reg[27]' (FDE) to 'data_in_L_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_L_reg[26]' (FDE) to 'data_in_L_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_L_reg[24] )
INFO: [Synth 8-3886] merging instance 'data_in_K_reg[30]' (FDE) to 'data_in_K_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_K_reg[28]' (FDE) to 'data_in_K_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_K_reg[27]' (FDE) to 'data_in_K_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_K_reg[26]' (FDE) to 'data_in_K_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_K_reg[24] )
INFO: [Synth 8-3886] merging instance 'data_in_J_reg[30]' (FDE) to 'data_in_J_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_J_reg[28]' (FDE) to 'data_in_J_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_J_reg[27]' (FDE) to 'data_in_J_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_J_reg[26]' (FDE) to 'data_in_J_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_J_reg[24] )
INFO: [Synth 8-3886] merging instance 'state_latch_reg[6]' (FD) to 'state_latch_reg[5]'
INFO: [Synth 8-3886] merging instance 'state_latch_reg[5]' (FD) to 'state_latch_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\state_latch_reg[7] )
INFO: [Synth 8-3886] merging instance 'data_in_D_reg[30]' (FDE) to 'data_in_D_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_D_reg[28]' (FDE) to 'data_in_D_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_D_reg[27]' (FDE) to 'data_in_D_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_D_reg[26]' (FDE) to 'data_in_D_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_D_reg[24] )
INFO: [Synth 8-3886] merging instance 'data_in_C_reg[30]' (FDE) to 'data_in_C_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_C_reg[28]' (FDE) to 'data_in_C_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_C_reg[27]' (FDE) to 'data_in_C_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_C_reg[26]' (FDE) to 'data_in_C_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_C_reg[24] )
INFO: [Synth 8-3886] merging instance 'data_in_B_reg[30]' (FDE) to 'data_in_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_B_reg[28]' (FDE) to 'data_in_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_B_reg[27]' (FDE) to 'data_in_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_B_reg[26]' (FDE) to 'data_in_B_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_B_reg[24] )
INFO: [Synth 8-3886] merging instance 'data_in_A_reg[30]' (FDE) to 'data_in_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'data_in_A_reg[28]' (FDE) to 'data_in_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'data_in_A_reg[27]' (FDE) to 'data_in_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'data_in_A_reg[26]' (FDE) to 'data_in_A_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\data_in_A_reg[24] )
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[4] in module rhs_spi_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[3] in module rhs_spi_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[2] in module rhs_spi_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[1] in module rhs_spi_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[0] in module rhs_spi_slave__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[4] in module rhs_spi_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[3] in module rhs_spi_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[2] in module rhs_spi_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[1] in module rhs_spi_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[0] in module rhs_spi_slave__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[4] in module rhs_spi_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[3] in module rhs_spi_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[2] in module rhs_spi_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[1] in module rhs_spi_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[0] in module rhs_spi_slave__parameterized12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[4] in module rhs_spi_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[3] in module rhs_spi_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[2] in module rhs_spi_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[1] in module rhs_spi_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[0] in module rhs_spi_slave__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[4] in module rhs_spi_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[3] in module rhs_spi_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[2] in module rhs_spi_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[1] in module rhs_spi_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[0] in module rhs_spi_slave__parameterized10 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MOSI in module rhs_spi_slave__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[4] in module rhs_spi_slave__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[3] in module rhs_spi_slave__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port channel[2] in module rhs_spi_slave__parameterized9 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[12]' (FDE) to 'P2_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[11]' (FDE) to 'P2_slave/counter_0_31_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[10]' (FDE) to 'P2_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[9]' (FDE) to 'P2_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[8]' (FDE) to 'P1_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[7]' (FDE) to 'P1_slave/counter_0_31_reg[11]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[6]' (FDE) to 'N2_slave/counter_32_63_reg[6]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[5]' (FDE) to 'N2_slave/counter_32_63_reg[5]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[4]' (FDE) to 'N2_slave/counter_32_63_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[3]' (FDE) to 'N2_slave/counter_32_63_reg[3]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[2]' (FDE) to 'N2_slave/counter_32_63_reg[2]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[1]' (FDE) to 'O1_slave/counter_0_31_reg[1]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_0_31_reg[0]' (FDE) to 'A2_slave/counter_0_31_reg[0]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[12]' (FDE) to 'P1_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[11]' (FDE) to 'P1_slave/counter_0_31_reg[11]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[10]' (FDE) to 'P1_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[9]' (FDE) to 'P1_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[8]' (FDE) to 'F1_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[7]' (FDE) to 'B2_slave/counter_0_31_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[6]' (FDE) to 'B2_slave/counter_0_31_reg[7]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[5]' (FDE) to 'F1_slave/counter_0_31_reg[5]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[4]' (FDE) to 'F1_slave/counter_0_31_reg[4]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[3]' (FDE) to 'F1_slave/counter_0_31_reg[3]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[2]' (FDE) to 'F1_slave/counter_0_31_reg[2]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[1]' (FDE) to 'O1_slave/counter_0_31_reg[1]'
INFO: [Synth 8-3886] merging instance 'P2_slave/counter_32_63_reg[0]' (FDE) to 'A2_slave/counter_0_31_reg[0]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[12]' (FDE) to 'P1_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[11]' (FDE) to 'O2_slave/counter_0_31_reg[11]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[10]' (FDE) to 'P1_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[9]' (FDE) to 'P1_slave/counter_0_31_reg[8]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[8]' (FDE) to 'O2_slave/counter_0_31_reg[7]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[7]' (FDE) to 'N1_slave/counter_32_63_reg[7]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[6]' (FDE) to 'N1_slave/counter_32_63_reg[6]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[5]' (FDE) to 'N1_slave/counter_32_63_reg[5]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[4]' (FDE) to 'N1_slave/counter_32_63_reg[4]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[3]' (FDE) to 'N1_slave/counter_32_63_reg[3]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[2]' (FDE) to 'N1_slave/counter_32_63_reg[2]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[1]' (FDE) to 'O1_slave/counter_0_31_reg[1]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_0_31_reg[0]' (FDE) to 'A2_slave/counter_0_31_reg[0]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[12]' (FDE) to 'O2_slave/counter_0_31_reg[7]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[11]' (FDE) to 'O2_slave/counter_0_31_reg[11]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[10]' (FDE) to 'O2_slave/counter_0_31_reg[7]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[9]' (FDE) to 'O2_slave/counter_0_31_reg[7]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[8]' (FDE) to 'O2_slave/counter_0_31_reg[7]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[7]' (FDE) to 'O2_slave/counter_0_31_reg[11]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[6]' (FDE) to 'N2_slave/counter_0_31_reg[6]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[5]' (FDE) to 'N2_slave/counter_0_31_reg[5]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[4]' (FDE) to 'N2_slave/counter_0_31_reg[4]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[3]' (FDE) to 'N2_slave/counter_0_31_reg[3]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[2]' (FDE) to 'N2_slave/counter_0_31_reg[2]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[1]' (FDE) to 'O1_slave/counter_0_31_reg[1]'
INFO: [Synth 8-3886] merging instance 'P1_slave/counter_32_63_reg[0]' (FDE) to 'A2_slave/counter_0_31_reg[0]'
INFO: [Synth 8-3886] merging instance 'O2_slave/counter_0_31_reg[12]' (FDE) to 'O2_slave/counter_0_31_reg[7]'
INFO: [Synth 8-3886] merging instance 'O2_slave/counter_0_31_reg[11]' (FDE) to 'N2_slave/counter_0_31_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\B1_slave/counter_32_63_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\B1_slave/counter_32_63_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (P_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (O_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (N_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (M_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (L_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (K_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (J_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (I_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (H_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (G_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (F_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (E_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (D_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (C_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (B_slave/miso_out_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (A_slave/miso_out_reg)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 3218.012 ; gain = 916.883 ; free physical = 11046 ; free virtual = 16134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+--------------------+---------------+----------------+
|Module Name | RTL Object         | Depth x Width | Implemented As | 
+------------+--------------------+---------------+----------------+
|rhd_2048    | zcheck_dac_command | 32x8          | LUT            | 
|rhs_256     | zcheck_dac_command | 32x8          | LUT            | 
+------------+--------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:45 . Memory (MB): peak = 3263.699 ; gain = 962.570 ; free physical = 10993 ; free virtual = 16081
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 3545.199 ; gain = 1244.070 ; free physical = 10708 ; free virtual = 15796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:12 . Memory (MB): peak = 3557.125 ; gain = 1255.996 ; free physical = 8779 ; free virtual = 13871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 3557.125 ; gain = 1255.996 ; free physical = 8779 ; free virtual = 13871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:14 . Memory (MB): peak = 3557.125 ; gain = 1255.996 ; free physical = 8779 ; free virtual = 13871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 3557.125 ; gain = 1255.996 ; free physical = 8779 ; free virtual = 13871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 3557.125 ; gain = 1255.996 ; free physical = 8779 ; free virtual = 13871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 3557.125 ; gain = 1255.996 ; free physical = 8779 ; free virtual = 13871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 3557.125 ; gain = 1255.996 ; free physical = 8779 ; free virtual = 13871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |fifo_16_to_64 |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |fifo_16_to    |     1|
|2     |fifo_16_to_64 |     1|
|3     |BUFGCE        |    50|
|4     |CARRY8        |   563|
|5     |LUT1          |   635|
|6     |LUT2          |  2865|
|7     |LUT3          |  1115|
|8     |LUT4          |  1555|
|9     |LUT5          |  2061|
|10    |LUT6          |  5820|
|11    |MUXF7         |   291|
|12    |MUXF8         |    80|
|13    |FDRE          |  7420|
|14    |FDSE          |   452|
|15    |IBUFDS        |    24|
|16    |OBUFDS        |     8|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:15 . Memory (MB): peak = 3557.125 ; gain = 1255.996 ; free physical = 8779 ; free virtual = 13871
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 3557.125 ; gain = 764.848 ; free physical = 17889 ; free virtual = 22981
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:16 . Memory (MB): peak = 3557.125 ; gain = 1255.996 ; free physical = 17896 ; free virtual = 22981
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3557.125 ; gain = 0.000 ; free physical = 17896 ; free virtual = 22982
INFO: [Netlist 29-17] Analyzing 966 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3601.227 ; gain = 0.000 ; free physical = 17897 ; free virtual = 22982
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 8 instances

Synth Design complete | Checksum: 92633920
INFO: [Common 17-83] Releasing license: Synthesis
390 Infos, 394 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:20 . Memory (MB): peak = 3601.227 ; gain = 2217.227 ; free physical = 17897 ; free virtual = 22983
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 12047.939; main = 2895.749; forked = 9455.261
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 17492.457; main = 3601.230; forked = 13939.246
INFO: [Coretcl 2-1174] Renamed 137 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ug3/Repos/ug3-seeg/ug3-seeg.runs/jtag_axi_test_seeg_top_0_0_synth_1/jtag_axi_test_seeg_top_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file jtag_axi_test_seeg_top_0_0_utilization_synth.rpt -pb jtag_axi_test_seeg_top_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 17 12:09:26 2024...
