{"Source Block": ["hdl/library/common/ad_tdd_control.v@172:182@HdlIdDef", "  reg             counter_at_tdd_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  reg             tdd_enable_d = 1'h0;\n  reg             tdd_last_burst = 1'b0;\n\n  reg             tdd_sync_d1 = 1'b0;\n  reg             tdd_sync_d2 = 1'b0;\n  reg             tdd_sync_d3 = 1'b0;\n"], "Clone Blocks": [["hdl/library/common/ad_tdd_control.v@173:183", "  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  reg             tdd_enable_d = 1'h0;\n  reg             tdd_last_burst = 1'b0;\n\n  reg             tdd_sync_d1 = 1'b0;\n  reg             tdd_sync_d2 = 1'b0;\n  reg             tdd_sync_d3 = 1'b0;\n\n"], ["hdl/library/common/ad_tdd_control.v@170:180", "  reg             counter_at_tdd_rx_on_2 = 1'b0;\n  reg             counter_at_tdd_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  reg             tdd_enable_d = 1'h0;\n  reg             tdd_last_burst = 1'b0;\n\n  reg             tdd_sync_d1 = 1'b0;\n"], ["hdl/library/common/ad_tdd_control.v@169:179", "  reg             counter_at_tdd_vco_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_rx_on_2 = 1'b0;\n  reg             counter_at_tdd_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  reg             tdd_enable_d = 1'h0;\n  reg             tdd_last_burst = 1'b0;\n\n"], ["hdl/library/common/ad_tdd_control.v@167:177", "  reg             counter_at_tdd_vco_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_vco_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_vco_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_rx_on_2 = 1'b0;\n  reg             counter_at_tdd_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  reg             tdd_enable_d = 1'h0;\n"], ["hdl/library/common/ad_tdd_control.v@168:178", "  reg             counter_at_tdd_vco_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_vco_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_rx_on_2 = 1'b0;\n  reg             counter_at_tdd_rx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_off_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_on_2 = 1'b0;\n  reg             counter_at_tdd_tx_dp_off_2 = 1'b0;\n\n  reg             tdd_enable_d = 1'h0;\n  reg             tdd_last_burst = 1'b0;\n"]], "Diff Content": {"Delete": [[177, "  reg             tdd_enable_d = 1'h0;\n"]], "Add": [[177, "  reg             tdd_enable_d1 = 1'h0;\n"], [177, "  reg             tdd_enable_d2 = 1'h0;\n"]]}}