
Node_2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000058  00800200  000014e2  00001576  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000014e2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001b  00800258  00800258  000015ce  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000015ce  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  0000162a  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ef8  00000000  00000000  00001902  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000010b0  00000000  00000000  000037fa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000179f  00000000  00000000  000048aa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000066c  00000000  00000000  0000604c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000787  00000000  00000000  000066b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000d3e  00000000  00000000  00006e3f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000208  00000000  00000000  00007b7d  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dd c0       	rjmp	.+442    	; 0x1c8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	f8 c1       	rjmp	.+1008   	; 0x42e <__vector_15>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	23 c1       	rjmp	.+582    	; 0x2bc <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	fa c2       	rjmp	.+1524   	; 0x692 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	64 03       	mulsu	r22, r20
      e6:	b6 03       	fmuls	r19, r22
      e8:	b6 03       	fmuls	r19, r22
      ea:	b6 03       	fmuls	r19, r22
      ec:	b6 03       	fmuls	r19, r22
      ee:	b6 03       	fmuls	r19, r22
      f0:	b6 03       	fmuls	r19, r22
      f2:	b6 03       	fmuls	r19, r22
      f4:	64 03       	mulsu	r22, r20
      f6:	b6 03       	fmuls	r19, r22
      f8:	b6 03       	fmuls	r19, r22
      fa:	b6 03       	fmuls	r19, r22
      fc:	b6 03       	fmuls	r19, r22
      fe:	b6 03       	fmuls	r19, r22
     100:	b6 03       	fmuls	r19, r22
     102:	b6 03       	fmuls	r19, r22
     104:	66 03       	mulsu	r22, r22
     106:	b6 03       	fmuls	r19, r22
     108:	b6 03       	fmuls	r19, r22
     10a:	b6 03       	fmuls	r19, r22
     10c:	b6 03       	fmuls	r19, r22
     10e:	b6 03       	fmuls	r19, r22
     110:	b6 03       	fmuls	r19, r22
     112:	b6 03       	fmuls	r19, r22
     114:	b6 03       	fmuls	r19, r22
     116:	b6 03       	fmuls	r19, r22
     118:	b6 03       	fmuls	r19, r22
     11a:	b6 03       	fmuls	r19, r22
     11c:	b6 03       	fmuls	r19, r22
     11e:	b6 03       	fmuls	r19, r22
     120:	b6 03       	fmuls	r19, r22
     122:	b6 03       	fmuls	r19, r22
     124:	66 03       	mulsu	r22, r22
     126:	b6 03       	fmuls	r19, r22
     128:	b6 03       	fmuls	r19, r22
     12a:	b6 03       	fmuls	r19, r22
     12c:	b6 03       	fmuls	r19, r22
     12e:	b6 03       	fmuls	r19, r22
     130:	b6 03       	fmuls	r19, r22
     132:	b6 03       	fmuls	r19, r22
     134:	b6 03       	fmuls	r19, r22
     136:	b6 03       	fmuls	r19, r22
     138:	b6 03       	fmuls	r19, r22
     13a:	b6 03       	fmuls	r19, r22
     13c:	b6 03       	fmuls	r19, r22
     13e:	b6 03       	fmuls	r19, r22
     140:	b6 03       	fmuls	r19, r22
     142:	b6 03       	fmuls	r19, r22
     144:	b2 03       	fmuls	r19, r18
     146:	b6 03       	fmuls	r19, r22
     148:	b6 03       	fmuls	r19, r22
     14a:	b6 03       	fmuls	r19, r22
     14c:	b6 03       	fmuls	r19, r22
     14e:	b6 03       	fmuls	r19, r22
     150:	b6 03       	fmuls	r19, r22
     152:	b6 03       	fmuls	r19, r22
     154:	8f 03       	fmulsu	r16, r23
     156:	b6 03       	fmuls	r19, r22
     158:	b6 03       	fmuls	r19, r22
     15a:	b6 03       	fmuls	r19, r22
     15c:	b6 03       	fmuls	r19, r22
     15e:	b6 03       	fmuls	r19, r22
     160:	b6 03       	fmuls	r19, r22
     162:	b6 03       	fmuls	r19, r22
     164:	b6 03       	fmuls	r19, r22
     166:	b6 03       	fmuls	r19, r22
     168:	b6 03       	fmuls	r19, r22
     16a:	b6 03       	fmuls	r19, r22
     16c:	b6 03       	fmuls	r19, r22
     16e:	b6 03       	fmuls	r19, r22
     170:	b6 03       	fmuls	r19, r22
     172:	b6 03       	fmuls	r19, r22
     174:	83 03       	fmuls	r16, r19
     176:	b6 03       	fmuls	r19, r22
     178:	b6 03       	fmuls	r19, r22
     17a:	b6 03       	fmuls	r19, r22
     17c:	b6 03       	fmuls	r19, r22
     17e:	b6 03       	fmuls	r19, r22
     180:	b6 03       	fmuls	r19, r22
     182:	b6 03       	fmuls	r19, r22
     184:	a1 03       	fmuls	r18, r17

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 ee       	ldi	r30, 0xE2	; 226
     19e:	f4 e1       	ldi	r31, 0x14	; 20
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a8 35       	cpi	r26, 0x58	; 88
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a8 e5       	ldi	r26, 0x58	; 88
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a3 37       	cpi	r26, 0x73	; 115
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	16 d3       	rcall	.+1580   	; 0x7ee <main>
     1c2:	0c 94 6f 0a 	jmp	0x14de	; 0x14de <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <__vector_3>:
}




ISR(INT2_vect){
     1c8:	1f 92       	push	r1
     1ca:	0f 92       	push	r0
     1cc:	0f b6       	in	r0, 0x3f	; 63
     1ce:	0f 92       	push	r0
     1d0:	11 24       	eor	r1, r1
	interrupt_flag = 0;
     1d2:	10 92 68 02 	sts	0x0268, r1
     1d6:	0f 90       	pop	r0
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	0f 90       	pop	r0
     1dc:	1f 90       	pop	r1
     1de:	18 95       	reti

000001e0 <CAN_init>:
	
	
	
	
}
void CAN_transmit_complete(){
     1e0:	a2 d0       	rcall	.+324    	; 0x326 <MCP2515_init>
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	60 ee       	ldi	r22, 0xE0	; 224
     1e6:	8f e0       	ldi	r24, 0x0F	; 15
     1e8:	85 d0       	rcall	.+266    	; 0x2f4 <MCP2515_bit_modify>
     1ea:	40 e6       	ldi	r20, 0x60	; 96
     1ec:	64 e6       	ldi	r22, 0x64	; 100
     1ee:	80 e6       	ldi	r24, 0x60	; 96
     1f0:	81 c0       	rjmp	.+258    	; 0x2f4 <MCP2515_bit_modify>
     1f2:	08 95       	ret

000001f4 <CAN_recieve_data>:
	
	
	
	
}
void CAN_recieve_data(can_message_t *message){
     1f4:	1f 93       	push	r17
     1f6:	cf 93       	push	r28
     1f8:	df 93       	push	r29
     1fa:	ec 01       	movw	r28, r24
	//memset(&message, 0, sizeof(can_message_t));
	
	if(MCP2515_read(MCP_CANINTF) & 1) {
     1fc:	8c e2       	ldi	r24, 0x2C	; 44
     1fe:	6d d0       	rcall	.+218    	; 0x2da <MCP2515_read>
     200:	80 ff       	sbrs	r24, 0
     202:	28 c0       	rjmp	.+80     	; 0x254 <CAN_recieve_data+0x60>
		//printf("Jeg er i datarecieve__");
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
     204:	81 e6       	ldi	r24, 0x61	; 97
     206:	69 d0       	rcall	.+210    	; 0x2da <MCP2515_read>
     208:	18 2f       	mov	r17, r24
     20a:	82 e6       	ldi	r24, 0x62	; 98
     20c:	66 d0       	rcall	.+204    	; 0x2da <MCP2515_read>
     20e:	48 2f       	mov	r20, r24
     210:	42 95       	swap	r20
     212:	46 95       	lsr	r20
     214:	47 70       	andi	r20, 0x07	; 7
     216:	21 2f       	mov	r18, r17
     218:	30 e0       	ldi	r19, 0x00	; 0
     21a:	c9 01       	movw	r24, r18
     21c:	88 0f       	add	r24, r24
     21e:	99 1f       	adc	r25, r25
     220:	88 0f       	add	r24, r24
     222:	99 1f       	adc	r25, r25
     224:	88 0f       	add	r24, r24
     226:	99 1f       	adc	r25, r25
     228:	84 2b       	or	r24, r20
     22a:	99 27       	eor	r25, r25
     22c:	99 83       	std	Y+1, r25	; 0x01
     22e:	88 83       	st	Y, r24
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
     230:	85 e6       	ldi	r24, 0x65	; 101
     232:	53 d0       	rcall	.+166    	; 0x2da <MCP2515_read>
     234:	8f 70       	andi	r24, 0x0F	; 15
     236:	8a 83       	std	Y+2, r24	; 0x02
		
		for (uint8_t i = 0; i < message->length; i++) {
     238:	88 23       	and	r24, r24
     23a:	61 f0       	breq	.+24     	; 0x254 <CAN_recieve_data+0x60>
     23c:	10 e0       	ldi	r17, 0x00	; 0
			message->data[i] = MCP2515_read(MCP_RXB0D0+i);
     23e:	86 e6       	ldi	r24, 0x66	; 102
     240:	81 0f       	add	r24, r17
     242:	4b d0       	rcall	.+150    	; 0x2da <MCP2515_read>
     244:	fe 01       	movw	r30, r28
     246:	e1 0f       	add	r30, r17
     248:	f1 1d       	adc	r31, r1
     24a:	83 83       	std	Z+3, r24	; 0x03
	if(MCP2515_read(MCP_CANINTF) & 1) {
		//printf("Jeg er i datarecieve__");
		message->id = 0xff & (MCP2515_read(MCP_RXB0SIDH)<<3 | MCP2515_read(MCP_RXB0SIDL)>>5);
		message->length = MCP2515_read(MCP_RXB0DLC) & 0b00001111;						//DLC3:0 in TXB0DLC-register
		
		for (uint8_t i = 0; i < message->length; i++) {
     24c:	1f 5f       	subi	r17, 0xFF	; 255
     24e:	8a 81       	ldd	r24, Y+2	; 0x02
     250:	18 17       	cp	r17, r24
     252:	a8 f3       	brcs	.-22     	; 0x23e <CAN_recieve_data+0x4a>
		}
		
	}
	
	//MCP_CANINTF &= (~(0b00000001));
	MCP2515_bit_modify(MCP_CANINTF, 0b00000001, 0b00000000);
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	61 e0       	ldi	r22, 0x01	; 1
     258:	8c e2       	ldi	r24, 0x2C	; 44
     25a:	4c d0       	rcall	.+152    	; 0x2f4 <MCP2515_bit_modify>
	
	
}
     25c:	df 91       	pop	r29
     25e:	cf 91       	pop	r28
     260:	1f 91       	pop	r17
     262:	08 95       	ret

00000264 <DAC_init>:
 */ 
#include "DAC.h"
#define MAX520_ADDR 0b01011110

void DAC_init(void){
	TWI_Master_Initialise();
     264:	ea d1       	rcall	.+980    	; 0x63a <TWI_Master_Initialise>
	sei();
     266:	78 94       	sei
     268:	08 95       	ret

0000026a <DAC_write>:
}

void DAC_write(uint8_t data){
     26a:	cf 93       	push	r28
     26c:	df 93       	push	r29
     26e:	00 d0       	rcall	.+0      	; 0x270 <DAC_write+0x6>
     270:	cd b7       	in	r28, 0x3d	; 61
     272:	de b7       	in	r29, 0x3e	; 62
	uint8_t msg[3] ={MAX520_ADDR,0,data};
     274:	9e e5       	ldi	r25, 0x5E	; 94
     276:	99 83       	std	Y+1, r25	; 0x01
     278:	1a 82       	std	Y+2, r1	; 0x02
     27a:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg,3);
     27c:	63 e0       	ldi	r22, 0x03	; 3
     27e:	70 e0       	ldi	r23, 0x00	; 0
     280:	ce 01       	movw	r24, r28
     282:	01 96       	adiw	r24, 0x01	; 1
     284:	e4 d1       	rcall	.+968    	; 0x64e <TWI_Start_Transceiver_With_Data>
     286:	0f 90       	pop	r0
     288:	0f 90       	pop	r0
     28a:	0f 90       	pop	r0
     28c:	df 91       	pop	r29
     28e:	cf 91       	pop	r28
     290:	08 95       	ret

00000292 <IR_init>:
		
	IR_intflag = false;
	
	return ADC;
	
	}
     292:	ea e7       	ldi	r30, 0x7A	; 122
     294:	f0 e0       	ldi	r31, 0x00	; 0
     296:	80 81       	ld	r24, Z
     298:	87 68       	ori	r24, 0x87	; 135
     29a:	80 83       	st	Z, r24
     29c:	80 98       	cbi	0x10, 0	; 16
     29e:	ec e7       	ldi	r30, 0x7C	; 124
     2a0:	f0 e0       	ldi	r31, 0x00	; 0
     2a2:	80 81       	ld	r24, Z
     2a4:	80 64       	ori	r24, 0x40	; 64
     2a6:	80 83       	st	Z, r24
     2a8:	78 94       	sei
     2aa:	ea e7       	ldi	r30, 0x7A	; 122
     2ac:	f0 e0       	ldi	r31, 0x00	; 0
     2ae:	80 81       	ld	r24, Z
     2b0:	88 60       	ori	r24, 0x08	; 8
     2b2:	80 83       	st	Z, r24
     2b4:	80 81       	ld	r24, Z
     2b6:	8f 7e       	andi	r24, 0xEF	; 239
     2b8:	80 83       	st	Z, r24
     2ba:	08 95       	ret

000002bc <__vector_29>:
	
ISR(ADC_vect){
     2bc:	1f 92       	push	r1
     2be:	0f 92       	push	r0
     2c0:	0f b6       	in	r0, 0x3f	; 63
     2c2:	0f 92       	push	r0
     2c4:	11 24       	eor	r1, r1
     2c6:	8f 93       	push	r24
	IR_intflag = true;
     2c8:	81 e0       	ldi	r24, 0x01	; 1
     2ca:	80 93 58 02 	sts	0x0258, r24
     2ce:	8f 91       	pop	r24
     2d0:	0f 90       	pop	r0
     2d2:	0f be       	out	0x3f, r0	; 63
     2d4:	0f 90       	pop	r0
     2d6:	1f 90       	pop	r1
     2d8:	18 95       	reti

000002da <MCP2515_read>:
	
	SPI_disable_chipselect();
	
	return val;
	
}
     2da:	cf 93       	push	r28
     2dc:	c8 2f       	mov	r28, r24
     2de:	a9 d1       	rcall	.+850    	; 0x632 <SPI_enable_chipselect>
     2e0:	83 e0       	ldi	r24, 0x03	; 3
     2e2:	9e d1       	rcall	.+828    	; 0x620 <SPI_send>
     2e4:	8c 2f       	mov	r24, r28
     2e6:	9c d1       	rcall	.+824    	; 0x620 <SPI_send>
     2e8:	a0 d1       	rcall	.+832    	; 0x62a <SPI_read>
     2ea:	c8 2f       	mov	r28, r24
     2ec:	a4 d1       	rcall	.+840    	; 0x636 <SPI_disable_chipselect>
     2ee:	8c 2f       	mov	r24, r28
     2f0:	cf 91       	pop	r28
     2f2:	08 95       	ret

000002f4 <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t addr, uint8_t maskbyte, uint8_t databyte){
     2f4:	1f 93       	push	r17
     2f6:	cf 93       	push	r28
     2f8:	df 93       	push	r29
     2fa:	18 2f       	mov	r17, r24
     2fc:	d6 2f       	mov	r29, r22
     2fe:	c4 2f       	mov	r28, r20
	
	SPI_enable_chipselect();
     300:	98 d1       	rcall	.+816    	; 0x632 <SPI_enable_chipselect>
	
	SPI_send(MCP_BITMOD);
     302:	85 e0       	ldi	r24, 0x05	; 5
     304:	8d d1       	rcall	.+794    	; 0x620 <SPI_send>
	SPI_send(addr);
     306:	81 2f       	mov	r24, r17
     308:	8b d1       	rcall	.+790    	; 0x620 <SPI_send>
	SPI_send(maskbyte);
     30a:	8d 2f       	mov	r24, r29
     30c:	89 d1       	rcall	.+786    	; 0x620 <SPI_send>
	SPI_send(databyte);
     30e:	8c 2f       	mov	r24, r28
     310:	87 d1       	rcall	.+782    	; 0x620 <SPI_send>
	
	SPI_disable_chipselect();
     312:	91 d1       	rcall	.+802    	; 0x636 <SPI_disable_chipselect>
	
}
     314:	df 91       	pop	r29
     316:	cf 91       	pop	r28
     318:	1f 91       	pop	r17
     31a:	08 95       	ret

0000031c <MCP2515_reset>:


void MCP2515_reset(){
	
	SPI_enable_chipselect();		//Pulling CS to low
     31c:	8a d1       	rcall	.+788    	; 0x632 <SPI_enable_chipselect>
	SPI_send(MCP_RESET);
     31e:	80 ec       	ldi	r24, 0xC0	; 192
     320:	7f d1       	rcall	.+766    	; 0x620 <SPI_send>
	SPI_disable_chipselect();		//Pulling CS to high
     322:	89 c1       	rjmp	.+786    	; 0x636 <SPI_disable_chipselect>
     324:	08 95       	ret

00000326 <MCP2515_init>:

#include "MCP2515.h"
#include <stdint.h>
#include <util/delay.h>

uint8_t MCP2515_init() {
     326:	cf 93       	push	r28
	
	uint8_t val;
	
	SPI_init();
     328:	72 d1       	rcall	.+740    	; 0x60e <SPI_init>
	
	MCP2515_reset();
     32a:	f8 df       	rcall	.-16     	; 0x31c <MCP2515_reset>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     32c:	89 ef       	ldi	r24, 0xF9	; 249
     32e:	90 e0       	ldi	r25, 0x00	; 0
     330:	01 97       	sbiw	r24, 0x01	; 1
     332:	f1 f7       	brne	.-4      	; 0x330 <MCP2515_init+0xa>
     334:	00 c0       	rjmp	.+0      	; 0x336 <MCP2515_init+0x10>
     336:	00 00       	nop
	_delay_ms(1);
	
	MCP2515_bit_modify(MCP_CANINTE, 0b00000001, 0b00000001);
     338:	41 e0       	ldi	r20, 0x01	; 1
     33a:	61 e0       	ldi	r22, 0x01	; 1
     33c:	8b e2       	ldi	r24, 0x2B	; 43
     33e:	da df       	rcall	.-76     	; 0x2f4 <MCP2515_bit_modify>

	//test
	val = MCP2515_read(MCP_CANSTAT);
     340:	8e e0       	ldi	r24, 0x0E	; 14
     342:	cb df       	rcall	.-106    	; 0x2da <MCP2515_read>
     344:	c8 2f       	mov	r28, r24
	printf("val = %d\n",val);
     346:	1f 92       	push	r1
     348:	8f 93       	push	r24
     34a:	2b e1       	ldi	r18, 0x1B	; 27
     34c:	32 e0       	ldi	r19, 0x02	; 2
     34e:	3f 93       	push	r19
     350:	2f 93       	push	r18
     352:	d2 d5       	rcall	.+2980   	; 0xef8 <printf>
	if((val & MODE_MASK) != MODE_CONFIG) {
     354:	c0 7e       	andi	r28, 0xE0	; 224
     356:	0f 90       	pop	r0
     358:	0f 90       	pop	r0
     35a:	0f 90       	pop	r0
     35c:	0f 90       	pop	r0
     35e:	c0 38       	cpi	r28, 0x80	; 128
     360:	29 f0       	breq	.+10     	; 0x36c <MCP2515_init+0x46>
		printf("MCP2515 in NOT in configuration mode after reset!\n");
     362:	85 e2       	ldi	r24, 0x25	; 37
     364:	92 e0       	ldi	r25, 0x02	; 2
     366:	d9 d5       	rcall	.+2994   	; 0xf1a <puts>
		return 1;
     368:	81 e0       	ldi	r24, 0x01	; 1
     36a:	01 c0       	rjmp	.+2      	; 0x36e <MCP2515_init+0x48>
	}
	
	
	
	return 0;
     36c:	80 e0       	ldi	r24, 0x00	; 0
}
     36e:	cf 91       	pop	r28
     370:	08 95       	ret

00000372 <MOTOR_init>:
max = -8284
min = */

void MOTOR_init(void) {
	//Setting output-pins:
	DDRH |= (1<<DDH1)
     372:	e1 e0       	ldi	r30, 0x01	; 1
     374:	f1 e0       	ldi	r31, 0x01	; 1
     376:	80 81       	ld	r24, Z
     378:	8a 67       	ori	r24, 0x7A	; 122
     37a:	80 83       	st	Z, r24
	|  (1<<DDH3)
	|  (1<<DDH4)
	|  (1<<DDH5)
	|  (1<<DDH6);
	TWI_Master_Initialise();
     37c:	5e d1       	rcall	.+700    	; 0x63a <TWI_Master_Initialise>
	PORTH |= (1<<EN)		//Enable motor
     37e:	e2 e0       	ldi	r30, 0x02	; 2
     380:	f1 e0       	ldi	r31, 0x01	; 1
     382:	80 81       	ld	r24, Z
     384:	82 61       	ori	r24, 0x12	; 18
     386:	80 83       	st	Z, r24
		  |  (1<<DIR);		//Motor direction
	PORTH &=  ~(1<<_RST);		//Counter reset
     388:	80 81       	ld	r24, Z
     38a:	8f 7b       	andi	r24, 0xBF	; 191
     38c:	80 83       	st	Z, r24
	PORTH |=  (1<<_RST);
     38e:	80 81       	ld	r24, Z
     390:	80 64       	ori	r24, 0x40	; 64
     392:	80 83       	st	Z, r24
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     394:	80 81       	ld	r24, Z
     396:	8f 7d       	andi	r24, 0xDF	; 223
     398:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     39a:	80 81       	ld	r24, Z
     39c:	87 7f       	andi	r24, 0xF7	; 247
     39e:	80 83       	st	Z, r24
     3a0:	08 95       	ret

000003a2 <MOTOR_read>:



uint16_t MOTOR_read(void) {
	
	PORTH &= ~(1<<_OE);		//Allowing the counter to appear on MJ2
     3a2:	e2 e0       	ldi	r30, 0x02	; 2
     3a4:	f1 e0       	ldi	r31, 0x01	; 1
     3a6:	80 81       	ld	r24, Z
     3a8:	8f 7d       	andi	r24, 0xDF	; 223
     3aa:	80 83       	st	Z, r24
	PORTH &= ~(1<<SEL);		//Selecting high byte (MSB)
     3ac:	80 81       	ld	r24, Z
     3ae:	87 7f       	andi	r24, 0xF7	; 247
     3b0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3b2:	85 e8       	ldi	r24, 0x85	; 133
     3b4:	8a 95       	dec	r24
     3b6:	f1 f7       	brne	.-4      	; 0x3b4 <MOTOR_read+0x12>
     3b8:	00 00       	nop
	
	
	_delay_us(25);
	
	uint8_t msb = PINK;
     3ba:	20 91 06 01 	lds	r18, 0x0106
	PORTH |= (1<<SEL);		//Selecting low byte (LSB)
     3be:	80 81       	ld	r24, Z
     3c0:	88 60       	ori	r24, 0x08	; 8
     3c2:	80 83       	st	Z, r24
     3c4:	85 e8       	ldi	r24, 0x85	; 133
     3c6:	8a 95       	dec	r24
     3c8:	f1 f7       	brne	.-4      	; 0x3c6 <MOTOR_read+0x24>
     3ca:	00 00       	nop
	
	_delay_us(25);
	
	uint8_t lsb = PINK;
     3cc:	80 91 06 01 	lds	r24, 0x0106
	PORTH &= ~(1<<_RST);
     3d0:	90 81       	ld	r25, Z
     3d2:	9f 7b       	andi	r25, 0xBF	; 191
     3d4:	90 83       	st	Z, r25
	PORTH |=  (1<<_RST);
     3d6:	90 81       	ld	r25, Z
     3d8:	90 64       	ori	r25, 0x40	; 64
     3da:	90 83       	st	Z, r25
	PORTH |= (1<<_OE);
     3dc:	90 81       	ld	r25, Z
     3de:	90 62       	ori	r25, 0x20	; 32
     3e0:	90 83       	st	Z, r25
	
	return (msb << 8) | lsb;
     3e2:	90 e0       	ldi	r25, 0x00	; 0
	
}
     3e4:	92 2b       	or	r25, r18
     3e6:	08 95       	ret

000003e8 <MOTOR_write>:


void MOTOR_write(uint8_t speed, uint8_t direction) {
	
	if (direction == RIGHT) {
     3e8:	61 30       	cpi	r22, 0x01	; 1
     3ea:	31 f4       	brne	.+12     	; 0x3f8 <MOTOR_write+0x10>
		PORTH |= (1<<PH1);
     3ec:	e2 e0       	ldi	r30, 0x02	; 2
     3ee:	f1 e0       	ldi	r31, 0x01	; 1
     3f0:	90 81       	ld	r25, Z
     3f2:	92 60       	ori	r25, 0x02	; 2
     3f4:	90 83       	st	Z, r25
     3f6:	05 c0       	rjmp	.+10     	; 0x402 <MOTOR_write+0x1a>
	}
	else {
		PORTH &= ~(1<<PH1);
     3f8:	e2 e0       	ldi	r30, 0x02	; 2
     3fa:	f1 e0       	ldi	r31, 0x01	; 1
     3fc:	90 81       	ld	r25, Z
     3fe:	9d 7f       	andi	r25, 0xFD	; 253
     400:	90 83       	st	Z, r25
	}
	DAC_write(speed);
     402:	90 e0       	ldi	r25, 0x00	; 0
     404:	32 cf       	rjmp	.-412    	; 0x26a <DAC_write>
     406:	08 95       	ret

00000408 <PID_scale>:
		
}


uint8_t PID_scale(int8_t motor_rot) {
	return (uint8_t)((motor_rot-rot_min)/(rot_max-rot_min))*255;
     408:	20 91 16 02 	lds	r18, 0x0216
     40c:	30 91 17 02 	lds	r19, 0x0217
     410:	99 27       	eor	r25, r25
     412:	87 fd       	sbrc	r24, 7
     414:	90 95       	com	r25
     416:	82 1b       	sub	r24, r18
     418:	93 0b       	sbc	r25, r19
     41a:	60 91 18 02 	lds	r22, 0x0218
     41e:	70 91 19 02 	lds	r23, 0x0219
     422:	62 1b       	sub	r22, r18
     424:	73 0b       	sbc	r23, r19
     426:	c4 d3       	rcall	.+1928   	; 0xbb0 <__divmodhi4>
}
     428:	86 2f       	mov	r24, r22
     42a:	81 95       	neg	r24
     42c:	08 95       	ret

0000042e <__vector_15>:
static left_ref = 0; 
static mid_ref = 127;
static scaling_factor = 1;


ISR(TIMER2_OVF_vect) {
     42e:	1f 92       	push	r1
     430:	0f 92       	push	r0
     432:	0f b6       	in	r0, 0x3f	; 63
     434:	0f 92       	push	r0
     436:	11 24       	eor	r1, r1
     438:	0b b6       	in	r0, 0x3b	; 59
     43a:	0f 92       	push	r0
     43c:	4f 92       	push	r4
     43e:	5f 92       	push	r5
     440:	6f 92       	push	r6
     442:	7f 92       	push	r7
     444:	8f 92       	push	r8
     446:	9f 92       	push	r9
     448:	af 92       	push	r10
     44a:	bf 92       	push	r11
     44c:	cf 92       	push	r12
     44e:	df 92       	push	r13
     450:	ef 92       	push	r14
     452:	ff 92       	push	r15
     454:	2f 93       	push	r18
     456:	3f 93       	push	r19
     458:	4f 93       	push	r20
     45a:	5f 93       	push	r21
     45c:	6f 93       	push	r22
     45e:	7f 93       	push	r23
     460:	8f 93       	push	r24
     462:	9f 93       	push	r25
     464:	af 93       	push	r26
     466:	bf 93       	push	r27
     468:	cf 93       	push	r28
     46a:	df 93       	push	r29
     46c:	ef 93       	push	r30
     46e:	ff 93       	push	r31
	
	
	can_message_t *msg;
	CAN_recieve_data(msg);
     470:	c0 e0       	ldi	r28, 0x00	; 0
     472:	d0 e0       	ldi	r29, 0x00	; 0
     474:	ce 01       	movw	r24, r28
     476:	be de       	rcall	.-644    	; 0x1f4 <CAN_recieve_data>
	
	uint8_t ref = msg->data[0];
     478:	cb 81       	ldd	r28, Y+3	; 0x03
	uint8_t measured = PID_scale(MOTOR_read());
     47a:	93 df       	rcall	.-218    	; 0x3a2 <MOTOR_read>
     47c:	c5 df       	rcall	.-118    	; 0x408 <PID_scale>
	
	error = ref - measured;
     47e:	d0 e0       	ldi	r29, 0x00	; 0
     480:	c8 1b       	sub	r28, r24
     482:	d1 09       	sbc	r29, r1
     484:	d0 93 5c 02 	sts	0x025C, r29
     488:	c0 93 5b 02 	sts	0x025B, r28
	
	integral += error*dt;
     48c:	be 01       	movw	r22, r28
     48e:	88 27       	eor	r24, r24
     490:	77 fd       	sbrc	r23, 7
     492:	80 95       	com	r24
     494:	98 2f       	mov	r25, r24
     496:	9d d2       	rcall	.+1338   	; 0x9d2 <__floatsisf>
     498:	4b 01       	movw	r8, r22
     49a:	5c 01       	movw	r10, r24
     49c:	40 90 06 02 	lds	r4, 0x0206
     4a0:	50 90 07 02 	lds	r5, 0x0207
     4a4:	60 90 08 02 	lds	r6, 0x0208
     4a8:	70 90 09 02 	lds	r7, 0x0209
     4ac:	a3 01       	movw	r20, r6
     4ae:	92 01       	movw	r18, r4
     4b0:	1c d3       	rcall	.+1592   	; 0xaea <__mulsf3>
     4b2:	20 91 5d 02 	lds	r18, 0x025D
     4b6:	30 91 5e 02 	lds	r19, 0x025E
     4ba:	40 91 5f 02 	lds	r20, 0x025F
     4be:	50 91 60 02 	lds	r21, 0x0260
     4c2:	b9 d1       	rcall	.+882    	; 0x836 <__addsf3>
     4c4:	6b 01       	movw	r12, r22
     4c6:	7c 01       	movw	r14, r24
     4c8:	60 93 5d 02 	sts	0x025D, r22
     4cc:	70 93 5e 02 	sts	0x025E, r23
     4d0:	80 93 5f 02 	sts	0x025F, r24
     4d4:	90 93 60 02 	sts	0x0260, r25
	double derivative = -(error - prev_error)/dt;
     4d8:	60 91 59 02 	lds	r22, 0x0259
     4dc:	70 91 5a 02 	lds	r23, 0x025A
     4e0:	6c 1b       	sub	r22, r28
     4e2:	7d 0b       	sbc	r23, r29
     4e4:	88 27       	eor	r24, r24
     4e6:	77 fd       	sbrc	r23, 7
     4e8:	80 95       	com	r24
     4ea:	98 2f       	mov	r25, r24
     4ec:	72 d2       	rcall	.+1252   	; 0x9d2 <__floatsisf>
     4ee:	a3 01       	movw	r20, r6
     4f0:	92 01       	movw	r18, r4
     4f2:	05 d2       	rcall	.+1034   	; 0x8fe <__divsf3>
     4f4:	2b 01       	movw	r4, r22
     4f6:	3c 01       	movw	r6, r24
	prev_error = error; 
     4f8:	d0 93 5a 02 	sts	0x025A, r29
     4fc:	c0 93 59 02 	sts	0x0259, r28
	double gain =  Kp * error + Ki * integral + Kd * derivative;
     500:	20 91 12 02 	lds	r18, 0x0212
     504:	30 91 13 02 	lds	r19, 0x0213
     508:	40 91 14 02 	lds	r20, 0x0214
     50c:	50 91 15 02 	lds	r21, 0x0215
     510:	c5 01       	movw	r24, r10
     512:	b4 01       	movw	r22, r8
     514:	ea d2       	rcall	.+1492   	; 0xaea <__mulsf3>
     516:	4b 01       	movw	r8, r22
     518:	5c 01       	movw	r10, r24
     51a:	20 91 0e 02 	lds	r18, 0x020E
     51e:	30 91 0f 02 	lds	r19, 0x020F
     522:	40 91 10 02 	lds	r20, 0x0210
     526:	50 91 11 02 	lds	r21, 0x0211
     52a:	c7 01       	movw	r24, r14
     52c:	b6 01       	movw	r22, r12
     52e:	dd d2       	rcall	.+1466   	; 0xaea <__mulsf3>
     530:	9b 01       	movw	r18, r22
     532:	ac 01       	movw	r20, r24
     534:	c5 01       	movw	r24, r10
     536:	b4 01       	movw	r22, r8
     538:	7e d1       	rcall	.+764    	; 0x836 <__addsf3>
     53a:	6b 01       	movw	r12, r22
     53c:	7c 01       	movw	r14, r24
     53e:	20 91 0a 02 	lds	r18, 0x020A
     542:	30 91 0b 02 	lds	r19, 0x020B
     546:	40 91 0c 02 	lds	r20, 0x020C
     54a:	50 91 0d 02 	lds	r21, 0x020D
     54e:	c3 01       	movw	r24, r6
     550:	b2 01       	movw	r22, r4
     552:	cb d2       	rcall	.+1430   	; 0xaea <__mulsf3>
     554:	9b 01       	movw	r18, r22
     556:	ac 01       	movw	r20, r24
     558:	c7 01       	movw	r24, r14
     55a:	b6 01       	movw	r22, r12
     55c:	6c d1       	rcall	.+728    	; 0x836 <__addsf3>
	}
	else {
		dir = LEFT;
	}
	
	MOTOR_write(abs(gain),dir);
     55e:	55 d3       	rcall	.+1706   	; 0xc0a <abs>
	prev_error = error; 
	double gain =  Kp * error + Ki * integral + Kd * derivative;
	
	uint8_t dir;
	
	if (error > 0) {
     560:	61 e0       	ldi	r22, 0x01	; 1
     562:	1c 16       	cp	r1, r28
     564:	1d 06       	cpc	r1, r29
     566:	0c f0       	brlt	.+2      	; 0x56a <__vector_15+0x13c>
     568:	60 e0       	ldi	r22, 0x00	; 0
	}
	else {
		dir = LEFT;
	}
	
	MOTOR_write(abs(gain),dir);
     56a:	3e df       	rcall	.-388    	; 0x3e8 <MOTOR_write>
	

	
}
     56c:	ff 91       	pop	r31
     56e:	ef 91       	pop	r30
     570:	df 91       	pop	r29
     572:	cf 91       	pop	r28
     574:	bf 91       	pop	r27
     576:	af 91       	pop	r26
     578:	9f 91       	pop	r25
     57a:	8f 91       	pop	r24
     57c:	7f 91       	pop	r23
     57e:	6f 91       	pop	r22
     580:	5f 91       	pop	r21
     582:	4f 91       	pop	r20
     584:	3f 91       	pop	r19
     586:	2f 91       	pop	r18
     588:	ff 90       	pop	r15
     58a:	ef 90       	pop	r14
     58c:	df 90       	pop	r13
     58e:	cf 90       	pop	r12
     590:	bf 90       	pop	r11
     592:	af 90       	pop	r10
     594:	9f 90       	pop	r9
     596:	8f 90       	pop	r8
     598:	7f 90       	pop	r7
     59a:	6f 90       	pop	r6
     59c:	5f 90       	pop	r5
     59e:	4f 90       	pop	r4
     5a0:	0f 90       	pop	r0
     5a2:	0b be       	out	0x3b, r0	; 59
     5a4:	0f 90       	pop	r0
     5a6:	0f be       	out	0x3f, r0	; 63
     5a8:	0f 90       	pop	r0
     5aa:	1f 90       	pop	r1
     5ac:	18 95       	reti

000005ae <PWM_init>:

void PWM_init(void) { 
	
	
	//Enable fast mode
	TCCR1A &= ~(1<<WGM10);	
     5ae:	a0 e8       	ldi	r26, 0x80	; 128
     5b0:	b0 e0       	ldi	r27, 0x00	; 0
     5b2:	8c 91       	ld	r24, X
     5b4:	8e 7f       	andi	r24, 0xFE	; 254
     5b6:	8c 93       	st	X, r24
	TCCR1A |= (1<<WGM11);
     5b8:	8c 91       	ld	r24, X
     5ba:	82 60       	ori	r24, 0x02	; 2
     5bc:	8c 93       	st	X, r24
	TCCR1B |= (1<<WGM12);
     5be:	e1 e8       	ldi	r30, 0x81	; 129
     5c0:	f0 e0       	ldi	r31, 0x00	; 0
     5c2:	80 81       	ld	r24, Z
     5c4:	88 60       	ori	r24, 0x08	; 8
     5c6:	80 83       	st	Z, r24
	TCCR1B |= (1<<WGM13);		
     5c8:	80 81       	ld	r24, Z
     5ca:	80 61       	ori	r24, 0x10	; 16
     5cc:	80 83       	st	Z, r24
	
	//Compare Output Mode: Non-inverting
	TCCR1A |= (1<<COM1A1);			
     5ce:	8c 91       	ld	r24, X
     5d0:	80 68       	ori	r24, 0x80	; 128
     5d2:	8c 93       	st	X, r24
	
	
	//Prescaler: clk/1024
	TCCR1B |= (1<<CS12);
     5d4:	80 81       	ld	r24, Z
     5d6:	84 60       	ori	r24, 0x04	; 4
     5d8:	80 83       	st	Z, r24
	TCCR1B &= ~(1<<CS11);
     5da:	80 81       	ld	r24, Z
     5dc:	8d 7f       	andi	r24, 0xFD	; 253
     5de:	80 83       	st	Z, r24
	TCCR1B |= (1<<CS10);
     5e0:	80 81       	ld	r24, Z
     5e2:	81 60       	ori	r24, 0x01	; 1
     5e4:	80 83       	st	Z, r24

	//Top value = F_CPU/(N*(1/min_period)) , N=1024
	ICR1 = 312;											// 312 implies 20 ms = T
     5e6:	88 e3       	ldi	r24, 0x38	; 56
     5e8:	91 e0       	ldi	r25, 0x01	; 1
     5ea:	90 93 87 00 	sts	0x0087, r25
     5ee:	80 93 86 00 	sts	0x0086, r24
	OCR1A = PWM_mid;									// The duty cycle is set here (15.6-32.1 implies 1ms-2ms)
     5f2:	85 e1       	ldi	r24, 0x15	; 21
     5f4:	90 e0       	ldi	r25, 0x00	; 0
     5f6:	90 93 89 00 	sts	0x0089, r25
     5fa:	80 93 88 00 	sts	0x0088, r24
	
	
	//Setting pin 11 (PB5) to output
	DDRB |= (1<<PB5);
     5fe:	25 9a       	sbi	0x04, 5	; 4
     600:	08 95       	ret

00000602 <SOLENOID_init>:
				
#include <avr/io.h>
#include "SOLENOID.h"
void SOLENOID_init(void){
	
	DDRA |= (1<<DDA1);	
     602:	09 9a       	sbi	0x01, 1	; 1
     604:	08 95       	ret

00000606 <SOLENOID_enable>:
}


void SOLENOID_enable(){
	
		PORTA |= (1 << PA1);
     606:	11 9a       	sbi	0x02, 1	; 2
     608:	08 95       	ret

0000060a <SOLENOID_disable>:
		
}

void SOLENOID_disable(){
	
	PORTA &= ~(1 << PA1);
     60a:	11 98       	cbi	0x02, 1	; 2
     60c:	08 95       	ret

0000060e <SPI_init>:
     60e:	21 9a       	sbi	0x04, 1	; 4
     610:	22 9a       	sbi	0x04, 2	; 4
     612:	27 9a       	sbi	0x04, 7	; 4
     614:	20 9a       	sbi	0x04, 0	; 4
     616:	23 98       	cbi	0x04, 3	; 4
     618:	8c b5       	in	r24, 0x2c	; 44
     61a:	81 65       	ori	r24, 0x51	; 81
     61c:	8c bd       	out	0x2c, r24	; 44
     61e:	08 95       	ret

00000620 <SPI_send>:
     620:	8e bd       	out	0x2e, r24	; 46
     622:	0d b4       	in	r0, 0x2d	; 45
     624:	07 fe       	sbrs	r0, 7
     626:	fd cf       	rjmp	.-6      	; 0x622 <SPI_send+0x2>
     628:	08 95       	ret

0000062a <SPI_read>:
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	f9 df       	rcall	.-14     	; 0x620 <SPI_send>
     62e:	8e b5       	in	r24, 0x2e	; 46
     630:	08 95       	ret

00000632 <SPI_enable_chipselect>:
     632:	2f 98       	cbi	0x05, 7	; 5
     634:	08 95       	ret

00000636 <SPI_disable_chipselect>:
     636:	2f 9a       	sbi	0x05, 7	; 5
     638:	08 95       	ret

0000063a <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     63a:	8c e0       	ldi	r24, 0x0C	; 12
     63c:	80 93 b8 00 	sts	0x00B8, r24
     640:	8f ef       	ldi	r24, 0xFF	; 255
     642:	80 93 bb 00 	sts	0x00BB, r24
     646:	84 e0       	ldi	r24, 0x04	; 4
     648:	80 93 bc 00 	sts	0x00BC, r24
     64c:	08 95       	ret

0000064e <TWI_Start_Transceiver_With_Data>:
     64e:	ec eb       	ldi	r30, 0xBC	; 188
     650:	f0 e0       	ldi	r31, 0x00	; 0
     652:	20 81       	ld	r18, Z
     654:	20 fd       	sbrc	r18, 0
     656:	fd cf       	rjmp	.-6      	; 0x652 <TWI_Start_Transceiver_With_Data+0x4>
     658:	60 93 63 02 	sts	0x0263, r22
     65c:	fc 01       	movw	r30, r24
     65e:	20 81       	ld	r18, Z
     660:	20 93 64 02 	sts	0x0264, r18
     664:	20 fd       	sbrc	r18, 0
     666:	0c c0       	rjmp	.+24     	; 0x680 <TWI_Start_Transceiver_With_Data+0x32>
     668:	62 30       	cpi	r22, 0x02	; 2
     66a:	50 f0       	brcs	.+20     	; 0x680 <TWI_Start_Transceiver_With_Data+0x32>
     66c:	dc 01       	movw	r26, r24
     66e:	11 96       	adiw	r26, 0x01	; 1
     670:	e5 e6       	ldi	r30, 0x65	; 101
     672:	f2 e0       	ldi	r31, 0x02	; 2
     674:	81 e0       	ldi	r24, 0x01	; 1
     676:	9d 91       	ld	r25, X+
     678:	91 93       	st	Z+, r25
     67a:	8f 5f       	subi	r24, 0xFF	; 255
     67c:	86 13       	cpse	r24, r22
     67e:	fb cf       	rjmp	.-10     	; 0x676 <TWI_Start_Transceiver_With_Data+0x28>
     680:	10 92 62 02 	sts	0x0262, r1
     684:	88 ef       	ldi	r24, 0xF8	; 248
     686:	80 93 1a 02 	sts	0x021A, r24
     68a:	85 ea       	ldi	r24, 0xA5	; 165
     68c:	80 93 bc 00 	sts	0x00BC, r24
     690:	08 95       	ret

00000692 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     692:	1f 92       	push	r1
     694:	0f 92       	push	r0
     696:	0f b6       	in	r0, 0x3f	; 63
     698:	0f 92       	push	r0
     69a:	11 24       	eor	r1, r1
     69c:	0b b6       	in	r0, 0x3b	; 59
     69e:	0f 92       	push	r0
     6a0:	2f 93       	push	r18
     6a2:	3f 93       	push	r19
     6a4:	8f 93       	push	r24
     6a6:	9f 93       	push	r25
     6a8:	af 93       	push	r26
     6aa:	bf 93       	push	r27
     6ac:	ef 93       	push	r30
     6ae:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     6b0:	80 91 b9 00 	lds	r24, 0x00B9
     6b4:	90 e0       	ldi	r25, 0x00	; 0
     6b6:	fc 01       	movw	r30, r24
     6b8:	38 97       	sbiw	r30, 0x08	; 8
     6ba:	e1 35       	cpi	r30, 0x51	; 81
     6bc:	f1 05       	cpc	r31, r1
     6be:	08 f0       	brcs	.+2      	; 0x6c2 <__vector_39+0x30>
     6c0:	55 c0       	rjmp	.+170    	; 0x76c <__vector_39+0xda>
     6c2:	ee 58       	subi	r30, 0x8E	; 142
     6c4:	ff 4f       	sbci	r31, 0xFF	; 255
     6c6:	87 c2       	rjmp	.+1294   	; 0xbd6 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     6c8:	10 92 61 02 	sts	0x0261, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     6cc:	e0 91 61 02 	lds	r30, 0x0261
     6d0:	80 91 63 02 	lds	r24, 0x0263
     6d4:	e8 17       	cp	r30, r24
     6d6:	70 f4       	brcc	.+28     	; 0x6f4 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     6d8:	81 e0       	ldi	r24, 0x01	; 1
     6da:	8e 0f       	add	r24, r30
     6dc:	80 93 61 02 	sts	0x0261, r24
     6e0:	f0 e0       	ldi	r31, 0x00	; 0
     6e2:	ec 59       	subi	r30, 0x9C	; 156
     6e4:	fd 4f       	sbci	r31, 0xFD	; 253
     6e6:	80 81       	ld	r24, Z
     6e8:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6ec:	85 e8       	ldi	r24, 0x85	; 133
     6ee:	80 93 bc 00 	sts	0x00BC, r24
     6f2:	43 c0       	rjmp	.+134    	; 0x77a <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     6f4:	80 91 62 02 	lds	r24, 0x0262
     6f8:	81 60       	ori	r24, 0x01	; 1
     6fa:	80 93 62 02 	sts	0x0262, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     6fe:	84 e9       	ldi	r24, 0x94	; 148
     700:	80 93 bc 00 	sts	0x00BC, r24
     704:	3a c0       	rjmp	.+116    	; 0x77a <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     706:	e0 91 61 02 	lds	r30, 0x0261
     70a:	81 e0       	ldi	r24, 0x01	; 1
     70c:	8e 0f       	add	r24, r30
     70e:	80 93 61 02 	sts	0x0261, r24
     712:	80 91 bb 00 	lds	r24, 0x00BB
     716:	f0 e0       	ldi	r31, 0x00	; 0
     718:	ec 59       	subi	r30, 0x9C	; 156
     71a:	fd 4f       	sbci	r31, 0xFD	; 253
     71c:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     71e:	20 91 61 02 	lds	r18, 0x0261
     722:	30 e0       	ldi	r19, 0x00	; 0
     724:	80 91 63 02 	lds	r24, 0x0263
     728:	90 e0       	ldi	r25, 0x00	; 0
     72a:	01 97       	sbiw	r24, 0x01	; 1
     72c:	28 17       	cp	r18, r24
     72e:	39 07       	cpc	r19, r25
     730:	24 f4       	brge	.+8      	; 0x73a <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     732:	85 ec       	ldi	r24, 0xC5	; 197
     734:	80 93 bc 00 	sts	0x00BC, r24
     738:	20 c0       	rjmp	.+64     	; 0x77a <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     73a:	85 e8       	ldi	r24, 0x85	; 133
     73c:	80 93 bc 00 	sts	0x00BC, r24
     740:	1c c0       	rjmp	.+56     	; 0x77a <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     742:	80 91 bb 00 	lds	r24, 0x00BB
     746:	e0 91 61 02 	lds	r30, 0x0261
     74a:	f0 e0       	ldi	r31, 0x00	; 0
     74c:	ec 59       	subi	r30, 0x9C	; 156
     74e:	fd 4f       	sbci	r31, 0xFD	; 253
     750:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     752:	80 91 62 02 	lds	r24, 0x0262
     756:	81 60       	ori	r24, 0x01	; 1
     758:	80 93 62 02 	sts	0x0262, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     75c:	84 e9       	ldi	r24, 0x94	; 148
     75e:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     762:	0b c0       	rjmp	.+22     	; 0x77a <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     764:	85 ea       	ldi	r24, 0xA5	; 165
     766:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     76a:	07 c0       	rjmp	.+14     	; 0x77a <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     76c:	80 91 b9 00 	lds	r24, 0x00B9
     770:	80 93 1a 02 	sts	0x021A, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     774:	84 e0       	ldi	r24, 0x04	; 4
     776:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     77a:	ff 91       	pop	r31
     77c:	ef 91       	pop	r30
     77e:	bf 91       	pop	r27
     780:	af 91       	pop	r26
     782:	9f 91       	pop	r25
     784:	8f 91       	pop	r24
     786:	3f 91       	pop	r19
     788:	2f 91       	pop	r18
     78a:	0f 90       	pop	r0
     78c:	0b be       	out	0x3b, r0	; 59
     78e:	0f 90       	pop	r0
     790:	0f be       	out	0x3f, r0	; 63
     792:	0f 90       	pop	r0
     794:	1f 90       	pop	r1
     796:	18 95       	reti

00000798 <UART_Init>:
     798:	90 93 c5 00 	sts	0x00C5, r25
     79c:	80 93 c4 00 	sts	0x00C4, r24
     7a0:	88 e1       	ldi	r24, 0x18	; 24
     7a2:	80 93 c1 00 	sts	0x00C1, r24
     7a6:	8e e0       	ldi	r24, 0x0E	; 14
     7a8:	80 93 c2 00 	sts	0x00C2, r24
     7ac:	f8 94       	cli
     7ae:	e1 ec       	ldi	r30, 0xC1	; 193
     7b0:	f0 e0       	ldi	r31, 0x00	; 0
     7b2:	80 81       	ld	r24, Z
     7b4:	80 68       	ori	r24, 0x80	; 128
     7b6:	80 83       	st	Z, r24
     7b8:	e0 ec       	ldi	r30, 0xC0	; 192
     7ba:	f0 e0       	ldi	r31, 0x00	; 0
     7bc:	80 81       	ld	r24, Z
     7be:	80 68       	ori	r24, 0x80	; 128
     7c0:	80 83       	st	Z, r24
     7c2:	78 94       	sei
     7c4:	81 e0       	ldi	r24, 0x01	; 1
     7c6:	90 e0       	ldi	r25, 0x00	; 0
     7c8:	08 95       	ret

000007ca <UART_Transmit>:
     7ca:	e0 ec       	ldi	r30, 0xC0	; 192
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	90 81       	ld	r25, Z
     7d0:	95 ff       	sbrs	r25, 5
     7d2:	fd cf       	rjmp	.-6      	; 0x7ce <UART_Transmit+0x4>
     7d4:	80 93 c6 00 	sts	0x00C6, r24
     7d8:	83 e0       	ldi	r24, 0x03	; 3
     7da:	90 e0       	ldi	r25, 0x00	; 0
     7dc:	08 95       	ret

000007de <UART_Recieve>:
     7de:	e0 ec       	ldi	r30, 0xC0	; 192
     7e0:	f0 e0       	ldi	r31, 0x00	; 0
     7e2:	80 81       	ld	r24, Z
     7e4:	88 23       	and	r24, r24
     7e6:	ec f7       	brge	.-6      	; 0x7e2 <UART_Recieve+0x4>
     7e8:	80 91 c6 00 	lds	r24, 0x00C6
     7ec:	08 95       	ret

000007ee <main>:


int main(void) {
	
	//disable alle interrupts
	cli();
     7ee:	f8 94       	cli
	
	DDRA = 0xFF;
     7f0:	8f ef       	ldi	r24, 0xFF	; 255
     7f2:	81 b9       	out	0x01, r24	; 1
	UART_Init(UBRR);
     7f4:	87 e6       	ldi	r24, 0x67	; 103
     7f6:	90 e0       	ldi	r25, 0x00	; 0
     7f8:	cf df       	rcall	.-98     	; 0x798 <UART_Init>
	fdevopen(&UART_Transmit, &UART_Recieve);
     7fa:	6f ee       	ldi	r22, 0xEF	; 239
     7fc:	73 e0       	ldi	r23, 0x03	; 3
     7fe:	85 ee       	ldi	r24, 0xE5	; 229
     800:	93 e0       	ldi	r25, 0x03	; 3
     802:	30 d3       	rcall	.+1632   	; 0xe64 <fdevopen>
	//init_SRAM();
	
	
	//printf("hello\n");
	CAN_init();
     804:	ed dc       	rcall	.-1574   	; 0x1e0 <CAN_init>
	m.data[0] = (uint8_t) 'H';*/
	//CAN_send_message(&m);
	
	
	//MCP2515_init();
	PWM_init();
     806:	d3 de       	rcall	.-602    	; 0x5ae <PWM_init>
	DAC_init();
     808:	2d dd       	rcall	.-1446   	; 0x264 <DAC_init>
	MOTOR_init();
     80a:	b3 dd       	rcall	.-1178   	; 0x372 <MOTOR_init>
	IR_init();
     80c:	42 dd       	rcall	.-1404   	; 0x292 <IR_init>
	SOLENOID_init();
     80e:	f9 de       	rcall	.-526    	; 0x602 <SOLENOID_init>
	//PID_init();
	while(1){
		SOLENOID_enable();
     810:	fa de       	rcall	.-524    	; 0x606 <SOLENOID_enable>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     812:	8f e9       	ldi	r24, 0x9F	; 159
     814:	9f e0       	ldi	r25, 0x0F	; 15
     816:	01 97       	sbiw	r24, 0x01	; 1
     818:	f1 f7       	brne	.-4      	; 0x816 <main+0x28>
     81a:	00 c0       	rjmp	.+0      	; 0x81c <main+0x2e>
     81c:	00 00       	nop
		_delay_ms(1);
		SOLENOID_disable();
     81e:	f5 de       	rcall	.-534    	; 0x60a <SOLENOID_disable>
     820:	9f ef       	ldi	r25, 0xFF	; 255
     822:	21 ee       	ldi	r18, 0xE1	; 225
     824:	84 e0       	ldi	r24, 0x04	; 4
     826:	91 50       	subi	r25, 0x01	; 1
     828:	20 40       	sbci	r18, 0x00	; 0
     82a:	80 40       	sbci	r24, 0x00	; 0
     82c:	e1 f7       	brne	.-8      	; 0x826 <main+0x38>
     82e:	00 c0       	rjmp	.+0      	; 0x830 <main+0x42>
     830:	00 00       	nop
     832:	ee cf       	rjmp	.-36     	; 0x810 <main+0x22>

00000834 <__subsf3>:
     834:	50 58       	subi	r21, 0x80	; 128

00000836 <__addsf3>:
     836:	bb 27       	eor	r27, r27
     838:	aa 27       	eor	r26, r26
     83a:	0e d0       	rcall	.+28     	; 0x858 <__addsf3x>
     83c:	1c c1       	rjmp	.+568    	; 0xa76 <__fp_round>
     83e:	0d d1       	rcall	.+538    	; 0xa5a <__fp_pscA>
     840:	30 f0       	brcs	.+12     	; 0x84e <__addsf3+0x18>
     842:	12 d1       	rcall	.+548    	; 0xa68 <__fp_pscB>
     844:	20 f0       	brcs	.+8      	; 0x84e <__addsf3+0x18>
     846:	31 f4       	brne	.+12     	; 0x854 <__addsf3+0x1e>
     848:	9f 3f       	cpi	r25, 0xFF	; 255
     84a:	11 f4       	brne	.+4      	; 0x850 <__addsf3+0x1a>
     84c:	1e f4       	brtc	.+6      	; 0x854 <__addsf3+0x1e>
     84e:	02 c1       	rjmp	.+516    	; 0xa54 <__fp_nan>
     850:	0e f4       	brtc	.+2      	; 0x854 <__addsf3+0x1e>
     852:	e0 95       	com	r30
     854:	e7 fb       	bst	r30, 7
     856:	f8 c0       	rjmp	.+496    	; 0xa48 <__fp_inf>

00000858 <__addsf3x>:
     858:	e9 2f       	mov	r30, r25
     85a:	1e d1       	rcall	.+572    	; 0xa98 <__fp_split3>
     85c:	80 f3       	brcs	.-32     	; 0x83e <__addsf3+0x8>
     85e:	ba 17       	cp	r27, r26
     860:	62 07       	cpc	r22, r18
     862:	73 07       	cpc	r23, r19
     864:	84 07       	cpc	r24, r20
     866:	95 07       	cpc	r25, r21
     868:	18 f0       	brcs	.+6      	; 0x870 <__addsf3x+0x18>
     86a:	71 f4       	brne	.+28     	; 0x888 <__addsf3x+0x30>
     86c:	9e f5       	brtc	.+102    	; 0x8d4 <__addsf3x+0x7c>
     86e:	36 c1       	rjmp	.+620    	; 0xadc <__fp_zero>
     870:	0e f4       	brtc	.+2      	; 0x874 <__addsf3x+0x1c>
     872:	e0 95       	com	r30
     874:	0b 2e       	mov	r0, r27
     876:	ba 2f       	mov	r27, r26
     878:	a0 2d       	mov	r26, r0
     87a:	0b 01       	movw	r0, r22
     87c:	b9 01       	movw	r22, r18
     87e:	90 01       	movw	r18, r0
     880:	0c 01       	movw	r0, r24
     882:	ca 01       	movw	r24, r20
     884:	a0 01       	movw	r20, r0
     886:	11 24       	eor	r1, r1
     888:	ff 27       	eor	r31, r31
     88a:	59 1b       	sub	r21, r25
     88c:	99 f0       	breq	.+38     	; 0x8b4 <__addsf3x+0x5c>
     88e:	59 3f       	cpi	r21, 0xF9	; 249
     890:	50 f4       	brcc	.+20     	; 0x8a6 <__addsf3x+0x4e>
     892:	50 3e       	cpi	r21, 0xE0	; 224
     894:	68 f1       	brcs	.+90     	; 0x8f0 <__addsf3x+0x98>
     896:	1a 16       	cp	r1, r26
     898:	f0 40       	sbci	r31, 0x00	; 0
     89a:	a2 2f       	mov	r26, r18
     89c:	23 2f       	mov	r18, r19
     89e:	34 2f       	mov	r19, r20
     8a0:	44 27       	eor	r20, r20
     8a2:	58 5f       	subi	r21, 0xF8	; 248
     8a4:	f3 cf       	rjmp	.-26     	; 0x88c <__addsf3x+0x34>
     8a6:	46 95       	lsr	r20
     8a8:	37 95       	ror	r19
     8aa:	27 95       	ror	r18
     8ac:	a7 95       	ror	r26
     8ae:	f0 40       	sbci	r31, 0x00	; 0
     8b0:	53 95       	inc	r21
     8b2:	c9 f7       	brne	.-14     	; 0x8a6 <__addsf3x+0x4e>
     8b4:	7e f4       	brtc	.+30     	; 0x8d4 <__addsf3x+0x7c>
     8b6:	1f 16       	cp	r1, r31
     8b8:	ba 0b       	sbc	r27, r26
     8ba:	62 0b       	sbc	r22, r18
     8bc:	73 0b       	sbc	r23, r19
     8be:	84 0b       	sbc	r24, r20
     8c0:	ba f0       	brmi	.+46     	; 0x8f0 <__addsf3x+0x98>
     8c2:	91 50       	subi	r25, 0x01	; 1
     8c4:	a1 f0       	breq	.+40     	; 0x8ee <__addsf3x+0x96>
     8c6:	ff 0f       	add	r31, r31
     8c8:	bb 1f       	adc	r27, r27
     8ca:	66 1f       	adc	r22, r22
     8cc:	77 1f       	adc	r23, r23
     8ce:	88 1f       	adc	r24, r24
     8d0:	c2 f7       	brpl	.-16     	; 0x8c2 <__addsf3x+0x6a>
     8d2:	0e c0       	rjmp	.+28     	; 0x8f0 <__addsf3x+0x98>
     8d4:	ba 0f       	add	r27, r26
     8d6:	62 1f       	adc	r22, r18
     8d8:	73 1f       	adc	r23, r19
     8da:	84 1f       	adc	r24, r20
     8dc:	48 f4       	brcc	.+18     	; 0x8f0 <__addsf3x+0x98>
     8de:	87 95       	ror	r24
     8e0:	77 95       	ror	r23
     8e2:	67 95       	ror	r22
     8e4:	b7 95       	ror	r27
     8e6:	f7 95       	ror	r31
     8e8:	9e 3f       	cpi	r25, 0xFE	; 254
     8ea:	08 f0       	brcs	.+2      	; 0x8ee <__addsf3x+0x96>
     8ec:	b3 cf       	rjmp	.-154    	; 0x854 <__addsf3+0x1e>
     8ee:	93 95       	inc	r25
     8f0:	88 0f       	add	r24, r24
     8f2:	08 f0       	brcs	.+2      	; 0x8f6 <__addsf3x+0x9e>
     8f4:	99 27       	eor	r25, r25
     8f6:	ee 0f       	add	r30, r30
     8f8:	97 95       	ror	r25
     8fa:	87 95       	ror	r24
     8fc:	08 95       	ret

000008fe <__divsf3>:
     8fe:	0c d0       	rcall	.+24     	; 0x918 <__divsf3x>
     900:	ba c0       	rjmp	.+372    	; 0xa76 <__fp_round>
     902:	b2 d0       	rcall	.+356    	; 0xa68 <__fp_pscB>
     904:	40 f0       	brcs	.+16     	; 0x916 <__divsf3+0x18>
     906:	a9 d0       	rcall	.+338    	; 0xa5a <__fp_pscA>
     908:	30 f0       	brcs	.+12     	; 0x916 <__divsf3+0x18>
     90a:	21 f4       	brne	.+8      	; 0x914 <__divsf3+0x16>
     90c:	5f 3f       	cpi	r21, 0xFF	; 255
     90e:	19 f0       	breq	.+6      	; 0x916 <__divsf3+0x18>
     910:	9b c0       	rjmp	.+310    	; 0xa48 <__fp_inf>
     912:	51 11       	cpse	r21, r1
     914:	e4 c0       	rjmp	.+456    	; 0xade <__fp_szero>
     916:	9e c0       	rjmp	.+316    	; 0xa54 <__fp_nan>

00000918 <__divsf3x>:
     918:	bf d0       	rcall	.+382    	; 0xa98 <__fp_split3>
     91a:	98 f3       	brcs	.-26     	; 0x902 <__divsf3+0x4>

0000091c <__divsf3_pse>:
     91c:	99 23       	and	r25, r25
     91e:	c9 f3       	breq	.-14     	; 0x912 <__divsf3+0x14>
     920:	55 23       	and	r21, r21
     922:	b1 f3       	breq	.-20     	; 0x910 <__divsf3+0x12>
     924:	95 1b       	sub	r25, r21
     926:	55 0b       	sbc	r21, r21
     928:	bb 27       	eor	r27, r27
     92a:	aa 27       	eor	r26, r26
     92c:	62 17       	cp	r22, r18
     92e:	73 07       	cpc	r23, r19
     930:	84 07       	cpc	r24, r20
     932:	38 f0       	brcs	.+14     	; 0x942 <__divsf3_pse+0x26>
     934:	9f 5f       	subi	r25, 0xFF	; 255
     936:	5f 4f       	sbci	r21, 0xFF	; 255
     938:	22 0f       	add	r18, r18
     93a:	33 1f       	adc	r19, r19
     93c:	44 1f       	adc	r20, r20
     93e:	aa 1f       	adc	r26, r26
     940:	a9 f3       	breq	.-22     	; 0x92c <__divsf3_pse+0x10>
     942:	33 d0       	rcall	.+102    	; 0x9aa <__divsf3_pse+0x8e>
     944:	0e 2e       	mov	r0, r30
     946:	3a f0       	brmi	.+14     	; 0x956 <__divsf3_pse+0x3a>
     948:	e0 e8       	ldi	r30, 0x80	; 128
     94a:	30 d0       	rcall	.+96     	; 0x9ac <__divsf3_pse+0x90>
     94c:	91 50       	subi	r25, 0x01	; 1
     94e:	50 40       	sbci	r21, 0x00	; 0
     950:	e6 95       	lsr	r30
     952:	00 1c       	adc	r0, r0
     954:	ca f7       	brpl	.-14     	; 0x948 <__divsf3_pse+0x2c>
     956:	29 d0       	rcall	.+82     	; 0x9aa <__divsf3_pse+0x8e>
     958:	fe 2f       	mov	r31, r30
     95a:	27 d0       	rcall	.+78     	; 0x9aa <__divsf3_pse+0x8e>
     95c:	66 0f       	add	r22, r22
     95e:	77 1f       	adc	r23, r23
     960:	88 1f       	adc	r24, r24
     962:	bb 1f       	adc	r27, r27
     964:	26 17       	cp	r18, r22
     966:	37 07       	cpc	r19, r23
     968:	48 07       	cpc	r20, r24
     96a:	ab 07       	cpc	r26, r27
     96c:	b0 e8       	ldi	r27, 0x80	; 128
     96e:	09 f0       	breq	.+2      	; 0x972 <__divsf3_pse+0x56>
     970:	bb 0b       	sbc	r27, r27
     972:	80 2d       	mov	r24, r0
     974:	bf 01       	movw	r22, r30
     976:	ff 27       	eor	r31, r31
     978:	93 58       	subi	r25, 0x83	; 131
     97a:	5f 4f       	sbci	r21, 0xFF	; 255
     97c:	2a f0       	brmi	.+10     	; 0x988 <__divsf3_pse+0x6c>
     97e:	9e 3f       	cpi	r25, 0xFE	; 254
     980:	51 05       	cpc	r21, r1
     982:	68 f0       	brcs	.+26     	; 0x99e <__divsf3_pse+0x82>
     984:	61 c0       	rjmp	.+194    	; 0xa48 <__fp_inf>
     986:	ab c0       	rjmp	.+342    	; 0xade <__fp_szero>
     988:	5f 3f       	cpi	r21, 0xFF	; 255
     98a:	ec f3       	brlt	.-6      	; 0x986 <__divsf3_pse+0x6a>
     98c:	98 3e       	cpi	r25, 0xE8	; 232
     98e:	dc f3       	brlt	.-10     	; 0x986 <__divsf3_pse+0x6a>
     990:	86 95       	lsr	r24
     992:	77 95       	ror	r23
     994:	67 95       	ror	r22
     996:	b7 95       	ror	r27
     998:	f7 95       	ror	r31
     99a:	9f 5f       	subi	r25, 0xFF	; 255
     99c:	c9 f7       	brne	.-14     	; 0x990 <__divsf3_pse+0x74>
     99e:	88 0f       	add	r24, r24
     9a0:	91 1d       	adc	r25, r1
     9a2:	96 95       	lsr	r25
     9a4:	87 95       	ror	r24
     9a6:	97 f9       	bld	r25, 7
     9a8:	08 95       	ret
     9aa:	e1 e0       	ldi	r30, 0x01	; 1
     9ac:	66 0f       	add	r22, r22
     9ae:	77 1f       	adc	r23, r23
     9b0:	88 1f       	adc	r24, r24
     9b2:	bb 1f       	adc	r27, r27
     9b4:	62 17       	cp	r22, r18
     9b6:	73 07       	cpc	r23, r19
     9b8:	84 07       	cpc	r24, r20
     9ba:	ba 07       	cpc	r27, r26
     9bc:	20 f0       	brcs	.+8      	; 0x9c6 <__divsf3_pse+0xaa>
     9be:	62 1b       	sub	r22, r18
     9c0:	73 0b       	sbc	r23, r19
     9c2:	84 0b       	sbc	r24, r20
     9c4:	ba 0b       	sbc	r27, r26
     9c6:	ee 1f       	adc	r30, r30
     9c8:	88 f7       	brcc	.-30     	; 0x9ac <__divsf3_pse+0x90>
     9ca:	e0 95       	com	r30
     9cc:	08 95       	ret

000009ce <__floatunsisf>:
     9ce:	e8 94       	clt
     9d0:	09 c0       	rjmp	.+18     	; 0x9e4 <__floatsisf+0x12>

000009d2 <__floatsisf>:
     9d2:	97 fb       	bst	r25, 7
     9d4:	3e f4       	brtc	.+14     	; 0x9e4 <__floatsisf+0x12>
     9d6:	90 95       	com	r25
     9d8:	80 95       	com	r24
     9da:	70 95       	com	r23
     9dc:	61 95       	neg	r22
     9de:	7f 4f       	sbci	r23, 0xFF	; 255
     9e0:	8f 4f       	sbci	r24, 0xFF	; 255
     9e2:	9f 4f       	sbci	r25, 0xFF	; 255
     9e4:	99 23       	and	r25, r25
     9e6:	a9 f0       	breq	.+42     	; 0xa12 <__floatsisf+0x40>
     9e8:	f9 2f       	mov	r31, r25
     9ea:	96 e9       	ldi	r25, 0x96	; 150
     9ec:	bb 27       	eor	r27, r27
     9ee:	93 95       	inc	r25
     9f0:	f6 95       	lsr	r31
     9f2:	87 95       	ror	r24
     9f4:	77 95       	ror	r23
     9f6:	67 95       	ror	r22
     9f8:	b7 95       	ror	r27
     9fa:	f1 11       	cpse	r31, r1
     9fc:	f8 cf       	rjmp	.-16     	; 0x9ee <__floatsisf+0x1c>
     9fe:	fa f4       	brpl	.+62     	; 0xa3e <__floatsisf+0x6c>
     a00:	bb 0f       	add	r27, r27
     a02:	11 f4       	brne	.+4      	; 0xa08 <__floatsisf+0x36>
     a04:	60 ff       	sbrs	r22, 0
     a06:	1b c0       	rjmp	.+54     	; 0xa3e <__floatsisf+0x6c>
     a08:	6f 5f       	subi	r22, 0xFF	; 255
     a0a:	7f 4f       	sbci	r23, 0xFF	; 255
     a0c:	8f 4f       	sbci	r24, 0xFF	; 255
     a0e:	9f 4f       	sbci	r25, 0xFF	; 255
     a10:	16 c0       	rjmp	.+44     	; 0xa3e <__floatsisf+0x6c>
     a12:	88 23       	and	r24, r24
     a14:	11 f0       	breq	.+4      	; 0xa1a <__floatsisf+0x48>
     a16:	96 e9       	ldi	r25, 0x96	; 150
     a18:	11 c0       	rjmp	.+34     	; 0xa3c <__floatsisf+0x6a>
     a1a:	77 23       	and	r23, r23
     a1c:	21 f0       	breq	.+8      	; 0xa26 <__floatsisf+0x54>
     a1e:	9e e8       	ldi	r25, 0x8E	; 142
     a20:	87 2f       	mov	r24, r23
     a22:	76 2f       	mov	r23, r22
     a24:	05 c0       	rjmp	.+10     	; 0xa30 <__floatsisf+0x5e>
     a26:	66 23       	and	r22, r22
     a28:	71 f0       	breq	.+28     	; 0xa46 <__floatsisf+0x74>
     a2a:	96 e8       	ldi	r25, 0x86	; 134
     a2c:	86 2f       	mov	r24, r22
     a2e:	70 e0       	ldi	r23, 0x00	; 0
     a30:	60 e0       	ldi	r22, 0x00	; 0
     a32:	2a f0       	brmi	.+10     	; 0xa3e <__floatsisf+0x6c>
     a34:	9a 95       	dec	r25
     a36:	66 0f       	add	r22, r22
     a38:	77 1f       	adc	r23, r23
     a3a:	88 1f       	adc	r24, r24
     a3c:	da f7       	brpl	.-10     	; 0xa34 <__floatsisf+0x62>
     a3e:	88 0f       	add	r24, r24
     a40:	96 95       	lsr	r25
     a42:	87 95       	ror	r24
     a44:	97 f9       	bld	r25, 7
     a46:	08 95       	ret

00000a48 <__fp_inf>:
     a48:	97 f9       	bld	r25, 7
     a4a:	9f 67       	ori	r25, 0x7F	; 127
     a4c:	80 e8       	ldi	r24, 0x80	; 128
     a4e:	70 e0       	ldi	r23, 0x00	; 0
     a50:	60 e0       	ldi	r22, 0x00	; 0
     a52:	08 95       	ret

00000a54 <__fp_nan>:
     a54:	9f ef       	ldi	r25, 0xFF	; 255
     a56:	80 ec       	ldi	r24, 0xC0	; 192
     a58:	08 95       	ret

00000a5a <__fp_pscA>:
     a5a:	00 24       	eor	r0, r0
     a5c:	0a 94       	dec	r0
     a5e:	16 16       	cp	r1, r22
     a60:	17 06       	cpc	r1, r23
     a62:	18 06       	cpc	r1, r24
     a64:	09 06       	cpc	r0, r25
     a66:	08 95       	ret

00000a68 <__fp_pscB>:
     a68:	00 24       	eor	r0, r0
     a6a:	0a 94       	dec	r0
     a6c:	12 16       	cp	r1, r18
     a6e:	13 06       	cpc	r1, r19
     a70:	14 06       	cpc	r1, r20
     a72:	05 06       	cpc	r0, r21
     a74:	08 95       	ret

00000a76 <__fp_round>:
     a76:	09 2e       	mov	r0, r25
     a78:	03 94       	inc	r0
     a7a:	00 0c       	add	r0, r0
     a7c:	11 f4       	brne	.+4      	; 0xa82 <__fp_round+0xc>
     a7e:	88 23       	and	r24, r24
     a80:	52 f0       	brmi	.+20     	; 0xa96 <__fp_round+0x20>
     a82:	bb 0f       	add	r27, r27
     a84:	40 f4       	brcc	.+16     	; 0xa96 <__fp_round+0x20>
     a86:	bf 2b       	or	r27, r31
     a88:	11 f4       	brne	.+4      	; 0xa8e <__fp_round+0x18>
     a8a:	60 ff       	sbrs	r22, 0
     a8c:	04 c0       	rjmp	.+8      	; 0xa96 <__fp_round+0x20>
     a8e:	6f 5f       	subi	r22, 0xFF	; 255
     a90:	7f 4f       	sbci	r23, 0xFF	; 255
     a92:	8f 4f       	sbci	r24, 0xFF	; 255
     a94:	9f 4f       	sbci	r25, 0xFF	; 255
     a96:	08 95       	ret

00000a98 <__fp_split3>:
     a98:	57 fd       	sbrc	r21, 7
     a9a:	90 58       	subi	r25, 0x80	; 128
     a9c:	44 0f       	add	r20, r20
     a9e:	55 1f       	adc	r21, r21
     aa0:	59 f0       	breq	.+22     	; 0xab8 <__fp_splitA+0x10>
     aa2:	5f 3f       	cpi	r21, 0xFF	; 255
     aa4:	71 f0       	breq	.+28     	; 0xac2 <__fp_splitA+0x1a>
     aa6:	47 95       	ror	r20

00000aa8 <__fp_splitA>:
     aa8:	88 0f       	add	r24, r24
     aaa:	97 fb       	bst	r25, 7
     aac:	99 1f       	adc	r25, r25
     aae:	61 f0       	breq	.+24     	; 0xac8 <__fp_splitA+0x20>
     ab0:	9f 3f       	cpi	r25, 0xFF	; 255
     ab2:	79 f0       	breq	.+30     	; 0xad2 <__fp_splitA+0x2a>
     ab4:	87 95       	ror	r24
     ab6:	08 95       	ret
     ab8:	12 16       	cp	r1, r18
     aba:	13 06       	cpc	r1, r19
     abc:	14 06       	cpc	r1, r20
     abe:	55 1f       	adc	r21, r21
     ac0:	f2 cf       	rjmp	.-28     	; 0xaa6 <__fp_split3+0xe>
     ac2:	46 95       	lsr	r20
     ac4:	f1 df       	rcall	.-30     	; 0xaa8 <__fp_splitA>
     ac6:	08 c0       	rjmp	.+16     	; 0xad8 <__fp_splitA+0x30>
     ac8:	16 16       	cp	r1, r22
     aca:	17 06       	cpc	r1, r23
     acc:	18 06       	cpc	r1, r24
     ace:	99 1f       	adc	r25, r25
     ad0:	f1 cf       	rjmp	.-30     	; 0xab4 <__fp_splitA+0xc>
     ad2:	86 95       	lsr	r24
     ad4:	71 05       	cpc	r23, r1
     ad6:	61 05       	cpc	r22, r1
     ad8:	08 94       	sec
     ada:	08 95       	ret

00000adc <__fp_zero>:
     adc:	e8 94       	clt

00000ade <__fp_szero>:
     ade:	bb 27       	eor	r27, r27
     ae0:	66 27       	eor	r22, r22
     ae2:	77 27       	eor	r23, r23
     ae4:	cb 01       	movw	r24, r22
     ae6:	97 f9       	bld	r25, 7
     ae8:	08 95       	ret

00000aea <__mulsf3>:
     aea:	0b d0       	rcall	.+22     	; 0xb02 <__mulsf3x>
     aec:	c4 cf       	rjmp	.-120    	; 0xa76 <__fp_round>
     aee:	b5 df       	rcall	.-150    	; 0xa5a <__fp_pscA>
     af0:	28 f0       	brcs	.+10     	; 0xafc <__mulsf3+0x12>
     af2:	ba df       	rcall	.-140    	; 0xa68 <__fp_pscB>
     af4:	18 f0       	brcs	.+6      	; 0xafc <__mulsf3+0x12>
     af6:	95 23       	and	r25, r21
     af8:	09 f0       	breq	.+2      	; 0xafc <__mulsf3+0x12>
     afa:	a6 cf       	rjmp	.-180    	; 0xa48 <__fp_inf>
     afc:	ab cf       	rjmp	.-170    	; 0xa54 <__fp_nan>
     afe:	11 24       	eor	r1, r1
     b00:	ee cf       	rjmp	.-36     	; 0xade <__fp_szero>

00000b02 <__mulsf3x>:
     b02:	ca df       	rcall	.-108    	; 0xa98 <__fp_split3>
     b04:	a0 f3       	brcs	.-24     	; 0xaee <__mulsf3+0x4>

00000b06 <__mulsf3_pse>:
     b06:	95 9f       	mul	r25, r21
     b08:	d1 f3       	breq	.-12     	; 0xafe <__mulsf3+0x14>
     b0a:	95 0f       	add	r25, r21
     b0c:	50 e0       	ldi	r21, 0x00	; 0
     b0e:	55 1f       	adc	r21, r21
     b10:	62 9f       	mul	r22, r18
     b12:	f0 01       	movw	r30, r0
     b14:	72 9f       	mul	r23, r18
     b16:	bb 27       	eor	r27, r27
     b18:	f0 0d       	add	r31, r0
     b1a:	b1 1d       	adc	r27, r1
     b1c:	63 9f       	mul	r22, r19
     b1e:	aa 27       	eor	r26, r26
     b20:	f0 0d       	add	r31, r0
     b22:	b1 1d       	adc	r27, r1
     b24:	aa 1f       	adc	r26, r26
     b26:	64 9f       	mul	r22, r20
     b28:	66 27       	eor	r22, r22
     b2a:	b0 0d       	add	r27, r0
     b2c:	a1 1d       	adc	r26, r1
     b2e:	66 1f       	adc	r22, r22
     b30:	82 9f       	mul	r24, r18
     b32:	22 27       	eor	r18, r18
     b34:	b0 0d       	add	r27, r0
     b36:	a1 1d       	adc	r26, r1
     b38:	62 1f       	adc	r22, r18
     b3a:	73 9f       	mul	r23, r19
     b3c:	b0 0d       	add	r27, r0
     b3e:	a1 1d       	adc	r26, r1
     b40:	62 1f       	adc	r22, r18
     b42:	83 9f       	mul	r24, r19
     b44:	a0 0d       	add	r26, r0
     b46:	61 1d       	adc	r22, r1
     b48:	22 1f       	adc	r18, r18
     b4a:	74 9f       	mul	r23, r20
     b4c:	33 27       	eor	r19, r19
     b4e:	a0 0d       	add	r26, r0
     b50:	61 1d       	adc	r22, r1
     b52:	23 1f       	adc	r18, r19
     b54:	84 9f       	mul	r24, r20
     b56:	60 0d       	add	r22, r0
     b58:	21 1d       	adc	r18, r1
     b5a:	82 2f       	mov	r24, r18
     b5c:	76 2f       	mov	r23, r22
     b5e:	6a 2f       	mov	r22, r26
     b60:	11 24       	eor	r1, r1
     b62:	9f 57       	subi	r25, 0x7F	; 127
     b64:	50 40       	sbci	r21, 0x00	; 0
     b66:	8a f0       	brmi	.+34     	; 0xb8a <__mulsf3_pse+0x84>
     b68:	e1 f0       	breq	.+56     	; 0xba2 <__mulsf3_pse+0x9c>
     b6a:	88 23       	and	r24, r24
     b6c:	4a f0       	brmi	.+18     	; 0xb80 <__mulsf3_pse+0x7a>
     b6e:	ee 0f       	add	r30, r30
     b70:	ff 1f       	adc	r31, r31
     b72:	bb 1f       	adc	r27, r27
     b74:	66 1f       	adc	r22, r22
     b76:	77 1f       	adc	r23, r23
     b78:	88 1f       	adc	r24, r24
     b7a:	91 50       	subi	r25, 0x01	; 1
     b7c:	50 40       	sbci	r21, 0x00	; 0
     b7e:	a9 f7       	brne	.-22     	; 0xb6a <__mulsf3_pse+0x64>
     b80:	9e 3f       	cpi	r25, 0xFE	; 254
     b82:	51 05       	cpc	r21, r1
     b84:	70 f0       	brcs	.+28     	; 0xba2 <__mulsf3_pse+0x9c>
     b86:	60 cf       	rjmp	.-320    	; 0xa48 <__fp_inf>
     b88:	aa cf       	rjmp	.-172    	; 0xade <__fp_szero>
     b8a:	5f 3f       	cpi	r21, 0xFF	; 255
     b8c:	ec f3       	brlt	.-6      	; 0xb88 <__mulsf3_pse+0x82>
     b8e:	98 3e       	cpi	r25, 0xE8	; 232
     b90:	dc f3       	brlt	.-10     	; 0xb88 <__mulsf3_pse+0x82>
     b92:	86 95       	lsr	r24
     b94:	77 95       	ror	r23
     b96:	67 95       	ror	r22
     b98:	b7 95       	ror	r27
     b9a:	f7 95       	ror	r31
     b9c:	e7 95       	ror	r30
     b9e:	9f 5f       	subi	r25, 0xFF	; 255
     ba0:	c1 f7       	brne	.-16     	; 0xb92 <__mulsf3_pse+0x8c>
     ba2:	fe 2b       	or	r31, r30
     ba4:	88 0f       	add	r24, r24
     ba6:	91 1d       	adc	r25, r1
     ba8:	96 95       	lsr	r25
     baa:	87 95       	ror	r24
     bac:	97 f9       	bld	r25, 7
     bae:	08 95       	ret

00000bb0 <__divmodhi4>:
     bb0:	97 fb       	bst	r25, 7
     bb2:	07 2e       	mov	r0, r23
     bb4:	16 f4       	brtc	.+4      	; 0xbba <__divmodhi4+0xa>
     bb6:	00 94       	com	r0
     bb8:	06 d0       	rcall	.+12     	; 0xbc6 <__divmodhi4_neg1>
     bba:	77 fd       	sbrc	r23, 7
     bbc:	08 d0       	rcall	.+16     	; 0xbce <__divmodhi4_neg2>
     bbe:	11 d0       	rcall	.+34     	; 0xbe2 <__udivmodhi4>
     bc0:	07 fc       	sbrc	r0, 7
     bc2:	05 d0       	rcall	.+10     	; 0xbce <__divmodhi4_neg2>
     bc4:	3e f4       	brtc	.+14     	; 0xbd4 <__divmodhi4_exit>

00000bc6 <__divmodhi4_neg1>:
     bc6:	90 95       	com	r25
     bc8:	81 95       	neg	r24
     bca:	9f 4f       	sbci	r25, 0xFF	; 255
     bcc:	08 95       	ret

00000bce <__divmodhi4_neg2>:
     bce:	70 95       	com	r23
     bd0:	61 95       	neg	r22
     bd2:	7f 4f       	sbci	r23, 0xFF	; 255

00000bd4 <__divmodhi4_exit>:
     bd4:	08 95       	ret

00000bd6 <__tablejump2__>:
     bd6:	ee 0f       	add	r30, r30
     bd8:	ff 1f       	adc	r31, r31

00000bda <__tablejump__>:
     bda:	05 90       	lpm	r0, Z+
     bdc:	f4 91       	lpm	r31, Z
     bde:	e0 2d       	mov	r30, r0
     be0:	19 94       	eijmp

00000be2 <__udivmodhi4>:
     be2:	aa 1b       	sub	r26, r26
     be4:	bb 1b       	sub	r27, r27
     be6:	51 e1       	ldi	r21, 0x11	; 17
     be8:	07 c0       	rjmp	.+14     	; 0xbf8 <__udivmodhi4_ep>

00000bea <__udivmodhi4_loop>:
     bea:	aa 1f       	adc	r26, r26
     bec:	bb 1f       	adc	r27, r27
     bee:	a6 17       	cp	r26, r22
     bf0:	b7 07       	cpc	r27, r23
     bf2:	10 f0       	brcs	.+4      	; 0xbf8 <__udivmodhi4_ep>
     bf4:	a6 1b       	sub	r26, r22
     bf6:	b7 0b       	sbc	r27, r23

00000bf8 <__udivmodhi4_ep>:
     bf8:	88 1f       	adc	r24, r24
     bfa:	99 1f       	adc	r25, r25
     bfc:	5a 95       	dec	r21
     bfe:	a9 f7       	brne	.-22     	; 0xbea <__udivmodhi4_loop>
     c00:	80 95       	com	r24
     c02:	90 95       	com	r25
     c04:	bc 01       	movw	r22, r24
     c06:	cd 01       	movw	r24, r26
     c08:	08 95       	ret

00000c0a <abs>:
     c0a:	97 ff       	sbrs	r25, 7
     c0c:	03 c0       	rjmp	.+6      	; 0xc14 <abs+0xa>
     c0e:	91 95       	neg	r25
     c10:	81 95       	neg	r24
     c12:	91 09       	sbc	r25, r1
     c14:	08 95       	ret

00000c16 <malloc>:
     c16:	cf 93       	push	r28
     c18:	df 93       	push	r29
     c1a:	82 30       	cpi	r24, 0x02	; 2
     c1c:	91 05       	cpc	r25, r1
     c1e:	10 f4       	brcc	.+4      	; 0xc24 <malloc+0xe>
     c20:	82 e0       	ldi	r24, 0x02	; 2
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	e0 91 6b 02 	lds	r30, 0x026B
     c28:	f0 91 6c 02 	lds	r31, 0x026C
     c2c:	20 e0       	ldi	r18, 0x00	; 0
     c2e:	30 e0       	ldi	r19, 0x00	; 0
     c30:	a0 e0       	ldi	r26, 0x00	; 0
     c32:	b0 e0       	ldi	r27, 0x00	; 0
     c34:	30 97       	sbiw	r30, 0x00	; 0
     c36:	39 f1       	breq	.+78     	; 0xc86 <malloc+0x70>
     c38:	40 81       	ld	r20, Z
     c3a:	51 81       	ldd	r21, Z+1	; 0x01
     c3c:	48 17       	cp	r20, r24
     c3e:	59 07       	cpc	r21, r25
     c40:	b8 f0       	brcs	.+46     	; 0xc70 <malloc+0x5a>
     c42:	48 17       	cp	r20, r24
     c44:	59 07       	cpc	r21, r25
     c46:	71 f4       	brne	.+28     	; 0xc64 <malloc+0x4e>
     c48:	82 81       	ldd	r24, Z+2	; 0x02
     c4a:	93 81       	ldd	r25, Z+3	; 0x03
     c4c:	10 97       	sbiw	r26, 0x00	; 0
     c4e:	29 f0       	breq	.+10     	; 0xc5a <malloc+0x44>
     c50:	13 96       	adiw	r26, 0x03	; 3
     c52:	9c 93       	st	X, r25
     c54:	8e 93       	st	-X, r24
     c56:	12 97       	sbiw	r26, 0x02	; 2
     c58:	2c c0       	rjmp	.+88     	; 0xcb2 <malloc+0x9c>
     c5a:	90 93 6c 02 	sts	0x026C, r25
     c5e:	80 93 6b 02 	sts	0x026B, r24
     c62:	27 c0       	rjmp	.+78     	; 0xcb2 <malloc+0x9c>
     c64:	21 15       	cp	r18, r1
     c66:	31 05       	cpc	r19, r1
     c68:	31 f0       	breq	.+12     	; 0xc76 <malloc+0x60>
     c6a:	42 17       	cp	r20, r18
     c6c:	53 07       	cpc	r21, r19
     c6e:	18 f0       	brcs	.+6      	; 0xc76 <malloc+0x60>
     c70:	a9 01       	movw	r20, r18
     c72:	db 01       	movw	r26, r22
     c74:	01 c0       	rjmp	.+2      	; 0xc78 <malloc+0x62>
     c76:	ef 01       	movw	r28, r30
     c78:	9a 01       	movw	r18, r20
     c7a:	bd 01       	movw	r22, r26
     c7c:	df 01       	movw	r26, r30
     c7e:	02 80       	ldd	r0, Z+2	; 0x02
     c80:	f3 81       	ldd	r31, Z+3	; 0x03
     c82:	e0 2d       	mov	r30, r0
     c84:	d7 cf       	rjmp	.-82     	; 0xc34 <malloc+0x1e>
     c86:	21 15       	cp	r18, r1
     c88:	31 05       	cpc	r19, r1
     c8a:	f9 f0       	breq	.+62     	; 0xcca <malloc+0xb4>
     c8c:	28 1b       	sub	r18, r24
     c8e:	39 0b       	sbc	r19, r25
     c90:	24 30       	cpi	r18, 0x04	; 4
     c92:	31 05       	cpc	r19, r1
     c94:	80 f4       	brcc	.+32     	; 0xcb6 <malloc+0xa0>
     c96:	8a 81       	ldd	r24, Y+2	; 0x02
     c98:	9b 81       	ldd	r25, Y+3	; 0x03
     c9a:	61 15       	cp	r22, r1
     c9c:	71 05       	cpc	r23, r1
     c9e:	21 f0       	breq	.+8      	; 0xca8 <malloc+0x92>
     ca0:	fb 01       	movw	r30, r22
     ca2:	93 83       	std	Z+3, r25	; 0x03
     ca4:	82 83       	std	Z+2, r24	; 0x02
     ca6:	04 c0       	rjmp	.+8      	; 0xcb0 <malloc+0x9a>
     ca8:	90 93 6c 02 	sts	0x026C, r25
     cac:	80 93 6b 02 	sts	0x026B, r24
     cb0:	fe 01       	movw	r30, r28
     cb2:	32 96       	adiw	r30, 0x02	; 2
     cb4:	44 c0       	rjmp	.+136    	; 0xd3e <malloc+0x128>
     cb6:	fe 01       	movw	r30, r28
     cb8:	e2 0f       	add	r30, r18
     cba:	f3 1f       	adc	r31, r19
     cbc:	81 93       	st	Z+, r24
     cbe:	91 93       	st	Z+, r25
     cc0:	22 50       	subi	r18, 0x02	; 2
     cc2:	31 09       	sbc	r19, r1
     cc4:	39 83       	std	Y+1, r19	; 0x01
     cc6:	28 83       	st	Y, r18
     cc8:	3a c0       	rjmp	.+116    	; 0xd3e <malloc+0x128>
     cca:	20 91 69 02 	lds	r18, 0x0269
     cce:	30 91 6a 02 	lds	r19, 0x026A
     cd2:	23 2b       	or	r18, r19
     cd4:	41 f4       	brne	.+16     	; 0xce6 <malloc+0xd0>
     cd6:	20 91 02 02 	lds	r18, 0x0202
     cda:	30 91 03 02 	lds	r19, 0x0203
     cde:	30 93 6a 02 	sts	0x026A, r19
     ce2:	20 93 69 02 	sts	0x0269, r18
     ce6:	20 91 00 02 	lds	r18, 0x0200
     cea:	30 91 01 02 	lds	r19, 0x0201
     cee:	21 15       	cp	r18, r1
     cf0:	31 05       	cpc	r19, r1
     cf2:	41 f4       	brne	.+16     	; 0xd04 <malloc+0xee>
     cf4:	2d b7       	in	r18, 0x3d	; 61
     cf6:	3e b7       	in	r19, 0x3e	; 62
     cf8:	40 91 04 02 	lds	r20, 0x0204
     cfc:	50 91 05 02 	lds	r21, 0x0205
     d00:	24 1b       	sub	r18, r20
     d02:	35 0b       	sbc	r19, r21
     d04:	e0 91 69 02 	lds	r30, 0x0269
     d08:	f0 91 6a 02 	lds	r31, 0x026A
     d0c:	e2 17       	cp	r30, r18
     d0e:	f3 07       	cpc	r31, r19
     d10:	a0 f4       	brcc	.+40     	; 0xd3a <malloc+0x124>
     d12:	2e 1b       	sub	r18, r30
     d14:	3f 0b       	sbc	r19, r31
     d16:	28 17       	cp	r18, r24
     d18:	39 07       	cpc	r19, r25
     d1a:	78 f0       	brcs	.+30     	; 0xd3a <malloc+0x124>
     d1c:	ac 01       	movw	r20, r24
     d1e:	4e 5f       	subi	r20, 0xFE	; 254
     d20:	5f 4f       	sbci	r21, 0xFF	; 255
     d22:	24 17       	cp	r18, r20
     d24:	35 07       	cpc	r19, r21
     d26:	48 f0       	brcs	.+18     	; 0xd3a <malloc+0x124>
     d28:	4e 0f       	add	r20, r30
     d2a:	5f 1f       	adc	r21, r31
     d2c:	50 93 6a 02 	sts	0x026A, r21
     d30:	40 93 69 02 	sts	0x0269, r20
     d34:	81 93       	st	Z+, r24
     d36:	91 93       	st	Z+, r25
     d38:	02 c0       	rjmp	.+4      	; 0xd3e <malloc+0x128>
     d3a:	e0 e0       	ldi	r30, 0x00	; 0
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	cf 01       	movw	r24, r30
     d40:	df 91       	pop	r29
     d42:	cf 91       	pop	r28
     d44:	08 95       	ret

00000d46 <free>:
     d46:	cf 93       	push	r28
     d48:	df 93       	push	r29
     d4a:	00 97       	sbiw	r24, 0x00	; 0
     d4c:	09 f4       	brne	.+2      	; 0xd50 <free+0xa>
     d4e:	87 c0       	rjmp	.+270    	; 0xe5e <free+0x118>
     d50:	fc 01       	movw	r30, r24
     d52:	32 97       	sbiw	r30, 0x02	; 2
     d54:	13 82       	std	Z+3, r1	; 0x03
     d56:	12 82       	std	Z+2, r1	; 0x02
     d58:	c0 91 6b 02 	lds	r28, 0x026B
     d5c:	d0 91 6c 02 	lds	r29, 0x026C
     d60:	20 97       	sbiw	r28, 0x00	; 0
     d62:	81 f4       	brne	.+32     	; 0xd84 <free+0x3e>
     d64:	20 81       	ld	r18, Z
     d66:	31 81       	ldd	r19, Z+1	; 0x01
     d68:	28 0f       	add	r18, r24
     d6a:	39 1f       	adc	r19, r25
     d6c:	80 91 69 02 	lds	r24, 0x0269
     d70:	90 91 6a 02 	lds	r25, 0x026A
     d74:	82 17       	cp	r24, r18
     d76:	93 07       	cpc	r25, r19
     d78:	79 f5       	brne	.+94     	; 0xdd8 <free+0x92>
     d7a:	f0 93 6a 02 	sts	0x026A, r31
     d7e:	e0 93 69 02 	sts	0x0269, r30
     d82:	6d c0       	rjmp	.+218    	; 0xe5e <free+0x118>
     d84:	de 01       	movw	r26, r28
     d86:	20 e0       	ldi	r18, 0x00	; 0
     d88:	30 e0       	ldi	r19, 0x00	; 0
     d8a:	ae 17       	cp	r26, r30
     d8c:	bf 07       	cpc	r27, r31
     d8e:	50 f4       	brcc	.+20     	; 0xda4 <free+0x5e>
     d90:	12 96       	adiw	r26, 0x02	; 2
     d92:	4d 91       	ld	r20, X+
     d94:	5c 91       	ld	r21, X
     d96:	13 97       	sbiw	r26, 0x03	; 3
     d98:	9d 01       	movw	r18, r26
     d9a:	41 15       	cp	r20, r1
     d9c:	51 05       	cpc	r21, r1
     d9e:	09 f1       	breq	.+66     	; 0xde2 <free+0x9c>
     da0:	da 01       	movw	r26, r20
     da2:	f3 cf       	rjmp	.-26     	; 0xd8a <free+0x44>
     da4:	b3 83       	std	Z+3, r27	; 0x03
     da6:	a2 83       	std	Z+2, r26	; 0x02
     da8:	40 81       	ld	r20, Z
     daa:	51 81       	ldd	r21, Z+1	; 0x01
     dac:	84 0f       	add	r24, r20
     dae:	95 1f       	adc	r25, r21
     db0:	8a 17       	cp	r24, r26
     db2:	9b 07       	cpc	r25, r27
     db4:	71 f4       	brne	.+28     	; 0xdd2 <free+0x8c>
     db6:	8d 91       	ld	r24, X+
     db8:	9c 91       	ld	r25, X
     dba:	11 97       	sbiw	r26, 0x01	; 1
     dbc:	84 0f       	add	r24, r20
     dbe:	95 1f       	adc	r25, r21
     dc0:	02 96       	adiw	r24, 0x02	; 2
     dc2:	91 83       	std	Z+1, r25	; 0x01
     dc4:	80 83       	st	Z, r24
     dc6:	12 96       	adiw	r26, 0x02	; 2
     dc8:	8d 91       	ld	r24, X+
     dca:	9c 91       	ld	r25, X
     dcc:	13 97       	sbiw	r26, 0x03	; 3
     dce:	93 83       	std	Z+3, r25	; 0x03
     dd0:	82 83       	std	Z+2, r24	; 0x02
     dd2:	21 15       	cp	r18, r1
     dd4:	31 05       	cpc	r19, r1
     dd6:	29 f4       	brne	.+10     	; 0xde2 <free+0x9c>
     dd8:	f0 93 6c 02 	sts	0x026C, r31
     ddc:	e0 93 6b 02 	sts	0x026B, r30
     de0:	3e c0       	rjmp	.+124    	; 0xe5e <free+0x118>
     de2:	d9 01       	movw	r26, r18
     de4:	13 96       	adiw	r26, 0x03	; 3
     de6:	fc 93       	st	X, r31
     de8:	ee 93       	st	-X, r30
     dea:	12 97       	sbiw	r26, 0x02	; 2
     dec:	4d 91       	ld	r20, X+
     dee:	5d 91       	ld	r21, X+
     df0:	a4 0f       	add	r26, r20
     df2:	b5 1f       	adc	r27, r21
     df4:	ea 17       	cp	r30, r26
     df6:	fb 07       	cpc	r31, r27
     df8:	79 f4       	brne	.+30     	; 0xe18 <free+0xd2>
     dfa:	80 81       	ld	r24, Z
     dfc:	91 81       	ldd	r25, Z+1	; 0x01
     dfe:	84 0f       	add	r24, r20
     e00:	95 1f       	adc	r25, r21
     e02:	02 96       	adiw	r24, 0x02	; 2
     e04:	d9 01       	movw	r26, r18
     e06:	11 96       	adiw	r26, 0x01	; 1
     e08:	9c 93       	st	X, r25
     e0a:	8e 93       	st	-X, r24
     e0c:	82 81       	ldd	r24, Z+2	; 0x02
     e0e:	93 81       	ldd	r25, Z+3	; 0x03
     e10:	13 96       	adiw	r26, 0x03	; 3
     e12:	9c 93       	st	X, r25
     e14:	8e 93       	st	-X, r24
     e16:	12 97       	sbiw	r26, 0x02	; 2
     e18:	e0 e0       	ldi	r30, 0x00	; 0
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	8a 81       	ldd	r24, Y+2	; 0x02
     e1e:	9b 81       	ldd	r25, Y+3	; 0x03
     e20:	00 97       	sbiw	r24, 0x00	; 0
     e22:	19 f0       	breq	.+6      	; 0xe2a <free+0xe4>
     e24:	fe 01       	movw	r30, r28
     e26:	ec 01       	movw	r28, r24
     e28:	f9 cf       	rjmp	.-14     	; 0xe1c <free+0xd6>
     e2a:	ce 01       	movw	r24, r28
     e2c:	02 96       	adiw	r24, 0x02	; 2
     e2e:	28 81       	ld	r18, Y
     e30:	39 81       	ldd	r19, Y+1	; 0x01
     e32:	82 0f       	add	r24, r18
     e34:	93 1f       	adc	r25, r19
     e36:	20 91 69 02 	lds	r18, 0x0269
     e3a:	30 91 6a 02 	lds	r19, 0x026A
     e3e:	28 17       	cp	r18, r24
     e40:	39 07       	cpc	r19, r25
     e42:	69 f4       	brne	.+26     	; 0xe5e <free+0x118>
     e44:	30 97       	sbiw	r30, 0x00	; 0
     e46:	29 f4       	brne	.+10     	; 0xe52 <free+0x10c>
     e48:	10 92 6c 02 	sts	0x026C, r1
     e4c:	10 92 6b 02 	sts	0x026B, r1
     e50:	02 c0       	rjmp	.+4      	; 0xe56 <free+0x110>
     e52:	13 82       	std	Z+3, r1	; 0x03
     e54:	12 82       	std	Z+2, r1	; 0x02
     e56:	d0 93 6a 02 	sts	0x026A, r29
     e5a:	c0 93 69 02 	sts	0x0269, r28
     e5e:	df 91       	pop	r29
     e60:	cf 91       	pop	r28
     e62:	08 95       	ret

00000e64 <fdevopen>:
     e64:	0f 93       	push	r16
     e66:	1f 93       	push	r17
     e68:	cf 93       	push	r28
     e6a:	df 93       	push	r29
     e6c:	ec 01       	movw	r28, r24
     e6e:	8b 01       	movw	r16, r22
     e70:	00 97       	sbiw	r24, 0x00	; 0
     e72:	31 f4       	brne	.+12     	; 0xe80 <fdevopen+0x1c>
     e74:	61 15       	cp	r22, r1
     e76:	71 05       	cpc	r23, r1
     e78:	19 f4       	brne	.+6      	; 0xe80 <fdevopen+0x1c>
     e7a:	80 e0       	ldi	r24, 0x00	; 0
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	37 c0       	rjmp	.+110    	; 0xeee <fdevopen+0x8a>
     e80:	6e e0       	ldi	r22, 0x0E	; 14
     e82:	70 e0       	ldi	r23, 0x00	; 0
     e84:	81 e0       	ldi	r24, 0x01	; 1
     e86:	90 e0       	ldi	r25, 0x00	; 0
     e88:	63 d2       	rcall	.+1222   	; 0x1350 <calloc>
     e8a:	fc 01       	movw	r30, r24
     e8c:	00 97       	sbiw	r24, 0x00	; 0
     e8e:	a9 f3       	breq	.-22     	; 0xe7a <fdevopen+0x16>
     e90:	80 e8       	ldi	r24, 0x80	; 128
     e92:	83 83       	std	Z+3, r24	; 0x03
     e94:	01 15       	cp	r16, r1
     e96:	11 05       	cpc	r17, r1
     e98:	71 f0       	breq	.+28     	; 0xeb6 <fdevopen+0x52>
     e9a:	13 87       	std	Z+11, r17	; 0x0b
     e9c:	02 87       	std	Z+10, r16	; 0x0a
     e9e:	81 e8       	ldi	r24, 0x81	; 129
     ea0:	83 83       	std	Z+3, r24	; 0x03
     ea2:	80 91 6d 02 	lds	r24, 0x026D
     ea6:	90 91 6e 02 	lds	r25, 0x026E
     eaa:	89 2b       	or	r24, r25
     eac:	21 f4       	brne	.+8      	; 0xeb6 <fdevopen+0x52>
     eae:	f0 93 6e 02 	sts	0x026E, r31
     eb2:	e0 93 6d 02 	sts	0x026D, r30
     eb6:	20 97       	sbiw	r28, 0x00	; 0
     eb8:	c9 f0       	breq	.+50     	; 0xeec <fdevopen+0x88>
     eba:	d1 87       	std	Z+9, r29	; 0x09
     ebc:	c0 87       	std	Z+8, r28	; 0x08
     ebe:	83 81       	ldd	r24, Z+3	; 0x03
     ec0:	82 60       	ori	r24, 0x02	; 2
     ec2:	83 83       	std	Z+3, r24	; 0x03
     ec4:	80 91 6f 02 	lds	r24, 0x026F
     ec8:	90 91 70 02 	lds	r25, 0x0270
     ecc:	89 2b       	or	r24, r25
     ece:	71 f4       	brne	.+28     	; 0xeec <fdevopen+0x88>
     ed0:	f0 93 70 02 	sts	0x0270, r31
     ed4:	e0 93 6f 02 	sts	0x026F, r30
     ed8:	80 91 71 02 	lds	r24, 0x0271
     edc:	90 91 72 02 	lds	r25, 0x0272
     ee0:	89 2b       	or	r24, r25
     ee2:	21 f4       	brne	.+8      	; 0xeec <fdevopen+0x88>
     ee4:	f0 93 72 02 	sts	0x0272, r31
     ee8:	e0 93 71 02 	sts	0x0271, r30
     eec:	cf 01       	movw	r24, r30
     eee:	df 91       	pop	r29
     ef0:	cf 91       	pop	r28
     ef2:	1f 91       	pop	r17
     ef4:	0f 91       	pop	r16
     ef6:	08 95       	ret

00000ef8 <printf>:
     ef8:	cf 93       	push	r28
     efa:	df 93       	push	r29
     efc:	cd b7       	in	r28, 0x3d	; 61
     efe:	de b7       	in	r29, 0x3e	; 62
     f00:	fe 01       	movw	r30, r28
     f02:	36 96       	adiw	r30, 0x06	; 6
     f04:	61 91       	ld	r22, Z+
     f06:	71 91       	ld	r23, Z+
     f08:	af 01       	movw	r20, r30
     f0a:	80 91 6f 02 	lds	r24, 0x026F
     f0e:	90 91 70 02 	lds	r25, 0x0270
     f12:	30 d0       	rcall	.+96     	; 0xf74 <vfprintf>
     f14:	df 91       	pop	r29
     f16:	cf 91       	pop	r28
     f18:	08 95       	ret

00000f1a <puts>:
     f1a:	0f 93       	push	r16
     f1c:	1f 93       	push	r17
     f1e:	cf 93       	push	r28
     f20:	df 93       	push	r29
     f22:	e0 91 6f 02 	lds	r30, 0x026F
     f26:	f0 91 70 02 	lds	r31, 0x0270
     f2a:	23 81       	ldd	r18, Z+3	; 0x03
     f2c:	21 ff       	sbrs	r18, 1
     f2e:	1b c0       	rjmp	.+54     	; 0xf66 <puts+0x4c>
     f30:	ec 01       	movw	r28, r24
     f32:	00 e0       	ldi	r16, 0x00	; 0
     f34:	10 e0       	ldi	r17, 0x00	; 0
     f36:	89 91       	ld	r24, Y+
     f38:	60 91 6f 02 	lds	r22, 0x026F
     f3c:	70 91 70 02 	lds	r23, 0x0270
     f40:	db 01       	movw	r26, r22
     f42:	18 96       	adiw	r26, 0x08	; 8
     f44:	ed 91       	ld	r30, X+
     f46:	fc 91       	ld	r31, X
     f48:	19 97       	sbiw	r26, 0x09	; 9
     f4a:	88 23       	and	r24, r24
     f4c:	31 f0       	breq	.+12     	; 0xf5a <puts+0x40>
     f4e:	19 95       	eicall
     f50:	89 2b       	or	r24, r25
     f52:	89 f3       	breq	.-30     	; 0xf36 <puts+0x1c>
     f54:	0f ef       	ldi	r16, 0xFF	; 255
     f56:	1f ef       	ldi	r17, 0xFF	; 255
     f58:	ee cf       	rjmp	.-36     	; 0xf36 <puts+0x1c>
     f5a:	8a e0       	ldi	r24, 0x0A	; 10
     f5c:	19 95       	eicall
     f5e:	89 2b       	or	r24, r25
     f60:	11 f4       	brne	.+4      	; 0xf66 <puts+0x4c>
     f62:	c8 01       	movw	r24, r16
     f64:	02 c0       	rjmp	.+4      	; 0xf6a <puts+0x50>
     f66:	8f ef       	ldi	r24, 0xFF	; 255
     f68:	9f ef       	ldi	r25, 0xFF	; 255
     f6a:	df 91       	pop	r29
     f6c:	cf 91       	pop	r28
     f6e:	1f 91       	pop	r17
     f70:	0f 91       	pop	r16
     f72:	08 95       	ret

00000f74 <vfprintf>:
     f74:	2f 92       	push	r2
     f76:	3f 92       	push	r3
     f78:	4f 92       	push	r4
     f7a:	5f 92       	push	r5
     f7c:	6f 92       	push	r6
     f7e:	7f 92       	push	r7
     f80:	8f 92       	push	r8
     f82:	9f 92       	push	r9
     f84:	af 92       	push	r10
     f86:	bf 92       	push	r11
     f88:	cf 92       	push	r12
     f8a:	df 92       	push	r13
     f8c:	ef 92       	push	r14
     f8e:	ff 92       	push	r15
     f90:	0f 93       	push	r16
     f92:	1f 93       	push	r17
     f94:	cf 93       	push	r28
     f96:	df 93       	push	r29
     f98:	cd b7       	in	r28, 0x3d	; 61
     f9a:	de b7       	in	r29, 0x3e	; 62
     f9c:	2c 97       	sbiw	r28, 0x0c	; 12
     f9e:	0f b6       	in	r0, 0x3f	; 63
     fa0:	f8 94       	cli
     fa2:	de bf       	out	0x3e, r29	; 62
     fa4:	0f be       	out	0x3f, r0	; 63
     fa6:	cd bf       	out	0x3d, r28	; 61
     fa8:	7c 01       	movw	r14, r24
     faa:	6b 01       	movw	r12, r22
     fac:	8a 01       	movw	r16, r20
     fae:	fc 01       	movw	r30, r24
     fb0:	17 82       	std	Z+7, r1	; 0x07
     fb2:	16 82       	std	Z+6, r1	; 0x06
     fb4:	83 81       	ldd	r24, Z+3	; 0x03
     fb6:	81 ff       	sbrs	r24, 1
     fb8:	b0 c1       	rjmp	.+864    	; 0x131a <vfprintf+0x3a6>
     fba:	ce 01       	movw	r24, r28
     fbc:	01 96       	adiw	r24, 0x01	; 1
     fbe:	4c 01       	movw	r8, r24
     fc0:	f7 01       	movw	r30, r14
     fc2:	93 81       	ldd	r25, Z+3	; 0x03
     fc4:	f6 01       	movw	r30, r12
     fc6:	93 fd       	sbrc	r25, 3
     fc8:	85 91       	lpm	r24, Z+
     fca:	93 ff       	sbrs	r25, 3
     fcc:	81 91       	ld	r24, Z+
     fce:	6f 01       	movw	r12, r30
     fd0:	88 23       	and	r24, r24
     fd2:	09 f4       	brne	.+2      	; 0xfd6 <vfprintf+0x62>
     fd4:	9e c1       	rjmp	.+828    	; 0x1312 <vfprintf+0x39e>
     fd6:	85 32       	cpi	r24, 0x25	; 37
     fd8:	39 f4       	brne	.+14     	; 0xfe8 <vfprintf+0x74>
     fda:	93 fd       	sbrc	r25, 3
     fdc:	85 91       	lpm	r24, Z+
     fde:	93 ff       	sbrs	r25, 3
     fe0:	81 91       	ld	r24, Z+
     fe2:	6f 01       	movw	r12, r30
     fe4:	85 32       	cpi	r24, 0x25	; 37
     fe6:	21 f4       	brne	.+8      	; 0xff0 <vfprintf+0x7c>
     fe8:	b7 01       	movw	r22, r14
     fea:	90 e0       	ldi	r25, 0x00	; 0
     fec:	e8 d1       	rcall	.+976    	; 0x13be <fputc>
     fee:	e8 cf       	rjmp	.-48     	; 0xfc0 <vfprintf+0x4c>
     ff0:	51 2c       	mov	r5, r1
     ff2:	31 2c       	mov	r3, r1
     ff4:	20 e0       	ldi	r18, 0x00	; 0
     ff6:	20 32       	cpi	r18, 0x20	; 32
     ff8:	a0 f4       	brcc	.+40     	; 0x1022 <vfprintf+0xae>
     ffa:	8b 32       	cpi	r24, 0x2B	; 43
     ffc:	69 f0       	breq	.+26     	; 0x1018 <vfprintf+0xa4>
     ffe:	30 f4       	brcc	.+12     	; 0x100c <vfprintf+0x98>
    1000:	80 32       	cpi	r24, 0x20	; 32
    1002:	59 f0       	breq	.+22     	; 0x101a <vfprintf+0xa6>
    1004:	83 32       	cpi	r24, 0x23	; 35
    1006:	69 f4       	brne	.+26     	; 0x1022 <vfprintf+0xae>
    1008:	20 61       	ori	r18, 0x10	; 16
    100a:	2c c0       	rjmp	.+88     	; 0x1064 <vfprintf+0xf0>
    100c:	8d 32       	cpi	r24, 0x2D	; 45
    100e:	39 f0       	breq	.+14     	; 0x101e <vfprintf+0xaa>
    1010:	80 33       	cpi	r24, 0x30	; 48
    1012:	39 f4       	brne	.+14     	; 0x1022 <vfprintf+0xae>
    1014:	21 60       	ori	r18, 0x01	; 1
    1016:	26 c0       	rjmp	.+76     	; 0x1064 <vfprintf+0xf0>
    1018:	22 60       	ori	r18, 0x02	; 2
    101a:	24 60       	ori	r18, 0x04	; 4
    101c:	23 c0       	rjmp	.+70     	; 0x1064 <vfprintf+0xf0>
    101e:	28 60       	ori	r18, 0x08	; 8
    1020:	21 c0       	rjmp	.+66     	; 0x1064 <vfprintf+0xf0>
    1022:	27 fd       	sbrc	r18, 7
    1024:	27 c0       	rjmp	.+78     	; 0x1074 <vfprintf+0x100>
    1026:	30 ed       	ldi	r19, 0xD0	; 208
    1028:	38 0f       	add	r19, r24
    102a:	3a 30       	cpi	r19, 0x0A	; 10
    102c:	78 f4       	brcc	.+30     	; 0x104c <vfprintf+0xd8>
    102e:	26 ff       	sbrs	r18, 6
    1030:	06 c0       	rjmp	.+12     	; 0x103e <vfprintf+0xca>
    1032:	fa e0       	ldi	r31, 0x0A	; 10
    1034:	5f 9e       	mul	r5, r31
    1036:	30 0d       	add	r19, r0
    1038:	11 24       	eor	r1, r1
    103a:	53 2e       	mov	r5, r19
    103c:	13 c0       	rjmp	.+38     	; 0x1064 <vfprintf+0xf0>
    103e:	8a e0       	ldi	r24, 0x0A	; 10
    1040:	38 9e       	mul	r3, r24
    1042:	30 0d       	add	r19, r0
    1044:	11 24       	eor	r1, r1
    1046:	33 2e       	mov	r3, r19
    1048:	20 62       	ori	r18, 0x20	; 32
    104a:	0c c0       	rjmp	.+24     	; 0x1064 <vfprintf+0xf0>
    104c:	8e 32       	cpi	r24, 0x2E	; 46
    104e:	21 f4       	brne	.+8      	; 0x1058 <vfprintf+0xe4>
    1050:	26 fd       	sbrc	r18, 6
    1052:	5f c1       	rjmp	.+702    	; 0x1312 <vfprintf+0x39e>
    1054:	20 64       	ori	r18, 0x40	; 64
    1056:	06 c0       	rjmp	.+12     	; 0x1064 <vfprintf+0xf0>
    1058:	8c 36       	cpi	r24, 0x6C	; 108
    105a:	11 f4       	brne	.+4      	; 0x1060 <vfprintf+0xec>
    105c:	20 68       	ori	r18, 0x80	; 128
    105e:	02 c0       	rjmp	.+4      	; 0x1064 <vfprintf+0xf0>
    1060:	88 36       	cpi	r24, 0x68	; 104
    1062:	41 f4       	brne	.+16     	; 0x1074 <vfprintf+0x100>
    1064:	f6 01       	movw	r30, r12
    1066:	93 fd       	sbrc	r25, 3
    1068:	85 91       	lpm	r24, Z+
    106a:	93 ff       	sbrs	r25, 3
    106c:	81 91       	ld	r24, Z+
    106e:	6f 01       	movw	r12, r30
    1070:	81 11       	cpse	r24, r1
    1072:	c1 cf       	rjmp	.-126    	; 0xff6 <vfprintf+0x82>
    1074:	98 2f       	mov	r25, r24
    1076:	9f 7d       	andi	r25, 0xDF	; 223
    1078:	95 54       	subi	r25, 0x45	; 69
    107a:	93 30       	cpi	r25, 0x03	; 3
    107c:	28 f4       	brcc	.+10     	; 0x1088 <vfprintf+0x114>
    107e:	0c 5f       	subi	r16, 0xFC	; 252
    1080:	1f 4f       	sbci	r17, 0xFF	; 255
    1082:	ff e3       	ldi	r31, 0x3F	; 63
    1084:	f9 83       	std	Y+1, r31	; 0x01
    1086:	0d c0       	rjmp	.+26     	; 0x10a2 <vfprintf+0x12e>
    1088:	83 36       	cpi	r24, 0x63	; 99
    108a:	31 f0       	breq	.+12     	; 0x1098 <vfprintf+0x124>
    108c:	83 37       	cpi	r24, 0x73	; 115
    108e:	71 f0       	breq	.+28     	; 0x10ac <vfprintf+0x138>
    1090:	83 35       	cpi	r24, 0x53	; 83
    1092:	09 f0       	breq	.+2      	; 0x1096 <vfprintf+0x122>
    1094:	57 c0       	rjmp	.+174    	; 0x1144 <vfprintf+0x1d0>
    1096:	21 c0       	rjmp	.+66     	; 0x10da <vfprintf+0x166>
    1098:	f8 01       	movw	r30, r16
    109a:	80 81       	ld	r24, Z
    109c:	89 83       	std	Y+1, r24	; 0x01
    109e:	0e 5f       	subi	r16, 0xFE	; 254
    10a0:	1f 4f       	sbci	r17, 0xFF	; 255
    10a2:	44 24       	eor	r4, r4
    10a4:	43 94       	inc	r4
    10a6:	51 2c       	mov	r5, r1
    10a8:	54 01       	movw	r10, r8
    10aa:	14 c0       	rjmp	.+40     	; 0x10d4 <vfprintf+0x160>
    10ac:	38 01       	movw	r6, r16
    10ae:	f2 e0       	ldi	r31, 0x02	; 2
    10b0:	6f 0e       	add	r6, r31
    10b2:	71 1c       	adc	r7, r1
    10b4:	f8 01       	movw	r30, r16
    10b6:	a0 80       	ld	r10, Z
    10b8:	b1 80       	ldd	r11, Z+1	; 0x01
    10ba:	26 ff       	sbrs	r18, 6
    10bc:	03 c0       	rjmp	.+6      	; 0x10c4 <vfprintf+0x150>
    10be:	65 2d       	mov	r22, r5
    10c0:	70 e0       	ldi	r23, 0x00	; 0
    10c2:	02 c0       	rjmp	.+4      	; 0x10c8 <vfprintf+0x154>
    10c4:	6f ef       	ldi	r22, 0xFF	; 255
    10c6:	7f ef       	ldi	r23, 0xFF	; 255
    10c8:	c5 01       	movw	r24, r10
    10ca:	2c 87       	std	Y+12, r18	; 0x0c
    10cc:	6d d1       	rcall	.+730    	; 0x13a8 <strnlen>
    10ce:	2c 01       	movw	r4, r24
    10d0:	83 01       	movw	r16, r6
    10d2:	2c 85       	ldd	r18, Y+12	; 0x0c
    10d4:	2f 77       	andi	r18, 0x7F	; 127
    10d6:	22 2e       	mov	r2, r18
    10d8:	16 c0       	rjmp	.+44     	; 0x1106 <vfprintf+0x192>
    10da:	38 01       	movw	r6, r16
    10dc:	f2 e0       	ldi	r31, 0x02	; 2
    10de:	6f 0e       	add	r6, r31
    10e0:	71 1c       	adc	r7, r1
    10e2:	f8 01       	movw	r30, r16
    10e4:	a0 80       	ld	r10, Z
    10e6:	b1 80       	ldd	r11, Z+1	; 0x01
    10e8:	26 ff       	sbrs	r18, 6
    10ea:	03 c0       	rjmp	.+6      	; 0x10f2 <vfprintf+0x17e>
    10ec:	65 2d       	mov	r22, r5
    10ee:	70 e0       	ldi	r23, 0x00	; 0
    10f0:	02 c0       	rjmp	.+4      	; 0x10f6 <vfprintf+0x182>
    10f2:	6f ef       	ldi	r22, 0xFF	; 255
    10f4:	7f ef       	ldi	r23, 0xFF	; 255
    10f6:	c5 01       	movw	r24, r10
    10f8:	2c 87       	std	Y+12, r18	; 0x0c
    10fa:	44 d1       	rcall	.+648    	; 0x1384 <strnlen_P>
    10fc:	2c 01       	movw	r4, r24
    10fe:	2c 85       	ldd	r18, Y+12	; 0x0c
    1100:	20 68       	ori	r18, 0x80	; 128
    1102:	22 2e       	mov	r2, r18
    1104:	83 01       	movw	r16, r6
    1106:	23 fc       	sbrc	r2, 3
    1108:	19 c0       	rjmp	.+50     	; 0x113c <vfprintf+0x1c8>
    110a:	83 2d       	mov	r24, r3
    110c:	90 e0       	ldi	r25, 0x00	; 0
    110e:	48 16       	cp	r4, r24
    1110:	59 06       	cpc	r5, r25
    1112:	a0 f4       	brcc	.+40     	; 0x113c <vfprintf+0x1c8>
    1114:	b7 01       	movw	r22, r14
    1116:	80 e2       	ldi	r24, 0x20	; 32
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	51 d1       	rcall	.+674    	; 0x13be <fputc>
    111c:	3a 94       	dec	r3
    111e:	f5 cf       	rjmp	.-22     	; 0x110a <vfprintf+0x196>
    1120:	f5 01       	movw	r30, r10
    1122:	27 fc       	sbrc	r2, 7
    1124:	85 91       	lpm	r24, Z+
    1126:	27 fe       	sbrs	r2, 7
    1128:	81 91       	ld	r24, Z+
    112a:	5f 01       	movw	r10, r30
    112c:	b7 01       	movw	r22, r14
    112e:	90 e0       	ldi	r25, 0x00	; 0
    1130:	46 d1       	rcall	.+652    	; 0x13be <fputc>
    1132:	31 10       	cpse	r3, r1
    1134:	3a 94       	dec	r3
    1136:	f1 e0       	ldi	r31, 0x01	; 1
    1138:	4f 1a       	sub	r4, r31
    113a:	51 08       	sbc	r5, r1
    113c:	41 14       	cp	r4, r1
    113e:	51 04       	cpc	r5, r1
    1140:	79 f7       	brne	.-34     	; 0x1120 <vfprintf+0x1ac>
    1142:	de c0       	rjmp	.+444    	; 0x1300 <vfprintf+0x38c>
    1144:	84 36       	cpi	r24, 0x64	; 100
    1146:	11 f0       	breq	.+4      	; 0x114c <vfprintf+0x1d8>
    1148:	89 36       	cpi	r24, 0x69	; 105
    114a:	31 f5       	brne	.+76     	; 0x1198 <vfprintf+0x224>
    114c:	f8 01       	movw	r30, r16
    114e:	27 ff       	sbrs	r18, 7
    1150:	07 c0       	rjmp	.+14     	; 0x1160 <vfprintf+0x1ec>
    1152:	60 81       	ld	r22, Z
    1154:	71 81       	ldd	r23, Z+1	; 0x01
    1156:	82 81       	ldd	r24, Z+2	; 0x02
    1158:	93 81       	ldd	r25, Z+3	; 0x03
    115a:	0c 5f       	subi	r16, 0xFC	; 252
    115c:	1f 4f       	sbci	r17, 0xFF	; 255
    115e:	08 c0       	rjmp	.+16     	; 0x1170 <vfprintf+0x1fc>
    1160:	60 81       	ld	r22, Z
    1162:	71 81       	ldd	r23, Z+1	; 0x01
    1164:	88 27       	eor	r24, r24
    1166:	77 fd       	sbrc	r23, 7
    1168:	80 95       	com	r24
    116a:	98 2f       	mov	r25, r24
    116c:	0e 5f       	subi	r16, 0xFE	; 254
    116e:	1f 4f       	sbci	r17, 0xFF	; 255
    1170:	2f 76       	andi	r18, 0x6F	; 111
    1172:	b2 2e       	mov	r11, r18
    1174:	97 ff       	sbrs	r25, 7
    1176:	09 c0       	rjmp	.+18     	; 0x118a <vfprintf+0x216>
    1178:	90 95       	com	r25
    117a:	80 95       	com	r24
    117c:	70 95       	com	r23
    117e:	61 95       	neg	r22
    1180:	7f 4f       	sbci	r23, 0xFF	; 255
    1182:	8f 4f       	sbci	r24, 0xFF	; 255
    1184:	9f 4f       	sbci	r25, 0xFF	; 255
    1186:	20 68       	ori	r18, 0x80	; 128
    1188:	b2 2e       	mov	r11, r18
    118a:	2a e0       	ldi	r18, 0x0A	; 10
    118c:	30 e0       	ldi	r19, 0x00	; 0
    118e:	a4 01       	movw	r20, r8
    1190:	48 d1       	rcall	.+656    	; 0x1422 <__ultoa_invert>
    1192:	a8 2e       	mov	r10, r24
    1194:	a8 18       	sub	r10, r8
    1196:	43 c0       	rjmp	.+134    	; 0x121e <vfprintf+0x2aa>
    1198:	85 37       	cpi	r24, 0x75	; 117
    119a:	29 f4       	brne	.+10     	; 0x11a6 <vfprintf+0x232>
    119c:	2f 7e       	andi	r18, 0xEF	; 239
    119e:	b2 2e       	mov	r11, r18
    11a0:	2a e0       	ldi	r18, 0x0A	; 10
    11a2:	30 e0       	ldi	r19, 0x00	; 0
    11a4:	25 c0       	rjmp	.+74     	; 0x11f0 <vfprintf+0x27c>
    11a6:	f2 2f       	mov	r31, r18
    11a8:	f9 7f       	andi	r31, 0xF9	; 249
    11aa:	bf 2e       	mov	r11, r31
    11ac:	8f 36       	cpi	r24, 0x6F	; 111
    11ae:	c1 f0       	breq	.+48     	; 0x11e0 <vfprintf+0x26c>
    11b0:	18 f4       	brcc	.+6      	; 0x11b8 <vfprintf+0x244>
    11b2:	88 35       	cpi	r24, 0x58	; 88
    11b4:	79 f0       	breq	.+30     	; 0x11d4 <vfprintf+0x260>
    11b6:	ad c0       	rjmp	.+346    	; 0x1312 <vfprintf+0x39e>
    11b8:	80 37       	cpi	r24, 0x70	; 112
    11ba:	19 f0       	breq	.+6      	; 0x11c2 <vfprintf+0x24e>
    11bc:	88 37       	cpi	r24, 0x78	; 120
    11be:	21 f0       	breq	.+8      	; 0x11c8 <vfprintf+0x254>
    11c0:	a8 c0       	rjmp	.+336    	; 0x1312 <vfprintf+0x39e>
    11c2:	2f 2f       	mov	r18, r31
    11c4:	20 61       	ori	r18, 0x10	; 16
    11c6:	b2 2e       	mov	r11, r18
    11c8:	b4 fe       	sbrs	r11, 4
    11ca:	0d c0       	rjmp	.+26     	; 0x11e6 <vfprintf+0x272>
    11cc:	8b 2d       	mov	r24, r11
    11ce:	84 60       	ori	r24, 0x04	; 4
    11d0:	b8 2e       	mov	r11, r24
    11d2:	09 c0       	rjmp	.+18     	; 0x11e6 <vfprintf+0x272>
    11d4:	24 ff       	sbrs	r18, 4
    11d6:	0a c0       	rjmp	.+20     	; 0x11ec <vfprintf+0x278>
    11d8:	9f 2f       	mov	r25, r31
    11da:	96 60       	ori	r25, 0x06	; 6
    11dc:	b9 2e       	mov	r11, r25
    11de:	06 c0       	rjmp	.+12     	; 0x11ec <vfprintf+0x278>
    11e0:	28 e0       	ldi	r18, 0x08	; 8
    11e2:	30 e0       	ldi	r19, 0x00	; 0
    11e4:	05 c0       	rjmp	.+10     	; 0x11f0 <vfprintf+0x27c>
    11e6:	20 e1       	ldi	r18, 0x10	; 16
    11e8:	30 e0       	ldi	r19, 0x00	; 0
    11ea:	02 c0       	rjmp	.+4      	; 0x11f0 <vfprintf+0x27c>
    11ec:	20 e1       	ldi	r18, 0x10	; 16
    11ee:	32 e0       	ldi	r19, 0x02	; 2
    11f0:	f8 01       	movw	r30, r16
    11f2:	b7 fe       	sbrs	r11, 7
    11f4:	07 c0       	rjmp	.+14     	; 0x1204 <vfprintf+0x290>
    11f6:	60 81       	ld	r22, Z
    11f8:	71 81       	ldd	r23, Z+1	; 0x01
    11fa:	82 81       	ldd	r24, Z+2	; 0x02
    11fc:	93 81       	ldd	r25, Z+3	; 0x03
    11fe:	0c 5f       	subi	r16, 0xFC	; 252
    1200:	1f 4f       	sbci	r17, 0xFF	; 255
    1202:	06 c0       	rjmp	.+12     	; 0x1210 <vfprintf+0x29c>
    1204:	60 81       	ld	r22, Z
    1206:	71 81       	ldd	r23, Z+1	; 0x01
    1208:	80 e0       	ldi	r24, 0x00	; 0
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	0e 5f       	subi	r16, 0xFE	; 254
    120e:	1f 4f       	sbci	r17, 0xFF	; 255
    1210:	a4 01       	movw	r20, r8
    1212:	07 d1       	rcall	.+526    	; 0x1422 <__ultoa_invert>
    1214:	a8 2e       	mov	r10, r24
    1216:	a8 18       	sub	r10, r8
    1218:	fb 2d       	mov	r31, r11
    121a:	ff 77       	andi	r31, 0x7F	; 127
    121c:	bf 2e       	mov	r11, r31
    121e:	b6 fe       	sbrs	r11, 6
    1220:	0b c0       	rjmp	.+22     	; 0x1238 <vfprintf+0x2c4>
    1222:	2b 2d       	mov	r18, r11
    1224:	2e 7f       	andi	r18, 0xFE	; 254
    1226:	a5 14       	cp	r10, r5
    1228:	50 f4       	brcc	.+20     	; 0x123e <vfprintf+0x2ca>
    122a:	b4 fe       	sbrs	r11, 4
    122c:	0a c0       	rjmp	.+20     	; 0x1242 <vfprintf+0x2ce>
    122e:	b2 fc       	sbrc	r11, 2
    1230:	08 c0       	rjmp	.+16     	; 0x1242 <vfprintf+0x2ce>
    1232:	2b 2d       	mov	r18, r11
    1234:	2e 7e       	andi	r18, 0xEE	; 238
    1236:	05 c0       	rjmp	.+10     	; 0x1242 <vfprintf+0x2ce>
    1238:	7a 2c       	mov	r7, r10
    123a:	2b 2d       	mov	r18, r11
    123c:	03 c0       	rjmp	.+6      	; 0x1244 <vfprintf+0x2d0>
    123e:	7a 2c       	mov	r7, r10
    1240:	01 c0       	rjmp	.+2      	; 0x1244 <vfprintf+0x2d0>
    1242:	75 2c       	mov	r7, r5
    1244:	24 ff       	sbrs	r18, 4
    1246:	0d c0       	rjmp	.+26     	; 0x1262 <vfprintf+0x2ee>
    1248:	fe 01       	movw	r30, r28
    124a:	ea 0d       	add	r30, r10
    124c:	f1 1d       	adc	r31, r1
    124e:	80 81       	ld	r24, Z
    1250:	80 33       	cpi	r24, 0x30	; 48
    1252:	11 f4       	brne	.+4      	; 0x1258 <vfprintf+0x2e4>
    1254:	29 7e       	andi	r18, 0xE9	; 233
    1256:	09 c0       	rjmp	.+18     	; 0x126a <vfprintf+0x2f6>
    1258:	22 ff       	sbrs	r18, 2
    125a:	06 c0       	rjmp	.+12     	; 0x1268 <vfprintf+0x2f4>
    125c:	73 94       	inc	r7
    125e:	73 94       	inc	r7
    1260:	04 c0       	rjmp	.+8      	; 0x126a <vfprintf+0x2f6>
    1262:	82 2f       	mov	r24, r18
    1264:	86 78       	andi	r24, 0x86	; 134
    1266:	09 f0       	breq	.+2      	; 0x126a <vfprintf+0x2f6>
    1268:	73 94       	inc	r7
    126a:	23 fd       	sbrc	r18, 3
    126c:	12 c0       	rjmp	.+36     	; 0x1292 <vfprintf+0x31e>
    126e:	20 ff       	sbrs	r18, 0
    1270:	06 c0       	rjmp	.+12     	; 0x127e <vfprintf+0x30a>
    1272:	5a 2c       	mov	r5, r10
    1274:	73 14       	cp	r7, r3
    1276:	18 f4       	brcc	.+6      	; 0x127e <vfprintf+0x30a>
    1278:	53 0c       	add	r5, r3
    127a:	57 18       	sub	r5, r7
    127c:	73 2c       	mov	r7, r3
    127e:	73 14       	cp	r7, r3
    1280:	60 f4       	brcc	.+24     	; 0x129a <vfprintf+0x326>
    1282:	b7 01       	movw	r22, r14
    1284:	80 e2       	ldi	r24, 0x20	; 32
    1286:	90 e0       	ldi	r25, 0x00	; 0
    1288:	2c 87       	std	Y+12, r18	; 0x0c
    128a:	99 d0       	rcall	.+306    	; 0x13be <fputc>
    128c:	73 94       	inc	r7
    128e:	2c 85       	ldd	r18, Y+12	; 0x0c
    1290:	f6 cf       	rjmp	.-20     	; 0x127e <vfprintf+0x30a>
    1292:	73 14       	cp	r7, r3
    1294:	10 f4       	brcc	.+4      	; 0x129a <vfprintf+0x326>
    1296:	37 18       	sub	r3, r7
    1298:	01 c0       	rjmp	.+2      	; 0x129c <vfprintf+0x328>
    129a:	31 2c       	mov	r3, r1
    129c:	24 ff       	sbrs	r18, 4
    129e:	11 c0       	rjmp	.+34     	; 0x12c2 <vfprintf+0x34e>
    12a0:	b7 01       	movw	r22, r14
    12a2:	80 e3       	ldi	r24, 0x30	; 48
    12a4:	90 e0       	ldi	r25, 0x00	; 0
    12a6:	2c 87       	std	Y+12, r18	; 0x0c
    12a8:	8a d0       	rcall	.+276    	; 0x13be <fputc>
    12aa:	2c 85       	ldd	r18, Y+12	; 0x0c
    12ac:	22 ff       	sbrs	r18, 2
    12ae:	16 c0       	rjmp	.+44     	; 0x12dc <vfprintf+0x368>
    12b0:	21 ff       	sbrs	r18, 1
    12b2:	03 c0       	rjmp	.+6      	; 0x12ba <vfprintf+0x346>
    12b4:	88 e5       	ldi	r24, 0x58	; 88
    12b6:	90 e0       	ldi	r25, 0x00	; 0
    12b8:	02 c0       	rjmp	.+4      	; 0x12be <vfprintf+0x34a>
    12ba:	88 e7       	ldi	r24, 0x78	; 120
    12bc:	90 e0       	ldi	r25, 0x00	; 0
    12be:	b7 01       	movw	r22, r14
    12c0:	0c c0       	rjmp	.+24     	; 0x12da <vfprintf+0x366>
    12c2:	82 2f       	mov	r24, r18
    12c4:	86 78       	andi	r24, 0x86	; 134
    12c6:	51 f0       	breq	.+20     	; 0x12dc <vfprintf+0x368>
    12c8:	21 fd       	sbrc	r18, 1
    12ca:	02 c0       	rjmp	.+4      	; 0x12d0 <vfprintf+0x35c>
    12cc:	80 e2       	ldi	r24, 0x20	; 32
    12ce:	01 c0       	rjmp	.+2      	; 0x12d2 <vfprintf+0x35e>
    12d0:	8b e2       	ldi	r24, 0x2B	; 43
    12d2:	27 fd       	sbrc	r18, 7
    12d4:	8d e2       	ldi	r24, 0x2D	; 45
    12d6:	b7 01       	movw	r22, r14
    12d8:	90 e0       	ldi	r25, 0x00	; 0
    12da:	71 d0       	rcall	.+226    	; 0x13be <fputc>
    12dc:	a5 14       	cp	r10, r5
    12de:	30 f4       	brcc	.+12     	; 0x12ec <vfprintf+0x378>
    12e0:	b7 01       	movw	r22, r14
    12e2:	80 e3       	ldi	r24, 0x30	; 48
    12e4:	90 e0       	ldi	r25, 0x00	; 0
    12e6:	6b d0       	rcall	.+214    	; 0x13be <fputc>
    12e8:	5a 94       	dec	r5
    12ea:	f8 cf       	rjmp	.-16     	; 0x12dc <vfprintf+0x368>
    12ec:	aa 94       	dec	r10
    12ee:	f4 01       	movw	r30, r8
    12f0:	ea 0d       	add	r30, r10
    12f2:	f1 1d       	adc	r31, r1
    12f4:	80 81       	ld	r24, Z
    12f6:	b7 01       	movw	r22, r14
    12f8:	90 e0       	ldi	r25, 0x00	; 0
    12fa:	61 d0       	rcall	.+194    	; 0x13be <fputc>
    12fc:	a1 10       	cpse	r10, r1
    12fe:	f6 cf       	rjmp	.-20     	; 0x12ec <vfprintf+0x378>
    1300:	33 20       	and	r3, r3
    1302:	09 f4       	brne	.+2      	; 0x1306 <vfprintf+0x392>
    1304:	5d ce       	rjmp	.-838    	; 0xfc0 <vfprintf+0x4c>
    1306:	b7 01       	movw	r22, r14
    1308:	80 e2       	ldi	r24, 0x20	; 32
    130a:	90 e0       	ldi	r25, 0x00	; 0
    130c:	58 d0       	rcall	.+176    	; 0x13be <fputc>
    130e:	3a 94       	dec	r3
    1310:	f7 cf       	rjmp	.-18     	; 0x1300 <vfprintf+0x38c>
    1312:	f7 01       	movw	r30, r14
    1314:	86 81       	ldd	r24, Z+6	; 0x06
    1316:	97 81       	ldd	r25, Z+7	; 0x07
    1318:	02 c0       	rjmp	.+4      	; 0x131e <vfprintf+0x3aa>
    131a:	8f ef       	ldi	r24, 0xFF	; 255
    131c:	9f ef       	ldi	r25, 0xFF	; 255
    131e:	2c 96       	adiw	r28, 0x0c	; 12
    1320:	0f b6       	in	r0, 0x3f	; 63
    1322:	f8 94       	cli
    1324:	de bf       	out	0x3e, r29	; 62
    1326:	0f be       	out	0x3f, r0	; 63
    1328:	cd bf       	out	0x3d, r28	; 61
    132a:	df 91       	pop	r29
    132c:	cf 91       	pop	r28
    132e:	1f 91       	pop	r17
    1330:	0f 91       	pop	r16
    1332:	ff 90       	pop	r15
    1334:	ef 90       	pop	r14
    1336:	df 90       	pop	r13
    1338:	cf 90       	pop	r12
    133a:	bf 90       	pop	r11
    133c:	af 90       	pop	r10
    133e:	9f 90       	pop	r9
    1340:	8f 90       	pop	r8
    1342:	7f 90       	pop	r7
    1344:	6f 90       	pop	r6
    1346:	5f 90       	pop	r5
    1348:	4f 90       	pop	r4
    134a:	3f 90       	pop	r3
    134c:	2f 90       	pop	r2
    134e:	08 95       	ret

00001350 <calloc>:
    1350:	0f 93       	push	r16
    1352:	1f 93       	push	r17
    1354:	cf 93       	push	r28
    1356:	df 93       	push	r29
    1358:	86 9f       	mul	r24, r22
    135a:	80 01       	movw	r16, r0
    135c:	87 9f       	mul	r24, r23
    135e:	10 0d       	add	r17, r0
    1360:	96 9f       	mul	r25, r22
    1362:	10 0d       	add	r17, r0
    1364:	11 24       	eor	r1, r1
    1366:	c8 01       	movw	r24, r16
    1368:	56 dc       	rcall	.-1876   	; 0xc16 <malloc>
    136a:	ec 01       	movw	r28, r24
    136c:	00 97       	sbiw	r24, 0x00	; 0
    136e:	21 f0       	breq	.+8      	; 0x1378 <calloc+0x28>
    1370:	a8 01       	movw	r20, r16
    1372:	60 e0       	ldi	r22, 0x00	; 0
    1374:	70 e0       	ldi	r23, 0x00	; 0
    1376:	11 d0       	rcall	.+34     	; 0x139a <memset>
    1378:	ce 01       	movw	r24, r28
    137a:	df 91       	pop	r29
    137c:	cf 91       	pop	r28
    137e:	1f 91       	pop	r17
    1380:	0f 91       	pop	r16
    1382:	08 95       	ret

00001384 <strnlen_P>:
    1384:	fc 01       	movw	r30, r24
    1386:	05 90       	lpm	r0, Z+
    1388:	61 50       	subi	r22, 0x01	; 1
    138a:	70 40       	sbci	r23, 0x00	; 0
    138c:	01 10       	cpse	r0, r1
    138e:	d8 f7       	brcc	.-10     	; 0x1386 <strnlen_P+0x2>
    1390:	80 95       	com	r24
    1392:	90 95       	com	r25
    1394:	8e 0f       	add	r24, r30
    1396:	9f 1f       	adc	r25, r31
    1398:	08 95       	ret

0000139a <memset>:
    139a:	dc 01       	movw	r26, r24
    139c:	01 c0       	rjmp	.+2      	; 0x13a0 <memset+0x6>
    139e:	6d 93       	st	X+, r22
    13a0:	41 50       	subi	r20, 0x01	; 1
    13a2:	50 40       	sbci	r21, 0x00	; 0
    13a4:	e0 f7       	brcc	.-8      	; 0x139e <memset+0x4>
    13a6:	08 95       	ret

000013a8 <strnlen>:
    13a8:	fc 01       	movw	r30, r24
    13aa:	61 50       	subi	r22, 0x01	; 1
    13ac:	70 40       	sbci	r23, 0x00	; 0
    13ae:	01 90       	ld	r0, Z+
    13b0:	01 10       	cpse	r0, r1
    13b2:	d8 f7       	brcc	.-10     	; 0x13aa <strnlen+0x2>
    13b4:	80 95       	com	r24
    13b6:	90 95       	com	r25
    13b8:	8e 0f       	add	r24, r30
    13ba:	9f 1f       	adc	r25, r31
    13bc:	08 95       	ret

000013be <fputc>:
    13be:	0f 93       	push	r16
    13c0:	1f 93       	push	r17
    13c2:	cf 93       	push	r28
    13c4:	df 93       	push	r29
    13c6:	18 2f       	mov	r17, r24
    13c8:	09 2f       	mov	r16, r25
    13ca:	eb 01       	movw	r28, r22
    13cc:	8b 81       	ldd	r24, Y+3	; 0x03
    13ce:	81 fd       	sbrc	r24, 1
    13d0:	03 c0       	rjmp	.+6      	; 0x13d8 <fputc+0x1a>
    13d2:	8f ef       	ldi	r24, 0xFF	; 255
    13d4:	9f ef       	ldi	r25, 0xFF	; 255
    13d6:	20 c0       	rjmp	.+64     	; 0x1418 <fputc+0x5a>
    13d8:	82 ff       	sbrs	r24, 2
    13da:	10 c0       	rjmp	.+32     	; 0x13fc <fputc+0x3e>
    13dc:	4e 81       	ldd	r20, Y+6	; 0x06
    13de:	5f 81       	ldd	r21, Y+7	; 0x07
    13e0:	2c 81       	ldd	r18, Y+4	; 0x04
    13e2:	3d 81       	ldd	r19, Y+5	; 0x05
    13e4:	42 17       	cp	r20, r18
    13e6:	53 07       	cpc	r21, r19
    13e8:	7c f4       	brge	.+30     	; 0x1408 <fputc+0x4a>
    13ea:	e8 81       	ld	r30, Y
    13ec:	f9 81       	ldd	r31, Y+1	; 0x01
    13ee:	9f 01       	movw	r18, r30
    13f0:	2f 5f       	subi	r18, 0xFF	; 255
    13f2:	3f 4f       	sbci	r19, 0xFF	; 255
    13f4:	39 83       	std	Y+1, r19	; 0x01
    13f6:	28 83       	st	Y, r18
    13f8:	10 83       	st	Z, r17
    13fa:	06 c0       	rjmp	.+12     	; 0x1408 <fputc+0x4a>
    13fc:	e8 85       	ldd	r30, Y+8	; 0x08
    13fe:	f9 85       	ldd	r31, Y+9	; 0x09
    1400:	81 2f       	mov	r24, r17
    1402:	19 95       	eicall
    1404:	89 2b       	or	r24, r25
    1406:	29 f7       	brne	.-54     	; 0x13d2 <fputc+0x14>
    1408:	2e 81       	ldd	r18, Y+6	; 0x06
    140a:	3f 81       	ldd	r19, Y+7	; 0x07
    140c:	2f 5f       	subi	r18, 0xFF	; 255
    140e:	3f 4f       	sbci	r19, 0xFF	; 255
    1410:	3f 83       	std	Y+7, r19	; 0x07
    1412:	2e 83       	std	Y+6, r18	; 0x06
    1414:	81 2f       	mov	r24, r17
    1416:	90 2f       	mov	r25, r16
    1418:	df 91       	pop	r29
    141a:	cf 91       	pop	r28
    141c:	1f 91       	pop	r17
    141e:	0f 91       	pop	r16
    1420:	08 95       	ret

00001422 <__ultoa_invert>:
    1422:	fa 01       	movw	r30, r20
    1424:	aa 27       	eor	r26, r26
    1426:	28 30       	cpi	r18, 0x08	; 8
    1428:	51 f1       	breq	.+84     	; 0x147e <__ultoa_invert+0x5c>
    142a:	20 31       	cpi	r18, 0x10	; 16
    142c:	81 f1       	breq	.+96     	; 0x148e <__ultoa_invert+0x6c>
    142e:	e8 94       	clt
    1430:	6f 93       	push	r22
    1432:	6e 7f       	andi	r22, 0xFE	; 254
    1434:	6e 5f       	subi	r22, 0xFE	; 254
    1436:	7f 4f       	sbci	r23, 0xFF	; 255
    1438:	8f 4f       	sbci	r24, 0xFF	; 255
    143a:	9f 4f       	sbci	r25, 0xFF	; 255
    143c:	af 4f       	sbci	r26, 0xFF	; 255
    143e:	b1 e0       	ldi	r27, 0x01	; 1
    1440:	3e d0       	rcall	.+124    	; 0x14be <__ultoa_invert+0x9c>
    1442:	b4 e0       	ldi	r27, 0x04	; 4
    1444:	3c d0       	rcall	.+120    	; 0x14be <__ultoa_invert+0x9c>
    1446:	67 0f       	add	r22, r23
    1448:	78 1f       	adc	r23, r24
    144a:	89 1f       	adc	r24, r25
    144c:	9a 1f       	adc	r25, r26
    144e:	a1 1d       	adc	r26, r1
    1450:	68 0f       	add	r22, r24
    1452:	79 1f       	adc	r23, r25
    1454:	8a 1f       	adc	r24, r26
    1456:	91 1d       	adc	r25, r1
    1458:	a1 1d       	adc	r26, r1
    145a:	6a 0f       	add	r22, r26
    145c:	71 1d       	adc	r23, r1
    145e:	81 1d       	adc	r24, r1
    1460:	91 1d       	adc	r25, r1
    1462:	a1 1d       	adc	r26, r1
    1464:	20 d0       	rcall	.+64     	; 0x14a6 <__ultoa_invert+0x84>
    1466:	09 f4       	brne	.+2      	; 0x146a <__ultoa_invert+0x48>
    1468:	68 94       	set
    146a:	3f 91       	pop	r19
    146c:	2a e0       	ldi	r18, 0x0A	; 10
    146e:	26 9f       	mul	r18, r22
    1470:	11 24       	eor	r1, r1
    1472:	30 19       	sub	r19, r0
    1474:	30 5d       	subi	r19, 0xD0	; 208
    1476:	31 93       	st	Z+, r19
    1478:	de f6       	brtc	.-74     	; 0x1430 <__ultoa_invert+0xe>
    147a:	cf 01       	movw	r24, r30
    147c:	08 95       	ret
    147e:	46 2f       	mov	r20, r22
    1480:	47 70       	andi	r20, 0x07	; 7
    1482:	40 5d       	subi	r20, 0xD0	; 208
    1484:	41 93       	st	Z+, r20
    1486:	b3 e0       	ldi	r27, 0x03	; 3
    1488:	0f d0       	rcall	.+30     	; 0x14a8 <__ultoa_invert+0x86>
    148a:	c9 f7       	brne	.-14     	; 0x147e <__ultoa_invert+0x5c>
    148c:	f6 cf       	rjmp	.-20     	; 0x147a <__ultoa_invert+0x58>
    148e:	46 2f       	mov	r20, r22
    1490:	4f 70       	andi	r20, 0x0F	; 15
    1492:	40 5d       	subi	r20, 0xD0	; 208
    1494:	4a 33       	cpi	r20, 0x3A	; 58
    1496:	18 f0       	brcs	.+6      	; 0x149e <__ultoa_invert+0x7c>
    1498:	49 5d       	subi	r20, 0xD9	; 217
    149a:	31 fd       	sbrc	r19, 1
    149c:	40 52       	subi	r20, 0x20	; 32
    149e:	41 93       	st	Z+, r20
    14a0:	02 d0       	rcall	.+4      	; 0x14a6 <__ultoa_invert+0x84>
    14a2:	a9 f7       	brne	.-22     	; 0x148e <__ultoa_invert+0x6c>
    14a4:	ea cf       	rjmp	.-44     	; 0x147a <__ultoa_invert+0x58>
    14a6:	b4 e0       	ldi	r27, 0x04	; 4
    14a8:	a6 95       	lsr	r26
    14aa:	97 95       	ror	r25
    14ac:	87 95       	ror	r24
    14ae:	77 95       	ror	r23
    14b0:	67 95       	ror	r22
    14b2:	ba 95       	dec	r27
    14b4:	c9 f7       	brne	.-14     	; 0x14a8 <__ultoa_invert+0x86>
    14b6:	00 97       	sbiw	r24, 0x00	; 0
    14b8:	61 05       	cpc	r22, r1
    14ba:	71 05       	cpc	r23, r1
    14bc:	08 95       	ret
    14be:	9b 01       	movw	r18, r22
    14c0:	ac 01       	movw	r20, r24
    14c2:	0a 2e       	mov	r0, r26
    14c4:	06 94       	lsr	r0
    14c6:	57 95       	ror	r21
    14c8:	47 95       	ror	r20
    14ca:	37 95       	ror	r19
    14cc:	27 95       	ror	r18
    14ce:	ba 95       	dec	r27
    14d0:	c9 f7       	brne	.-14     	; 0x14c4 <__ultoa_invert+0xa2>
    14d2:	62 0f       	add	r22, r18
    14d4:	73 1f       	adc	r23, r19
    14d6:	84 1f       	adc	r24, r20
    14d8:	95 1f       	adc	r25, r21
    14da:	a0 1d       	adc	r26, r0
    14dc:	08 95       	ret

000014de <_exit>:
    14de:	f8 94       	cli

000014e0 <__stop_program>:
    14e0:	ff cf       	rjmp	.-2      	; 0x14e0 <__stop_program>
