{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09656,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.0992,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00343819,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00574162,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00133508,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00574162,
	"finish__design__instance__count__class:buffer": 34,
	"finish__design__instance__area__class:buffer": 63.84,
	"finish__design__instance__count__class:clock_buffer": 9,
	"finish__design__instance__area__class:clock_buffer": 11.97,
	"finish__design__instance__count__class:timing_repair_buffer": 166,
	"finish__design__instance__area__class:timing_repair_buffer": 132.734,
	"finish__design__instance__count__class:inverter": 19,
	"finish__design__instance__area__class:inverter": 11.97,
	"finish__design__instance__count__class:clock_inverter": 6,
	"finish__design__instance__area__class:clock_inverter": 5.32,
	"finish__design__instance__count__class:sequential_cell": 72,
	"finish__design__instance__area__class:sequential_cell": 326.648,
	"finish__design__instance__count__class:multi_input_combinational_cell": 250,
	"finish__design__instance__area__class:multi_input_combinational_cell": 344.47,
	"finish__design__instance__count": 556,
	"finish__design__instance__area": 896.952,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.532344,
	"finish__clock__skew__setup": 0.00207318,
	"finish__clock__skew__hold": 0.00207318,
	"finish__timing__drv__max_slew_limit": 0.796524,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.88707,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000772928,
	"finish__power__switching__total": 0.000282461,
	"finish__power__leakage__total": 2.01492e-05,
	"finish__power__total": 0.00107554,
	"finish__design__io": 180,
	"finish__design__die__area": 1665.86,
	"finish__design__core__area": 1457.95,
	"finish__design__instance__count": 610,
	"finish__design__instance__area": 911.316,
	"finish__design__instance__count__stdcell": 610,
	"finish__design__instance__area__stdcell": 911.316,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.625068,
	"finish__design__instance__utilization__stdcell": 0.625068,
	"finish__design__rows": 27,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 27,
	"finish__design__sites": 5481,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 5481,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}