Lauren Hui Chen , Malgorzata Marek-Sadowska , Forrest Brewer, Buffer delay change in the presence of power and ground noise, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.11 n.3, p.461-473, June 2003[doi>10.1109/TVLSI.2003.812310]
John P. Fishburn, Clock Skew Optimization, IEEE Transactions on Computers, v.39 n.7, p.945-951, July 1990[doi>10.1109/12.55696]
Matthew R. Guthaus , Dennis Sylvester , Richard B. Brown, Clock buffer and wire sizing using sequential programming, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147171]
Yow-Tyng Nieh , Shih-Hsu Huang , Sheng-Yu Hsu, Minimizing peak current via opposite-phase clock tree, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065629]
Rupak Samanta , Ganesh Venkataraman , Jiang Hu, Clock buffer polarity assignment for power noise reduction, Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design, November 05-09, 2006, San Jose, California[doi>10.1145/1233501.1233615]
Sachin S. Sapatnekar , Haihua Su, Analysis and Optimization of Power Grids, IEEE Design & Test, v.20 n.3, p.7-15, May 2003[doi>10.1109/MDT.2003.1198680]
Tsay, R.-S. 1991. Exact zero skew. In Proceedings of the International Conference on Computer-Aided Design. IEEE/ACM, 336--339.
Uyemura, J. P. 2002. Introduction to VLSI Circuits and Systems. John Wiley & Sons, Inc.
G. Venkataraman , N. Jayakumar , J. Hu , P. Li , Sunil Khatri , Anand Rajaram , P. McGuinness , C. Alpert, Practical techniques to reduce skew and its variations in buffered clock networks, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.592-596, November 06-10, 2005, San Jose, CA
