{"vcs1":{"timestamp_begin":1759466791.269044186, "rt":0.80, "ut":0.29, "st":0.15}}
{"vcselab":{"timestamp_begin":1759466792.122476726, "rt":0.53, "ut":0.17, "st":0.06}}
{"link":{"timestamp_begin":1759466792.699754878, "rt":0.18, "ut":0.08, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759466790.994915771}
{"VCS_COMP_START_TIME": 1759466790.994915771}
{"VCS_COMP_END_TIME": 1759466793.791035666}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog1 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog1 +notimingcheck"}
{"vcs1": {"peak_mem": 368612}}
{"vcselab": {"peak_mem": 229976}}
