$date
	Fri Oct 30 17:47:45 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " En $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$scope module tb $end
$var wire 1 ' D $end
$var wire 1 " En $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 ( a1 $end
$var wire 1 ) a2 $end
$var wire 1 % clk $end
$var wire 1 * nK $end
$var wire 1 + nQ $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module a $end
$var wire 1 ' D $end
$var wire 1 " En $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1+
1*
0)
0(
0'
1&
0%
0$
0#
0"
0!
$end
#1
1%
#2
0%
1"
0&
#3
1%
#4
0%
#5
1%
#6
1'
1)
0%
1#
#7
0)
1(
0+
1!
1%
#8
0'
0(
0*
0%
1$
0#
#9
1+
0!
1%
#10
1'
1)
0%
1#
#11
0'
0)
0+
1!
1%
#12
0%
#13
1'
1)
1+
0!
1%
#14
0%
