--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\xilinx_install\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf atlys.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock unbuf_clk
--------------+------------+------------+------------+------------+------------------+--------+
              |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source        | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
--------------+------------+------------+------------+------------+------------------+--------+
rstb          |    7.621(R)|      SLOW  |   -2.222(R)|      FAST  |cclk              |   0.000|
              |    7.277(R)|      SLOW  |   -0.476(R)|      FAST  |tft_clk_buf       |   0.000|
touch_data_out|    5.013(R)|      SLOW  |   -2.220(R)|      FAST  |cclk              |   0.000|
--------------+------------+------------+------------+------------+------------------+--------+

Clock unbuf_clk to Pad
-------------+-----------------+------------+-----------------+------------+------------------+--------+
             |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination  |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
-------------+-----------------+------------+-----------------+------------+------------------+--------+
tft_blue<5>  |        13.019(R)|      SLOW  |         4.325(R)|      FAST  |cclk              |   0.000|
             |        12.425(R)|      SLOW  |         4.200(R)|      FAST  |tft_clk_buf       |   0.000|
tft_blue<6>  |        12.850(R)|      SLOW  |         4.257(R)|      FAST  |cclk              |   0.000|
             |        12.256(R)|      SLOW  |         4.132(R)|      FAST  |tft_clk_buf       |   0.000|
tft_blue<7>  |        12.836(R)|      SLOW  |         4.228(R)|      FAST  |cclk              |   0.000|
             |        12.242(R)|      SLOW  |         4.103(R)|      FAST  |tft_clk_buf       |   0.000|
tft_clk      |         5.365(R)|      SLOW  |         1.864(R)|      FAST  |tft_clk_buf       |   0.000|
             |         5.427(R)|      SLOW  |         1.942(R)|      FAST  |tft_clk_buf_n     |   0.000|
tft_data_ena |         9.837(R)|      SLOW  |         3.974(R)|      FAST  |tft_clk_buf       |   0.000|
tft_display  |         5.308(R)|      SLOW  |         1.802(R)|      FAST  |tft_clk_buf       |   0.000|
tft_green<5> |        12.205(R)|      SLOW  |         3.852(R)|      FAST  |cclk              |   0.000|
             |        11.611(R)|      SLOW  |         3.727(R)|      FAST  |tft_clk_buf       |   0.000|
tft_green<6> |        12.344(R)|      SLOW  |         3.905(R)|      FAST  |cclk              |   0.000|
             |        11.750(R)|      SLOW  |         3.780(R)|      FAST  |tft_clk_buf       |   0.000|
tft_red<5>   |        13.421(R)|      SLOW  |         4.625(R)|      FAST  |cclk              |   0.000|
             |        12.827(R)|      SLOW  |         4.500(R)|      FAST  |tft_clk_buf       |   0.000|
tft_red<6>   |        13.160(R)|      SLOW  |         4.488(R)|      FAST  |cclk              |   0.000|
             |        12.566(R)|      SLOW  |         4.363(R)|      FAST  |tft_clk_buf       |   0.000|
tft_red<7>   |        13.153(R)|      SLOW  |         4.482(R)|      FAST  |cclk              |   0.000|
             |        12.559(R)|      SLOW  |         4.357(R)|      FAST  |tft_clk_buf       |   0.000|
tft_vdd      |        10.049(R)|      SLOW  |         4.274(R)|      FAST  |tft_clk_buf       |   0.000|
touch_clk    |         7.859(R)|      SLOW  |         3.372(R)|      FAST  |cclk              |   0.000|
touch_csb    |         5.347(R)|      SLOW  |         1.851(R)|      FAST  |cclk              |   0.000|
touch_data_in|         7.208(R)|      SLOW  |         2.895(R)|      FAST  |cclk              |   0.000|
-------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock unbuf_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
unbuf_clk      |    6.627|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Nov 06 22:19:40 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 267 MB



