

================================================================
== Vivado HLS Report for 'Advios_modulate_clock'
================================================================
* Date:           Mon Oct  8 19:23:22 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        advios_ip
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.92|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    2|    2|         2|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 3
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / true
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: StgValue_4 (8)  [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecIFCore(i4* %ctrl, [1 x i8]* @p_str10, [10 x i8]* @p_str14, [1 x i8]* @p_str10, i32 -1, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [17 x i8]* @p_str15)

ST_1: StgValue_5 (9)  [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk_second), !map !80

ST_1: StgValue_6 (10)  [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !84

ST_1: StgValue_7 (11)  [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !88

ST_1: StgValue_8 (12)  [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i4* %ctrl), !map !92

ST_1: StgValue_9 (13)  [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %switches), !map !96

ST_1: StgValue_10 (14)  [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %leds), !map !100

ST_1: StgValue_11 (15)  [1/1] 0.00ns  loc: Advios.cpp:5
codeRepl:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind

ST_1: StgValue_12 (16)  [1/1] 0.00ns  loc: Advios.cpp:6
codeRepl:8  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind

ST_1: StgValue_13 (17)  [1/1] 0.00ns  loc: Advios.cpp:7
codeRepl:9  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [5 x i8]* @p_str5, i32 0, i32 0, i4* %ctrl) nounwind

ST_1: StgValue_14 (18)  [1/1] 0.00ns  loc: Advios.cpp:8
codeRepl:10  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [9 x i8]* @p_str6, i32 0, i32 0, i4* %switches) nounwind

ST_1: StgValue_15 (19)  [1/1] 0.00ns  loc: Advios.cpp:9
codeRepl:11  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [5 x i8]* @p_str7, i32 0, i32 0, i4* %leds) nounwind

ST_1: StgValue_16 (20)  [1/1] 0.00ns  loc: Advios.cpp:10
codeRepl:12  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [15 x i8]* @p_str8) nounwind

ST_1: tmp_2 (21)  [1/1] 0.00ns  loc: Advios.cpp:10
codeRepl:13  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_1: StgValue_18 (22)  [1/1] 0.00ns  loc: Advios.cpp:10
codeRepl:14  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str10) nounwind

ST_1: p_ssdm_reset_v (23)  [1/1] 0.00ns  loc: Advios.cpp:10
codeRepl:15  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: empty (24)  [1/1] 0.00ns  loc: Advios.cpp:6
codeRepl:16  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_2 (25)  [1/1] 0.00ns  loc: Advios.cpp:6
codeRepl:17  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_2)

ST_1: StgValue_22 (26)  [1/1] 0.00ns  loc: Advios.cpp:6
codeRepl:18  br label %_ZN7_ap_sc_7sc_core4waitEi.exit


 <State 2>: 5.92ns
ST_2: StgValue_23 (28)  [1/1] 0.00ns  loc: Advios.cpp:9
_ZN7_ap_sc_7sc_core4waitEi.exit:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_2: clock_counter_V_load (29)  [1/1] 0.00ns  loc: Advios.cpp:10
_ZN7_ap_sc_7sc_core4waitEi.exit:1  %clock_counter_V_load = load i26* @clock_counter_V, align 4

ST_2: clock_counter_V_assi (30)  [1/1] 2.67ns  loc: Advios.cpp:10
_ZN7_ap_sc_7sc_core4waitEi.exit:2  %clock_counter_V_assi = add i26 %clock_counter_V_load, 1

ST_2: StgValue_26 (31)  [1/1] 1.59ns  loc: Advios.cpp:10
_ZN7_ap_sc_7sc_core4waitEi.exit:3  store i26 %clock_counter_V_assi, i26* @clock_counter_V, align 4

ST_2: tmp_1 (32)  [1/1] 3.25ns  loc: Advios.cpp:11
_ZN7_ap_sc_7sc_core4waitEi.exit:4  %tmp_1 = icmp eq i26 %clock_counter_V_assi, -17108864

ST_2: StgValue_28 (33)  [1/1] 0.00ns  loc: Advios.cpp:11
_ZN7_ap_sc_7sc_core4waitEi.exit:5  br i1 %tmp_1, label %0, label %_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge


 <State 3>: 2.07ns
ST_3: tmp (35)  [1/1] 0.00ns  loc: Advios.cpp:13
:0  %tmp = call i1 @_ssdm_op_Read.ap_auto.volatile.i1P(i1* %clk_second)

ST_3: v (36)  [1/1] 2.07ns  loc: Advios.cpp:13
:1  %v = xor i1 %tmp, true

ST_3: StgValue_31 (37)  [1/1] 0.00ns  loc: Advios.cpp:13
:2  call void @_ssdm_op_Write.ap_auto.volatile.i1P(i1* %clk_second, i1 %v)

ST_3: StgValue_32 (38)  [1/1] 1.59ns  loc: Advios.cpp:14
:3  store i26 0, i26* @clock_counter_V, align 4

ST_3: StgValue_33 (39)  [1/1] 0.00ns  loc: Advios.cpp:15
:4  br label %_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge

ST_3: StgValue_34 (41)  [1/1] 0.00ns  loc: Advios.cpp:16
_ZN7_ap_sc_7sc_core4waitEi.exit._crit_edge:0  br label %_ZN7_ap_sc_7sc_core4waitEi.exit



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 1ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 5.92ns
The critical path consists of the following:
	'load' operation ('clock_counter_V_load', Advios.cpp:10) on static variable 'clock_counter_V' [29]  (0 ns)
	'add' operation ('clock_counter_V_assi', Advios.cpp:10) [30]  (2.67 ns)
	'icmp' operation ('tmp_1', Advios.cpp:11) [32]  (3.25 ns)

 <State 3>: 2.07ns
The critical path consists of the following:
	wire read on port 'clk_second' (Advios.cpp:13) [35]  (0 ns)
	'xor' operation ('v', Advios.cpp:13) [36]  (2.07 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
