/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire [5:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_16z;
  wire [24:0] celloutsig_0_1z;
  wire [8:0] celloutsig_0_22z;
  wire [8:0] celloutsig_0_28z;
  wire [23:0] celloutsig_0_2z;
  wire [39:0] celloutsig_0_33z;
  wire [5:0] celloutsig_0_34z;
  wire [19:0] celloutsig_0_36z;
  wire [18:0] celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_56z;
  wire [3:0] celloutsig_0_57z;
  wire [32:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [35:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [6:0] _00_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _00_ <= 7'h00;
    else _00_ <= celloutsig_0_6z[10:4];
  assign { celloutsig_0_14z[6:5], celloutsig_0_28z[4:0] } = _00_;
  assign celloutsig_0_0z = in_data[69:65] ^ in_data[41:37];
  assign celloutsig_0_34z = celloutsig_0_6z[21:16] ^ celloutsig_0_16z[9:4];
  assign celloutsig_0_36z = { celloutsig_0_22z[6:2], celloutsig_0_1z[22:13], celloutsig_0_33z[13:9] } ^ { celloutsig_0_16z[6:0], celloutsig_0_34z, celloutsig_0_14z[6:5], celloutsig_0_28z[4:0] };
  assign celloutsig_0_39z = { celloutsig_0_36z[13:2], celloutsig_0_14z[6:5], celloutsig_0_28z[4:0] } ^ in_data[59:41];
  assign celloutsig_0_4z = celloutsig_0_3z[2:0] ^ celloutsig_0_0z[4:2];
  assign celloutsig_0_56z = celloutsig_0_12z[2:0] ^ { celloutsig_0_1z[13], celloutsig_0_33z[13], celloutsig_0_4z[2] };
  assign celloutsig_0_57z = celloutsig_0_39z[4:1] ^ celloutsig_0_6z[29:26];
  assign celloutsig_1_0z = in_data[136:119] ^ in_data[135:118];
  assign celloutsig_1_1z = in_data[172:167] ^ celloutsig_1_0z[16:11];
  assign celloutsig_1_2z = celloutsig_1_0z[8:5] ^ in_data[116:113];
  assign celloutsig_1_3z = celloutsig_1_0z[17:8] ^ { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_1_4z = { celloutsig_1_1z[4], celloutsig_1_2z } ^ celloutsig_1_1z[5:1];
  assign celloutsig_1_6z = { in_data[132:117], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z } ^ { celloutsig_1_0z[16:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_8z = in_data[184:182] ^ celloutsig_1_1z[5:3];
  assign celloutsig_1_9z = celloutsig_1_2z ^ celloutsig_1_1z[4:1];
  assign celloutsig_1_10z = { celloutsig_1_6z[28], celloutsig_1_2z } ^ in_data[129:125];
  assign celloutsig_1_12z = { in_data[187:184], celloutsig_1_8z } ^ celloutsig_1_0z[15:9];
  assign celloutsig_1_15z = celloutsig_1_3z[7:2] ^ { celloutsig_1_10z[3:2], celloutsig_1_9z };
  assign celloutsig_1_18z = { celloutsig_1_12z[6:3], celloutsig_1_2z } ^ { celloutsig_1_1z[5:4], celloutsig_1_15z };
  assign celloutsig_1_19z = { in_data[162:157], celloutsig_1_8z } ^ { celloutsig_1_4z[3:2], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_1z[18], celloutsig_0_4z, celloutsig_0_0z } ^ { celloutsig_0_14z[6:5], celloutsig_0_28z[4], celloutsig_0_1z[14:13], celloutsig_0_33z[13], celloutsig_0_4z };
  assign celloutsig_0_12z = celloutsig_0_1z[17:14] ^ celloutsig_0_1z[14:11];
  assign celloutsig_0_1z = { in_data[44:35], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ in_data[25:1];
  assign celloutsig_0_16z = { celloutsig_0_10z[2:0], celloutsig_0_4z, celloutsig_0_12z } ^ { celloutsig_0_4z, celloutsig_0_14z[6:5], celloutsig_0_28z[4:0] };
  assign celloutsig_0_22z = in_data[62:54] ^ { celloutsig_0_0z[4:1], celloutsig_0_0z };
  assign celloutsig_0_2z[4:0] = celloutsig_0_0z ^ celloutsig_0_1z[4:0];
  assign celloutsig_0_3z[3:0] = celloutsig_0_2z[4:1] ^ celloutsig_0_1z[10:7];
  assign celloutsig_0_33z[13:9] = celloutsig_0_1z[12:8] ^ celloutsig_0_2z[4:0];
  assign { celloutsig_0_6z[14:0], celloutsig_0_6z[17:15], celloutsig_0_6z[29:18] } = { celloutsig_0_1z[22:13], celloutsig_0_33z[13:9], celloutsig_0_4z, celloutsig_0_1z[12:1] } ^ { celloutsig_0_1z[9:0], celloutsig_0_0z, celloutsig_0_1z[12:10], celloutsig_0_1z[24:13] };
  assign celloutsig_0_10z[2:0] = celloutsig_0_4z ^ celloutsig_0_9z[4:2];
  assign celloutsig_0_10z[5:3] = celloutsig_0_9z[7:5];
  assign celloutsig_0_28z[6:5] = celloutsig_0_14z[6:5];
  assign celloutsig_0_2z[23:5] = 19'h00000;
  assign { celloutsig_0_33z[23:14], celloutsig_0_33z[8:5] } = { celloutsig_0_1z[22:13], celloutsig_0_22z[8:5] };
  assign celloutsig_0_3z[13:4] = celloutsig_0_1z[20:11];
  assign celloutsig_0_6z[32:30] = celloutsig_0_1z[15:13];
  assign { out_data[135:128], out_data[104:96], out_data[34:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
