// Seed: 3645801874
module module_0;
  wire id_1;
  assign module_2.type_3 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  supply0 id_6;
  tri id_7 = id_6 != id_6;
  if (-1) assign id_5 = id_6;
  else begin : LABEL_0
    wire id_8;
    wire id_9;
  end
  module_0 modCall_1 ();
  assign id_4 = id_4[1'b0];
endmodule
module module_2 (
    input uwire id_0
);
  always $display(-1, 1, -1 + 1, id_0);
  wire id_2 = 1;
  module_0 modCall_1 ();
endmodule
