{"status": 1, "complete": 1, "list": {"3493090948": {"item_id": "3493090948", "resolved_id": "1640244049", "given_url": "http://bsim.berkeley.edu/?page=BSIM6_LR", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1639221909", "time_favorited": "0", "sort_id": 0, "resolved_title": "BSIM Group", "resolved_url": "http://bsim.berkeley.edu/", "excerpt": "Skip to content The BSIM (Berkeley Short-channel IGFET Model) Group, located in the Department of Electrical Engineering and Computer Sciences (EECS) at the University of California, Berkeley, develops physics-based, accurate, scalable, robust, and predictive MOSFET SPICE models for circuit simulati", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "101", "lang": "en", "tags": {"chip-design": {"item_id": "3493090948", "tag": "chip-design"}, "semiconductors": {"item_id": "3493090948", "tag": "semiconductors"}}, "listen_duration_estimate": 39}, "19758021": {"item_id": "19758021", "resolved_id": "19758021", "given_url": "http://cmosedu.com/cmos1/book.htm", "given_title": "CMOS Circuit Design, Layout, and Simulation", "favorite": "0", "status": "1", "time_added": "1543601635", "time_updated": "1656167906", "time_read": "1567121790", "time_favorited": "0", "sort_id": 1, "resolved_title": "CMOS Circuit Design, Layout, and Simulation, Fourth Edition", "resolved_url": "http://cmosedu.com/cmos1/book.htm", "excerpt": "John Wiley & Sons, July 2019. ISBN 9781119481515 (Errata) Cadence Design System – ubiquitous commercial tools.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "186", "lang": "en", "tags": {"chip-design": {"item_id": "19758021", "tag": "chip-design"}, "semiconductors": {"item_id": "19758021", "tag": "semiconductors"}}, "image": {"item_id": "19758021", "src": "http://cmosedu.com/jbaker/pictures/book_covers/cv_4th_big.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "19758021", "image_id": "1", "src": "http://cmosedu.com/jbaker/pictures/book_covers/cv_4th_big.jpg", "width": "0", "height": "0", "credit": "", "caption": "CMOS Circuit Design, Layout, and Simulation, Fourth Edition"}}, "listen_duration_estimate": 72}, "41176302": {"item_id": "41176302", "resolved_id": "41176302", "given_url": "http://opencircuitdesign.com/magic/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638671655", "time_favorited": "0", "sort_id": 2, "resolved_title": "Magic VLSI", "resolved_url": "http://opencircuitdesign.com/magic/", "excerpt": "", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "41176302", "tag": "chip-design"}, "semiconductors": {"item_id": "41176302", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "1755625568": {"item_id": "1755625568", "resolved_id": "1755625568", "given_url": "http://rakeshk.crhc.illinois.edu/asplos_17_cam.pdf", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1673814331", "time_read": "1638838815", "time_favorited": "0", "sort_id": 3, "resolved_title": "", "resolved_url": "http://rakeshk.crhc.illinois.edu/asplos_17_cam.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "1755625568", "tag": "chip-design"}, "cpus": {"item_id": "1755625568", "tag": "cpus"}, "semiconductors": {"item_id": "1755625568", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "854534994": {"item_id": "854534994", "resolved_id": "854534994", "given_url": "http://spectrum.ieee.org/tech-talk/semiconductors/design/how-to-make-multicore-chips-faster-more-efficient", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1706833159", "time_read": "1639001888", "time_favorited": "0", "sort_id": 4, "resolved_title": "Full Page Reload", "resolved_url": "http://spectrum.ieee.org/tech-talk/semiconductors/design/how-to-make-multicore-chips-faster-more-efficient", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "854534994", "tag": "chip-design"}, "programming": {"item_id": "854534994", "tag": "programming"}, "semiconductors": {"item_id": "854534994", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 0}, "1921487856": {"item_id": "1921487856", "resolved_id": "1921487856", "given_url": "http://www.gedasymbols.org/user/john_doty/models/openIP/bsim3.inc", "given_title": "", "favorite": "0", "status": "1", "time_added": "1507749246", "time_updated": "1656167906", "time_read": "1507750353", "time_favorited": "0", "sort_id": 5, "resolved_title": "", "resolved_url": "http://www.gedasymbols.org/user/john_doty/models/openIP/bsim3.inc", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "unknown", "tags": {"chip-design": {"item_id": "1921487856", "tag": "chip-design"}}, "listen_duration_estimate": 0}, "7092655": {"item_id": "7092655", "resolved_id": "7092655", "given_url": "http://www.gpleda.org/", "given_title": "gplEDA Homepage", "favorite": "0", "status": "1", "time_added": "1524711125", "time_updated": "1656167906", "time_read": "1525624573", "time_favorited": "0", "sort_id": 6, "resolved_title": "gplEDA Homepage", "resolved_url": "http://www.gpleda.org/", "excerpt": "This site is all about the combination of GPL and EDA.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "91", "lang": "en", "tags": {"chip-design": {"item_id": "7092655", "tag": "chip-design"}, "semiconductors": {"item_id": "7092655", "tag": "semiconductors"}}, "listen_duration_estimate": 35}, "3229670747": {"item_id": "3229670747", "resolved_id": "3229670747", "given_url": "http://www.isine.com/resources/die-yield-calculator", "given_title": "Die Yield Calculator | iSine Analog, Digital & Mixed Signal IC Solutions", "favorite": "0", "status": "1", "time_added": "1610662581", "time_updated": "1613039250", "time_read": "1610731382", "time_favorited": "0", "sort_id": 7, "resolved_title": "DIE YIELD CALCULATOR", "resolved_url": "https://isine.com/resources/die-yield-calculator/", "excerpt": "Use this online calculator to figure out die yield using Murphy's model. You'll need to know the die size, wafer diameter, and defect density. iSine is your complete resource for ASIC design - from concept to manufacturing and testing.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "111", "lang": "en", "top_image_url": "https://isine.com/wp-content/uploads/2021/12/wafer-1.jpg", "tags": {"chip-design": {"item_id": "3229670747", "tag": "chip-design"}, "semiconductors": {"item_id": "3229670747", "tag": "semiconductors"}}, "image": {"item_id": "3229670747", "src": "https://isine.com/wp-content/uploads/2021/12/wafer-1.jpg", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3229670747", "image_id": "1", "src": "https://isine.com/wp-content/uploads/2021/12/wafer-1.jpg", "width": "0", "height": "0", "credit": "", "caption": "DIE YIELD CALCULATOR"}}, "listen_duration_estimate": 43}, "2378284025": {"item_id": "2378284025", "resolved_id": "2378284025", "given_url": "http://www.nangate.com/?page_id=2325", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1639221951", "time_favorited": "0", "sort_id": 8, "resolved_title": "NanGate FreePDK45 Open Cell Library", "resolved_url": "http://www.nangate.com/?page_id=2325", "excerpt": "The NanGate 45nm Open Cell Library is an open-source, standard-cell library provided for the purposes of testing and exploring EDA flows. NanGate has developed and donated this library to Si2.org for open use.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "298", "lang": "en", "top_image_url": "http://www.nangate.com/wp-content/themes/nanskin/img/stories/Partners/si2.jpg", "tags": {"chip-design": {"item_id": "2378284025", "tag": "chip-design"}, "semiconductors": {"item_id": "2378284025", "tag": "semiconductors"}}, "image": {"item_id": "2378284025", "src": "http://www.nangate.com/wp-content/themes/nanskin/img/stories/Partners/si2.jpg", "width": "107", "height": "68"}, "images": {"1": {"item_id": "2378284025", "image_id": "1", "src": "http://www.nangate.com/wp-content/themes/nanskin/img/stories/Partners/si2.jpg", "width": "107", "height": "68", "credit": "", "caption": ""}, "2": {"item_id": "2378284025", "image_id": "2", "src": "http://www.nangate.com/wp-content/themes/nanskin/img/stories/sdffrs_opencelllibrary.jpg", "width": "393", "height": "101", "credit": "", "caption": ""}}, "listen_duration_estimate": 115}, "832206533": {"item_id": "832206533", "resolved_id": "832206533", "given_url": "http://www.nangate.com/?page_id=2328", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638561431", "time_favorited": "0", "sort_id": 9, "resolved_title": "NanGate FreePDK15 Open Cell Library", "resolved_url": "http://www.nangate.com/?page_id=2328", "excerpt": "The NanGate 15nm Open Cell Library is a generic open-source, standard-cell library provided for the purposes of researching, testing, and exploring EDA flows. This library is purposely non-manufacturable.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "828", "lang": "en", "time_to_read": 4, "top_image_url": "http://www.nangate.com/wp-content/uploads/2014/05/XOR2_X1-241x300.png", "tags": {"chip-design": {"item_id": "832206533", "tag": "chip-design"}, "semiconductors": {"item_id": "832206533", "tag": "semiconductors"}}, "image": {"item_id": "832206533", "src": "http://www.nangate.com/wp-content/uploads/2014/05/XOR2_X1.png", "width": "241", "height": "300"}, "images": {"1": {"item_id": "832206533", "image_id": "1", "src": "http://www.nangate.com/wp-content/uploads/2014/05/XOR2_X1.png", "width": "241", "height": "300", "credit": "", "caption": ""}, "2": {"item_id": "832206533", "image_id": "2", "src": "http://www.nangate.com/wp-content/uploads/2014/05/ufrgs_cor1-300x228.png", "width": "300", "height": "228", "credit": "", "caption": ""}}, "listen_duration_estimate": 321}, "1122601037": {"item_id": "1122601037", "resolved_id": "1122601037", "given_url": "http://www.paripath.com/blog/characterization-blog/comparing-nldm-and-ccs-delay-models", "given_title": "Comparing NLDM And CCS delay models - Paripath - improving sign-off", "favorite": "0", "status": "1", "time_added": "1507844131", "time_updated": "1656167906", "time_read": "1508345069", "time_favorited": "0", "sort_id": 10, "resolved_title": "Comparing NLDM And CCS delay models", "resolved_url": "https://www.paripath.com/blog/characterization-blog/comparing-nldm-and-ccs-delay-models", "excerpt": "A timing model consists of driver model, net model and a receiver model.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "613", "lang": "en", "time_to_read": 3, "top_image_url": "https://lh4.googleusercontent.com/cjAAhTjY-u9MRcjDEoD1SCt7mmDCWEAF6mRnT8tBImWrnYFMrDiLDfnZRi2ndCAbSF9eqA=w16383", "tags": {"chip-design": {"item_id": "1122601037", "tag": "chip-design"}, "semiconductors": {"item_id": "1122601037", "tag": "semiconductors"}}, "image": {"item_id": "1122601037", "src": "https://lh4.googleusercontent.com/DP6jRVrQNisU5IFMDDurQ-DbbadBNUFxANT0PDy4MWtlhYyr6ekjMOEJRnEQmTFZ03QSRkE9zPx84wy1QUcfpShYmpyPfF8mzjx0LoBcA9A=w1280", "width": "0", "height": "0"}, "images": {"1": {"item_id": "1122601037", "image_id": "1", "src": "https://lh4.googleusercontent.com/DP6jRVrQNisU5IFMDDurQ-DbbadBNUFxANT0PDy4MWtlhYyr6ekjMOEJRnEQmTFZ03QSRkE9zPx84wy1QUcfpShYmpyPfF8mzjx0LoBcA9A=w1280", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "1122601037", "image_id": "2", "src": "https://lh5.googleusercontent.com/vzr6dLEsRQqtRkrZcFqtTb4QwQ9yLpWWb8eLUfB4h_ehwStm9x6gipH1VMgCpmpd4-DvZzGrM4V8qNx59dXOgHNDtUzcbts0bJof0cqbbbM=w1280", "width": "0", "height": "0", "credit": "", "caption": "Figure: NLDM driver model characterization"}, "3": {"item_id": "1122601037", "image_id": "3", "src": "https://lh5.googleusercontent.com/DLrxyTzosi-vJSkhDAAyG8izWbkKQ7QITxwS8w5s2lkqOzKjzW4TI-6QgbLivw1qy4ikKHrIqfPYYhIjjffF0tRM3kH36yBZeoS2UEgHVRo=w1280", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "1122601037", "image_id": "4", "src": "https://lh3.googleusercontent.com/yh_NFPdT39wVCAb72tx0KApMyZMIy-r_CU9nOsZ-a0m6mtEa24gX7guJVnk5B4vzbVRH_tVWTf9kAJwaZvKQYZTzzufz3fsguoB2idsvoT4=w1280", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "1122601037", "image_id": "5", "src": "https://lh5.googleusercontent.com/_hdu8dAGnirZNVdHnJ57q-4djwVoXbYEo2gBS_3eI9YrgDefYb6X8qloIAeL4OBlIqKnkWwU_pKRpbZG5HYVI5n_Qw2EQuhMxOJUXlvD46Q=w1280", "width": "0", "height": "0", "credit": "", "caption": ""}}, "listen_duration_estimate": 237}, "3778573633": {"item_id": "3778573633", "resolved_id": "3778463258", "given_url": "http://www.righto.com/2023/01/inside-8086-processors-instruction.html?m=1", "given_title": "", "favorite": "0", "status": "1", "time_added": "1672706254", "time_updated": "1672710248", "time_read": "1672710248", "time_favorited": "0", "sort_id": 11, "resolved_title": "Inside the 8086 processor's instruction prefetch circuitry", "resolved_url": "http://www.righto.com/2023/01/inside-8086-processors-instruction.html", "excerpt": "The groundbreaking 8086 microprocessor was introduced by Intel in 1978 and led to the x86 architecture that still dominates desktop and server computing.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3940", "lang": "en", "time_to_read": 18, "top_image_url": "https://lh3.googleusercontent.com/blogger_img_proxy/ANbyha06Tcjx0JIDXLCgL8sRFzMfg6RaNp4ZbN2u1K3ink-0jw7b7tIaDn8KaAZVXWLD1Lq_dF3JIRSA5VbDbD-PX8-AUWGG3bJsBv3-PYLyLA0CnJSOTreFZoKFZ3TZFbDc83_zpcCRBzI=w1200-h630-p-k-no-nu", "tags": {"chip-design": {"item_id": "3778573633", "tag": "chip-design"}, "cpus": {"item_id": "3778573633", "tag": "cpus"}}, "image": {"item_id": "3778573633", "src": "https://static.righto.com/images/8086-prefetch/die-labeled.jpg", "width": "600", "height": "626"}, "images": {"1": {"item_id": "3778573633", "image_id": "1", "src": "https://static.righto.com/images/8086-prefetch/die-labeled.jpg", "width": "600", "height": "626", "credit": "", "caption": ""}, "2": {"item_id": "3778573633", "image_id": "2", "src": "https://static.righto.com/images/8086-prefetch/8086-block-diagram.jpg", "width": "750", "height": "602", "credit": "", "caption": ""}, "3": {"item_id": "3778573633", "image_id": "3", "src": "https://static.righto.com/images/8086-prefetch/queue-diagram-1.jpg", "width": "300", "height": "190", "credit": "", "caption": ""}, "4": {"item_id": "3778573633", "image_id": "4", "src": "https://static.righto.com/images/8086-prefetch/queue-diagram-2.jpg", "width": "300", "height": "186", "credit": "", "caption": ""}, "5": {"item_id": "3778573633", "image_id": "5", "src": "https://static.righto.com/images/8086-prefetch/prefetch-die.jpg", "width": "600", "height": "641", "credit": "", "caption": ""}, "6": {"item_id": "3778573633", "image_id": "6", "src": "https://static.righto.com/images/8086-prefetch/loader.png", "width": "400", "height": "345", "credit": "", "caption": ""}, "7": {"item_id": "3778573633", "image_id": "7", "src": "https://static.righto.com/images/8086-prefetch/constant-die.jpg", "width": "500", "height": "564", "credit": "", "caption": ""}}, "listen_duration_estimate": 1525}, "3710156856": {"item_id": "3710156856", "resolved_id": "3710156856", "given_url": "https://anysilicon.com/clock-tree-synthesis/", "given_title": "Ultimate Guide: Clock Tree Synthesis", "favorite": "0", "status": "1", "time_added": "1664042357", "time_updated": "1664049500", "time_read": "1664049499", "time_favorited": "0", "sort_id": 12, "resolved_title": "Ultimate Guide: Clock Tree Synthesis", "resolved_url": "https://anysilicon.com/clock-tree-synthesis/", "excerpt": "A vast majority of modern digital integrated circuits are synchronous designs. They rely on storage elements called registers or flip-flops, all of which change their stored data in a lockstep manner with respect to a control signal called the clock.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2791", "lang": "en", "time_to_read": 13, "top_image_url": "https://anysilicon.com/wp-content/uploads/2022/09/clock-tree-feature.png", "tags": {"chip-design": {"item_id": "3710156856", "tag": "chip-design"}, "semiconductors": {"item_id": "3710156856", "tag": "semiconductors"}}, "image": {"item_id": "3710156856", "src": "https://anysilicon.com/wp-content/uploads/2022/09/clock-tree-overview3.png", "width": "305", "height": "163"}, "images": {"1": {"item_id": "3710156856", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2022/09/clock-tree-overview3.png", "width": "305", "height": "163", "credit": "", "caption": ""}, "2": {"item_id": "3710156856", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2022/09/clock-tree-overview4.png", "width": "780", "height": "478", "credit": "", "caption": ""}}, "listen_duration_estimate": 1080}, "509280898": {"item_id": "509280898", "resolved_id": "509280898", "given_url": "https://anysilicon.com/die-per-wafer-formula-free-calculators/", "given_title": "Die Per Wafer (free) Calculator", "favorite": "0", "status": "1", "time_added": "1610721548", "time_updated": "1613039250", "time_read": "1610731477", "time_favorited": "0", "sort_id": 13, "resolved_title": "Die Per Wafer Formula and (free) Calculator", "resolved_url": "https://anysilicon.com/die-per-wafer-formula-free-calculators/", "excerpt": "Calculating the number of Dies Per Wafer (DPW) is a very simple and straight forward task. It’s actually based on basic high school mathematics which are related to circle area formula, remember Pi?", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "326", "lang": "", "top_image_url": "https://anysilicon.com/wp-content/uploads/2013/08/die-per-wafer-calculator.png", "tags": {"chip-design": {"item_id": "509280898", "tag": "chip-design"}, "semiconductors": {"item_id": "509280898", "tag": "semiconductors"}}, "image": {"item_id": "509280898", "src": "https://anysilicon.com/wp-content/uploads/2013/08/die-per-wafer-calculator.png", "width": "263", "height": "158"}, "images": {"1": {"item_id": "509280898", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2013/08/die-per-wafer-calculator.png", "width": "263", "height": "158", "credit": "", "caption": ""}, "2": {"item_id": "509280898", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2013/03/die-per-wafer-formula.png", "width": "351", "height": "101", "credit": "", "caption": ""}}, "listen_duration_estimate": 126}, "3247415692": {"item_id": "3247415692", "resolved_id": "3247415692", "given_url": "https://anysilicon.com/the-ultimate-guide-to-clock-gating/", "given_title": "The Ultimate Guide to Clock Gating", "favorite": "0", "status": "1", "time_added": "1612369636", "time_updated": "1613039250", "time_read": "1612377794", "time_favorited": "0", "sort_id": 14, "resolved_title": "The Ultimate Guide to Clock Gating", "resolved_url": "https://anysilicon.com/the-ultimate-guide-to-clock-gating/", "excerpt": "Clock Gating is defined as: “Clock gating is a technique/methodology to turn off the clock to certain parts of the digital design when not needed”.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1190", "lang": "en", "time_to_read": 5, "top_image_url": "https://anysilicon.com/wp-content/uploads/2021/02/clock-gating-feature.png", "tags": {"chip-design": {"item_id": "3247415692", "tag": "chip-design"}, "semiconductors": {"item_id": "3247415692", "tag": "semiconductors"}}, "listen_duration_estimate": 461}, "3230270967": {"item_id": "3230270967", "resolved_id": "3230270967", "given_url": "https://anysilicon.com/the-ultimate-guide-to-static-timing-analysis-sta/", "given_title": "The Ultimate Guide to Static Timing Analysis (STA)", "favorite": "0", "status": "1", "time_added": "1610721528", "time_updated": "1613039250", "time_read": "1610731416", "time_favorited": "0", "sort_id": 15, "resolved_title": "The Ultimate Guide to Static Timing Analysis (STA)", "resolved_url": "https://anysilicon.com/the-ultimate-guide-to-static-timing-analysis-sta/", "excerpt": "Static Timing Analysis is defined as: a timing verification that ensures whether the various circuit timing are meeting the various timing requirements. One of the most important and challenging aspect in the ASIC/FPGA design flow is timing closure.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1369", "lang": "en", "time_to_read": 6, "top_image_url": "https://anysilicon.com/wp-content/uploads/2021/01/static-timing-anaysis-overview-feature.png", "tags": {"chip-design": {"item_id": "3230270967", "tag": "chip-design"}, "semiconductors": {"item_id": "3230270967", "tag": "semiconductors"}}, "image": {"item_id": "3230270967", "src": "https://anysilicon.com/wp-content/uploads/2021/01/img_60015ad190dc4.png", "width": "210", "height": "186"}, "images": {"1": {"item_id": "3230270967", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2021/01/img_60015ad190dc4.png", "width": "210", "height": "186", "credit": "", "caption": ""}}, "listen_duration_estimate": 530}, "3944064290": {"item_id": "3944064290", "resolved_id": "3944064290", "given_url": "https://anysilicon.com/the-ultimate-signoff-tapeout-checklist/", "given_title": "The Ultimate Signoff (TapeOut) Checklist", "favorite": "0", "status": "1", "time_added": "1696247061", "time_updated": "1696258479", "time_read": "1696258479", "time_favorited": "0", "sort_id": 16, "resolved_title": "The Ultimate Signoff (TapeOut) Checklist", "resolved_url": "https://anysilicon.com/the-ultimate-signoff-tapeout-checklist/", "excerpt": "In semiconductor design, “sign-off” during the tape-out (tapeout) of a chip refers to the formal approval process to ensure that the chip design is error-free, meets all specifications, and is ready for manufacturing at the foundry.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2017", "lang": "en", "time_to_read": 9, "top_image_url": "https://anysilicon.com/wp-content/uploads/2023/05/Depositphotos_371451720_L-chip-ss.png", "tags": {"chip-design": {"item_id": "3944064290", "tag": "chip-design"}, "semiconductors": {"item_id": "3944064290", "tag": "semiconductors"}}, "image": {"item_id": "3944064290", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-1.png", "width": "499", "height": "457"}, "images": {"1": {"item_id": "3944064290", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-1.png", "width": "499", "height": "457", "credit": "", "caption": ""}, "2": {"item_id": "3944064290", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-2.png", "width": "505", "height": "288", "credit": "", "caption": ""}, "3": {"item_id": "3944064290", "image_id": "3", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-3-1024x602.png", "width": "500", "height": "294", "credit": "", "caption": ""}, "4": {"item_id": "3944064290", "image_id": "4", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-4-1024x548.png", "width": "504", "height": "270", "credit": "", "caption": ""}, "5": {"item_id": "3944064290", "image_id": "5", "src": "https://anysilicon.com/wp-content/uploads/2023/10/signoff-5-1024x457.png", "width": "506", "height": "226", "credit": "", "caption": ""}}, "listen_duration_estimate": 781}, "2648955537": {"item_id": "2648955537", "resolved_id": "2648955537", "given_url": "https://anysilicon.com/understanding-soc-clock-design/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1638370623", "time_read": "1638370623", "time_favorited": "0", "sort_id": 17, "resolved_title": "Understanding SoC Clock Design", "resolved_url": "https://anysilicon.com/understanding-soc-clock-design/", "excerpt": "Clock is the heart of synchronous digital systems. All the events in an SoC are controlled by the active edge of the clock and clock frequency is often synonymous with throughput and performance. The distribution of clock is an interesting problem involving a plethora of design trade-offs.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1111", "lang": "en", "time_to_read": 5, "top_image_url": "https://anysilicon.com/wp-content/uploads/2019/07/clock-feature.png", "tags": {"chip-design": {"item_id": "2648955537", "tag": "chip-design"}, "semiconductors": {"item_id": "2648955537", "tag": "semiconductors"}}, "image": {"item_id": "2648955537", "src": "https://anysilicon.com/wp-content/uploads/2019/07/img_5d1f2c59598fa.png", "width": "164", "height": "49"}, "images": {"1": {"item_id": "2648955537", "image_id": "1", "src": "https://anysilicon.com/wp-content/uploads/2019/07/img_5d1f2c59598fa.png", "width": "164", "height": "49", "credit": "", "caption": ""}, "2": {"item_id": "2648955537", "image_id": "2", "src": "https://anysilicon.com/wp-content/uploads/2019/07/img_5d1f2c9aad1f2.png", "width": "727", "height": "143", "credit": "", "caption": ""}}, "listen_duration_estimate": 430}, "3177961402": {"item_id": "3177961402", "resolved_id": "3177961402", "given_url": "https://blog.lamresearch.com/finfets-give-way-to-gate-all-around/", "given_title": "FinFETs Give Way to Gate-All-Around | Lam Research", "favorite": "0", "status": "1", "time_added": "1605796171", "time_updated": "1613039250", "time_read": "1605796194", "time_favorited": "0", "sort_id": 18, "resolved_title": "FinFETs Give Way to Gate-All-Around", "resolved_url": "https://blog.lamresearch.com/finfets-give-way-to-gate-all-around/", "excerpt": "When they were first commercialized at the 22 nm node, finFETs represented a revolutionary change to the way we build transistors, the tiny switches in the “brains” of a chip.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "637", "lang": "en", "time_to_read": 3, "top_image_url": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_10.26.20_sq.jpg", "tags": {"chip-design": {"item_id": "3177961402", "tag": "chip-design"}, "semiconductors": {"item_id": "3177961402", "tag": "semiconductors"}}, "authors": {"119785532": {"item_id": "3177961402", "author_id": "119785532", "name": "Nerissa Draeger", "url": ""}}, "image": {"item_id": "3177961402", "src": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle1_10.26.20.jpg", "width": "950", "height": "200"}, "images": {"1": {"item_id": "3177961402", "image_id": "1", "src": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle1_10.26.20.jpg", "width": "950", "height": "200", "credit": "", "caption": ""}, "2": {"item_id": "3177961402", "image_id": "2", "src": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle2_10.26.20.jpg", "width": "950", "height": "234", "credit": "", "caption": ""}, "3": {"item_id": "3177961402", "image_id": "3", "src": "https://blog.lamresearch.com/wp-content/uploads/2020/10/Lam_GAA_InArticle3_10.26.20.jpg", "width": "950", "height": "222", "credit": "", "caption": ""}}, "listen_duration_estimate": 247}, "3694196183": {"item_id": "3694196183", "resolved_id": "3694196183", "given_url": "https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code", "given_title": "", "favorite": "0", "status": "1", "time_added": "1662296846", "time_updated": "1662340602", "time_read": "1662340602", "time_favorited": "0", "sort_id": 19, "resolved_title": "Performance Benefits of Using Huge Pages for Code. | Easyperf", "resolved_url": "https://easyperf.net/blog/2022/09/01/Utilizing-Huge-Pages-For-Code", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3694196183", "tag": "chip-design"}, "cpus": {"item_id": "3694196183", "tag": "cpus"}, "semiconductor-memory": {"item_id": "3694196183", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3694196183", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "499209135": {"item_id": "499209135", "resolved_id": "499209135", "given_url": "https://en.wikipedia.org/wiki/Category:EDA_file_formats", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638370504", "time_favorited": "0", "sort_id": 20, "resolved_title": "Category:EDA file formats", "resolved_url": "https://en.wikipedia.org/wiki/Category:EDA_file_formats", "excerpt": "File formats used by EDA tools. The following 13 pages are in this category, out of 13 total. This list may not reflect recent changes (learn more).", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "82", "lang": "en", "tags": {"chip-design": {"item_id": "499209135", "tag": "chip-design"}, "semiconductors": {"item_id": "499209135", "tag": "semiconductors"}}, "authors": {"7331684": {"item_id": "499209135", "author_id": "7331684", "name": "From Wikipedia, the free", "url": ""}}, "domain_metadata": {"name": "Wikipedia", "logo": "https://logo.clearbit.com/wikipedia.org?size=800", "greyscale_logo": "https://logo.clearbit.com/wikipedia.org?size=800&greyscale=true"}, "listen_duration_estimate": 32}, "3712500624": {"item_id": "3712500624", "resolved_id": "3712500624", "given_url": "https://forum.allaboutcircuits.com/ubs/my-articles-on-aac-page-i.1135/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1673710481", "time_updated": "1673721863", "time_read": "1673721863", "time_favorited": "0", "sort_id": 21, "resolved_title": "", "resolved_url": "https://forum.allaboutcircuits.com/ubs/my-articles-on-aac-page-i.1135/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "3712500624", "tag": "chip-design"}, "circuits-electronics": {"item_id": "3712500624", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3712500624", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3776769837": {"item_id": "3776769837", "resolved_id": "3776769837", "given_url": "https://github.com/bmurmann/Book-on-MOS-stages", "given_title": "", "favorite": "0", "status": "1", "time_added": "1673947827", "time_updated": "1673957939", "time_read": "1673957939", "time_favorited": "0", "sort_id": 22, "resolved_title": "bmurmann/Book-on-MOS-stages", "resolved_url": "https://github.com/bmurmann/Book-on-MOS-stages", "excerpt": "Analysis and Design of Elementary MOS Amplifier Stages PDF Download Copyright (c) 2013-2022 National Technology and Science Press Copyright (c) 2022 Boris Murmann @book{murmann_mos_stages_2013, title={{Analysis and Design of Elementary MOS Amplifier Stages}}, author={Murmann, Boris}, publisher={NTS", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "487", "lang": "en", "top_image_url": "https://repository-images.githubusercontent.com/581326365/298ef77c-97fc-46bc-a31d-fb42ea684e24", "tags": {"books": {"item_id": "3776769837", "tag": "books"}, "chip-design": {"item_id": "3776769837", "tag": "chip-design"}, "semiconductors": {"item_id": "3776769837", "tag": "semiconductors"}}, "authors": {"176436745": {"item_id": "3776769837", "author_id": "176436745", "name": "bmurmann", "url": "https://github.com/bmurmann/Book-on-MOS-stages/commits?author=bmurmann"}}, "image": {"item_id": "3776769837", "src": "https://camo.githubusercontent.com/bca967b18143b8a5b2ffe78bd4a1a30f6bc21de83bd8336f748e96498af38b38/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d43432532304259253230342e302d6c69676874677265792e737667", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3776769837", "image_id": "1", "src": "https://camo.githubusercontent.com/bca967b18143b8a5b2ffe78bd4a1a30f6bc21de83bd8336f748e96498af38b38/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d43432532304259253230342e302d6c69676874677265792e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3776769837", "image_id": "2", "src": "https://github.com/bmurmann/Book-on-MOS-stages/blob/main/cover.png", "width": "300", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 189}, "3776769835": {"item_id": "3776769835", "resolved_id": "3776769837", "given_url": "https://github.com/bmurmann/Book-on-MOS-stages/blob/3573b49921660eefe0ceb7a369119c6d6ef505a8/book/Analysis%20and%20Design%20of%20Elementary%20MOS%20Amplifier%20Stages.pdf", "given_title": "Book-on-MOS-stages/Analysis and Design of Elementary MOS Amplifier Stages.p", "favorite": "0", "status": "1", "time_added": "1672447720", "time_updated": "1672448837", "time_read": "1672448837", "time_favorited": "0", "sort_id": 23, "resolved_title": "bmurmann/Book-on-MOS-stages", "resolved_url": "https://github.com/bmurmann/Book-on-MOS-stages", "excerpt": "Analysis and Design of Elementary MOS Amplifier Stages PDF Download Copyright (c) 2013-2022 National Technology and Science Press Copyright (c) 2022 Boris Murmann @book{murmann_mos_stages_2013, title={{Analysis and Design of Elementary MOS Amplifier Stages}}, author={Murmann, Boris}, publisher={NTS", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "487", "lang": "en", "top_image_url": "https://repository-images.githubusercontent.com/581326365/298ef77c-97fc-46bc-a31d-fb42ea684e24", "tags": {"chip-design": {"item_id": "3776769835", "tag": "chip-design"}, "semiconductors": {"item_id": "3776769835", "tag": "semiconductors"}}, "authors": {"176436745": {"item_id": "3776769835", "author_id": "176436745", "name": "bmurmann", "url": "https://github.com/bmurmann/Book-on-MOS-stages/commits?author=bmurmann"}}, "image": {"item_id": "3776769835", "src": "https://camo.githubusercontent.com/bca967b18143b8a5b2ffe78bd4a1a30f6bc21de83bd8336f748e96498af38b38/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d43432532304259253230342e302d6c69676874677265792e737667", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3776769835", "image_id": "1", "src": "https://camo.githubusercontent.com/bca967b18143b8a5b2ffe78bd4a1a30f6bc21de83bd8336f748e96498af38b38/68747470733a2f2f696d672e736869656c64732e696f2f62616467652f4c6963656e73652d43432532304259253230342e302d6c69676874677265792e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3776769835", "image_id": "2", "src": "https://github.com/bmurmann/Book-on-MOS-stages/blob/main/cover.png", "width": "300", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 189}, "2200790105": {"item_id": "2200790105", "resolved_id": "2200790105", "given_url": "https://github.com/HewlettPackard/cacti", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1639221840", "time_favorited": "0", "sort_id": 24, "resolved_title": "An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model", "resolved_url": "https://github.com/HewlettPackard/cacti", "excerpt": "----------------------------------------------------------- ____ __ ________ __ /\\ _`\\ /\\ \\__ __ /\\_____ \\ /'__`\\ \\ \\ \\/\\_\\ __ ___\\ \\ ,_\\/\\_\\ \\/___//'/'/\\ \\/\\ \\ \\ \\ \\/_/_ /'__`\\ /'___\\ \\ \\/\\/\\ \\ /' /' \\ \\ \\ \\ \\ \\ \\ \\L\\ \\/\\ \\L\\.\\_/\\ \\__/\\ \\ \\_\\ \\ \\ /' /'__ \\ \\ \\_\\ \\ \\ \\____/\\ \\__/.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "696", "lang": "en", "time_to_read": 3, "top_image_url": "https://opengraph.githubassets.com/46edf581e15b31c4ee48ccbdb012e896a797ce7526e111c8ec100ac6e94c595f/HewlettPackard/cacti", "tags": {"chip-design": {"item_id": "2200790105", "tag": "chip-design"}, "semiconductors": {"item_id": "2200790105", "tag": "semiconductors"}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 269}, "3806893452": {"item_id": "3806893452", "resolved_id": "3806893452", "given_url": "https://github.com/thejackal360/OpenSPICE", "given_title": "", "favorite": "0", "status": "1", "time_added": "1676466630", "time_updated": "1706833159", "time_read": "1676514348", "time_favorited": "0", "sort_id": 25, "resolved_title": "thejackal360/OpenSPICE", "resolved_url": "https://github.com/thejackal360/OpenSPICE", "excerpt": "Disclaimer: PySpice is developed on my free time actually, so I could be busy with other tasks and less reactive. PySpice is a Python module which interface Python to the Ngspice and Xyce circuit simulators.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1372", "lang": "en", "time_to_read": 6, "top_image_url": "https://opengraph.githubassets.com/28a27c748aad50fb9d0d7abd20df38cb459acc22be8d7433fa957a830a924cc0/thejackal360/OpenSPICE", "tags": {"chip-design": {"item_id": "3806893452", "tag": "chip-design"}, "programming": {"item_id": "3806893452", "tag": "programming"}, "spice": {"item_id": "3806893452", "tag": "spice"}}, "authors": {"178248986": {"item_id": "3806893452", "author_id": "178248986", "name": "CONTRIBUTORS.md", "url": "https://github.com/thejackal360/OpenSPICE/blob/master/CONTRIBUTORS.md"}}, "image": {"item_id": "3806893452", "src": "https://camo.githubusercontent.com/1e99bcac4132a389715623fd7bd00f735d836e368ced1eed0398e982e79a0bb8/68747470733a2f2f696d672e736869656c64732e696f2f707970692f6c2f507953706963652e737667", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3806893452", "image_id": "1", "src": "https://camo.githubusercontent.com/1e99bcac4132a389715623fd7bd00f735d836e368ced1eed0398e982e79a0bb8/68747470733a2f2f696d672e736869656c64732e696f2f707970692f6c2f507953706963652e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3806893452", "image_id": "2", "src": "https://camo.githubusercontent.com/61d4e844d3c3ce93e8eef6167b22f97e727f160ed61bb1614630fa7ad3b7b096/68747470733a2f2f696d672e736869656c64732e696f2f707970692f707976657273696f6e732f507953706963652e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3806893452", "image_id": "3", "src": "https://camo.githubusercontent.com/f41819c826bddaf48c4dc3203e49e9ac56082ba8a4028dcee7099f13ccce3179/68747470733a2f2f696d672e736869656c64732e696f2f707970692f762f507953706963652e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "4": {"item_id": "3806893452", "image_id": "4", "src": "https://camo.githubusercontent.com/5653301cdf2b7ce865ce6f363aa62212c73777e161957231436396cd3d1769c3/68747470733a2f2f616e61636f6e64612e6f72672f636f6e64612d666f7267652f707973706963652f6261646765732f76657273696f6e2e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "5": {"item_id": "3806893452", "image_id": "5", "src": "https://camo.githubusercontent.com/30a531d47d153334f5cb065af62c3de722bd65060c6b1657ab34734625cbab79/68747470733a2f2f616e61636f6e64612e6f72672f636f6e64612d666f7267652f707973706963652f6261646765732f646f776e6c6f6164732e737667", "width": "0", "height": "0", "credit": "", "caption": ""}, "6": {"item_id": "3806893452", "image_id": "6", "src": "https://camo.githubusercontent.com/9806ab177d9eb8cfa2b37cc578020972f55dfc40ba1d4367a241f588bae73ddf/68747470733a2f2f7472617669732d63692e636f6d2f4661627269636553616c76616972652f507953706963652e7376673f6272616e63683d6d6173746572", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "GitHub", "logo": "https://logo.clearbit.com/github.com?size=800", "greyscale_logo": "https://logo.clearbit.com/github.com?size=800&greyscale=true"}, "listen_duration_estimate": 531}, "3946405513": {"item_id": "3946405513", "resolved_id": "3946405513", "given_url": "https://ieeexplore.ieee.org/document/10192908", "given_title": "A Comprehensive RF Characterization and Modeling Methodology for the 5nm Te", "favorite": "0", "status": "1", "time_added": "1696632595", "time_updated": "1708191409", "time_read": "1696715144", "time_favorited": "0", "sort_id": 26, "resolved_title": "A Comprehensive RF Characterization and Modeling Methodology for the 5nm Technology Node FinFETs", "resolved_url": "https://ieeexplore.ieee.org/document/10192908", "excerpt": "This paper aims to provide insights into the thermal, analog, and RF attributes, as well as a novel modeling methodology, for the FinFET at the industry standard 5nm CMOS technology node. Thermal characterization shows that for a 165K change in temperature, the Sub-threshold Slope (SS) and threshold voltage vary by 69 % and ~70 mV, respectively. At room temperature, a single gate contacted n-FinFET RF device exhibits a cutoff and maximum oscillation frequency of ~100 GHz and ~170 GHz, respectively. Analog and RF Figures of Merit (FoMs) for 5 nm technology at a device level and their temperature sensitivity are also reported. The industry standard BSIM-CMG model is modified to capture the impact of self-heating (SH) and parasitics. The SH model is based on measured data, and the modeling approach renders it independent of other model parameters. To the authors’ knowledge, an iteration free approach to develop a model-card for RF applications is explained for the very first time. Excellent agreement between the measured data and the model indicates that our methodology is accurate and can be used for faster PDK development.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://ieeexplore.ieee.org/assets/img/ieee_logo_smedia_200X200.png", "tags": {"chip-design": {"item_id": "3946405513", "tag": "chip-design"}, "semiconductors": {"item_id": "3946405513", "tag": "semiconductors"}}, "authors": {"185583063": {"item_id": "3946405513", "author_id": "185583063", "name": "Shivendra Singh Parihar;Ahtisham Pampori;Praveen Dwivedi;Jun Huang;Weike Wang;Kimihiko Imura;Chenmin", "url": ""}}, "listen_duration_estimate": 0}, "3839024808": {"item_id": "3839024808", "resolved_id": "3839024808", "given_url": "https://link.springer.com/chapter/10.1007/978-981-19-0083-9_13", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680571459", "time_updated": "1680659759", "time_read": "1680659759", "time_favorited": "0", "sort_id": 27, "resolved_title": "RDL and Flip Chip Design", "resolved_url": "https://link.springer.com/chapter/10.1007/978-981-19-0083-9_13", "excerpt": "RDL, an abbreviation for Redistribution Layer, that is, to make one or more layers of metal on the active chip side to redistribute the pins of the chip.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "65", "lang": "en", "top_image_url": "https://static-content.springer.com/cover/book/978-981-19-0083-9.jpg", "tags": {"chip-design": {"item_id": "3839024808", "tag": "chip-design"}, "semiconductors": {"item_id": "3839024808", "tag": "semiconductors"}}, "authors": {"168301875": {"item_id": "3839024808", "author_id": "168301875", "name": "Google Scholar", "url": "http://scholar.google.co.uk/scholar?as_q=&num=10&btnG=Search+Scholar&as_epq=&as_oq=&as_eq=&as_occt=any&as_sauthors=%22Suny%20Li%22&as_publication=&as_ylo=&as_yhi=&as_allsubj=all&hl=en"}}, "domain_metadata": {"name": "Springer", "logo": "https://logo.clearbit.com/springer.com?size=800", "greyscale_logo": "https://logo.clearbit.com/springer.com?size=800&greyscale=true"}, "listen_duration_estimate": 25}, "3690438619": {"item_id": "3690438619", "resolved_id": "3690438619", "given_url": "https://mailchi.mp/574276e3c9d7/tinytapeout", "given_title": "", "favorite": "0", "status": "1", "time_added": "1662084861", "time_updated": "1662167686", "time_read": "1662167686", "time_favorited": "0", "sort_id": 28, "resolved_title": "TinyTapeout", "resolved_url": "https://mailchi.mp/574276e3c9d7/tinytapeout", "excerpt": "TinyTapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip! It will eventually have full course material covering: how chips work, how to design digital circuits and how to get them made.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "119", "lang": "en", "top_image_url": "https://mcusercontent.com/5d5a474f6c30e153ec17de7b5/images/03b34644-0d61-436b-b185-5d3bf37f3823.png", "tags": {"chip-design": {"item_id": "3690438619", "tag": "chip-design"}, "semiconductors": {"item_id": "3690438619", "tag": "semiconductors"}}, "domain_metadata": {"name": "MailChimp", "logo": "https://logo.clearbit.com/mailchimp.com?size=800", "greyscale_logo": "https://logo.clearbit.com/mailchimp.com?size=800&greyscale=true"}, "listen_duration_estimate": 46}, "3818370597": {"item_id": "3818370597", "resolved_id": "3818370597", "given_url": "https://semiengineering.com/asynchronously-parallel-optimization-method-for-sizing-analog-transistors-using-deep-neural-network-learning/", "given_title": "Asynchronously Parallel Optimization Method For Sizing Analog Transistors U", "favorite": "0", "status": "1", "time_added": "1677884479", "time_updated": "1678024172", "time_read": "1678024172", "time_favorited": "0", "sort_id": 29, "resolved_title": "Asynchronously Parallel Optimization Method For Sizing Analog Transistors Using Deep Neural Network Learning", "resolved_url": "https://semiengineering.com/asynchronously-parallel-optimization-method-for-sizing-analog-transistors-using-deep-neural-network-learning/", "excerpt": "A new technical paper titled “APOSTLE: Asynchronously Parallel Optimization for Sizing Analog Transistors Using DNN Learning” was published by researchers at UT Austin and Analog Devices.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "240", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/AdobeStock_309524207-scaled.jpeg", "tags": {"chip-design": {"item_id": "3818370597", "tag": "chip-design"}, "circuits-electronics": {"item_id": "3818370597", "tag": "circuits-electronics"}, "deep-learning": {"item_id": "3818370597", "tag": "deep-learning"}, "semiconductors": {"item_id": "3818370597", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3818370597", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 93}, "3363829259": {"item_id": "3363829259", "resolved_id": "3363829259", "given_url": "https://semiengineering.com/bumps-vs-hybrid-bonding-for-advanced-packaging/", "given_title": "Bumps Vs. Hybrid Bonding For Advanced Packaging", "favorite": "0", "status": "1", "time_added": "1624436715", "time_updated": "1624456560", "time_read": "1624454221", "time_favorited": "0", "sort_id": 30, "resolved_title": "Bumps Vs. Hybrid Bonding For Advanced Packaging", "resolved_url": "https://semiengineering.com/bumps-vs-hybrid-bonding-for-advanced-packaging/", "excerpt": "Advanced packaging continues to gain steam, but now customers must decide whether to design their next high-end packages using existing interconnect schemes or move to a next-generation, higher-density technology called copper hybrid bonding.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3405", "lang": "en", "time_to_read": 15, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Ryzen.png?fit=2478%2C1386&ssl=1", "tags": {"chip-design": {"item_id": "3363829259", "tag": "chip-design"}, "semiconductors": {"item_id": "3363829259", "tag": "semiconductors"}}, "authors": {"68454693": {"item_id": "3363829259", "author_id": "68454693", "name": "Mark LaPedus", "url": "https://semiengineering.com/author/mark-lapedus/"}}, "image": {"item_id": "3363829259", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Ryzen.png?resize=2478%2C1386&ssl=1", "width": "2478", "height": "1386"}, "images": {"1": {"item_id": "3363829259", "image_id": "1", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Ryzen.png?resize=2478%2C1386&ssl=1", "width": "2478", "height": "1386", "credit": "", "caption": ""}, "2": {"item_id": "3363829259", "image_id": "2", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Leti1.png?resize=2002%2C1062&ssl=1", "width": "2002", "height": "1062", "credit": "", "caption": ""}, "3": {"item_id": "3363829259", "image_id": "3", "src": "https://i2.wp.com/semiengineering.com/wp-content/uploads/Leti2.png?resize=2262%2C748&ssl=1", "width": "2262", "height": "748", "credit": "", "caption": ""}}, "listen_duration_estimate": 1318}, "3644160616": {"item_id": "3644160616", "resolved_id": "3644160616", "given_url": "https://semiengineering.com/designing-and-simulating-low-voltage-cmos-circuits-using-four-parameter-model/", "given_title": "Designing and Simulating Low-Voltage CMOS Circuits Using Four-Parameter Mod", "favorite": "0", "status": "1", "time_added": "1655757439", "time_updated": "1673814295", "time_read": "1655771777", "time_favorited": "0", "sort_id": 31, "resolved_title": "Designing and Simulating Low-Voltage CMOS Circuits Using Four-Parameter Model", "resolved_url": "https://semiengineering.com/designing-and-simulating-low-voltage-cmos-circuits-using-four-parameter-model/", "excerpt": "New technical paper titled “Bridging the Gap between Design and Simulation of Low-Voltage CMOS Circuits” from researchers at Federal University of Santa Catarina, Brazil.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "239", "lang": "en", "top_image_url": "https://semiengineering.com/wp-content/uploads/Yellow-orange-10-12-20-AdobeStock_350508082-scaled.jpeg", "tags": {"chip-design": {"item_id": "3644160616", "tag": "chip-design"}, "semiconductors": {"item_id": "3644160616", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3644160616", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 93}, "2427457555": {"item_id": "2427457555", "resolved_id": "2427457555", "given_url": "https://semiengineering.com/five-rules-for-correlating-rule-based-and-field-solver-parasitic-extraction-results/", "given_title": "Five Rules For Correlating Rule-based And Field Solver Parasitic Extraction", "favorite": "0", "status": "1", "time_added": "1545307772", "time_updated": "1656167906", "time_read": "1545476508", "time_favorited": "0", "sort_id": 32, "resolved_title": "Five Rules For Correlating Rule-based And Field Solver Parasitic Extraction Results", "resolved_url": "https://semiengineering.com/five-rules-for-correlating-rule-based-and-field-solver-parasitic-extraction-results/", "excerpt": "There comes a time at every foundry and IC design company when it becomes necessary to run a correlation between a rule-based parasitic extraction (PEX) table and a field solver solution.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1547", "lang": "en", "time_to_read": 7, "top_image_url": "https://semiengineering.com/wp-content/uploads/2018/12/Fig1_Fieldsolver-PEX.jpg", "tags": {"chip-design": {"item_id": "2427457555", "tag": "chip-design"}, "circuits-electronics": {"item_id": "2427457555", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "2427457555", "tag": "semiconductors"}}, "authors": {"101743714": {"item_id": "2427457555", "author_id": "101743714", "name": "Yousry ElMaghraby", "url": "https://semiengineering.com/author/yousry-elmaghraby/"}}, "image": {"item_id": "2427457555", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig1_Fieldsolver-PEX.jpg", "width": "1307", "height": "748"}, "images": {"1": {"item_id": "2427457555", "image_id": "1", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig1_Fieldsolver-PEX.jpg", "width": "1307", "height": "748", "credit": "", "caption": ""}, "2": {"item_id": "2427457555", "image_id": "2", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig2_rule-based-PEX.jpg", "width": "1972", "height": "601", "credit": "", "caption": ""}, "3": {"item_id": "2427457555", "image_id": "3", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig3_Capacitance-components.jpg", "width": "1287", "height": "716", "credit": "", "caption": ""}, "4": {"item_id": "2427457555", "image_id": "4", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig4_in-die-variation.jpg", "width": "1133", "height": "355", "credit": "", "caption": ""}, "5": {"item_id": "2427457555", "image_id": "5", "src": "https://semiengineering.com/wp-content/uploads/2018/12/Fig5_Ports.jpg", "width": "1591", "height": "516", "credit": "", "caption": ""}}, "listen_duration_estimate": 599}, "3646087338": {"item_id": "3646087338", "resolved_id": "3646087338", "given_url": "https://semiengineering.com/high-performance-5g-ic-designs-need-high-performance-parasitic-extraction/", "given_title": "High-Performance 5G IC Designs Need High-Performance Parasitic Extraction", "favorite": "0", "status": "1", "time_added": "1655988116", "time_updated": "1673814283", "time_read": "1655993253", "time_favorited": "0", "sort_id": 33, "resolved_title": "High-Performance 5G IC Designs Need High-Performance Parasitic Extraction", "resolved_url": "https://semiengineering.com/high-performance-5g-ic-designs-need-high-performance-parasitic-extraction/", "excerpt": "We are rapidly approaching a future where 5G telecommunications will be the norm. With its increased data speeds and bandwidth, 5G has the potential to change the way we live our lives. But what does that mean for the average person? Think about cellphones, for one.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2204", "lang": "en", "time_to_read": 10, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_high-perf-5G-needs-high-perf-PEX-fig2-orig-layout-schematic.png?fit=833%2C324&ssl=1", "tags": {"chip-design": {"item_id": "3646087338", "tag": "chip-design"}, "semiconductors": {"item_id": "3646087338", "tag": "semiconductors"}}, "authors": {"169098166": {"item_id": "3646087338", "author_id": "169098166", "name": "Karen Chow", "url": "https://semiengineering.com/author/karen-chow/"}}, "image": {"item_id": "3646087338", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_high-perf-5G-needs-high-perf-PEX-fig2-orig-layout-schematic.png?ssl=1", "width": "833", "height": "324"}, "images": {"1": {"item_id": "3646087338", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Siemens_high-perf-5G-needs-high-perf-PEX-fig2-orig-layout-schematic.png?ssl=1", "width": "833", "height": "324", "credit": "", "caption": ""}}, "listen_duration_estimate": 853}, "3407834028": {"item_id": "3407834028", "resolved_id": "3407834028", "given_url": "https://semiengineering.com/impact-of-gaa-transistors-at-3-2nm/", "given_title": "Impact Of GAA Transistors At 3/2nm", "favorite": "0", "status": "1", "time_added": "1629116490", "time_updated": "1629207873", "time_read": "1629207873", "time_favorited": "0", "sort_id": 34, "resolved_title": "Impact Of GAA Transistors At 3/2nm", "resolved_url": "https://semiengineering.com/impact-of-gaa-transistors-at-3-2nm/", "excerpt": "The chip industry is poised for another change in transistor structure as gate-all-around (GAA) FETs replace finFETs at 3nm and below, creating a new set of challenges for design teams that will need to be fully understood and addressed.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2846", "lang": "en", "time_to_read": 13, "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/GAApic.png?fit=974%2C279&ssl=1", "tags": {"chip-design": {"item_id": "3407834028", "tag": "chip-design"}, "semiconductors": {"item_id": "3407834028", "tag": "semiconductors"}}, "authors": {"68588417": {"item_id": "3407834028", "author_id": "68588417", "name": "Brian Bailey", "url": "https://semiengineering.com/author/brian/"}}, "image": {"item_id": "3407834028", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/GAApic.png?resize=974%2C279&ssl=1", "width": "974", "height": "279"}, "images": {"1": {"item_id": "3407834028", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/GAApic.png?resize=974%2C279&ssl=1", "width": "974", "height": "279", "credit": "", "caption": ""}}, "listen_duration_estimate": 1102}, "3238840707": {"item_id": "3238840707", "resolved_id": "3238840707", "given_url": "https://semiengineering.com/new-transistor-structures-at-3nm-2nm/", "given_title": "New Transistor Structures At 3nm/2nm", "favorite": "0", "status": "1", "time_added": "1611574703", "time_updated": "1613039250", "time_read": "1611583501", "time_favorited": "0", "sort_id": 35, "resolved_title": "New Transistor Structures At 3nm/2nm", "resolved_url": "https://semiengineering.com/new-transistor-structures-at-3nm-2nm/", "excerpt": "Several foundries continue to develop new processes based on next-generation gate-all-around transistors, including more advanced high-mobility versions, but bringing these technologies into production is going to be difficult and expensive.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3364", "lang": "en", "time_to_read": 15, "top_image_url": "https://semiengineering.com/wp-content/uploads/SiGe-Channels_IBM-paper.jpg", "tags": {"chip-design": {"item_id": "3238840707", "tag": "chip-design"}, "semiconductors": {"item_id": "3238840707", "tag": "semiconductors"}}, "authors": {"68454693": {"item_id": "3238840707", "author_id": "68454693", "name": "Mark LaPedus", "url": "https://semiengineering.com/author/mark-lapedus/"}}, "image": {"item_id": "3238840707", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Transistor1.png?resize=1506%2C434&ssl=1", "width": "1506", "height": "434"}, "images": {"1": {"item_id": "3238840707", "image_id": "1", "src": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Transistor1.png?resize=1506%2C434&ssl=1", "width": "1506", "height": "434", "credit": "", "caption": ""}}, "listen_duration_estimate": 1302}, "2321586153": {"item_id": "2321586153", "resolved_id": "2321586153", "given_url": "https://semiengineering.com/process-corner-explosion/", "given_title": "Process Corner Explosion", "favorite": "0", "status": "1", "time_added": "1536840423", "time_updated": "1656167906", "time_read": "1537013562", "time_favorited": "0", "sort_id": 36, "resolved_title": "Process Corner Explosion", "resolved_url": "https://semiengineering.com/process-corner-explosion/", "excerpt": "The number of corners that need to be checked is exploding at 7nm and below, fueled by everything from temperature and voltage to changes in metal.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2870", "lang": "en", "time_to_read": 13, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/2018/09/cubes-677092_640.png?fit=640%2C360&ssl=1", "tags": {"chip-design": {"item_id": "2321586153", "tag": "chip-design"}, "semiconductors": {"item_id": "2321586153", "tag": "semiconductors"}}, "authors": {"68633819": {"item_id": "2321586153", "author_id": "68633819", "name": "Ann Steffora Mutschler", "url": "https://semiengineering.com/author/ann/"}}, "listen_duration_estimate": 1111}, "3644176123": {"item_id": "3644176123", "resolved_id": "3644176123", "given_url": "https://semiengineering.com/thermal-management-challenges-and-requirements-of-3-types-of-microelectronic-devices/", "given_title": "Thermal Management Challenges and Requirements of 3 types of Microelectroni", "favorite": "0", "status": "1", "time_added": "1655759269", "time_updated": "1673814289", "time_read": "1655771555", "time_favorited": "0", "sort_id": 37, "resolved_title": "Thermal Management Challenges and Requirements of 3 types of Microelectronic Devices", "resolved_url": "https://semiengineering.com/thermal-management-challenges-and-requirements-of-3-types-of-microelectronic-devices/", "excerpt": "New technical paper titled “A Review on Transient Thermal Management of Electronic Devices” from researchers at Indian Institute of Technology Bombay.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "250", "lang": "en", "top_image_url": "https://i0.wp.com/semiengineering.com/wp-content/uploads/2017/05/semi_fb_thumb.jpg?fit=250%2C250&ssl=1", "tags": {"chip-design": {"item_id": "3644176123", "tag": "chip-design"}, "semiconductors": {"item_id": "3644176123", "tag": "semiconductors"}}, "authors": {"68667756": {"item_id": "3644176123", "author_id": "68667756", "name": "Technical Paper Link", "url": "https://semiengineering.com/author/technical-paper-link/"}}, "listen_duration_estimate": 97}, "3831363120": {"item_id": "3831363120", "resolved_id": "3831363120", "given_url": "https://semiengineering.com/true-3d-is-much-tougher-than-2-5d/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680571150", "time_updated": "1680659777", "time_read": "1680659777", "time_favorited": "0", "sort_id": 38, "resolved_title": "True 3D Is Much Tougher Than 2.5D", "resolved_url": "https://semiengineering.com/true-3d-is-much-tougher-than-2-5d/", "excerpt": "Creating real 3D designs is proving to be much more complex and difficult than 2.5D, requiring significant innovation in both technology and tools. While there has been much discussion about 3D designs, there are multiple interpretations about what 3D entails.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "2373", "lang": "en", "time_to_read": 11, "top_image_url": "https://semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png?fit=936%2C432&ssl=1", "tags": {"chip-design": {"item_id": "3831363120", "tag": "chip-design"}, "interconnects": {"item_id": "3831363120", "tag": "interconnects"}, "semiconductors": {"item_id": "3831363120", "tag": "semiconductors"}}, "authors": {"68588417": {"item_id": "3831363120", "author_id": "68588417", "name": "Brian Bailey", "url": "https://semiengineering.com/author/brian/"}}, "image": {"item_id": "3831363120", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png?resize=936%2C432&ssl=1", "width": "936", "height": "432"}, "images": {"1": {"item_id": "3831363120", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Fig01_Cadence-1.png?resize=936%2C432&ssl=1", "width": "936", "height": "432", "credit": "", "caption": ""}}, "listen_duration_estimate": 919}, "3123727967": {"item_id": "3123727967", "resolved_id": "3123727967", "given_url": "https://semiengineering.com/verification-of-multi-cycle-paths-and-false-paths/", "given_title": "Verification Of Multi-Cycle Paths And False Paths", "favorite": "0", "status": "1", "time_added": "1601155395", "time_updated": "1656167906", "time_read": "1604362038", "time_favorited": "0", "sort_id": 39, "resolved_title": "Verification Of Multi-Cycle Paths And False Paths", "resolved_url": "https://semiengineering.com/verification-of-multi-cycle-paths-and-false-paths/", "excerpt": "All chip designers know that they must take special care to avoid metastability problems when they have multiple, asynchronous clock domains. In contrast, a design in which all clocks are synchronous may appear simple.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "795", "lang": "en", "time_to_read": 4, "top_image_url": "https://i1.wp.com/semiengineering.com/wp-content/uploads/Synopsys_multi-cycle-and-false-paths-verif-fig1.png?fit=807%2C290&ssl=1", "tags": {"chip-design": {"item_id": "3123727967", "tag": "chip-design"}, "semiconductors": {"item_id": "3123727967", "tag": "semiconductors"}}, "authors": {"140513469": {"item_id": "3123727967", "author_id": "140513469", "name": "Joe Mallett", "url": "https://semiengineering.com/author/joe-mallett/"}}, "image": {"item_id": "3123727967", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Synopsys_multi-cycle-and-false-paths-verif-fig1.png?ssl=1", "width": "807", "height": "290"}, "images": {"1": {"item_id": "3123727967", "image_id": "1", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Synopsys_multi-cycle-and-false-paths-verif-fig1.png?ssl=1", "width": "807", "height": "290", "credit": "", "caption": ""}, "2": {"item_id": "3123727967", "image_id": "2", "src": "https://i0.wp.com/semiengineering.com/wp-content/uploads/Synopsys_multi-cycle-and-false-paths-verif-fig2.png?ssl=1", "width": "1457", "height": "439", "credit": "", "caption": ""}}, "listen_duration_estimate": 308}, "3096047635": {"item_id": "3096047635", "resolved_id": "3096047635", "given_url": "https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design/", "given_title": "", "favorite": "1", "status": "1", "time_added": "1598784220", "time_updated": "1656167906", "time_read": "1604369150", "time_favorited": "1598797043", "sort_id": 40, "resolved_title": "Making Full Memory IP Robust During Design", "resolved_url": "https://semiwiki.com/eda/synopsys/290067-making-full-memory-ip-robust-during-design/", "excerpt": "Looking at a typical SoC design today it’s likely to contain a massive amount of memory IP, like: RAM, ROM, register files.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "818", "lang": "en", "time_to_read": 4, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg", "tags": {"chip-design": {"item_id": "3096047635", "tag": "chip-design"}, "semiconductor-memory": {"item_id": "3096047635", "tag": "semiconductor-memory"}, "semiconductors": {"item_id": "3096047635", "tag": "semiconductors"}}, "authors": {"112398984": {"item_id": "3096047635", "author_id": "112398984", "name": "Daniel Payne", "url": "https://semiwiki.com/author/daniel-payne/"}}, "image": {"item_id": "3096047635", "src": "https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg", "width": "1000", "height": "464"}, "images": {"1": {"item_id": "3096047635", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/08/64Mb-SRAM-example-min.jpg", "width": "1000", "height": "464", "credit": "", "caption": ""}, "2": {"item_id": "3096047635", "image_id": "2", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Vdiff-min.jpg", "width": "1000", "height": "313", "credit": "", "caption": ""}, "3": {"item_id": "3096047635", "image_id": "3", "src": "https://semiwiki.com/wp-content/uploads/2020/08/non-gaussian-min.jpg", "width": "1000", "height": "397", "credit": "", "caption": ""}, "4": {"item_id": "3096047635", "image_id": "4", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Vdiff-vs-MC-runs-min-1.jpg", "width": "950", "height": "328", "credit": "", "caption": ""}, "5": {"item_id": "3096047635", "image_id": "5", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Sigma-Amplificaiton-min.jpg", "width": "700", "height": "612", "credit": "", "caption": ""}, "6": {"item_id": "3096047635", "image_id": "6", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Sigma-vs-sample-size-min.jpg", "width": "800", "height": "679", "credit": "", "caption": ""}, "7": {"item_id": "3096047635", "image_id": "7", "src": "https://semiwiki.com/wp-content/uploads/2020/08/HSPICE-GUI-min.jpg", "width": "850", "height": "396", "credit": "", "caption": ""}, "8": {"item_id": "3096047635", "image_id": "8", "src": "https://semiwiki.com/wp-content/uploads/2020/08/Vdiff-vs-Sigma-Amplificaiton-min.jpg", "width": "850", "height": "411", "credit": "", "caption": ""}, "9": {"item_id": "3096047635", "image_id": "9", "src": "https://semiwiki.com/wp-content/uploads/2020/08/comparision-table-min.jpg", "width": "900", "height": "313", "credit": "", "caption": ""}, "10": {"item_id": "3096047635", "image_id": "10", "src": "https://semiwiki.com/wp-content/uploads/2020/08/correlation-min-1.jpg", "width": "950", "height": "759", "credit": "", "caption": ""}}, "listen_duration_estimate": 317}, "2996627566": {"item_id": "2996627566", "resolved_id": "2996627566", "given_url": "https://semiwiki.com/semiconductor-manufacturers/tsmc/285856-effect-of-design-on-transistor-density/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638561378", "time_favorited": "0", "sort_id": 41, "resolved_title": "Effect of Design on Transistor Density", "resolved_url": "https://semiwiki.com/semiconductor-manufacturers/tsmc/285856-effect-of-design-on-transistor-density/", "excerpt": "I have written a lot of articles looking at leading edge processes and comparing the process density. One comment I often get are that the process density numbers I present do not correlate with the actual transistor density on released products.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "987", "lang": "en", "time_to_read": 4, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/05/TSMC-N7-Density-Analysis-SemiWiki-1024x576.jpg", "tags": {"chip-design": {"item_id": "2996627566", "tag": "chip-design"}, "semiconductors": {"item_id": "2996627566", "tag": "semiconductors"}}, "authors": {"113174812": {"item_id": "2996627566", "author_id": "113174812", "name": "Scotten Jones", "url": "https://semiwiki.com/author/scotten-jones/"}}, "image": {"item_id": "2996627566", "src": "https://semiwiki.com/wp-content/uploads/2020/05/Design-Density-Slide.jpg", "width": "1280", "height": "720"}, "images": {"1": {"item_id": "2996627566", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/05/Design-Density-Slide.jpg", "width": "1280", "height": "720", "credit": "", "caption": ""}}, "listen_duration_estimate": 382}, "3096047858": {"item_id": "3096047858", "resolved_id": "3096047858", "given_url": "https://semiwiki.com/semiconductor-services/290148-techniques-to-reduce-timing-violations-using-clock-tree-optimizations-in-synopsys-icc2/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1598784250", "time_updated": "1656167906", "time_read": "1604369152", "time_favorited": "0", "sort_id": 42, "resolved_title": "Techniques to Reduce Timing Violations using Clock Tree Optimizations in Synopsys IC Compiler II", "resolved_url": "https://semiwiki.com/semiconductor-services/290148-techniques-to-reduce-timing-violations-using-clock-tree-optimizations-in-synopsys-icc2/", "excerpt": "The semiconductor industry growth is increasing exponentially with high speed circuits, low power design requirements because of updated and new technology like IOT, Networking chips, AI, Robotics etc.", "is_article": "1", "is_index": "0", "has_video": "1", "has_image": "1", "word_count": "2350", "lang": "en", "time_to_read": 11, "top_image_url": "https://semiwiki.com/wp-content/uploads/2020/08/eInfochips-clock-flow.jpg", "tags": {"chip-design": {"item_id": "3096047858", "tag": "chip-design"}, "semiconductors": {"item_id": "3096047858", "tag": "semiconductors"}}, "authors": {"139250270": {"item_id": "3096047858", "author_id": "139250270", "name": "eInfochips", "url": "https://semiwiki.com/author/komal-chauhan/"}}, "image": {"item_id": "3096047858", "src": "https://semiwiki.com/wp-content/uploads/2020/08/eInfochips-Mesh-Tree-Structure.jpg", "width": "602", "height": "247"}, "images": {"1": {"item_id": "3096047858", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2020/08/eInfochips-Mesh-Tree-Structure.jpg", "width": "602", "height": "247", "credit": "", "caption": ""}}, "videos": {"1": {"item_id": "3096047858", "video_id": "1", "src": "https://www.youtube.com/embed/87DYxC8kPxs?feature=oembed", "width": "525", "height": "295", "type": "1", "vid": "87DYxC8kPxs", "length": "0"}}, "listen_duration_estimate": 910}, "3832918031": {"item_id": "3832918031", "resolved_id": "3832918031", "given_url": "https://skywater-pdk.readthedocs.io/en/main/rules/assumptions.html", "given_title": "Criteria & Assumptions — SkyWater SKY130 PDK 0.0.0-356-g49d3c73 documentati", "favorite": "0", "status": "1", "time_added": "1692115597", "time_updated": "1692452179", "time_read": "1692452179", "time_favorited": "0", "sort_id": 43, "resolved_title": "Criteria & Assumptions — SkyWater SKY130 PDK 0.0.0-356-g49d3c73 documentation", "resolved_url": "https://skywater-pdk.readthedocs.io/en/main/rules/assumptions.html", "excerpt": "Details about the layers can be found in SkyWater GDS Layers Information page. High Volt. N-tip", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "943", "lang": "en", "time_to_read": 4, "tags": {"chip-design": {"item_id": "3832918031", "tag": "chip-design"}, "semiconductors": {"item_id": "3832918031", "tag": "semiconductors"}}, "listen_duration_estimate": 365}, "3839421215": {"item_id": "3839421215", "resolved_id": "3839421215", "given_url": "https://spectrum.ieee.org/chip-design-controversy", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680782863", "time_updated": "1680786098", "time_read": "1680786098", "time_favorited": "0", "sort_id": 44, "resolved_title": "Ending an Ugly Chapter in Chip Design", "resolved_url": "https://spectrum.ieee.org/chip-design-controversy", "excerpt": "Discussions at chip design conferences rarely get heated. But a year ago at the International Symposium on Physical Design, things got out of hand. It was described by observers as a “trainwreck” and an “ambush”.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2228", "lang": "en", "time_to_read": 10, "amp_url": "https://spectrum.ieee.org/amp/chip-design-controversy-2659708634", "top_image_url": "https://spectrum.ieee.org/media-library/six-squares-contain-variously-sized-rectangles-of-four-colors-with-differently-colored-blobs-filling-in-gaps-between-the-rectang.jpg?id=33402790&width=1200&height=600&coordinates=0%2C155%2C0%2C155", "tags": {"chip-design": {"item_id": "3839421215", "tag": "chip-design"}, "reinforcement-learning": {"item_id": "3839421215", "tag": "reinforcement-learning"}, "semiconductors": {"item_id": "3839421215", "tag": "semiconductors"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 862}, "3608071066": {"item_id": "3608071066", "resolved_id": "3608071066", "given_url": "https://spectrum.ieee.org/chip-x-ray", "given_title": "", "favorite": "0", "status": "1", "time_added": "1651332351", "time_updated": "1656167906", "time_read": "1651332689", "time_favorited": "0", "sort_id": 45, "resolved_title": "The X-Ray Tech That Reveals Chip Designs", "resolved_url": "https://spectrum.ieee.org/chip-x-ray", "excerpt": "When you’re baking a cake, it’s hard to know when the inside is in the state you want it to be.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "2303", "lang": "en", "time_to_read": 10, "top_image_url": "https://spectrum.ieee.org/media-library/overlapping-circles-on-a-yellow-background-show-a-computer-generated-surface-textured-in-seemingly-random-patterns-of-copper-extends-into-the-distance-at-right.jpg?id=29720947&width=1200&coordinates=0%2C552%2C0%2C553&height=600", "tags": {"chip-design": {"item_id": "3608071066", "tag": "chip-design"}, "semiconductors": {"item_id": "3608071066", "tag": "semiconductors"}}, "authors": {"53745797": {"item_id": "3608071066", "author_id": "53745797", "name": "Gabriel Aeppli", "url": ""}, "166980016": {"item_id": "3608071066", "author_id": "166980016", "name": "Anthony F.J. Levi", "url": ""}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 891}, "3778325970": {"item_id": "3778325970", "resolved_id": "3778325970", "given_url": "https://spectrum.ieee.org/interconnect-back-side-power", "given_title": "Big Trouble in Little Interconnects", "favorite": "0", "status": "1", "time_added": "1672676733", "time_updated": "1672698614", "time_read": "1672698614", "time_favorited": "0", "sort_id": 46, "resolved_title": "Big Trouble in Little Interconnects", "resolved_url": "https://spectrum.ieee.org/interconnect-back-side-power", "excerpt": "Interconnects—those sometimes nanometers-wide metal wires that link transistors into circuits on an IC—are in need of a major overhaul. And as chip fabs march toward the outer reaches of Moore’s Law, interconnects are also becoming the industry’s choke point.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1104", "lang": "en", "time_to_read": 5, "amp_url": "https://spectrum.ieee.org/amp/interconnect-back-side-power-2659040644", "top_image_url": "https://spectrum.ieee.org/media-library/six-short-black-pillars-with-a-tall-pillar-at-center-bridge-two-light-grey-areas.jpg?id=32417203&width=1200&height=600&coordinates=0%2C72%2C0%2C72", "tags": {"chip-design": {"item_id": "3778325970", "tag": "chip-design"}, "interconnects": {"item_id": "3778325970", "tag": "interconnects"}, "semiconductors": {"item_id": "3778325970", "tag": "semiconductors"}}, "authors": {"167948855": {"item_id": "3778325970", "author_id": "167948855", "name": "Samuel K. Moore", "url": "https://www.facebook.com/48576411181"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 427}, "3786666115": {"item_id": "3786666115", "resolved_id": "3786666115", "given_url": "https://spectrum.ieee.org/open-circuits", "given_title": "", "favorite": "0", "status": "1", "time_added": "1673713573", "time_updated": "1673721855", "time_read": "1673721855", "time_favorited": "0", "sort_id": 47, "resolved_title": "The Inner Beauty of Basic Electronics", "resolved_url": "https://spectrum.ieee.org/open-circuits", "excerpt": "All photos by Eric Schlaepfer & Windell H. Oskay This high-stability film resistor, about 4 millimeters in diameter, is made in much the same way as its inexpensive carbon-film cousin, but with exacting precision.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "1033", "lang": "en", "time_to_read": 5, "amp_url": "https://spectrum.ieee.org/amp/open-circuits-2659205302", "top_image_url": "https://spectrum.ieee.org/media-library/a-photo-of-a-cutaway-of-a-wire.png?id=32839883&width=1200&height=600&coordinates=0%2C200%2C0%2C434", "tags": {"chip-design": {"item_id": "3786666115", "tag": "chip-design"}, "circuits-electronics": {"item_id": "3786666115", "tag": "circuits-electronics"}}, "domain_metadata": {"name": "IEEE", "logo": "https://logo.clearbit.com/ieee.org?size=800", "greyscale_logo": "https://logo.clearbit.com/ieee.org?size=800&greyscale=true"}, "listen_duration_estimate": 400}, "2491224735": {"item_id": "2491224735", "resolved_id": "2491224735", "given_url": "https://theopenroadproject.org/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638561444", "time_favorited": "0", "sort_id": 48, "resolved_title": "The OpenROAD Project – Foundations and Realization of Open and Accessible Design", "resolved_url": "https://theopenroadproject.org/", "excerpt": "@OpenROAD_EDA - 47 days ago Check out and register for this key course offering by UCSC extension- starts Oct 5. Learn key timing concepts on analysis and closure. OpenROAD and Open STA are included - course material and labs @OpenROAD_EDA #sta #timingclosure @UCSCExtension https://t.", "is_article": "0", "is_index": "1", "has_video": "0", "has_image": "1", "word_count": "207", "lang": "en", "tags": {"chip-design": {"item_id": "2491224735", "tag": "chip-design"}, "semiconductors": {"item_id": "2491224735", "tag": "semiconductors"}}, "image": {"item_id": "2491224735", "src": "https://theopenroadproject.org/wp-content/uploads/2022/03/UCLA-ECE-Colloquium-20220214-v3-POSTED.001.jpeg", "width": "448", "height": "339"}, "images": {"1": {"item_id": "2491224735", "image_id": "1", "src": "https://theopenroadproject.org/wp-content/uploads/2022/03/UCLA-ECE-Colloquium-20220214-v3-POSTED.001.jpeg", "width": "448", "height": "339", "credit": "", "caption": ""}}, "listen_duration_estimate": 80}, "3693280616": {"item_id": "3693280616", "resolved_id": "3690438619", "given_url": "https://tinytapeout.com/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680204701", "time_updated": "1706833159", "time_read": "1680225585", "time_favorited": "0", "sort_id": 49, "resolved_title": "TinyTapeout", "resolved_url": "https://mailchi.mp/574276e3c9d7/tinytapeout", "excerpt": "TinyTapeout is an educational project that aims to make it easier and cheaper than ever to get your digital designs manufactured on a real chip! It will eventually have full course material covering: how chips work, how to design digital circuits and how to get them made.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "119", "lang": "en", "top_image_url": "https://mcusercontent.com/5d5a474f6c30e153ec17de7b5/images/03b34644-0d61-436b-b185-5d3bf37f3823.png", "tags": {"chip-design": {"item_id": "3693280616", "tag": "chip-design"}, "programming": {"item_id": "3693280616", "tag": "programming"}, "semiconductors": {"item_id": "3693280616", "tag": "semiconductors"}}, "domain_metadata": {"name": "MailChimp", "logo": "https://logo.clearbit.com/mailchimp.com?size=800", "greyscale_logo": "https://logo.clearbit.com/mailchimp.com?size=800&greyscale=true"}, "listen_duration_estimate": 46}, "3803493063": {"item_id": "3803493063", "resolved_id": "3803493063", "given_url": "https://www.allaboutcircuits.com/industry-articles/improve-signal-integrity-by-reducing-pcb-trace-impedance-variation/", "given_title": "Improve Signal Integrity by Reducing PCB Trace Impedance Variation", "favorite": "0", "status": "1", "time_added": "1675981086", "time_updated": "1675982419", "time_read": "1675982418", "time_favorited": "0", "sort_id": 50, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/industry-articles/improve-signal-integrity-by-reducing-pcb-trace-impedance-variation/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "3803493063", "tag": "chip-design"}, "circuits-electronics": {"item_id": "3803493063", "tag": "circuits-electronics"}}, "listen_duration_estimate": 0}, "2682262236": {"item_id": "2682262236", "resolved_id": "2682262236", "given_url": "https://www.allaboutcircuits.com/news/ic-design-resources-roundup-mentor-cadence-synoy/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1638561550", "time_favorited": "0", "sort_id": 51, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/news/ic-design-resources-roundup-mentor-cadence-synoy/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "2682262236", "tag": "chip-design"}, "semiconductors": {"item_id": "2682262236", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3246223265": {"item_id": "3246223265", "resolved_id": "3246223265", "given_url": "https://www.allaboutcircuits.com/technical-articles/6-causes-of-mos-transistor-leakage-current/", "given_title": "6 Causes of MOS Transistor Leakage Current", "favorite": "0", "status": "1", "time_added": "1612262425", "time_updated": "1613039250", "time_read": "1612282586", "time_favorited": "0", "sort_id": 52, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/6-causes-of-mos-transistor-leakage-current/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3246223265", "tag": "chip-design"}, "semiconductors": {"item_id": "3246223265", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3786307129": {"item_id": "3786307129", "resolved_id": "3786307129", "given_url": "https://www.allaboutcircuits.com/technical-articles/basic-concepts-in-rf-design-introduction-to-transmission-lines/", "given_title": "RF Design Basics—Introduction to Transmission Lines", "favorite": "0", "status": "1", "time_added": "1673659606", "time_updated": "1673721828", "time_read": "1673721828", "time_favorited": "0", "sort_id": 53, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/basic-concepts-in-rf-design-introduction-to-transmission-lines/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "3786307129", "tag": "chip-design"}, "circuits-electronics": {"item_id": "3786307129", "tag": "circuits-electronics"}, "semiconductors": {"item_id": "3786307129", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3217181899": {"item_id": "3217181899", "resolved_id": "3217181899", "given_url": "https://www.allaboutcircuits.com/technical-articles/designing-with-a-heat-sink-for-junction-to-case-thermal-resistance/", "given_title": "Designing with a Heat Sink for Junction-to-Case Thermal Resistance", "favorite": "0", "status": "1", "time_added": "1609501610", "time_updated": "1613039250", "time_read": "1609624890", "time_favorited": "0", "sort_id": 54, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/designing-with-a-heat-sink-for-junction-to-case-thermal-resistance/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3217181899", "tag": "chip-design"}, "semiconductors": {"item_id": "3217181899", "tag": "semiconductors"}, "thermal": {"item_id": "3217181899", "tag": "thermal"}}, "listen_duration_estimate": 0}, "3171089139": {"item_id": "3171089139", "resolved_id": "3171089139", "given_url": "https://www.allaboutcircuits.com/technical-articles/elmore-delay-model-transistor-sizing-vlsi-design/", "given_title": "The Elmore Delay Model in VLSI Design", "favorite": "0", "status": "1", "time_added": "1605180646", "time_updated": "1613039250", "time_read": "1605181473", "time_favorited": "0", "sort_id": 55, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/elmore-delay-model-transistor-sizing-vlsi-design/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3171089139", "tag": "chip-design"}, "semiconductors": {"item_id": "3171089139", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2111684180": {"item_id": "2111684180", "resolved_id": "2111684180", "given_url": "https://www.allaboutcircuits.com/technical-articles/how-to-simulate-a-phase-locked-loop/", "given_title": "", "favorite": "0", "status": "1", "time_added": "1638241035", "time_updated": "1656167906", "time_read": "1639221808", "time_favorited": "0", "sort_id": 56, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/how-to-simulate-a-phase-locked-loop/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "2111684180", "tag": "chip-design"}, "circuits-electronics": {"item_id": "2111684180", "tag": "circuits-electronics"}}, "listen_duration_estimate": 0}, "3212967663": {"item_id": "3212967663", "resolved_id": "3212967663", "given_url": "https://www.allaboutcircuits.com/technical-articles/junction-to-ambient-thermal-resistance-ic-package-thermal-performance/", "given_title": "How Junction-to-Ambient Thermal Resistance of an IC Package Affects Thermal", "favorite": "0", "status": "1", "time_added": "1609090526", "time_updated": "1613039250", "time_read": "1609092576", "time_favorited": "0", "sort_id": 57, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/junction-to-ambient-thermal-resistance-ic-package-thermal-performance/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3212967663", "tag": "chip-design"}, "semiconductors": {"item_id": "3212967663", "tag": "semiconductors"}, "thermal": {"item_id": "3212967663", "tag": "thermal"}}, "listen_duration_estimate": 0}, "3216159223": {"item_id": "3216159223", "resolved_id": "3216159223", "given_url": "https://www.allaboutcircuits.com/technical-articles/junction-to-case-thermal-resistance-in-thermal-design/", "given_title": "Junction-to-Case Thermal Resistance in Thermal Design", "favorite": "0", "status": "1", "time_added": "1609414577", "time_updated": "1613039250", "time_read": "1609624897", "time_favorited": "0", "sort_id": 58, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/junction-to-case-thermal-resistance-in-thermal-design/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3216159223", "tag": "chip-design"}, "semiconductors": {"item_id": "3216159223", "tag": "semiconductors"}, "thermal": {"item_id": "3216159223", "tag": "thermal"}}, "listen_duration_estimate": 0}, "3230046212": {"item_id": "3230046212", "resolved_id": "3230046212", "given_url": "https://www.allaboutcircuits.com/technical-articles/learn-about-the-thermal-characterization-parameters/", "given_title": "Introduction to Thermal Characterization Parameters", "favorite": "0", "status": "1", "time_added": "1610701212", "time_updated": "1613039250", "time_read": "1610731398", "time_favorited": "0", "sort_id": 59, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/learn-about-the-thermal-characterization-parameters/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3230046212", "tag": "chip-design"}, "semiconductors": {"item_id": "3230046212", "tag": "semiconductors"}, "thermal": {"item_id": "3230046212", "tag": "thermal"}}, "listen_duration_estimate": 0}, "3189336090": {"item_id": "3189336090", "resolved_id": "3175798288", "given_url": "https://www.allaboutcircuits.com/technical-articles/transistor-sizing-vlsi-design-linear-delay-model/?utm_source=All+About+Circuits+Members&utm_campaign=eb75182b07-EMAIL_CAMPAIGN_2020_11_30_12_50&utm_medium=email&utm_term=0_2565529c4b-eb75182b07-271151637", "given_title": "Transistor Sizing in VLSI Design Using the Linear Delay Model - Technical A", "favorite": "0", "status": "1", "time_added": "1606849020", "time_updated": "1613039250", "time_read": "1608290504", "time_favorited": "0", "sort_id": 60, "resolved_title": "", "resolved_url": "https://www.allaboutcircuits.com/technical-articles/transistor-sizing-vlsi-design-linear-delay-model/", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "tags": {"chip-design": {"item_id": "3189336090", "tag": "chip-design"}, "semiconductors": {"item_id": "3189336090", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "333599401": {"item_id": "333599401", "resolved_id": "333599401", "given_url": "https://www.csee.umbc.edu/~cpatel2/links/641/slides/lect04_LEF.pdf", "given_title": "lect04_LEF.pdf", "favorite": "0", "status": "1", "time_added": "1503975411", "time_updated": "1656167906", "time_read": "1514398060", "time_favorited": "0", "sort_id": 61, "resolved_title": "", "resolved_url": "https://www.csee.umbc.edu/~cpatel2/links/641/slides/lect04_LEF.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "333599401", "tag": "chip-design"}}, "listen_duration_estimate": 0}, "3214445639": {"item_id": "3214445639", "resolved_id": "3214445639", "given_url": "https://www.electronicproducts.com/10-basic-advanced-ic-packaging-terms-to-know/#", "given_title": "10 basic advanced IC packaging terms to know", "favorite": "0", "status": "1", "time_added": "1609257243", "time_updated": "1613039250", "time_read": "1609257255", "time_favorited": "0", "sort_id": 62, "resolved_title": "10 basic advanced IC packaging terms to know", "resolved_url": "https://www.electronicproducts.com/10-basic-advanced-ic-packaging-terms-to-know/", "excerpt": "Advanced IC packaging is a prominent technology highlight of the “More than Moore” arena. At a time when chip scaling is becoming more difficult and expensive at each node, engineers are putting multiple chips in advanced packages as an alternative to chip scaling.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1432", "lang": "en", "time_to_read": 7, "top_image_url": "https://www.electronicproducts.com/wp-content/uploads/Samsung-Through-silicon-via.jpg?fit=706%2C686", "tags": {"chip-design": {"item_id": "3214445639", "tag": "chip-design"}, "packaging": {"item_id": "3214445639", "tag": "packaging"}, "semiconductors": {"item_id": "3214445639", "tag": "semiconductors"}}, "authors": {"15594045": {"item_id": "3214445639", "author_id": "15594045", "name": "Majeed Ahmad", "url": ""}}, "image": {"item_id": "3214445639", "src": "https://i0.wp.com/www.edn.com/wp-content/uploads/media-1307118-special-projects-logo-square.png?resize=110%2C110&ssl=1", "width": "110", "height": "110"}, "images": {"1": {"item_id": "3214445639", "image_id": "1", "src": "https://i0.wp.com/www.edn.com/wp-content/uploads/media-1307118-special-projects-logo-square.png?resize=110%2C110&ssl=1", "width": "110", "height": "110", "credit": "", "caption": ""}, "2": {"item_id": "3214445639", "image_id": "2", "src": "https://www.electronicproducts.com/wp-content/uploads/Research-Gate-2.5D-package.png?w=714&resize=696%2C191", "width": "696", "height": "191", "credit": "", "caption": "Here is a schematic of a 2.5D package. Image: Research Gate"}, "3": {"item_id": "3214445639", "image_id": "3", "src": "https://www.electronicproducts.com/wp-content/uploads/3D-package-Research-Gate.png?w=710&resize=696%2C341", "width": "696", "height": "341", "credit": "", "caption": "This 3D package cross-section shows the use of Cu TSVs for vertical interconnection between Si chips. Image: Research Gate"}, "4": {"item_id": "3214445639", "image_id": "4", "src": "https://www.electronicproducts.com/wp-content/uploads/Cadence-chiplet-based-system.png?w=640&resize=640%2C375", "width": "640", "height": "375", "credit": "", "caption": "A chiplet-based system is made of multiple chiplets on an interposer. Image: Cadence Design Systems"}, "5": {"item_id": "3214445639", "image_id": "5", "src": "https://www.electronicproducts.com/wp-content/uploads/Samtec-Fan-out-wafer-level-packaging.jpg?w=600&resize=600%2C463", "width": "600", "height": "463", "credit": "", "caption": "In this example of FOWLP, the silicon flip chip is embedded into the glass substrate, and the RDL fans out over the chip to a through-glass via. Image: Samtec"}, "6": {"item_id": "3214445639", "image_id": "6", "src": "https://www.electronicproducts.com/wp-content/uploads/ASE-Group-Heterogeneous-integration.jpg?w=936&resize=696%2C464", "width": "696", "height": "464", "credit": "", "caption": "These are some of the technology building blocks for heterogeneous integration. Image: ASE Group"}, "7": {"item_id": "3214445639", "image_id": "7", "src": "https://www.electronicproducts.com/wp-content/uploads/SK-Hynix-High-bandwidth-memory.png?w=800&resize=696%2C438", "width": "696", "height": "438", "credit": "", "caption": "HBM-based packaging stacks memory dies on top of each other and connects them using TSVs to create more I/Os and bandwidth. Image: SK Hynix"}, "8": {"item_id": "3214445639", "image_id": "8", "src": "https://www.electronicproducts.com/wp-content/uploads/Yole-interposer.jpg?w=679&resize=679%2C290", "width": "679", "height": "290", "credit": "", "caption": "This illustration shows a typical implementation of a system-partitioning interposer. Image: Yole Développement"}, "9": {"item_id": "3214445639", "image_id": "9", "src": "https://www.electronicproducts.com/wp-content/uploads/Fujitsu-redistribution-layer.jpg?w=600&resize=600%2C230", "width": "600", "height": "230", "credit": "", "caption": "These diagrams show an integrated package using a redistribution layer. Image: Fujitsu"}, "10": {"item_id": "3214445639", "image_id": "10", "src": "https://www.electronicproducts.com/wp-content/uploads/Samsung-Through-silicon-via.jpg?w=706&resize=696%2C676", "width": "696", "height": "676", "credit": "", "caption": "In TSV packaging, DRAM chips are ground down, pierced, and connected with electrodes. Image: Samsung Electronics"}, "11": {"item_id": "3214445639", "image_id": "11", "src": "https://www.eetimes.com/wp-content/uploads/hetero.png?w=150&h=150&crop=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "12": {"item_id": "3214445639", "image_id": "12", "src": "https://www.eetimes.com/wp-content/uploads/Mahajan.png?w=150&h=150&crop=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "13": {"item_id": "3214445639", "image_id": "13", "src": "https://www.eetimes.com/wp-content/uploads/Quinnell.png?w=150&h=150&crop=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "14": {"item_id": "3214445639", "image_id": "14", "src": "https://i1.wp.com/www.eetimes.com/wp-content/uploads/Felton.png?resize=150%2C150&ssl=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "15": {"item_id": "3214445639", "image_id": "15", "src": "https://i0.wp.com/www.eetimes.com/wp-content/uploads/Raychowdhury-Arijit-2020-Georgia-Tech.jpg?resize=150%2C150&ssl=1", "width": "150", "height": "150", "credit": "", "caption": ""}, "16": {"item_id": "3214445639", "image_id": "16", "src": "https://www.eetimes.com/wp-content/uploads/IC_pack_glossary.png?w=150&h=150&crop=1", "width": "150", "height": "150", "credit": "", "caption": ""}}, "listen_duration_estimate": 554}, "3803376291": {"item_id": "3803376291", "resolved_id": "3803376291", "given_url": "https://www.extremetech.com/extreme/342959-an-ai-engineer-has-now-designed-100-chips", "given_title": "An AI 'Engineer' Has Now Designed 100 Chips - ExtremeTech", "favorite": "0", "status": "1", "time_added": "1675955235", "time_updated": "1706833159", "time_read": "1675958231", "time_favorited": "0", "sort_id": 63, "resolved_title": "", "resolved_url": "https://www.extremetech.com/extreme/342959-an-ai-engineer-has-now-designed-100-chips", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "3803376291", "tag": "chip-design"}, "programming": {"item_id": "3803376291", "tag": "programming"}, "semiconductors": {"item_id": "3803376291", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "2933938847": {"item_id": "2933938847", "resolved_id": "2933938847", "given_url": "https://www.fierceelectronics.com/electronics/making-spice-available-for-everyone", "given_title": "", "favorite": "0", "status": "1", "time_added": "1585656650", "time_updated": "1656167906", "time_read": "1585674814", "time_favorited": "0", "sort_id": 64, "resolved_title": "Making SPICE available for everyone", "resolved_url": "https://www.fierceelectronics.com/electronics/making-spice-available-for-everyone", "excerpt": "SPICE (Simulation Program with Integrated Circuit Emphasis) is an open-source analog electronic circuit simulator. It is one of the most popular modeling libraries available, and Japanese e-commerce company MoDeCH is seeking to make the power of SPICE available to everyone.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "290", "lang": "en", "top_image_url": "https://qtxasset.com/fierceelectronics/1581545036/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png?xTlIW3.sxTFHbIAIaX9.vVmfbUjBXtAc", "tags": {"chip-design": {"item_id": "2933938847", "tag": "chip-design"}, "semiconductors": {"item_id": "2933938847", "tag": "semiconductors"}}, "authors": {"114324991": {"item_id": "2933938847", "author_id": "114324991", "name": "Spencer Chin", "url": "https://www.fierceelectronics.com/author/spencer-chin"}}, "image": {"item_id": "2933938847", "src": "https://qtxasset.com/styles/breakpoint_sm_default_480px_w/s3/fierceelectronics/1581545036/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png?DkmTd5d2u5635gZDxbNwQASM.8CRXzLH&itok=B7C4jTth", "width": "0", "height": "0"}, "images": {"1": {"item_id": "2933938847", "image_id": "1", "src": "https://qtxasset.com/styles/breakpoint_sm_default_480px_w/s3/fierceelectronics/1581545036/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png/Screen%20Shot%202020-02-12%20at%205.00.32%20PM.png?DkmTd5d2u5635gZDxbNwQASM.8CRXzLH&itok=B7C4jTth", "width": "0", "height": "0", "credit": "MoDeCH", "caption": "MoDeCH is offering a complete library of SPICE models for various parts, including transistors, passive components, and ICs."}}, "listen_duration_estimate": 112}, "2041310729": {"item_id": "2041310729", "resolved_id": "2041310729", "given_url": "https://www.ifte.de/books/eda/index.html", "given_title": "VLSI Physical Design", "favorite": "0", "status": "1", "time_added": "1695845241", "time_updated": "1695851617", "time_read": "1695851617", "time_favorited": "0", "sort_id": 65, "resolved_title": "VLSI Physical Design:", "resolved_url": "https://www.ifte.de/books/eda/", "excerpt": "Design and optimization of integrated circuits are essential to the creation of new semiconductor chips, and physical optimizations are getting more prominent as a result of semiconductor scaling.", "is_article": "1", "is_index": "1", "has_video": "0", "has_image": "0", "word_count": "1190", "lang": "en", "time_to_read": 5, "tags": {"books": {"item_id": "2041310729", "tag": "books"}, "chip-design": {"item_id": "2041310729", "tag": "chip-design"}, "semiconductors": {"item_id": "2041310729", "tag": "semiconductors"}}, "authors": {"67483060": {"item_id": "2041310729", "author_id": "67483060", "name": "Jens Lienig", "url": ""}}, "listen_duration_estimate": 461}, "3839545565": {"item_id": "3839545565", "resolved_id": "3839545565", "given_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680635259", "time_updated": "1680656912", "time_read": "1680656911", "time_favorited": "0", "sort_id": 66, "resolved_title": "Video: Intel EMIB Technology Explained", "resolved_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-emib-technology-explained.html", "excerpt": "Intel's multi-die interconnect bridge (EMIB) is an approach to in-package high-density interconnect of heterogeneous chips.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://www.intel.com/etc.clientlibs/settings/wcm/designs/intel/us/en/images/resources/printlogo.png", "tags": {"chip-design": {"item_id": "3839545565", "tag": "chip-design"}, "interconnects": {"item_id": "3839545565", "tag": "interconnects"}, "semiconductors": {"item_id": "3839545565", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3821305703": {"item_id": "3821305703", "resolved_id": "3821305703", "given_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1680635295", "time_updated": "1680656910", "time_read": "1680656909", "time_favorited": "0", "sort_id": 67, "resolved_title": "Video: Intel Foveros Technology Explained", "resolved_url": "https://www.intel.com/content/www/us/en/corporate/usa-chipmaking/news-and-resources/video-intel-foveros-technology-explained.html", "excerpt": "Intel's Foveros technology leverages wafer-level packaging capabilities to provide a first-of-its-kind 3D stacking solution.", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "en", "top_image_url": "https://www.intel.com/etc.clientlibs/settings/wcm/designs/intel/us/en/images/resources/printlogo.png", "tags": {"chip-design": {"item_id": "3821305703", "tag": "chip-design"}, "interconnects": {"item_id": "3821305703", "tag": "interconnects"}, "semiconductors": {"item_id": "3821305703", "tag": "semiconductors"}}, "listen_duration_estimate": 0}, "3839438782": {"item_id": "3839438782", "resolved_id": "3839438782", "given_url": "https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made/", "given_title": "The Most Complex Chip Ever Made?", "favorite": "0", "status": "1", "time_added": "1680629450", "time_updated": "1680656923", "time_read": "1680656923", "time_favorited": "0", "sort_id": 68, "resolved_title": "The Most Complex Chip Ever Made?", "resolved_url": "https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made/", "excerpt": "Historically Intel put all its cumulative chip knowledge to work advancing Moore’s Law and applying those learnings to its future CPUs. Today, some of those advanced processors are destined for the forthcoming “Aurora” supercomputer at Argonne National Laboratory.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "980", "lang": "en", "time_to_read": 4, "amp_url": "https://www.nextplatform.com/2023/04/04/the-most-complex-chip-ever-made/amp/", "top_image_url": "http://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1024x1024.png", "tags": {"chip-design": {"item_id": "3839438782", "tag": "chip-design"}, "interconnects": {"item_id": "3839438782", "tag": "interconnects"}, "semiconductors": {"item_id": "3839438782", "tag": "semiconductors"}}, "authors": {"80709507": {"item_id": "3839438782", "author_id": "80709507", "name": "Timothy Prickett Morgan", "url": "https://www.nextplatform.com/author/tpmn/"}}, "image": {"item_id": "3839438782", "src": "https://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1030x438.png", "width": "0", "height": "0"}, "images": {"1": {"item_id": "3839438782", "image_id": "1", "src": "https://www.nextplatform.com/wp-content/uploads/2021/06/Intel-Ponte-Vecchio-1030x438.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "2": {"item_id": "3839438782", "image_id": "2", "src": "http://www.nextplatform.com/wp-content/uploads/2023/04/intel-pvc-team.jpg", "width": "800", "height": "498", "credit": "", "caption": ""}}, "listen_duration_estimate": 379}, "3609218254": {"item_id": "3609218254", "resolved_id": "3609218254", "given_url": "https://www.nytimes.com/2022/05/02/technology/google-fires-ai-researchers.html", "given_title": "", "favorite": "0", "status": "1", "time_added": "1651493319", "time_updated": "1656167906", "time_read": "1651496130", "time_favorited": "0", "sort_id": 69, "resolved_title": "Another Firing Among Google’s A.I. Brain Trust, and More Discord", "resolved_url": "https://www.nytimes.com/2022/05/02/technology/google-fires-ai-researchers.html", "excerpt": "Less than two years after Google dismissed two researchers who criticized the biases built into artificial intelligence systems, the company has fired a researcher who questioned a paper it published on the abilities of a specialized type of artificial intelligence used in making computer chips.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "1373", "lang": "en", "time_to_read": 6, "top_image_url": "https://static01.nyt.com/images/2022/04/25/business/00aiexodus1/00aiexodus1-facebookJumbo.jpg?year=2022&h=550&w=1050&s=04b9a6403606dfe18eed4b6d3fa17795aa738498fba759d59bbca6e5e03b5696&k=ZQJBKqZ0VN", "tags": {"arxiv": {"item_id": "3609218254", "tag": "arxiv"}, "chip-design": {"item_id": "3609218254", "tag": "chip-design"}, "deep-learning": {"item_id": "3609218254", "tag": "deep-learning"}, "semiconductors": {"item_id": "3609218254", "tag": "semiconductors"}}, "authors": {"82689593": {"item_id": "3609218254", "author_id": "82689593", "name": "Cade Metz", "url": "https://www.nytimes.com/by/cade-metz"}, "89773737": {"item_id": "3609218254", "author_id": "89773737", "name": "Daisuke Wakabayashi", "url": "https://www.nytimes.com/by/daisuke-wakabayashi"}}, "image": {"item_id": "3609218254", "src": "https://static01.nyt.com/images/2022/04/25/business/00aiexodus1/merlin_178423734_12da72a6-6b6b-495e-b905-a3c7cba1d7a4-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "400"}, "images": {"1": {"item_id": "3609218254", "image_id": "1", "src": "https://static01.nyt.com/images/2022/04/25/business/00aiexodus1/merlin_178423734_12da72a6-6b6b-495e-b905-a3c7cba1d7a4-articleLarge.jpg?quality=75&auto=webp&disable=upscale", "width": "600", "height": "400", "credit": "", "caption": ""}, "2": {"item_id": "3609218254", "image_id": "2", "src": "https://static01.nyt.com/images/2018/07/30/multimedia/author-daisuke-wakabayashi/author-daisuke-wakabayashi-thumbLarge.png", "width": "0", "height": "0", "credit": "", "caption": ""}, "3": {"item_id": "3609218254", "image_id": "3", "src": "https://static01.nyt.com/images/2018/11/26/multimedia/author-cade-metz/author-cade-metz-thumbLarge.png", "width": "0", "height": "0", "credit": "", "caption": ""}}, "domain_metadata": {"name": "The New York Times", "logo": "https://logo.clearbit.com/nytimes.com?size=800", "greyscale_logo": "https://logo.clearbit.com/nytimes.com?size=800&greyscale=true"}, "listen_duration_estimate": 531}, "3811266502": {"item_id": "3811266502", "resolved_id": "3811266502", "given_url": "https://www.semianalysis.com/p/the-future-of-the-transistor", "given_title": "The Future of the Transistor", "favorite": "0", "status": "1", "time_added": "1680823250", "time_updated": "1708853353", "time_read": "1680982270", "time_favorited": "0", "sort_id": 70, "resolved_title": "The Future of the Transistor", "resolved_url": "https://www.semianalysis.com/p/the-future-of-the-transistor", "excerpt": "This report was written in conjunction with Shan Kutagulla & Anand Chamarthy of Lab 91, Inc, an Austin, TX-based semiconductor equipment company developing the process technology and equipment required for integrating 2D materials in semiconductor fabrication.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "3637", "lang": "en", "time_to_read": 17, "top_image_url": "https://substackcdn.com/image/fetch/w_1200,h_600,c_fill,f_jpg,q_auto:good,fl_progressive:steep,g_auto/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F44e4e3df-897f-45a3-955a-f7434ec401d3_936x368.png", "tags": {"chip-design": {"item_id": "3811266502", "tag": "chip-design"}, "semiconductors": {"item_id": "3811266502", "tag": "semiconductors"}}, "authors": {"178732286": {"item_id": "3811266502", "author_id": "178732286", "name": "Afzal Ahmad", "url": "https://substack.com/profile/112610384-afzal-ahmad"}}, "image": {"item_id": "3811266502", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8ffde20c-c267-414e-80a7-9a993d7a4391_635x558.png", "width": "635", "height": "558"}, "images": {"1": {"item_id": "3811266502", "image_id": "1", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8ffde20c-c267-414e-80a7-9a993d7a4391_635x558.png", "width": "635", "height": "558", "credit": "", "caption": ""}, "2": {"item_id": "3811266502", "image_id": "2", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Fcac067e6-c533-4e8e-ba68-7f0fc99f0795_524x429.jpeg", "width": "524", "height": "429", "credit": "", "caption": "https://www.asml.com/en/news/stories/2022/what-is-a-gate-all-around-transistor"}, "3": {"item_id": "3811266502", "image_id": "3", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F607ed5b7-fa49-464d-9f93-5fc38819ae87_457x374.jpeg", "width": "457", "height": "374", "credit": "", "caption": "https://www.asml.com/en/news/stories/2022/what-is-a-gate-all-around-transistor"}, "4": {"item_id": "3811266502", "image_id": "4", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2Ff505729a-7ec0-49fc-8321-20424ada969c_575x470.jpeg", "width": "575", "height": "470", "credit": "", "caption": "https://www.asml.com/en/news/stories/2022/what-is-a-gate-all-around-transistor"}, "5": {"item_id": "3811266502", "image_id": "5", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F8624bf51-944e-40b3-b519-692425fddcbf_318x319.jpeg", "width": "318", "height": "319", "credit": "", "caption": "Example of “grain boundaries” that occur during CVD growth of graphene. Such growth is referred to as “polycrystalline”"}, "6": {"item_id": "3811266502", "image_id": "6", "src": "https://substackcdn.com/image/fetch/f_auto,q_auto:good,fl_progressive:steep/https%3A%2F%2Fsubstack-post-media.s3.amazonaws.com%2Fpublic%2Fimages%2F2565c33e-8003-404d-bbdc-a71add9b7345_624x309.png", "width": "624", "height": "309", "credit": "", "caption": "Ann Kelleher’s Keynote at IEDM, “Celebrating 75 years of the transistor! A Look Ahead Towards the Next Generation of Innovation Opportunities”"}}, "listen_duration_estimate": 1408}, "168178389": {"item_id": "168178389", "resolved_id": "168178389", "given_url": "https://www.silvaco.com/content/kbase/cell_char_intro_090508.pdf", "given_title": "accucell_cell_char_intro.ppt - cell_char_intro_090508.pdf", "favorite": "1", "status": "1", "time_added": "1507844061", "time_updated": "1706824399", "time_read": "1517595762", "time_favorited": "1509635437", "sort_id": 71, "resolved_title": "", "resolved_url": "https://www.silvaco.com/content/kbase/cell_char_intro_090508.pdf", "excerpt": "", "is_article": "0", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "0", "lang": "", "tags": {"chip-design": {"item_id": "168178389", "tag": "chip-design"}, "semiconductors": {"item_id": "168178389", "tag": "semiconductors"}}, "listen_duration_estimate": 0}}, "error": nil, "search_meta": {"search_type": "normal"}, "since": 1709419206}