{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1645462803771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1645462803779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 21 18:00:03 2022 " "Processing started: Mon Feb 21 18:00:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1645462803779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1645462803779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise2_template -c Exercise2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise2_template -c Exercise2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1645462803779 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1645462805156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_xor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_xor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_xor-my_xor_impl " "Found design unit 1: my_xor-my_xor_impl" {  } { { "my_xor.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/my_xor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806248 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_xor " "Found entity 1: my_xor" {  } { { "my_xor.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/my_xor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_and.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_and.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_and-my_and_impl " "Found design unit 1: my_and-my_and_impl" {  } { { "my_and.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/my_and.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806256 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_and " "Found entity 1: my_and" {  } { { "my_and.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/my_and.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_tester-half_adder_tester_impl " "Found design unit 1: half_adder_tester-half_adder_tester_impl" {  } { { "half_adder_tester.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_tester.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806264 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_tester " "Found entity 1: half_adder_tester" {  } { { "half_adder_tester.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_tester-full_adder_tester_impl " "Found design unit 1: full_adder_tester-full_adder_tester_impl" {  } { { "full_adder_tester.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/full_adder_tester.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806272 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_tester " "Found entity 1: full_adder_tester" {  } { { "full_adder_tester.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/full_adder_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_adder_struct " "Found design unit 1: full_adder-full_adder_struct" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/full_adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder-four_bit_adder_impl " "Found design unit 1: four_bit_adder-four_bit_adder_impl" {  } { { "four_bit_adder.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/four_bit_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder " "Found entity 1: four_bit_adder" {  } { { "four_bit_adder.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/four_bit_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_adder_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_adder_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_adder_tester-four_bit_adder_tester_impl " "Found design unit 1: four_bit_adder_tester-four_bit_adder_tester_impl" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/four_bit_adder_tester.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_adder_tester " "Found entity 1: four_bit_adder_tester" {  } { { "four_bit_adder_tester.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/four_bit_adder_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_dataflow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_dataflow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_dataflow-half_adder_dataflow " "Found design unit 1: half_adder_dataflow-half_adder_dataflow" {  } { { "half_adder_dataflow.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_dataflow.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_dataflow " "Found entity 1: half_adder_dataflow" {  } { { "half_adder_dataflow.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_dataflow.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_structural.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_structural.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_structural-half_adder_structural " "Found design unit 1: half_adder_structural-half_adder_structural" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_structural.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806288 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_structural " "Found entity 1: half_adder_structural" {  } { { "half_adder_structural.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_structural.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder_behavioral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder_behavioral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_behavioral-half_adder_behavioral " "Found design unit 1: half_adder_behavioral-half_adder_behavioral" {  } { { "half_adder_behavioral.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_behavioral.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806288 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_behavioral " "Found entity 1: half_adder_behavioral" {  } { { "half_adder_behavioral.vhd" "" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_behavioral.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1645462806288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1645462806288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_adder " "Elaborating entity \"four_bit_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1645462806370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder full_adder:fa1 " "Elaborating entity \"full_adder\" for hierarchy \"full_adder:fa1\"" {  } { { "four_bit_adder.vhd" "fa1" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/four_bit_adder.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645462806444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_structural full_adder:fa1\|half_adder_structural:h1 " "Elaborating entity \"half_adder_structural\" for hierarchy \"full_adder:fa1\|half_adder_structural:h1\"" {  } { { "full_adder.vhd" "h1" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/full_adder.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645462806452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_xor full_adder:fa1\|half_adder_structural:h1\|my_xor:u1 " "Elaborating entity \"my_xor\" for hierarchy \"full_adder:fa1\|half_adder_structural:h1\|my_xor:u1\"" {  } { { "half_adder_structural.vhd" "u1" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_structural.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645462806468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_and full_adder:fa1\|half_adder_structural:h1\|my_and:u2 " "Elaborating entity \"my_and\" for hierarchy \"full_adder:fa1\|half_adder_structural:h1\|my_and:u2\"" {  } { { "half_adder_structural.vhd" "u2" { Text "C:/altera/13.0sp1/DSD/Exercise2_template_restored/half_adder_structural.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1645462806485 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1645462807601 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1645462807601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "24 " "Implemented 24 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1645462807803 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1645462807803 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1645462807803 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1645462807803 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1645462807828 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 21 18:00:07 2022 " "Processing ended: Mon Feb 21 18:00:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1645462807828 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1645462807828 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1645462807828 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1645462807828 ""}
