// Seed: 1883478167
module module_0 (
    input tri id_0,
    input tri id_1
);
  logic id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  tri0  id_0
    , id_7,
    input  uwire id_1,
    inout  tri   id_2,
    input  wire  id_3,
    input  uwire id_4,
    output logic id_5
);
  always_ff @(posedge -1 or posedge -1'b0 && 1 && 1 && id_1) begin : LABEL_0
    id_5 = id_3;
    if (-1) begin : LABEL_1
      disable id_8;
    end
    if (1) begin : LABEL_2
      if (1) begin : LABEL_3
        id_5 <= id_0;
        assign id_7 = (1) == "";
      end else id_5 <= id_3 == id_4;
    end
  end
  localparam id_9 = 1 >= 1;
  wire id_10;
  module_0 modCall_1 (
      id_2,
      id_1
  );
endmodule
