#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu May 25 16:21:41 2017
# Process ID: 20569
# Current directory: /home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/design_1_div32p2_0_0_synth_1
# Command line: vivado -log design_1_div32p2_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_div32p2_0_0.tcl
# Log file: /home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/design_1_div32p2_0_0_synth_1/design_1_div32p2_0_0.vds
# Journal file: /home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/design_1_div32p2_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_div32p2_0_0.tcl -notrace
Command: synth_design -top design_1_div32p2_0_0 -part xc7a35ticsg324-1L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20574 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1072.461 ; gain = 137.082 ; free physical = 8270 ; free virtual = 27903
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_div32p2_0_0' [/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_div32p2_0_0/synth/design_1_div32p2_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'div32p2' [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:3]
INFO: [Synth 8-638] synthesizing module 'div16' [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:34]
INFO: [Synth 8-638] synthesizing module 'div8' [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:45]
INFO: [Synth 8-638] synthesizing module 'div4' [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:56]
INFO: [Synth 8-638] synthesizing module 'div2' [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:67]
INFO: [Synth 8-638] synthesizing module 'div1' [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:78]
INFO: [Synth 8-256] done synthesizing module 'div1' (1#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:78]
INFO: [Synth 8-256] done synthesizing module 'div2' (2#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:67]
INFO: [Synth 8-256] done synthesizing module 'div4' (3#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:56]
INFO: [Synth 8-256] done synthesizing module 'div8' (4#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:45]
INFO: [Synth 8-256] done synthesizing module 'div16' (5#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:34]
INFO: [Synth 8-256] done synthesizing module 'div32p2' (6#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task6/dividerp2.v:3]
INFO: [Synth 8-256] done synthesizing module 'design_1_div32p2_0_0' (7#1) [/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.srcs/sources_1/bd/design_1/ip/design_1_div32p2_0_0/synth/design_1_div32p2_0_0.v:56]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1112.938 ; gain = 177.559 ; free physical = 8228 ; free virtual = 27861
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1112.938 ; gain = 177.559 ; free physical = 8227 ; free virtual = 27860
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1427.949 ; gain = 1.000 ; free physical = 8071 ; free virtual = 27703
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.949 ; gain = 492.570 ; free physical = 8068 ; free virtual = 27700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.949 ; gain = 492.570 ; free physical = 8068 ; free virtual = 27700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.949 ; gain = 492.570 ; free physical = 8068 ; free virtual = 27700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1427.949 ; gain = 492.570 ; free physical = 8065 ; free virtual = 27697
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 32    
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module div1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     65 Bit       Adders := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
Module div32p2 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[0]' (FDR) to 'inst/x_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[1]' (FDR) to 'inst/x_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[2]' (FDR) to 'inst/x_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[3]' (FDR) to 'inst/x_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[4]' (FDR) to 'inst/x_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[5]' (FDR) to 'inst/x_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[6]' (FDR) to 'inst/x_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[7]' (FDR) to 'inst/x_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[8]' (FDR) to 'inst/x_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[9]' (FDR) to 'inst/x_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[10]' (FDR) to 'inst/x_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[11]' (FDR) to 'inst/x_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[12]' (FDR) to 'inst/x_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[13]' (FDR) to 'inst/x_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/x_reg_reg[14]' (FDR) to 'inst/x_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/x_reg_reg[15] )
INFO: [Synth 8-3332] Sequential element (inst/x_reg_reg[15]) is unused and will be removed from module design_1_div32p2_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1427.953 ; gain = 492.574 ; free physical = 8032 ; free virtual = 27665
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1431.949 ; gain = 496.570 ; free physical = 7971 ; free virtual = 27604
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1432.945 ; gain = 497.566 ; free physical = 7971 ; free virtual = 27604
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1460.984 ; gain = 525.605 ; free physical = 7942 ; free virtual = 27575
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.988 ; gain = 525.609 ; free physical = 7942 ; free virtual = 27575
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.988 ; gain = 525.609 ; free physical = 7942 ; free virtual = 27575
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.988 ; gain = 525.609 ; free physical = 7942 ; free virtual = 27575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1460.988 ; gain = 525.609 ; free physical = 7943 ; free virtual = 27575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1460.988 ; gain = 525.609 ; free physical = 7943 ; free virtual = 27575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1460.988 ; gain = 525.609 ; free physical = 7943 ; free virtual = 27575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   288|
|2     |LUT1   |    33|
|3     |LUT2   |   124|
|4     |LUT3   |   354|
|5     |LUT4   |   866|
|6     |LUT5   |   496|
|7     |LUT6   |  1042|
|8     |FDRE   |   160|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+--------+------+
|      |Instance           |Module  |Cells |
+------+-------------------+--------+------+
|1     |top                |        |  3363|
|2     |  inst             |div32p2 |  3363|
|3     |    div16_1        |div16   |  1599|
|4     |      div8_1       |div8_27 |   566|
|5     |        div4_1     |div4_43 |   288|
|6     |          div2_1   |div2_51 |   146|
|7     |            div1_1 |div1_55 |   102|
|8     |            div1_2 |div1_56 |    44|
|9     |          div2_2   |div2_52 |   142|
|10    |            div1_1 |div1_53 |    97|
|11    |            div1_2 |div1_54 |    45|
|12    |        div4_2     |div4_44 |   278|
|13    |          div2_1   |div2_45 |   138|
|14    |            div1_1 |div1_49 |    94|
|15    |            div1_2 |div1_50 |    44|
|16    |          div2_2   |div2_46 |   140|
|17    |            div1_1 |div1_47 |    92|
|18    |            div1_2 |div1_48 |    48|
|19    |      div8_2       |div8_28 |   511|
|20    |        div4_1     |div4_29 |   271|
|21    |          div2_1   |div2_37 |   134|
|22    |            div1_1 |div1_41 |    87|
|23    |            div1_2 |div1_42 |    47|
|24    |          div2_2   |div2_38 |   137|
|25    |            div1_1 |div1_39 |    85|
|26    |            div1_2 |div1_40 |    52|
|27    |        div4_2     |div4_30 |   240|
|28    |          div2_1   |div2_31 |   138|
|29    |            div1_1 |div1_35 |    90|
|30    |            div1_2 |div1_36 |    48|
|31    |          div2_2   |div2_32 |   102|
|32    |            div1_1 |div1_33 |    84|
|33    |            div1_2 |div1_34 |    18|
|34    |    div16_2        |div16_0 |  1599|
|35    |      div8_1       |div8    |   566|
|36    |        div4_1     |div4_13 |   288|
|37    |          div2_1   |div2_21 |   146|
|38    |            div1_1 |div1_25 |   102|
|39    |            div1_2 |div1_26 |    44|
|40    |          div2_2   |div2_22 |   142|
|41    |            div1_1 |div1_23 |    97|
|42    |            div1_2 |div1_24 |    45|
|43    |        div4_2     |div4_14 |   278|
|44    |          div2_1   |div2_15 |   138|
|45    |            div1_1 |div1_19 |    94|
|46    |            div1_2 |div1_20 |    44|
|47    |          div2_2   |div2_16 |   140|
|48    |            div1_1 |div1_17 |    92|
|49    |            div1_2 |div1_18 |    48|
|50    |      div8_2       |div8_1  |   511|
|51    |        div4_1     |div4    |   271|
|52    |          div2_1   |div2_7  |   134|
|53    |            div1_1 |div1_11 |    87|
|54    |            div1_2 |div1_12 |    47|
|55    |          div2_2   |div2_8  |   137|
|56    |            div1_1 |div1_9  |    85|
|57    |            div1_2 |div1_10 |    52|
|58    |        div4_2     |div4_2  |   240|
|59    |          div2_1   |div2    |   138|
|60    |            div1_1 |div1_5  |    90|
|61    |            div1_2 |div1_6  |    48|
|62    |          div2_2   |div2_3  |   102|
|63    |            div1_1 |div1    |    84|
|64    |            div1_2 |div1_4  |    18|
+------+-------------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1460.988 ; gain = 525.609 ; free physical = 7943 ; free virtual = 27575
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1460.988 ; gain = 130.512 ; free physical = 7943 ; free virtual = 27575
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1460.992 ; gain = 525.613 ; free physical = 7943 ; free virtual = 27575
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 288 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1460.992 ; gain = 458.109 ; free physical = 7943 ; free virtual = 27575
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/design_1_div32p2_0_0_synth_1/design_1_div32p2_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 63 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/tansei/Desktop/hardware_kadai/verilog/Task6/Divider_p2/Divider_p2.runs/design_1_div32p2_0_0_synth_1/design_1_div32p2_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1485.000 ; gain = 0.000 ; free physical = 7937 ; free virtual = 27574
INFO: [Common 17-206] Exiting Vivado at Thu May 25 16:22:18 2017...
