

================================================================
== Vitis HLS Report for 'maxpool2d'
================================================================
* Date:           Tue Nov 26 16:15:48 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.816 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1185|     1185|  11.850 us|  11.850 us|  1185|  1185|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |     1183|     1183|         9|          1|          1|  1176|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     797|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      90|    -|
|Register         |        -|     -|     637|     160|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|     637|    1047|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_3ns_10ns_5ns_12_4_1_U19  |mac_muladd_3ns_10ns_5ns_12_4_1  |  i0 + i1 * i2|
    |mac_muladd_3ns_8ns_4ns_10_4_1_U20   |mac_muladd_3ns_8ns_4ns_10_4_1   |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln32_2_fu_246_p2      |         +|   0|  0|  10|           3|           1|
    |add_ln32_fu_228_p2        |         +|   0|  0|  18|          11|           1|
    |add_ln33_2_fu_268_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln33_fu_411_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln34_fu_346_p2        |         +|   0|  0|  12|           4|           1|
    |add_ln38_2_fu_571_p2      |         +|   0|  0|  20|          13|          13|
    |add_ln38_fu_509_p2        |         +|   0|  0|  20|          13|          13|
    |add_ln44_fu_596_p2        |         +|   0|  0|  18|          11|          11|
    |empty_37_fu_496_p2        |         -|   0|  0|  18|          11|          11|
    |empty_40_fu_561_p2        |         -|   0|  0|  18|          11|          11|
    |empty_fu_384_p2           |         -|   0|  0|  16|           9|           9|
    |p_mid13_fu_448_p2         |         -|   0|  0|  16|           9|           9|
    |and_ln33_fu_311_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln39_10_fu_821_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_11_fu_904_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_12_fu_910_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln39_7_fu_726_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln39_8_fu_732_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln39_9_fu_815_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln39_fu_642_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln32_fu_222_p2       |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln33_fu_240_p2       |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln34_fu_305_p2       |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln39_14_fu_630_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_15_fu_690_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_16_fu_696_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_17_fu_708_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_18_fu_714_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_19_fu_779_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_20_fu_785_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_21_fu_797_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_22_fu_803_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_23_fu_868_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_24_fu_874_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_25_fu_886_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_26_fu_892_p2    |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln39_fu_624_p2       |      icmp|   0|  0|  15|           8|           2|
    |empty_39_fu_531_p2        |        or|   0|  0|   5|           5|           1|
    |or_ln33_fu_317_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln38_2_fu_582_p2       |        or|   0|  0|  13|           1|          13|
    |or_ln38_fu_520_p2         |        or|   0|  0|  13|           1|          13|
    |or_ln39_10_fu_809_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_11_fu_880_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_12_fu_898_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln39_7_fu_702_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln39_8_fu_720_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln39_9_fu_791_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln39_fu_636_p2         |        or|   0|  0|   2|           1|           1|
    |output_r_d0               |    select|   0|  0|  32|           1|          32|
    |select_ln33_10_fu_454_p3  |    select|   0|  0|   8|           1|           9|
    |select_ln33_11_fu_465_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln33_12_fu_274_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln33_5_fu_252_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln33_6_fu_397_p3   |    select|   0|  0|   5|           1|           1|
    |select_ln33_7_fu_404_p3   |    select|   0|  0|   8|           1|           1|
    |select_ln33_8_fu_322_p3   |    select|   0|  0|   4|           1|           1|
    |select_ln33_9_fu_425_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln33_fu_390_p3     |    select|   0|  0|   4|           1|           1|
    |select_ln39_4_fu_738_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln39_5_fu_827_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln39_fu_648_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |xor_ln33_fu_300_p2        |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 797|         385|         325|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_f_load                 |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten36_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|    8|         16|
    |f_fu_106                                |   9|          2|    3|          6|
    |i_fu_98                                 |   9|          2|    4|          8|
    |indvar_flatten36_fu_110                 |   9|          2|   11|         22|
    |indvar_flatten_fu_102                   |   9|          2|    8|         16|
    |j_fu_94                                 |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   54|        108|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |add_ln44_reg_1040                    |  11|   0|   11|          0|
    |and_ln33_reg_1003                    |   1|   0|    1|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg     |   1|   0|    1|          0|
    |f_fu_106                             |   3|   0|    3|          0|
    |i_fu_98                              |   4|   0|    4|          0|
    |icmp_ln32_reg_980                    |   1|   0|    1|          0|
    |icmp_ln33_reg_984                    |   1|   0|    1|          0|
    |indvar_flatten36_fu_110              |  11|   0|   11|          0|
    |indvar_flatten_fu_102                |   8|   0|    8|          0|
    |input_load_4_reg_1052                |  32|   0|   32|          0|
    |input_load_4_reg_1052_pp0_iter5_reg  |  32|   0|   32|          0|
    |input_load_5_reg_1059                |  32|   0|   32|          0|
    |input_load_6_reg_1066                |  32|   0|   32|          0|
    |input_load_reg_1045                  |  32|   0|   32|          0|
    |j_fu_94                              |   4|   0|    4|          0|
    |select_ln39_4_reg_1080               |  32|   0|   32|          0|
    |select_ln39_5_reg_1087               |  32|   0|   32|          0|
    |select_ln39_reg_1073                 |  32|   0|   32|          0|
    |add_ln44_reg_1040                    |  64|  32|   11|          0|
    |icmp_ln32_reg_980                    |  64|  32|    1|          0|
    |icmp_ln33_reg_984                    |  64|  32|    1|          0|
    |input_load_5_reg_1059                |  64|  32|   32|          0|
    |input_load_6_reg_1066                |  64|  32|   32|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 637| 160|  394|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_413_p_din0    |  out|   32|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_413_p_din1    |  out|   32|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_413_p_opcode  |  out|    5|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_413_p_dout0   |   in|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_413_p_ce      |  out|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_417_p_din0    |  out|   32|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_417_p_din1    |  out|   32|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_417_p_opcode  |  out|    5|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_417_p_dout0   |   in|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_417_p_ce      |  out|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_421_p_din0    |  out|   32|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_421_p_din1    |  out|   32|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_421_p_opcode  |  out|    5|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_421_p_dout0   |   in|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_421_p_ce      |  out|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_425_p_din0    |  out|   32|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_425_p_din1    |  out|   32|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_425_p_opcode  |  out|    5|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_425_p_dout0   |   in|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|grp_fu_425_p_ce      |  out|    1|  ap_ctrl_hs|     maxpool2d|  return value|
|input_r_address0     |  out|   13|   ap_memory|       input_r|         array|
|input_r_ce0          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address1     |  out|   13|   ap_memory|       input_r|         array|
|input_r_ce1          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q1           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address2     |  out|   13|   ap_memory|       input_r|         array|
|input_r_ce2          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q2           |   in|   32|   ap_memory|       input_r|         array|
|input_r_address3     |  out|   13|   ap_memory|       input_r|         array|
|input_r_ce3          |  out|    1|   ap_memory|       input_r|         array|
|input_r_q3           |   in|   32|   ap_memory|       input_r|         array|
|output_r_address0    |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0         |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0          |  out|   32|   ap_memory|      output_r|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 15 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten36 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.40ns)   --->   "%store_ln32 = store i11 0, i11 %indvar_flatten36" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 17 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 18 [1/1] (0.40ns)   --->   "%store_ln32 = store i3 0, i3 %f" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 18 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%store_ln32 = store i8 0, i8 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 19 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 20 [1/1] (0.40ns)   --->   "%store_ln32 = store i4 0, i4 %i" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln32 = store i4 0, i4 %j" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_36_4" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 22 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten36_load = load i11 %indvar_flatten36" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 23 'load' 'indvar_flatten36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.75ns)   --->   "%icmp_ln32 = icmp_eq  i11 %indvar_flatten36_load, i11 1176" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 24 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.75ns)   --->   "%add_ln32 = add i11 %indvar_flatten36_load, i11 1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 25 'add' 'add_ln32' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc41, void %for.end43" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 26 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i8 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 27 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f_load = load i3 %f" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 28 'load' 'f_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.70ns)   --->   "%icmp_ln33 = icmp_eq  i8 %indvar_flatten_load, i8 196" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 29 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.61ns)   --->   "%add_ln32_2 = add i3 %f_load, i3 1" [lenet_proj/lenet_support_1.cpp:32]   --->   Operation 30 'add' 'add_ln32_2' <Predicate = (!icmp_ln32)> <Delay = 0.61> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.18ns)   --->   "%select_ln33_5 = select i1 %icmp_ln33, i3 %add_ln32_2, i3 %f_load" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 31 'select' 'select_ln33_5' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i3 %select_ln33_5" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 32 'zext' 'zext_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 33 [3/3] (0.94ns) (grouped into DSP with root node empty_38)   --->   "%mul_ln33 = mul i12 %zext_ln33, i12 784" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 33 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln33_1 = zext i3 %select_ln33_5" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 34 'zext' 'zext_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_1 : Operation 35 [3/3] (0.94ns) (grouped into DSP with root node add_ln44_3)   --->   "%mul_ln33_1 = mul i10 %zext_ln33_1, i10 196" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 35 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln33_2 = add i8 %indvar_flatten_load, i8 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 36 'add' 'add_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.36ns)   --->   "%select_ln33_12 = select i1 %icmp_ln33, i8 1, i8 %add_ln33_2" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 37 'select' 'select_ln33_12' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.40ns)   --->   "%store_ln34 = store i11 %add_ln32, i11 %indvar_flatten36" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 38 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_1 : Operation 39 [1/1] (0.40ns)   --->   "%store_ln34 = store i3 %select_ln33_5, i3 %f" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_1 : Operation 40 [1/1] (0.40ns)   --->   "%store_ln34 = store i8 %select_ln33_12, i8 %indvar_flatten" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 40 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>

State 2 <SV = 1> <Delay = 0.94>
ST_2 : Operation 41 [2/3] (0.94ns) (grouped into DSP with root node empty_38)   --->   "%mul_ln33 = mul i12 %zext_ln33, i12 784" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 41 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 42 [2/3] (0.94ns) (grouped into DSP with root node add_ln44_3)   --->   "%mul_ln33_1 = mul i10 %zext_ln33_1, i10 196" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 42 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.94> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.36>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 43 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 44 [1/3] (0.00ns) (grouped into DSP with root node empty_38)   --->   "%mul_ln33 = mul i12 %zext_ln33, i12 784" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 44 'mul' 'mul_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node add_ln44_3)   --->   "%mul_ln33_1 = mul i10 %zext_ln33_1, i10 196" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 45 'mul' 'mul_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node and_ln33)   --->   "%xor_ln33 = xor i1 %icmp_ln33, i1 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 46 'xor' 'xor_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.72ns)   --->   "%icmp_ln34 = icmp_eq  i4 %j_load, i4 14" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 47 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln33 = and i1 %icmp_ln34, i1 %xor_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 48 'and' 'and_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_8)   --->   "%or_ln33 = or i1 %and_ln33, i1 %icmp_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 49 'or' 'or_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.25ns) (out node of the LUT)   --->   "%select_ln33_8 = select i1 %or_ln33, i4 0, i4 %j_load" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 50 'select' 'select_ln33_8' <Predicate = (!icmp_ln32)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%j_cast13 = zext i4 %select_ln33_8" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 51 'zext' 'j_cast13' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln33_8, i1 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 52 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%p_cast5 = zext i5 %tmp_3" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 53 'zext' 'p_cast5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.54ns) (root node of the DSP)   --->   "%empty_38 = add i12 %p_cast5, i12 %mul_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 54 'add' 'empty_38' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [2/2] (0.54ns) (root node of the DSP)   --->   "%add_ln44_3 = add i10 %mul_ln33_1, i10 %j_cast13" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 55 'add' 'add_ln44_3' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 56 [1/1] (0.72ns)   --->   "%add_ln34 = add i4 %select_ln33_8, i4 1" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 56 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.40ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %j" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 57 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>

State 4 <SV = 3> <Delay = 3.70>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%i_8 = load i4 %i"   --->   Operation 58 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_8, i1 0"   --->   Operation 59 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast = zext i5 %tmp"   --->   Operation 60 'zext' 'p_cast' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %i_8, i4 0"   --->   Operation 61 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl"   --->   Operation 62 'zext' 'p_shl_cast' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.70ns)   --->   "%empty = sub i9 %p_shl_cast, i9 %p_cast"   --->   Operation 63 'sub' 'empty' <Predicate = (!icmp_ln33 & !and_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 64 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.18ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i4 0, i4 %i_8" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 65 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_9)   --->   "%select_ln33_6 = select i1 %icmp_ln33, i5 0, i5 %tmp" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 66 'select' 'select_ln33_6' <Predicate = (!icmp_ln32 & !and_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln44)   --->   "%select_ln33_7 = select i1 %icmp_ln33, i9 0, i9 %empty" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 67 'select' 'select_ln33_7' <Predicate = (!icmp_ln32 & !and_ln33)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.72ns)   --->   "%add_ln33 = add i4 %select_ln33, i4 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 68 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln33, i1 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 69 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.19ns) (out node of the LUT)   --->   "%select_ln33_9 = select i1 %and_ln33, i5 %p_mid1, i5 %select_ln33_6" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 70 'select' 'select_ln33_9' <Predicate = (!icmp_ln32)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i5 %p_mid1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 71 'zext' 'p_cast_mid1' <Predicate = (!icmp_ln32 & and_ln33)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln33, i4 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 72 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln32 & and_ln33)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i8 %p_shl_mid1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 73 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln32 & and_ln33)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.70ns)   --->   "%p_mid13 = sub i9 %p_shl_cast_mid1, i9 %p_cast_mid1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 74 'sub' 'p_mid13' <Predicate = (!icmp_ln32 & and_ln33)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln44)   --->   "%select_ln33_10 = select i1 %and_ln33, i9 %p_mid13, i9 %select_ln33_7" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 75 'select' 'select_ln33_10' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln44)   --->   "%select_ln33_13_cast = sext i9 %select_ln33_10" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 76 'sext' 'select_ln33_13_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.18ns)   --->   "%select_ln33_11 = select i1 %and_ln33, i4 %add_ln33, i4 %select_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 77 'select' 'select_ln33_11' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln33_11, i6 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 78 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl2_0_cast = zext i10 %p_shl2" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 79 'zext' 'p_shl2_0_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln33_11, i3 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 80 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%p_shl3_0_cast = zext i7 %p_shl3" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 81 'zext' 'p_shl3_0_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.73ns)   --->   "%empty_37 = sub i11 %p_shl2_0_cast, i11 %p_shl3_0_cast" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 82 'sub' 'empty_37' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%p_cast8 = sext i11 %empty_37" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 83 'sext' 'p_cast8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 84 [1/2] (0.54ns) (root node of the DSP)   --->   "%empty_38 = add i12 %p_cast5, i12 %mul_ln33" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 84 'add' 'empty_38' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i12 %empty_38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 85 'zext' 'zext_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.77ns)   --->   "%add_ln38 = add i13 %zext_ln38, i13 %p_cast8" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 86 'add' 'add_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i13 %add_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 87 'zext' 'zext_ln38_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_6" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 88 'getelementptr' 'input_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 89 [2/2] (1.09ns)   --->   "%input_load = load i13 %input_addr" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 89 'load' 'input_load' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln38 = or i13 %add_ln38, i13 1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 90 'or' 'or_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i13 %or_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 91 'zext' 'zext_ln38_7' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_7" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 92 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (1.09ns)   --->   "%input_load_4 = load i13 %input_addr_4" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 93 'load' 'input_load_4' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%empty_39 = or i5 %select_ln33_9, i5 1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 94 'or' 'empty_39' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_shl2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_39, i5 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 95 'bitconcatenate' 'p_shl2_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl2_1_cast = zext i10 %p_shl2_1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 96 'zext' 'p_shl2_1_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_shl3_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %empty_39, i2 0" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 97 'bitconcatenate' 'p_shl3_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl3_1_cast = zext i7 %p_shl3_1" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 98 'zext' 'p_shl3_1_cast' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.73ns)   --->   "%empty_40 = sub i11 %p_shl2_1_cast, i11 %p_shl3_1_cast" [lenet_proj/lenet_support_1.cpp:33]   --->   Operation 99 'sub' 'empty_40' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i11 %empty_40" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 100 'sext' 'sext_ln38' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln38_2 = add i13 %zext_ln38, i13 %sext_ln38" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 101 'add' 'add_ln38_2' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i13 %add_ln38_2" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 102 'zext' 'zext_ln38_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_8" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 103 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.09ns)   --->   "%input_load_5 = load i13 %input_addr_5" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 104 'load' 'input_load_5' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln38_2 = or i13 %add_ln38_2, i13 1" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 105 'or' 'or_ln38_2' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln38_9 = zext i13 %or_ln38_2" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 106 'zext' 'zext_ln38_9' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr i32 %input_r, i64 0, i64 %zext_ln38_9" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 107 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (1.09ns)   --->   "%input_load_6 = load i13 %input_addr_6" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 108 'load' 'input_load_6' <Predicate = (!icmp_ln32)> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_4 : Operation 109 [1/2] (0.54ns) (root node of the DSP)   --->   "%add_ln44_3 = add i10 %mul_ln33_1, i10 %j_cast13" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 109 'add' 'add_ln44_3' <Predicate = (!icmp_ln32)> <Delay = 0.54> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln44)   --->   "%zext_ln44 = zext i10 %add_ln44_3" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 110 'zext' 'zext_ln44' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.73ns) (out node of the LUT)   --->   "%add_ln44 = add i11 %zext_ln44, i11 %select_ln33_13_cast" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 111 'add' 'add_ln44' <Predicate = (!icmp_ln32)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.40ns)   --->   "%store_ln34 = store i4 %select_ln33_11, i4 %i" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 112 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 113 [1/2] (1.09ns)   --->   "%input_load = load i13 %input_addr" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 113 'load' 'input_load' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : [1/1] (0.59ns)   --->   Input mux for Operation 114 '%tmp_12 = fcmp_ogt  i32 %input_load, i32 -3.40282e+38'
ST_5 : Operation 114 [2/2] (1.98ns)   --->   "%tmp_12 = fcmp_ogt  i32 %input_load, i32 -3.40282e+38" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 114 'fcmp' 'tmp_12' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/2] (1.09ns)   --->   "%input_load_4 = load i13 %input_addr_4" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 115 'load' 'input_load_4' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 116 [1/2] (1.09ns)   --->   "%input_load_5 = load i13 %input_addr_5" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 116 'load' 'input_load_5' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>
ST_5 : Operation 117 [1/2] (1.09ns)   --->   "%input_load_6 = load i13 %input_addr_6" [lenet_proj/lenet_support_1.cpp:38]   --->   Operation 117 'load' 'input_load_6' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 4704> <RAM>

State 6 <SV = 5> <Delay = 5.56>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln39 = bitcast i32 %input_load" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 118 'bitcast' 'bitcast_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 119 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i32 %bitcast_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 120 'trunc' 'trunc_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.70ns)   --->   "%icmp_ln39 = icmp_ne  i8 %tmp_s, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 121 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.88ns)   --->   "%icmp_ln39_14 = icmp_eq  i23 %trunc_ln39, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 122 'icmp' 'icmp_ln39_14' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %icmp_ln39_14, i1 %icmp_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 123 'or' 'or_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/2] (2.57ns)   --->   "%tmp_12 = fcmp_ogt  i32 %input_load, i32 -3.40282e+38" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 124 'fcmp' 'tmp_12' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%and_ln39 = and i1 %or_ln39, i1 %tmp_12" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 125 'and' 'and_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %and_ln39, i32 %input_load, i32 -3.40282e+38" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 126 'select' 'select_ln39' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : [1/1] (0.59ns)   --->   Input mux for Operation 127 '%tmp_15 = fcmp_ogt  i32 %input_load_4, i32 %select_ln39'
ST_6 : Operation 127 [2/2] (1.98ns)   --->   "%tmp_15 = fcmp_ogt  i32 %input_load_4, i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 127 'fcmp' 'tmp_15' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.81>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln39_7 = bitcast i32 %input_load_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 128 'bitcast' 'bitcast_ln39_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_7, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 129 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln39_7 = trunc i32 %bitcast_ln39_7" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 130 'trunc' 'trunc_ln39_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%bitcast_ln39_8 = bitcast i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 131 'bitcast' 'bitcast_ln39_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_8, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 132 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln39_8 = trunc i32 %bitcast_ln39_8" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 133 'trunc' 'trunc_ln39_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln39_15 = icmp_ne  i8 %tmp_13, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 134 'icmp' 'icmp_ln39_15' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 135 [1/1] (0.88ns)   --->   "%icmp_ln39_16 = icmp_eq  i23 %trunc_ln39_7, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 135 'icmp' 'icmp_ln39_16' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_8)   --->   "%or_ln39_7 = or i1 %icmp_ln39_16, i1 %icmp_ln39_15" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 136 'or' 'or_ln39_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln39_17 = icmp_ne  i8 %tmp_14, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 137 'icmp' 'icmp_ln39_17' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.88ns)   --->   "%icmp_ln39_18 = icmp_eq  i23 %trunc_ln39_8, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 138 'icmp' 'icmp_ln39_18' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_8)   --->   "%or_ln39_8 = or i1 %icmp_ln39_18, i1 %icmp_ln39_17" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 139 'or' 'or_ln39_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_8)   --->   "%and_ln39_7 = and i1 %or_ln39_7, i1 %or_ln39_8" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 140 'and' 'and_ln39_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 141 [1/2] (2.57ns)   --->   "%tmp_15 = fcmp_ogt  i32 %input_load_4, i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 141 'fcmp' 'tmp_15' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 142 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln39_8 = and i1 %and_ln39_7, i1 %tmp_15" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 142 'and' 'and_ln39_8' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 143 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_4 = select i1 %and_ln39_8, i32 %input_load_4, i32 %select_ln39" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 143 'select' 'select_ln39_4' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : [1/1] (0.59ns)   --->   Input mux for Operation 144 '%tmp_18 = fcmp_ogt  i32 %input_load_5, i32 %select_ln39_4'
ST_7 : Operation 144 [2/2] (1.98ns)   --->   "%tmp_18 = fcmp_ogt  i32 %input_load_5, i32 %select_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 144 'fcmp' 'tmp_18' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.81>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln39_9 = bitcast i32 %input_load_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 145 'bitcast' 'bitcast_ln39_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_9, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 146 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln39_9 = trunc i32 %bitcast_ln39_9" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 147 'trunc' 'trunc_ln39_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln39_10 = bitcast i32 %select_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 148 'bitcast' 'bitcast_ln39_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_10, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 149 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln39_10 = trunc i32 %bitcast_ln39_10" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 150 'trunc' 'trunc_ln39_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln39_19 = icmp_ne  i8 %tmp_16, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 151 'icmp' 'icmp_ln39_19' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 152 [1/1] (0.88ns)   --->   "%icmp_ln39_20 = icmp_eq  i23 %trunc_ln39_9, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 152 'icmp' 'icmp_ln39_20' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_10)   --->   "%or_ln39_9 = or i1 %icmp_ln39_20, i1 %icmp_ln39_19" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 153 'or' 'or_ln39_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 154 [1/1] (0.70ns)   --->   "%icmp_ln39_21 = icmp_ne  i8 %tmp_17, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 154 'icmp' 'icmp_ln39_21' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 155 [1/1] (0.88ns)   --->   "%icmp_ln39_22 = icmp_eq  i23 %trunc_ln39_10, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 155 'icmp' 'icmp_ln39_22' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_10)   --->   "%or_ln39_10 = or i1 %icmp_ln39_22, i1 %icmp_ln39_21" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 156 'or' 'or_ln39_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_10)   --->   "%and_ln39_9 = and i1 %or_ln39_9, i1 %or_ln39_10" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 157 'and' 'and_ln39_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 158 [1/2] (2.57ns)   --->   "%tmp_18 = fcmp_ogt  i32 %input_load_5, i32 %select_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 158 'fcmp' 'tmp_18' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln39_10 = and i1 %and_ln39_9, i1 %tmp_18" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 159 'and' 'and_ln39_10' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_5 = select i1 %and_ln39_10, i32 %input_load_5, i32 %select_ln39_4" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 160 'select' 'select_ln39_5' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : [1/1] (0.59ns)   --->   Input mux for Operation 161 '%tmp_21 = fcmp_ogt  i32 %input_load_6, i32 %select_ln39_5'
ST_8 : Operation 161 [2/2] (1.98ns)   --->   "%tmp_21 = fcmp_ogt  i32 %input_load_6, i32 %select_ln39_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 161 'fcmp' 'tmp_21' <Predicate = true> <Delay = 1.98> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%ret_ln48 = ret" [lenet_proj/lenet_support_1.cpp:48]   --->   Operation 188 'ret' 'ret_ln48' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1176, i64 1176, i64 1176"   --->   Operation 163 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 166 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 167 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%bitcast_ln39_11 = bitcast i32 %input_load_6" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 168 'bitcast' 'bitcast_ln39_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_11, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 169 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln39_11 = trunc i32 %bitcast_ln39_11" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 170 'trunc' 'trunc_ln39_11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%bitcast_ln39_12 = bitcast i32 %select_ln39_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 171 'bitcast' 'bitcast_ln39_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln39_12, i32 23, i32 30" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 172 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln39_12 = trunc i32 %bitcast_ln39_12" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 173 'trunc' 'trunc_ln39_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.70ns)   --->   "%icmp_ln39_23 = icmp_ne  i8 %tmp_19, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 174 'icmp' 'icmp_ln39_23' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.88ns)   --->   "%icmp_ln39_24 = icmp_eq  i23 %trunc_ln39_11, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 175 'icmp' 'icmp_ln39_24' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_12)   --->   "%or_ln39_11 = or i1 %icmp_ln39_24, i1 %icmp_ln39_23" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 176 'or' 'or_ln39_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.70ns)   --->   "%icmp_ln39_25 = icmp_ne  i8 %tmp_20, i8 255" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 177 'icmp' 'icmp_ln39_25' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.88ns)   --->   "%icmp_ln39_26 = icmp_eq  i23 %trunc_ln39_12, i23 0" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 178 'icmp' 'icmp_ln39_26' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_12)   --->   "%or_ln39_12 = or i1 %icmp_ln39_26, i1 %icmp_ln39_25" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 179 'or' 'or_ln39_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node and_ln39_12)   --->   "%and_ln39_11 = and i1 %or_ln39_11, i1 %or_ln39_12" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 180 'and' 'and_ln39_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/2] (2.57ns)   --->   "%tmp_21 = fcmp_ogt  i32 %input_load_6, i32 %select_ln39_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 181 'fcmp' 'tmp_21' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.25ns) (out node of the LUT)   --->   "%and_ln39_12 = and i1 %and_ln39_11, i1 %tmp_21" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 182 'and' 'and_ln39_12' <Predicate = true> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_6 = select i1 %and_ln39_12, i32 %input_load_6, i32 %select_ln39_5" [lenet_proj/lenet_support_1.cpp:39]   --->   Operation 183 'select' 'select_ln39_6' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i11 %add_ln44" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 184 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln44_2" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 185 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (1.09ns)   --->   "%store_ln44 = store i32 %select_ln39_6, i11 %output_addr" [lenet_proj/lenet_support_1.cpp:44]   --->   Operation 186 'store' 'store_ln44' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1176> <RAM>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_36_4" [lenet_proj/lenet_support_1.cpp:34]   --->   Operation 187 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11113333333333333]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03333333333333333]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 0111000000]
i                     (alloca           ) [ 0111100000]
indvar_flatten        (alloca           ) [ 0100000000]
f                     (alloca           ) [ 0100000000]
indvar_flatten36      (alloca           ) [ 0100000000]
store_ln32            (store            ) [ 0000000000]
store_ln32            (store            ) [ 0000000000]
store_ln32            (store            ) [ 0000000000]
store_ln32            (store            ) [ 0000000000]
store_ln32            (store            ) [ 0000000000]
br_ln32               (br               ) [ 0000000000]
indvar_flatten36_load (load             ) [ 0000000000]
icmp_ln32             (icmp             ) [ 0111111110]
add_ln32              (add              ) [ 0000000000]
br_ln32               (br               ) [ 0000000000]
indvar_flatten_load   (load             ) [ 0000000000]
f_load                (load             ) [ 0000000000]
icmp_ln33             (icmp             ) [ 0111100000]
add_ln32_2            (add              ) [ 0000000000]
select_ln33_5         (select           ) [ 0000000000]
zext_ln33             (zext             ) [ 0111000000]
zext_ln33_1           (zext             ) [ 0111000000]
add_ln33_2            (add              ) [ 0000000000]
select_ln33_12        (select           ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
j_load                (load             ) [ 0000000000]
mul_ln33              (mul              ) [ 0100100000]
mul_ln33_1            (mul              ) [ 0100100000]
xor_ln33              (xor              ) [ 0000000000]
icmp_ln34             (icmp             ) [ 0000000000]
and_ln33              (and              ) [ 0100100000]
or_ln33               (or               ) [ 0000000000]
select_ln33_8         (select           ) [ 0000000000]
j_cast13              (zext             ) [ 0100100000]
tmp_3                 (bitconcatenate   ) [ 0000000000]
p_cast5               (zext             ) [ 0100100000]
add_ln34              (add              ) [ 0000000000]
store_ln34            (store            ) [ 0000000000]
i_8                   (load             ) [ 0000000000]
tmp                   (bitconcatenate   ) [ 0000000000]
p_cast                (zext             ) [ 0000000000]
p_shl                 (bitconcatenate   ) [ 0000000000]
p_shl_cast            (zext             ) [ 0000000000]
empty                 (sub              ) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
select_ln33           (select           ) [ 0000000000]
select_ln33_6         (select           ) [ 0000000000]
select_ln33_7         (select           ) [ 0000000000]
add_ln33              (add              ) [ 0000000000]
p_mid1                (bitconcatenate   ) [ 0000000000]
select_ln33_9         (select           ) [ 0000000000]
p_cast_mid1           (zext             ) [ 0000000000]
p_shl_mid1            (bitconcatenate   ) [ 0000000000]
p_shl_cast_mid1       (zext             ) [ 0000000000]
p_mid13               (sub              ) [ 0000000000]
select_ln33_10        (select           ) [ 0000000000]
select_ln33_13_cast   (sext             ) [ 0000000000]
select_ln33_11        (select           ) [ 0000000000]
p_shl2                (bitconcatenate   ) [ 0000000000]
p_shl2_0_cast         (zext             ) [ 0000000000]
p_shl3                (bitconcatenate   ) [ 0000000000]
p_shl3_0_cast         (zext             ) [ 0000000000]
empty_37              (sub              ) [ 0000000000]
p_cast8               (sext             ) [ 0000000000]
empty_38              (add              ) [ 0000000000]
zext_ln38             (zext             ) [ 0000000000]
add_ln38              (add              ) [ 0000000000]
zext_ln38_6           (zext             ) [ 0000000000]
input_addr            (getelementptr    ) [ 0100010000]
or_ln38               (or               ) [ 0000000000]
zext_ln38_7           (zext             ) [ 0000000000]
input_addr_4          (getelementptr    ) [ 0100010000]
empty_39              (or               ) [ 0000000000]
p_shl2_1              (bitconcatenate   ) [ 0000000000]
p_shl2_1_cast         (zext             ) [ 0000000000]
p_shl3_1              (bitconcatenate   ) [ 0000000000]
p_shl3_1_cast         (zext             ) [ 0000000000]
empty_40              (sub              ) [ 0000000000]
sext_ln38             (sext             ) [ 0000000000]
add_ln38_2            (add              ) [ 0000000000]
zext_ln38_8           (zext             ) [ 0000000000]
input_addr_5          (getelementptr    ) [ 0100010000]
or_ln38_2             (or               ) [ 0000000000]
zext_ln38_9           (zext             ) [ 0000000000]
input_addr_6          (getelementptr    ) [ 0100010000]
add_ln44_3            (add              ) [ 0000000000]
zext_ln44             (zext             ) [ 0000000000]
add_ln44              (add              ) [ 0100011111]
store_ln34            (store            ) [ 0000000000]
input_load            (load             ) [ 0100001000]
input_load_4          (load             ) [ 0100001100]
input_load_5          (load             ) [ 0100001110]
input_load_6          (load             ) [ 0100001111]
bitcast_ln39          (bitcast          ) [ 0000000000]
tmp_s                 (partselect       ) [ 0000000000]
trunc_ln39            (trunc            ) [ 0000000000]
icmp_ln39             (icmp             ) [ 0000000000]
icmp_ln39_14          (icmp             ) [ 0000000000]
or_ln39               (or               ) [ 0000000000]
tmp_12                (fcmp             ) [ 0000000000]
and_ln39              (and              ) [ 0000000000]
select_ln39           (select           ) [ 0100000100]
bitcast_ln39_7        (bitcast          ) [ 0000000000]
tmp_13                (partselect       ) [ 0000000000]
trunc_ln39_7          (trunc            ) [ 0000000000]
bitcast_ln39_8        (bitcast          ) [ 0000000000]
tmp_14                (partselect       ) [ 0000000000]
trunc_ln39_8          (trunc            ) [ 0000000000]
icmp_ln39_15          (icmp             ) [ 0000000000]
icmp_ln39_16          (icmp             ) [ 0000000000]
or_ln39_7             (or               ) [ 0000000000]
icmp_ln39_17          (icmp             ) [ 0000000000]
icmp_ln39_18          (icmp             ) [ 0000000000]
or_ln39_8             (or               ) [ 0000000000]
and_ln39_7            (and              ) [ 0000000000]
tmp_15                (fcmp             ) [ 0000000000]
and_ln39_8            (and              ) [ 0000000000]
select_ln39_4         (select           ) [ 0100000010]
bitcast_ln39_9        (bitcast          ) [ 0000000000]
tmp_16                (partselect       ) [ 0000000000]
trunc_ln39_9          (trunc            ) [ 0000000000]
bitcast_ln39_10       (bitcast          ) [ 0000000000]
tmp_17                (partselect       ) [ 0000000000]
trunc_ln39_10         (trunc            ) [ 0000000000]
icmp_ln39_19          (icmp             ) [ 0000000000]
icmp_ln39_20          (icmp             ) [ 0000000000]
or_ln39_9             (or               ) [ 0000000000]
icmp_ln39_21          (icmp             ) [ 0000000000]
icmp_ln39_22          (icmp             ) [ 0000000000]
or_ln39_10            (or               ) [ 0000000000]
and_ln39_9            (and              ) [ 0000000000]
tmp_18                (fcmp             ) [ 0000000000]
and_ln39_10           (and              ) [ 0000000000]
select_ln39_5         (select           ) [ 0100000001]
specloopname_ln0      (specloopname     ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
specloopname_ln0      (specloopname     ) [ 0000000000]
specpipeline_ln0      (specpipeline     ) [ 0000000000]
specloopname_ln34     (specloopname     ) [ 0000000000]
bitcast_ln39_11       (bitcast          ) [ 0000000000]
tmp_19                (partselect       ) [ 0000000000]
trunc_ln39_11         (trunc            ) [ 0000000000]
bitcast_ln39_12       (bitcast          ) [ 0000000000]
tmp_20                (partselect       ) [ 0000000000]
trunc_ln39_12         (trunc            ) [ 0000000000]
icmp_ln39_23          (icmp             ) [ 0000000000]
icmp_ln39_24          (icmp             ) [ 0000000000]
or_ln39_11            (or               ) [ 0000000000]
icmp_ln39_25          (icmp             ) [ 0000000000]
icmp_ln39_26          (icmp             ) [ 0000000000]
or_ln39_12            (or               ) [ 0000000000]
and_ln39_11           (and              ) [ 0000000000]
tmp_21                (fcmp             ) [ 0000000000]
and_ln39_12           (and              ) [ 0000000000]
select_ln39_6         (select           ) [ 0000000000]
zext_ln44_2           (zext             ) [ 0000000000]
output_addr           (getelementptr    ) [ 0000000000]
store_ln44            (store            ) [ 0000000000]
br_ln34               (br               ) [ 0000000000]
ret_ln48              (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="f_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="indvar_flatten36_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten36/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="input_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="13" slack="0"/>
<pin id="118" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_access_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="13" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="13" slack="2147483647"/>
<pin id="127" dir="0" index="5" bw="32" slack="0"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="8" bw="13" slack="0"/>
<pin id="131" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="132" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="12" bw="13" slack="2147483647"/>
<pin id="135" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="125" dir="1" index="3" bw="32" slack="3"/>
<pin id="129" dir="1" index="7" bw="32" slack="2"/>
<pin id="133" dir="1" index="11" bw="32" slack="1"/>
<pin id="137" dir="1" index="15" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 input_load_4/4 input_load_5/4 input_load_6/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="input_addr_4_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="13" slack="0"/>
<pin id="143" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_4/4 "/>
</bind>
</comp>

<comp id="147" class="1004" name="input_addr_5_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="13" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_5/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_addr_6_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="13" slack="0"/>
<pin id="159" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr_6/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="output_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="11" slack="0"/>
<pin id="167" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln44_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="0"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/9 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="2"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="3"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_21/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln32_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="11" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="store_ln32_store_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln32_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln32_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln32_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvar_flatten36_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten36_load/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln32_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="0" index="1" bw="11" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln32_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="f_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="3" slack="0"/>
<pin id="239" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln33_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln32_2_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_2/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln33_5_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="3" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_5/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln33_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln33_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="3" slack="0"/>
<pin id="266" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln33_1/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln33_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_2/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="select_ln33_12_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="8" slack="0"/>
<pin id="277" dir="0" index="2" bw="8" slack="0"/>
<pin id="278" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_12/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln34_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="11" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln34_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="3" slack="0"/>
<pin id="289" dir="0" index="1" bw="3" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln34_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="j_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="2"/>
<pin id="299" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="xor_ln33_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="2"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln33/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln34_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="4" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/3 "/>
</bind>
</comp>

<comp id="311" class="1004" name="and_ln33_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln33/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln33_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="2"/>
<pin id="320" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln33_8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="4" slack="0"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_8/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="j_cast13_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast13/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="4" slack="0"/>
<pin id="337" dir="0" index="2" bw="1" slack="0"/>
<pin id="338" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_cast5_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="5" slack="0"/>
<pin id="344" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast5/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln34_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln34_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="4" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="2"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_8_load_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="3"/>
<pin id="359" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="0" index="1" bw="4" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_cast_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_shl_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="4" slack="0"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_shl_cast_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="0"/>
<pin id="382" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="empty_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="0" index="1" bw="5" slack="0"/>
<pin id="387" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="select_ln33_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="3"/>
<pin id="392" dir="0" index="1" bw="4" slack="0"/>
<pin id="393" dir="0" index="2" bw="4" slack="0"/>
<pin id="394" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="select_ln33_6_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="3"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_6/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln33_7_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="3"/>
<pin id="406" dir="0" index="1" bw="9" slack="0"/>
<pin id="407" dir="0" index="2" bw="9" slack="0"/>
<pin id="408" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_7/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln33_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_mid1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="5" slack="0"/>
<pin id="419" dir="0" index="1" bw="4" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid1/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln33_9_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="5" slack="0"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_9/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_cast_mid1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="5" slack="0"/>
<pin id="434" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_shl_mid1_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="8" slack="0"/>
<pin id="438" dir="0" index="1" bw="4" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/4 "/>
</bind>
</comp>

<comp id="444" class="1004" name="p_shl_cast_mid1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="0"/>
<pin id="446" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="p_mid13_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="0" index="1" bw="5" slack="0"/>
<pin id="451" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid13/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln33_10_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="9" slack="0"/>
<pin id="457" dir="0" index="2" bw="9" slack="0"/>
<pin id="458" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_10/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="select_ln33_13_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="0"/>
<pin id="463" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="select_ln33_13_cast/4 "/>
</bind>
</comp>

<comp id="465" class="1004" name="select_ln33_11_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="1"/>
<pin id="467" dir="0" index="1" bw="4" slack="0"/>
<pin id="468" dir="0" index="2" bw="4" slack="0"/>
<pin id="469" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_11/4 "/>
</bind>
</comp>

<comp id="472" class="1004" name="p_shl2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="10" slack="0"/>
<pin id="474" dir="0" index="1" bw="4" slack="0"/>
<pin id="475" dir="0" index="2" bw="1" slack="0"/>
<pin id="476" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="480" class="1004" name="p_shl2_0_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="10" slack="0"/>
<pin id="482" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_0_cast/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="p_shl3_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="0" index="1" bw="4" slack="0"/>
<pin id="487" dir="0" index="2" bw="1" slack="0"/>
<pin id="488" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/4 "/>
</bind>
</comp>

<comp id="492" class="1004" name="p_shl3_0_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_0_cast/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="empty_37_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="0" index="1" bw="7" slack="0"/>
<pin id="499" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_37/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="p_cast8_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="11" slack="0"/>
<pin id="504" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast8/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln38_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="12" slack="0"/>
<pin id="508" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln38_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="12" slack="0"/>
<pin id="511" dir="0" index="1" bw="11" slack="0"/>
<pin id="512" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln38_6_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="13" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_6/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="or_ln38_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="13" slack="0"/>
<pin id="522" dir="0" index="1" bw="13" slack="0"/>
<pin id="523" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln38_7_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="13" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_7/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="empty_39_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="5" slack="0"/>
<pin id="534" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_39/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="p_shl2_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="5" slack="0"/>
<pin id="540" dir="0" index="2" bw="1" slack="0"/>
<pin id="541" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_1/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="p_shl2_1_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_1_cast/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_shl3_1_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="7" slack="0"/>
<pin id="551" dir="0" index="1" bw="5" slack="0"/>
<pin id="552" dir="0" index="2" bw="1" slack="0"/>
<pin id="553" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_1/4 "/>
</bind>
</comp>

<comp id="557" class="1004" name="p_shl3_1_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="7" slack="0"/>
<pin id="559" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_1_cast/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="empty_40_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="10" slack="0"/>
<pin id="563" dir="0" index="1" bw="7" slack="0"/>
<pin id="564" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_40/4 "/>
</bind>
</comp>

<comp id="567" class="1004" name="sext_ln38_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="11" slack="0"/>
<pin id="569" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln38/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln38_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="12" slack="0"/>
<pin id="573" dir="0" index="1" bw="11" slack="0"/>
<pin id="574" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="zext_ln38_8_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="13" slack="0"/>
<pin id="579" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_8/4 "/>
</bind>
</comp>

<comp id="582" class="1004" name="or_ln38_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="13" slack="0"/>
<pin id="584" dir="0" index="1" bw="13" slack="0"/>
<pin id="585" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38_2/4 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln38_9_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="13" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38_9/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln44_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="10" slack="0"/>
<pin id="595" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="596" class="1004" name="add_ln44_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="10" slack="0"/>
<pin id="598" dir="0" index="1" bw="9" slack="0"/>
<pin id="599" dir="1" index="2" bw="11" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/4 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln34_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="4" slack="0"/>
<pin id="604" dir="0" index="1" bw="4" slack="3"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="bitcast_ln39_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="1"/>
<pin id="609" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39/6 "/>
</bind>
</comp>

<comp id="610" class="1004" name="tmp_s_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="0" index="3" bw="6" slack="0"/>
<pin id="615" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="620" class="1004" name="trunc_ln39_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/6 "/>
</bind>
</comp>

<comp id="624" class="1004" name="icmp_ln39_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="8" slack="0"/>
<pin id="626" dir="0" index="1" bw="8" slack="0"/>
<pin id="627" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/6 "/>
</bind>
</comp>

<comp id="630" class="1004" name="icmp_ln39_14_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="23" slack="0"/>
<pin id="632" dir="0" index="1" bw="23" slack="0"/>
<pin id="633" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_14/6 "/>
</bind>
</comp>

<comp id="636" class="1004" name="or_ln39_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="0" index="1" bw="1" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39/6 "/>
</bind>
</comp>

<comp id="642" class="1004" name="and_ln39_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="1" slack="0"/>
<pin id="645" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/6 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln39_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="0" index="2" bw="32" slack="0"/>
<pin id="652" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39/6 "/>
</bind>
</comp>

<comp id="656" class="1004" name="bitcast_ln39_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="2"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_7/7 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_13_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="0"/>
<pin id="661" dir="0" index="1" bw="32" slack="0"/>
<pin id="662" dir="0" index="2" bw="6" slack="0"/>
<pin id="663" dir="0" index="3" bw="6" slack="0"/>
<pin id="664" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln39_7_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_7/7 "/>
</bind>
</comp>

<comp id="673" class="1004" name="bitcast_ln39_8_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_8/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_14_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="8" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="0" index="2" bw="6" slack="0"/>
<pin id="680" dir="0" index="3" bw="6" slack="0"/>
<pin id="681" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="686" class="1004" name="trunc_ln39_8_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="0"/>
<pin id="688" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_8/7 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln39_15_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="0"/>
<pin id="692" dir="0" index="1" bw="8" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_15/7 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln39_16_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="23" slack="0"/>
<pin id="698" dir="0" index="1" bw="23" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_16/7 "/>
</bind>
</comp>

<comp id="702" class="1004" name="or_ln39_7_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="1" slack="0"/>
<pin id="705" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_7/7 "/>
</bind>
</comp>

<comp id="708" class="1004" name="icmp_ln39_17_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="0"/>
<pin id="710" dir="0" index="1" bw="8" slack="0"/>
<pin id="711" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_17/7 "/>
</bind>
</comp>

<comp id="714" class="1004" name="icmp_ln39_18_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="23" slack="0"/>
<pin id="716" dir="0" index="1" bw="23" slack="0"/>
<pin id="717" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_18/7 "/>
</bind>
</comp>

<comp id="720" class="1004" name="or_ln39_8_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="1" slack="0"/>
<pin id="722" dir="0" index="1" bw="1" slack="0"/>
<pin id="723" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_8/7 "/>
</bind>
</comp>

<comp id="726" class="1004" name="and_ln39_7_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="1" slack="0"/>
<pin id="728" dir="0" index="1" bw="1" slack="0"/>
<pin id="729" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_7/7 "/>
</bind>
</comp>

<comp id="732" class="1004" name="and_ln39_8_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="1" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_8/7 "/>
</bind>
</comp>

<comp id="738" class="1004" name="select_ln39_4_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="0"/>
<pin id="740" dir="0" index="1" bw="32" slack="2"/>
<pin id="741" dir="0" index="2" bw="32" slack="1"/>
<pin id="742" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_4/7 "/>
</bind>
</comp>

<comp id="745" class="1004" name="bitcast_ln39_9_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="3"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_9/8 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_16_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="8" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="0"/>
<pin id="751" dir="0" index="2" bw="6" slack="0"/>
<pin id="752" dir="0" index="3" bw="6" slack="0"/>
<pin id="753" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="758" class="1004" name="trunc_ln39_9_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="32" slack="0"/>
<pin id="760" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_9/8 "/>
</bind>
</comp>

<comp id="762" class="1004" name="bitcast_ln39_10_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="32" slack="1"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_10/8 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_17_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="8" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="0"/>
<pin id="768" dir="0" index="2" bw="6" slack="0"/>
<pin id="769" dir="0" index="3" bw="6" slack="0"/>
<pin id="770" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/8 "/>
</bind>
</comp>

<comp id="775" class="1004" name="trunc_ln39_10_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="0"/>
<pin id="777" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_10/8 "/>
</bind>
</comp>

<comp id="779" class="1004" name="icmp_ln39_19_fu_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="8" slack="0"/>
<pin id="781" dir="0" index="1" bw="8" slack="0"/>
<pin id="782" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_19/8 "/>
</bind>
</comp>

<comp id="785" class="1004" name="icmp_ln39_20_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="23" slack="0"/>
<pin id="787" dir="0" index="1" bw="23" slack="0"/>
<pin id="788" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_20/8 "/>
</bind>
</comp>

<comp id="791" class="1004" name="or_ln39_9_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="1" slack="0"/>
<pin id="793" dir="0" index="1" bw="1" slack="0"/>
<pin id="794" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_9/8 "/>
</bind>
</comp>

<comp id="797" class="1004" name="icmp_ln39_21_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="8" slack="0"/>
<pin id="799" dir="0" index="1" bw="8" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_21/8 "/>
</bind>
</comp>

<comp id="803" class="1004" name="icmp_ln39_22_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="23" slack="0"/>
<pin id="805" dir="0" index="1" bw="23" slack="0"/>
<pin id="806" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_22/8 "/>
</bind>
</comp>

<comp id="809" class="1004" name="or_ln39_10_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="1" slack="0"/>
<pin id="812" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_10/8 "/>
</bind>
</comp>

<comp id="815" class="1004" name="and_ln39_9_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="0"/>
<pin id="817" dir="0" index="1" bw="1" slack="0"/>
<pin id="818" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_9/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="and_ln39_10_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="1" slack="0"/>
<pin id="823" dir="0" index="1" bw="1" slack="0"/>
<pin id="824" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_10/8 "/>
</bind>
</comp>

<comp id="827" class="1004" name="select_ln39_5_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="1" slack="0"/>
<pin id="829" dir="0" index="1" bw="32" slack="3"/>
<pin id="830" dir="0" index="2" bw="32" slack="1"/>
<pin id="831" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_5/8 "/>
</bind>
</comp>

<comp id="834" class="1004" name="bitcast_ln39_11_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="4"/>
<pin id="836" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_11/9 "/>
</bind>
</comp>

<comp id="837" class="1004" name="tmp_19_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="8" slack="0"/>
<pin id="839" dir="0" index="1" bw="32" slack="0"/>
<pin id="840" dir="0" index="2" bw="6" slack="0"/>
<pin id="841" dir="0" index="3" bw="6" slack="0"/>
<pin id="842" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/9 "/>
</bind>
</comp>

<comp id="847" class="1004" name="trunc_ln39_11_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="32" slack="0"/>
<pin id="849" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_11/9 "/>
</bind>
</comp>

<comp id="851" class="1004" name="bitcast_ln39_12_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="1"/>
<pin id="853" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln39_12/9 "/>
</bind>
</comp>

<comp id="854" class="1004" name="tmp_20_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="8" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="0" index="2" bw="6" slack="0"/>
<pin id="858" dir="0" index="3" bw="6" slack="0"/>
<pin id="859" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="trunc_ln39_12_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="0"/>
<pin id="866" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_12/9 "/>
</bind>
</comp>

<comp id="868" class="1004" name="icmp_ln39_23_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="8" slack="0"/>
<pin id="870" dir="0" index="1" bw="8" slack="0"/>
<pin id="871" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_23/9 "/>
</bind>
</comp>

<comp id="874" class="1004" name="icmp_ln39_24_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="23" slack="0"/>
<pin id="876" dir="0" index="1" bw="23" slack="0"/>
<pin id="877" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_24/9 "/>
</bind>
</comp>

<comp id="880" class="1004" name="or_ln39_11_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="1" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_11/9 "/>
</bind>
</comp>

<comp id="886" class="1004" name="icmp_ln39_25_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="8" slack="0"/>
<pin id="888" dir="0" index="1" bw="8" slack="0"/>
<pin id="889" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_25/9 "/>
</bind>
</comp>

<comp id="892" class="1004" name="icmp_ln39_26_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="23" slack="0"/>
<pin id="894" dir="0" index="1" bw="23" slack="0"/>
<pin id="895" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39_26/9 "/>
</bind>
</comp>

<comp id="898" class="1004" name="or_ln39_12_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="0"/>
<pin id="900" dir="0" index="1" bw="1" slack="0"/>
<pin id="901" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln39_12/9 "/>
</bind>
</comp>

<comp id="904" class="1004" name="and_ln39_11_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_11/9 "/>
</bind>
</comp>

<comp id="910" class="1004" name="and_ln39_12_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="1" slack="0"/>
<pin id="912" dir="0" index="1" bw="1" slack="0"/>
<pin id="913" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_12/9 "/>
</bind>
</comp>

<comp id="916" class="1004" name="select_ln39_6_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="1" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="4"/>
<pin id="919" dir="0" index="2" bw="32" slack="1"/>
<pin id="920" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln39_6/9 "/>
</bind>
</comp>

<comp id="923" class="1004" name="zext_ln44_2_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="11" slack="5"/>
<pin id="925" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/9 "/>
</bind>
</comp>

<comp id="927" class="1007" name="grp_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="3" slack="0"/>
<pin id="929" dir="0" index="1" bw="10" slack="0"/>
<pin id="930" dir="0" index="2" bw="5" slack="0"/>
<pin id="931" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33/1 empty_38/3 "/>
</bind>
</comp>

<comp id="936" class="1007" name="grp_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="3" slack="0"/>
<pin id="938" dir="0" index="1" bw="8" slack="0"/>
<pin id="939" dir="0" index="2" bw="4" slack="0"/>
<pin id="940" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln33_1/1 add_ln44_3/3 "/>
</bind>
</comp>

<comp id="945" class="1005" name="j_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="4" slack="0"/>
<pin id="947" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="952" class="1005" name="i_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="4" slack="0"/>
<pin id="954" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="959" class="1005" name="indvar_flatten_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="8" slack="0"/>
<pin id="961" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="966" class="1005" name="f_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="3" slack="0"/>
<pin id="968" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="973" class="1005" name="indvar_flatten36_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="11" slack="0"/>
<pin id="975" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten36 "/>
</bind>
</comp>

<comp id="980" class="1005" name="icmp_ln32_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="1" slack="1"/>
<pin id="982" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln32 "/>
</bind>
</comp>

<comp id="984" class="1005" name="icmp_ln33_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="2"/>
<pin id="986" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="993" class="1005" name="zext_ln33_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="12" slack="1"/>
<pin id="995" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33 "/>
</bind>
</comp>

<comp id="998" class="1005" name="zext_ln33_1_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="10" slack="1"/>
<pin id="1000" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln33_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="and_ln33_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="1" slack="1"/>
<pin id="1005" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln33 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="j_cast13_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="10" slack="1"/>
<pin id="1012" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_cast13 "/>
</bind>
</comp>

<comp id="1015" class="1005" name="p_cast5_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="12" slack="1"/>
<pin id="1017" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="p_cast5 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="input_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="13" slack="1"/>
<pin id="1022" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="1025" class="1005" name="input_addr_4_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="13" slack="1"/>
<pin id="1027" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_4 "/>
</bind>
</comp>

<comp id="1030" class="1005" name="input_addr_5_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="13" slack="1"/>
<pin id="1032" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_5 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="input_addr_6_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="13" slack="1"/>
<pin id="1037" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr_6 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="add_ln44_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="11" slack="5"/>
<pin id="1042" dir="1" index="1" bw="11" slack="5"/>
</pin_list>
<bind>
<opset="add_ln44 "/>
</bind>
</comp>

<comp id="1045" class="1005" name="input_load_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="32" slack="1"/>
<pin id="1047" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="1052" class="1005" name="input_load_4_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="1"/>
<pin id="1054" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load_4 "/>
</bind>
</comp>

<comp id="1059" class="1005" name="input_load_5_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="32" slack="2"/>
<pin id="1061" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="input_load_5 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="input_load_6_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="3"/>
<pin id="1068" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="input_load_6 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="select_ln39_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="select_ln39_4_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_4 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="select_ln39_5_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="32" slack="1"/>
<pin id="1089" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln39_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="58" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="138"><net_src comp="114" pin="3"/><net_sink comp="121" pin=8"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="58" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="139" pin="3"/><net_sink comp="121" pin=5"/></net>

<net id="152"><net_src comp="0" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="58" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="121" pin=2"/></net>

<net id="160"><net_src comp="0" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="58" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="155" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="168"><net_src comp="2" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="121" pin="15"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="10" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="12" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="12" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="234" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="237" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="240" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="246" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="237" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="252" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="234" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="240" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="26" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="268" pin="2"/><net_sink comp="274" pin=2"/></net>

<net id="286"><net_src comp="228" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="252" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="274" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="304"><net_src comp="28" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="297" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="30" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="300" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="12" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="297" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="340"><net_src comp="322" pin="3"/><net_sink comp="334" pin=1"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="345"><net_src comp="334" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="322" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="365"><net_src comp="32" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="357" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="34" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="360" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="38" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="357" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="379"><net_src comp="12" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="383"><net_src comp="372" pin="3"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="380" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="368" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="12" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="396"><net_src comp="357" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="402"><net_src comp="48" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="403"><net_src comp="360" pin="3"/><net_sink comp="397" pin=2"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="410"><net_src comp="384" pin="2"/><net_sink comp="404" pin=2"/></net>

<net id="415"><net_src comp="390" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="36" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="422"><net_src comp="32" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="411" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="430"><net_src comp="417" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="431"><net_src comp="397" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="435"><net_src comp="417" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="441"><net_src comp="38" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="411" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="12" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="432" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="460"><net_src comp="404" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="464"><net_src comp="454" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="470"><net_src comp="411" pin="2"/><net_sink comp="465" pin=1"/></net>

<net id="471"><net_src comp="390" pin="3"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="52" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="465" pin="3"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="54" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="483"><net_src comp="472" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="489"><net_src comp="56" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="465" pin="3"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="8" pin="0"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="480" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="496" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="502" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="524"><net_src comp="509" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="60" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="535"><net_src comp="425" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="62" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="542"><net_src comp="64" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="48" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="548"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="66" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="531" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="556"><net_src comp="68" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="549" pin="3"/><net_sink comp="557" pin=0"/></net>

<net id="565"><net_src comp="545" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="557" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="561" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="575"><net_src comp="506" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="576"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="580"><net_src comp="571" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="586"><net_src comp="571" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="60" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="591"><net_src comp="582" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="600"><net_src comp="593" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="461" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="465" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="616"><net_src comp="72" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="607" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="74" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="76" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="607" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="610" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="78" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="620" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="80" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="630" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="624" pin="2"/><net_sink comp="636" pin=1"/></net>

<net id="646"><net_src comp="636" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="176" pin="2"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="642" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="70" pin="0"/><net_sink comp="648" pin=2"/></net>

<net id="655"><net_src comp="648" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="665"><net_src comp="72" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="656" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="74" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="76" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="672"><net_src comp="656" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="682"><net_src comp="72" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="673" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="684"><net_src comp="74" pin="0"/><net_sink comp="676" pin=2"/></net>

<net id="685"><net_src comp="76" pin="0"/><net_sink comp="676" pin=3"/></net>

<net id="689"><net_src comp="673" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="694"><net_src comp="659" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="78" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="669" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="80" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="690" pin="2"/><net_sink comp="702" pin=1"/></net>

<net id="712"><net_src comp="676" pin="4"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="78" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="718"><net_src comp="686" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="719"><net_src comp="80" pin="0"/><net_sink comp="714" pin=1"/></net>

<net id="724"><net_src comp="714" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="725"><net_src comp="708" pin="2"/><net_sink comp="720" pin=1"/></net>

<net id="730"><net_src comp="702" pin="2"/><net_sink comp="726" pin=0"/></net>

<net id="731"><net_src comp="720" pin="2"/><net_sink comp="726" pin=1"/></net>

<net id="736"><net_src comp="726" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="182" pin="2"/><net_sink comp="732" pin=1"/></net>

<net id="743"><net_src comp="732" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="744"><net_src comp="738" pin="3"/><net_sink comp="186" pin=1"/></net>

<net id="754"><net_src comp="72" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="755"><net_src comp="745" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="74" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="757"><net_src comp="76" pin="0"/><net_sink comp="748" pin=3"/></net>

<net id="761"><net_src comp="745" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="771"><net_src comp="72" pin="0"/><net_sink comp="765" pin=0"/></net>

<net id="772"><net_src comp="762" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="773"><net_src comp="74" pin="0"/><net_sink comp="765" pin=2"/></net>

<net id="774"><net_src comp="76" pin="0"/><net_sink comp="765" pin=3"/></net>

<net id="778"><net_src comp="762" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="783"><net_src comp="748" pin="4"/><net_sink comp="779" pin=0"/></net>

<net id="784"><net_src comp="78" pin="0"/><net_sink comp="779" pin=1"/></net>

<net id="789"><net_src comp="758" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="790"><net_src comp="80" pin="0"/><net_sink comp="785" pin=1"/></net>

<net id="795"><net_src comp="785" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="779" pin="2"/><net_sink comp="791" pin=1"/></net>

<net id="801"><net_src comp="765" pin="4"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="78" pin="0"/><net_sink comp="797" pin=1"/></net>

<net id="807"><net_src comp="775" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="80" pin="0"/><net_sink comp="803" pin=1"/></net>

<net id="813"><net_src comp="803" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="814"><net_src comp="797" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="819"><net_src comp="791" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="820"><net_src comp="809" pin="2"/><net_sink comp="815" pin=1"/></net>

<net id="825"><net_src comp="815" pin="2"/><net_sink comp="821" pin=0"/></net>

<net id="826"><net_src comp="186" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="832"><net_src comp="821" pin="2"/><net_sink comp="827" pin=0"/></net>

<net id="833"><net_src comp="827" pin="3"/><net_sink comp="190" pin=1"/></net>

<net id="843"><net_src comp="72" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="844"><net_src comp="834" pin="1"/><net_sink comp="837" pin=1"/></net>

<net id="845"><net_src comp="74" pin="0"/><net_sink comp="837" pin=2"/></net>

<net id="846"><net_src comp="76" pin="0"/><net_sink comp="837" pin=3"/></net>

<net id="850"><net_src comp="834" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="860"><net_src comp="72" pin="0"/><net_sink comp="854" pin=0"/></net>

<net id="861"><net_src comp="851" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="862"><net_src comp="74" pin="0"/><net_sink comp="854" pin=2"/></net>

<net id="863"><net_src comp="76" pin="0"/><net_sink comp="854" pin=3"/></net>

<net id="867"><net_src comp="851" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="872"><net_src comp="837" pin="4"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="78" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="847" pin="1"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="80" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="874" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="868" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="854" pin="4"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="78" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="864" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="80" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="886" pin="2"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="880" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="898" pin="2"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="190" pin="2"/><net_sink comp="910" pin=1"/></net>

<net id="921"><net_src comp="910" pin="2"/><net_sink comp="916" pin=0"/></net>

<net id="922"><net_src comp="916" pin="3"/><net_sink comp="170" pin=1"/></net>

<net id="926"><net_src comp="923" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="932"><net_src comp="260" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="22" pin="0"/><net_sink comp="927" pin=1"/></net>

<net id="934"><net_src comp="342" pin="1"/><net_sink comp="927" pin=2"/></net>

<net id="935"><net_src comp="927" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="941"><net_src comp="264" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="942"><net_src comp="24" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="943"><net_src comp="330" pin="1"/><net_sink comp="936" pin=2"/></net>

<net id="944"><net_src comp="936" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="948"><net_src comp="94" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="951"><net_src comp="945" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="955"><net_src comp="98" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="957"><net_src comp="952" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="958"><net_src comp="952" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="962"><net_src comp="102" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="964"><net_src comp="959" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="965"><net_src comp="959" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="969"><net_src comp="106" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="972"><net_src comp="966" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="976"><net_src comp="110" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="978"><net_src comp="973" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="979"><net_src comp="973" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="983"><net_src comp="222" pin="2"/><net_sink comp="980" pin=0"/></net>

<net id="987"><net_src comp="240" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="990"><net_src comp="984" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="991"><net_src comp="984" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="992"><net_src comp="984" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="996"><net_src comp="260" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1001"><net_src comp="264" pin="1"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1006"><net_src comp="311" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="1013"><net_src comp="330" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="936" pin=1"/></net>

<net id="1018"><net_src comp="342" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="1023"><net_src comp="114" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="121" pin=8"/></net>

<net id="1028"><net_src comp="139" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="121" pin=5"/></net>

<net id="1033"><net_src comp="147" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="1038"><net_src comp="155" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="1043"><net_src comp="596" pin="2"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1048"><net_src comp="121" pin="15"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1055"><net_src comp="121" pin="11"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1058"><net_src comp="1052" pin="1"/><net_sink comp="738" pin=1"/></net>

<net id="1062"><net_src comp="121" pin="7"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="827" pin=1"/></net>

<net id="1069"><net_src comp="121" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="1072"><net_src comp="1066" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1076"><net_src comp="648" pin="3"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="738" pin=2"/></net>

<net id="1083"><net_src comp="738" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1086"><net_src comp="1080" pin="1"/><net_sink comp="827" pin=2"/></net>

<net id="1090"><net_src comp="827" pin="3"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="1093"><net_src comp="1087" pin="1"/><net_sink comp="916" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {9 }
 - Input state : 
	Port: maxpool2d : input_r | {4 5 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		indvar_flatten36_load : 1
		icmp_ln32 : 2
		add_ln32 : 2
		br_ln32 : 3
		indvar_flatten_load : 1
		f_load : 1
		icmp_ln33 : 2
		add_ln32_2 : 2
		select_ln33_5 : 3
		zext_ln33 : 4
		mul_ln33 : 5
		zext_ln33_1 : 4
		mul_ln33_1 : 5
		add_ln33_2 : 2
		select_ln33_12 : 3
		store_ln34 : 3
		store_ln34 : 4
		store_ln34 : 4
	State 2
	State 3
		icmp_ln34 : 1
		and_ln33 : 2
		or_ln33 : 2
		select_ln33_8 : 2
		j_cast13 : 3
		tmp_3 : 3
		p_cast5 : 4
		empty_38 : 5
		add_ln44_3 : 4
		add_ln34 : 3
		store_ln34 : 4
	State 4
		tmp : 1
		p_cast : 2
		p_shl : 1
		p_shl_cast : 2
		empty : 3
		select_ln33 : 1
		select_ln33_6 : 2
		select_ln33_7 : 4
		add_ln33 : 2
		p_mid1 : 3
		select_ln33_9 : 4
		p_cast_mid1 : 4
		p_shl_mid1 : 3
		p_shl_cast_mid1 : 4
		p_mid13 : 5
		select_ln33_10 : 6
		select_ln33_13_cast : 7
		select_ln33_11 : 3
		p_shl2 : 4
		p_shl2_0_cast : 5
		p_shl3 : 4
		p_shl3_0_cast : 5
		empty_37 : 6
		p_cast8 : 7
		zext_ln38 : 1
		add_ln38 : 8
		zext_ln38_6 : 9
		input_addr : 10
		input_load : 11
		or_ln38 : 9
		zext_ln38_7 : 9
		input_addr_4 : 10
		input_load_4 : 11
		empty_39 : 5
		p_shl2_1 : 5
		p_shl2_1_cast : 6
		p_shl3_1 : 5
		p_shl3_1_cast : 6
		empty_40 : 7
		sext_ln38 : 8
		add_ln38_2 : 9
		zext_ln38_8 : 10
		input_addr_5 : 11
		input_load_5 : 12
		or_ln38_2 : 10
		zext_ln38_9 : 10
		input_addr_6 : 11
		input_load_6 : 12
		zext_ln44 : 1
		add_ln44 : 8
		store_ln34 : 4
	State 5
		tmp_12 : 1
	State 6
		tmp_s : 1
		trunc_ln39 : 1
		icmp_ln39 : 2
		icmp_ln39_14 : 2
		or_ln39 : 3
		and_ln39 : 3
		select_ln39 : 3
		tmp_15 : 4
	State 7
		tmp_13 : 1
		trunc_ln39_7 : 1
		tmp_14 : 1
		trunc_ln39_8 : 1
		icmp_ln39_15 : 2
		icmp_ln39_16 : 2
		or_ln39_7 : 3
		icmp_ln39_17 : 2
		icmp_ln39_18 : 2
		or_ln39_8 : 3
		and_ln39_7 : 3
		and_ln39_8 : 3
		select_ln39_4 : 3
		tmp_18 : 4
	State 8
		tmp_16 : 1
		trunc_ln39_9 : 1
		tmp_17 : 1
		trunc_ln39_10 : 1
		icmp_ln39_19 : 2
		icmp_ln39_20 : 2
		or_ln39_9 : 3
		icmp_ln39_21 : 2
		icmp_ln39_22 : 2
		or_ln39_10 : 3
		and_ln39_9 : 3
		and_ln39_10 : 3
		select_ln39_5 : 3
		tmp_21 : 4
	State 9
		tmp_19 : 1
		trunc_ln39_11 : 1
		tmp_20 : 1
		trunc_ln39_12 : 1
		icmp_ln39_23 : 2
		icmp_ln39_24 : 2
		or_ln39_11 : 3
		icmp_ln39_25 : 2
		icmp_ln39_26 : 2
		or_ln39_12 : 3
		and_ln39_11 : 3
		and_ln39_12 : 3
		select_ln39_6 : 3
		output_addr : 1
		store_ln44 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln32_fu_222      |    0    |    0    |    18   |
|          |      icmp_ln33_fu_240      |    0    |    0    |    15   |
|          |      icmp_ln34_fu_305      |    0    |    0    |    12   |
|          |      icmp_ln39_fu_624      |    0    |    0    |    15   |
|          |     icmp_ln39_14_fu_630    |    0    |    0    |    30   |
|          |     icmp_ln39_15_fu_690    |    0    |    0    |    15   |
|          |     icmp_ln39_16_fu_696    |    0    |    0    |    30   |
|          |     icmp_ln39_17_fu_708    |    0    |    0    |    15   |
|   icmp   |     icmp_ln39_18_fu_714    |    0    |    0    |    30   |
|          |     icmp_ln39_19_fu_779    |    0    |    0    |    15   |
|          |     icmp_ln39_20_fu_785    |    0    |    0    |    30   |
|          |     icmp_ln39_21_fu_797    |    0    |    0    |    15   |
|          |     icmp_ln39_22_fu_803    |    0    |    0    |    30   |
|          |     icmp_ln39_23_fu_868    |    0    |    0    |    15   |
|          |     icmp_ln39_24_fu_874    |    0    |    0    |    30   |
|          |     icmp_ln39_25_fu_886    |    0    |    0    |    15   |
|          |     icmp_ln39_26_fu_892    |    0    |    0    |    30   |
|----------|----------------------------|---------|---------|---------|
|          |    select_ln33_5_fu_252    |    0    |    0    |    3    |
|          |    select_ln33_12_fu_274   |    0    |    0    |    8    |
|          |    select_ln33_8_fu_322    |    0    |    0    |    4    |
|          |     select_ln33_fu_390     |    0    |    0    |    4    |
|          |    select_ln33_6_fu_397    |    0    |    0    |    5    |
|          |    select_ln33_7_fu_404    |    0    |    0    |    8    |
|  select  |    select_ln33_9_fu_425    |    0    |    0    |    5    |
|          |    select_ln33_10_fu_454   |    0    |    0    |    8    |
|          |    select_ln33_11_fu_465   |    0    |    0    |    4    |
|          |     select_ln39_fu_648     |    0    |    0    |    32   |
|          |    select_ln39_4_fu_738    |    0    |    0    |    32   |
|          |    select_ln39_5_fu_827    |    0    |    0    |    32   |
|          |    select_ln39_6_fu_916    |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln32_fu_228      |    0    |    0    |    18   |
|          |      add_ln32_2_fu_246     |    0    |    0    |    10   |
|          |      add_ln33_2_fu_268     |    0    |    0    |    15   |
|    add   |       add_ln34_fu_346      |    0    |    0    |    12   |
|          |       add_ln33_fu_411      |    0    |    0    |    12   |
|          |       add_ln38_fu_509      |    0    |    0    |    19   |
|          |      add_ln38_2_fu_571     |    0    |    0    |    19   |
|          |       add_ln44_fu_596      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |        empty_fu_384        |    0    |    0    |    15   |
|    sub   |       p_mid13_fu_448       |    0    |    0    |    15   |
|          |       empty_37_fu_496      |    0    |    0    |    17   |
|          |       empty_40_fu_561      |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|          |       and_ln33_fu_311      |    0    |    0    |    2    |
|          |       and_ln39_fu_642      |    0    |    0    |    2    |
|          |      and_ln39_7_fu_726     |    0    |    0    |    2    |
|    and   |      and_ln39_8_fu_732     |    0    |    0    |    2    |
|          |      and_ln39_9_fu_815     |    0    |    0    |    2    |
|          |     and_ln39_10_fu_821     |    0    |    0    |    2    |
|          |     and_ln39_11_fu_904     |    0    |    0    |    2    |
|          |     and_ln39_12_fu_910     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln33_fu_317       |    0    |    0    |    2    |
|          |       or_ln38_fu_520       |    0    |    0    |    0    |
|          |       empty_39_fu_531      |    0    |    0    |    0    |
|          |      or_ln38_2_fu_582      |    0    |    0    |    0    |
|          |       or_ln39_fu_636       |    0    |    0    |    2    |
|    or    |      or_ln39_7_fu_702      |    0    |    0    |    2    |
|          |      or_ln39_8_fu_720      |    0    |    0    |    2    |
|          |      or_ln39_9_fu_791      |    0    |    0    |    2    |
|          |      or_ln39_10_fu_809     |    0    |    0    |    2    |
|          |      or_ln39_11_fu_880     |    0    |    0    |    2    |
|          |      or_ln39_12_fu_898     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|    xor   |       xor_ln33_fu_300      |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_927         |    1    |    0    |    0    |
|          |         grp_fu_936         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_176         |    0    |    0    |    0    |
|   fcmp   |         grp_fu_182         |    0    |    0    |    0    |
|          |         grp_fu_186         |    0    |    0    |    0    |
|          |         grp_fu_190         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln33_fu_260      |    0    |    0    |    0    |
|          |     zext_ln33_1_fu_264     |    0    |    0    |    0    |
|          |       j_cast13_fu_330      |    0    |    0    |    0    |
|          |       p_cast5_fu_342       |    0    |    0    |    0    |
|          |        p_cast_fu_368       |    0    |    0    |    0    |
|          |      p_shl_cast_fu_380     |    0    |    0    |    0    |
|          |     p_cast_mid1_fu_432     |    0    |    0    |    0    |
|          |   p_shl_cast_mid1_fu_444   |    0    |    0    |    0    |
|          |    p_shl2_0_cast_fu_480    |    0    |    0    |    0    |
|   zext   |    p_shl3_0_cast_fu_492    |    0    |    0    |    0    |
|          |      zext_ln38_fu_506      |    0    |    0    |    0    |
|          |     zext_ln38_6_fu_515     |    0    |    0    |    0    |
|          |     zext_ln38_7_fu_526     |    0    |    0    |    0    |
|          |    p_shl2_1_cast_fu_545    |    0    |    0    |    0    |
|          |    p_shl3_1_cast_fu_557    |    0    |    0    |    0    |
|          |     zext_ln38_8_fu_577     |    0    |    0    |    0    |
|          |     zext_ln38_9_fu_588     |    0    |    0    |    0    |
|          |      zext_ln44_fu_593      |    0    |    0    |    0    |
|          |     zext_ln44_2_fu_923     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_3_fu_334        |    0    |    0    |    0    |
|          |         tmp_fu_360         |    0    |    0    |    0    |
|          |        p_shl_fu_372        |    0    |    0    |    0    |
|          |        p_mid1_fu_417       |    0    |    0    |    0    |
|bitconcatenate|      p_shl_mid1_fu_436     |    0    |    0    |    0    |
|          |        p_shl2_fu_472       |    0    |    0    |    0    |
|          |        p_shl3_fu_484       |    0    |    0    |    0    |
|          |       p_shl2_1_fu_537      |    0    |    0    |    0    |
|          |       p_shl3_1_fu_549      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | select_ln33_13_cast_fu_461 |    0    |    0    |    0    |
|   sext   |       p_cast8_fu_502       |    0    |    0    |    0    |
|          |      sext_ln38_fu_567      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_s_fu_610        |    0    |    0    |    0    |
|          |        tmp_13_fu_659       |    0    |    0    |    0    |
|          |        tmp_14_fu_676       |    0    |    0    |    0    |
|partselect|        tmp_16_fu_748       |    0    |    0    |    0    |
|          |        tmp_17_fu_765       |    0    |    0    |    0    |
|          |        tmp_19_fu_837       |    0    |    0    |    0    |
|          |        tmp_20_fu_854       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln39_fu_620     |    0    |    0    |    0    |
|          |     trunc_ln39_7_fu_669    |    0    |    0    |    0    |
|          |     trunc_ln39_8_fu_686    |    0    |    0    |    0    |
|   trunc  |     trunc_ln39_9_fu_758    |    0    |    0    |    0    |
|          |    trunc_ln39_10_fu_775    |    0    |    0    |    0    |
|          |    trunc_ln39_11_fu_847    |    0    |    0    |    0    |
|          |    trunc_ln39_12_fu_864    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    2    |    0    |   757   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln44_reg_1040   |   11   |
|    and_ln33_reg_1003   |    1   |
|        f_reg_966       |    3   |
|        i_reg_952       |    4   |
|    icmp_ln32_reg_980   |    1   |
|    icmp_ln33_reg_984   |    1   |
|indvar_flatten36_reg_973|   11   |
| indvar_flatten_reg_959 |    8   |
|  input_addr_4_reg_1025 |   13   |
|  input_addr_5_reg_1030 |   13   |
|  input_addr_6_reg_1035 |   13   |
|   input_addr_reg_1020  |   13   |
|  input_load_4_reg_1052 |   32   |
|  input_load_5_reg_1059 |   32   |
|  input_load_6_reg_1066 |   32   |
|   input_load_reg_1045  |   32   |
|    j_cast13_reg_1010   |   10   |
|        j_reg_945       |    4   |
|    p_cast5_reg_1015    |   12   |
| select_ln39_4_reg_1080 |   32   |
| select_ln39_5_reg_1087 |   32   |
|  select_ln39_reg_1073  |   32   |
|   zext_ln33_1_reg_998  |   10   |
|    zext_ln33_reg_993   |   12   |
+------------------------+--------+
|          Total         |   364  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_121 |  p0  |   2  |  13  |   26   ||    9    |
| grp_access_fu_121 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_121 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_121 |  p8  |   2  |  13  |   26   ||    9    |
|     grp_fu_176    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_182    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_186    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_190    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_927    |  p0  |   3  |   3  |    9   ||    14   |
|     grp_fu_936    |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_936    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   403  || 4.46629 ||   104   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   757  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   104  |
|  Register |    -   |    -   |   364  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   364  |   861  |
+-----------+--------+--------+--------+--------+
