<html><head><title>uvm_memory</title><link rel="stylesheet" type="text/css" href="../../styles/main.css"><script language=JavaScript src="../../javascript/main.js"></script></head><body class="FramedContentPage" onLoad="NDOnLoad()"><script language=JavaScript><!--
if (browserType) {document.write("<div class=" + browserType + ">");if (browserVer) {document.write("<div class=" + browserVer + ">"); }}// --></script>

<!--  Generated by Natural Docs, version Development Release 01-12-2008 (1.35 base) -->
<!--  http://www.naturaldocs.org  -->

<!-- saved from url=(0026)http://www.naturaldocs.org --> 








 <!--TOP - START OF CONTENT-->
<div id=Content>


 <!--CONTENT index=0 -->
<div class="CClass"><div class=CTopic id=MainTopic><h1 class=CTitle><a name="uvm_memory" href="../../../../src/uvm_memory.svh">uvm_memory</a></h1><div class=CBody><p>uvm_memory is used to model memory, and have that modeled memory participate with the register models in order to support certain address map verification techniques (like &ldquo;shadow&rdquo; memory and randomized configurations of memory and registers).</p><p>The choice of how to model memory needs to be made carefully.&nbsp; The model of memory supported by uvm_memory is as follows. uvm_memory &ldquo;contains&rdquo; a regular verilog memory - modeled something like bit[7:0]mem[address]; or bit[31:0]mem[address]; or T mem[address];</p><p>where T is some typedef (packed struct, union, etc).</p><p>The &lsquo;mem&rsquo; field is a sparse array, which means it consumes little or no actual space until a value is written to an address.</p><p>Within a management memory space, there can be ranges.&nbsp; The ranges can either be unmanaged (holes) or managed.&nbsp; The holes are treated like &ldquo;illegal&rdquo; memory access.&nbsp; The managed ranges are treated like memory which &ldquo;could be used&rdquo;.</p>

<!--START_ND_SUMMARY index=0-->
<div class=Summary><div class=STitle>Summary</div><div class=SBorder><table border=0 cellspacing=0 cellpadding=0 class=STable>
  <!-- index=0 -->

<tr class="SClass"><td colspan=2 class=SEntry><a href="#uvm_memory" id=link1 onMouseOver="ShowTip(event, 'tt1', 'link1')" onMouseOut="HideTip('tt1')">uvm_memory</a></td></tr>
<tr class=SMain><td colspan=2 class=SWideDescription>uvm_memory is used to model memory, and have that modeled memory participate with the register models in order to support certain address map verification techniques (like &ldquo;shadow&rdquo; memory and randomized configurations of memory and registers).</td></tr>
<tr class="SHierarchy SIndent1 "><td colspan=2 class="SEntry SIndent1">Class Hierarchy</td><tr><tr class="SPrototype SIndent1"><td colspan=2 class=SDescription><div class=ClassHierarchy>
<table border=0 cellspacing=0 cellpadding=0>
<tr><td><div class=CHParent><div class=CHEntry>uvm_register#(T)</div></div></td></tr>
<tr><td><div class=CHCurrent><div class=CHEntry>uvm_memory</div></div></td></tr></table>
</div></td></tr>
<tr class="SPrototype SIndent1">
<td colspan=2 class="SEntry SIndent1">Class Declaration</td><tr><tr class="SPrototype SIndent1"><td colspan=2 class=SDescription><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters colspan=5>class uvm_memory #(</td></tr><tr><td>&nbsp;&nbsp;&nbsp;</td><td class=PType nowrap>type&nbsp;</td><td class=PParameter nowrap>T</td><td class=PDefaultValuePrefix>&nbsp;=&nbsp;</td><td class=PDefaultValue width=100%> int</td></tr><tr><td class=PAfterParameters colspan=5>) extends uvm_register#(T)</td></tr></table></td></tr></table></blockquote></td></tr>
  <!-- index=1 -->

<tr class="SGroup SIndent1"><td class=SEntry><a href="#uvm_memory.Variables" >Variables</a></td><td class=SDescription></td></tr>
  <!-- index=2 -->

<tr class="SVariable SIndent2"><td class=SEntry><a href="#uvm_memory.mem[int]" id=link2 onMouseOver="ShowTip(event, 'tt2', 'link2')" onMouseOut="HideTip('tt2')">mem[int]</a></td><td class=SDescription>A &ldquo;regular&rdquo; verilog memory implemented as an associative array (sparse array). </td></tr>
  <!-- index=3 -->

<tr class="SVariable SIndent2 SMarked"><td class=SEntry><a href="#uvm_memory.ranges" id=link3 onMouseOver="ShowTip(event, 'tt3', 'link3')" onMouseOut="HideTip('tt3')">ranges</a></td><td class=SDescription>This is the list of managed (and unmanaged) addresses. </td></tr>
  <!-- index=4 -->

<tr class="SVariable SIndent2"><td class=SEntry><a href="#uvm_memory.start_address" id=link4 onMouseOver="ShowTip(event, 'tt4', 'link4')" onMouseOut="HideTip('tt4')">start_address</a></td><td class=SDescription>The first legal address to use in this memory.</td></tr>
  <!-- index=5 -->

<tr class="SVariable SIndent2 SMarked"><td class=SEntry><a href="#uvm_memory.end_address" id=link5 onMouseOver="ShowTip(event, 'tt5', 'link5')" onMouseOut="HideTip('tt5')">end_address</a></td><td class=SDescription>The last legal address to use in this memory.</td></tr>
  <!-- index=6 -->

<tr class="SGroup SIndent1"><td class=SEntry><a href="#uvm_memory.Methods" >Methods</a></td><td class=SDescription></td></tr>
  <!-- index=7 -->

<tr class="SMethod SIndent2"><td class=SEntry><a href="#uvm_memory.mem_poke" id=link6 onMouseOver="ShowTip(event, 'tt6', 'link6')" onMouseOut="HideTip('tt6')">mem_poke()</a></td><td class=SDescription>&ldquo;Write&rdquo; to the actual memory using address (addr) and data (d).</td></tr>
  <!-- index=8 -->

<tr class="SMethod SIndent2 SMarked"><td class=SEntry><a href="#uvm_memory.mem_peek" id=link7 onMouseOver="ShowTip(event, 'tt7', 'link7')" onMouseOut="HideTip('tt7')">mem_peek()</a></td><td class=SDescription>&ldquo;Read&rdquo; from the actual memory using address (addr). </td></tr>
  <!-- index=9 -->

<tr class="SMethod SIndent2"><td class=SEntry><a href="#uvm_memory.mem_poke_bytes" id=link8 onMouseOver="ShowTip(event, 'tt8', 'link8')" onMouseOut="HideTip('tt8')">mem_poke_bytes()</a></td><td class=SDescription>Given an address (addr) and an array of bytes, write those bytes into the memory, starting at the address supplied.</td></tr>
  <!-- index=10 -->

<tr class="SMethod SIndent2 SMarked"><td class=SEntry><a href="#uvm_memory.mem_peek_bytes" id=link9 onMouseOver="ShowTip(event, 'tt9', 'link9')" onMouseOut="HideTip('tt9')">mem_peek_bytes()</a></td><td class=SDescription>Given an address (addr) and a number of bytes to read, return a list of bytes (nbytes long) starting from the address supplied.</td></tr>
  <!-- index=11 -->

<tr class="SMethod SIndent2"><td class=SEntry><a href="#uvm_memory.bus_read" id=link10 onMouseOver="ShowTip(event, 'tt10', 'link10')" onMouseOut="HideTip('tt10')">bus_read()</a></td><td class=SDescription></td></tr></table></div></div><!--END_ND_SUMMARY--></div></div></div>




 <!--CONTENT index=1 -->
<div class="CGroup"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.Variables" href="../../../../src/uvm_memory.svh">Variables</a></h3></div></div>




 <!--CONTENT index=2 -->
<div class="CVariable"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.mem[int]" href="../../../../src/uvm_memory.svh">mem[int]</a></h3><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td>T mem[int]</td></tr></table></blockquote><div class=CBody><p>A &ldquo;regular&rdquo; verilog memory implemented as an associative array (sparse array).&nbsp; Each memory location is of type &lsquo;T&rsquo;.&nbsp; Normal access to this memory is to use mem_peek() and mem_poke().</p></div></div></div>




 <!--CONTENT index=3 -->
<div class="CVariable"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.ranges" href="../../../../src/uvm_memory.svh">ranges</a></h3><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td>uvm_memory_ranges ranges</td></tr></table></blockquote><div class=CBody><p>This is the list of managed (and unmanaged) addresses.&nbsp; In a future release &lsquo;ranges&rsquo; will be &lsquo;rand&rsquo;.</p></div></div></div>




 <!--CONTENT index=4 -->
<div class="CVariable"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.start_address" href="../../../../src/uvm_memory.svh">start_address</a></h3><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td>address_t start_address</td></tr></table></blockquote><div class=CBody><p>The first legal address to use in this memory.</p></div></div></div>




 <!--CONTENT index=5 -->
<div class="CVariable"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.end_address" href="../../../../src/uvm_memory.svh">end_address</a></h3><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td>address_t end_address</td></tr></table></blockquote><div class=CBody><p>The last legal address to use in this memory.</p></div></div></div>




 <!--CONTENT index=6 -->
<div class="CGroup"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.Methods" href="../../../../src/uvm_memory.svh">Methods</a></h3></div></div>




 <!--CONTENT index=7 -->
<div class="CMethod"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.mem_poke" href="../../../../src/uvm_memory.svh">mem_poke()</a></h3><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>function void mem_poke(</td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>addr,</td></tr><tr><td></td><td class=PType nowrap>T&nbsp;</td><td class=PParameter nowrap>d</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote><div class=CBody><p>&rdquo;Write&rdquo; to the actual memory using address (addr) and data (d).</p></div></div></div>




 <!--CONTENT index=8 -->
<div class="CMethod"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.mem_peek" href="../../../../src/uvm_memory.svh">mem_peek()</a></h3><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>function T mem_peek(</td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>addr</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote><div class=CBody><p>&rdquo;Read&rdquo; from the actual memory using address (addr).&nbsp; Return the value read.</p></div></div></div>




 <!--CONTENT index=9 -->
<div class="CMethod"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.mem_poke_bytes" href="../../../../src/uvm_memory.svh">mem_poke_bytes()</a></h3><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>virtual function void mem_poke_bytes(</td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>addr,</td></tr><tr><td></td><td class=PType nowrap>bytearray_t&nbsp;</td><td class=PParameter nowrap>d</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote><div class=CBody><p>Given an address (addr) and an array of bytes, write those bytes into the memory, starting at the address supplied.</p></div></div></div>




 <!--CONTENT index=10 -->
<div class="CMethod"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.mem_peek_bytes" href="../../../../src/uvm_memory.svh">mem_peek_bytes()</a></h3><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>virtual function void mem_peek_bytes(</td><td class=PTypePrefix nowrap>output&nbsp;</td><td class=PType nowrap>bytearray_t&nbsp;</td><td class=PParameter nowrap>d,</td></tr><tr><td></td><td class=PTypePrefix nowrap>input&nbsp;</td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>addr,</td></tr><tr><td></td><td class=PTypePrefix nowrap></td><td class=PType nowrap>int&nbsp;</td><td class=PParameter nowrap>nbytes</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote><div class=CBody><p>Given an address (addr) and a number of bytes to read, return a list of bytes (nbytes long) starting from the address supplied.</p></div></div></div>




 <!--CONTENT index=11 -->
<div class="CMethod"><div class=CTopic><h3 class=CTitle><a name="uvm_memory.bus_read" href="../../../../src/uvm_memory.svh">bus_read()</a></h3><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>virtual function void bus_read(</td><td class=PType nowrap>bytearray_t&nbsp;</td><td class=PParameter nowrap>read_data,</td><td class=PDefaultValuePrefix>&nbsp;&nbsp;</td><td class=PDefaultValue width=100%></td></tr><tr><td></td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>address</td><td class=PDefaultValuePrefix>&nbsp;=&nbsp;</td><td class=PDefaultValue width=100%> 0</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote><div class=CBody></div></div></div>

</div><!--Content-->



<!--START_ND_TOOLTIPS-->
<div class=CToolTip id="tt1"><div class=CClass><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>class uvm_memory #(</td><td class=PType nowrap>type&nbsp;</td><td class=PParameter nowrap>T</td><td class=PDefaultValuePrefix>&nbsp;=&nbsp;</td><td class=PDefaultValue width=100%> int</td><td class=PAfterParameters nowrap>) extends uvm_register#(T)</td></tr></table></td></tr></table></blockquote>uvm_memory is used to model memory, and have that modeled memory participate with the register models in order to support certain address map verification techniques (like &ldquo;shadow&rdquo; memory and randomized configurations of memory and registers).</div></div><div class=CToolTip id="tt2"><div class=CVariable><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td>T mem[int]</td></tr></table></blockquote>A &ldquo;regular&rdquo; verilog memory implemented as an associative array (sparse array). </div></div><div class=CToolTip id="tt3"><div class=CVariable><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td>uvm_memory_ranges ranges</td></tr></table></blockquote>This is the list of managed (and unmanaged) addresses. </div></div><div class=CToolTip id="tt4"><div class=CVariable><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td>address_t start_address</td></tr></table></blockquote>The first legal address to use in this memory.</div></div><div class=CToolTip id="tt5"><div class=CVariable><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td>address_t end_address</td></tr></table></blockquote>The last legal address to use in this memory.</div></div><div class=CToolTip id="tt6"><div class=CMethod><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>function void mem_poke(</td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>addr,</td></tr><tr><td></td><td class=PType nowrap>T&nbsp;</td><td class=PParameter nowrap>d</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote>&ldquo;Write&rdquo; to the actual memory using address (addr) and data (d).</div></div><div class=CToolTip id="tt7"><div class=CMethod><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>function T mem_peek(</td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>addr</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote>&ldquo;Read&rdquo; from the actual memory using address (addr). </div></div><div class=CToolTip id="tt8"><div class=CMethod><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>virtual function void mem_poke_bytes(</td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>addr,</td></tr><tr><td></td><td class=PType nowrap>bytearray_t&nbsp;</td><td class=PParameter nowrap>d</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote>Given an address (addr) and an array of bytes, write those bytes into the memory, starting at the address supplied.</div></div><div class=CToolTip id="tt9"><div class=CMethod><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>virtual function void mem_peek_bytes(</td><td class=PTypePrefix nowrap>output&nbsp;</td><td class=PType nowrap>bytearray_t&nbsp;</td><td class=PParameter nowrap>d,</td></tr><tr><td></td><td class=PTypePrefix nowrap>input&nbsp;</td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>addr,</td></tr><tr><td></td><td class=PTypePrefix nowrap></td><td class=PType nowrap>int&nbsp;</td><td class=PParameter nowrap>nbytes</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote>Given an address (addr) and a number of bytes to read, return a list of bytes (nbytes long) starting from the address supplied.</div></div><div class=CToolTip id="tt10"><div class=CMethod><blockquote><table border=0 cellspacing=0 cellpadding=0 class=Prototype><tr><td><table border=0 cellspacing=0 cellpadding=0><tr><td class=PBeforeParameters nowrap>virtual function void bus_read(</td><td class=PType nowrap>bytearray_t&nbsp;</td><td class=PParameter nowrap>read_data,</td><td class=PDefaultValuePrefix>&nbsp;&nbsp;</td><td class=PDefaultValue width=100%></td></tr><tr><td></td><td class=PType nowrap>address_t&nbsp;</td><td class=PParameter nowrap>address</td><td class=PDefaultValuePrefix>&nbsp;=&nbsp;</td><td class=PDefaultValue width=100%> 0</td><td class=PAfterParameters nowrap>)</td></tr></table></td></tr></table></blockquote></div></div><!--END_ND_TOOLTIPS-->

<script language=JavaScript><!--
if (browserType) {if (browserVer) {document.write("</div>"); }document.write("</div>");}// --></script></body></html>