{
  "name": "core_arch::x86::avx512f::_mm256_mask_shuffle_pd",
  "safe": false,
  "callees": {
    "core_arch::x86::avx::_mm256_shuffle_pd": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shuffles double-precision (64-bit) floating-point elements within 128-bit\n lanes using the control in `imm8`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_shuffle_pd)\n",
      "adt": {
        "core_arch::x86::__m256d": "Constructor"
      }
    },
    "core_arch::x86::__m256d::as_f64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f64x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256d": [
      "Plain"
    ],
    "core_arch::simd::f64x4": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm256_mask_shuffle_pd"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:24216:1: 24227:2",
  "src": "pub fn _mm256_mask_shuffle_pd<const MASK: i32>(\n    src: __m256d,\n    k: __mmask8,\n    a: __m256d,\n    b: __m256d,\n) -> __m256d {\n    unsafe {\n        static_assert_uimm_bits!(MASK, 8);\n        let r = _mm256_shuffle_pd::<MASK>(a, b);\n        transmute(simd_select_bitmask(k, r.as_f64x4(), src.as_f64x4()))\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_mask_shuffle_pd(_1: core_arch::x86::__m256d, _2: u8, _3: core_arch::x86::__m256d, _4: core_arch::x86::__m256d) -> core_arch::x86::__m256d {\n    let mut _0: core_arch::x86::__m256d;\n    let  _5: core_arch::x86::__m256d;\n    let mut _6: core_arch::simd::f64x4;\n    let mut _7: core_arch::simd::f64x4;\n    let mut _8: core_arch::simd::f64x4;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    debug b => _4;\n    debug r => _5;\n    bb0: {\n        _5 = core_arch::x86::avx::_mm256_shuffle_pd::<MASK>(_3, _4) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = core_arch::x86::__m256d::as_f64x4(_5) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_8);\n        _8 = core_arch::x86::__m256d::as_f64x4(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _6 = intrinsics::simd::simd_select_bitmask::<u8, core_arch::simd::f64x4>(_2, move _7, move _8) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_8);\n        StorageDead(_7);\n        _0 = move _6 as core_arch::x86::__m256d;\n        StorageDead(_6);\n        return;\n    }\n}\n",
  "doc": " Shuffle double-precision (64-bit) floating-point elements within 128-bit lanes using the control in imm8, and store the results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_shuffle_pd&expand=5187)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}