{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 13 20:08:04 2019 " "Info: Processing started: Sun Oct 13 20:08:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp71494 -c exp71494 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp71494 -c exp71494 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } } { "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartusii 9.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register 74194:inst\|39 74194:inst\|40 340.02 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 340.02 MHz between source register \"74194:inst\|39\" and destination register \"74194:inst\|40\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.538 ns + Longest register register " "Info: + Longest register to register delay is 1.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst\|39 1 REG LCFF_X13_Y1_N21 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y1_N21; Fanout = 4; REG Node = '74194:inst\|39'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.370 ns) 0.845 ns 74194:inst\|36~0 2 COMB LCCOMB_X13_Y1_N2 1 " "Info: 2: + IC(0.475 ns) + CELL(0.370 ns) = 0.845 ns; Loc. = LCCOMB_X13_Y1_N2; Fanout = 1; COMB Node = '74194:inst\|36~0'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { 74194:inst|39 74194:inst|36~0 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 1.430 ns 74194:inst\|36~1 3 COMB LCCOMB_X13_Y1_N18 1 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 1.430 ns; Loc. = LCCOMB_X13_Y1_N18; Fanout = 1; COMB Node = '74194:inst\|36~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { 74194:inst|36~0 74194:inst|36~1 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.538 ns 74194:inst\|40 4 REG LCFF_X13_Y1_N19 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.538 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst\|40'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst|36~1 74194:inst|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 44.47 % ) " "Info: Total cell delay = 0.684 ns ( 44.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.854 ns ( 55.53 % ) " "Info: Total interconnect delay = 0.854 ns ( 55.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { 74194:inst|39 74194:inst|36~0 74194:inst|36~1 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.538 ns" { 74194:inst|39 {} 74194:inst|36~0 {} 74194:inst|36~1 {} 74194:inst|40 {} } { 0.000ns 0.475ns 0.379ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.771 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.771 ns 74194:inst\|40 3 REG LCFF_X13_Y1_N19 4 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst\|40'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.09 % ) " "Info: Total cell delay = 1.776 ns ( 64.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 35.91 % ) " "Info: Total interconnect delay = 0.995 ns ( 35.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|40 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.771 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.771 ns 74194:inst\|39 3 REG LCFF_X13_Y1_N21 4 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N21; Fanout = 4; REG Node = '74194:inst\|39'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.09 % ) " "Info: Total cell delay = 1.776 ns ( 64.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 35.91 % ) " "Info: Total interconnect delay = 0.995 ns ( 35.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|39 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|40 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|39 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 544 848 912 624 "39" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { 74194:inst|39 74194:inst|36~0 74194:inst|36~1 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "1.538 ns" { 74194:inst|39 {} 74194:inst|36~0 {} 74194:inst|36~1 {} 74194:inst|40 {} } { 0.000ns 0.475ns 0.379ns 0.000ns } { 0.000ns 0.370ns 0.206ns 0.108ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|40 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|39 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|39 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { 74194:inst|40 {} } {  } {  } "" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "74194:inst\|40 s1 clk 6.753 ns register " "Info: tsu for register \"74194:inst\|40\" (data pin = \"s1\", clock pin = \"clk\") is 6.753 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.564 ns + Longest pin register " "Info: + Longest pin to register delay is 9.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.964 ns) 0.964 ns s1 1 PIN PIN_71 6 " "Info: 1: + IC(0.000 ns) + CELL(0.964 ns) = 0.964 ns; Loc. = PIN_71; Fanout = 6; PIN Node = 's1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { s1 } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 248 112 280 264 "s1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.256 ns) + CELL(0.651 ns) 8.871 ns 74194:inst\|36~0 2 COMB LCCOMB_X13_Y1_N2 1 " "Info: 2: + IC(7.256 ns) + CELL(0.651 ns) = 8.871 ns; Loc. = LCCOMB_X13_Y1_N2; Fanout = 1; COMB Node = '74194:inst\|36~0'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.907 ns" { s1 74194:inst|36~0 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 9.456 ns 74194:inst\|36~1 3 COMB LCCOMB_X13_Y1_N18 1 " "Info: 3: + IC(0.379 ns) + CELL(0.206 ns) = 9.456 ns; Loc. = LCCOMB_X13_Y1_N18; Fanout = 1; COMB Node = '74194:inst\|36~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { 74194:inst|36~0 74194:inst|36~1 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.564 ns 74194:inst\|40 4 REG LCFF_X13_Y1_N19 4 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 9.564 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst\|40'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst|36~1 74194:inst|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.929 ns ( 20.17 % ) " "Info: Total cell delay = 1.929 ns ( 20.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.635 ns ( 79.83 % ) " "Info: Total interconnect delay = 7.635 ns ( 79.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.564 ns" { s1 74194:inst|36~0 74194:inst|36~1 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "9.564 ns" { s1 {} s1~combout {} 74194:inst|36~0 {} 74194:inst|36~1 {} 74194:inst|40 {} } { 0.000ns 0.000ns 7.256ns 0.379ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.771 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.771 ns 74194:inst\|40 3 REG LCFF_X13_Y1_N19 4 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst\|40'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.09 % ) " "Info: Total cell delay = 1.776 ns ( 64.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 35.91 % ) " "Info: Total interconnect delay = 0.995 ns ( 35.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|40 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.564 ns" { s1 74194:inst|36~0 74194:inst|36~1 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "9.564 ns" { s1 {} s1~combout {} 74194:inst|36~0 {} 74194:inst|36~1 {} 74194:inst|40 {} } { 0.000ns 0.000ns 7.256ns 0.379ns 0.000ns } { 0.000ns 0.964ns 0.651ns 0.206ns 0.108ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|40 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk qb 74194:inst\|40 9.589 ns register " "Info: tco from clock \"clk\" to destination pin \"qb\" through register \"74194:inst\|40\" is 9.589 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.771 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.771 ns 74194:inst\|40 3 REG LCFF_X13_Y1_N19 4 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst\|40'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.09 % ) " "Info: Total cell delay = 1.776 ns ( 64.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 35.91 % ) " "Info: Total interconnect delay = 0.995 ns ( 35.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|40 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.514 ns + Longest register pin " "Info: + Longest register to pin delay is 6.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74194:inst\|40 1 REG LCFF_X13_Y1_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst\|40'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74194:inst|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.468 ns) + CELL(3.046 ns) 6.514 ns qb 2 PIN PIN_99 0 " "Info: 2: + IC(3.468 ns) + CELL(3.046 ns) = 6.514 ns; Loc. = PIN_99; Fanout = 0; PIN Node = 'qb'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.514 ns" { 74194:inst|40 qb } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 200 504 680 216 "qb" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.046 ns ( 46.76 % ) " "Info: Total cell delay = 3.046 ns ( 46.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.468 ns ( 53.24 % ) " "Info: Total interconnect delay = 3.468 ns ( 53.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.514 ns" { 74194:inst|40 qb } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "6.514 ns" { 74194:inst|40 {} qb {} } { 0.000ns 3.468ns } { 0.000ns 3.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|40 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.514 ns" { 74194:inst|40 qb } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "6.514 ns" { 74194:inst|40 {} qb {} } { 0.000ns 3.468ns } { 0.000ns 3.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "74194:inst\|40 b clk -4.353 ns register " "Info: th for register \"74194:inst\|40\" (data pin = \"b\", clock pin = \"clk\") is -4.353 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.771 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_91 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_91; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.253 ns clk~clkctrl 2 COMB CLKCTRL_G6 4 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.253 ns; Loc. = CLKCTRL_G6; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 280 112 280 296 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.666 ns) 2.771 ns 74194:inst\|40 3 REG LCFF_X13_Y1_N19 4 " "Info: 3: + IC(0.852 ns) + CELL(0.666 ns) = 2.771 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst\|40'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.09 % ) " "Info: Total cell delay = 1.776 ns ( 64.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.995 ns ( 35.91 % ) " "Info: Total interconnect delay = 0.995 ns ( 35.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|40 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.430 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.430 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns b 1 PIN PIN_58 1 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'b'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { b } "NODE_NAME" } } { "exp71494.bdf" "" { Schematic "C:/Users/pigpigpang/Desktop/Quar/exp71494/exp71494.bdf" { { 184 112 280 200 "b" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.738 ns) + CELL(0.650 ns) 7.322 ns 74194:inst\|36~1 2 COMB LCCOMB_X13_Y1_N18 1 " "Info: 2: + IC(5.738 ns) + CELL(0.650 ns) = 7.322 ns; Loc. = LCCOMB_X13_Y1_N18; Fanout = 1; COMB Node = '74194:inst\|36~1'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.388 ns" { b 74194:inst|36~1 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 744 808 376 "36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.430 ns 74194:inst\|40 3 REG LCFF_X13_Y1_N19 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.430 ns; Loc. = LCFF_X13_Y1_N19; Fanout = 4; REG Node = '74194:inst\|40'" {  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { 74194:inst|36~1 74194:inst|40 } "NODE_NAME" } } { "74194.bdf" "" { Schematic "d:/quartusii 9.0/quartus/libraries/others/maxplus2/74194.bdf" { { 336 848 912 416 "40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.692 ns ( 22.77 % ) " "Info: Total cell delay = 1.692 ns ( 22.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.738 ns ( 77.23 % ) " "Info: Total interconnect delay = 5.738 ns ( 77.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.430 ns" { b 74194:inst|36~1 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.430 ns" { b {} b~combout {} 74194:inst|36~1 {} 74194:inst|40 {} } { 0.000ns 0.000ns 5.738ns 0.000ns } { 0.000ns 0.934ns 0.650ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.771 ns" { clk clk~clkctrl 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "2.771 ns" { clk {} clk~combout {} clk~clkctrl {} 74194:inst|40 {} } { 0.000ns 0.000ns 0.143ns 0.852ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii 9.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.430 ns" { b 74194:inst|36~1 74194:inst|40 } "NODE_NAME" } } { "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii 9.0/quartus/bin/Technology_Viewer.qrui" "7.430 ns" { b {} b~combout {} 74194:inst|36~1 {} 74194:inst|40 {} } { 0.000ns 0.000ns 5.738ns 0.000ns } { 0.000ns 0.934ns 0.650ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 13 20:08:04 2019 " "Info: Processing ended: Sun Oct 13 20:08:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
