 
****************************************
Report : qor
Design : pci_bridge32
Version: M-2016.12-SP1
Date   : Tue Apr 15 10:29:53 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              28.00
  Critical Path Length:          9.73
  Critical Path Slack:           0.01
  Critical Path Clk Period:     10.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.08
  Total Hold Violation:         -5.60
  No. of Hold Violations:      125.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        146
  Hierarchical Port Count:       8220
  Leaf Cell Count:              11807
  Buf/Inv Cell Count:            1757
  Buf Cell Count:                  81
  Inv Cell Count:                1676
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      8225
  Sequential Cell Count:         3582
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    19392.712150
  Noncombinational Area: 24526.421505
  Buf/Inv Area:           2298.732497
  Total Buffer Area:           167.74
  Total Inverter Area:        2131.00
  Macro/Black Box Area:      0.000000
  Net Area:              10897.219457
  -----------------------------------
  Cell Area:             43919.133655
  Design Area:           54816.353112


  Design Rules
  -----------------------------------
  Total Number of Nets:         12821
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    9.09
  Logic Optimization:                 19.80
  Mapping Optimization:               47.93
  -----------------------------------------
  Overall Compile Time:               84.26
  Overall Compile Wall Clock Time:    84.64

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.08  TNS: 5.60  Number of Violating Paths: 125

  --------------------------------------------------------------------


1
