0.6
2018.3
Dec  7 2018
00:33:28
C:/vivado/one-cycle-cpu/one-cycle-cpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v,1575375799,verilog,,,,ocycpu,,,,,,,,
C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/ALU.v,1575624640,verilog,,C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v,,ALU,,,,,,,,
C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/CPU.v,1575628424,verilog,,C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v,,CPU,,,,,,,,
C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Control.v,1575628424,verilog,,C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v,,CL,,,,,,,,
C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/DataMemory.v,1575638599,verilog,,C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v,,DM,,,,,,,,
C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/InstructionMemory.v,1575554420,verilog,,C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v,,IM,,,,,,,,
C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/PC.v,1575513092,verilog,,C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v,,PC,,,,,,,,
C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/Registers.v,1575291044,verilog,,C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v,,RG,,,,,,,,
C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sources_1/new/getPCsrc.v,1575465968,verilog,,C:/vivado/one-cycle-cpu/one-cycle-cpu.srcs/sim_1/new/ocycpu.v,,getPCsrc,,,,,,,,
