{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1413078735272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1413078735272 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 11 18:52:15 2014 " "Processing started: Sat Oct 11 18:52:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1413078735272 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1413078735272 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Controller -c VGA_Controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1413078735272 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1413078736346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078736996 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078736996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078736996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_CONTROLLER-STRUCTURE " "Found design unit 1: VGA_CONTROLLER-STRUCTURE" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078736999 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_CONTROLLER " "Found entity 1: VGA_CONTROLLER" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078736999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078736999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/vga_graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/vga_graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics " "Found entity 1: VGA_Graphics" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_irq_mapper " "Found entity 1: VGA_Graphics_irq_mapper" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_irq_mapper.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737039 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_mux_001 " "Found entity 1: VGA_Graphics_rsp_xbar_mux_001" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_mux " "Found entity 1: VGA_Graphics_rsp_xbar_mux" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux_007 " "Found entity 1: VGA_Graphics_rsp_xbar_demux_007" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux_004 " "Found entity 1: VGA_Graphics_rsp_xbar_demux_004" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux_003 " "Found entity 1: VGA_Graphics_rsp_xbar_demux_003" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux_002 " "Found entity 1: VGA_Graphics_rsp_xbar_demux_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_rsp_xbar_demux " "Found entity 1: VGA_Graphics_rsp_xbar_demux" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_mux_004 " "Found entity 1: VGA_Graphics_cmd_xbar_mux_004" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_004.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_mux_002 " "Found entity 1: VGA_Graphics_cmd_xbar_mux_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_mux " "Found entity 1: VGA_Graphics_cmd_xbar_mux" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_demux_002 " "Found entity 1: VGA_Graphics_cmd_xbar_demux_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_demux_001 " "Found entity 1: VGA_Graphics_cmd_xbar_demux_001" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_cmd_xbar_demux " "Found entity 1: VGA_Graphics_cmd_xbar_demux" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "VGA_Graphics/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "VGA_Graphics/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737089 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737089 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737089 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737089 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737089 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737089 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737089 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router_007.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router_007.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_007_default_decode " "Found entity 1: VGA_Graphics_id_router_007_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737094 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router_007 " "Found entity 2: VGA_Graphics_id_router_007" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router_004.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router_004.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_004_default_decode " "Found entity 1: VGA_Graphics_id_router_004_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737097 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router_004 " "Found entity 2: VGA_Graphics_id_router_004" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router_003.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router_003.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_003_default_decode " "Found entity 1: VGA_Graphics_id_router_003_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737100 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router_003 " "Found entity 2: VGA_Graphics_id_router_003" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router_002.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737103 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router_002.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_002_default_decode " "Found entity 1: VGA_Graphics_id_router_002_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737104 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router_002 " "Found entity 2: VGA_Graphics_id_router_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737104 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_id_router.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737106 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_id_router.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_id_router_default_decode " "Found entity 1: VGA_Graphics_id_router_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737107 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_id_router " "Found entity 2: VGA_Graphics_id_router" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737107 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_addr_router_002.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737110 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_addr_router_002.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_addr_router_002_default_decode " "Found entity 1: VGA_Graphics_addr_router_002_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737111 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_addr_router_002 " "Found entity 2: VGA_Graphics_addr_router_002" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737111 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_addr_router_001.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737114 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_addr_router_001.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_addr_router_001_default_decode " "Found entity 1: VGA_Graphics_addr_router_001_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737116 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_addr_router_001 " "Found entity 2: VGA_Graphics_addr_router_001" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737116 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel VGA_Graphics_addr_router.sv(48) " "Verilog HDL Declaration information at VGA_Graphics_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel VGA_Graphics_addr_router.sv(49) " "Verilog HDL Declaration information at VGA_Graphics_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1413078737120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_addr_router_default_decode " "Found entity 1: VGA_Graphics_addr_router_default_decode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737121 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_addr_router " "Found entity 2: VGA_Graphics_addr_router" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/pixel_drawer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/pixel_drawer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_drawer-rtl " "Found design unit 1: pixel_drawer-rtl" {  } { { "VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737149 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_drawer " "Found entity 1: pixel_drawer" {  } { { "VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_alpha_blender_normal.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_alpha_blender_normal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_normal " "Found entity 1: altera_up_video_alpha_blender_normal" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_alpha_blender_normal.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_alpha_blender_normal.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_alpha_blender_simple.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_alpha_blender_simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_alpha_blender_simple " "Found entity 1: altera_up_video_alpha_blender_simple" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_alpha_blender_simple.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_alpha_blender_simple.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_alpha_blender_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_alpha_blender_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_alpha_blender_0 " "Found entity 1: VGA_Graphics_video_alpha_blender_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_alpha_blender_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_alpha_blender_0.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_128_character_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_128_character_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_128_character_rom " "Found entity 1: altera_up_video_128_character_rom" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_fb_color_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_fb_color_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_fb_color_rom " "Found entity 1: altera_up_video_fb_color_rom" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_fb_color_rom.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_fb_color_rom.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_character_buffer_with_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_character_buffer_with_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_character_buffer_with_dma_0 " "Found entity 1: VGA_Graphics_video_character_buffer_with_dma_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_vga_controller_0 " "Found entity 1: VGA_Graphics_video_vga_controller_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_vga_controller_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_vga_controller_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_dual_clock_buffer_0 " "Found entity 1: VGA_Graphics_video_dual_clock_buffer_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_shrink.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737185 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(307) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(307): ignored dangling comma in List of Port Connections" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1413078737188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_scaler_0 " "Found entity 1: VGA_Graphics_video_scaler_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_rgb_resampler_0 " "Found entity 1: VGA_Graphics_video_rgb_resampler_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_rgb_resampler_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_rgb_resampler_0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_video_pixel_buffer_dma_0 " "Found entity 1: VGA_Graphics_video_pixel_buffer_dma_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_sram_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_sram_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_sram_0 " "Found entity 1: VGA_Graphics_sram_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sram_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sram_0.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_clocks " "Found entity 1: VGA_Graphics_clocks" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_sdram_input_efifo_module " "Found entity 1: VGA_Graphics_sdram_input_efifo_module" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737211 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_sdram " "Found entity 2: VGA_Graphics_sdram" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_jtag_uart_0_sim_scfifo_w " "Found entity 1: VGA_Graphics_jtag_uart_0_sim_scfifo_w" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737216 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_jtag_uart_0_scfifo_w " "Found entity 2: VGA_Graphics_jtag_uart_0_scfifo_w" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737216 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_Graphics_jtag_uart_0_sim_scfifo_r " "Found entity 3: VGA_Graphics_jtag_uart_0_sim_scfifo_r" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737216 ""} { "Info" "ISGN_ENTITY_NAME" "4 VGA_Graphics_jtag_uart_0_scfifo_r " "Found entity 4: VGA_Graphics_jtag_uart_0_scfifo_r" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737216 ""} { "Info" "ISGN_ENTITY_NAME" "5 VGA_Graphics_jtag_uart_0 " "Found entity 5: VGA_Graphics_jtag_uart_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_onchip_memory2_0 " "Found entity 1: VGA_Graphics_onchip_memory2_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_register_bank_a_module " "Found entity 1: VGA_Graphics_nios2_qsys_0_register_bank_a_module" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "2 VGA_Graphics_nios2_qsys_0_register_bank_b_module " "Found entity 2: VGA_Graphics_nios2_qsys_0_register_bank_b_module" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_Graphics_nios2_qsys_0_nios2_oci_debug " "Found entity 3: VGA_Graphics_nios2_qsys_0_nios2_oci_debug" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "4 VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "5 VGA_Graphics_nios2_qsys_0_nios2_ocimem " "Found entity 5: VGA_Graphics_nios2_qsys_0_nios2_ocimem" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "6 VGA_Graphics_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: VGA_Graphics_nios2_qsys_0_nios2_avalon_reg" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "7 VGA_Graphics_nios2_qsys_0_nios2_oci_break " "Found entity 7: VGA_Graphics_nios2_qsys_0_nios2_oci_break" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "8 VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "9 VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "10 VGA_Graphics_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: VGA_Graphics_nios2_qsys_0_nios2_oci_itrace" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "11 VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "12 VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "13 VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "14 VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "15 VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "16 VGA_Graphics_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: VGA_Graphics_nios2_qsys_0_nios2_oci_fifo" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "17 VGA_Graphics_nios2_qsys_0_nios2_oci_pib " "Found entity 17: VGA_Graphics_nios2_qsys_0_nios2_oci_pib" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "18 VGA_Graphics_nios2_qsys_0_nios2_oci_im " "Found entity 18: VGA_Graphics_nios2_qsys_0_nios2_oci_im" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "19 VGA_Graphics_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: VGA_Graphics_nios2_qsys_0_nios2_performance_monitors" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "20 VGA_Graphics_nios2_qsys_0_nios2_oci " "Found entity 20: VGA_Graphics_nios2_qsys_0_nios2_oci" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""} { "Info" "ISGN_ENTITY_NAME" "21 VGA_Graphics_nios2_qsys_0 " "Found entity 21: VGA_Graphics_nios2_qsys_0" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_oci_test_bench " "Found entity 1: VGA_Graphics_nios2_qsys_0_oci_test_bench" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_graphics/synthesis/submodules/vga_graphics_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Graphics_nios2_qsys_0_test_bench " "Found entity 1: VGA_Graphics_nios2_qsys_0_test_bench" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737258 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at VGA_Graphics_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1413078737273 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at VGA_Graphics_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1413078737274 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at VGA_Graphics_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1413078737274 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at VGA_Graphics_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1413078737278 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_sdram.v(316) " "Verilog HDL or VHDL warning at VGA_Graphics_sdram.v(316): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1413078737283 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_sdram.v(326) " "Verilog HDL or VHDL warning at VGA_Graphics_sdram.v(326): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1413078737283 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_sdram.v(336) " "Verilog HDL or VHDL warning at VGA_Graphics_sdram.v(336): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1413078737283 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "VGA_Graphics_sdram.v(680) " "Verilog HDL or VHDL warning at VGA_Graphics_sdram.v(680): conditional expression evaluates to a constant" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1413078737285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Controller " "Elaborating entity \"VGA_Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1413078737579 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG VGA_Controller.vhd(11) " "VHDL Signal Declaration warning at VGA_Controller.vhd(11): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1413078737581 "|VGA_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics VGA_Graphics:NiosII " "Elaborating entity \"VGA_Graphics\" for hierarchy \"VGA_Graphics:NiosII\"" {  } { { "VGA_Controller.vhd" "NiosII" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0 VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"VGA_Graphics_nios2_qsys_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_test_bench VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_test_bench:the_VGA_Graphics_nios2_qsys_0_test_bench " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_test_bench\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_test_bench:the_VGA_Graphics_nios2_qsys_0_test_bench\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_test_bench" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_register_bank_a_module VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_register_bank_a_module\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_register_bank_a" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA_Graphics_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"VGA_Graphics_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737705 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078737705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ubh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ubh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ubh1 " "Found entity 1: altsyncram_ubh1" {  } { { "db/altsyncram_ubh1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_ubh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ubh1 VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ubh1:auto_generated " "Elaborating entity \"altsyncram_ubh1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_a_module:VGA_Graphics_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ubh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_register_bank_b_module VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_register_bank_b_module\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_register_bank_b" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA_Graphics_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"VGA_Graphics_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737852 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078737852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vbh1 " "Found entity 1: altsyncram_vbh1" {  } { { "db/altsyncram_vbh1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_vbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078737927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078737927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vbh1 VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_vbh1:auto_generated " "Elaborating entity \"altsyncram_vbh1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_register_bank_b_module:VGA_Graphics_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_vbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_debug VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078737989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078738007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_debug:the_VGA_Graphics_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738008 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078738008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_ocimem VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_ocimem\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA_Graphics_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"VGA_Graphics_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738033 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078738033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2p81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2p81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2p81 " "Found entity 1: altsyncram_2p81" {  } { { "db/altsyncram_2p81.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_2p81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078738110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078738110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2p81 VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2p81:auto_generated " "Elaborating entity \"altsyncram_2p81\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_ocimem:the_VGA_Graphics_nios2_qsys_0_nios2_ocimem\|VGA_Graphics_nios2_qsys_0_ociram_sp_ram_module:VGA_Graphics_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2p81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_avalon_reg VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_avalon_reg:the_VGA_Graphics_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_avalon_reg:the_VGA_Graphics_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_break VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_break:the_VGA_Graphics_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_break\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_break:the_VGA_Graphics_nios2_qsys_0_nios2_oci_break\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk:the_VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk:the_VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_itrace VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_itrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_itrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace\|VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode:VGA_Graphics_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace:the_VGA_Graphics_nios2_qsys_0_nios2_oci_dtrace\|VGA_Graphics_nios2_qsys_0_nios2_oci_td_mode:VGA_Graphics_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifo VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count:VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count:VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc:VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc:VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc:VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc:VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "VGA_Graphics_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_oci_test_bench VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_oci_test_bench:the_VGA_Graphics_nios2_qsys_0_oci_test_bench " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_oci_test_bench\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_fifo:the_VGA_Graphics_nios2_qsys_0_nios2_oci_fifo\|VGA_Graphics_nios2_qsys_0_oci_test_bench:the_VGA_Graphics_nios2_qsys_0_oci_test_bench\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_oci_test_bench" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_pib VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_pib:the_VGA_Graphics_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_pib:the_VGA_Graphics_nios2_qsys_0_nios2_oci_pib\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_nios2_oci_im VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_im:the_VGA_Graphics_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_nios2_oci_im\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_nios2_oci_im:the_VGA_Graphics_nios2_qsys_0_nios2_oci_im\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738299 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078738299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738302 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_nios2_qsys_0:nios2_qsys_0\|VGA_Graphics_nios2_qsys_0_nios2_oci:the_VGA_Graphics_nios2_qsys_0_nios2_oci\|VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper:the_VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:VGA_Graphics_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_onchip_memory2_0 VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"VGA_Graphics_onchip_memory2_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "onchip_memory2_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file VGA_Graphics_onchip_memory2_0.hex " "Parameter \"init_file\" = \"VGA_Graphics_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738320 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078738320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdd1 " "Found entity 1: altsyncram_sdd1" {  } { { "db/altsyncram_sdd1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_sdd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078738396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078738396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sdd1 VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdd1:auto_generated " "Elaborating entity \"altsyncram_sdd1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_sdd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_jtag_uart_0 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"VGA_Graphics_jtag_uart_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "jtag_uart_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_jtag_uart_0_scfifo_w VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w " "Elaborating entity \"VGA_Graphics_jtag_uart_0_scfifo_w\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "the_VGA_Graphics_jtag_uart_0_scfifo_w" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "wfifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738511 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078738511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078738583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078738583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078738600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078738600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078738617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078738617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078738695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078738695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078738772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078738772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078738854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078738854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078738926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078738926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_w:the_VGA_Graphics_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_jtag_uart_0_scfifo_r VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_r:the_VGA_Graphics_jtag_uart_0_scfifo_r " "Elaborating entity \"VGA_Graphics_jtag_uart_0_scfifo_r\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|VGA_Graphics_jtag_uart_0_scfifo_r:the_VGA_Graphics_jtag_uart_0_scfifo_r\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "the_VGA_Graphics_jtag_uart_0_scfifo_r" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078738942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "VGA_Graphics_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078739077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:VGA_Graphics_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739077 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739077 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078739077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_sdram VGA_Graphics:NiosII\|VGA_Graphics_sdram:sdram " "Elaborating entity \"VGA_Graphics_sdram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_sdram:sdram\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_sdram_input_efifo_module VGA_Graphics:NiosII\|VGA_Graphics_sdram:sdram\|VGA_Graphics_sdram_input_efifo_module:the_VGA_Graphics_sdram_input_efifo_module " "Elaborating entity \"VGA_Graphics_sdram_input_efifo_module\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_sdram:sdram\|VGA_Graphics_sdram_input_efifo_module:the_VGA_Graphics_sdram_input_efifo_module\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "the_VGA_Graphics_sdram_input_efifo_module" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_clocks VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks " "Elaborating entity \"VGA_Graphics_clocks\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "clocks" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 163 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078739150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739151 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 163 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078739151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_sram_0 VGA_Graphics:NiosII\|VGA_Graphics_sram_0:sram_0 " "Elaborating entity \"VGA_Graphics_sram_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_sram_0:sram_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sram_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_pixel_buffer_dma_0 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"VGA_Graphics_video_pixel_buffer_dma_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_pixel_buffer_dma_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739164 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Graphics_video_pixel_buffer_dma_0.v(256) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(256): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078739168 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 VGA_Graphics_video_pixel_buffer_dma_0.v(257) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(257): truncated value with size 32 to match size of target (16)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078739169 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Graphics_video_pixel_buffer_dma_0.v(262) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(262): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078739169 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Graphics_video_pixel_buffer_dma_0.v(263) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(263): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078739169 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_Graphics_video_pixel_buffer_dma_0.v(343) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(343): truncated value with size 32 to match size of target (9)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 343 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078739169 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 VGA_Graphics_video_pixel_buffer_dma_0.v(357) " "Verilog HDL assignment warning at VGA_Graphics_video_pixel_buffer_dma_0.v(357): truncated value with size 32 to match size of target (8)" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078739169 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 415 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739204 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_pixel_buffer_dma_0.v" 415 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078739204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_70a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_70a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_70a1 " "Found entity 1: scfifo_70a1" {  } { { "db/scfifo_70a1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_70a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_70a1 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated " "Elaborating entity \"scfifo_70a1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sn31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sn31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sn31 " "Found entity 1: a_dpfifo_sn31" {  } { { "db/a_dpfifo_sn31.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sn31 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo " "Elaborating entity \"a_dpfifo_sn31\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\"" {  } { { "db/scfifo_70a1.tdf" "dpfifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_70a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3d81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3d81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3d81 " "Found entity 1: altsyncram_3d81" {  } { { "db/altsyncram_3d81.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_3d81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3d81 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram " "Elaborating entity \"altsyncram_3d81\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|altsyncram_3d81:FIFOram\"" {  } { { "db/a_dpfifo_sn31.tdf" "FIFOram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sn31.tdf" "almost_full_comparer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_sn31.tdf" "three_comparison" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sn31.tdf" "rd_ptr_msb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_sn31.tdf" "usedw_counter" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_70a1:auto_generated\|a_dpfifo_sn31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_sn31.tdf" "wr_ptr" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_sn31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_rgb_resampler_0 VGA_Graphics:NiosII\|VGA_Graphics_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"VGA_Graphics_video_rgb_resampler_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_rgb_resampler_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739688 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a VGA_Graphics_video_rgb_resampler_0.v(125) " "Verilog HDL or VHDL warning at VGA_Graphics_video_rgb_resampler_0.v(125): object \"a\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_rgb_resampler_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_rgb_resampler_0.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413078739690 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_scaler_0 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0 " "Elaborating entity \"VGA_Graphics_video_scaler_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_scaler_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 999 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" "Multiply_Height" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739699 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (9)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078739702 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(234) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(234): truncated value with size 32 to match size of target (9)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078739702 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(245) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(245): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078739702 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739737 ""}  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 307 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078739737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_qd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_qd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_qd31 " "Found entity 1: scfifo_qd31" {  } { { "db/scfifo_qd31.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_qd31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_qd31 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated " "Elaborating entity \"scfifo_qd31\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_d531.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_d531.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_d531 " "Found entity 1: a_dpfifo_d531" {  } { { "db/a_dpfifo_d531.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_d531 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo " "Elaborating entity \"a_dpfifo_d531\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\"" {  } { { "db/scfifo_qd31.tdf" "dpfifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/scfifo_qd31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc81 " "Found entity 1: altsyncram_pc81" {  } { { "db/altsyncram_pc81.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_pc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc81 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram " "Elaborating entity \"altsyncram_pc81\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|altsyncram_pc81:FIFOram\"" {  } { { "db/a_dpfifo_d531.tdf" "FIFOram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4o8 " "Found entity 1: cmpr_4o8" {  } { { "db/cmpr_4o8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cmpr_4o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078739978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078739978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer " "Elaborating entity \"cmpr_4o8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_d531.tdf" "almost_full_comparer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4o8 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison " "Elaborating entity \"cmpr_4o8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cmpr_4o8:three_comparison\"" {  } { { "db/a_dpfifo_d531.tdf" "three_comparison" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078739986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_f5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_f5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_f5b " "Found entity 1: cntr_f5b" {  } { { "db/cntr_f5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_f5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_f5b VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb " "Elaborating entity \"cntr_f5b\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_f5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_d531.tdf" "rd_ptr_msb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s57 " "Found entity 1: cntr_s57" {  } { { "db/cntr_s57.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_s57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_s57 VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter " "Elaborating entity \"cntr_s57\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_s57:usedw_counter\"" {  } { { "db/a_dpfifo_d531.tdf" "usedw_counter" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g5b " "Found entity 1: cntr_g5b" {  } { { "db/cntr_g5b.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cntr_g5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g5b VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr " "Elaborating entity \"cntr_g5b\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_qd31:auto_generated\|a_dpfifo_d531:dpfifo\|cntr_g5b:wr_ptr\"" {  } { { "db/a_dpfifo_d531.tdf" "wr_ptr" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_dpfifo_d531.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" "Multiply_Width" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_scaler_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740249 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(184) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(184): truncated value with size 32 to match size of target (1)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078740251 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_dual_clock_buffer_0 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"VGA_Graphics_video_dual_clock_buffer_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_dual_clock_buffer_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 174 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740348 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 174 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078740348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5oj1 " "Found entity 1: dcfifo_5oj1" {  } { { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5oj1 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated " "Elaborating entity \"dcfifo_5oj1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_bcb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_bcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_bcb " "Found entity 1: a_gray2bin_bcb" {  } { { "db/a_gray2bin_bcb.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_gray2bin_bcb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_bcb VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_bcb\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_gray2bin_bcb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_f86.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_f86.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_f86 " "Found entity 1: a_graycounter_f86" {  } { { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_graycounter_f86.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_f86 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p " "Elaborating entity \"a_graycounter_f86\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_f86:rdptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "rdptr_g1p" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_41c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_41c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_41c " "Found entity 1: a_graycounter_41c" {  } { { "db/a_graycounter_41c.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_graycounter_41c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_41c VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p " "Elaborating entity \"a_graycounter_41c\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_41c:wrptr_g1p\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_g1p" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_31c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_31c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_31c " "Found entity 1: a_graycounter_31c" {  } { { "db/a_graycounter_31c.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_graycounter_31c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_31c VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp " "Elaborating entity \"a_graycounter_31c\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|a_graycounter_31c:wrptr_gp\"" {  } { { "db/dcfifo_5oj1.tdf" "wrptr_gp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ku.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ku.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ku " "Found entity 1: altsyncram_7ku" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_7ku.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ku VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram " "Elaborating entity \"altsyncram_7ku\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\"" {  } { { "db/dcfifo_5oj1.tdf" "fifo_ram" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_c2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_c2e " "Found entity 1: dffpipe_c2e" {  } { { "db/dffpipe_c2e.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dffpipe_c2e.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_c2e VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr " "Elaborating entity \"dffpipe_c2e\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_c2e:rdaclr\"" {  } { { "db/dcfifo_5oj1.tdf" "rdaclr" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_7u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_7u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_7u7 " "Found entity 1: alt_synch_pipe_7u7" {  } { { "db/alt_synch_pipe_7u7.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/alt_synch_pipe_7u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_7u7 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_7u7\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\"" {  } { { "db/dcfifo_5oj1.tdf" "rs_dgwp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_7u7:rs_dgwp\|dffpipe_1v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_7u7.tdf" "dffpipe16" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/alt_synch_pipe_7u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_brp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8u7 " "Found entity 1: alt_synch_pipe_8u7" {  } { { "db/alt_synch_pipe_8u7.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/alt_synch_pipe_8u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8u7 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_8u7\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\"" {  } { { "db/dcfifo_5oj1.tdf" "ws_dgrp" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|alt_synch_pipe_8u7:ws_dgrp\|dffpipe_2v8:dffpipe20\"" {  } { { "db/alt_synch_pipe_8u7.tdf" "dffpipe20" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/alt_synch_pipe_8u7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_o16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_o16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_o16 " "Found entity 1: cmpr_o16" {  } { { "db/cmpr_o16.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/cmpr_o16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078740940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078740940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_o16 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_o16\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|cmpr_o16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_5oj1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078740942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078741035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078741035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_5oj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_vga_controller_0 VGA_Graphics:NiosII\|VGA_Graphics_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"VGA_Graphics_video_vga_controller_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_vga_controller_0:video_vga_controller_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_vga_controller_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing VGA_Graphics:NiosII\|VGA_Graphics_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_vga_controller_0.v" "VGA_Timing" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_vga_controller_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078741064 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1413078741064 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_character_buffer_with_dma_0 VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0 " "Elaborating entity \"VGA_Graphics_video_character_buffer_with_dma_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8192 " "Parameter \"numwords_b\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 13 " "Parameter \"widthad_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741082 ""}  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078741082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4272 " "Found entity 1: altsyncram_4272" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078741160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078741160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4272 VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated " "Elaborating entity \"altsyncram_4272\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078741232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078741232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2 " "Elaborating entity \"decode_1oa\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode2\"" {  } { { "db/altsyncram_4272.tdf" "decode2" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a " "Elaborating entity \"decode_1oa\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_4272.tdf" "decode_a" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078741311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078741311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4 " "Elaborating entity \"mux_hib\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|mux_hib:mux4\"" {  } { { "db/altsyncram_4272.tdf" "mux4" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_128_character_rom VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom " "Elaborating entity \"altera_up_video_128_character_rom\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "Character_Rom" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" "character_data_rom" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741335 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Elaborated megafunction instantiation \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom " "Instantiated megafunction \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file altera_up_video_char_mode_rom_128.mif " "Parameter \"init_file\" = \"altera_up_video_char_mode_rom_128.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741338 ""}  } { { "VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_up_video_128_character_rom.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1413078741338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e5i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e5i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e5i1 " "Found entity 1: altsyncram_e5i1" {  } { { "db/altsyncram_e5i1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_e5i1.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078741412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078741412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e5i1 VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated " "Elaborating entity \"altsyncram_e5i1\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aib " "Found entity 1: mux_aib" {  } { { "db/mux_aib.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/mux_aib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1413078741489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1413078741489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_aib VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2 " "Elaborating entity \"mux_aib\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altera_up_video_128_character_rom:Character_Rom\|altsyncram:character_data_rom\|altsyncram_e5i1:auto_generated\|mux_aib:mux2\"" {  } { { "db/altsyncram_e5i1.tdf" "mux2" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_e5i1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_video_alpha_blender_0 VGA_Graphics:NiosII\|VGA_Graphics_video_alpha_blender_0:video_alpha_blender_0 " "Elaborating entity \"VGA_Graphics_video_alpha_blender_0\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_alpha_blender_0:video_alpha_blender_0\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_alpha_blender_0" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_alpha_blender_simple VGA_Graphics:NiosII\|VGA_Graphics_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_simple:alpha_blender " "Elaborating entity \"altera_up_video_alpha_blender_simple\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_video_alpha_blender_0:video_alpha_blender_0\|altera_up_video_alpha_blender_simple:alpha_blender\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_alpha_blender_0.v" "alpha_blender" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_alpha_blender_0.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixel_drawer VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer " "Elaborating entity \"pixel_drawer\" for hierarchy \"VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "pixel_drawer" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator VGA_Graphics:NiosII\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator VGA_Graphics:NiosII\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_data_master_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator VGA_Graphics:NiosII\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator VGA_Graphics:NiosII\|altera_merlin_master_translator:pixel_drawer_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_translator:pixel_drawer_avalon_master_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "pixel_drawer_avalon_master_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram_s1_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:sram_0_avalon_sram_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sram_0_avalon_sram_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_pixel_buffer_dma_0_avalon_control_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_control_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0_avalon_char_control_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator VGA_Graphics:NiosII\|altera_merlin_slave_translator:pixel_drawer_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_translator:pixel_drawer_avalon_slave_0_translator\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "pixel_drawer_avalon_slave_0_translator" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent VGA_Graphics:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent VGA_Graphics:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent VGA_Graphics:NiosII\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent VGA_Graphics:NiosII\|altera_merlin_master_agent:pixel_drawer_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_master_agent:pixel_drawer_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "pixel_drawer_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent VGA_Graphics:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor VGA_Graphics:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent VGA_Graphics:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor VGA_Graphics:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "sram_0_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent VGA_Graphics:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor VGA_Graphics:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_slave_agent:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo VGA_Graphics:NiosII\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "video_character_buffer_with_dma_0_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router VGA_Graphics:NiosII\|VGA_Graphics_addr_router:addr_router " "Elaborating entity \"VGA_Graphics_addr_router\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router:addr_router\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "addr_router" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_default_decode VGA_Graphics:NiosII\|VGA_Graphics_addr_router:addr_router\|VGA_Graphics_addr_router_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_addr_router_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router:addr_router\|VGA_Graphics_addr_router_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_001 VGA_Graphics:NiosII\|VGA_Graphics_addr_router_001:addr_router_001 " "Elaborating entity \"VGA_Graphics_addr_router_001\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router_001:addr_router_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "addr_router_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_001_default_decode VGA_Graphics:NiosII\|VGA_Graphics_addr_router_001:addr_router_001\|VGA_Graphics_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_addr_router_001_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router_001:addr_router_001\|VGA_Graphics_addr_router_001_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_001.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_002 VGA_Graphics:NiosII\|VGA_Graphics_addr_router_002:addr_router_002 " "Elaborating entity \"VGA_Graphics_addr_router_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router_002:addr_router_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "addr_router_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_addr_router_002_default_decode VGA_Graphics:NiosII\|VGA_Graphics_addr_router_002:addr_router_002\|VGA_Graphics_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_addr_router_002_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_addr_router_002:addr_router_002\|VGA_Graphics_addr_router_002_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router VGA_Graphics:NiosII\|VGA_Graphics_id_router:id_router " "Elaborating entity \"VGA_Graphics_id_router\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router:id_router\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router:id_router\|VGA_Graphics_id_router_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router:id_router\|VGA_Graphics_id_router_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_002 VGA_Graphics:NiosII\|VGA_Graphics_id_router_002:id_router_002 " "Elaborating entity \"VGA_Graphics_id_router_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_002:id_router_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_002_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router_002:id_router_002\|VGA_Graphics_id_router_002_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_002_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_002:id_router_002\|VGA_Graphics_id_router_002_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_003 VGA_Graphics:NiosII\|VGA_Graphics_id_router_003:id_router_003 " "Elaborating entity \"VGA_Graphics_id_router_003\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_003:id_router_003\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router_003" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_003_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router_003:id_router_003\|VGA_Graphics_id_router_003_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_003_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_003:id_router_003\|VGA_Graphics_id_router_003_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_003.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_004 VGA_Graphics:NiosII\|VGA_Graphics_id_router_004:id_router_004 " "Elaborating entity \"VGA_Graphics_id_router_004\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_004:id_router_004\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router_004" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_004_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router_004:id_router_004\|VGA_Graphics_id_router_004_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_004_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_004:id_router_004\|VGA_Graphics_id_router_004_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_007 VGA_Graphics:NiosII\|VGA_Graphics_id_router_007:id_router_007 " "Elaborating entity \"VGA_Graphics_id_router_007\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_007:id_router_007\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "id_router_007" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_id_router_007_default_decode VGA_Graphics:NiosII\|VGA_Graphics_id_router_007:id_router_007\|VGA_Graphics_id_router_007_default_decode:the_default_decode " "Elaborating entity \"VGA_Graphics_id_router_007_default_decode\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_id_router_007:id_router_007\|VGA_Graphics_id_router_007_default_decode:the_default_decode\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" "the_default_decode" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "burst_adapter" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "burst_adapter_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_002 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "burst_adapter_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller VGA_Graphics:NiosII\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"VGA_Graphics:NiosII\|altera_reset_controller:rst_controller\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rst_controller" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer VGA_Graphics:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"VGA_Graphics:NiosII\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller VGA_Graphics:NiosII\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"VGA_Graphics:NiosII\|altera_reset_controller:rst_controller_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rst_controller_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_demux VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"VGA_Graphics_cmd_xbar_demux\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_demux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_demux_001 VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"VGA_Graphics_cmd_xbar_demux_001\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_demux_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_demux_002 VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"VGA_Graphics_cmd_xbar_demux_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_demux_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 3984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_mux VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"VGA_Graphics_cmd_xbar_mux\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_mux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux.sv" "arb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_mux_002 VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_002:cmd_xbar_mux_002 " "Elaborating entity \"VGA_Graphics_cmd_xbar_mux_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_002:cmd_xbar_mux_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_mux_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_cmd_xbar_mux_004 VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004 " "Elaborating entity \"VGA_Graphics_cmd_xbar_mux_004\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "cmd_xbar_mux_004" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_004.sv" "arb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_cmd_xbar_mux_004.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_cmd_xbar_mux_004:cmd_xbar_mux_004\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux_002 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux_002\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux_002" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux_003 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux_003\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux_003" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux_004 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_004:rsp_xbar_demux_004 " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux_004\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_004:rsp_xbar_demux_004\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux_004" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_demux_007 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_007:rsp_xbar_demux_007 " "Elaborating entity \"VGA_Graphics_rsp_xbar_demux_007\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_demux_007:rsp_xbar_demux_007\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_demux_007" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_mux VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"VGA_Graphics_rsp_xbar_mux\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_mux" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux.sv" "arb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_rsp_xbar_mux_001 VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"VGA_Graphics_rsp_xbar_mux_001\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "rsp_xbar_mux_001" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_rsp_xbar_mux_001.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "width_adapter" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "width_adapter_003" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078741999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_004 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_004\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "width_adapter_004" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078742006 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1413078742011 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413078742011 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413078742011 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1413078742011 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_004"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_007 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"VGA_Graphics:NiosII\|altera_merlin_width_adapter:width_adapter_007\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "width_adapter_007" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078742029 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1413078742034 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413078742035 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1413078742035 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1413078742035 "|VGA_Controller|VGA_Graphics:NiosII|altera_merlin_width_adapter:width_adapter_007"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Graphics_irq_mapper VGA_Graphics:NiosII\|VGA_Graphics_irq_mapper:irq_mapper " "Elaborating entity \"VGA_Graphics_irq_mapper\" for hierarchy \"VGA_Graphics:NiosII\|VGA_Graphics_irq_mapper:irq_mapper\"" {  } { { "VGA_Graphics/synthesis/VGA_Graphics.v" "irq_mapper" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 4847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1413078742040 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "q_b Char_Buffer_Memory 16 8 " "Port \"q_b\" on the entity instantiation of \"Char_Buffer_Memory\" is connected to a signal of width 16. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "Char_Buffer_Memory" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1413078743894 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_clocks.v" 163 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1413078743915 "|VGA_Controller|VGA_Graphics:NiosII|VGA_Graphics_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7 " "Synthesized away node \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } } { "VGA_Graphics/synthesis/VGA_Graphics.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1059 0 0 } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078744951 "|VGA_CONTROLLER|VGA_Graphics:NiosII|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15 " "Synthesized away node \"VGA_Graphics:NiosII\|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0\|altsyncram:Char_Buffer_Memory\|altsyncram_4272:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_4272.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_4272.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_character_buffer_with_dma_0.v" 379 0 0 } } { "VGA_Graphics/synthesis/VGA_Graphics.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1059 0 0 } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078744951 "|VGA_CONTROLLER|VGA_Graphics:NiosII|VGA_Graphics_video_character_buffer_with_dma_0:video_character_buffer_with_dma_0|altsyncram:Char_Buffer_Memory|altsyncram_4272:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\] " "Synthesized away node \"VGA_Graphics:NiosII\|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_5oj1:auto_generated\|altsyncram_7ku:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_7ku.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/altsyncram_7ku.tdf" 68 2 0 } } { "db/dcfifo_5oj1.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/dcfifo_5oj1.tdf" 63 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_video_dual_clock_buffer_0.v" 174 0 0 } } { "VGA_Graphics/synthesis/VGA_Graphics.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/VGA_Graphics.v" 1016 0 0 } } { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 77 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078744951 "|VGA_CONTROLLER|VGA_Graphics:NiosII|VGA_Graphics_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_5oj1:auto_generated|altsyncram_7ku:fifo_ram|ram_block14a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1413078744951 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1413078744951 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"VGA_Graphics:NiosII\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1413078747395 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1413078747395 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "11 " "11 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1413078752072 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 440 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 354 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3167 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 4133 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_sdram.v" 304 -1 0 } } { "VGA_Graphics/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "VGA_Graphics/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 3740 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_jtag_uart_0.v" 393 -1 0 } } { "VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/VGA_Graphics_nios2_qsys_0.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "db/a_graycounter_f86.tdf" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/db/a_graycounter_f86.tdf" 37 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1413078752395 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1413078752395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1413078755031 "|VGA_CONTROLLER|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1413078755031 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\|state\[0\] Low " "Register VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\|state\[0\] will power up to Low" {  } { { "VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1413078755127 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\|state\[31\] Low " "Register VGA_Graphics:NiosII\|pixel_drawer:pixel_drawer\|state\[31\] will power up to Low" {  } { { "VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Graphics/synthesis/submodules/pixel_drawer.vhd" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1413078755127 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1413078755127 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "532 " "532 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1413078757426 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/output_files/VGA_Controller.map.smsg " "Generated suppressed messages file C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/output_files/VGA_Controller.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1413078758064 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1413078759160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078759160 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078759846 "|VGA_CONTROLLER|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078759846 "|VGA_CONTROLLER|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078759846 "|VGA_CONTROLLER|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078759846 "|VGA_CONTROLLER|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078759846 "|VGA_CONTROLLER|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078759846 "|VGA_CONTROLLER|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078759846 "|VGA_CONTROLLER|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "VGA_Controller.vhd" "" { Text "C:/Users/Adam/Dropbox/EECE_381/Module_1/Exercises/Exercise_1.5/VGA_Controller.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1413078759846 "|VGA_CONTROLLER|SW[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1413078759846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5022 " "Implemented 5022 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1413078759848 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1413078759848 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1413078759848 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4645 " "Implemented 4645 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1413078759848 ""} { "Info" "ICUT_CUT_TM_RAMS" "241 " "Implemented 241 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1413078759848 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1413078759848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1413078759848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1413078759963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 11 18:52:39 2014 " "Processing ended: Sat Oct 11 18:52:39 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1413078759963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1413078759963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1413078759963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1413078759963 ""}
