# ========================================
# Please DO NOT Modify this file
# ========================================
architecture:
  version: 0.3
  subtree:                           # "subtree" contains abstract hierarchies
    - name: system_arch              # name of the design
      attributes:                    # shared attributes that will propagate down all lower levels
        technology: 45nm
        latency: 1ns
      local:
        - name: DRAM                 # offchip DRAM is the source of all datatypes
          class: DRAM                # assume DRAM is large enough to store all the data, so no depth specification needed
          attributes:
            width: 64                # width in bits
            datawidth: 16            # datawidth in bits
            block-size: 4
      subtree:
        - name: chip                 # all components below this level are on-chip components
          local:
            - name: Dispatcher # neuron memory
              class: eDRAM
              attributes:
                width: 16
                depth: 8192
                datawidth: 16
                n_banks: 1
                n_rdwr_ports: z2
            - name: NM # neuron memory
              class: eDRAM
              attributes:
                width: 256
                depth: 8192
                datawidth: 16
                n_banks: 1
                n_rdwr_ports: z2
            - name: SB # synapse buffer
              class: eDRAM
              attributes:
                width: TBD
                depth: 256
                datawidth: 16
                n_banks: 1
                n_rdwr_ports: 1
            - name: NB_in
              class: eDRAM
              attributes:
                width: 1
                depth: 256
                datawidth: 4
                # n_rdwr_ports: 2 # UNCLEAR
            - name: NB_out
              class: eDRAM
              attributes:
                width: 16
                depth: 1
                datawidth: 16
                n_rdwr_ports: 2
          subtree:
            - name: PIP[0..15]
              local:                 # "local" contains physical instantiations
                - name: shifters[0..16]
                  class: shift_and_add
                  attributes:
                    datawidth: 16   # datawidth in bits
                    num_pipline_stages: 2
                    meshX: 1        # number of components in the X dimension (PE rows)
                    meshY: 16       # number of components in the Y dimension (PE cols)
                # registers for the mac unit
                - name: synapse_reg[0..255]
                  class: reg_storage
                  attributes:
                    depth: 1
                    datawidth: 16
                    meshX: 16
                    meshY: 16
               