// Seed: 1709162351
module module_0 ();
  assign id_1 = 1;
  always @(posedge id_1 or 1) id_1 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3,
    input supply1 id_4,
    input wand id_5,
    output tri0 id_6
);
  assign id_0 = 1;
  logic [7:0] id_8;
  logic [7:0] id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_9[1'b0] = 1;
  assign id_8[1] = id_1;
  xnor primCall (id_0, id_1, id_2, id_3, id_4, id_5, id_8, id_9);
endmodule
