Command: synth_design -rtl -top DSP
Starting synth_design
Using part: xc7a200tffg1156-1
INFO: [Device 21-403] Loading part xc7a200tffg1156-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1270.930 ; gain = 159.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'DSP' [B:/DSP/DSP.v:1]
	Parameter A0REG bound to: 1'b0 
	Parameter A1REG bound to: 1'b1 
	Parameter B0REG bound to: 1'b0 
	Parameter B1REG bound to: 1'b1 
	Parameter CREG bound to: 1'b1 
	Parameter DREG bound to: 1'b1 
	Parameter MREG bound to: 1'b1 
	Parameter PREG bound to: 1'b1 
	Parameter CARRYINREG bound to: 1'b1 
	Parameter CARRYOUTREG bound to: 1'b1 
	Parameter OPMODEREG bound to: 1'b1 
	Parameter CARRYINSEL bound to: OPMODE5 - type: string 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter RSTTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6157] synthesizing module 'REG_MUX' [B:/DSP/REG_MUX.v:1]
	Parameter N bound to: 18 - type: integer 
	Parameter RSTTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'REG_MUX' (1#1) [B:/DSP/REG_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_MUX__parameterized0' [B:/DSP/REG_MUX.v:1]
	Parameter N bound to: 48 - type: integer 
	Parameter RSTTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'REG_MUX__parameterized0' (1#1) [B:/DSP/REG_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_MUX__parameterized1' [B:/DSP/REG_MUX.v:1]
	Parameter N bound to: 8 - type: integer 
	Parameter RSTTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'REG_MUX__parameterized1' (1#1) [B:/DSP/REG_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_MUX__parameterized2' [B:/DSP/REG_MUX.v:1]
	Parameter N bound to: 36 - type: integer 
	Parameter RSTTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'REG_MUX__parameterized2' (1#1) [B:/DSP/REG_MUX.v:1]
INFO: [Synth 8-6157] synthesizing module 'MUX_4_1' [B:/DSP/MUX_4.v:1]
	Parameter N bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX_4_1' (2#1) [B:/DSP/MUX_4.v:1]
INFO: [Synth 8-6157] synthesizing module 'REG_MUX__parameterized3' [B:/DSP/REG_MUX.v:1]
	Parameter N bound to: 1 - type: integer 
	Parameter RSTTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'REG_MUX__parameterized3' (2#1) [B:/DSP/REG_MUX.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DSP' (3#1) [B:/DSP/DSP.v:1]
WARNING: [Synth 8-3331] design DSP has unconnected port CARRYIN
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[17]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[16]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[15]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[14]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[13]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[12]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[11]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[10]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[9]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[8]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[7]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[6]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[5]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[4]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[3]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[2]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[1]
WARNING: [Synth 8-3331] design DSP has unconnected port BCIN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1346.148 ; gain = 234.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1346.148 ; gain = 234.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1346.148 ; gain = 234.430
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1458.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1505.125 ; gain = 393.406
18 Infos, 19 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 1505.125 ; gain = 676.949
