

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Feb 26 15:22:35 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.055 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 3 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)" [firmware/myproject.cpp:50]   --->   Operation 4 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V_6 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 5 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)" [firmware/myproject.cpp:50]   --->   Operation 6 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_V_7 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_1, i1 false)" [firmware/myproject.cpp:50]   --->   Operation 7 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i11 %r_V_6 to i12" [firmware/myproject.cpp:50]   --->   Operation 8 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i11 %r_V_7 to i12" [firmware/myproject.cpp:50]   --->   Operation 9 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "%ret_V_7 = sub i12 %sext_ln703, %sext_ln703_1" [firmware/myproject.cpp:50]   --->   Operation 10 'sub' 'ret_V_7' <Predicate = true> <Delay = 0.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Val2_2 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)" [firmware/myproject.cpp:50]   --->   Operation 11 'partselect' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_V = sext i10 %p_Val2_2 to i11" [firmware/myproject.cpp:50]   --->   Operation 12 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.72ns)   --->   "%add_ln1192 = add i11 %r_V, -337" [firmware/myproject.cpp:50]   --->   Operation 13 'add' 'add_ln1192' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %add_ln1192 to i16" [firmware/myproject.cpp:50]   --->   Operation 14 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_2 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %add_ln1192, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 15 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i15 %tmp_2 to i16" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.77ns)   --->   "%r_V_8 = sub i16 %sext_ln1118, %sext_ln1118_3" [firmware/myproject.cpp:50]   --->   Operation 17 'sub' 'r_V_8' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i16 %r_V_8 to i17" [firmware/myproject.cpp:50]   --->   Operation 18 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lhs_V = call i16 @_ssdm_op_BitConcatenate.i16.i12.i4(i12 %ret_V_7, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 19 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i16 %lhs_V to i17" [firmware/myproject.cpp:50]   --->   Operation 20 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700 = add i17 %sext_ln1118_4, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 21 'add' 'add_ln700' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_8 = add i17 %add_ln700, 3600" [firmware/myproject.cpp:50]   --->   Operation 22 'add' 'ret_V_8' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i17.i32.i32(i17 %ret_V_8, i32 8, i32 16)" [firmware/myproject.cpp:50]   --->   Operation 23 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_9 = sub i11 -2, %r_V" [firmware/myproject.cpp:51]   --->   Operation 24 'sub' 'ret_V_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 25 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%ret_V = add i11 %ret_V_9, 51" [firmware/myproject.cpp:51]   --->   Operation 25 'add' 'ret_V' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul_ln = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %ret_V, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 26 'bitconcatenate' 'mul_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.74ns)   --->   "%ret_V_4 = add i12 %mul_ln, 240" [firmware/myproject.cpp:51]   --->   Operation 27 'add' 'ret_V_4' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_2, i3 0)" [firmware/myproject.cpp:51]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i13 %shl_ln to i14" [firmware/myproject.cpp:51]   --->   Operation 29 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i12 %ret_V_4 to i21" [firmware/myproject.cpp:51]   --->   Operation 30 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i21 %sext_ln1118_5, 244" [firmware/myproject.cpp:51]   --->   Operation 31 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i14 0, %sext_ln1118_1" [firmware/myproject.cpp:53]   --->   Operation 32 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_2, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 33 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i11 %shl_ln1118_3 to i14" [firmware/myproject.cpp:53]   --->   Operation 34 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%r_V_9 = sub i14 %sub_ln1118, %sext_ln1118_2" [firmware/myproject.cpp:53]   --->   Operation 35 'sub' 'r_V_9' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %r_V_9, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 36 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%add_ln1192_4 = add i18 %lhs_V_1, 5846" [firmware/myproject.cpp:53]   --->   Operation 37 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_7 = call i24 @_ssdm_op_BitConcatenate.i24.i18.i6(i18 %add_ln1192_4, i6 0)" [firmware/myproject.cpp:53]   --->   Operation 38 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i24 %tmp_7 to i38" [firmware/myproject.cpp:53]   --->   Operation 39 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.93ns)   --->   "%ret_V_11 = add i38 %sext_ln1192_2, -68719476736" [firmware/myproject.cpp:53]   --->   Operation 40 'add' 'ret_V_11' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_6 = call i6 @_ssdm_op_PartSelect.i6.i38.i32.i32(i38 %ret_V_11, i32 32, i32 37)" [firmware/myproject.cpp:53]   --->   Operation 41 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !282"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !288"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !294"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !300"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !306"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !312"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:32]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [firmware/myproject.cpp:33]   --->   Operation 51 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i9 %tmp_3 to i10" [firmware/myproject.cpp:50]   --->   Operation 52 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %sext_ln708)" [firmware/myproject.cpp:50]   --->   Operation 53 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_4 = call i22 @_ssdm_op_BitConcatenate.i22.i21.i1(i21 %r_V_4, i1 false)" [firmware/myproject.cpp:51]   --->   Operation 54 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i22 %tmp_4 to i34" [firmware/myproject.cpp:51]   --->   Operation 55 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_5 = call i26 @_ssdm_op_BitConcatenate.i26.i21.i5(i21 %r_V_4, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 56 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i26 %tmp_5 to i34" [firmware/myproject.cpp:51]   --->   Operation 57 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.84ns)   --->   "%sub_ln1192 = sub i34 %sext_ln1192, %sext_ln1192_1" [firmware/myproject.cpp:51]   --->   Operation 58 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node sub_ln1192_2)   --->   "%shl_ln1192 = shl i34 %sub_ln1192, 4" [firmware/myproject.cpp:51]   --->   Operation 59 'shl' 'shl_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.87ns) (out node of the LUT)   --->   "%sub_ln1192_2 = sub i34 0, %shl_ln1192" [firmware/myproject.cpp:51]   --->   Operation 60 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_3 = add i34 %sub_ln1192, %sub_ln1192_2" [firmware/myproject.cpp:51]   --->   Operation 61 'add' 'add_ln1192_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ret_V_10 = add i34 %add_ln1192_3, -234881024" [firmware/myproject.cpp:51]   --->   Operation 62 'add' 'ret_V_10' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i34.i32.i32(i34 %ret_V_10, i32 24, i32 33)" [firmware/myproject.cpp:51]   --->   Operation 63 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 %trunc_ln708_2)" [firmware/myproject.cpp:51]   --->   Operation 64 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 -15)" [firmware/myproject.cpp:52]   --->   Operation 65 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i6 %tmp_6 to i10" [firmware/myproject.cpp:53]   --->   Operation 66 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %sext_ln708_1)" [firmware/myproject.cpp:53]   --->   Operation 67 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 -16)" [firmware/myproject.cpp:54]   --->   Operation 68 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 4.05ns
The critical path consists of the following:
	wire read on port 'x_V' (firmware/myproject.cpp:50) [17]  (0 ns)
	'sub' operation ('ret.V', firmware/myproject.cpp:51) [40]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:51) [41]  (0.777 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:51) [43]  (0.745 ns)
	'mul' operation of DSP[47] ('r.V', firmware/myproject.cpp:51) [47]  (2.53 ns)

 <State 2>: 2.46ns
The critical path consists of the following:
	'sub' operation ('sub_ln1192', firmware/myproject.cpp:51) [52]  (0.844 ns)
	'shl' operation ('shl_ln1192', firmware/myproject.cpp:51) [53]  (0 ns)
	'sub' operation ('sub_ln1192_2', firmware/myproject.cpp:51) [54]  (0.874 ns)
	'add' operation ('add_ln1192_3', firmware/myproject.cpp:51) [55]  (0 ns)
	'add' operation ('ret.V', firmware/myproject.cpp:51) [56]  (0.738 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
