Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Thu Mar 30 10:15:04 2023
| Host              : cad104.naist.jp running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -max_paths 10 -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx
| Design            : design_2_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.556    -3997.207                  18171               255571        0.000        0.000                      0               255487        0.000        0.000                       0                 84494  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_pl_0                         {0.000 5.000}        10.000          100.000         
user_si570_sysclk_clk_p          {0.000 1.666}        3.333           300.030         
  clk_out1_design_2_clk_wiz_0_0  {0.000 1.500}        3.000           333.367         
  clk_out2_design_2_clk_wiz_0_0  {0.000 2.500}        4.999           200.020         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
user_si570_sysclk_clk_p                                                                                                                                                            0.500        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_0        0.110        0.000                      0                39492        0.011        0.000                      0                39492        0.000        0.000                       0                 13157  
  clk_out2_design_2_clk_wiz_0_0       -0.556    -3997.207                  18171               147704        0.000        0.000                      0               147704        1.958        0.000                       0                 71336  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_2_clk_wiz_0_0  clk_out1_design_2_clk_wiz_0_0        4.377        0.000                      0                   42                                                                        
clk_out1_design_2_clk_wiz_0_0  clk_out2_design_2_clk_wiz_0_0        2.457        0.000                      0                   42                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_out2_design_2_clk_wiz_0_0  clk_out2_design_2_clk_wiz_0_0        0.055        0.000                      0                68291        0.380        0.000                      0                68291  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  user_si570_sysclk_clk_p
  To Clock:  user_si570_sysclk_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_si570_sysclk_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { user_si570_sysclk_clk_p }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PLLE4_ADV/CLKIN  n/a            1.071         3.333       2.262      PLL_X0Y0  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Slow    PLLE4_ADV/CLKIN  n/a            1.167         1.666       0.500      PLL_X0Y0  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
Low Pulse Width   Fast    PLLE4_ADV/CLKIN  n/a            1.167         1.666       0.500      PLL_X0Y0  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Slow    PLLE4_ADV/CLKIN  n/a            1.167         1.666       0.500      PLL_X0Y0  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN
High Pulse Width  Fast    PLLE4_ADV/CLKIN  n/a            1.167         1.666       0.500      PLL_X0Y0  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[115]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.228ns (8.282%)  route 2.525ns (91.718%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 7.180 - 3.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.448ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.712ns (routing 1.319ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       3.043     4.316    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X81Y11         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.395 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=151, routed)         2.466     6.861    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/ADDRB0
    SLICE_X79Y24         RAMD32 (Prop_B6LUT_SLICEM_RADR0_O)
                                                      0.149     7.010 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB_D1/O
                         net (fo=1, routed)           0.059     7.069    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[115]
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[115]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.712     7.180    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[115]/C
                         clock pessimism              0.036     7.217    
                         clock uncertainty           -0.063     7.154    
    SLICE_X79Y24         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.179    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[115]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.749ns  (logic 0.224ns (8.148%)  route 2.525ns (91.852%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 7.180 - 3.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.448ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.712ns (routing 1.319ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       3.043     4.316    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X81Y11         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.395 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=151, routed)         2.453     6.848    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/ADDRD0
    SLICE_X79Y24         RAMD32 (Prop_D6LUT_SLICEM_RADR0_O)
                                                      0.145     6.993 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD_D1/O
                         net (fo=1, routed)           0.072     7.065    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[119]
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.712     7.180    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]/C
                         clock pessimism              0.036     7.217    
                         clock uncertainty           -0.063     7.154    
    SLICE_X79Y24         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.179    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[119]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.065    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 0.229ns (8.336%)  route 2.518ns (91.664%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 7.180 - 3.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.448ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.712ns (routing 1.319ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       3.043     4.316    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X81Y11         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.395 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=151, routed)         2.465     6.860    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/ADDRA0
    SLICE_X79Y24         RAMD32 (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.150     7.010 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA_D1/O
                         net (fo=1, routed)           0.053     7.063    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[113]
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.712     7.180    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[113]/C
                         clock pessimism              0.036     7.217    
                         clock uncertainty           -0.063     7.154    
    SLICE_X79Y24         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.179    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[113]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.125ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.246ns (8.985%)  route 2.492ns (91.015%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 7.180 - 3.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.448ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.712ns (routing 1.319ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       3.043     4.316    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X81Y11         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.395 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=151, routed)         2.466     6.861    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/ADDRB0
    SLICE_X79Y24         RAMD32 (Prop_B5LUT_SLICEM_RADR0_O)
                                                      0.167     7.028 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMB/O
                         net (fo=1, routed)           0.026     7.054    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[114]
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.712     7.180    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]/C
                         clock pessimism              0.036     7.217    
                         clock uncertainty           -0.063     7.154    
    SLICE_X79Y24         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     7.179    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[114]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1095]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 0.516ns (18.455%)  route 2.280ns (81.545%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.118ns = ( 7.117 - 3.000 ) 
    Source Clock Delay      (SCD):    4.092ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.819ns (routing 1.448ns, distribution 1.371ns)
  Clock Net Delay (Destination): 2.649ns (routing 1.319ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.819     4.092    design_2_i/zynq_ultra_ps_e_0/inst/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0RREADY)
                                                      0.419     4.511 r  design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0RREADY
                         net (fo=5, routed)           0.511     5.022    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/s_axi_rready
    SLICE_X39Y16         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     5.119 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i[1039]_i_1__4/O
                         net (fo=147, routed)         1.769     6.888    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i
    SLICE_X72Y22         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1095]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.649     7.117    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X72Y22         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1095]/C
                         clock pessimism              0.025     7.142    
                         clock uncertainty           -0.063     7.079    
    SLICE_X72Y22         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     7.019    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1095]
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -6.888    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.730ns  (logic 0.242ns (8.864%)  route 2.488ns (91.136%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 7.180 - 3.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.448ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.712ns (routing 1.319ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       3.043     4.316    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X81Y11         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.395 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=151, routed)         2.465     6.860    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/ADDRA0
    SLICE_X79Y24         RAMD32 (Prop_A5LUT_SLICEM_RADR0_O)
                                                      0.163     7.023 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMA/O
                         net (fo=1, routed)           0.023     7.046    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[112]
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.712     7.180    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[112]/C
                         clock pessimism              0.036     7.217    
                         clock uncertainty           -0.063     7.154    
    SLICE_X79Y24         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     7.179    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[112]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.046    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.170ns (6.173%)  route 2.584ns (93.827%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.136ns = ( 7.135 - 3.000 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    -0.028ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.807ns (routing 1.448ns, distribution 1.359ns)
  Clock Net Delay (Destination): 2.667ns (routing 1.319ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.807     4.080    design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X39Y91         FDRE                                         r  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.161 f  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=21, routed)          2.419     6.580    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_aresetn
    SLICE_X75Y8          LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     6.669 r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe_inferred_i_1/O
                         net (fo=2, routed)           0.165     6.834    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe
    SLICE_X75Y8          FDSE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.667     7.135    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_aclk
    SLICE_X75Y8          FDSE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/C
                         clock pessimism             -0.028     7.107    
                         clock uncertainty           -0.063     7.045    
    SLICE_X75Y8          FDSE (Setup_AFF_SLICEL_C_S)
                                                     -0.074     6.971    design_2_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg
  -------------------------------------------------------------------
                         required time                          6.971    
                         arrival time                          -6.834    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.237ns (8.713%)  route 2.483ns (91.287%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.181ns = ( 7.180 - 3.000 ) 
    Source Clock Delay      (SCD):    4.316ns
    Clock Pessimism Removal (CPR):    0.036ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.043ns (routing 1.448ns, distribution 1.595ns)
  Clock Net Delay (Destination): 2.712ns (routing 1.319ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       3.043     4.316    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X81Y11         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y11         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.395 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=151, routed)         2.453     6.848    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/ADDRD0
    SLICE_X79Y24         RAMD32 (Prop_D5LUT_SLICEM_RADR0_O)
                                                      0.158     7.006 r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAMD/O
                         net (fo=1, routed)           0.030     7.036    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[118]
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.712     7.180    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X79Y24         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]/C
                         clock pessimism              0.036     7.217    
                         clock uncertainty           -0.063     7.154    
    SLICE_X79Y24         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     7.179    design_2_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[118]
  -------------------------------------------------------------------
                         required time                          7.179    
                         arrival time                          -7.036    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.809ns  (logic 0.228ns (8.117%)  route 2.581ns (91.883%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 7.089 - 3.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.897ns (routing 1.448ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.319ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.897     4.170    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X57Y31         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.249 r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=171, routed)         2.522     6.771    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/ADDRB0
    SLICE_X56Y48         RAMD32 (Prop_B6LUT_SLICEM_RADR0_O)
                                                      0.149     6.920 r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMB_D1/O
                         net (fo=1, routed)           0.059     6.979    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[31]
    SLICE_X56Y48         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.621     7.089    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X56Y48         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]/C
                         clock pessimism              0.075     7.164    
                         clock uncertainty           -0.063     7.101    
    SLICE_X56Y48         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.126    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[31]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -6.979    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@3.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.803ns  (logic 0.229ns (8.170%)  route 2.574ns (91.830%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.090ns = ( 7.089 - 3.000 ) 
    Source Clock Delay      (SCD):    4.170ns
    Clock Pessimism Removal (CPR):    0.075ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.897ns (routing 1.448ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.621ns (routing 1.319ns, distribution 1.302ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.897     4.170    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/s_sc_aclk
    SLICE_X57Y31         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y31         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.249 r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]/Q
                         net (fo=171, routed)         2.521     6.770    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/ADDRA0
    SLICE_X56Y48         RAMD32 (Prop_A6LUT_SLICEM_RADR0_O)
                                                      0.150     6.920 r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMA_D1/O
                         net (fo=1, routed)           0.053     6.973    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg0[29]
    SLICE_X56Y48         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      3.000     3.000 r  
    AL8                                               0.000     3.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     3.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     3.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     3.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     4.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     4.444    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.468 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.621     7.089    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X56Y48         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]/C
                         clock pessimism              0.075     7.164    
                         clock uncertainty           -0.063     7.101    
    SLICE_X56Y48         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.126    design_2_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          7.126    
                         arrival time                          -6.973    
  -------------------------------------------------------------------
                         slack                                  0.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[175]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][9][userdata][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.200ns
    Source Clock Delay      (SCD):    4.079ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      2.610ns (routing 1.319ns, distribution 1.291ns)
  Clock Net Delay (Destination): 2.927ns (routing 1.448ns, distribution 1.479ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.610     4.079    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X58Y38         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[175]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y38         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     4.139 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/mesg_reg_reg[175]/Q
                         net (fo=2, routed)           0.107     4.246    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_payld[104]
    SLICE_X57Y37         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][9][userdata][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.927     4.200    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X57Y37         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][9][userdata][7]/C
                         clock pessimism             -0.027     4.173    
    SLICE_X57Y37         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     4.235    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][9][userdata][7]
  -------------------------------------------------------------------
                         required time                         -4.235    
                         arrival time                           4.246    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1072]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.058ns (25.551%)  route 0.169ns (74.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.208ns
    Source Clock Delay      (SCD):    4.049ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      2.580ns (routing 1.319ns, distribution 1.261ns)
  Clock Net Delay (Destination): 2.935ns (routing 1.448ns, distribution 1.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.580     4.049    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X41Y6          FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1072]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.107 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1072]/Q
                         net (fo=1, routed)           0.169     4.276    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/DIE0
    SLICE_X46Y4          RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.935     4.208    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/WCLK
    SLICE_X46Y4          RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME/CLK
                         clock pessimism             -0.022     4.186    
    SLICE_X46Y4          RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.077     4.263    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_112_125/RAME
  -------------------------------------------------------------------
                         required time                         -4.263    
                         arrival time                           4.276    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1080]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.058ns (33.333%)  route 0.116ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.182ns
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.069ns
  Clock Net Delay (Source):      2.561ns (routing 1.319ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.909ns (routing 1.448ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.561     4.030    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X43Y21         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1080]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.088 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1080]/Q
                         net (fo=1, routed)           0.116     4.204    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIB0
    SLICE_X43Y15         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.909     4.182    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X43Y15         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/CLK
                         clock pessimism             -0.069     4.113    
    SLICE_X43Y15         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     4.191    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB
  -------------------------------------------------------------------
                         required time                         -4.191    
                         arrival time                           4.204    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[132].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    2.292ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.571ns (routing 0.790ns, distribution 0.781ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.878ns, distribution 0.909ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.159     0.704    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.721 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       1.571     2.292    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X52Y38         FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.331 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][36]/Q
                         net (fo=2, routed)           0.059     2.390    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[132].srl_nx1/s_mesg[0]
    SLICE_X52Y37         SRLC32E                                      r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[132].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.181     0.681    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.700 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       1.787     2.487    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[132].srl_nx1/aclk
    SLICE_X52Y37         SRLC32E                                      r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[132].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.157     2.331    
    SLICE_X52Y37         SRLC32E (Hold_A6LUT_SLICEM_CLK_D)
                                                      0.046     2.377    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[132].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.377    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[139]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.058ns (25.328%)  route 0.171ns (74.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.211ns
    Source Clock Delay      (SCD):    4.050ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      2.581ns (routing 1.319ns, distribution 1.262ns)
  Clock Net Delay (Destination): 2.938ns (routing 1.448ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.581     4.050    design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X37Y4          FDRE                                         r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.108 r  design_2_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[139]/Q
                         net (fo=1, routed)           0.171     4.279    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/DID0
    SLICE_X41Y4          RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.938     4.211    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X41Y4          RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD/CLK
                         clock pessimism             -0.022     4.189    
    SLICE_X41Y4          RAMD32 (Hold_D5LUT_SLICEM_CLK_I)
                                                      0.076     4.265    design_2_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMD
  -------------------------------------------------------------------
                         required time                         -4.265    
                         arrival time                           4.279    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[117]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.080ns (34.934%)  route 0.149ns (65.065%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.209ns
    Source Clock Delay      (SCD):    4.030ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      2.561ns (routing 1.319ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.936ns (routing 1.448ns, distribution 1.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.561     4.030    design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X55Y19         FDRE                                         r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.088 r  design_2_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[117]/Q
                         net (fo=1, routed)           0.127     4.215    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_mux_payld/s_sc_payld[276]
    SLICE_X57Y18         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     4.237 r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_mux_payld/gen_pipe[1].pipe[1][117]_i_1/O
                         net (fo=1, routed)           0.022     4.259    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/pipe[0][116]
    SLICE_X57Y18         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.936     4.209    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X57Y18         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]/C
                         clock pessimism             -0.025     4.185    
    SLICE_X57Y18         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     4.245    design_2_i/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][117]
  -------------------------------------------------------------------
                         required time                         -4.245    
                         arrival time                           4.259    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][30][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.907%)  route 0.155ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.249ns
    Source Clock Delay      (SCD):    4.100ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      2.631ns (routing 1.319ns, distribution 1.312ns)
  Clock Net Delay (Destination): 2.976ns (routing 1.448ns, distribution 1.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.631     4.100    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X65Y41         FDRE                                         r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][30][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     4.160 r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][30][userdata][7]/Q
                         net (fo=1, routed)           0.155     4.315    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/DIB0
    SLICE_X67Y41         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.976     4.249    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/WCLK
    SLICE_X67Y41         RAMD32                                       r  design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAMB/CLK
                         clock pessimism             -0.027     4.222    
    SLICE_X67Y41         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.078     4.300    design_2_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_151/RAMB
  -------------------------------------------------------------------
                         required time                         -4.300    
                         arrival time                           4.315    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1134]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.058ns (23.200%)  route 0.192ns (76.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.204ns
    Source Clock Delay      (SCD):    4.025ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      2.556ns (routing 1.319ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.931ns (routing 1.448ns, distribution 1.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.556     4.025    design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X39Y22         FDRE                                         r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1134]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.083 r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1134]/Q
                         net (fo=1, routed)           0.192     4.275    design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/DIF0
    SLICE_X41Y16         RAMD32                                       r  design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.931     4.204    design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/WCLK
    SLICE_X41Y16         RAMD32                                       r  design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF/CLK
                         clock pessimism             -0.022     4.182    
    SLICE_X41Y16         RAMD32 (Hold_F5LUT_SLICEM_CLK_I)
                                                      0.078     4.260    design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_140_153/RAMF
  -------------------------------------------------------------------
                         required time                         -4.260    
                         arrival time                           4.275    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.058ns (26.852%)  route 0.158ns (73.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.186ns
    Source Clock Delay      (SCD):    4.041ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      2.572ns (routing 1.319ns, distribution 1.253ns)
  Clock Net Delay (Destination): 2.913ns (routing 1.448ns, distribution 1.465ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.572     4.041    design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X40Y8          FDRE                                         r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y8          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.099 r  design_2_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[182]/Q
                         net (fo=1, routed)           0.158     4.257    design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/DIC0
    SLICE_X43Y8          RAMD32                                       r  design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.913     4.186    design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/WCLK
    SLICE_X43Y8          RAMD32                                       r  design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC/CLK
                         clock pessimism             -0.022     4.164    
    SLICE_X43Y8          RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.078     4.242    design_2_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_84_97/RAMC
  -------------------------------------------------------------------
                         required time                         -4.242    
                         arrival time                           4.257    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][233]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.058ns (44.961%)  route 0.071ns (55.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    4.175ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Net Delay (Source):      2.706ns (routing 1.319ns, distribution 1.387ns)
  Clock Net Delay (Destination): 3.040ns (routing 1.448ns, distribution 1.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.231     1.445    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.469 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       2.706     4.175    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/clkb
    SLICE_X78Y22         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y22         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.233 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[95]/Q
                         net (fo=2, routed)           0.071     4.304    design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[232]
    SLICE_X78Y21         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][233]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT0)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.270     1.245    design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCE_X0Y14         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.273 r  design_2_i/clk_wiz_0/inst/clkout1_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=13155, routed)       3.040     4.313    design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X78Y21         FDRE                                         r  design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][233]/C
                         clock pessimism             -0.086     4.227    
    SLICE_X78Y21         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.289    design_2_i/axi_smc/inst/switchboards/r_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][233]
  -------------------------------------------------------------------
                         required time                         -4.289    
                         arrival time                           4.304    
  -------------------------------------------------------------------
                         slack                                  0.014    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 1.500 }
Period(ns):         3.000
Sources:            { design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK    n/a            3.000         3.000       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK    n/a            3.000         3.000       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     BUFGCE/I           n/a            1.290         3.000       1.710      BUFGCE_X0Y14  design_2_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE4_ADV/CLKOUT0  n/a            1.290         3.000       1.710      PLL_X0Y0      design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK         n/a            1.064         3.000       1.936      SLICE_X1Y404  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         3.000       1.936      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         3.000       1.936      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         3.000       1.936      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         3.000       1.936      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK         n/a            1.064         3.000       1.936      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK    n/a            1.500         1.500       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK    n/a            1.500         1.500       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK    n/a            1.500         1.500       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK    n/a            1.500         1.500       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.532         1.500       0.968      SLICE_X1Y404  design_2_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X50Y13  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X50Y13  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X50Y13  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X50Y13  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X50Y13  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAMC/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK    n/a            1.500         1.500       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK    n/a            1.500         1.500       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK    n/a            1.500         1.500       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK    n/a            1.500         1.500       0.000      PS8_X0Y0      design_2_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            0.532         1.500       0.968      SLICE_X49Y7   design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_13/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_2_clk_wiz_0_0
  To Clock:  clk_out2_design_2_clk_wiz_0_0

Setup :        18171  Failing Endpoints,  Worst Slack       -0.556ns,  Total Violation    -3997.207ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ea1b_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 0.823ns (14.996%)  route 4.665ns (85.004%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 9.403 - 4.999 ) 
    Source Clock Delay      (SCD):    4.372ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.091ns (routing 1.522ns, distribution 1.569ns)
  Clock Net Delay (Destination): 2.928ns (routing 1.385ns, distribution 1.543ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.091     4.372    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/ACLK
    SLICE_X85Y209        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y209        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.450 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf0_reg[1]/Q
                         net (fo=10, routed)          1.186     5.636    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/tx3[63]_i_10_0[0]
    SLICE_X85Y324        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     5.687 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_1_LOPT_REMAP/O
                         net (fo=1, routed)           0.101     5.788    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_1/O_n
    SLICE_X85Y324        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     5.913 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_0_LOPT_REMAP/O
                         net (fo=82, routed)          0.903     6.816    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/stage4_lmea0sfma
    SLICE_X78Y381        LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     6.851 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___3058_i_1/O
                         net (fo=7, routed)           0.257     7.108    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___3058_i_1_n_0
    SLICE_X77Y375        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     7.257 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___3058_i_4/O
                         net (fo=4, routed)           0.207     7.464    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___3058_i_4_n_0
    SLICE_X78Y379        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     7.561 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___3058/O
                         net (fo=54, routed)          1.106     8.667    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___3058_n_0
    SLICE_X93Y350        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     8.755 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___329_i_3/O
                         net (fo=2, routed)           0.187     8.942    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___329_i_3_n_0
    SLICE_X94Y350        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     9.092 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_2_LOPT_REMAP_7/O
                         net (fo=1, routed)           0.668     9.760    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_2/O_n_7
    SLICE_X95Y408        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     9.810 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_0_LOPT_REMAP_8/O
                         net (fo=1, routed)           0.050     9.860    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ea1b[2]_i_1_n_0
    SLICE_X95Y408        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ea1b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.928     9.403    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ACLK
    SLICE_X95Y408        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ea1b_reg[2]/C
                         clock pessimism             -0.057     9.346    
                         clock uncertainty           -0.067     9.279    
    SLICE_X95Y408        FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     9.304    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ea1b_reg[2]
  -------------------------------------------------------------------
                         required time                          9.304    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/FSM_onehot_cmd_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.628ns (11.923%)  route 4.639ns (88.077%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.222ns = ( 9.221 - 4.999 ) 
    Source Clock Delay      (SCD):    4.411ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.522ns, distribution 1.608ns)
  Clock Net Delay (Destination): 2.746ns (routing 1.385ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.130     4.411    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/ACLK
    SLICE_X83Y274        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/FSM_onehot_cmd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y274        FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.492 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/FSM_onehot_cmd_reg[2]/Q
                         net (fo=26, routed)          0.118     4.610    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/i___1289_1[0]
    SLICE_X83Y273        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     4.771 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/i___945_i_1__0/O
                         net (fo=345, routed)         1.418     6.189    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/conf1_reg[88]
    SLICE_X71Y327        LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.239 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage5_inst/i___1102/O
                         net (fo=13, routed)          1.231     7.470    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/tx3_reg[63]_1[187]
    SLICE_X75Y398        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     7.619 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1[59]_i_8/O
                         net (fo=1, routed)           0.508     8.127    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1[59]_i_8_n_0
    SLICE_X75Y345        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     8.162 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1[59]_i_3/O
                         net (fo=1, routed)           1.306     9.468    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1[59]_i_3_n_0
    SLICE_X79Y208        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     9.620 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1[59]_i_1/O
                         net (fo=1, routed)           0.058     9.678    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1[59]_i_1_n_0
    SLICE_X79Y208        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.746     9.221    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ACLK
    SLICE_X79Y208        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[59]/C
                         clock pessimism             -0.057     9.164    
                         clock uncertainty           -0.067     9.097    
    SLICE_X79Y208        FDCE (Setup_HFF_SLICEM_C_D)
                                                      0.025     9.122    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[59]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.556ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[53]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 0.690ns (12.721%)  route 4.734ns (87.279%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 9.254 - 4.999 ) 
    Source Clock Delay      (SCD):    4.379ns
    Clock Pessimism Removal (CPR):    0.035ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.098ns (routing 1.522ns, distribution 1.576ns)
  Clock Net Delay (Destination): 2.779ns (routing 1.385ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.098     4.379    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/ACLK
    SLICE_X85Y204        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y204        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     4.457 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf1_reg[6]/Q
                         net (fo=5, routed)           0.532     4.989    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/tx3[63]_i_10_1[5]
    SLICE_X85Y230        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.150     5.139 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.048     5.187    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_2/O_n
    SLICE_X85Y230        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     5.287 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_1_LOPT_REMAP_1/O
                         net (fo=1, routed)           0.831     6.118    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_1/O_n_1
    SLICE_X85Y318        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     6.171 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i_0_LOPT_REMAP_1/O
                         net (fo=2, routed)           0.168     6.339    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___231_i_17_n_0
    SLICE_X84Y318        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.487 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___231_i_9/O
                         net (fo=64, routed)          1.251     7.738    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___231_i_9_n_0
    SLICE_X78Y401        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.124     7.862 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___277_i_2/O
                         net (fo=1, routed)           1.832     9.694    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___277_i_2_n_0
    SLICE_X82Y199        LUT4 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     9.731 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___277/O
                         net (fo=1, routed)           0.072     9.803    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/i___277_n_0
    SLICE_X82Y199        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.779     9.254    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ACLK
    SLICE_X82Y199        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[53]/C
                         clock pessimism              0.035     9.289    
                         clock uncertainty           -0.067     9.222    
    SLICE_X82Y199        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.247    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage1_inst/ex1_reg[53]
  -------------------------------------------------------------------
                         required time                          9.247    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                 -0.556    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[0][270]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 0.502ns (9.499%)  route 4.783ns (90.501%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.168ns = ( 9.167 - 4.999 ) 
    Source Clock Delay      (SCD):    4.252ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.971ns (routing 1.522ns, distribution 1.449ns)
  Clock Net Delay (Destination): 2.692ns (routing 1.385ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.971     4.252    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/ACLK
    SLICE_X53Y255        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y255        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.330 r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg[1]/Q
                         net (fo=115, routed)         0.736     5.066    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/qn_reg_n_0_[1]
    SLICE_X49Y316        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088     5.154 f  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/i_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.122     5.276    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/i_2/O_n
    SLICE_X50Y316        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150     5.426 r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/lmring/lmring_br/i_0_LOPT_REMAP/O
                         net (fo=50, routed)          0.682     6.108    design_2_i/emax6_0/inst/fsm/axring_bot_buf/lmring_b_nemp_en
    SLICE_X53Y268        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     6.257 f  design_2_i/emax6_0/inst/fsm/axring_bot_buf/queue[1][341]_i_3__0/O
                         net (fo=21, routed)          0.879     7.136    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[0][335]_0
    SLICE_X67Y318        LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     7.173 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0/O
                         net (fo=257, routed)         2.364     9.537    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][341]_i_1__0_n_0
    SLICE_X73Y144        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[0][270]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.692     9.167    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/ACLK
    SLICE_X73Y144        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[0][270]/C
                         clock pessimism             -0.057     9.110    
                         clock uncertainty           -0.067     9.043    
    SLICE_X73Y144        FDCE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     8.982    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[0][270]
  -------------------------------------------------------------------
                         required time                          8.982    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.521ns  (logic 1.056ns (19.127%)  route 4.465ns (80.873%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 9.247 - 4.999 ) 
    Source Clock Delay      (SCD):    4.182ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.901ns (routing 1.522ns, distribution 1.379ns)
  Clock Net Delay (Destination): 2.772ns (routing 1.385ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.901     4.182    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ACLK
    SLICE_X36Y237        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y237        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.261 r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/cycle_reg[0]/Q
                         net (fo=150, routed)         2.573     6.834    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/Q[0]
    SLICE_X22Y373        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     6.924 f  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/mex1d3_carry_i_8__3/O
                         net (fo=19, routed)          0.696     7.620    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/conf1_reg[60]
    SLICE_X17Y411        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     7.743 r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d[14]_i_2__3/O
                         net (fo=5, routed)           0.353     8.096    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/p_0_in[11]
    SLICE_X18Y405        LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     8.195 r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/i__carry_i_2__16/O
                         net (fo=1, routed)           0.007     8.202    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/mex/mex/ea1d[7]_i_20__3_0[4]
    SLICE_X18Y405        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[5])
                                                      0.099     8.301 r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/mex/mex1d3_inferred__2/i__carry/CO[5]
                         net (fo=11, routed)          0.326     8.627    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/mex/ea1b_reg[15][0]
    SLICE_X17Y408        LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     8.678 r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/mex/ea0d[7]_i_13__3/O
                         net (fo=4, routed)           0.102     8.780    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/mex/ea0d[7]_i_13__3_n_0
    SLICE_X17Y409        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.147     8.927 r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/mex/ea0d[7]_i_7__3/O
                         net (fo=1, routed)           0.007     8.934    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/ea0d_reg[7][2]
    SLICE_X17Y409        CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     9.087 r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/ea0d_reg[7]_i_2__3/CO[7]
                         net (fo=1, routed)           0.026     9.113    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/ea0d_reg[7]_i_2__3_n_0
    SLICE_X17Y410        CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     9.229 r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage1_inst/ea0d_reg[15]_i_2__3/O[5]
                         net (fo=1, routed)           0.303     9.532    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/mex0d0[13]
    SLICE_X16Y411        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     9.631 r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d[13]_i_1__3/O
                         net (fo=1, routed)           0.072     9.703    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d[13]_i_1__3_n_0
    SLICE_X16Y411        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.772     9.247    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ACLK
    SLICE_X16Y411        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d_reg[13]/C
                         clock pessimism             -0.057     9.190    
                         clock uncertainty           -0.067     9.123    
    SLICE_X16Y411        FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.148    design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage2_inst/ea0d_reg[13]
  -------------------------------------------------------------------
                         required time                          9.148    
                         arrival time                          -9.703    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.555ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.272ns  (logic 1.247ns (23.653%)  route 4.025ns (76.347%))
  Logic Levels:           16  (CARRY8=3 LUT3=2 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.182ns = ( 9.181 - 4.999 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.084ns (routing 1.522ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.706ns (routing 1.385ns, distribution 1.321ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.084     4.365    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ACLK
    SLICE_X8Y285         FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y285         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.444 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/cycle_reg[0]/Q
                         net (fo=174, routed)         0.580     5.024    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/Q[0]
    SLICE_X11Y306        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     5.147 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1l/ex2d_r/q[20]_i_17__14/O
                         net (fo=134, routed)         1.177     6.324    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[10]_i_19__2_1
    SLICE_X7Y235         LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     6.361 f  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_14__15/O
                         net (fo=1, routed)           0.095     6.456    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_14__15_n_0
    SLICE_X7Y235         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     6.507 f  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[22]_i_12__16/O
                         net (fo=28, routed)          0.643     7.150    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex3_reg[31][33]
    SLICE_X11Y220        LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     7.272 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q[24]_i_252__2/O
                         net (fo=2, routed)           0.042     7.314    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q[24]_i_252__2_n_0
    SLICE_X11Y220        LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     7.366 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q[24]_i_241__2/O
                         net (fo=1, routed)           0.136     7.502    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q[24]_i_241__2_n_0
    SLICE_X12Y219        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     7.537 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q[24]_i_169__8/O
                         net (fo=2, routed)           0.151     7.688    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/ex2_reg[21]
    SLICE_X10Y219        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.101     7.789 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q[24]_i_154__7/O
                         net (fo=3, routed)           0.144     7.933    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q[24]_i_154__7_n_0
    SLICE_X9Y220         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     8.030 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q[24]_i_108__9/O
                         net (fo=1, routed)           0.275     8.305    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q[24]_i_108__9_n_0
    SLICE_X11Y221        CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053     8.358 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q_reg[24]_i_53__5/CO[7]
                         net (fo=1, routed)           0.026     8.384    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q_reg[24]_i_53__5_n_0
    SLICE_X11Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     8.399 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q_reg[24]_i_27__2/CO[7]
                         net (fo=1, routed)           0.026     8.425    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q_reg[24]_i_27__2_n_0
    SLICE_X11Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     8.477 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/q_reg[24]_i_28__5/CO[0]
                         net (fo=16, routed)          0.221     8.698    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/CO[0]
    SLICE_X11Y223        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     8.749 f  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage1_inst/q[18]_i_15__19/O
                         net (fo=1, routed)           0.199     8.948    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_6__29_0
    SLICE_X9Y220         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     8.984 f  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_10__19/O
                         net (fo=1, routed)           0.209     9.193    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_10__19_n_0
    SLICE_X7Y221         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.345 f  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_6__29/O
                         net (fo=1, routed)           0.048     9.393    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_6__29_n_0
    SLICE_X7Y221         LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     9.516 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_3__29/O
                         net (fo=1, routed)           0.021     9.537    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q[18]_i_3__29_n_0
    SLICE_X7Y221         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.068     9.605 r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]_i_1__4/O
                         net (fo=1, routed)           0.032     9.637    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/r_ex2d[18]
    SLICE_X7Y221         FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.706     9.181    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/ACLK
    SLICE_X7Y221         FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]/C
                         clock pessimism             -0.057     9.124    
                         clock uncertainty           -0.067     9.057    
    SLICE_X7Y221         FDCE (Setup_DFF_SLICEM_C_D)
                                                      0.025     9.082    design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage2_inst/exe1h/ex2d_r/q_reg[18]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -9.637    
  -------------------------------------------------------------------
                         slack                                 -0.555    

Slack (VIOLATED) :        -0.554ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/cycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb_reg[72]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.335ns (6.333%)  route 4.955ns (93.667%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.222ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.176ns = ( 9.175 - 4.999 ) 
    Source Clock Delay      (SCD):    4.340ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.059ns (routing 1.522ns, distribution 1.537ns)
  Clock Net Delay (Destination): 2.700ns (routing 1.385ns, distribution 1.315ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.059     4.340    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/ACLK
    SLICE_X68Y280        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y280        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     4.418 f  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/cycle_reg[1]/Q
                         net (fo=34, routed)          1.010     5.428    design_2_i/emax6_0/inst/fsm/q_reg[22][1]
    SLICE_X69Y192        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     5.525 r  design_2_i/emax6_0/inst/fsm/i___1_i_2/O
                         net (fo=121, routed)         1.101     6.626    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb_reg[992]_0
    SLICE_X70Y272        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.037     6.663 f  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/i___72_i_2/O
                         net (fo=140, routed)         1.880     8.543    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/i___72_i_2_n_0
    SLICE_X70Y153        LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     8.666 r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb[840]_i_1/O
                         net (fo=4, routed)           0.964     9.630    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb[840]_i_1_n_0
    SLICE_X71Y235        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.700     9.175    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/ACLK
    SLICE_X71Y235        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb_reg[72]/C
                         clock pessimism             -0.057     9.118    
                         clock uncertainty           -0.067     9.051    
    SLICE_X71Y235        FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     9.076    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/bb_reg[72]
  -------------------------------------------------------------------
                         required time                          9.076    
                         arrival time                          -9.630    
  -------------------------------------------------------------------
                         slack                                 -0.554    

Slack (VIOLATED) :        -0.554ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 1.014ns (19.832%)  route 4.099ns (80.168%))
  Logic Levels:           11  (CARRY8=1 LUT3=2 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 9.154 - 4.999 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.926ns (routing 1.522ns, distribution 1.404ns)
  Clock Net Delay (Destination): 2.679ns (routing 1.385ns, distribution 1.294ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.926     4.207    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/ACLK
    SLICE_X47Y54         FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y54         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.286 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]/Q
                         net (fo=13, routed)          0.650     4.936    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/stage3_h_ex2_d_frac[8]
    SLICE_X45Y105        LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     4.971 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_41__5_rewire/O
                         net (fo=1, routed)           0.281     5.252    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_41__5_n_0
    SLICE_X45Y118        LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     5.287 f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44__5_rewire_rewire/O
                         net (fo=18, routed)          0.232     5.519    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_44__5_n_0
    SLICE_X44Y124        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.090     5.609 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_23__5/O
                         net (fo=26, routed)          0.274     5.883    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[26]_3
    SLICE_X43Y128        LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     6.035 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__5/O
                         net (fo=6, routed)           0.095     6.130    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_28__5_n_0
    SLICE_X42Y128        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     6.180 f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__3/O
                         net (fo=1, routed)           0.233     6.413    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[62]_i_10__3_n_0
    SLICE_X43Y128        CARRY8 (Prop_CARRY8_SLICEM_DI[2]_CO[4])
                                                      0.160     6.573 f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0_reg[62]_i_3__3/CO[4]
                         net (fo=10, routed)          0.182     6.755    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/q_reg[8]_0[0]
    SLICE_X43Y130        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.124     6.879 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__5/O
                         net (fo=30, routed)          0.311     7.190    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/fpga_bram128_i_1301__5_n_0
    SLICE_X43Y138        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     7.340 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[43]_i_3__5/O
                         net (fo=1, routed)           0.650     7.990    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[43]_i_3__5_n_0
    SLICE_X38Y181        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     8.040 f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/fpu2h/ex2_d_frac_r/tx0[43]_i_2__5/O
                         net (fo=9, routed)           0.664     8.704    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52
    SLICE_X29Y211        LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.052     8.756 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_824__5/O
                         net (fo=1, routed)           0.223     8.979    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_824__5_n_0
    SLICE_X25Y212        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     9.016 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128_i_194__5/O
                         net (fo=1, routed)           0.304     9.320    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X3Y41         RAMB36E2                                     r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.679     9.154    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y41         RAMB36E2                                     r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.053     9.101    
                         clock uncertainty           -0.067     9.034    
    RAMB36_X3Y41         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[3])
                                                     -0.268     8.766    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.766    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                 -0.554    

Slack (VIOLATED) :        -0.554ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.521ns (9.814%)  route 4.788ns (90.186%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 9.254 - 4.999 ) 
    Source Clock Delay      (SCD):    4.400ns
    Clock Pessimism Removal (CPR):    -0.057ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.522ns, distribution 1.597ns)
  Clock Net Delay (Destination): 2.779ns (routing 1.385ns, distribution 1.394ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.119     4.400    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ACLK
    SLICE_X80Y272        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y272        FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.480 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/cycle_reg[0]/Q
                         net (fo=206, routed)         0.913     5.393    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/cycle[0]
    SLICE_X88Y294        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     5.543 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/i___2244_i_2/O
                         net (fo=130, routed)         0.832     6.375    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/i___2244_i_2_n_0
    SLICE_X70Y305        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.142     6.517 f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2[31]_i_7/O
                         net (fo=128, routed)         2.813     9.330    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2[31]_i_7_n_0
    SLICE_X83Y134        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     9.380 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2[30]_i_5/O
                         net (fo=1, routed)           0.181     9.561    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2[30]_i_5_n_0
    SLICE_X84Y136        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.099     9.660 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2[30]_i_1/O
                         net (fo=1, routed)           0.049     9.709    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2[30]_i_1_n_0
    SLICE_X84Y136        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.779     9.254    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/ACLK
    SLICE_X84Y136        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2_reg[30]/C
                         clock pessimism             -0.057     9.197    
                         clock uncertainty           -0.067     9.130    
    SLICE_X84Y136        FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     9.155    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage1_inst/tx2_reg[30]
  -------------------------------------------------------------------
                         required time                          9.155    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                 -0.554    

Slack (VIOLATED) :        -0.554ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf0_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 2.232ns (41.908%)  route 3.094ns (58.092%))
  Logic Levels:           16  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=1 DSP_PREADD_DATA=1 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.233ns = ( 9.232 - 4.999 ) 
    Source Clock Delay      (SCD):    4.365ns
    Clock Pessimism Removal (CPR):    -0.053ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.084ns (routing 1.522ns, distribution 1.562ns)
  Clock Net Delay (Destination): 2.757ns (routing 1.385ns, distribution 1.372ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.084     4.365    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/ACLK
    SLICE_X85Y210        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y210        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.444 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/conf0_reg[3]/Q
                         net (fo=7, routed)           0.416     4.860    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[7]_i_28__9_2[2]
    SLICE_X84Y202        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.090     4.950 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[24]_i_16__10/O
                         net (fo=116, routed)         0.104     5.054    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/unit1_arbrk_reg_0
    SLICE_X84Y199        LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     5.103 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/unit1_arbrk_i_4__1/O
                         net (fo=4, routed)           0.215     5.318    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/conf1_reg[5]
    SLICE_X84Y197        LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     5.353 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/spu1/sfma_sfmapc7_r/s_i_21__4/O
                         net (fo=124, routed)         0.155     5.508    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/q[10]_i_67__0
    SLICE_X84Y192        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     5.559 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1h/ex2d_r/s_i_23__3/O
                         net (fo=32, routed)          0.561     6.120    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[0]_i_8__26
    SLICE_X82Y165        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     6.219 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/s_i_2__3/O
                         net (fo=52, routed)          0.525     6.744    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/B[7]
    DSP48E2_X15Y62       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[7]_B2_DATA[7])
                                                      0.151     6.895 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_A_B_DATA_INST/B2_DATA[7]
                         net (fo=1, routed)           0.000     6.895    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_A_B_DATA.B2_DATA<7>
    DSP48E2_X15Y62       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[7]_B2B1[7])
                                                      0.073     6.968 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_PREADD_DATA_INST/B2B1[7]
                         net (fo=1, routed)           0.000     6.968    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_PREADD_DATA.B2B1<7>
    DSP48E2_X15Y62       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[7]_V[16])
                                                      0.609     7.577 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_MULTIPLIER_INST/V[16]
                         net (fo=1, routed)           0.000     7.577    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_MULTIPLIER.V<16>
    DSP48E2_X15Y62       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[16]_V_DATA[16])
                                                      0.046     7.623 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_M_DATA_INST/V_DATA[16]
                         net (fo=1, routed)           0.000     7.623    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_M_DATA.V_DATA<16>
    DSP48E2_X15Y62       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[16]_ALU_OUT[16])
                                                      0.571     8.194 f  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     8.194    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_ALU.ALU_OUT<16>
    DSP48E2_X15Y62       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[16]_P[16])
                                                      0.109     8.303 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/s/DSP_OUTPUT_INST/P[16]
                         net (fo=10, routed)          0.467     8.770    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/P[16]
    SLICE_X77Y153        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     8.860 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__6/O
                         net (fo=1, routed)           0.099     8.959    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_15__6_n_0
    SLICE_X79Y153        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     8.996 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__7/O
                         net (fo=1, routed)           0.220     9.216    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_10__7_n_0
    SLICE_X81Y154        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     9.267 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__7/O
                         net (fo=1, routed)           0.135     9.402    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_6__7_n_0
    SLICE_X82Y153        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     9.441 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__14/O
                         net (fo=1, routed)           0.144     9.585    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_3__14_n_0
    SLICE_X82Y153        LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     9.638 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q[10]_i_1__28/O
                         net (fo=1, routed)           0.053     9.691    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/r_ex2d[10]
    SLICE_X82Y153        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.757     9.232    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/ACLK
    SLICE_X82Y153        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]/C
                         clock pessimism             -0.053     9.179    
                         clock uncertainty           -0.067     9.112    
    SLICE_X82Y153        FDCE (Setup_AFF_SLICEM_C_D)
                                                      0.025     9.137    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage2_inst/exe1l/ex2d_r/q_reg[10]
  -------------------------------------------------------------------
                         required time                          9.137    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                 -0.554    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[1][92]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[0][92]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.083ns (43.684%)  route 0.107ns (56.316%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.278ns
    Source Clock Delay      (SCD):    4.124ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      2.648ns (routing 1.385ns, distribution 1.263ns)
  Clock Net Delay (Destination): 2.997ns (routing 1.522ns, distribution 1.475ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.648     4.124    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/ACLK
    SLICE_X48Y340        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[1][92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y340        FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     4.184 r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[1][92]/Q
                         net (fo=1, routed)           0.085     4.269    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg_n_0_[1][92]
    SLICE_X48Y340        LUT4 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     4.292 r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue[0][92]_i_1__12/O
                         net (fo=1, routed)           0.022     4.314    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue[0][92]_i_1__12_n_0
    SLICE_X48Y340        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[0][92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.997     4.278    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/ACLK
    SLICE_X48Y340        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[0][92]/C
                         clock pessimism             -0.025     4.253    
    SLICE_X48Y340        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.313    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[0][92]
  -------------------------------------------------------------------
                         required time                         -4.313    
                         arrival time                           4.314    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/tx3_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx3_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.081ns (41.539%)  route 0.114ns (58.462%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    4.192ns
    Clock Pessimism Removal (CPR):    0.031ns
  Clock Net Delay (Source):      2.716ns (routing 1.385ns, distribution 1.331ns)
  Clock Net Delay (Destination): 3.073ns (routing 1.522ns, distribution 1.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.716     4.192    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/ACLK
    SLICE_X25Y308        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/tx3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y308        FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     4.250 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/tx3_reg[15]/Q
                         net (fo=1, routed)           0.090     4.340    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx3_reg[63]_1[15]
    SLICE_X24Y307        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.363 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/i___551/O
                         net (fo=1, routed)           0.024     4.387    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/i___551_n_0
    SLICE_X24Y307        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.073     4.354    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/ACLK
    SLICE_X24Y307        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx3_reg[15]/C
                         clock pessimism             -0.031     4.323    
    SLICE_X24Y307        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.383    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx3_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.383    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[1][262]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[0][262]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.126ns (46.840%)  route 0.143ns (53.160%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    4.173ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      2.697ns (routing 1.385ns, distribution 1.312ns)
  Clock Net Delay (Destination): 3.123ns (routing 1.522ns, distribution 1.601ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.697     4.173    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/ACLK
    SLICE_X74Y144        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[1][262]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y144        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.231 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[1][262]/Q
                         net (fo=1, routed)           0.113     4.344    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[1]__0__0[262]
    SLICE_X74Y144        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.068     4.412 r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][262]_i_1__0/O
                         net (fo=1, routed)           0.030     4.442    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue[0][262]_i_1__0_n_0
    SLICE_X74Y144        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[0][262]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.123     4.404    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/ACLK
    SLICE_X74Y144        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[0][262]/C
                         clock pessimism             -0.027     4.378    
    SLICE_X74Y144        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.438    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/lmring/lmring_br/queue_reg[0][262]
  -------------------------------------------------------------------
                         required time                         -4.438    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[202]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[202]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.081ns (38.208%)  route 0.131ns (61.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.347ns
    Source Clock Delay      (SCD):    4.176ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Net Delay (Source):      2.700ns (routing 1.385ns, distribution 1.315ns)
  Clock Net Delay (Destination): 3.066ns (routing 1.522ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.700     4.176    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/ACLK
    SLICE_X72Y175        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[202]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y175        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.234 r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/conf0_reg[202]/Q
                         net (fo=2, routed)           0.101     4.335    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[255]_0[202]
    SLICE_X73Y177        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     4.358 r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[202]_i_1/O
                         net (fo=1, routed)           0.030     4.388    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb[202]_i_1_n_0
    SLICE_X73Y177        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.066     4.347    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/ACLK
    SLICE_X73Y177        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[202]/C
                         clock pessimism             -0.027     4.321    
    SLICE_X73Y177        FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     4.381    design_2_i/emax6_0/inst/EMAX6_UNIT[0].unit/stage5_inst/fb_reg[202]
  -------------------------------------------------------------------
                         required time                         -4.381    
                         arrival time                           4.388    
  -------------------------------------------------------------------
                         slack                                  0.007    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][85]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.094ns (23.210%)  route 0.311ns (76.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.451ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.552ns
    Source Clock Delay      (SCD):    4.151ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Net Delay (Source):      2.675ns (routing 1.385ns, distribution 1.290ns)
  Clock Net Delay (Destination): 3.271ns (routing 1.522ns, distribution 1.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.675     4.151    design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/ACLK
    SLICE_X51Y302        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y302        FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.209 r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/queue_reg[0][85]/Q
                         net (fo=2, routed)           0.059     4.268    design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/mxring_b[7]_31[85]
    SLICE_X51Y301        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     4.304 r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].mux_top_buf/fpga_bram128_i_2__7/O
                         net (fo=1, routed)           0.252     4.556    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X6Y55         RAMB36E2                                     r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.271     4.552    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X6Y55         RAMB36E2                                     r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.049     4.602    
    RAMB36_X6Y55         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_WEA[0])
                                                     -0.055     4.547    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.547    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[1][128]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[0][128]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.081ns (42.631%)  route 0.109ns (57.368%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.283ns
    Source Clock Delay      (SCD):    4.138ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      2.662ns (routing 1.385ns, distribution 1.277ns)
  Clock Net Delay (Destination): 3.002ns (routing 1.522ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.662     4.138    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/ACLK
    SLICE_X54Y322        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[1][128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y322        FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.197 r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[1][128]/Q
                         net (fo=1, routed)           0.087     4.284    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg_n_0_[1][128]
    SLICE_X54Y322        LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     4.306 r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue[0][128]_i_1__12/O
                         net (fo=1, routed)           0.022     4.328    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue[0][128]_i_1__12_n_0
    SLICE_X54Y322        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[0][128]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.002     4.283    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/ACLK
    SLICE_X54Y322        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[0][128]/C
                         clock pessimism             -0.025     4.258    
    SLICE_X54Y322        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.318    design_2_i/emax6_0/inst/EMAX6_UNIT[3].mux_top_buf/queue_reg[0][128]
  -------------------------------------------------------------------
                         required time                         -4.318    
                         arrival time                           4.328    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/tx2_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.138ns (36.800%)  route 0.237ns (63.200%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.474ns
    Source Clock Delay      (SCD):    4.060ns
    Clock Pessimism Removal (CPR):    0.022ns
  Clock Net Delay (Source):      2.584ns (routing 1.385ns, distribution 1.199ns)
  Clock Net Delay (Destination): 3.193ns (routing 1.522ns, distribution 1.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.584     4.060    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/ACLK
    SLICE_X38Y222        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/tx2_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y222        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.119 r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage3_inst/tx2_reg[46]/Q
                         net (fo=2, routed)           0.118     4.237    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3[44]
    SLICE_X39Y221        LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     4.294 r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_644__6/O
                         net (fo=1, routed)           0.059     4.353    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_644__6_n_0
    SLICE_X39Y220        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     4.375 r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128_i_127__6/O
                         net (fo=1, routed)           0.060     4.435    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X5Y44         RAMB36E2                                     r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.193     4.474    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y44         RAMB36E2                                     r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.022     4.453    
    RAMB36_X5Y44         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     4.425    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -4.425    
                         arrival time                           4.435    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/queue_reg[0][153]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[153]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.058ns (22.568%)  route 0.199ns (77.432%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.504ns
    Source Clock Delay      (SCD):    4.350ns
    Clock Pessimism Removal (CPR):    -0.032ns
  Clock Net Delay (Source):      2.874ns (routing 1.385ns, distribution 1.489ns)
  Clock Net Delay (Destination): 3.223ns (routing 1.522ns, distribution 1.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.874     4.350    design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/ACLK
    SLICE_X96Y349        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/queue_reg[0][153]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y349        FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.408 r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].mux_top_buf/queue_reg[0][153]/Q
                         net (fo=2, routed)           0.199     4.607    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[341]_4[90]
    SLICE_X96Y365        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       3.223     4.504    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/ACLK
    SLICE_X96Y365        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[153]/C
                         clock pessimism              0.032     4.537    
    SLICE_X96Y365        FDCE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.597    design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/lmring/tr_reg[153]
  -------------------------------------------------------------------
                         required time                         -4.597    
                         arrival time                           4.607    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[1][288]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[0][288]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.116ns (59.184%)  route 0.080ns (40.816%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.230ns
    Source Clock Delay      (SCD):    4.084ns
    Clock Pessimism Removal (CPR):    0.021ns
  Clock Net Delay (Source):      2.608ns (routing 1.385ns, distribution 1.223ns)
  Clock Net Delay (Destination): 2.949ns (routing 1.522ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.608     4.084    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/ACLK
    SLICE_X51Y138        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[1][288]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.143 r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[1][288]/Q
                         net (fo=1, routed)           0.056     4.199    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[1]__0[288]
    SLICE_X51Y138        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.057     4.256 r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[0][288]_i_1__6/O
                         net (fo=1, routed)           0.024     4.280    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue[0][288]_i_1__6_n_0
    SLICE_X51Y138        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[0][288]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.949     4.230    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/ACLK
    SLICE_X51Y138        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[0][288]/C
                         clock pessimism             -0.021     4.209    
    SLICE_X51Y138        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.269    design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/lmring/lmring_br/queue_reg[0][288]
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           4.280    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/tx0_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx0_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.081ns (48.503%)  route 0.086ns (51.497%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    4.139ns
    Clock Pessimism Removal (CPR):    0.025ns
  Clock Net Delay (Source):      2.663ns (routing 1.385ns, distribution 1.278ns)
  Clock Net Delay (Destination): 2.979ns (routing 1.522ns, distribution 1.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     0.394 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.434    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.434 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.784    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     1.214 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     1.452    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.476 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.663     4.139    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/ACLK
    SLICE_X31Y311        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/tx0_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y311        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.197 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/tx0_reg[35]/Q
                         net (fo=1, routed)           0.062     4.259    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx0_reg[63]_0[35]
    SLICE_X30Y311        LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     4.282 r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/i___410/O
                         net (fo=1, routed)           0.024     4.306    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/i___410_n_0
    SLICE_X30Y311        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx0_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.979     4.260    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/ACLK
    SLICE_X30Y311        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx0_reg[35]/C
                         clock pessimism             -0.025     4.235    
    SLICE_X30Y311        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     4.295    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage3_inst/tx0_reg[35]
  -------------------------------------------------------------------
                         required time                         -4.295    
                         arrival time                           4.306    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X12Y70  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X12Y70  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X5Y50   design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X5Y50   design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X12Y65  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X12Y65  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X5Y51   design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X5Y51   design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y65  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         5.000       3.645      RAMB36_X11Y65  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y50  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y43   design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X4Y65   design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X0Y49   design_2_i/emax6_0/inst/EMAX6_UNIT[5].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X3Y61   design_2_i/emax6_0/inst/EMAX6_UNIT[4].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X10Y5   design_2_i/emax6_0/inst/fsm/dmabuf/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y3   design_2_i/emax6_0/inst/fsm/dmabuf/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X12Y65  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X12Y67  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y59   design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X12Y70  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X12Y70  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y50   design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X12Y65  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X12Y65  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y51   design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y65  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X11Y65  design_2_i/emax6_0/inst/EMAX6_UNIT[2].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y46   design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         2.500       1.958      RAMB36_X5Y46   design_2_i/emax6_0/inst/EMAX6_UNIT[7].unit/stage4_inst/lmm/fpga_bram128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.377ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.377ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.647ns  (logic 0.078ns (12.056%)  route 0.569ns (87.944%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13                                      0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X62Y13         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.569     0.647    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X61Y13         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X61Y13         FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.647    
  -------------------------------------------------------------------
                         slack                                  4.377    

Slack (MET) :             4.523ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.501ns  (logic 0.076ns (15.170%)  route 0.425ns (84.830%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X55Y3          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.425     0.501    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X57Y3          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X57Y3          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  4.523    

Slack (MET) :             4.540ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.484ns  (logic 0.078ns (16.116%)  route 0.406ns (83.884%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y3                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X55Y3          FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.406     0.484    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X57Y3          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X57Y3          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.484    
  -------------------------------------------------------------------
                         slack                                  4.540    

Slack (MET) :             4.548ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.476ns  (logic 0.079ns (16.597%)  route 0.397ns (83.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y1                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X82Y1          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.397     0.476    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X82Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X82Y1          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  4.548    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.475ns  (logic 0.078ns (16.421%)  route 0.397ns (83.579%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15                                      0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X58Y15         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.397     0.475    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X60Y15         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X60Y15         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.475    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.581ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.443ns  (logic 0.079ns (17.833%)  route 0.364ns (82.167%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y2                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X75Y2          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.364     0.443    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X76Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X76Y2          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.443    
  -------------------------------------------------------------------
                         slack                                  4.581    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.427ns  (logic 0.079ns (18.501%)  route 0.348ns (81.499%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y2                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X81Y2          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.348     0.427    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X80Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X80Y2          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.405ns  (logic 0.079ns (19.506%)  route 0.326ns (80.494%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/C
    SLICE_X65Y1          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.326     0.405    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[3]
    SLICE_X64Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X64Y0          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y4                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X58Y4          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.311     0.390    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X58Y4          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X58Y4          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  4.634    

Slack (MET) :             4.634ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (MaxDelay Path 4.999ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X58Y6          FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.311     0.390    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X58Y6          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.999     4.999    
    SLICE_X58Y6          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     5.024    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.024    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  4.634    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out2_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.457ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.568ns  (logic 0.079ns (13.908%)  route 0.489ns (86.092%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y1                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/C
    SLICE_X75Y1          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.489     0.568    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[3]
    SLICE_X76Y0          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X76Y0          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.568    
  -------------------------------------------------------------------
                         slack                                  2.457    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.524ns  (logic 0.079ns (15.076%)  route 0.445ns (84.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y2                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X81Y2          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.445     0.524    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X81Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X81Y2          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.542ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.483ns  (logic 0.078ns (16.149%)  route 0.405ns (83.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/C
    SLICE_X49Y4          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.405     0.483    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[1]
    SLICE_X52Y4          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X52Y4          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.483    
  -------------------------------------------------------------------
                         slack                                  2.542    

Slack (MET) :             2.584ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.441ns  (logic 0.078ns (17.687%)  route 0.363ns (82.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y7                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/C
    SLICE_X58Y7          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     0.078 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.363     0.441    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[5]
    SLICE_X61Y7          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X61Y7          FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  2.584    

Slack (MET) :             2.635ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.390ns  (logic 0.079ns (20.256%)  route 0.311ns (79.744%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13                                      0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X62Y13         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.311     0.390    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X62Y13         FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X62Y13         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  2.635    

Slack (MET) :             2.646ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.379ns  (logic 0.079ns (20.844%)  route 0.300ns (79.156%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/C
    SLICE_X65Y1          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     0.379    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[0]
    SLICE_X67Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X67Y2          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.379    
  -------------------------------------------------------------------
                         slack                                  2.646    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.378ns  (logic 0.079ns (20.899%)  route 0.299ns (79.101%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/C
    SLICE_X65Y1          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.299     0.378    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[1]
    SLICE_X65Y2          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X65Y2          FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  2.647    

Slack (MET) :             2.662ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.363ns  (logic 0.078ns (21.488%)  route 0.285ns (78.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/C
    SLICE_X50Y4          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.285     0.363    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[0]
    SLICE_X50Y4          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X50Y4          FDRE (Setup_HFF2_SLICEM_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.363    
  -------------------------------------------------------------------
                         slack                                  2.662    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.358ns  (logic 0.079ns (22.067%)  route 0.279ns (77.933%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y1                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/C
    SLICE_X65Y1          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.279     0.358    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/async_path[2]
    SLICE_X65Y1          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X65Y1          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addrb_to_wr_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.677ns  (required time - arrival time)
  Source:                 design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (MaxDelay Path 3.000ns)
  Data Path Delay:        0.348ns  (logic 0.079ns (22.701%)  route 0.269ns (77.299%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y6                                       0.000     0.000 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/C
    SLICE_X59Y6          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     0.079 r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.269     0.348    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/async_path[2]
    SLICE_X59Y6          FDRE                                         r  design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.000     3.000    
    SLICE_X59Y6          FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     3.025    design_2_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_async_clocks.inst_cdc_addra_to_rd_clk/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.025    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  2.677    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_design_2_clk_wiz_0_0
  To Clock:  clk_out2_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[21]/PRE
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.151ns (3.156%)  route 4.634ns (96.844%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 9.253 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.385ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.236     5.560    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X32Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.596 r  design_2_i/emax6_0/inst/fsm/i___303_i_1__3/O
                         net (fo=93, routed)          2.606     8.202    design_2_i/emax6_0/inst/fsm/unit_rstn_4
    SLICE_X65Y79         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.237 f  design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3/O
                         net (fo=128, routed)         0.792     9.029    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur6_reg[43]_0
    SLICE_X70Y69         FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.778     9.253    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ACLK
    SLICE_X70Y69         FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[21]/C
                         clock pessimism             -0.036     9.217    
                         clock uncertainty           -0.067     9.150    
    SLICE_X70Y69         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066     9.084    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[21]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.151ns (3.156%)  route 4.634ns (96.844%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 9.253 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.385ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.236     5.560    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X32Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.596 r  design_2_i/emax6_0/inst/fsm/i___303_i_1__3/O
                         net (fo=93, routed)          2.606     8.202    design_2_i/emax6_0/inst/fsm/unit_rstn_4
    SLICE_X65Y79         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.237 f  design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3/O
                         net (fo=128, routed)         0.792     9.029    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur6_reg[43]_0
    SLICE_X70Y69         FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.778     9.253    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ACLK
    SLICE_X70Y69         FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[31]/C
                         clock pessimism             -0.036     9.217    
                         clock uncertainty           -0.067     9.150    
    SLICE_X70Y69         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066     9.084    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[31]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[41]/PRE
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.151ns (3.156%)  route 4.634ns (96.844%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 9.253 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.385ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.236     5.560    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X32Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.596 r  design_2_i/emax6_0/inst/fsm/i___303_i_1__3/O
                         net (fo=93, routed)          2.606     8.202    design_2_i/emax6_0/inst/fsm/unit_rstn_4
    SLICE_X65Y79         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.237 f  design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3/O
                         net (fo=128, routed)         0.792     9.029    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur6_reg[43]_0
    SLICE_X70Y69         FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[41]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.778     9.253    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ACLK
    SLICE_X70Y69         FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[41]/C
                         clock pessimism             -0.036     9.217    
                         clock uncertainty           -0.067     9.150    
    SLICE_X70Y69         FDPE (Recov_CFF_SLICEM_C_PRE)
                                                     -0.066     9.084    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[41]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[58]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.785ns  (logic 0.151ns (3.156%)  route 4.634ns (96.844%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 9.253 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.778ns (routing 1.385ns, distribution 1.393ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.236     5.560    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X32Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.596 r  design_2_i/emax6_0/inst/fsm/i___303_i_1__3/O
                         net (fo=93, routed)          2.606     8.202    design_2_i/emax6_0/inst/fsm/unit_rstn_4
    SLICE_X65Y79         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.237 f  design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3/O
                         net (fo=128, routed)         0.792     9.029    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur6_reg[43]_0
    SLICE_X70Y69         FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.778     9.253    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ACLK
    SLICE_X70Y69         FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[58]/C
                         clock pessimism             -0.036     9.217    
                         clock uncertainty           -0.067     9.150    
    SLICE_X70Y69         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066     9.084    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[58]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -9.029    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[38]/PRE
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.151ns (3.158%)  route 4.631ns (96.842%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 9.252 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.777ns (routing 1.385ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.236     5.560    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X32Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.596 r  design_2_i/emax6_0/inst/fsm/i___303_i_1__3/O
                         net (fo=93, routed)          2.606     8.202    design_2_i/emax6_0/inst/fsm/unit_rstn_4
    SLICE_X65Y79         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.237 f  design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3/O
                         net (fo=128, routed)         0.789     9.026    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur6_reg[43]_0
    SLICE_X70Y69         FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[38]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.777     9.252    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ACLK
    SLICE_X70Y69         FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[38]/C
                         clock pessimism             -0.036     9.216    
                         clock uncertainty           -0.067     9.149    
    SLICE_X70Y69         FDPE (Recov_HFF_SLICEM_C_PRE)
                                                     -0.066     9.083    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[38]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[48]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 0.151ns (3.158%)  route 4.631ns (96.842%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.253ns = ( 9.252 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.777ns (routing 1.385ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.236     5.560    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X32Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.596 r  design_2_i/emax6_0/inst/fsm/i___303_i_1__3/O
                         net (fo=93, routed)          2.606     8.202    design_2_i/emax6_0/inst/fsm/unit_rstn_4
    SLICE_X65Y79         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.237 f  design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3/O
                         net (fo=128, routed)         0.789     9.026    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur6_reg[43]_0
    SLICE_X70Y69         FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.777     9.252    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ACLK
    SLICE_X70Y69         FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[48]/C
                         clock pessimism             -0.036     9.216    
                         clock uncertainty           -0.067     9.149    
    SLICE_X70Y69         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     9.083    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[48]
  -------------------------------------------------------------------
                         required time                          9.083    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 0.304ns (6.428%)  route 4.425ns (93.572%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 9.141 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    0.027ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.666ns (routing 1.385ns, distribution 1.281ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.784     6.108    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X50Y353        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125     6.233 r  design_2_i/emax6_0/inst/fsm/i___0_i_2__1/O
                         net (fo=121, routed)         1.627     7.860    design_2_i/emax6_0/inst/fsm/cycle_reg[1]_3
    SLICE_X57Y187        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.099     7.959 f  design_2_i/emax6_0/inst/fsm/q[0]_i_2__167/O
                         net (fo=101, routed)         1.014     8.973    design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[4]_1
    SLICE_X62Y149        FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.666     9.141    design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/ACLK
    SLICE_X62Y149        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[15]/C
                         clock pessimism              0.027     9.168    
                         clock uncertainty           -0.067     9.102    
    SLICE_X62Y149        FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066     9.036    design_2_i/emax6_0/inst/EMAX6_UNIT[3].unit/stage2_inst/fpu1h/ex1_d_csa_c_r/q_reg[15]
  -------------------------------------------------------------------
                         required time                          9.036    
                         arrival time                          -8.973    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[17]/PRE
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.151ns (3.166%)  route 4.619ns (96.834%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 9.246 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.385ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.236     5.560    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X32Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.596 r  design_2_i/emax6_0/inst/fsm/i___303_i_1__3/O
                         net (fo=93, routed)          2.606     8.202    design_2_i/emax6_0/inst/fsm/unit_rstn_4
    SLICE_X65Y79         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.237 f  design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3/O
                         net (fo=128, routed)         0.777     9.014    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur6_reg[43]_0
    SLICE_X71Y69         FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.771     9.246    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ACLK
    SLICE_X71Y69         FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[17]/C
                         clock pessimism             -0.036     9.210    
                         clock uncertainty           -0.067     9.143    
    SLICE_X71Y69         FDPE (Recov_DFF_SLICEL_C_PRE)
                                                     -0.066     9.077    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[17]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.151ns (3.166%)  route 4.619ns (96.834%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 9.246 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.385ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.236     5.560    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X32Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.596 r  design_2_i/emax6_0/inst/fsm/i___303_i_1__3/O
                         net (fo=93, routed)          2.606     8.202    design_2_i/emax6_0/inst/fsm/unit_rstn_4
    SLICE_X65Y79         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.237 f  design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3/O
                         net (fo=128, routed)         0.777     9.014    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur6_reg[43]_0
    SLICE_X71Y69         FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.771     9.246    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ACLK
    SLICE_X71Y69         FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[19]/C
                         clock pessimism             -0.036     9.210    
                         clock uncertainty           -0.067     9.143    
    SLICE_X71Y69         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066     9.077    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[19]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[29]/PRE
                            (recovery check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_design_2_clk_wiz_0_0 rise@4.999ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.770ns  (logic 0.151ns (3.166%)  route 4.619ns (96.834%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 9.246 - 4.999 ) 
    Source Clock Delay      (SCD):    4.244ns
    Clock Pessimism Removal (CPR):    -0.036ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.963ns (routing 1.522ns, distribution 1.441ns)
  Clock Net Delay (Destination): 2.771ns (routing 1.385ns, distribution 1.386ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.489     0.489 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.539    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.539 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.403     0.942    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.033     0.975 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.278     1.253    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.281 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.963     4.244    design_2_i/emax6_0/inst/fsm/ACLK
    SLICE_X60Y172        FDCE                                         r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y172        FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     4.324 r  design_2_i/emax6_0/inst/fsm/axiif_sbusy_reg/Q
                         net (fo=173, routed)         1.236     5.560    design_2_i/emax6_0/inst/fsm/axi_busy
    SLICE_X32Y232        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     5.596 r  design_2_i/emax6_0/inst/fsm/i___303_i_1__3/O
                         net (fo=93, routed)          2.606     8.202    design_2_i/emax6_0/inst/fsm/unit_rstn_4
    SLICE_X65Y79         LUT2 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     8.237 f  design_2_i/emax6_0/inst/fsm/ur3[63]_i_2__3/O
                         net (fo=128, routed)         0.777     9.014    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur6_reg[43]_0
    SLICE_X71Y69         FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      4.999     4.999 r  
    AL8                                               0.000     4.999 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     4.999    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.394     5.393 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.433    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.433 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     5.783    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.430     6.213 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.238     6.451    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.475 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       2.771     9.246    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ACLK
    SLICE_X71Y69         FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[29]/C
                         clock pessimism             -0.036     9.210    
                         clock uncertainty           -0.067     9.143    
    SLICE_X71Y69         FDPE (Recov_AFF2_SLICEL_C_PRE)
                                                     -0.066     9.077    design_2_i/emax6_0/inst/EMAX6_UNIT[6].unit/stage2_inst/spu1/ur3_reg[29]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[10]/PRE
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.088ns (17.600%)  route 0.412ns (82.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.923ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.124     2.946    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X94Y243        FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.955     2.661    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X94Y243        FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[10]/C
                         clock pessimism             -0.076     2.586    
    SLICE_X94Y243        FDPE (Remov_HFF_SLICEL_C_PRE)
                                                     -0.020     2.566    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[17]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.088ns (17.600%)  route 0.412ns (82.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.923ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.124     2.946    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X94Y243        FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.955     2.661    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X94Y243        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[17]/C
                         clock pessimism             -0.076     2.586    
    SLICE_X94Y243        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.566    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[38]/PRE
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.088ns (17.600%)  route 0.412ns (82.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.923ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.124     2.946    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X94Y243        FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[38]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.955     2.661    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X94Y243        FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[38]/C
                         clock pessimism             -0.076     2.586    
    SLICE_X94Y243        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     2.566    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[38]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[3]/PRE
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.088ns (17.600%)  route 0.412ns (82.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.661ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.923ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.124     2.946    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X94Y243        FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.955     2.661    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X94Y243        FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[3]/C
                         clock pessimism             -0.076     2.586    
    SLICE_X94Y243        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.566    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.566    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[29]/PRE
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.088ns (17.600%)  route 0.412ns (82.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.923ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.124     2.946    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X94Y243        FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[29]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.951     2.657    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X94Y243        FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[29]/C
                         clock pessimism             -0.076     2.582    
    SLICE_X94Y243        FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     2.562    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[37]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.088ns (17.600%)  route 0.412ns (82.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.923ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.124     2.946    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X94Y243        FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.951     2.657    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X94Y243        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[37]/C
                         clock pessimism             -0.076     2.582    
    SLICE_X94Y243        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     2.562    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[37]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[47]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.088ns (17.600%)  route 0.412ns (82.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.923ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.124     2.946    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X94Y243        FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.951     2.657    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X94Y243        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[47]/C
                         clock pessimism             -0.076     2.582    
    SLICE_X94Y243        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     2.562    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[47]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[56]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.088ns (17.600%)  route 0.412ns (82.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.951ns (routing 0.923ns, distribution 1.028ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.124     2.946    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X94Y243        FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.951     2.657    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X94Y243        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[56]/C
                         clock pessimism             -0.076     2.582    
    SLICE_X94Y243        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     2.562    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[56]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[11]/PRE
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.088ns (17.391%)  route 0.418ns (82.609%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.660ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.954ns (routing 0.923ns, distribution 1.031ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.130     2.952    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X93Y243        FDPE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.954     2.660    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X93Y243        FDPE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[11]/C
                         clock pessimism             -0.076     2.585    
    SLICE_X93Y243        FDPE (Remov_HFF_SLICEM_C_PRE)
                                                     -0.020     2.565    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[14]/CLR
                            (removal check against rising-edge clock clk_out2_design_2_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_2_clk_wiz_0_0 rise@0.000ns - clk_out2_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.088ns (17.087%)  route 0.427ns (82.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      1.721ns (routing 0.829ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.950ns (routing 0.923ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.249     0.249 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.289    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.289 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.206     0.495    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                      0.050     0.545 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.163     0.708    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.725 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.721     2.446    design_2_i/rst_200M/U0/slowest_sync_clk
    SLICE_X96Y212        FDRE                                         r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y212        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.484 r  design_2_i/rst_200M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=78, routed)          0.288     2.772    design_2_i/emax6_0/inst/fsm/lopt
    SLICE_X92Y241        LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.050     2.822 f  design_2_i/emax6_0/inst/fsm/ur4[63]_i_2/O
                         net (fo=128, routed)         0.139     2.961    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[0]_0
    SLICE_X94Y241        FDCE                                         f  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  user_si570_sysclk_clk_p (IN)
                         net (fo=0)                   0.000     0.000    design_2_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.346     0.346 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.396    design_2_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.396 r  design_2_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.234     0.630    design_2_i/clk_wiz_0/inst/clk_in1_design_2_clk_wiz_0_0
    PLL_X0Y0             PLLE4_ADV (Prop_PLL_CLKIN_CLKOUT1)
                                                     -0.130     0.500 r  design_2_i/clk_wiz_0/inst/plle4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.187     0.687    design_2_i/clk_wiz_0/inst/clk_out2_design_2_clk_wiz_0_0
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.706 r  design_2_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y3 (CLOCK_ROOT)    net (fo=71334, routed)       1.950     2.656    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ACLK
    SLICE_X94Y241        FDCE                                         r  design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[14]/C
                         clock pessimism             -0.076     2.581    
    SLICE_X94Y241        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.561    design_2_i/emax6_0/inst/EMAX6_UNIT[1].unit/stage2_inst/spu1/ur6_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.400    





