#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Mar 30 16:42:18 2025
# Process ID: 10320
# Current directory: /home/rerecich/EE-390a/CNN/Midterm
# Command line: vivado
# Log file: /home/rerecich/EE-390a/CNN/Midterm/vivado.log
# Journal file: /home/rerecich/EE-390a/CNN/Midterm/vivado.jou
# Running On: diskless, OS: Linux, CPU Frequency: 1200.000 MHz, CPU Physical cores: 4, Host memory: 16702 MB
#-----------------------------------------------------------
start_gui
create_project Vivado_Legacy /home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
set_property  ip_repo_paths  /home/rerecich/EE-390a/CNN/Midterm/IP-catalog/Legacy [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Conv2D_HW:1.0 Conv2D_HW_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/Conv2D_HW_0/s_axi_control} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins Conv2D_HW_0/s_axi_control]
regenerate_bd_layout
startgroup
set_property CONFIG.PCW_USE_S_AXI_HP0 {1} [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/Conv2D_HW_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
regenerate_bd_layout
make_wrapper -files [get_files /home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/rerecich/EE-390a/CNN/Midterm/Vivado_Legacy/Vivado_Legacy.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
