# system info nat1 on 2019.11.16.22:56:10
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1573941367
#
#
# Files generated for nat1 on 2019.11.16.22:56:10
files:
filepath,kind,attributes,module,is_top
simulation/nat1.v,VERILOG,,nat1,true
simulation/submodules/nat1_master_0.v,VERILOG,,nat1_master_0,false
simulation/submodules/nat1_onchip_memory2_0.v,VERILOG,,nat1_onchip_memory2_0,false
simulation/submodules/nat1_mm_interconnect_0.v,VERILOG,,nat1_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/altera_avalon_st_jtag_interface.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_dc_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_sld_node.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_jtag_streaming.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_clock_crosser.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_std_synchronizer_nocut.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_base.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_remover.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_idle_inserter.v,VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_avalon_st_jtag_interface,false
simulation/submodules/altera_avalon_st_jtag_interface.sdc,SDC,,altera_avalon_st_jtag_interface,false
simulation/submodules/nat1_master_0_timing_adt.sv,SYSTEM_VERILOG,,nat1_master_0_timing_adt,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/altera_avalon_st_bytes_to_packets.v,VERILOG,,altera_avalon_st_bytes_to_packets,false
simulation/submodules/altera_avalon_st_packets_to_bytes.v,VERILOG,,altera_avalon_st_packets_to_bytes,false
simulation/submodules/altera_avalon_packets_to_master.v,VERILOG,,altera_avalon_packets_to_master,false
simulation/submodules/nat1_master_0_b2p_adapter.sv,SYSTEM_VERILOG,,nat1_master_0_b2p_adapter,false
simulation/submodules/nat1_master_0_p2b_adapter.sv,SYSTEM_VERILOG,,nat1_master_0_p2b_adapter,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/nat1_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nat1_mm_interconnect_0_router,false
simulation/submodules/nat1_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,nat1_mm_interconnect_0_router_001,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/nat1_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nat1_mm_interconnect_0_cmd_demux,false
simulation/submodules/nat1_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nat1_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nat1_mm_interconnect_0_cmd_mux,false
simulation/submodules/nat1_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nat1_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nat1_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/nat1_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,nat1_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nat1.master_0,nat1_master_0
nat1.master_0.jtag_phy_embedded_in_jtag_master,altera_avalon_st_jtag_interface
nat1.master_0.timing_adt,nat1_master_0_timing_adt
nat1.master_0.fifo,altera_avalon_sc_fifo
nat1.master_0.b2p,altera_avalon_st_bytes_to_packets
nat1.master_0.p2b,altera_avalon_st_packets_to_bytes
nat1.master_0.transacto,altera_avalon_packets_to_master
nat1.master_0.b2p_adapter,nat1_master_0_b2p_adapter
nat1.master_0.p2b_adapter,nat1_master_0_p2b_adapter
nat1.master_0.rst_controller,altera_reset_controller
nat1.onchip_memory2_0,nat1_onchip_memory2_0
nat1.mm_interconnect_0,nat1_mm_interconnect_0
nat1.mm_interconnect_0.master_0_master_translator,altera_merlin_master_translator
nat1.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
nat1.mm_interconnect_0.master_0_master_agent,altera_merlin_master_agent
nat1.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
nat1.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nat1.mm_interconnect_0.router,nat1_mm_interconnect_0_router
nat1.mm_interconnect_0.router_001,nat1_mm_interconnect_0_router_001
nat1.mm_interconnect_0.onchip_memory2_0_s1_burst_adapter,altera_merlin_burst_adapter
nat1.mm_interconnect_0.cmd_demux,nat1_mm_interconnect_0_cmd_demux
nat1.mm_interconnect_0.rsp_demux,nat1_mm_interconnect_0_cmd_demux
nat1.mm_interconnect_0.cmd_mux,nat1_mm_interconnect_0_cmd_mux
nat1.mm_interconnect_0.rsp_mux,nat1_mm_interconnect_0_rsp_mux
nat1.mm_interconnect_0.onchip_memory2_0_s1_rsp_width_adapter,altera_merlin_width_adapter
nat1.mm_interconnect_0.onchip_memory2_0_s1_cmd_width_adapter,altera_merlin_width_adapter
nat1.mm_interconnect_0.avalon_st_adapter,nat1_mm_interconnect_0_avalon_st_adapter
nat1.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nat1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nat1.rst_controller,altera_reset_controller
