{
  "module_name": "icp_qat_fw_comp.h",
  "hash_id": "8c1b06ef5403d7ed0a717edc09d9b71a344969c3e5c556e50b7dd102a629ddb9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/crypto/intel/qat/qat_common/icp_qat_fw_comp.h",
  "human_readable_source": " \n \n#ifndef _ICP_QAT_FW_COMP_H_\n#define _ICP_QAT_FW_COMP_H_\n#include \"icp_qat_fw.h\"\n\nenum icp_qat_fw_comp_cmd_id {\n\tICP_QAT_FW_COMP_CMD_STATIC = 0,\n\tICP_QAT_FW_COMP_CMD_DYNAMIC = 1,\n\tICP_QAT_FW_COMP_CMD_DECOMPRESS = 2,\n\tICP_QAT_FW_COMP_CMD_DELIMITER\n};\n\nenum icp_qat_fw_comp_20_cmd_id {\n\tICP_QAT_FW_COMP_20_CMD_LZ4_COMPRESS = 3,\n\tICP_QAT_FW_COMP_20_CMD_LZ4_DECOMPRESS = 4,\n\tICP_QAT_FW_COMP_20_CMD_LZ4S_COMPRESS = 5,\n\tICP_QAT_FW_COMP_20_CMD_LZ4S_DECOMPRESS = 6,\n\tICP_QAT_FW_COMP_20_CMD_XP10_COMPRESS = 7,\n\tICP_QAT_FW_COMP_20_CMD_XP10_DECOMPRESS = 8,\n\tICP_QAT_FW_COMP_20_CMD_RESERVED_9 = 9,\n\tICP_QAT_FW_COMP_23_CMD_ZSTD_COMPRESS = 10,\n\tICP_QAT_FW_COMP_23_CMD_ZSTD_DECOMPRESS = 11,\n\tICP_QAT_FW_COMP_20_CMD_DELIMITER\n};\n\n#define ICP_QAT_FW_COMP_STATELESS_SESSION 0\n#define ICP_QAT_FW_COMP_STATEFUL_SESSION 1\n#define ICP_QAT_FW_COMP_NOT_AUTO_SELECT_BEST 0\n#define ICP_QAT_FW_COMP_AUTO_SELECT_BEST 1\n#define ICP_QAT_FW_COMP_NOT_ENH_AUTO_SELECT_BEST 0\n#define ICP_QAT_FW_COMP_ENH_AUTO_SELECT_BEST 1\n#define ICP_QAT_FW_COMP_NOT_DISABLE_TYPE0_ENH_AUTO_SELECT_BEST 0\n#define ICP_QAT_FW_COMP_DISABLE_TYPE0_ENH_AUTO_SELECT_BEST 1\n#define ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_USED_AS_INTMD_BUF 1\n#define ICP_QAT_FW_COMP_ENABLE_SECURE_RAM_USED_AS_INTMD_BUF 0\n#define ICP_QAT_FW_COMP_SESSION_TYPE_BITPOS 2\n#define ICP_QAT_FW_COMP_SESSION_TYPE_MASK 0x1\n#define ICP_QAT_FW_COMP_AUTO_SELECT_BEST_BITPOS 3\n#define ICP_QAT_FW_COMP_AUTO_SELECT_BEST_MASK 0x1\n#define ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_BITPOS 4\n#define ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_MASK 0x1\n#define ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_BITPOS 5\n#define ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_MASK 0x1\n#define ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_BITPOS 7\n#define ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_MASK 0x1\n\n#define ICP_QAT_FW_COMP_FLAGS_BUILD(sesstype, autoselect, enhanced_asb, \\\n\tret_uncomp, secure_ram) \\\n\t((((sesstype) & ICP_QAT_FW_COMP_SESSION_TYPE_MASK) << \\\n\tICP_QAT_FW_COMP_SESSION_TYPE_BITPOS) | \\\n\t(((autoselect) & ICP_QAT_FW_COMP_AUTO_SELECT_BEST_MASK) << \\\n\tICP_QAT_FW_COMP_AUTO_SELECT_BEST_BITPOS) | \\\n\t(((enhanced_asb) & ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_MASK) << \\\n\tICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_BITPOS) | \\\n\t(((ret_uncomp) & ICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_MASK) << \\\n\tICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_BITPOS) | \\\n\t(((secure_ram) & ICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_MASK) << \\\n\tICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_BITPOS))\n\n#define ICP_QAT_FW_COMP_SESSION_TYPE_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_SESSION_TYPE_BITPOS, \\\n\tICP_QAT_FW_COMP_SESSION_TYPE_MASK)\n\n#define ICP_QAT_FW_COMP_SESSION_TYPE_SET(flags, val) \\\n\tQAT_FIELD_SET(flags, val, ICP_QAT_FW_COMP_SESSION_TYPE_BITPOS, \\\n\tICP_QAT_FW_COMP_SESSION_TYPE_MASK)\n\n#define ICP_QAT_FW_COMP_AUTO_SELECT_BEST_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_AUTO_SELECT_BEST_BITPOS, \\\n\tICP_QAT_FW_COMP_AUTO_SELECT_BEST_MASK)\n\n#define ICP_QAT_FW_COMP_EN_ASB_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_BITPOS, \\\n\tICP_QAT_FW_COMP_ENHANCED_AUTO_SELECT_BEST_MASK)\n\n#define ICP_QAT_FW_COMP_RET_UNCOMP_GET(flags) \\\n\tQAT_FIELD_GET(flags, \\\n\tICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_BITPOS, \\\n\tICP_QAT_FW_COMP_RET_DISABLE_TYPE0_HEADER_DATA_MASK)\n\n#define ICP_QAT_FW_COMP_SECURE_RAM_USE_GET(flags) \\\n\tQAT_FIELD_GET(flags, \\\n\tICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_BITPOS, \\\n\tICP_QAT_FW_COMP_DISABLE_SECURE_RAM_AS_INTMD_BUF_MASK)\n\nstruct icp_qat_fw_comp_req_hdr_cd_pars {\n\tunion {\n\t\tstruct {\n\t\t\t__u64 content_desc_addr;\n\t\t\t__u16 content_desc_resrvd1;\n\t\t\t__u8 content_desc_params_sz;\n\t\t\t__u8 content_desc_hdr_resrvd2;\n\t\t\t__u32 content_desc_resrvd3;\n\t\t} s;\n\t\tstruct {\n\t\t\t__u32 comp_slice_cfg_word[ICP_QAT_FW_NUM_LONGWORDS_2];\n\t\t\t__u32 content_desc_resrvd4;\n\t\t} sl;\n\t} u;\n};\n\nstruct icp_qat_fw_comp_req_params {\n\t__u32 comp_len;\n\t__u32 out_buffer_sz;\n\tunion {\n\t\tstruct {\n\t\t\t__u32 initial_crc32;\n\t\t\t__u32 initial_adler;\n\t\t} legacy;\n\t\t__u64 crc_data_addr;\n\t} crc;\n\t__u32 req_par_flags;\n\t__u32 rsrvd;\n};\n\n#define ICP_QAT_FW_COMP_REQ_PARAM_FLAGS_BUILD(sop, eop, bfinal, cnv, cnvnr, \\\n\t\t\t\t\t      cnvdfx, crc, xxhash_acc, \\\n\t\t\t\t\t      cnv_error_type, append_crc, \\\n\t\t\t\t\t      drop_data) \\\n\t((((sop) & ICP_QAT_FW_COMP_SOP_MASK) << \\\n\tICP_QAT_FW_COMP_SOP_BITPOS) | \\\n\t(((eop) & ICP_QAT_FW_COMP_EOP_MASK) << \\\n\tICP_QAT_FW_COMP_EOP_BITPOS) | \\\n\t(((bfinal) & ICP_QAT_FW_COMP_BFINAL_MASK) \\\n\t<< ICP_QAT_FW_COMP_BFINAL_BITPOS) | \\\n\t(((cnv) & ICP_QAT_FW_COMP_CNV_MASK) << \\\n\tICP_QAT_FW_COMP_CNV_BITPOS) | \\\n\t(((cnvnr) & ICP_QAT_FW_COMP_CNVNR_MASK) \\\n\t<< ICP_QAT_FW_COMP_CNVNR_BITPOS) | \\\n\t(((cnvdfx) & ICP_QAT_FW_COMP_CNV_DFX_MASK) \\\n\t<< ICP_QAT_FW_COMP_CNV_DFX_BITPOS) | \\\n\t(((crc) & ICP_QAT_FW_COMP_CRC_MODE_MASK) \\\n\t<< ICP_QAT_FW_COMP_CRC_MODE_BITPOS) | \\\n\t(((xxhash_acc) & ICP_QAT_FW_COMP_XXHASH_ACC_MODE_MASK) \\\n\t<< ICP_QAT_FW_COMP_XXHASH_ACC_MODE_BITPOS) | \\\n\t(((cnv_error_type) & ICP_QAT_FW_COMP_CNV_ERROR_MASK) \\\n\t<< ICP_QAT_FW_COMP_CNV_ERROR_BITPOS) | \\\n\t(((append_crc) & ICP_QAT_FW_COMP_APPEND_CRC_MASK) \\\n\t<< ICP_QAT_FW_COMP_APPEND_CRC_BITPOS) | \\\n\t(((drop_data) & ICP_QAT_FW_COMP_DROP_DATA_MASK) \\\n\t<< ICP_QAT_FW_COMP_DROP_DATA_BITPOS))\n\n#define ICP_QAT_FW_COMP_NOT_SOP 0\n#define ICP_QAT_FW_COMP_SOP 1\n#define ICP_QAT_FW_COMP_NOT_EOP 0\n#define ICP_QAT_FW_COMP_EOP 1\n#define ICP_QAT_FW_COMP_NOT_BFINAL 0\n#define ICP_QAT_FW_COMP_BFINAL 1\n#define ICP_QAT_FW_COMP_NO_CNV 0\n#define ICP_QAT_FW_COMP_CNV 1\n#define ICP_QAT_FW_COMP_NO_CNV_RECOVERY 0\n#define ICP_QAT_FW_COMP_CNV_RECOVERY 1\n#define ICP_QAT_FW_COMP_NO_CNV_DFX 0\n#define ICP_QAT_FW_COMP_CNV_DFX 1\n#define ICP_QAT_FW_COMP_CRC_MODE_LEGACY 0\n#define ICP_QAT_FW_COMP_CRC_MODE_E2E 1\n#define ICP_QAT_FW_COMP_NO_XXHASH_ACC 0\n#define ICP_QAT_FW_COMP_XXHASH_ACC 1\n#define ICP_QAT_FW_COMP_APPEND_CRC 1\n#define ICP_QAT_FW_COMP_NO_APPEND_CRC 0\n#define ICP_QAT_FW_COMP_DROP_DATA 1\n#define ICP_QAT_FW_COMP_NO_DROP_DATA 0\n#define ICP_QAT_FW_COMP_SOP_BITPOS 0\n#define ICP_QAT_FW_COMP_SOP_MASK 0x1\n#define ICP_QAT_FW_COMP_EOP_BITPOS 1\n#define ICP_QAT_FW_COMP_EOP_MASK 0x1\n#define ICP_QAT_FW_COMP_BFINAL_BITPOS 6\n#define ICP_QAT_FW_COMP_BFINAL_MASK 0x1\n#define ICP_QAT_FW_COMP_CNV_BITPOS 16\n#define ICP_QAT_FW_COMP_CNV_MASK 0x1\n#define ICP_QAT_FW_COMP_CNVNR_BITPOS 17\n#define ICP_QAT_FW_COMP_CNVNR_MASK 0x1\n#define ICP_QAT_FW_COMP_CNV_DFX_BITPOS 18\n#define ICP_QAT_FW_COMP_CNV_DFX_MASK 0x1\n#define ICP_QAT_FW_COMP_CRC_MODE_BITPOS 19\n#define ICP_QAT_FW_COMP_CRC_MODE_MASK 0x1\n#define ICP_QAT_FW_COMP_XXHASH_ACC_MODE_BITPOS 20\n#define ICP_QAT_FW_COMP_XXHASH_ACC_MODE_MASK 0x1\n#define ICP_QAT_FW_COMP_CNV_ERROR_BITPOS 21\n#define ICP_QAT_FW_COMP_CNV_ERROR_MASK 0b111\n#define ICP_QAT_FW_COMP_CNV_ERROR_NONE 0b000\n#define ICP_QAT_FW_COMP_CNV_ERROR_CHECKSUM 0b001\n#define ICP_QAT_FW_COMP_CNV_ERROR_DCPR_OBC_DIFF 0b010\n#define ICP_QAT_FW_COMP_CNV_ERROR_DCPR 0b011\n#define ICP_QAT_FW_COMP_CNV_ERROR_XLT 0b100\n#define ICP_QAT_FW_COMP_CNV_ERROR_DCPR_IBC_DIFF 0b101\n#define ICP_QAT_FW_COMP_APPEND_CRC_BITPOS 24\n#define ICP_QAT_FW_COMP_APPEND_CRC_MASK 0x1\n#define ICP_QAT_FW_COMP_DROP_DATA_BITPOS 25\n#define ICP_QAT_FW_COMP_DROP_DATA_MASK 0x1\n\n#define ICP_QAT_FW_COMP_SOP_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_SOP_BITPOS, \\\n\tICP_QAT_FW_COMP_SOP_MASK)\n\n#define ICP_QAT_FW_COMP_SOP_SET(flags, val) \\\n\tQAT_FIELD_SET(flags, val, ICP_QAT_FW_COMP_SOP_BITPOS, \\\n\tICP_QAT_FW_COMP_SOP_MASK)\n\n#define ICP_QAT_FW_COMP_EOP_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_EOP_BITPOS, \\\n\tICP_QAT_FW_COMP_EOP_MASK)\n\n#define ICP_QAT_FW_COMP_EOP_SET(flags, val) \\\n\tQAT_FIELD_SET(flags, val, ICP_QAT_FW_COMP_EOP_BITPOS, \\\n\tICP_QAT_FW_COMP_EOP_MASK)\n\n#define ICP_QAT_FW_COMP_BFINAL_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_BFINAL_BITPOS, \\\n\tICP_QAT_FW_COMP_BFINAL_MASK)\n\n#define ICP_QAT_FW_COMP_BFINAL_SET(flags, val) \\\n\tQAT_FIELD_SET(flags, val, ICP_QAT_FW_COMP_BFINAL_BITPOS, \\\n\tICP_QAT_FW_COMP_BFINAL_MASK)\n\n#define ICP_QAT_FW_COMP_CNV_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_CNV_BITPOS, \\\n\tICP_QAT_FW_COMP_CNV_MASK)\n\n#define ICP_QAT_FW_COMP_CNVNR_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_CNVNR_BITPOS, \\\n\tICP_QAT_FW_COMP_CNVNR_MASK)\n\n#define ICP_QAT_FW_COMP_CNV_DFX_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_CNV_DFX_BITPOS, \\\n\tICP_QAT_FW_COMP_CNV_DFX_MASK)\n\n#define ICP_QAT_FW_COMP_CNV_DFX_SET(flags, val) \\\n\tQAT_FIELD_SET(flags, val, ICP_QAT_FW_COMP_CNV_DFX_BITPOS, \\\n\tICP_QAT_FW_COMP_CNV_DFX_MASK)\n\n#define ICP_QAT_FW_COMP_CRC_MODE_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_CRC_MODE_BITPOS, \\\n\tICP_QAT_FW_COMP_CRC_MODE_MASK)\n\n#define ICP_QAT_FW_COMP_XXHASH_ACC_MODE_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_XXHASH_ACC_MODE_BITPOS, \\\n\tICP_QAT_FW_COMP_XXHASH_ACC_MODE_MASK)\n\n#define ICP_QAT_FW_COMP_XXHASH_ACC_MODE_SET(flags, val) \\\n\tQAT_FIELD_SET(flags, val, ICP_QAT_FW_COMP_XXHASH_ACC_MODE_BITPOS, \\\n\tICP_QAT_FW_COMP_XXHASH_ACC_MODE_MASK)\n\n#define ICP_QAT_FW_COMP_CNV_ERROR_TYPE_GET(flags) \\\n\tQAT_FIELD_GET(flags, ICP_QAT_FW_COMP_CNV_ERROR_BITPOS, \\\n\tICP_QAT_FW_COMP_CNV_ERROR_MASK)\n\n#define ICP_QAT_FW_COMP_CNV_ERROR_TYPE_SET(flags, val) \\\n\tQAT_FIELD_SET(flags, val, ICP_QAT_FW_COMP_CNV_ERROR_BITPOS, \\\n\tICP_QAT_FW_COMP_CNV_ERROR_MASK)\n\nstruct icp_qat_fw_xlt_req_params {\n\t__u64 inter_buff_ptr;\n};\n\nstruct icp_qat_fw_comp_cd_hdr {\n\t__u16 ram_bank_flags;\n\t__u8 comp_cfg_offset;\n\t__u8 next_curr_id;\n\t__u32 resrvd;\n\t__u64 comp_state_addr;\n\t__u64 ram_banks_addr;\n};\n\n#define COMP_CPR_INITIAL_CRC 0\n#define COMP_CPR_INITIAL_ADLER 1\n\nstruct icp_qat_fw_xlt_cd_hdr {\n\t__u16 resrvd1;\n\t__u8 resrvd2;\n\t__u8 next_curr_id;\n\t__u32 resrvd3;\n};\n\nstruct icp_qat_fw_comp_req {\n\tstruct icp_qat_fw_comn_req_hdr comn_hdr;\n\tstruct icp_qat_fw_comp_req_hdr_cd_pars cd_pars;\n\tstruct icp_qat_fw_comn_req_mid comn_mid;\n\tstruct icp_qat_fw_comp_req_params comp_pars;\n\tunion {\n\t\tstruct icp_qat_fw_xlt_req_params xlt_pars;\n\t\t__u32 resrvd1[ICP_QAT_FW_NUM_LONGWORDS_2];\n\t} u1;\n\t__u32 resrvd2[ICP_QAT_FW_NUM_LONGWORDS_2];\n\tstruct icp_qat_fw_comp_cd_hdr comp_cd_ctrl;\n\tunion {\n\t\tstruct icp_qat_fw_xlt_cd_hdr xlt_cd_ctrl;\n\t\t__u32 resrvd3[ICP_QAT_FW_NUM_LONGWORDS_2];\n\t} u2;\n};\n\nstruct icp_qat_fw_resp_comp_pars {\n\t__u32 input_byte_counter;\n\t__u32 output_byte_counter;\n\tunion {\n\t\tstruct {\n\t\t\t__u32 curr_crc32;\n\t\t\t__u32 curr_adler_32;\n\t\t} legacy;\n\t\t__u32 resrvd[ICP_QAT_FW_NUM_LONGWORDS_2];\n\t} crc;\n};\n\nstruct icp_qat_fw_comp_state {\n\t__u32 rd8_counter;\n\t__u32 status_flags;\n\t__u32 in_counter;\n\t__u32 out_counter;\n\t__u64 intermediate_state;\n\t__u32 lobc;\n\t__u32 replaybc;\n\t__u64 pcrc64_poly;\n\t__u32 crc32;\n\t__u32 adler_xxhash32;\n\t__u64 pcrc64_xorout;\n\t__u32 out_buf_size;\n\t__u32 in_buf_size;\n\t__u64 in_pcrc64;\n\t__u64 out_pcrc64;\n\t__u32 lobs;\n\t__u32 libc;\n\t__u64 reserved;\n\t__u32 xxhash_state[4];\n\t__u32 cleartext[4];\n};\n\nstruct icp_qat_fw_comp_resp {\n\tstruct icp_qat_fw_comn_resp_hdr comn_resp;\n\t__u64 opaque_data;\n\tstruct icp_qat_fw_resp_comp_pars comp_resp_pars;\n};\n\n#define QAT_FW_COMP_BANK_FLAG_MASK 0x1\n#define QAT_FW_COMP_BANK_I_BITPOS 8\n#define QAT_FW_COMP_BANK_H_BITPOS 7\n#define QAT_FW_COMP_BANK_G_BITPOS 6\n#define QAT_FW_COMP_BANK_F_BITPOS 5\n#define QAT_FW_COMP_BANK_E_BITPOS 4\n#define QAT_FW_COMP_BANK_D_BITPOS 3\n#define QAT_FW_COMP_BANK_C_BITPOS 2\n#define QAT_FW_COMP_BANK_B_BITPOS 1\n#define QAT_FW_COMP_BANK_A_BITPOS 0\n\nenum icp_qat_fw_comp_bank_enabled {\n\tICP_QAT_FW_COMP_BANK_DISABLED = 0,\n\tICP_QAT_FW_COMP_BANK_ENABLED = 1,\n\tICP_QAT_FW_COMP_BANK_DELIMITER = 2\n};\n\n#define ICP_QAT_FW_COMP_RAM_FLAGS_BUILD(bank_i_enable, bank_h_enable, \\\n\t\t\t\t\tbank_g_enable, bank_f_enable, \\\n\t\t\t\t\tbank_e_enable, bank_d_enable, \\\n\t\t\t\t\tbank_c_enable, bank_b_enable, \\\n\t\t\t\t\tbank_a_enable) \\\n\t((((bank_i_enable) & QAT_FW_COMP_BANK_FLAG_MASK) << \\\n\tQAT_FW_COMP_BANK_I_BITPOS) | \\\n\t(((bank_h_enable) & QAT_FW_COMP_BANK_FLAG_MASK) << \\\n\tQAT_FW_COMP_BANK_H_BITPOS) | \\\n\t(((bank_g_enable) & QAT_FW_COMP_BANK_FLAG_MASK) << \\\n\tQAT_FW_COMP_BANK_G_BITPOS) | \\\n\t(((bank_f_enable) & QAT_FW_COMP_BANK_FLAG_MASK) << \\\n\tQAT_FW_COMP_BANK_F_BITPOS) | \\\n\t(((bank_e_enable) & QAT_FW_COMP_BANK_FLAG_MASK) << \\\n\tQAT_FW_COMP_BANK_E_BITPOS) | \\\n\t(((bank_d_enable) & QAT_FW_COMP_BANK_FLAG_MASK) << \\\n\tQAT_FW_COMP_BANK_D_BITPOS) | \\\n\t(((bank_c_enable) & QAT_FW_COMP_BANK_FLAG_MASK) << \\\n\tQAT_FW_COMP_BANK_C_BITPOS) | \\\n\t(((bank_b_enable) & QAT_FW_COMP_BANK_FLAG_MASK) << \\\n\tQAT_FW_COMP_BANK_B_BITPOS) | \\\n\t(((bank_a_enable) & QAT_FW_COMP_BANK_FLAG_MASK) << \\\n\tQAT_FW_COMP_BANK_A_BITPOS))\n\nstruct icp_qat_fw_comp_crc_data_struct {\n\t__u32 crc32;\n\tunion {\n\t\t__u32 adler;\n\t\t__u32 xxhash;\n\t} adler_xxhash_u;\n\t__u32 cpr_in_crc_lo;\n\t__u32 cpr_in_crc_hi;\n\t__u32 cpr_out_crc_lo;\n\t__u32 cpr_out_crc_hi;\n\t__u32 xlt_in_crc_lo;\n\t__u32 xlt_in_crc_hi;\n\t__u32 xlt_out_crc_lo;\n\t__u32 xlt_out_crc_hi;\n\t__u32 prog_crc_poly_lo;\n\t__u32 prog_crc_poly_hi;\n\t__u32 xor_out_lo;\n\t__u32 xor_out_hi;\n\t__u32 append_crc_lo;\n\t__u32 append_crc_hi;\n};\n\nstruct xxhash_acc_state_buff {\n\t__u32 in_counter;\n\t__u32 out_counter;\n\t__u32 xxhash_state[4];\n\t__u32 clear_txt[4];\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}