# Reading pref.tcl
# do FPGAController_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/gonza/proyectos\ funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController {C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Spi_slave_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:01 on May 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController" C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Spi_slave_module.sv 
# -- Compiling module Spi_slave_module
# 
# Top level modules:
# 	Spi_slave_module
# End time: 19:27:01 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/proyectos\ funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController {C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:01 on May 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController" C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FpgaController.sv 
# -- Compiling module FpgaController
# 
# Top level modules:
# 	FpgaController
# End time: 19:27:01 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/proyectos\ funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController {C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Hex_to_7seg_decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:01 on May 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController" C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/Hex_to_7seg_decoder.sv 
# -- Compiling module Hex_to_7seg_decoder
# 
# Top level modules:
# 	Hex_to_7seg_decoder
# End time: 19:27:02 on May 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/gonza/proyectos\ funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController {C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FirtsDecoder_4to2bits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:02 on May 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController" C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/FirtsDecoder_4to2bits.sv 
# -- Compiling module FirtsDecoder_4to2bits
# 
# Top level modules:
# 	FirtsDecoder_4to2bits
# End time: 19:27:02 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/gonza/proyectos\ funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController {C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/alu_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:27:02 on May 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController" C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/alu_tb.sv 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 19:27:02 on May 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  alu_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" alu_tb 
# Start time: 19:27:02 on May 24,2025
# Loading sv_std.std
# Loading work.alu_tb
# ** Error: (vsim-3033) Instantiation of 'alu' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb File: C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/alu_tb.sv Line: 12
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/simulation/modelsim/rtl_work
#             C:/Users/gonza/proyectos funda/CRodriguez_compu_archi_found_2G1_2025/FPGAController/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./FPGAController_run_msim_rtl_verilog.do PAUSED at line 15
# End time: 19:27:08 on May 24,2025, Elapsed time: 0:00:06
# Errors: 1, Warnings: 0
