LIME_TOP
========

Register Listing for LIME_TOP
-----------------------------

+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| Register                                                                               | Address                                                    |
+========================================================================================+============================================================+
| :ref:`LIME_TOP_EV_STATUS <LIME_TOP_EV_STATUS>`                                         | :ref:`0xf0006000 <LIME_TOP_EV_STATUS>`                     |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_EV_PENDING <LIME_TOP_EV_PENDING>`                                       | :ref:`0xf0006004 <LIME_TOP_EV_PENDING>`                    |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_EV_ENABLE <LIME_TOP_EV_ENABLE>`                                         | :ref:`0xf0006008 <LIME_TOP_EV_ENABLE>`                     |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_GPO <LIME_TOP_GPO>`                                                     | :ref:`0xf000600c <LIME_TOP_GPO>`                           |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_BOARD_ID <LIME_TOP_FPGACFG_BOARD_ID>`                           | :ref:`0xf0006010 <LIME_TOP_FPGACFG_BOARD_ID>`              |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_MAJOR_REV <LIME_TOP_FPGACFG_MAJOR_REV>`                         | :ref:`0xf0006014 <LIME_TOP_FPGACFG_MAJOR_REV>`             |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_COMPILE_REV <LIME_TOP_FPGACFG_COMPILE_REV>`                     | :ref:`0xf0006018 <LIME_TOP_FPGACFG_COMPILE_REV>`           |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_RESERVED_03 <LIME_TOP_FPGACFG_RESERVED_03>`                     | :ref:`0xf000601c <LIME_TOP_FPGACFG_RESERVED_03>`           |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_RESERVED_04 <LIME_TOP_FPGACFG_RESERVED_04>`                     | :ref:`0xf0006020 <LIME_TOP_FPGACFG_RESERVED_04>`           |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_RESERVED_05 <LIME_TOP_FPGACFG_RESERVED_05>`                     | :ref:`0xf0006024 <LIME_TOP_FPGACFG_RESERVED_05>`           |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_RESERVED_06 <LIME_TOP_FPGACFG_RESERVED_06>`                     | :ref:`0xf0006028 <LIME_TOP_FPGACFG_RESERVED_06>`           |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_CH_EN <LIME_TOP_FPGACFG_CH_EN>`                                 | :ref:`0xf000602c <LIME_TOP_FPGACFG_CH_EN>`                 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG08 <LIME_TOP_FPGACFG_REG08>`                                 | :ref:`0xf0006030 <LIME_TOP_FPGACFG_REG08>`                 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG09 <LIME_TOP_FPGACFG_REG09>`                                 | :ref:`0xf0006034 <LIME_TOP_FPGACFG_REG09>`                 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG10 <LIME_TOP_FPGACFG_REG10>`                                 | :ref:`0xf0006038 <LIME_TOP_FPGACFG_REG10>`                 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_WFM_CH_EN <LIME_TOP_FPGACFG_WFM_CH_EN>`                         | :ref:`0xf000603c <LIME_TOP_FPGACFG_WFM_CH_EN>`             |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG13 <LIME_TOP_FPGACFG_REG13>`                                 | :ref:`0xf0006040 <LIME_TOP_FPGACFG_REG13>`                 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_WFM_SMPL_WIDTH <LIME_TOP_FPGACFG_WFM_SMPL_WIDTH>`               | :ref:`0xf0006044 <LIME_TOP_FPGACFG_WFM_SMPL_WIDTH>`        |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_SYNC_SIZE <LIME_TOP_FPGACFG_SYNC_SIZE>`                         | :ref:`0xf0006048 <LIME_TOP_FPGACFG_SYNC_SIZE>`             |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_TXANT_PRE <LIME_TOP_FPGACFG_TXANT_PRE>`                         | :ref:`0xf000604c <LIME_TOP_FPGACFG_TXANT_PRE>`             |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_TXANT_POST <LIME_TOP_FPGACFG_TXANT_POST>`                       | :ref:`0xf0006050 <LIME_TOP_FPGACFG_TXANT_POST>`            |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_REG18 <LIME_TOP_FPGACFG_REG18>`                                 | :ref:`0xf0006054 <LIME_TOP_FPGACFG_REG18>`                 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_CLK_ENA <LIME_TOP_FPGACFG_CLK_ENA>`                             | :ref:`0xf0006058 <LIME_TOP_FPGACFG_CLK_ENA>`               |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD <LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD>`         | :ref:`0xf000605c <LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD>`     |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_RXTX_TOP_DDR2_1_STATUS <LIME_TOP_RXTX_TOP_DDR2_1_STATUS>`               | :ref:`0xf0006060 <LIME_TOP_RXTX_TOP_DDR2_1_STATUS>`        |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L <LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L>` | :ref:`0xf0006064 <LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L>` |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H <LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H>` | :ref:`0xf0006068 <LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H>` |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+
| :ref:`LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE <LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE>`         | :ref:`0xf000606c <LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE>`     |
+----------------------------------------------------------------------------------------+------------------------------------------------------------+

LIME_TOP_EV_STATUS
^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x0 = 0xf0006000`

    This register contains the current raw level of the clk_ctrl_irq event trigger.
    Writes to this register have no effect.

    .. wavedrom::
        :caption: LIME_TOP_EV_STATUS

        {
            "reg": [
                {"name": "clk_ctrl_irq",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+--------------+-------------------------------------+
| Field | Name         | Description                         |
+=======+==============+=====================================+
| [0]   | CLK_CTRL_IRQ | Level of the ``clk_ctrl_irq`` event |
+-------+--------------+-------------------------------------+

LIME_TOP_EV_PENDING
^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x4 = 0xf0006004`

    When a  clk_ctrl_irq event occurs, the corresponding bit will be set in this
    register.  To clear the Event, set the corresponding bit in this register.

    .. wavedrom::
        :caption: LIME_TOP_EV_PENDING

        {
            "reg": [
                {"name": "clk_ctrl_irq",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+--------------+--------------------------------------------------------------------------------+
| Field | Name         | Description                                                                    |
+=======+==============+================================================================================+
| [0]   | CLK_CTRL_IRQ | `1` if a `clk_ctrl_irq` event occurred. This Event is triggered on **falling** |
|       |              | edge.                                                                          |
+-------+--------------+--------------------------------------------------------------------------------+

LIME_TOP_EV_ENABLE
^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x8 = 0xf0006008`

    This register enables the corresponding clk_ctrl_irq events.  Write a ``0`` to
    this register to disable individual events.

    .. wavedrom::
        :caption: LIME_TOP_EV_ENABLE

        {
            "reg": [
                {"name": "clk_ctrl_irq",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+--------------+----------------------------------------------------+
| Field | Name         | Description                                        |
+=======+==============+====================================================+
| [0]   | CLK_CTRL_IRQ | Write a ``1`` to enable the ``clk_ctrl_irq`` Event |
+-------+--------------+----------------------------------------------------+

LIME_TOP_GPO
^^^^^^^^^^^^

`Address: 0xf0006000 + 0xc = 0xf000600c`

    GPO interface

    .. wavedrom::
        :caption: LIME_TOP_GPO

        {
            "reg": [
                {"name": "cpu_busy",  "bits": 1},
                {"bits": 31}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------+---------------------------+
| Field | Name     | Description               |
+=======+==========+===========================+
| [0]   | CPU_BUSY | CPU state.                |
|       |          |                           |
|       |          | +---------+-------------+ |
|       |          | | Value   | Description | |
|       |          | +=========+=============+ |
|       |          | | ``0b0`` | IDLE.       | |
|       |          | +---------+-------------+ |
|       |          | | ``0b1`` | BUSY.       | |
|       |          | +---------+-------------+ |
+-------+----------+---------------------------+

LIME_TOP_FPGACFG_BOARD_ID
^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x10 = 0xf0006010`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_BOARD_ID

        {
            "reg": [
                {"name": "fpgacfg_board_id[15:0]", "attr": 'reset: 31', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_MAJOR_REV
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x14 = 0xf0006014`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_MAJOR_REV

        {
            "reg": [
                {"name": "fpgacfg_major_rev[15:0]", "attr": 'reset: 3', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_COMPILE_REV
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x18 = 0xf0006018`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_COMPILE_REV

        {
            "reg": [
                {"name": "fpgacfg_compile_rev[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_RESERVED_03
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x1c = 0xf000601c`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_RESERVED_03

        {
            "reg": [
                {"name": "fpgacfg_reserved_03[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_RESERVED_04
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x20 = 0xf0006020`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_RESERVED_04

        {
            "reg": [
                {"name": "fpgacfg_reserved_04[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_RESERVED_05
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x24 = 0xf0006024`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_RESERVED_05

        {
            "reg": [
                {"name": "fpgacfg_reserved_05[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_RESERVED_06
^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x28 = 0xf0006028`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_RESERVED_06

        {
            "reg": [
                {"name": "fpgacfg_reserved_06[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_CH_EN
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x2c = 0xf000602c`

    4b0001 - Channel A, 4b0010 - Channel B enabled, 4b0100 - Channel C enabled,
    4b1000 - Channel D enabled,2b1111 - Channels A, B, C, D Enabled

    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_CH_EN

        {
            "reg": [
                {"name": "fpgacfg_ch_en[3:0]", "attr": 'reset: 15', "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_FPGACFG_REG08
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x30 = 0xf0006030`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG08

        {
            "reg": [
                {"name": "smpl_width",  "attr": '2', "bits": 2},
                {"bits": 3},
                {"name": "mode",  "bits": 1},
                {"name": "ddr_en",  "attr": '1', "bits": 1},
                {"name": "trxiq_pulse",  "bits": 1},
                {"name": "mimo_int_en",  "attr": '1', "bits": 1},
                {"name": "synch_dis",  "attr": '1', "bits": 1},
                {"name": "synch_mode",  "bits": 1},
                {"bits": 21}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+-------------+-------------+
| Field | Name        | Description |
+=======+=============+=============+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+
+-------+-------------+-------------+

LIME_TOP_FPGACFG_REG09
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x34 = 0xf0006034`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG09

        {
            "reg": [
                {"name": "smpl_nr_clr",  "bits": 1},
                {"name": "txpct_loss_clr",  "attr": '1', "bits": 1},
                {"bits": 30}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------------+-------------+
| Field | Name           | Description |
+=======+================+=============+
+-------+----------------+-------------+
+-------+----------------+-------------+

LIME_TOP_FPGACFG_REG10
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x38 = 0xf0006038`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG10

        {
            "reg": [
                {"name": "rx_en",  "bits": 1},
                {"name": "tx_en",  "bits": 1},
                {"bits": 6},
                {"name": "rx_ptrn_en",  "bits": 1},
                {"name": "tx_ptrn_en",  "bits": 1},
                {"name": "tx_cnt_en",  "bits": 1},
                {"bits": 21}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+------------+-------------+
| Field | Name       | Description |
+=======+============+=============+
+-------+------------+-------------+
+-------+------------+-------------+
+-------+------------+-------------+
+-------+------------+-------------+
+-------+------------+-------------+

LIME_TOP_FPGACFG_WFM_CH_EN
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x3c = 0xf000603c`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_WFM_CH_EN

        {
            "reg": [
                {"name": "fpgacfg_wfm_ch_en[15:0]", "attr": 'reset: 3', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_REG13
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x40 = 0xf0006040`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG13

        {
            "reg": [
                {"bits": 1},
                {"name": "wfm_play",  "bits": 1},
                {"name": "wfm_load",  "bits": 1},
                {"bits": 29}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+----------+-------------+
| Field | Name     | Description |
+=======+==========+=============+
+-------+----------+-------------+
+-------+----------+-------------+

LIME_TOP_FPGACFG_WFM_SMPL_WIDTH
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x44 = 0xf0006044`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_WFM_SMPL_WIDTH

        {
            "reg": [
                {"name": "fpgacfg_wfm_smpl_width[1:0]", "attr": 'reset: 2', "bits": 2},
                {"bits": 30},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_FPGACFG_SYNC_SIZE
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x48 = 0xf0006048`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_SYNC_SIZE

        {
            "reg": [
                {"name": "fpgacfg_sync_size[15:0]", "attr": 'reset: 1020', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_TXANT_PRE
^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x4c = 0xf000604c`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_TXANT_PRE

        {
            "reg": [
                {"name": "fpgacfg_txant_pre[15:0]", "attr": 'reset: 1', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_TXANT_POST
^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x50 = 0xf0006050`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_TXANT_POST

        {
            "reg": [
                {"name": "fpgacfg_txant_post[15:0]", "attr": 'reset: 1', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_FPGACFG_REG18
^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x54 = 0xf0006054`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_REG18

        {
            "reg": [
                {"bits": 1},
                {"name": "tcxo_en",  "attr": '1', "bits": 1},
                {"name": "ext_clk",  "bits": 1},
                {"bits": 29}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


+-------+---------+----------------------------------------------+
| Field | Name    | Description                                  |
+=======+=========+==============================================+
| [1]   | TCXO_EN | TCXO Enable: 0: Disabled, 1: Enabled.        |
+-------+---------+----------------------------------------------+
| [2]   | EXT_CLK | CLK source select: 0: Internal, 1: External. |
+-------+---------+----------------------------------------------+

LIME_TOP_FPGACFG_CLK_ENA
^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x58 = 0xf0006058`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_CLK_ENA

        {
            "reg": [
                {"name": "fpgacfg_clk_ena[3:0]", "attr": 'reset: 15', "bits": 4},
                {"bits": 28},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x5c = 0xf000605c`


    .. wavedrom::
        :caption: LIME_TOP_FPGACFG_SYNC_PULSE_PERIOD

        {
            "reg": [
                {"name": "fpgacfg_sync_pulse_period[31:0]", "attr": 'reset: 250000', "bits": 32}
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_RXTX_TOP_DDR2_1_STATUS
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x60 = 0xf0006060`


    .. wavedrom::
        :caption: LIME_TOP_RXTX_TOP_DDR2_1_STATUS

        {
            "reg": [
                {"name": "rxtx_top_ddr2_1_status[2:0]", "bits": 3},
                {"bits": 29},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
        }


LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x64 = 0xf0006064`


    .. wavedrom::
        :caption: LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_L

        {
            "reg": [
                {"name": "rxtx_top_ddr2_1_pnf_per_bit_l[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x68 = 0xf0006068`


    .. wavedrom::
        :caption: LIME_TOP_RXTX_TOP_DDR2_1_PNF_PER_BIT_H

        {
            "reg": [
                {"name": "rxtx_top_ddr2_1_pnf_per_bit_h[15:0]", "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

`Address: 0xf0006000 + 0x6c = 0xf000606c`

    Packet Size in bytes,

    .. wavedrom::
        :caption: LIME_TOP_RXTX_TOP_RX_PATH_PKT_SIZE

        {
            "reg": [
                {"name": "rxtx_top_rx_path_pkt_size[15:0]", "attr": 'reset: 253', "bits": 16},
                {"bits": 16},
            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
        }


