<sld_project_info>
  <project>
    <hash md5_digest_80b="8d6e154d6870e8473abe"/>
  </project>
  <file_info>
    <file device="5CGTFD9E5F35C7" path="FPGA_Top_Level.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
