-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_ConvertInputToStream is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_A_BUS_AWVALID : OUT STD_LOGIC;
    m_axi_A_BUS_AWREADY : IN STD_LOGIC;
    m_axi_A_BUS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_BUS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_BUS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_BUS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_BUS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BUS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BUS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_BUS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_BUS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_BUS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_BUS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_BUS_WVALID : OUT STD_LOGIC;
    m_axi_A_BUS_WREADY : IN STD_LOGIC;
    m_axi_A_BUS_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
    m_axi_A_BUS_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_BUS_WLAST : OUT STD_LOGIC;
    m_axi_A_BUS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_BUS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_BUS_ARVALID : OUT STD_LOGIC;
    m_axi_A_BUS_ARREADY : IN STD_LOGIC;
    m_axi_A_BUS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_A_BUS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_BUS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_A_BUS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_BUS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BUS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BUS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_BUS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_A_BUS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_BUS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_A_BUS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_BUS_RVALID : IN STD_LOGIC;
    m_axi_A_BUS_RREADY : OUT STD_LOGIC;
    m_axi_A_BUS_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
    m_axi_A_BUS_RLAST : IN STD_LOGIC;
    m_axi_A_BUS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_BUS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_A_BUS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_BUS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BUS_BVALID : IN STD_LOGIC;
    m_axi_A_BUS_BREADY : OUT STD_LOGIC;
    m_axi_A_BUS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_A_BUS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_A_BUS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    A : IN STD_LOGIC_VECTOR (63 downto 0);
    conv_a_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    conv_a_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_a_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    conv_a_full_n : IN STD_LOGIC;
    conv_a_write : OUT STD_LOGIC;
    mm_a_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    mm_a_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
    mm_a_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
    mm_a_full_n : IN STD_LOGIC;
    mm_a_write : OUT STD_LOGIC;
    mode : IN STD_LOGIC_VECTOR (0 downto 0);
    R : IN STD_LOGIC_VECTOR (31 downto 0);
    C : IN STD_LOGIC_VECTOR (31 downto 0);
    N : IN STD_LOGIC_VECTOR (31 downto 0);
    M : IN STD_LOGIC_VECTOR (31 downto 0);
    R_c46_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    R_c46_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    R_c46_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    R_c46_full_n : IN STD_LOGIC;
    R_c46_write : OUT STD_LOGIC;
    C_c48_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    C_c48_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    C_c48_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    C_c48_full_n : IN STD_LOGIC;
    C_c48_write : OUT STD_LOGIC;
    N_c51_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    N_c51_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    N_c51_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    N_c51_full_n : IN STD_LOGIC;
    N_c51_write : OUT STD_LOGIC;
    M_c56_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    M_c56_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    M_c56_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    M_c56_full_n : IN STD_LOGIC;
    M_c56_write : OUT STD_LOGIC;
    mode_c72_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    mode_c72_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_c72_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    mode_c72_full_n : IN STD_LOGIC;
    mode_c72_write : OUT STD_LOGIC );
end;


architecture behav of top_ConvertInputToStream is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv512_lc_1 : STD_LOGIC_VECTOR (511 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal R_c46_blk_n : STD_LOGIC;
    signal C_c48_blk_n : STD_LOGIC;
    signal N_c51_blk_n : STD_LOGIC;
    signal M_c56_blk_n : STD_LOGIC;
    signal mode_c72_blk_n : STD_LOGIC;
    signal ap_block_state1 : BOOLEAN;
    signal mode_read_read_fu_102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln_fu_202_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal trunc_ln_reg_301 : STD_LOGIC_VECTOR (27 downto 0);
    signal bound38_fu_182_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal bound38_reg_306 : STD_LOGIC_VECTOR (59 downto 0);
    signal bound45_fu_186_p2 : STD_LOGIC_VECTOR (87 downto 0);
    signal bound45_reg_311 : STD_LOGIC_VECTOR (87 downto 0);
    signal div_fu_242_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal div_reg_316 : STD_LOGIC_VECTOR (27 downto 0);
    signal bound_fu_194_p2 : STD_LOGIC_VECTOR (59 downto 0);
    signal bound_reg_322 : STD_LOGIC_VECTOR (59 downto 0);
    signal bound4_fu_198_p2 : STD_LOGIC_VECTOR (91 downto 0);
    signal bound4_reg_327 : STD_LOGIC_VECTOR (91 downto 0);
    signal bound17_fu_190_p2 : STD_LOGIC_VECTOR (119 downto 0);
    signal bound17_reg_333 : STD_LOGIC_VECTOR (119 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_idle : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_ready : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWVALID : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WVALID : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WLAST : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARVALID : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_RREADY : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_BREADY : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_din : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_write : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_done : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_idle : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_ready : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWVALID : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WVALID : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WDATA : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WSTRB : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WLAST : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARVALID : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_RREADY : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_BREADY : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_din : STD_LOGIC_VECTOR (511 downto 0);
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_write : STD_LOGIC;
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_NS_fsm_state2 : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm_state5 : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal bound38_fu_182_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal bound38_fu_182_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound45_fu_186_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal bound45_fu_186_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal bound17_fu_190_p0 : STD_LOGIC_VECTOR (27 downto 0);
    signal bound17_fu_190_p1 : STD_LOGIC_VECTOR (91 downto 0);
    signal bound_fu_194_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound_fu_194_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal bound4_fu_198_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound4_fu_198_p1 : STD_LOGIC_VECTOR (59 downto 0);
    signal trunc_ln1_fu_212_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal bound17_fu_190_p00 : STD_LOGIC_VECTOR (119 downto 0);
    signal bound17_fu_190_p10 : STD_LOGIC_VECTOR (119 downto 0);
    signal bound38_fu_182_p00 : STD_LOGIC_VECTOR (59 downto 0);
    signal bound38_fu_182_p10 : STD_LOGIC_VECTOR (59 downto 0);
    signal bound45_fu_186_p00 : STD_LOGIC_VECTOR (87 downto 0);
    signal bound45_fu_186_p10 : STD_LOGIC_VECTOR (87 downto 0);
    signal bound4_fu_198_p00 : STD_LOGIC_VECTOR (91 downto 0);
    signal bound4_fu_198_p10 : STD_LOGIC_VECTOR (91 downto 0);
    signal bound_fu_194_p00 : STD_LOGIC_VECTOR (59 downto 0);
    signal bound_fu_194_p10 : STD_LOGIC_VECTOR (59 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_A_BUS_AWVALID : OUT STD_LOGIC;
        m_axi_A_BUS_AWREADY : IN STD_LOGIC;
        m_axi_A_BUS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_BUS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_BUS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_BUS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_BUS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_WVALID : OUT STD_LOGIC;
        m_axi_A_BUS_WREADY : IN STD_LOGIC;
        m_axi_A_BUS_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_A_BUS_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_BUS_WLAST : OUT STD_LOGIC;
        m_axi_A_BUS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_ARVALID : OUT STD_LOGIC;
        m_axi_A_BUS_ARREADY : IN STD_LOGIC;
        m_axi_A_BUS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_BUS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_BUS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_BUS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_BUS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_RVALID : IN STD_LOGIC;
        m_axi_A_BUS_RREADY : OUT STD_LOGIC;
        m_axi_A_BUS_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_A_BUS_RLAST : IN STD_LOGIC;
        m_axi_A_BUS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_A_BUS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_BVALID : IN STD_LOGIC;
        m_axi_A_BUS_BREADY : OUT STD_LOGIC;
        m_axi_A_BUS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        mm_a_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        mm_a_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        mm_a_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        mm_a_full_n : IN STD_LOGIC;
        mm_a_write : OUT STD_LOGIC;
        bound45 : IN STD_LOGIC_VECTOR (87 downto 0);
        N : IN STD_LOGIC_VECTOR (31 downto 0);
        bound38 : IN STD_LOGIC_VECTOR (59 downto 0);
        A : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_A_BUS_AWVALID : OUT STD_LOGIC;
        m_axi_A_BUS_AWREADY : IN STD_LOGIC;
        m_axi_A_BUS_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_BUS_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_BUS_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_BUS_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_BUS_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_WVALID : OUT STD_LOGIC;
        m_axi_A_BUS_WREADY : IN STD_LOGIC;
        m_axi_A_BUS_WDATA : OUT STD_LOGIC_VECTOR (511 downto 0);
        m_axi_A_BUS_WSTRB : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_BUS_WLAST : OUT STD_LOGIC;
        m_axi_A_BUS_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_ARVALID : OUT STD_LOGIC;
        m_axi_A_BUS_ARREADY : IN STD_LOGIC;
        m_axi_A_BUS_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_A_BUS_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_A_BUS_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_BUS_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_A_BUS_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_A_BUS_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_RVALID : IN STD_LOGIC;
        m_axi_A_BUS_RREADY : OUT STD_LOGIC;
        m_axi_A_BUS_RDATA : IN STD_LOGIC_VECTOR (511 downto 0);
        m_axi_A_BUS_RLAST : IN STD_LOGIC;
        m_axi_A_BUS_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_A_BUS_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_BVALID : IN STD_LOGIC;
        m_axi_A_BUS_BREADY : OUT STD_LOGIC;
        m_axi_A_BUS_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_A_BUS_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_A_BUS_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_a_din : OUT STD_LOGIC_VECTOR (511 downto 0);
        conv_a_num_data_valid : IN STD_LOGIC_VECTOR (7 downto 0);
        conv_a_fifo_cap : IN STD_LOGIC_VECTOR (7 downto 0);
        conv_a_full_n : IN STD_LOGIC;
        conv_a_write : OUT STD_LOGIC;
        bound17 : IN STD_LOGIC_VECTOR (119 downto 0);
        empty : IN STD_LOGIC_VECTOR (27 downto 0);
        bound4 : IN STD_LOGIC_VECTOR (91 downto 0);
        div : IN STD_LOGIC_VECTOR (27 downto 0);
        bound : IN STD_LOGIC_VECTOR (59 downto 0);
        C : IN STD_LOGIC_VECTOR (31 downto 0);
        N : IN STD_LOGIC_VECTOR (31 downto 0);
        A : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_mul_28ns_32ns_60_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component top_mul_28ns_60ns_88_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (59 downto 0);
        dout : OUT STD_LOGIC_VECTOR (87 downto 0) );
    end component;


    component top_mul_28ns_92ns_120_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (91 downto 0);
        dout : OUT STD_LOGIC_VECTOR (119 downto 0) );
    end component;


    component top_mul_32ns_28ns_60_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (59 downto 0) );
    end component;


    component top_mul_32ns_60ns_92_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (59 downto 0);
        dout : OUT STD_LOGIC_VECTOR (91 downto 0) );
    end component;



begin
    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154 : component top_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start,
        ap_done => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done,
        ap_idle => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_idle,
        ap_ready => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_ready,
        m_axi_A_BUS_AWVALID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWVALID,
        m_axi_A_BUS_AWREADY => ap_const_logic_0,
        m_axi_A_BUS_AWADDR => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWADDR,
        m_axi_A_BUS_AWID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWID,
        m_axi_A_BUS_AWLEN => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWLEN,
        m_axi_A_BUS_AWSIZE => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWSIZE,
        m_axi_A_BUS_AWBURST => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWBURST,
        m_axi_A_BUS_AWLOCK => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWLOCK,
        m_axi_A_BUS_AWCACHE => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWCACHE,
        m_axi_A_BUS_AWPROT => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWPROT,
        m_axi_A_BUS_AWQOS => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWQOS,
        m_axi_A_BUS_AWREGION => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWREGION,
        m_axi_A_BUS_AWUSER => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_AWUSER,
        m_axi_A_BUS_WVALID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WVALID,
        m_axi_A_BUS_WREADY => ap_const_logic_0,
        m_axi_A_BUS_WDATA => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WDATA,
        m_axi_A_BUS_WSTRB => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WSTRB,
        m_axi_A_BUS_WLAST => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WLAST,
        m_axi_A_BUS_WID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WID,
        m_axi_A_BUS_WUSER => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_WUSER,
        m_axi_A_BUS_ARVALID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARVALID,
        m_axi_A_BUS_ARREADY => m_axi_A_BUS_ARREADY,
        m_axi_A_BUS_ARADDR => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARADDR,
        m_axi_A_BUS_ARID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARID,
        m_axi_A_BUS_ARLEN => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLEN,
        m_axi_A_BUS_ARSIZE => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARSIZE,
        m_axi_A_BUS_ARBURST => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARBURST,
        m_axi_A_BUS_ARLOCK => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLOCK,
        m_axi_A_BUS_ARCACHE => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARCACHE,
        m_axi_A_BUS_ARPROT => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARPROT,
        m_axi_A_BUS_ARQOS => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARQOS,
        m_axi_A_BUS_ARREGION => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARREGION,
        m_axi_A_BUS_ARUSER => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARUSER,
        m_axi_A_BUS_RVALID => m_axi_A_BUS_RVALID,
        m_axi_A_BUS_RREADY => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_RREADY,
        m_axi_A_BUS_RDATA => m_axi_A_BUS_RDATA,
        m_axi_A_BUS_RLAST => m_axi_A_BUS_RLAST,
        m_axi_A_BUS_RID => m_axi_A_BUS_RID,
        m_axi_A_BUS_RFIFONUM => m_axi_A_BUS_RFIFONUM,
        m_axi_A_BUS_RUSER => m_axi_A_BUS_RUSER,
        m_axi_A_BUS_RRESP => m_axi_A_BUS_RRESP,
        m_axi_A_BUS_BVALID => ap_const_logic_0,
        m_axi_A_BUS_BREADY => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_BREADY,
        m_axi_A_BUS_BRESP => ap_const_lv2_0,
        m_axi_A_BUS_BID => ap_const_lv1_0,
        m_axi_A_BUS_BUSER => ap_const_lv1_0,
        mm_a_din => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_din,
        mm_a_num_data_valid => ap_const_lv8_0,
        mm_a_fifo_cap => ap_const_lv8_0,
        mm_a_full_n => mm_a_full_n,
        mm_a_write => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_write,
        bound45 => bound45_reg_311,
        N => N,
        bound38 => bound38_reg_306,
        A => A);

    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166 : component top_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start,
        ap_done => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_done,
        ap_idle => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_idle,
        ap_ready => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_ready,
        m_axi_A_BUS_AWVALID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWVALID,
        m_axi_A_BUS_AWREADY => ap_const_logic_0,
        m_axi_A_BUS_AWADDR => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWADDR,
        m_axi_A_BUS_AWID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWID,
        m_axi_A_BUS_AWLEN => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWLEN,
        m_axi_A_BUS_AWSIZE => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWSIZE,
        m_axi_A_BUS_AWBURST => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWBURST,
        m_axi_A_BUS_AWLOCK => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWLOCK,
        m_axi_A_BUS_AWCACHE => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWCACHE,
        m_axi_A_BUS_AWPROT => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWPROT,
        m_axi_A_BUS_AWQOS => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWQOS,
        m_axi_A_BUS_AWREGION => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWREGION,
        m_axi_A_BUS_AWUSER => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_AWUSER,
        m_axi_A_BUS_WVALID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WVALID,
        m_axi_A_BUS_WREADY => ap_const_logic_0,
        m_axi_A_BUS_WDATA => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WDATA,
        m_axi_A_BUS_WSTRB => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WSTRB,
        m_axi_A_BUS_WLAST => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WLAST,
        m_axi_A_BUS_WID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WID,
        m_axi_A_BUS_WUSER => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_WUSER,
        m_axi_A_BUS_ARVALID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARVALID,
        m_axi_A_BUS_ARREADY => m_axi_A_BUS_ARREADY,
        m_axi_A_BUS_ARADDR => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARADDR,
        m_axi_A_BUS_ARID => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARID,
        m_axi_A_BUS_ARLEN => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLEN,
        m_axi_A_BUS_ARSIZE => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARSIZE,
        m_axi_A_BUS_ARBURST => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARBURST,
        m_axi_A_BUS_ARLOCK => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLOCK,
        m_axi_A_BUS_ARCACHE => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARCACHE,
        m_axi_A_BUS_ARPROT => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARPROT,
        m_axi_A_BUS_ARQOS => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARQOS,
        m_axi_A_BUS_ARREGION => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARREGION,
        m_axi_A_BUS_ARUSER => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARUSER,
        m_axi_A_BUS_RVALID => m_axi_A_BUS_RVALID,
        m_axi_A_BUS_RREADY => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_RREADY,
        m_axi_A_BUS_RDATA => m_axi_A_BUS_RDATA,
        m_axi_A_BUS_RLAST => m_axi_A_BUS_RLAST,
        m_axi_A_BUS_RID => m_axi_A_BUS_RID,
        m_axi_A_BUS_RFIFONUM => m_axi_A_BUS_RFIFONUM,
        m_axi_A_BUS_RUSER => m_axi_A_BUS_RUSER,
        m_axi_A_BUS_RRESP => m_axi_A_BUS_RRESP,
        m_axi_A_BUS_BVALID => ap_const_logic_0,
        m_axi_A_BUS_BREADY => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_BREADY,
        m_axi_A_BUS_BRESP => ap_const_lv2_0,
        m_axi_A_BUS_BID => ap_const_lv1_0,
        m_axi_A_BUS_BUSER => ap_const_lv1_0,
        conv_a_din => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_din,
        conv_a_num_data_valid => ap_const_lv8_0,
        conv_a_fifo_cap => ap_const_lv8_0,
        conv_a_full_n => conv_a_full_n,
        conv_a_write => grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_write,
        bound17 => bound17_reg_333,
        empty => div_reg_316,
        bound4 => bound4_reg_327,
        div => div_reg_316,
        bound => bound_reg_322,
        C => C,
        N => N,
        A => A);

    mul_28ns_32ns_60_1_1_U570 : component top_mul_28ns_32ns_60_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 32,
        dout_WIDTH => 60)
    port map (
        din0 => bound38_fu_182_p0,
        din1 => bound38_fu_182_p1,
        dout => bound38_fu_182_p2);

    mul_28ns_60ns_88_1_1_U571 : component top_mul_28ns_60ns_88_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 60,
        dout_WIDTH => 88)
    port map (
        din0 => bound45_fu_186_p0,
        din1 => bound45_fu_186_p1,
        dout => bound45_fu_186_p2);

    mul_28ns_92ns_120_1_1_U572 : component top_mul_28ns_92ns_120_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 92,
        dout_WIDTH => 120)
    port map (
        din0 => bound17_fu_190_p0,
        din1 => bound17_fu_190_p1,
        dout => bound17_fu_190_p2);

    mul_32ns_28ns_60_1_1_U573 : component top_mul_32ns_28ns_60_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 28,
        dout_WIDTH => 60)
    port map (
        din0 => bound_fu_194_p0,
        din1 => bound_fu_194_p1,
        dout => bound_fu_194_p2);

    mul_32ns_60ns_92_1_1_U574 : component top_mul_32ns_60ns_92_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 60,
        dout_WIDTH => 92)
    port map (
        din0 => bound4_fu_198_p0,
        din1 => bound4_fu_198_p1,
        dout => bound4_fu_198_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_ready = ap_const_logic_1)) then 
                    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state2) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_ready = ap_const_logic_1)) then 
                    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                bound17_reg_333 <= bound17_fu_190_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then
                bound38_reg_306 <= bound38_fu_182_p2;
                bound45_reg_311 <= bound45_fu_186_p2;
                bound4_reg_327 <= bound4_fu_198_p2;
                bound_reg_322 <= bound_fu_194_p2;
                div_reg_316 <= N(31 downto 4);
                trunc_ln_reg_301 <= M(31 downto 4);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, mode, ap_block_state1, mode_read_read_fu_102_p2, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state6, ap_block_state6_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (mode = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (mode_read_read_fu_102_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;

    C_c48_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, C_c48_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            C_c48_blk_n <= C_c48_full_n;
        else 
            C_c48_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    C_c48_din <= C;

    C_c48_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            C_c48_write <= ap_const_logic_1;
        else 
            C_c48_write <= ap_const_logic_0;
        end if; 
    end process;


    M_c56_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, M_c56_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            M_c56_blk_n <= M_c56_full_n;
        else 
            M_c56_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    M_c56_din <= M;

    M_c56_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            M_c56_write <= ap_const_logic_1;
        else 
            M_c56_write <= ap_const_logic_0;
        end if; 
    end process;


    N_c51_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, N_c51_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            N_c51_blk_n <= N_c51_full_n;
        else 
            N_c51_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    N_c51_din <= N;

    N_c51_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            N_c51_write <= ap_const_logic_1;
        else 
            N_c51_write <= ap_const_logic_0;
        end if; 
    end process;


    R_c46_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, R_c46_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            R_c46_blk_n <= R_c46_full_n;
        else 
            R_c46_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    R_c46_din <= R;

    R_c46_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            R_c46_write <= ap_const_logic_1;
        else 
            R_c46_write <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_NS_fsm_state2 <= ap_NS_fsm(1);
    ap_NS_fsm_state5 <= ap_NS_fsm(4);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done)
    begin
        if ((grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state6_on_subcall_done)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg, R_c46_full_n, C_c48_full_n, N_c51_full_n, M_c56_full_n, mode_c72_full_n)
    begin
                ap_block_state1 <= ((ap_const_logic_0 = M_c56_full_n) or (ap_const_logic_0 = N_c51_full_n) or (ap_const_logic_0 = C_c48_full_n) or (ap_const_logic_0 = R_c46_full_n) or (ap_done_reg = ap_const_logic_1) or (mode_c72_full_n = ap_const_logic_0) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_done = ap_const_logic_0) and (mode = ap_const_lv1_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state6, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state6, ap_block_state6_on_subcall_done)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6_on_subcall_done))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound17_fu_190_p0 <= bound17_fu_190_p00(28 - 1 downto 0);
    bound17_fu_190_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_reg_301),120));
    bound17_fu_190_p1 <= bound17_fu_190_p10(92 - 1 downto 0);
    bound17_fu_190_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound4_reg_327),120));
    bound38_fu_182_p0 <= bound38_fu_182_p00(28 - 1 downto 0);
    bound38_fu_182_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln_fu_202_p4),60));
    bound38_fu_182_p1 <= bound38_fu_182_p10(32 - 1 downto 0);
    bound38_fu_182_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(N),60));
    bound45_fu_186_p0 <= bound45_fu_186_p00(28 - 1 downto 0);
    bound45_fu_186_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1_fu_212_p4),88));
    bound45_fu_186_p1 <= bound45_fu_186_p10(60 - 1 downto 0);
    bound45_fu_186_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound38_fu_182_p2),88));
    bound4_fu_198_p0 <= bound4_fu_198_p00(32 - 1 downto 0);
    bound4_fu_198_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(R),92));
    bound4_fu_198_p1 <= bound4_fu_198_p10(60 - 1 downto 0);
    bound4_fu_198_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(bound_fu_194_p2),92));
    bound_fu_194_p0 <= bound_fu_194_p00(32 - 1 downto 0);
    bound_fu_194_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(C),60));
    bound_fu_194_p1 <= bound_fu_194_p10(28 - 1 downto 0);
    bound_fu_194_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(div_fu_242_p4),60));
    conv_a_din <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_din;

    conv_a_write_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_write, ap_CS_fsm_state6)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1))) then 
            conv_a_write <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_conv_a_write;
        else 
            conv_a_write <= ap_const_logic_0;
        end if; 
    end process;

    div_fu_242_p4 <= N(31 downto 4);
    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_ap_start_reg;
    grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_ap_start_reg;

    m_axi_A_BUS_ARADDR_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARADDR, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARADDR, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARADDR <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARADDR;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARADDR <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARADDR;
        else 
            m_axi_A_BUS_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_A_BUS_ARBURST_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARBURST, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARBURST, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARBURST <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARBURST;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARBURST <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARBURST;
        else 
            m_axi_A_BUS_ARBURST <= "XX";
        end if; 
    end process;


    m_axi_A_BUS_ARCACHE_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARCACHE, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARCACHE, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARCACHE <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARCACHE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARCACHE <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARCACHE;
        else 
            m_axi_A_BUS_ARCACHE <= "XXXX";
        end if; 
    end process;


    m_axi_A_BUS_ARID_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARID, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARID, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARID <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARID <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARID;
        else 
            m_axi_A_BUS_ARID <= "X";
        end if; 
    end process;


    m_axi_A_BUS_ARLEN_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLEN, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLEN, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARLEN <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLEN;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARLEN <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLEN;
        else 
            m_axi_A_BUS_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    m_axi_A_BUS_ARLOCK_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLOCK, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLOCK, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARLOCK <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARLOCK;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARLOCK <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARLOCK;
        else 
            m_axi_A_BUS_ARLOCK <= "XX";
        end if; 
    end process;


    m_axi_A_BUS_ARPROT_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARPROT, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARPROT, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARPROT <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARPROT;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARPROT <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARPROT;
        else 
            m_axi_A_BUS_ARPROT <= "XXX";
        end if; 
    end process;


    m_axi_A_BUS_ARQOS_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARQOS, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARQOS, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARQOS <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARQOS;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARQOS <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARQOS;
        else 
            m_axi_A_BUS_ARQOS <= "XXXX";
        end if; 
    end process;


    m_axi_A_BUS_ARREGION_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARREGION, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARREGION, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARREGION <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARREGION;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARREGION <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARREGION;
        else 
            m_axi_A_BUS_ARREGION <= "XXXX";
        end if; 
    end process;


    m_axi_A_BUS_ARSIZE_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARSIZE, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARSIZE, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARSIZE <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARSIZE;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARSIZE <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARSIZE;
        else 
            m_axi_A_BUS_ARSIZE <= "XXX";
        end if; 
    end process;


    m_axi_A_BUS_ARUSER_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARUSER, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARUSER, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARUSER <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARUSER;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARUSER <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARUSER;
        else 
            m_axi_A_BUS_ARUSER <= "X";
        end if; 
    end process;


    m_axi_A_BUS_ARVALID_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARVALID, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARVALID, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_ARVALID <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_ARVALID;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_ARVALID <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_ARVALID;
        else 
            m_axi_A_BUS_ARVALID <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_A_BUS_AWADDR <= ap_const_lv64_0;
    m_axi_A_BUS_AWBURST <= ap_const_lv2_0;
    m_axi_A_BUS_AWCACHE <= ap_const_lv4_0;
    m_axi_A_BUS_AWID <= ap_const_lv1_0;
    m_axi_A_BUS_AWLEN <= ap_const_lv32_0;
    m_axi_A_BUS_AWLOCK <= ap_const_lv2_0;
    m_axi_A_BUS_AWPROT <= ap_const_lv3_0;
    m_axi_A_BUS_AWQOS <= ap_const_lv4_0;
    m_axi_A_BUS_AWREGION <= ap_const_lv4_0;
    m_axi_A_BUS_AWSIZE <= ap_const_lv3_0;
    m_axi_A_BUS_AWUSER <= ap_const_lv1_0;
    m_axi_A_BUS_AWVALID <= ap_const_logic_0;
    m_axi_A_BUS_BREADY <= ap_const_logic_0;

    m_axi_A_BUS_RREADY_assign_proc : process(mode, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_RREADY, grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_RREADY, ap_CS_fsm_state3, ap_CS_fsm_state2, ap_CS_fsm_state6, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (mode = ap_const_lv1_1)))) then 
            m_axi_A_BUS_RREADY <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_19_1_VITIS_LOOP_22_2_VITIS_LOOP_25_3_VI_fu_166_m_axi_A_BUS_RREADY;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            m_axi_A_BUS_RREADY <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_m_axi_A_BUS_RREADY;
        else 
            m_axi_A_BUS_RREADY <= ap_const_logic_0;
        end if; 
    end process;

    m_axi_A_BUS_WDATA <= ap_const_lv512_lc_1;
    m_axi_A_BUS_WID <= ap_const_lv1_0;
    m_axi_A_BUS_WLAST <= ap_const_logic_0;
    m_axi_A_BUS_WSTRB <= ap_const_lv64_0;
    m_axi_A_BUS_WUSER <= ap_const_lv1_0;
    m_axi_A_BUS_WVALID <= ap_const_logic_0;
    mm_a_din <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_din;

    mm_a_write_assign_proc : process(grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_write, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            mm_a_write <= grp_ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_fu_154_mm_a_write;
        else 
            mm_a_write <= ap_const_logic_0;
        end if; 
    end process;


    mode_c72_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_state1, mode_c72_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            mode_c72_blk_n <= mode_c72_full_n;
        else 
            mode_c72_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    mode_c72_din <= mode;

    mode_c72_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1))) then 
            mode_c72_write <= ap_const_logic_1;
        else 
            mode_c72_write <= ap_const_logic_0;
        end if; 
    end process;

    mode_read_read_fu_102_p2 <= mode;
    trunc_ln1_fu_212_p4 <= R(31 downto 4);
    trunc_ln_fu_202_p4 <= M(31 downto 4);
end behav;
