

================================================================
== Vivado HLS Report for 'operator_double_div2'
================================================================
* Date:           Fri Aug 31 15:09:51 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_double_div
* Solution:       div2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     2.292|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    8|    8|    8|    8|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     213|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|    1044|     874|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      47|
|Register         |        -|      -|     182|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|    1226|    1134|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |operator_double_dbkb_U1  |operator_double_dbkb  |        0|      0|  522|  437|
    |operator_double_dcud_U2  |operator_double_dcud  |        0|      0|  522|  437|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0| 1044|  874|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |new_exp_V_fu_148_p2     |     +    |      0|  0|  18|           2|          11|
    |shift_V_cast_fu_104_p2  |     -    |      0|  0|  12|           3|           2|
    |icmp_fu_88_p2           |   icmp   |      0|  0|  13|          10|           1|
    |tmp_6_fu_153_p2         |   icmp   |      0|  0|  13|          11|           2|
    |tmp_fu_72_p2            |   icmp   |      0|  0|  13|          11|           1|
    |tmp_s_fu_168_p2         |   icmp   |      0|  0|  13|          11|           2|
    |tmp_1_fu_181_p2         |    or    |      0|  0|   6|           1|           1|
    |tmp_4_fu_114_p2         |    or    |      0|  0|   6|           1|           1|
    |p_0272_2_fu_120_p3      |  select  |      0|  0|   2|           1|           2|
    |p_Repl2_1_fu_186_p3     |  select  |      0|  0|  11|           1|          11|
    |p_Repl2_s_fu_194_p3     |  select  |      0|  0|  52|           1|          52|
    |p_s_fu_173_p3           |  select  |      0|  0|   2|           1|           2|
    |xf_V_fu_161_p3          |  select  |      0|  0|  52|           1|          52|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 213|          55|         140|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  47|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  47|         10|    1|         10|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   9|   0|    9|          0|
    |new_exp_V_1_reg_219   |  11|   0|   11|          0|
    |new_mant_V_1_reg_226  |  52|   0|   52|          0|
    |p_0272_2_reg_238      |   2|   0|    2|          0|
    |p_Repl2_2_reg_214     |   1|   0|    1|          0|
    |r_V_1_reg_264         |  54|   0|   54|          0|
    |r_V_reg_259           |  52|   0|   52|          0|
    |tmp_reg_233           |   1|   0|    1|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 182|   0|  182|          0|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_double_div2 | return value |
|ap_return  | out |   64| ap_ctrl_hs | operator_double_div2 | return value |
|in_r       |  in |   64|   ap_none  |         in_r         |    scalar    |
+-----------+-----+-----+------------+----------------------+--------------+

