{
    "connections": {
        "SBUS1": ["DCC1_N_L_G_CC", "DCC1_P_L_G_CC"],
        "SBUS2": ["DCC1_N_L_D_CC", "DCC1_P_L_D_CC", "DCC1_N_R_G_CC", "DCC1_P_R_G_CC"],
        "SBUS3": ["DCC1_N_R_D_CC", "DCC1_P_R_D_CC", "DCC2_N_L_G_CC", "DCC2_P_L_G_CC"],
        "SBUS4": ["DCC2_N_L_D_CC", "DCC2_P_L_D_CC", "DCC2_N_R_G_CC", "DCC2_P_R_G_CC"],
        "SBUS5": ["DCC2_N_R_D_CC", "DCC2_P_R_D_CC", "DCC3_N_L_G_CC", "DCC3_P_L_G_CC"],
        "SBUS6": ["DCC3_N_L_D_CC", "DCC3_P_L_D_CC", "DCC3_N_R_G_CC", "DCC3_P_R_G_CC"],
        "RBUS1": ["DCC3_N_R_D_CC", "DCC3_P_R_D_CC", "DCC4_N_L_G_CC", "DCC4_P_L_G_CC"],
        "RBUS2": ["DCC4_N_L_D_CC", "DCC4_P_L_D_CC", "DCC4_N_R_G_CC", "DCC4_P_R_G_CC"],
        "RBUS3": ["DCC4_N_R_D_CC", "DCC4_P_R_D_CC", "DINV1_INP_L", "DINV1_INN_L"],
        "RBUS4": ["DINV1_OUT_L", "DINV1_INP_R", "DINV1_INN_R"],
        "RBUS5": ["DINV1_OUT_R", "DINV2_INP_L", "DINV2_INN_L"],
        "RBUS6": ["DINV2_OUT_L", "DINV2_INP_R", "DINV2_INN_R"],
        "RBUS8": ["VDD", "DCC1_N_L_G_CS", "DCC1_N_R_G_CS", "DCC2_N_L_G_CS", "DCC2_N_R_G_CS", "DCC3_N_L_G_CS", "DCC3_N_R_G_CS", "DCC4_N_L_G_CS", "DCC4_N_R_G_CS", "CC_N_G_CC"],
        "RBUS7": ["VSS", "DCC1_P_L_G_CS", "DCC1_P_R_G_CS", "DCC2_P_L_G_CS", "DCC2_P_R_G_CS", "DCC3_P_L_G_CS", "DCC3_P_R_G_CS", "DCC4_P_L_G_CS", "DCC4_P_R_G_CS", "CC_P_D_CC", "CC_P_G_CS"]
    },
    "sizes": {
        "CC_N": [1],
        "CC_P": [1],
        "DCC1_N_L": [1],
        "DCC1_N_R": [1],
        "DCC1_P_L": [1],
        "DCC1_P_R": [1],
        "DCC2_N_L": [2],
        "DCC2_N_R": [2],
        "DCC2_P_L": [2],
        "DCC2_P_R": [2],
        "DCC3_N_L": [4],
        "DCC3_N_R": [4],
        "DCC3_P_L": [4],
        "DCC3_P_R": [4],
        "DCC4_N_L": [8],
        "DCC4_N_R": [8],
        "DCC4_P_L": [8],
        "DCC4_P_R": [8],
        "DINV1_L": [16],
        "DINV1_R": [16],
        "DINV2_L": [31],
        "DINV2_R": [31],
        "OTA_N": [1],
        "OTA_P": [1]
    }
}
