
CNTRL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c8e4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000be0  0801ca78  0801ca78  0001da78  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d658  0801d658  0001f484  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801d658  0801d658  0001e658  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d660  0801d660  0001f484  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d660  0801d660  0001e660  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801d664  0801d664  0001e664  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000484  20000000  0801d668  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0001f484  2**0
                  CONTENTS
 10 .bss          00008f0c  20000484  20000484  0001f484  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20009390  20009390  0001f484  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001f484  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002bc5b  00000000  00000000  0001f4b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006f78  00000000  00000000  0004b10f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002348  00000000  00000000  00052088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001b0b  00000000  00000000  000543d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b4f5  00000000  00000000  00055edb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003655b  00000000  00000000  000813d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dca4b  00000000  00000000  000b792b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00194376  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000a940  00000000  00000000  001943bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000063  00000000  00000000  0019ecfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000484 	.word	0x20000484
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801ca5c 	.word	0x0801ca5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000488 	.word	0x20000488
 80001cc:	0801ca5c 	.word	0x0801ca5c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_frsub>:
 8000ca8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cac:	e002      	b.n	8000cb4 <__addsf3>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_fsub>:
 8000cb0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cb4 <__addsf3>:
 8000cb4:	0042      	lsls	r2, r0, #1
 8000cb6:	bf1f      	itttt	ne
 8000cb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000cbc:	ea92 0f03 	teqne	r2, r3
 8000cc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc8:	d06a      	beq.n	8000da0 <__addsf3+0xec>
 8000cca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cd2:	bfc1      	itttt	gt
 8000cd4:	18d2      	addgt	r2, r2, r3
 8000cd6:	4041      	eorgt	r1, r0
 8000cd8:	4048      	eorgt	r0, r1
 8000cda:	4041      	eorgt	r1, r0
 8000cdc:	bfb8      	it	lt
 8000cde:	425b      	neglt	r3, r3
 8000ce0:	2b19      	cmp	r3, #25
 8000ce2:	bf88      	it	hi
 8000ce4:	4770      	bxhi	lr
 8000ce6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000cea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000cf2:	bf18      	it	ne
 8000cf4:	4240      	negne	r0, r0
 8000cf6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000cfa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000cfe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d02:	bf18      	it	ne
 8000d04:	4249      	negne	r1, r1
 8000d06:	ea92 0f03 	teq	r2, r3
 8000d0a:	d03f      	beq.n	8000d8c <__addsf3+0xd8>
 8000d0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000d10:	fa41 fc03 	asr.w	ip, r1, r3
 8000d14:	eb10 000c 	adds.w	r0, r0, ip
 8000d18:	f1c3 0320 	rsb	r3, r3, #32
 8000d1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000d20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d24:	d502      	bpl.n	8000d2c <__addsf3+0x78>
 8000d26:	4249      	negs	r1, r1
 8000d28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d30:	d313      	bcc.n	8000d5a <__addsf3+0xa6>
 8000d32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d36:	d306      	bcc.n	8000d46 <__addsf3+0x92>
 8000d38:	0840      	lsrs	r0, r0, #1
 8000d3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d3e:	f102 0201 	add.w	r2, r2, #1
 8000d42:	2afe      	cmp	r2, #254	@ 0xfe
 8000d44:	d251      	bcs.n	8000dea <__addsf3+0x136>
 8000d46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d4e:	bf08      	it	eq
 8000d50:	f020 0001 	biceq.w	r0, r0, #1
 8000d54:	ea40 0003 	orr.w	r0, r0, r3
 8000d58:	4770      	bx	lr
 8000d5a:	0049      	lsls	r1, r1, #1
 8000d5c:	eb40 0000 	adc.w	r0, r0, r0
 8000d60:	3a01      	subs	r2, #1
 8000d62:	bf28      	it	cs
 8000d64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d68:	d2ed      	bcs.n	8000d46 <__addsf3+0x92>
 8000d6a:	fab0 fc80 	clz	ip, r0
 8000d6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d72:	ebb2 020c 	subs.w	r2, r2, ip
 8000d76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000d7a:	bfaa      	itet	ge
 8000d7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000d80:	4252      	neglt	r2, r2
 8000d82:	4318      	orrge	r0, r3
 8000d84:	bfbc      	itt	lt
 8000d86:	40d0      	lsrlt	r0, r2
 8000d88:	4318      	orrlt	r0, r3
 8000d8a:	4770      	bx	lr
 8000d8c:	f092 0f00 	teq	r2, #0
 8000d90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d94:	bf06      	itte	eq
 8000d96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d9a:	3201      	addeq	r2, #1
 8000d9c:	3b01      	subne	r3, #1
 8000d9e:	e7b5      	b.n	8000d0c <__addsf3+0x58>
 8000da0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000da4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000da8:	bf18      	it	ne
 8000daa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dae:	d021      	beq.n	8000df4 <__addsf3+0x140>
 8000db0:	ea92 0f03 	teq	r2, r3
 8000db4:	d004      	beq.n	8000dc0 <__addsf3+0x10c>
 8000db6:	f092 0f00 	teq	r2, #0
 8000dba:	bf08      	it	eq
 8000dbc:	4608      	moveq	r0, r1
 8000dbe:	4770      	bx	lr
 8000dc0:	ea90 0f01 	teq	r0, r1
 8000dc4:	bf1c      	itt	ne
 8000dc6:	2000      	movne	r0, #0
 8000dc8:	4770      	bxne	lr
 8000dca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000dce:	d104      	bne.n	8000dda <__addsf3+0x126>
 8000dd0:	0040      	lsls	r0, r0, #1
 8000dd2:	bf28      	it	cs
 8000dd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000dd8:	4770      	bx	lr
 8000dda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000dde:	bf3c      	itt	cc
 8000de0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000de4:	4770      	bxcc	lr
 8000de6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000dea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000dee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000df2:	4770      	bx	lr
 8000df4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000df8:	bf16      	itet	ne
 8000dfa:	4608      	movne	r0, r1
 8000dfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e00:	4601      	movne	r1, r0
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	bf06      	itte	eq
 8000e06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e0a:	ea90 0f01 	teqeq	r0, r1
 8000e0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e12:	4770      	bx	lr

08000e14 <__aeabi_ui2f>:
 8000e14:	f04f 0300 	mov.w	r3, #0
 8000e18:	e004      	b.n	8000e24 <__aeabi_i2f+0x8>
 8000e1a:	bf00      	nop

08000e1c <__aeabi_i2f>:
 8000e1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e20:	bf48      	it	mi
 8000e22:	4240      	negmi	r0, r0
 8000e24:	ea5f 0c00 	movs.w	ip, r0
 8000e28:	bf08      	it	eq
 8000e2a:	4770      	bxeq	lr
 8000e2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e30:	4601      	mov	r1, r0
 8000e32:	f04f 0000 	mov.w	r0, #0
 8000e36:	e01c      	b.n	8000e72 <__aeabi_l2f+0x2a>

08000e38 <__aeabi_ul2f>:
 8000e38:	ea50 0201 	orrs.w	r2, r0, r1
 8000e3c:	bf08      	it	eq
 8000e3e:	4770      	bxeq	lr
 8000e40:	f04f 0300 	mov.w	r3, #0
 8000e44:	e00a      	b.n	8000e5c <__aeabi_l2f+0x14>
 8000e46:	bf00      	nop

08000e48 <__aeabi_l2f>:
 8000e48:	ea50 0201 	orrs.w	r2, r0, r1
 8000e4c:	bf08      	it	eq
 8000e4e:	4770      	bxeq	lr
 8000e50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e54:	d502      	bpl.n	8000e5c <__aeabi_l2f+0x14>
 8000e56:	4240      	negs	r0, r0
 8000e58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e5c:	ea5f 0c01 	movs.w	ip, r1
 8000e60:	bf02      	ittt	eq
 8000e62:	4684      	moveq	ip, r0
 8000e64:	4601      	moveq	r1, r0
 8000e66:	2000      	moveq	r0, #0
 8000e68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e6c:	bf08      	it	eq
 8000e6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e76:	fabc f28c 	clz	r2, ip
 8000e7a:	3a08      	subs	r2, #8
 8000e7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000e80:	db10      	blt.n	8000ea4 <__aeabi_l2f+0x5c>
 8000e82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e86:	4463      	add	r3, ip
 8000e88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e8c:	f1c2 0220 	rsb	r2, r2, #32
 8000e90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e94:	fa20 f202 	lsr.w	r2, r0, r2
 8000e98:	eb43 0002 	adc.w	r0, r3, r2
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f102 0220 	add.w	r2, r2, #32
 8000ea8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eac:	f1c2 0220 	rsb	r2, r2, #32
 8000eb0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000eb4:	fa21 f202 	lsr.w	r2, r1, r2
 8000eb8:	eb43 0002 	adc.w	r0, r3, r2
 8000ebc:	bf08      	it	eq
 8000ebe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ec2:	4770      	bx	lr

08000ec4 <__aeabi_uldivmod>:
 8000ec4:	b953      	cbnz	r3, 8000edc <__aeabi_uldivmod+0x18>
 8000ec6:	b94a      	cbnz	r2, 8000edc <__aeabi_uldivmod+0x18>
 8000ec8:	2900      	cmp	r1, #0
 8000eca:	bf08      	it	eq
 8000ecc:	2800      	cmpeq	r0, #0
 8000ece:	bf1c      	itt	ne
 8000ed0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ed4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ed8:	f000 b9be 	b.w	8001258 <__aeabi_idiv0>
 8000edc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ee0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ee4:	f000 f83c 	bl	8000f60 <__udivmoddi4>
 8000ee8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ef0:	b004      	add	sp, #16
 8000ef2:	4770      	bx	lr

08000ef4 <__aeabi_d2lz>:
 8000ef4:	b538      	push	{r3, r4, r5, lr}
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2300      	movs	r3, #0
 8000efa:	4604      	mov	r4, r0
 8000efc:	460d      	mov	r5, r1
 8000efe:	f7ff fdfd 	bl	8000afc <__aeabi_dcmplt>
 8000f02:	b928      	cbnz	r0, 8000f10 <__aeabi_d2lz+0x1c>
 8000f04:	4620      	mov	r0, r4
 8000f06:	4629      	mov	r1, r5
 8000f08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f0c:	f000 b80a 	b.w	8000f24 <__aeabi_d2ulz>
 8000f10:	4620      	mov	r0, r4
 8000f12:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f16:	f000 f805 	bl	8000f24 <__aeabi_d2ulz>
 8000f1a:	4240      	negs	r0, r0
 8000f1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f20:	bd38      	pop	{r3, r4, r5, pc}
 8000f22:	bf00      	nop

08000f24 <__aeabi_d2ulz>:
 8000f24:	b5d0      	push	{r4, r6, r7, lr}
 8000f26:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <__aeabi_d2ulz+0x34>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	4606      	mov	r6, r0
 8000f2c:	460f      	mov	r7, r1
 8000f2e:	f7ff fb73 	bl	8000618 <__aeabi_dmul>
 8000f32:	f7ff fe49 	bl	8000bc8 <__aeabi_d2uiz>
 8000f36:	4604      	mov	r4, r0
 8000f38:	f7ff faf4 	bl	8000524 <__aeabi_ui2d>
 8000f3c:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <__aeabi_d2ulz+0x38>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f7ff fb6a 	bl	8000618 <__aeabi_dmul>
 8000f44:	4602      	mov	r2, r0
 8000f46:	460b      	mov	r3, r1
 8000f48:	4630      	mov	r0, r6
 8000f4a:	4639      	mov	r1, r7
 8000f4c:	f7ff f9ac 	bl	80002a8 <__aeabi_dsub>
 8000f50:	f7ff fe3a 	bl	8000bc8 <__aeabi_d2uiz>
 8000f54:	4621      	mov	r1, r4
 8000f56:	bdd0      	pop	{r4, r6, r7, pc}
 8000f58:	3df00000 	.word	0x3df00000
 8000f5c:	41f00000 	.word	0x41f00000

08000f60 <__udivmoddi4>:
 8000f60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000f64:	9d08      	ldr	r5, [sp, #32]
 8000f66:	468e      	mov	lr, r1
 8000f68:	4604      	mov	r4, r0
 8000f6a:	4688      	mov	r8, r1
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d14a      	bne.n	8001006 <__udivmoddi4+0xa6>
 8000f70:	428a      	cmp	r2, r1
 8000f72:	4617      	mov	r7, r2
 8000f74:	d962      	bls.n	800103c <__udivmoddi4+0xdc>
 8000f76:	fab2 f682 	clz	r6, r2
 8000f7a:	b14e      	cbz	r6, 8000f90 <__udivmoddi4+0x30>
 8000f7c:	f1c6 0320 	rsb	r3, r6, #32
 8000f80:	fa01 f806 	lsl.w	r8, r1, r6
 8000f84:	fa20 f303 	lsr.w	r3, r0, r3
 8000f88:	40b7      	lsls	r7, r6
 8000f8a:	ea43 0808 	orr.w	r8, r3, r8
 8000f8e:	40b4      	lsls	r4, r6
 8000f90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f94:	fa1f fc87 	uxth.w	ip, r7
 8000f98:	fbb8 f1fe 	udiv	r1, r8, lr
 8000f9c:	0c23      	lsrs	r3, r4, #16
 8000f9e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000fa2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fa6:	fb01 f20c 	mul.w	r2, r1, ip
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d909      	bls.n	8000fc2 <__udivmoddi4+0x62>
 8000fae:	18fb      	adds	r3, r7, r3
 8000fb0:	f101 30ff 	add.w	r0, r1, #4294967295
 8000fb4:	f080 80ea 	bcs.w	800118c <__udivmoddi4+0x22c>
 8000fb8:	429a      	cmp	r2, r3
 8000fba:	f240 80e7 	bls.w	800118c <__udivmoddi4+0x22c>
 8000fbe:	3902      	subs	r1, #2
 8000fc0:	443b      	add	r3, r7
 8000fc2:	1a9a      	subs	r2, r3, r2
 8000fc4:	b2a3      	uxth	r3, r4
 8000fc6:	fbb2 f0fe 	udiv	r0, r2, lr
 8000fca:	fb0e 2210 	mls	r2, lr, r0, r2
 8000fce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fd2:	fb00 fc0c 	mul.w	ip, r0, ip
 8000fd6:	459c      	cmp	ip, r3
 8000fd8:	d909      	bls.n	8000fee <__udivmoddi4+0x8e>
 8000fda:	18fb      	adds	r3, r7, r3
 8000fdc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000fe0:	f080 80d6 	bcs.w	8001190 <__udivmoddi4+0x230>
 8000fe4:	459c      	cmp	ip, r3
 8000fe6:	f240 80d3 	bls.w	8001190 <__udivmoddi4+0x230>
 8000fea:	443b      	add	r3, r7
 8000fec:	3802      	subs	r0, #2
 8000fee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ff2:	eba3 030c 	sub.w	r3, r3, ip
 8000ff6:	2100      	movs	r1, #0
 8000ff8:	b11d      	cbz	r5, 8001002 <__udivmoddi4+0xa2>
 8000ffa:	40f3      	lsrs	r3, r6
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	e9c5 3200 	strd	r3, r2, [r5]
 8001002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001006:	428b      	cmp	r3, r1
 8001008:	d905      	bls.n	8001016 <__udivmoddi4+0xb6>
 800100a:	b10d      	cbz	r5, 8001010 <__udivmoddi4+0xb0>
 800100c:	e9c5 0100 	strd	r0, r1, [r5]
 8001010:	2100      	movs	r1, #0
 8001012:	4608      	mov	r0, r1
 8001014:	e7f5      	b.n	8001002 <__udivmoddi4+0xa2>
 8001016:	fab3 f183 	clz	r1, r3
 800101a:	2900      	cmp	r1, #0
 800101c:	d146      	bne.n	80010ac <__udivmoddi4+0x14c>
 800101e:	4573      	cmp	r3, lr
 8001020:	d302      	bcc.n	8001028 <__udivmoddi4+0xc8>
 8001022:	4282      	cmp	r2, r0
 8001024:	f200 8105 	bhi.w	8001232 <__udivmoddi4+0x2d2>
 8001028:	1a84      	subs	r4, r0, r2
 800102a:	eb6e 0203 	sbc.w	r2, lr, r3
 800102e:	2001      	movs	r0, #1
 8001030:	4690      	mov	r8, r2
 8001032:	2d00      	cmp	r5, #0
 8001034:	d0e5      	beq.n	8001002 <__udivmoddi4+0xa2>
 8001036:	e9c5 4800 	strd	r4, r8, [r5]
 800103a:	e7e2      	b.n	8001002 <__udivmoddi4+0xa2>
 800103c:	2a00      	cmp	r2, #0
 800103e:	f000 8090 	beq.w	8001162 <__udivmoddi4+0x202>
 8001042:	fab2 f682 	clz	r6, r2
 8001046:	2e00      	cmp	r6, #0
 8001048:	f040 80a4 	bne.w	8001194 <__udivmoddi4+0x234>
 800104c:	1a8a      	subs	r2, r1, r2
 800104e:	0c03      	lsrs	r3, r0, #16
 8001050:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001054:	b280      	uxth	r0, r0
 8001056:	b2bc      	uxth	r4, r7
 8001058:	2101      	movs	r1, #1
 800105a:	fbb2 fcfe 	udiv	ip, r2, lr
 800105e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001062:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001066:	fb04 f20c 	mul.w	r2, r4, ip
 800106a:	429a      	cmp	r2, r3
 800106c:	d907      	bls.n	800107e <__udivmoddi4+0x11e>
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001074:	d202      	bcs.n	800107c <__udivmoddi4+0x11c>
 8001076:	429a      	cmp	r2, r3
 8001078:	f200 80e0 	bhi.w	800123c <__udivmoddi4+0x2dc>
 800107c:	46c4      	mov	ip, r8
 800107e:	1a9b      	subs	r3, r3, r2
 8001080:	fbb3 f2fe 	udiv	r2, r3, lr
 8001084:	fb0e 3312 	mls	r3, lr, r2, r3
 8001088:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800108c:	fb02 f404 	mul.w	r4, r2, r4
 8001090:	429c      	cmp	r4, r3
 8001092:	d907      	bls.n	80010a4 <__udivmoddi4+0x144>
 8001094:	18fb      	adds	r3, r7, r3
 8001096:	f102 30ff 	add.w	r0, r2, #4294967295
 800109a:	d202      	bcs.n	80010a2 <__udivmoddi4+0x142>
 800109c:	429c      	cmp	r4, r3
 800109e:	f200 80ca 	bhi.w	8001236 <__udivmoddi4+0x2d6>
 80010a2:	4602      	mov	r2, r0
 80010a4:	1b1b      	subs	r3, r3, r4
 80010a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80010aa:	e7a5      	b.n	8000ff8 <__udivmoddi4+0x98>
 80010ac:	f1c1 0620 	rsb	r6, r1, #32
 80010b0:	408b      	lsls	r3, r1
 80010b2:	fa22 f706 	lsr.w	r7, r2, r6
 80010b6:	431f      	orrs	r7, r3
 80010b8:	fa0e f401 	lsl.w	r4, lr, r1
 80010bc:	fa20 f306 	lsr.w	r3, r0, r6
 80010c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80010c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80010c8:	4323      	orrs	r3, r4
 80010ca:	fa00 f801 	lsl.w	r8, r0, r1
 80010ce:	fa1f fc87 	uxth.w	ip, r7
 80010d2:	fbbe f0f9 	udiv	r0, lr, r9
 80010d6:	0c1c      	lsrs	r4, r3, #16
 80010d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80010dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80010e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80010e4:	45a6      	cmp	lr, r4
 80010e6:	fa02 f201 	lsl.w	r2, r2, r1
 80010ea:	d909      	bls.n	8001100 <__udivmoddi4+0x1a0>
 80010ec:	193c      	adds	r4, r7, r4
 80010ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80010f2:	f080 809c 	bcs.w	800122e <__udivmoddi4+0x2ce>
 80010f6:	45a6      	cmp	lr, r4
 80010f8:	f240 8099 	bls.w	800122e <__udivmoddi4+0x2ce>
 80010fc:	3802      	subs	r0, #2
 80010fe:	443c      	add	r4, r7
 8001100:	eba4 040e 	sub.w	r4, r4, lr
 8001104:	fa1f fe83 	uxth.w	lr, r3
 8001108:	fbb4 f3f9 	udiv	r3, r4, r9
 800110c:	fb09 4413 	mls	r4, r9, r3, r4
 8001110:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001114:	fb03 fc0c 	mul.w	ip, r3, ip
 8001118:	45a4      	cmp	ip, r4
 800111a:	d908      	bls.n	800112e <__udivmoddi4+0x1ce>
 800111c:	193c      	adds	r4, r7, r4
 800111e:	f103 3eff 	add.w	lr, r3, #4294967295
 8001122:	f080 8082 	bcs.w	800122a <__udivmoddi4+0x2ca>
 8001126:	45a4      	cmp	ip, r4
 8001128:	d97f      	bls.n	800122a <__udivmoddi4+0x2ca>
 800112a:	3b02      	subs	r3, #2
 800112c:	443c      	add	r4, r7
 800112e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001132:	eba4 040c 	sub.w	r4, r4, ip
 8001136:	fba0 ec02 	umull	lr, ip, r0, r2
 800113a:	4564      	cmp	r4, ip
 800113c:	4673      	mov	r3, lr
 800113e:	46e1      	mov	r9, ip
 8001140:	d362      	bcc.n	8001208 <__udivmoddi4+0x2a8>
 8001142:	d05f      	beq.n	8001204 <__udivmoddi4+0x2a4>
 8001144:	b15d      	cbz	r5, 800115e <__udivmoddi4+0x1fe>
 8001146:	ebb8 0203 	subs.w	r2, r8, r3
 800114a:	eb64 0409 	sbc.w	r4, r4, r9
 800114e:	fa04 f606 	lsl.w	r6, r4, r6
 8001152:	fa22 f301 	lsr.w	r3, r2, r1
 8001156:	431e      	orrs	r6, r3
 8001158:	40cc      	lsrs	r4, r1
 800115a:	e9c5 6400 	strd	r6, r4, [r5]
 800115e:	2100      	movs	r1, #0
 8001160:	e74f      	b.n	8001002 <__udivmoddi4+0xa2>
 8001162:	fbb1 fcf2 	udiv	ip, r1, r2
 8001166:	0c01      	lsrs	r1, r0, #16
 8001168:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800116c:	b280      	uxth	r0, r0
 800116e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001172:	463b      	mov	r3, r7
 8001174:	4638      	mov	r0, r7
 8001176:	463c      	mov	r4, r7
 8001178:	46b8      	mov	r8, r7
 800117a:	46be      	mov	lr, r7
 800117c:	2620      	movs	r6, #32
 800117e:	fbb1 f1f7 	udiv	r1, r1, r7
 8001182:	eba2 0208 	sub.w	r2, r2, r8
 8001186:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800118a:	e766      	b.n	800105a <__udivmoddi4+0xfa>
 800118c:	4601      	mov	r1, r0
 800118e:	e718      	b.n	8000fc2 <__udivmoddi4+0x62>
 8001190:	4610      	mov	r0, r2
 8001192:	e72c      	b.n	8000fee <__udivmoddi4+0x8e>
 8001194:	f1c6 0220 	rsb	r2, r6, #32
 8001198:	fa2e f302 	lsr.w	r3, lr, r2
 800119c:	40b7      	lsls	r7, r6
 800119e:	40b1      	lsls	r1, r6
 80011a0:	fa20 f202 	lsr.w	r2, r0, r2
 80011a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011a8:	430a      	orrs	r2, r1
 80011aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80011ae:	b2bc      	uxth	r4, r7
 80011b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80011b4:	0c11      	lsrs	r1, r2, #16
 80011b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80011ba:	fb08 f904 	mul.w	r9, r8, r4
 80011be:	40b0      	lsls	r0, r6
 80011c0:	4589      	cmp	r9, r1
 80011c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80011c6:	b280      	uxth	r0, r0
 80011c8:	d93e      	bls.n	8001248 <__udivmoddi4+0x2e8>
 80011ca:	1879      	adds	r1, r7, r1
 80011cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80011d0:	d201      	bcs.n	80011d6 <__udivmoddi4+0x276>
 80011d2:	4589      	cmp	r9, r1
 80011d4:	d81f      	bhi.n	8001216 <__udivmoddi4+0x2b6>
 80011d6:	eba1 0109 	sub.w	r1, r1, r9
 80011da:	fbb1 f9fe 	udiv	r9, r1, lr
 80011de:	fb09 f804 	mul.w	r8, r9, r4
 80011e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80011e6:	b292      	uxth	r2, r2
 80011e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80011ec:	4542      	cmp	r2, r8
 80011ee:	d229      	bcs.n	8001244 <__udivmoddi4+0x2e4>
 80011f0:	18ba      	adds	r2, r7, r2
 80011f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80011f6:	d2c4      	bcs.n	8001182 <__udivmoddi4+0x222>
 80011f8:	4542      	cmp	r2, r8
 80011fa:	d2c2      	bcs.n	8001182 <__udivmoddi4+0x222>
 80011fc:	f1a9 0102 	sub.w	r1, r9, #2
 8001200:	443a      	add	r2, r7
 8001202:	e7be      	b.n	8001182 <__udivmoddi4+0x222>
 8001204:	45f0      	cmp	r8, lr
 8001206:	d29d      	bcs.n	8001144 <__udivmoddi4+0x1e4>
 8001208:	ebbe 0302 	subs.w	r3, lr, r2
 800120c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001210:	3801      	subs	r0, #1
 8001212:	46e1      	mov	r9, ip
 8001214:	e796      	b.n	8001144 <__udivmoddi4+0x1e4>
 8001216:	eba7 0909 	sub.w	r9, r7, r9
 800121a:	4449      	add	r1, r9
 800121c:	f1a8 0c02 	sub.w	ip, r8, #2
 8001220:	fbb1 f9fe 	udiv	r9, r1, lr
 8001224:	fb09 f804 	mul.w	r8, r9, r4
 8001228:	e7db      	b.n	80011e2 <__udivmoddi4+0x282>
 800122a:	4673      	mov	r3, lr
 800122c:	e77f      	b.n	800112e <__udivmoddi4+0x1ce>
 800122e:	4650      	mov	r0, sl
 8001230:	e766      	b.n	8001100 <__udivmoddi4+0x1a0>
 8001232:	4608      	mov	r0, r1
 8001234:	e6fd      	b.n	8001032 <__udivmoddi4+0xd2>
 8001236:	443b      	add	r3, r7
 8001238:	3a02      	subs	r2, #2
 800123a:	e733      	b.n	80010a4 <__udivmoddi4+0x144>
 800123c:	f1ac 0c02 	sub.w	ip, ip, #2
 8001240:	443b      	add	r3, r7
 8001242:	e71c      	b.n	800107e <__udivmoddi4+0x11e>
 8001244:	4649      	mov	r1, r9
 8001246:	e79c      	b.n	8001182 <__udivmoddi4+0x222>
 8001248:	eba1 0109 	sub.w	r1, r1, r9
 800124c:	46c4      	mov	ip, r8
 800124e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001252:	fb09 f804 	mul.w	r8, r9, r4
 8001256:	e7c4      	b.n	80011e2 <__udivmoddi4+0x282>

08001258 <__aeabi_idiv0>:
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop

0800125c <SELECT>:

//-----[ SPI Functions ]-----

/* slave select */
static void SELECT(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_RESET);
 8001260:	2200      	movs	r2, #0
 8001262:	2110      	movs	r1, #16
 8001264:	4802      	ldr	r0, [pc, #8]	@ (8001270 <SELECT+0x14>)
 8001266:	f008 fbff 	bl	8009a68 <HAL_GPIO_WritePin>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	40020000 	.word	0x40020000

08001274 <DESELECT>:

/* slave deselect */
static void DESELECT(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(SD_CS_PORT, SD_CS_PIN, GPIO_PIN_SET);
 8001278:	2201      	movs	r2, #1
 800127a:	2110      	movs	r1, #16
 800127c:	4802      	ldr	r0, [pc, #8]	@ (8001288 <DESELECT+0x14>)
 800127e:	f008 fbf3 	bl	8009a68 <HAL_GPIO_WritePin>
}
 8001282:	bf00      	nop
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	40020000 	.word	0x40020000

0800128c <SPI_TxByte>:

/* SPI transmit a byte */
static void SPI_TxByte(uint8_t data)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b082      	sub	sp, #8
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 8001296:	bf00      	nop
 8001298:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <SPI_TxByte+0x30>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 0302 	and.w	r3, r3, #2
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d1f8      	bne.n	8001298 <SPI_TxByte+0xc>
  HAL_SPI_Transmit(HSPI_SDCARD, &data, 1, SPI_TIMEOUT);
 80012a6:	1df9      	adds	r1, r7, #7
 80012a8:	2364      	movs	r3, #100	@ 0x64
 80012aa:	2201      	movs	r2, #1
 80012ac:	4803      	ldr	r0, [pc, #12]	@ (80012bc <SPI_TxByte+0x30>)
 80012ae:	f00c faac 	bl	800d80a <HAL_SPI_Transmit>
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	20003998 	.word	0x20003998

080012c0 <SPI_TxBuffer>:

/* SPI transmit buffer */
static void SPI_TxBuffer(uint8_t *buffer, uint16_t len)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
 80012c8:	460b      	mov	r3, r1
 80012ca:	807b      	strh	r3, [r7, #2]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012cc:	bf00      	nop
 80012ce:	4b08      	ldr	r3, [pc, #32]	@ (80012f0 <SPI_TxBuffer+0x30>)
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f003 0302 	and.w	r3, r3, #2
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d1f8      	bne.n	80012ce <SPI_TxBuffer+0xe>
  HAL_SPI_Transmit(HSPI_SDCARD, buffer, len, SPI_TIMEOUT);
 80012dc:	887a      	ldrh	r2, [r7, #2]
 80012de:	2364      	movs	r3, #100	@ 0x64
 80012e0:	6879      	ldr	r1, [r7, #4]
 80012e2:	4803      	ldr	r0, [pc, #12]	@ (80012f0 <SPI_TxBuffer+0x30>)
 80012e4:	f00c fa91 	bl	800d80a <HAL_SPI_Transmit>
}
 80012e8:	bf00      	nop
 80012ea:	3708      	adds	r7, #8
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	20003998 	.word	0x20003998

080012f4 <SPI_RxByte>:

/* SPI receive a byte */
static uint8_t SPI_RxByte(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b084      	sub	sp, #16
 80012f8:	af02      	add	r7, sp, #8
  uint8_t dummy, data;
  dummy = 0xFF;
 80012fa:	23ff      	movs	r3, #255	@ 0xff
 80012fc:	71fb      	strb	r3, [r7, #7]
  while(!__HAL_SPI_GET_FLAG(HSPI_SDCARD, SPI_FLAG_TXE));
 80012fe:	bf00      	nop
 8001300:	4b09      	ldr	r3, [pc, #36]	@ (8001328 <SPI_RxByte+0x34>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	689b      	ldr	r3, [r3, #8]
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	2b02      	cmp	r3, #2
 800130c:	d1f8      	bne.n	8001300 <SPI_RxByte+0xc>
  HAL_SPI_TransmitReceive(HSPI_SDCARD, &dummy, &data, 1, SPI_TIMEOUT);
 800130e:	1dba      	adds	r2, r7, #6
 8001310:	1df9      	adds	r1, r7, #7
 8001312:	2364      	movs	r3, #100	@ 0x64
 8001314:	9300      	str	r3, [sp, #0]
 8001316:	2301      	movs	r3, #1
 8001318:	4803      	ldr	r0, [pc, #12]	@ (8001328 <SPI_RxByte+0x34>)
 800131a:	f00c fcd3 	bl	800dcc4 <HAL_SPI_TransmitReceive>
  return data;
 800131e:	79bb      	ldrb	r3, [r7, #6]
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	20003998 	.word	0x20003998

0800132c <SPI_RxBytePtr>:

/* SPI receive a byte via pointer */
static void SPI_RxBytePtr(uint8_t *buff)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  *buff = SPI_RxByte();
 8001334:	f7ff ffde 	bl	80012f4 <SPI_RxByte>
 8001338:	4603      	mov	r3, r0
 800133a:	461a      	mov	r2, r3
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	701a      	strb	r2, [r3, #0]
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <SD_ReadyWait>:

//-----[ SD Card Functions ]-----

/* wait SD ready */
static uint8_t SD_ReadyWait(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
  uint8_t res;
  /* timeout 500ms */
  Timer2 = 500;
 800134e:	4b0a      	ldr	r3, [pc, #40]	@ (8001378 <SD_ReadyWait+0x30>)
 8001350:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001354:	801a      	strh	r2, [r3, #0]
  /* if SD goes ready, receives 0xFF */
  do {
    res = SPI_RxByte();
 8001356:	f7ff ffcd 	bl	80012f4 <SPI_RxByte>
 800135a:	4603      	mov	r3, r0
 800135c:	71fb      	strb	r3, [r7, #7]
  } while ((res != 0xFF) && Timer2);
 800135e:	79fb      	ldrb	r3, [r7, #7]
 8001360:	2bff      	cmp	r3, #255	@ 0xff
 8001362:	d003      	beq.n	800136c <SD_ReadyWait+0x24>
 8001364:	4b04      	ldr	r3, [pc, #16]	@ (8001378 <SD_ReadyWait+0x30>)
 8001366:	881b      	ldrh	r3, [r3, #0]
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1f4      	bne.n	8001356 <SD_ReadyWait+0xe>
  return res;
 800136c:	79fb      	ldrb	r3, [r7, #7]
}
 800136e:	4618      	mov	r0, r3
 8001370:	3708      	adds	r7, #8
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	200004a2 	.word	0x200004a2

0800137c <SD_PowerOn>:

/* power on */
static void SD_PowerOn(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b084      	sub	sp, #16
 8001380:	af00      	add	r7, sp, #0
  uint8_t args[6];
  uint32_t cnt = 0x1FFF;
 8001382:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8001386:	60fb      	str	r3, [r7, #12]
  /* transmit bytes to wake up */
  DESELECT();
 8001388:	f7ff ff74 	bl	8001274 <DESELECT>
  for(int i = 0; i < 10; i++)
 800138c:	2300      	movs	r3, #0
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	e005      	b.n	800139e <SD_PowerOn+0x22>
  {
    SPI_TxByte(0xFF);
 8001392:	20ff      	movs	r0, #255	@ 0xff
 8001394:	f7ff ff7a 	bl	800128c <SPI_TxByte>
  for(int i = 0; i < 10; i++)
 8001398:	68bb      	ldr	r3, [r7, #8]
 800139a:	3301      	adds	r3, #1
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	2b09      	cmp	r3, #9
 80013a2:	ddf6      	ble.n	8001392 <SD_PowerOn+0x16>
  }
  /* slave select */
  SELECT();
 80013a4:	f7ff ff5a 	bl	800125c <SELECT>
  /* make idle state */
  args[0] = CMD0;   /* CMD0:GO_IDLE_STATE */
 80013a8:	2340      	movs	r3, #64	@ 0x40
 80013aa:	703b      	strb	r3, [r7, #0]
  args[1] = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	707b      	strb	r3, [r7, #1]
  args[2] = 0;
 80013b0:	2300      	movs	r3, #0
 80013b2:	70bb      	strb	r3, [r7, #2]
  args[3] = 0;
 80013b4:	2300      	movs	r3, #0
 80013b6:	70fb      	strb	r3, [r7, #3]
  args[4] = 0;
 80013b8:	2300      	movs	r3, #0
 80013ba:	713b      	strb	r3, [r7, #4]
  args[5] = 0x95;
 80013bc:	2395      	movs	r3, #149	@ 0x95
 80013be:	717b      	strb	r3, [r7, #5]
  SPI_TxBuffer(args, sizeof(args));
 80013c0:	463b      	mov	r3, r7
 80013c2:	2106      	movs	r1, #6
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff7b 	bl	80012c0 <SPI_TxBuffer>
  /* wait response */
  while ((SPI_RxByte() != 0x01) && cnt)
 80013ca:	e002      	b.n	80013d2 <SD_PowerOn+0x56>
  {
    cnt--;
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	3b01      	subs	r3, #1
 80013d0:	60fb      	str	r3, [r7, #12]
  while ((SPI_RxByte() != 0x01) && cnt)
 80013d2:	f7ff ff8f 	bl	80012f4 <SPI_RxByte>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d002      	beq.n	80013e2 <SD_PowerOn+0x66>
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1f4      	bne.n	80013cc <SD_PowerOn+0x50>
  }
  DESELECT();
 80013e2:	f7ff ff47 	bl	8001274 <DESELECT>
  SPI_TxByte(0XFF);
 80013e6:	20ff      	movs	r0, #255	@ 0xff
 80013e8:	f7ff ff50 	bl	800128c <SPI_TxByte>
  PowerFlag = 1;
 80013ec:	4b03      	ldr	r3, [pc, #12]	@ (80013fc <SD_PowerOn+0x80>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
}
 80013f2:	bf00      	nop
 80013f4:	3710      	adds	r7, #16
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd80      	pop	{r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200004a5 	.word	0x200004a5

08001400 <SD_PowerOff>:

/* power off */
static void SD_PowerOff(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  PowerFlag = 0;
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <SD_PowerOff+0x14>)
 8001406:	2200      	movs	r2, #0
 8001408:	701a      	strb	r2, [r3, #0]
}
 800140a:	bf00      	nop
 800140c:	46bd      	mov	sp, r7
 800140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001412:	4770      	bx	lr
 8001414:	200004a5 	.word	0x200004a5

08001418 <SD_CheckPower>:

/* check power flag */
static uint8_t SD_CheckPower(void)
{
 8001418:	b480      	push	{r7}
 800141a:	af00      	add	r7, sp, #0
  return PowerFlag;
 800141c:	4b03      	ldr	r3, [pc, #12]	@ (800142c <SD_CheckPower+0x14>)
 800141e:	781b      	ldrb	r3, [r3, #0]
}
 8001420:	4618      	mov	r0, r3
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	200004a5 	.word	0x200004a5

08001430 <SD_RxDataBlock>:

/* receive data block */
static bool SD_RxDataBlock(BYTE *buff, UINT len)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
 8001438:	6039      	str	r1, [r7, #0]
  uint8_t token;
  /* timeout 200ms */
  Timer1 = 200;
 800143a:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <SD_RxDataBlock+0x58>)
 800143c:	22c8      	movs	r2, #200	@ 0xc8
 800143e:	801a      	strh	r2, [r3, #0]
  /* loop until receive a response or timeout */
  do {
    token = SPI_RxByte();
 8001440:	f7ff ff58 	bl	80012f4 <SPI_RxByte>
 8001444:	4603      	mov	r3, r0
 8001446:	73fb      	strb	r3, [r7, #15]
  } while((token == 0xFF) && Timer1);
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	2bff      	cmp	r3, #255	@ 0xff
 800144c:	d103      	bne.n	8001456 <SD_RxDataBlock+0x26>
 800144e:	4b0e      	ldr	r3, [pc, #56]	@ (8001488 <SD_RxDataBlock+0x58>)
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1f4      	bne.n	8001440 <SD_RxDataBlock+0x10>
  /* invalid response */
  if(token != 0xFE) return FALSE;
 8001456:	7bfb      	ldrb	r3, [r7, #15]
 8001458:	2bfe      	cmp	r3, #254	@ 0xfe
 800145a:	d001      	beq.n	8001460 <SD_RxDataBlock+0x30>
 800145c:	2300      	movs	r3, #0
 800145e:	e00f      	b.n	8001480 <SD_RxDataBlock+0x50>
  /* receive data */
  do {
    SPI_RxBytePtr(buff++);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	1c5a      	adds	r2, r3, #1
 8001464:	607a      	str	r2, [r7, #4]
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff ff60 	bl	800132c <SPI_RxBytePtr>
  } while(len--);
 800146c:	683b      	ldr	r3, [r7, #0]
 800146e:	1e5a      	subs	r2, r3, #1
 8001470:	603a      	str	r2, [r7, #0]
 8001472:	2b00      	cmp	r3, #0
 8001474:	d1f4      	bne.n	8001460 <SD_RxDataBlock+0x30>
  /* discard CRC */
  SPI_RxByte();
 8001476:	f7ff ff3d 	bl	80012f4 <SPI_RxByte>
  SPI_RxByte();
 800147a:	f7ff ff3b 	bl	80012f4 <SPI_RxByte>
  return TRUE;
 800147e:	2301      	movs	r3, #1
}
 8001480:	4618      	mov	r0, r3
 8001482:	3710      	adds	r7, #16
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	200004a0 	.word	0x200004a0

0800148c <SD_TxDataBlock>:

/* transmit data block */
#if _USE_WRITE == 1
static bool SD_TxDataBlock(const uint8_t *buff, BYTE token)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	6078      	str	r0, [r7, #4]
 8001494:	460b      	mov	r3, r1
 8001496:	70fb      	strb	r3, [r7, #3]
  uint8_t resp;
  uint8_t i = 0;
 8001498:	2300      	movs	r3, #0
 800149a:	73bb      	strb	r3, [r7, #14]
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return FALSE;
 800149c:	f7ff ff54 	bl	8001348 <SD_ReadyWait>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2bff      	cmp	r3, #255	@ 0xff
 80014a4:	d001      	beq.n	80014aa <SD_TxDataBlock+0x1e>
 80014a6:	2300      	movs	r3, #0
 80014a8:	e02f      	b.n	800150a <SD_TxDataBlock+0x7e>
  /* transmit token */
  SPI_TxByte(token);
 80014aa:	78fb      	ldrb	r3, [r7, #3]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff feed 	bl	800128c <SPI_TxByte>
  /* if it's not STOP token, transmit data */
  if (token != 0xFD)
 80014b2:	78fb      	ldrb	r3, [r7, #3]
 80014b4:	2bfd      	cmp	r3, #253	@ 0xfd
 80014b6:	d020      	beq.n	80014fa <SD_TxDataBlock+0x6e>
  {
    SPI_TxBuffer((uint8_t*)buff, 512);
 80014b8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014bc:	6878      	ldr	r0, [r7, #4]
 80014be:	f7ff feff 	bl	80012c0 <SPI_TxBuffer>
    /* discard CRC */
    SPI_RxByte();
 80014c2:	f7ff ff17 	bl	80012f4 <SPI_RxByte>
    SPI_RxByte();
 80014c6:	f7ff ff15 	bl	80012f4 <SPI_RxByte>
    /* receive response */
    while (i <= 64)
 80014ca:	e00b      	b.n	80014e4 <SD_TxDataBlock+0x58>
    {
      resp = SPI_RxByte();
 80014cc:	f7ff ff12 	bl	80012f4 <SPI_RxByte>
 80014d0:	4603      	mov	r3, r0
 80014d2:	73fb      	strb	r3, [r7, #15]
      /* transmit 0x05 accepted */
      if ((resp & 0x1F) == 0x05) break;
 80014d4:	7bfb      	ldrb	r3, [r7, #15]
 80014d6:	f003 031f 	and.w	r3, r3, #31
 80014da:	2b05      	cmp	r3, #5
 80014dc:	d006      	beq.n	80014ec <SD_TxDataBlock+0x60>
      i++;
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	3301      	adds	r3, #1
 80014e2:	73bb      	strb	r3, [r7, #14]
    while (i <= 64)
 80014e4:	7bbb      	ldrb	r3, [r7, #14]
 80014e6:	2b40      	cmp	r3, #64	@ 0x40
 80014e8:	d9f0      	bls.n	80014cc <SD_TxDataBlock+0x40>
 80014ea:	e000      	b.n	80014ee <SD_TxDataBlock+0x62>
      if ((resp & 0x1F) == 0x05) break;
 80014ec:	bf00      	nop
    }
    /* recv buffer clear */
    while (SPI_RxByte() == 0);
 80014ee:	bf00      	nop
 80014f0:	f7ff ff00 	bl	80012f4 <SPI_RxByte>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d0fa      	beq.n	80014f0 <SD_TxDataBlock+0x64>
  }
  /* transmit 0x05 accepted */
  if ((resp & 0x1F) == 0x05) return TRUE;
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	f003 031f 	and.w	r3, r3, #31
 8001500:	2b05      	cmp	r3, #5
 8001502:	d101      	bne.n	8001508 <SD_TxDataBlock+0x7c>
 8001504:	2301      	movs	r3, #1
 8001506:	e000      	b.n	800150a <SD_TxDataBlock+0x7e>

  return FALSE;
 8001508:	2300      	movs	r3, #0
}
 800150a:	4618      	mov	r0, r3
 800150c:	3710      	adds	r7, #16
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <SD_SendCmd>:
#endif /* _USE_WRITE */

/* transmit command */
static BYTE SD_SendCmd(BYTE cmd, uint32_t arg)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b084      	sub	sp, #16
 8001516:	af00      	add	r7, sp, #0
 8001518:	4603      	mov	r3, r0
 800151a:	6039      	str	r1, [r7, #0]
 800151c:	71fb      	strb	r3, [r7, #7]
  uint8_t crc, res;
  /* wait SD ready */
  if (SD_ReadyWait() != 0xFF) return 0xFF;
 800151e:	f7ff ff13 	bl	8001348 <SD_ReadyWait>
 8001522:	4603      	mov	r3, r0
 8001524:	2bff      	cmp	r3, #255	@ 0xff
 8001526:	d001      	beq.n	800152c <SD_SendCmd+0x1a>
 8001528:	23ff      	movs	r3, #255	@ 0xff
 800152a:	e042      	b.n	80015b2 <SD_SendCmd+0xa0>
  /* transmit command */
  SPI_TxByte(cmd);          /* Command */
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	4618      	mov	r0, r3
 8001530:	f7ff feac 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 24));   /* Argument[31..24] */
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	0e1b      	lsrs	r3, r3, #24
 8001538:	b2db      	uxtb	r3, r3
 800153a:	4618      	mov	r0, r3
 800153c:	f7ff fea6 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 16));   /* Argument[23..16] */
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	0c1b      	lsrs	r3, r3, #16
 8001544:	b2db      	uxtb	r3, r3
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff fea0 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)(arg >> 8));  /* Argument[15..8] */
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	0a1b      	lsrs	r3, r3, #8
 8001550:	b2db      	uxtb	r3, r3
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff fe9a 	bl	800128c <SPI_TxByte>
  SPI_TxByte((uint8_t)arg);       /* Argument[7..0] */
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	b2db      	uxtb	r3, r3
 800155c:	4618      	mov	r0, r3
 800155e:	f7ff fe95 	bl	800128c <SPI_TxByte>
  /* prepare CRC */
  if(cmd == CMD0) crc = 0x95; /* CRC for CMD0(0) */
 8001562:	79fb      	ldrb	r3, [r7, #7]
 8001564:	2b40      	cmp	r3, #64	@ 0x40
 8001566:	d102      	bne.n	800156e <SD_SendCmd+0x5c>
 8001568:	2395      	movs	r3, #149	@ 0x95
 800156a:	73fb      	strb	r3, [r7, #15]
 800156c:	e007      	b.n	800157e <SD_SendCmd+0x6c>
  else if(cmd == CMD8) crc = 0x87;  /* CRC for CMD8(0x1AA) */
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	2b48      	cmp	r3, #72	@ 0x48
 8001572:	d102      	bne.n	800157a <SD_SendCmd+0x68>
 8001574:	2387      	movs	r3, #135	@ 0x87
 8001576:	73fb      	strb	r3, [r7, #15]
 8001578:	e001      	b.n	800157e <SD_SendCmd+0x6c>
  else crc = 1;
 800157a:	2301      	movs	r3, #1
 800157c:	73fb      	strb	r3, [r7, #15]
  /* transmit CRC */
  SPI_TxByte(crc);
 800157e:	7bfb      	ldrb	r3, [r7, #15]
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fe83 	bl	800128c <SPI_TxByte>
  /* Skip a stuff byte when STOP_TRANSMISSION */
  if (cmd == CMD12) SPI_RxByte();
 8001586:	79fb      	ldrb	r3, [r7, #7]
 8001588:	2b4c      	cmp	r3, #76	@ 0x4c
 800158a:	d101      	bne.n	8001590 <SD_SendCmd+0x7e>
 800158c:	f7ff feb2 	bl	80012f4 <SPI_RxByte>
  /* receive response */
  uint8_t n = 10;
 8001590:	230a      	movs	r3, #10
 8001592:	73bb      	strb	r3, [r7, #14]
  do {
    res = SPI_RxByte();
 8001594:	f7ff feae 	bl	80012f4 <SPI_RxByte>
 8001598:	4603      	mov	r3, r0
 800159a:	737b      	strb	r3, [r7, #13]
  } while ((res & 0x80) && --n);
 800159c:	f997 300d 	ldrsb.w	r3, [r7, #13]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	da05      	bge.n	80015b0 <SD_SendCmd+0x9e>
 80015a4:	7bbb      	ldrb	r3, [r7, #14]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	73bb      	strb	r3, [r7, #14]
 80015aa:	7bbb      	ldrb	r3, [r7, #14]
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d1f1      	bne.n	8001594 <SD_SendCmd+0x82>

  return res;
 80015b0:	7b7b      	ldrb	r3, [r7, #13]
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
	...

080015bc <SD_disk_initialize>:

//-----[ user_diskio.c Functions ]-----

/* initialize SD */
DSTATUS SD_disk_initialize(BYTE drv)
{
 80015bc:	b590      	push	{r4, r7, lr}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  uint8_t n, type, ocr[4];
  /* single drive, drv should be 0 */
  if(drv) return STA_NOINIT;
 80015c6:	79fb      	ldrb	r3, [r7, #7]
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d001      	beq.n	80015d0 <SD_disk_initialize+0x14>
 80015cc:	2301      	movs	r3, #1
 80015ce:	e0d1      	b.n	8001774 <SD_disk_initialize+0x1b8>
  /* no disk */
  if(Stat & STA_NODISK) return Stat;
 80015d0:	4b6a      	ldr	r3, [pc, #424]	@ (800177c <SD_disk_initialize+0x1c0>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	f003 0302 	and.w	r3, r3, #2
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d003      	beq.n	80015e6 <SD_disk_initialize+0x2a>
 80015de:	4b67      	ldr	r3, [pc, #412]	@ (800177c <SD_disk_initialize+0x1c0>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	e0c6      	b.n	8001774 <SD_disk_initialize+0x1b8>
  /* power on */
  SD_PowerOn();
 80015e6:	f7ff fec9 	bl	800137c <SD_PowerOn>
  /* slave select */
  SELECT();
 80015ea:	f7ff fe37 	bl	800125c <SELECT>
  /* check disk type */
  type = 0;
 80015ee:	2300      	movs	r3, #0
 80015f0:	73bb      	strb	r3, [r7, #14]
  /* send GO_IDLE_STATE command */
  if (SD_SendCmd(CMD0, 0) == 1)
 80015f2:	2100      	movs	r1, #0
 80015f4:	2040      	movs	r0, #64	@ 0x40
 80015f6:	f7ff ff8c 	bl	8001512 <SD_SendCmd>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b01      	cmp	r3, #1
 80015fe:	f040 80a1 	bne.w	8001744 <SD_disk_initialize+0x188>
  {
    /* timeout 1 sec */
    Timer1 = 1000;
 8001602:	4b5f      	ldr	r3, [pc, #380]	@ (8001780 <SD_disk_initialize+0x1c4>)
 8001604:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001608:	801a      	strh	r2, [r3, #0]
    /* SDC V2+ accept CMD8 command, http://elm-chan.org/docs/mmc/mmc_e.html */
    if (SD_SendCmd(CMD8, 0x1AA) == 1)
 800160a:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800160e:	2048      	movs	r0, #72	@ 0x48
 8001610:	f7ff ff7f 	bl	8001512 <SD_SendCmd>
 8001614:	4603      	mov	r3, r0
 8001616:	2b01      	cmp	r3, #1
 8001618:	d155      	bne.n	80016c6 <SD_disk_initialize+0x10a>
    {
      /* operation condition register */
      for (n = 0; n < 4; n++)
 800161a:	2300      	movs	r3, #0
 800161c:	73fb      	strb	r3, [r7, #15]
 800161e:	e00c      	b.n	800163a <SD_disk_initialize+0x7e>
      {
        ocr[n] = SPI_RxByte();
 8001620:	7bfc      	ldrb	r4, [r7, #15]
 8001622:	f7ff fe67 	bl	80012f4 <SPI_RxByte>
 8001626:	4603      	mov	r3, r0
 8001628:	461a      	mov	r2, r3
 800162a:	f104 0310 	add.w	r3, r4, #16
 800162e:	443b      	add	r3, r7
 8001630:	f803 2c08 	strb.w	r2, [r3, #-8]
      for (n = 0; n < 4; n++)
 8001634:	7bfb      	ldrb	r3, [r7, #15]
 8001636:	3301      	adds	r3, #1
 8001638:	73fb      	strb	r3, [r7, #15]
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	2b03      	cmp	r3, #3
 800163e:	d9ef      	bls.n	8001620 <SD_disk_initialize+0x64>
      }
      /* voltage range 2.7-3.6V */
      if (ocr[2] == 0x01 && ocr[3] == 0xAA)
 8001640:	7abb      	ldrb	r3, [r7, #10]
 8001642:	2b01      	cmp	r3, #1
 8001644:	d17e      	bne.n	8001744 <SD_disk_initialize+0x188>
 8001646:	7afb      	ldrb	r3, [r7, #11]
 8001648:	2baa      	cmp	r3, #170	@ 0xaa
 800164a:	d17b      	bne.n	8001744 <SD_disk_initialize+0x188>
      {
        /* ACMD41 with HCS bit */
        do {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 800164c:	2100      	movs	r1, #0
 800164e:	2077      	movs	r0, #119	@ 0x77
 8001650:	f7ff ff5f 	bl	8001512 <SD_SendCmd>
 8001654:	4603      	mov	r3, r0
 8001656:	2b01      	cmp	r3, #1
 8001658:	d807      	bhi.n	800166a <SD_disk_initialize+0xae>
 800165a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800165e:	2069      	movs	r0, #105	@ 0x69
 8001660:	f7ff ff57 	bl	8001512 <SD_SendCmd>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d004      	beq.n	8001674 <SD_disk_initialize+0xb8>
        } while (Timer1);
 800166a:	4b45      	ldr	r3, [pc, #276]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800166c:	881b      	ldrh	r3, [r3, #0]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d1ec      	bne.n	800164c <SD_disk_initialize+0x90>
 8001672:	e000      	b.n	8001676 <SD_disk_initialize+0xba>
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 1UL << 30) == 0) break;
 8001674:	bf00      	nop

        /* READ_OCR */
        if (Timer1 && SD_SendCmd(CMD58, 0) == 0)
 8001676:	4b42      	ldr	r3, [pc, #264]	@ (8001780 <SD_disk_initialize+0x1c4>)
 8001678:	881b      	ldrh	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d062      	beq.n	8001744 <SD_disk_initialize+0x188>
 800167e:	2100      	movs	r1, #0
 8001680:	207a      	movs	r0, #122	@ 0x7a
 8001682:	f7ff ff46 	bl	8001512 <SD_SendCmd>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d15b      	bne.n	8001744 <SD_disk_initialize+0x188>
        {
          /* Check CCS bit */
          for (n = 0; n < 4; n++)
 800168c:	2300      	movs	r3, #0
 800168e:	73fb      	strb	r3, [r7, #15]
 8001690:	e00c      	b.n	80016ac <SD_disk_initialize+0xf0>
          {
            ocr[n] = SPI_RxByte();
 8001692:	7bfc      	ldrb	r4, [r7, #15]
 8001694:	f7ff fe2e 	bl	80012f4 <SPI_RxByte>
 8001698:	4603      	mov	r3, r0
 800169a:	461a      	mov	r2, r3
 800169c:	f104 0310 	add.w	r3, r4, #16
 80016a0:	443b      	add	r3, r7
 80016a2:	f803 2c08 	strb.w	r2, [r3, #-8]
          for (n = 0; n < 4; n++)
 80016a6:	7bfb      	ldrb	r3, [r7, #15]
 80016a8:	3301      	adds	r3, #1
 80016aa:	73fb      	strb	r3, [r7, #15]
 80016ac:	7bfb      	ldrb	r3, [r7, #15]
 80016ae:	2b03      	cmp	r3, #3
 80016b0:	d9ef      	bls.n	8001692 <SD_disk_initialize+0xd6>
          }

          /* SDv2 (HC or SC) */
          type = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;
 80016b2:	7a3b      	ldrb	r3, [r7, #8]
 80016b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d001      	beq.n	80016c0 <SD_disk_initialize+0x104>
 80016bc:	230c      	movs	r3, #12
 80016be:	e000      	b.n	80016c2 <SD_disk_initialize+0x106>
 80016c0:	2304      	movs	r3, #4
 80016c2:	73bb      	strb	r3, [r7, #14]
 80016c4:	e03e      	b.n	8001744 <SD_disk_initialize+0x188>
      }
    }
    else
    {
      /* SDC V1 or MMC */
      type = (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) <= 1) ? CT_SD1 : CT_MMC;
 80016c6:	2100      	movs	r1, #0
 80016c8:	2077      	movs	r0, #119	@ 0x77
 80016ca:	f7ff ff22 	bl	8001512 <SD_SendCmd>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d808      	bhi.n	80016e6 <SD_disk_initialize+0x12a>
 80016d4:	2100      	movs	r1, #0
 80016d6:	2069      	movs	r0, #105	@ 0x69
 80016d8:	f7ff ff1b 	bl	8001512 <SD_SendCmd>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d801      	bhi.n	80016e6 <SD_disk_initialize+0x12a>
 80016e2:	2302      	movs	r3, #2
 80016e4:	e000      	b.n	80016e8 <SD_disk_initialize+0x12c>
 80016e6:	2301      	movs	r3, #1
 80016e8:	73bb      	strb	r3, [r7, #14]
      do
      {
        if (type == CT_SD1)
 80016ea:	7bbb      	ldrb	r3, [r7, #14]
 80016ec:	2b02      	cmp	r3, #2
 80016ee:	d10e      	bne.n	800170e <SD_disk_initialize+0x152>
        {
          if (SD_SendCmd(CMD55, 0) <= 1 && SD_SendCmd(CMD41, 0) == 0) break; /* ACMD41 */
 80016f0:	2100      	movs	r1, #0
 80016f2:	2077      	movs	r0, #119	@ 0x77
 80016f4:	f7ff ff0d 	bl	8001512 <SD_SendCmd>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d80e      	bhi.n	800171c <SD_disk_initialize+0x160>
 80016fe:	2100      	movs	r1, #0
 8001700:	2069      	movs	r0, #105	@ 0x69
 8001702:	f7ff ff06 	bl	8001512 <SD_SendCmd>
 8001706:	4603      	mov	r3, r0
 8001708:	2b00      	cmp	r3, #0
 800170a:	d107      	bne.n	800171c <SD_disk_initialize+0x160>
 800170c:	e00c      	b.n	8001728 <SD_disk_initialize+0x16c>
        }
        else
        {
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 800170e:	2100      	movs	r1, #0
 8001710:	2041      	movs	r0, #65	@ 0x41
 8001712:	f7ff fefe 	bl	8001512 <SD_SendCmd>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d004      	beq.n	8001726 <SD_disk_initialize+0x16a>
        }
      } while (Timer1);
 800171c:	4b18      	ldr	r3, [pc, #96]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800171e:	881b      	ldrh	r3, [r3, #0]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d1e2      	bne.n	80016ea <SD_disk_initialize+0x12e>
 8001724:	e000      	b.n	8001728 <SD_disk_initialize+0x16c>
          if (SD_SendCmd(CMD1, 0) == 0) break; /* CMD1 */
 8001726:	bf00      	nop
      /* SET_BLOCKLEN */
      if (!Timer1 || SD_SendCmd(CMD16, 512) != 0) type = 0;
 8001728:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <SD_disk_initialize+0x1c4>)
 800172a:	881b      	ldrh	r3, [r3, #0]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d007      	beq.n	8001740 <SD_disk_initialize+0x184>
 8001730:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001734:	2050      	movs	r0, #80	@ 0x50
 8001736:	f7ff feec 	bl	8001512 <SD_SendCmd>
 800173a:	4603      	mov	r3, r0
 800173c:	2b00      	cmp	r3, #0
 800173e:	d001      	beq.n	8001744 <SD_disk_initialize+0x188>
 8001740:	2300      	movs	r3, #0
 8001742:	73bb      	strb	r3, [r7, #14]
    }
  }
  CardType = type;
 8001744:	4a0f      	ldr	r2, [pc, #60]	@ (8001784 <SD_disk_initialize+0x1c8>)
 8001746:	7bbb      	ldrb	r3, [r7, #14]
 8001748:	7013      	strb	r3, [r2, #0]
  /* Idle */
  DESELECT();
 800174a:	f7ff fd93 	bl	8001274 <DESELECT>
  SPI_RxByte();
 800174e:	f7ff fdd1 	bl	80012f4 <SPI_RxByte>
  /* Clear STA_NOINIT */
  if (type)
 8001752:	7bbb      	ldrb	r3, [r7, #14]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d008      	beq.n	800176a <SD_disk_initialize+0x1ae>
  {
    Stat &= ~STA_NOINIT;
 8001758:	4b08      	ldr	r3, [pc, #32]	@ (800177c <SD_disk_initialize+0x1c0>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	f023 0301 	bic.w	r3, r3, #1
 8001762:	b2da      	uxtb	r2, r3
 8001764:	4b05      	ldr	r3, [pc, #20]	@ (800177c <SD_disk_initialize+0x1c0>)
 8001766:	701a      	strb	r2, [r3, #0]
 8001768:	e001      	b.n	800176e <SD_disk_initialize+0x1b2>
  }
  else
  {
    /* Initialization failed */
    SD_PowerOff();
 800176a:	f7ff fe49 	bl	8001400 <SD_PowerOff>
  }
  return Stat;
 800176e:	4b03      	ldr	r3, [pc, #12]	@ (800177c <SD_disk_initialize+0x1c0>)
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b2db      	uxtb	r3, r3
}
 8001774:	4618      	mov	r0, r3
 8001776:	3714      	adds	r7, #20
 8001778:	46bd      	mov	sp, r7
 800177a:	bd90      	pop	{r4, r7, pc}
 800177c:	20000000 	.word	0x20000000
 8001780:	200004a0 	.word	0x200004a0
 8001784:	200004a4 	.word	0x200004a4

08001788 <SD_disk_status>:

/* return disk status */
DSTATUS SD_disk_status(BYTE drv)
{
 8001788:	b480      	push	{r7}
 800178a:	b083      	sub	sp, #12
 800178c:	af00      	add	r7, sp, #0
 800178e:	4603      	mov	r3, r0
 8001790:	71fb      	strb	r3, [r7, #7]
  if (drv) return STA_NOINIT;
 8001792:	79fb      	ldrb	r3, [r7, #7]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d001      	beq.n	800179c <SD_disk_status+0x14>
 8001798:	2301      	movs	r3, #1
 800179a:	e002      	b.n	80017a2 <SD_disk_status+0x1a>
  return Stat;
 800179c:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <SD_disk_status+0x28>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	b2db      	uxtb	r3, r3
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	370c      	adds	r7, #12
 80017a6:	46bd      	mov	sp, r7
 80017a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ac:	4770      	bx	lr
 80017ae:	bf00      	nop
 80017b0:	20000000 	.word	0x20000000

080017b4 <SD_disk_read>:

/* read sector */
DRESULT SD_disk_read(BYTE pdrv, BYTE* buff, DWORD sector, UINT count)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	607a      	str	r2, [r7, #4]
 80017be:	603b      	str	r3, [r7, #0]
 80017c0:	4603      	mov	r3, r0
 80017c2:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 80017c4:	7bfb      	ldrb	r3, [r7, #15]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d102      	bne.n	80017d0 <SD_disk_read+0x1c>
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d101      	bne.n	80017d4 <SD_disk_read+0x20>
 80017d0:	2304      	movs	r3, #4
 80017d2:	e051      	b.n	8001878 <SD_disk_read+0xc4>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80017d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001880 <SD_disk_read+0xcc>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	f003 0301 	and.w	r3, r3, #1
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <SD_disk_read+0x32>
 80017e2:	2303      	movs	r3, #3
 80017e4:	e048      	b.n	8001878 <SD_disk_read+0xc4>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 80017e6:	4b27      	ldr	r3, [pc, #156]	@ (8001884 <SD_disk_read+0xd0>)
 80017e8:	781b      	ldrb	r3, [r3, #0]
 80017ea:	f003 0304 	and.w	r3, r3, #4
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d102      	bne.n	80017f8 <SD_disk_read+0x44>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	025b      	lsls	r3, r3, #9
 80017f6:	607b      	str	r3, [r7, #4]

  SELECT();
 80017f8:	f7ff fd30 	bl	800125c <SELECT>

  if (count == 1)
 80017fc:	683b      	ldr	r3, [r7, #0]
 80017fe:	2b01      	cmp	r3, #1
 8001800:	d111      	bne.n	8001826 <SD_disk_read+0x72>
  {
    /* READ_SINGLE_BLOCK */
    if ((SD_SendCmd(CMD17, sector) == 0) && SD_RxDataBlock(buff, 512)) count = 0;
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	2051      	movs	r0, #81	@ 0x51
 8001806:	f7ff fe84 	bl	8001512 <SD_SendCmd>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d129      	bne.n	8001864 <SD_disk_read+0xb0>
 8001810:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001814:	68b8      	ldr	r0, [r7, #8]
 8001816:	f7ff fe0b 	bl	8001430 <SD_RxDataBlock>
 800181a:	4603      	mov	r3, r0
 800181c:	2b00      	cmp	r3, #0
 800181e:	d021      	beq.n	8001864 <SD_disk_read+0xb0>
 8001820:	2300      	movs	r3, #0
 8001822:	603b      	str	r3, [r7, #0]
 8001824:	e01e      	b.n	8001864 <SD_disk_read+0xb0>
  }
  else
  {
    /* READ_MULTIPLE_BLOCK */
    if (SD_SendCmd(CMD18, sector) == 0)
 8001826:	6879      	ldr	r1, [r7, #4]
 8001828:	2052      	movs	r0, #82	@ 0x52
 800182a:	f7ff fe72 	bl	8001512 <SD_SendCmd>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d117      	bne.n	8001864 <SD_disk_read+0xb0>
    {
      do {
        if (!SD_RxDataBlock(buff, 512)) break;
 8001834:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001838:	68b8      	ldr	r0, [r7, #8]
 800183a:	f7ff fdf9 	bl	8001430 <SD_RxDataBlock>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d00a      	beq.n	800185a <SD_disk_read+0xa6>
        buff += 512;
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800184a:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	3b01      	subs	r3, #1
 8001850:	603b      	str	r3, [r7, #0]
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d1ed      	bne.n	8001834 <SD_disk_read+0x80>
 8001858:	e000      	b.n	800185c <SD_disk_read+0xa8>
        if (!SD_RxDataBlock(buff, 512)) break;
 800185a:	bf00      	nop

      /* STOP_TRANSMISSION */
      SD_SendCmd(CMD12, 0);
 800185c:	2100      	movs	r1, #0
 800185e:	204c      	movs	r0, #76	@ 0x4c
 8001860:	f7ff fe57 	bl	8001512 <SD_SendCmd>
    }
  }

  /* Idle */
  DESELECT();
 8001864:	f7ff fd06 	bl	8001274 <DESELECT>
  SPI_RxByte();
 8001868:	f7ff fd44 	bl	80012f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	2b00      	cmp	r3, #0
 8001870:	bf14      	ite	ne
 8001872:	2301      	movne	r3, #1
 8001874:	2300      	moveq	r3, #0
 8001876:	b2db      	uxtb	r3, r3
}
 8001878:	4618      	mov	r0, r3
 800187a:	3710      	adds	r7, #16
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	20000000 	.word	0x20000000
 8001884:	200004a4 	.word	0x200004a4

08001888 <SD_disk_write>:

/* write sector */
#if _USE_WRITE == 1
DRESULT SD_disk_write(BYTE pdrv, const BYTE* buff, DWORD sector, UINT count)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b084      	sub	sp, #16
 800188c:	af00      	add	r7, sp, #0
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	607a      	str	r2, [r7, #4]
 8001892:	603b      	str	r3, [r7, #0]
 8001894:	4603      	mov	r3, r0
 8001896:	73fb      	strb	r3, [r7, #15]
  /* pdrv should be 0 */
  if (pdrv || !count) return RES_PARERR;
 8001898:	7bfb      	ldrb	r3, [r7, #15]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d102      	bne.n	80018a4 <SD_disk_write+0x1c>
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d101      	bne.n	80018a8 <SD_disk_write+0x20>
 80018a4:	2304      	movs	r3, #4
 80018a6:	e06b      	b.n	8001980 <SD_disk_write+0xf8>

  /* no disk */
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 80018a8:	4b37      	ldr	r3, [pc, #220]	@ (8001988 <SD_disk_write+0x100>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <SD_disk_write+0x32>
 80018b6:	2303      	movs	r3, #3
 80018b8:	e062      	b.n	8001980 <SD_disk_write+0xf8>

  /* write protection */
  if (Stat & STA_PROTECT) return RES_WRPRT;
 80018ba:	4b33      	ldr	r3, [pc, #204]	@ (8001988 <SD_disk_write+0x100>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	b2db      	uxtb	r3, r3
 80018c0:	f003 0304 	and.w	r3, r3, #4
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d001      	beq.n	80018cc <SD_disk_write+0x44>
 80018c8:	2302      	movs	r3, #2
 80018ca:	e059      	b.n	8001980 <SD_disk_write+0xf8>

  /* convert to byte address */
  if (!(CardType & CT_SD2)) sector *= 512;
 80018cc:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <SD_disk_write+0x104>)
 80018ce:	781b      	ldrb	r3, [r3, #0]
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d102      	bne.n	80018de <SD_disk_write+0x56>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	025b      	lsls	r3, r3, #9
 80018dc:	607b      	str	r3, [r7, #4]

  SELECT();
 80018de:	f7ff fcbd 	bl	800125c <SELECT>

  if (count == 1)
 80018e2:	683b      	ldr	r3, [r7, #0]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d110      	bne.n	800190a <SD_disk_write+0x82>
  {
    /* WRITE_BLOCK */
    if ((SD_SendCmd(CMD24, sector) == 0) && SD_TxDataBlock(buff, 0xFE))
 80018e8:	6879      	ldr	r1, [r7, #4]
 80018ea:	2058      	movs	r0, #88	@ 0x58
 80018ec:	f7ff fe11 	bl	8001512 <SD_SendCmd>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d13a      	bne.n	800196c <SD_disk_write+0xe4>
 80018f6:	21fe      	movs	r1, #254	@ 0xfe
 80018f8:	68b8      	ldr	r0, [r7, #8]
 80018fa:	f7ff fdc7 	bl	800148c <SD_TxDataBlock>
 80018fe:	4603      	mov	r3, r0
 8001900:	2b00      	cmp	r3, #0
 8001902:	d033      	beq.n	800196c <SD_disk_write+0xe4>
      count = 0;
 8001904:	2300      	movs	r3, #0
 8001906:	603b      	str	r3, [r7, #0]
 8001908:	e030      	b.n	800196c <SD_disk_write+0xe4>
  }
  else
  {
    /* WRITE_MULTIPLE_BLOCK */
    if (CardType & CT_SD1)
 800190a:	4b20      	ldr	r3, [pc, #128]	@ (800198c <SD_disk_write+0x104>)
 800190c:	781b      	ldrb	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d007      	beq.n	8001926 <SD_disk_write+0x9e>
    {
      SD_SendCmd(CMD55, 0);
 8001916:	2100      	movs	r1, #0
 8001918:	2077      	movs	r0, #119	@ 0x77
 800191a:	f7ff fdfa 	bl	8001512 <SD_SendCmd>
      SD_SendCmd(CMD23, count); /* ACMD23 */
 800191e:	6839      	ldr	r1, [r7, #0]
 8001920:	2057      	movs	r0, #87	@ 0x57
 8001922:	f7ff fdf6 	bl	8001512 <SD_SendCmd>
    }

    if (SD_SendCmd(CMD25, sector) == 0)
 8001926:	6879      	ldr	r1, [r7, #4]
 8001928:	2059      	movs	r0, #89	@ 0x59
 800192a:	f7ff fdf2 	bl	8001512 <SD_SendCmd>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d11b      	bne.n	800196c <SD_disk_write+0xe4>
    {
      do {
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001934:	21fc      	movs	r1, #252	@ 0xfc
 8001936:	68b8      	ldr	r0, [r7, #8]
 8001938:	f7ff fda8 	bl	800148c <SD_TxDataBlock>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d00a      	beq.n	8001958 <SD_disk_write+0xd0>
        buff += 512;
 8001942:	68bb      	ldr	r3, [r7, #8]
 8001944:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001948:	60bb      	str	r3, [r7, #8]
      } while (--count);
 800194a:	683b      	ldr	r3, [r7, #0]
 800194c:	3b01      	subs	r3, #1
 800194e:	603b      	str	r3, [r7, #0]
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d1ee      	bne.n	8001934 <SD_disk_write+0xac>
 8001956:	e000      	b.n	800195a <SD_disk_write+0xd2>
        if(!SD_TxDataBlock(buff, 0xFC)) break;
 8001958:	bf00      	nop

      /* STOP_TRAN token */
      if(!SD_TxDataBlock(0, 0xFD))
 800195a:	21fd      	movs	r1, #253	@ 0xfd
 800195c:	2000      	movs	r0, #0
 800195e:	f7ff fd95 	bl	800148c <SD_TxDataBlock>
 8001962:	4603      	mov	r3, r0
 8001964:	2b00      	cmp	r3, #0
 8001966:	d101      	bne.n	800196c <SD_disk_write+0xe4>
      {
        count = 1;
 8001968:	2301      	movs	r3, #1
 800196a:	603b      	str	r3, [r7, #0]
      }
    }
  }

  /* Idle */
  DESELECT();
 800196c:	f7ff fc82 	bl	8001274 <DESELECT>
  SPI_RxByte();
 8001970:	f7ff fcc0 	bl	80012f4 <SPI_RxByte>

  return count ? RES_ERROR : RES_OK;
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	2b00      	cmp	r3, #0
 8001978:	bf14      	ite	ne
 800197a:	2301      	movne	r3, #1
 800197c:	2300      	moveq	r3, #0
 800197e:	b2db      	uxtb	r3, r3
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000
 800198c:	200004a4 	.word	0x200004a4

08001990 <SD_disk_ioctl>:
#endif /* _USE_WRITE */

/* ioctl */
DRESULT SD_disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
 8001990:	b590      	push	{r4, r7, lr}
 8001992:	b08b      	sub	sp, #44	@ 0x2c
 8001994:	af00      	add	r7, sp, #0
 8001996:	4603      	mov	r3, r0
 8001998:	603a      	str	r2, [r7, #0]
 800199a:	71fb      	strb	r3, [r7, #7]
 800199c:	460b      	mov	r3, r1
 800199e:	71bb      	strb	r3, [r7, #6]
  DRESULT res;
  uint8_t n, csd[16], *ptr = buff;
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	623b      	str	r3, [r7, #32]
  WORD csize;

  /* pdrv should be 0 */
  if (drv) return RES_PARERR;
 80019a4:	79fb      	ldrb	r3, [r7, #7]
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d001      	beq.n	80019ae <SD_disk_ioctl+0x1e>
 80019aa:	2304      	movs	r3, #4
 80019ac:	e113      	b.n	8001bd6 <SD_disk_ioctl+0x246>
  res = RES_ERROR;
 80019ae:	2301      	movs	r3, #1
 80019b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (ctrl == CTRL_POWER)
 80019b4:	79bb      	ldrb	r3, [r7, #6]
 80019b6:	2b05      	cmp	r3, #5
 80019b8:	d124      	bne.n	8001a04 <SD_disk_ioctl+0x74>
  {
    switch (*ptr)
 80019ba:	6a3b      	ldr	r3, [r7, #32]
 80019bc:	781b      	ldrb	r3, [r3, #0]
 80019be:	2b02      	cmp	r3, #2
 80019c0:	d012      	beq.n	80019e8 <SD_disk_ioctl+0x58>
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	dc1a      	bgt.n	80019fc <SD_disk_ioctl+0x6c>
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d002      	beq.n	80019d0 <SD_disk_ioctl+0x40>
 80019ca:	2b01      	cmp	r3, #1
 80019cc:	d006      	beq.n	80019dc <SD_disk_ioctl+0x4c>
 80019ce:	e015      	b.n	80019fc <SD_disk_ioctl+0x6c>
    {
    case 0:
      SD_PowerOff();    /* Power Off */
 80019d0:	f7ff fd16 	bl	8001400 <SD_PowerOff>
      res = RES_OK;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019da:	e0fa      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    case 1:
      SD_PowerOn();   /* Power On */
 80019dc:	f7ff fcce 	bl	800137c <SD_PowerOn>
      res = RES_OK;
 80019e0:	2300      	movs	r3, #0
 80019e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019e6:	e0f4      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    case 2:
      *(ptr + 1) = SD_CheckPower();
 80019e8:	6a3b      	ldr	r3, [r7, #32]
 80019ea:	1c5c      	adds	r4, r3, #1
 80019ec:	f7ff fd14 	bl	8001418 <SD_CheckPower>
 80019f0:	4603      	mov	r3, r0
 80019f2:	7023      	strb	r3, [r4, #0]
      res = RES_OK;   /* Power Check */
 80019f4:	2300      	movs	r3, #0
 80019f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80019fa:	e0ea      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    default:
      res = RES_PARERR;
 80019fc:	2304      	movs	r3, #4
 80019fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a02:	e0e6      	b.n	8001bd2 <SD_disk_ioctl+0x242>
    }
  }
  else
  {
    /* no disk */
    if (Stat & STA_NOINIT){
 8001a04:	4b76      	ldr	r3, [pc, #472]	@ (8001be0 <SD_disk_ioctl+0x250>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <SD_disk_ioctl+0x86>
    	return RES_NOTRDY;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e0df      	b.n	8001bd6 <SD_disk_ioctl+0x246>
    }
    SELECT();
 8001a16:	f7ff fc21 	bl	800125c <SELECT>
    switch (ctrl)
 8001a1a:	79bb      	ldrb	r3, [r7, #6]
 8001a1c:	2b0d      	cmp	r3, #13
 8001a1e:	f200 80c9 	bhi.w	8001bb4 <SD_disk_ioctl+0x224>
 8001a22:	a201      	add	r2, pc, #4	@ (adr r2, 8001a28 <SD_disk_ioctl+0x98>)
 8001a24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a28:	08001b1f 	.word	0x08001b1f
 8001a2c:	08001a61 	.word	0x08001a61
 8001a30:	08001b0f 	.word	0x08001b0f
 8001a34:	08001bb5 	.word	0x08001bb5
 8001a38:	08001bb5 	.word	0x08001bb5
 8001a3c:	08001bb5 	.word	0x08001bb5
 8001a40:	08001bb5 	.word	0x08001bb5
 8001a44:	08001bb5 	.word	0x08001bb5
 8001a48:	08001bb5 	.word	0x08001bb5
 8001a4c:	08001bb5 	.word	0x08001bb5
 8001a50:	08001bb5 	.word	0x08001bb5
 8001a54:	08001b31 	.word	0x08001b31
 8001a58:	08001b55 	.word	0x08001b55
 8001a5c:	08001b79 	.word	0x08001b79
    {
    case GET_SECTOR_COUNT:
      /* SEND_CSD */
      if ((SD_SendCmd(CMD9, 0) == 0) && SD_RxDataBlock(csd, 16))
 8001a60:	2100      	movs	r1, #0
 8001a62:	2049      	movs	r0, #73	@ 0x49
 8001a64:	f7ff fd55 	bl	8001512 <SD_SendCmd>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	f040 80a6 	bne.w	8001bbc <SD_disk_ioctl+0x22c>
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	2110      	movs	r1, #16
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff fcda 	bl	8001430 <SD_RxDataBlock>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	f000 809c 	beq.w	8001bbc <SD_disk_ioctl+0x22c>
      {
        if ((csd[0] >> 6) == 1)
 8001a84:	7b3b      	ldrb	r3, [r7, #12]
 8001a86:	099b      	lsrs	r3, r3, #6
 8001a88:	b2db      	uxtb	r3, r3
 8001a8a:	2b01      	cmp	r3, #1
 8001a8c:	d10d      	bne.n	8001aaa <SD_disk_ioctl+0x11a>
        {
          /* SDC V2 */
          csize = csd[9] + ((WORD) csd[8] << 8) + 1;
 8001a8e:	7d7b      	ldrb	r3, [r7, #21]
 8001a90:	461a      	mov	r2, r3
 8001a92:	7d3b      	ldrb	r3, [r7, #20]
 8001a94:	021b      	lsls	r3, r3, #8
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	4413      	add	r3, r2
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << 10;
 8001aa0:	8bfb      	ldrh	r3, [r7, #30]
 8001aa2:	029a      	lsls	r2, r3, #10
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	e02d      	b.n	8001b06 <SD_disk_ioctl+0x176>
        }
        else
        {
          /* MMC or SDC V1 */
          n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8001aaa:	7c7b      	ldrb	r3, [r7, #17]
 8001aac:	f003 030f 	and.w	r3, r3, #15
 8001ab0:	b2da      	uxtb	r2, r3
 8001ab2:	7dbb      	ldrb	r3, [r7, #22]
 8001ab4:	09db      	lsrs	r3, r3, #7
 8001ab6:	b2db      	uxtb	r3, r3
 8001ab8:	4413      	add	r3, r2
 8001aba:	b2da      	uxtb	r2, r3
 8001abc:	7d7b      	ldrb	r3, [r7, #21]
 8001abe:	005b      	lsls	r3, r3, #1
 8001ac0:	b2db      	uxtb	r3, r3
 8001ac2:	f003 0306 	and.w	r3, r3, #6
 8001ac6:	b2db      	uxtb	r3, r3
 8001ac8:	4413      	add	r3, r2
 8001aca:	b2db      	uxtb	r3, r3
 8001acc:	3302      	adds	r3, #2
 8001ace:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
          csize = (csd[8] >> 6) + ((WORD) csd[7] << 2) + ((WORD) (csd[6] & 3) << 10) + 1;
 8001ad2:	7d3b      	ldrb	r3, [r7, #20]
 8001ad4:	099b      	lsrs	r3, r3, #6
 8001ad6:	b2db      	uxtb	r3, r3
 8001ad8:	461a      	mov	r2, r3
 8001ada:	7cfb      	ldrb	r3, [r7, #19]
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	b29b      	uxth	r3, r3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	7cbb      	ldrb	r3, [r7, #18]
 8001ae6:	029b      	lsls	r3, r3, #10
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001aee:	b29b      	uxth	r3, r3
 8001af0:	4413      	add	r3, r2
 8001af2:	b29b      	uxth	r3, r3
 8001af4:	3301      	adds	r3, #1
 8001af6:	83fb      	strh	r3, [r7, #30]
          *(DWORD*) buff = (DWORD) csize << (n - 9);
 8001af8:	8bfa      	ldrh	r2, [r7, #30]
 8001afa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001afe:	3b09      	subs	r3, #9
 8001b00:	409a      	lsls	r2, r3
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	601a      	str	r2, [r3, #0]
        }
        res = RES_OK;
 8001b06:	2300      	movs	r3, #0
 8001b08:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
      break;
 8001b0c:	e056      	b.n	8001bbc <SD_disk_ioctl+0x22c>
    case GET_SECTOR_SIZE:
      *(WORD*) buff = 512;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b14:	801a      	strh	r2, [r3, #0]
      res = RES_OK;
 8001b16:	2300      	movs	r3, #0
 8001b18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b1c:	e055      	b.n	8001bca <SD_disk_ioctl+0x23a>
    case CTRL_SYNC:
      if (SD_ReadyWait() == 0xFF) res = RES_OK;
 8001b1e:	f7ff fc13 	bl	8001348 <SD_ReadyWait>
 8001b22:	4603      	mov	r3, r0
 8001b24:	2bff      	cmp	r3, #255	@ 0xff
 8001b26:	d14b      	bne.n	8001bc0 <SD_disk_ioctl+0x230>
 8001b28:	2300      	movs	r3, #0
 8001b2a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b2e:	e047      	b.n	8001bc0 <SD_disk_ioctl+0x230>
    case MMC_GET_CSD:
      /* SEND_CSD */
      if (SD_SendCmd(CMD9, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b30:	2100      	movs	r1, #0
 8001b32:	2049      	movs	r0, #73	@ 0x49
 8001b34:	f7ff fced 	bl	8001512 <SD_SendCmd>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d142      	bne.n	8001bc4 <SD_disk_ioctl+0x234>
 8001b3e:	2110      	movs	r1, #16
 8001b40:	6a38      	ldr	r0, [r7, #32]
 8001b42:	f7ff fc75 	bl	8001430 <SD_RxDataBlock>
 8001b46:	4603      	mov	r3, r0
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d03b      	beq.n	8001bc4 <SD_disk_ioctl+0x234>
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b52:	e037      	b.n	8001bc4 <SD_disk_ioctl+0x234>
    case MMC_GET_CID:
      /* SEND_CID */
      if (SD_SendCmd(CMD10, 0) == 0 && SD_RxDataBlock(ptr, 16)) res = RES_OK;
 8001b54:	2100      	movs	r1, #0
 8001b56:	204a      	movs	r0, #74	@ 0x4a
 8001b58:	f7ff fcdb 	bl	8001512 <SD_SendCmd>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d132      	bne.n	8001bc8 <SD_disk_ioctl+0x238>
 8001b62:	2110      	movs	r1, #16
 8001b64:	6a38      	ldr	r0, [r7, #32]
 8001b66:	f7ff fc63 	bl	8001430 <SD_RxDataBlock>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d02b      	beq.n	8001bc8 <SD_disk_ioctl+0x238>
 8001b70:	2300      	movs	r3, #0
 8001b72:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8001b76:	e027      	b.n	8001bc8 <SD_disk_ioctl+0x238>
    case MMC_GET_OCR:
      /* READ_OCR */
      if (SD_SendCmd(CMD58, 0) == 0)
 8001b78:	2100      	movs	r1, #0
 8001b7a:	207a      	movs	r0, #122	@ 0x7a
 8001b7c:	f7ff fcc9 	bl	8001512 <SD_SendCmd>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d116      	bne.n	8001bb4 <SD_disk_ioctl+0x224>
      {
        for (n = 0; n < 4; n++)
 8001b86:	2300      	movs	r3, #0
 8001b88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b8c:	e00b      	b.n	8001ba6 <SD_disk_ioctl+0x216>
        {
          *ptr++ = SPI_RxByte();
 8001b8e:	6a3c      	ldr	r4, [r7, #32]
 8001b90:	1c63      	adds	r3, r4, #1
 8001b92:	623b      	str	r3, [r7, #32]
 8001b94:	f7ff fbae 	bl	80012f4 <SPI_RxByte>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	7023      	strb	r3, [r4, #0]
        for (n = 0; n < 4; n++)
 8001b9c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ba0:	3301      	adds	r3, #1
 8001ba2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001ba6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001baa:	2b03      	cmp	r3, #3
 8001bac:	d9ef      	bls.n	8001b8e <SD_disk_ioctl+0x1fe>
        }
        res = RES_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      }
    default:
      res = RES_PARERR;
 8001bb4:	2304      	movs	r3, #4
 8001bb6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001bba:	e006      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bbc:	bf00      	nop
 8001bbe:	e004      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc0:	bf00      	nop
 8001bc2:	e002      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc4:	bf00      	nop
 8001bc6:	e000      	b.n	8001bca <SD_disk_ioctl+0x23a>
      break;
 8001bc8:	bf00      	nop
    }
    DESELECT();
 8001bca:	f7ff fb53 	bl	8001274 <DESELECT>
    SPI_RxByte();
 8001bce:	f7ff fb91 	bl	80012f4 <SPI_RxByte>
  }
  return res;
 8001bd2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	372c      	adds	r7, #44	@ 0x2c
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bd90      	pop	{r4, r7, pc}
 8001bde:	bf00      	nop
 8001be0:	20000000 	.word	0x20000000

08001be4 <buzzer_init>:
 *      Author: aravs
 */

#include "Drivers/buzzer.h"

void buzzer_init(buzzer* bzr) {
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
    pwm_start(&bzr->pwm);
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f000 f89a 	bl	8001d28 <pwm_start>
    buzzer_set_volume(bzr, 0.0f);
 8001bf4:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 8001c08 <buzzer_init+0x24>
 8001bf8:	6878      	ldr	r0, [r7, #4]
 8001bfa:	f000 f807 	bl	8001c0c <buzzer_set_volume>
}
 8001bfe:	bf00      	nop
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	00000000 	.word	0x00000000

08001c0c <buzzer_set_volume>:

void buzzer_set_volume(buzzer* bzr, float volume) {
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	ed87 0a00 	vstr	s0, [r7]
    if (volume < 0.0f) volume = 0.0f;
 8001c18:	edd7 7a00 	vldr	s15, [r7]
 8001c1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001c20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c24:	d502      	bpl.n	8001c2c <buzzer_set_volume+0x20>
 8001c26:	f04f 0300 	mov.w	r3, #0
 8001c2a:	603b      	str	r3, [r7, #0]
    if (volume > 1.0f) volume = 1.0f;
 8001c2c:	edd7 7a00 	vldr	s15, [r7]
 8001c30:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001c34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001c3c:	dd02      	ble.n	8001c44 <buzzer_set_volume+0x38>
 8001c3e:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8001c42:	603b      	str	r3, [r7, #0]

    uint32_t duty = (uint32_t)(volume * bzr->pwm.resolution);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	689b      	ldr	r3, [r3, #8]
 8001c48:	ee07 3a90 	vmov	s15, r3
 8001c4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001c50:	edd7 7a00 	vldr	s15, [r7]
 8001c54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c58:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c5c:	ee17 3a90 	vmov	r3, s15
 8001c60:	60fb      	str	r3, [r7, #12]
    pwm_set_duty(&bzr->pwm, duty);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	68f9      	ldr	r1, [r7, #12]
 8001c66:	4618      	mov	r0, r3
 8001c68:	f000 f86e 	bl	8001d48 <pwm_set_duty>
}
 8001c6c:	bf00      	nop
 8001c6e:	3710      	adds	r7, #16
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}

08001c74 <rgb_led_start>:

#include "Drivers/led.h"

#include <math.h>

void rgb_led_start(rgb_led* led) {
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b082      	sub	sp, #8
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
    pwm_start(&led->r_pwm);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 f852 	bl	8001d28 <pwm_start>
    pwm_start(&led->g_pwm);
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	330c      	adds	r3, #12
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 f84d 	bl	8001d28 <pwm_start>
    pwm_start(&led->b_pwm);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	3318      	adds	r3, #24
 8001c92:	4618      	mov	r0, r3
 8001c94:	f000 f848 	bl	8001d28 <pwm_start>

    rgb_led_set_color(led, COLOR_OFF);
 8001c98:	2300      	movs	r3, #0
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f805 	bl	8001cac <rgb_led_set_color>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
	...

08001cac <rgb_led_set_color>:
    color.g = (uint8_t)((g1 + m) * 255.0f);
    color.b = (uint8_t)((b1 + m) * 255.0f);
    return color;
}

void rgb_led_set_color(rgb_led* led, rgb_color color) {
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b086      	sub	sp, #24
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
 8001cb4:	6039      	str	r1, [r7, #0]
	uint32_t r_duty = (color.r * led->r_pwm.resolution) / 255;
 8001cb6:	78bb      	ldrb	r3, [r7, #2]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	fb02 f303 	mul.w	r3, r2, r3
 8001cc2:	4a18      	ldr	r2, [pc, #96]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc8:	09db      	lsrs	r3, r3, #7
 8001cca:	617b      	str	r3, [r7, #20]
    uint32_t g_duty = (color.g * led->g_pwm.resolution) / 255;
 8001ccc:	787b      	ldrb	r3, [r7, #1]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	695b      	ldr	r3, [r3, #20]
 8001cd4:	fb02 f303 	mul.w	r3, r2, r3
 8001cd8:	4a12      	ldr	r2, [pc, #72]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cda:	fba2 2303 	umull	r2, r3, r2, r3
 8001cde:	09db      	lsrs	r3, r3, #7
 8001ce0:	613b      	str	r3, [r7, #16]
    uint32_t b_duty = (color.b * led->b_pwm.resolution) / 255;
 8001ce2:	783b      	ldrb	r3, [r7, #0]
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	fb02 f303 	mul.w	r3, r2, r3
 8001cee:	4a0d      	ldr	r2, [pc, #52]	@ (8001d24 <rgb_led_set_color+0x78>)
 8001cf0:	fba2 2303 	umull	r2, r3, r2, r3
 8001cf4:	09db      	lsrs	r3, r3, #7
 8001cf6:	60fb      	str	r3, [r7, #12]

    pwm_set_duty(&led->r_pwm, r_duty);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6979      	ldr	r1, [r7, #20]
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f000 f823 	bl	8001d48 <pwm_set_duty>
    pwm_set_duty(&led->g_pwm, g_duty);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	330c      	adds	r3, #12
 8001d06:	6939      	ldr	r1, [r7, #16]
 8001d08:	4618      	mov	r0, r3
 8001d0a:	f000 f81d 	bl	8001d48 <pwm_set_duty>
    pwm_set_duty(&led->b_pwm, b_duty);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	3318      	adds	r3, #24
 8001d12:	68f9      	ldr	r1, [r7, #12]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f000 f817 	bl	8001d48 <pwm_set_duty>
}
 8001d1a:	bf00      	nop
 8001d1c:	3718      	adds	r7, #24
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	80808081 	.word	0x80808081

08001d28 <pwm_start>:
 *      Author: aravs
 */

#include "Drivers/pwm.h"

void pwm_start(pwm_channel* pwm) {
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
    HAL_TIM_PWM_Start(pwm->htim, pwm->channel);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4610      	mov	r0, r2
 8001d3c:	f00c fbee 	bl	800e51c <HAL_TIM_PWM_Start>
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <pwm_set_duty>:

void pwm_stop(pwm_channel* pwm) {
    HAL_TIM_PWM_Stop(pwm->htim, pwm->channel);
}

void pwm_set_duty(pwm_channel* pwm, uint32_t duty) {
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
    if (duty > pwm->resolution) duty = pwm->resolution;
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	689b      	ldr	r3, [r3, #8]
 8001d56:	683a      	ldr	r2, [r7, #0]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d902      	bls.n	8001d62 <pwm_set_duty+0x1a>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	603b      	str	r3, [r7, #0]
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	685b      	ldr	r3, [r3, #4]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d105      	bne.n	8001d76 <pwm_set_duty+0x2e>
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8001d74:	e018      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	2b04      	cmp	r3, #4
 8001d7c:	d105      	bne.n	8001d8a <pwm_set_duty+0x42>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8001d88:	e00e      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	2b08      	cmp	r3, #8
 8001d90:	d105      	bne.n	8001d9e <pwm_set_duty+0x56>
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	681a      	ldr	r2, [r3, #0]
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8001d9c:	e004      	b.n	8001da8 <pwm_set_duty+0x60>
    __HAL_TIM_SET_COMPARE(pwm->htim, pwm->channel, duty);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	681a      	ldr	r2, [r3, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <pyro_init>:
 *      Author: aravs
 */

#include "Drivers/pyro.h"

void pyro_init(pyro* p) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6818      	ldr	r0, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	889b      	ldrh	r3, [r3, #4]
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	f007 fe4e 	bl	8009a68 <HAL_GPIO_WritePin>
	p->state = PYRO_STANDBY;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	739a      	strb	r2, [r3, #14]
	p->fire_time = 0;
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	615a      	str	r2, [r3, #20]
}
 8001dd8:	bf00      	nop
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <pyro_fire>:

void pyro_fire(pyro* p) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	899b      	ldrh	r3, [r3, #12]
 8001df0:	4619      	mov	r1, r3
 8001df2:	4610      	mov	r0, r2
 8001df4:	f007 fe20 	bl	8009a38 <HAL_GPIO_ReadPin>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	73fb      	strb	r3, [r7, #15]

	if (p->state == PYRO_STANDBY && cont_state == GPIO_PIN_SET) {
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	7b9b      	ldrb	r3, [r3, #14]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d113      	bne.n	8001e2c <pyro_fire+0x4c>
 8001e04:	7bfb      	ldrb	r3, [r7, #15]
 8001e06:	2b01      	cmp	r3, #1
 8001e08:	d110      	bne.n	8001e2c <pyro_fire+0x4c>
		HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_SET);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6818      	ldr	r0, [r3, #0]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	889b      	ldrh	r3, [r3, #4]
 8001e12:	2201      	movs	r2, #1
 8001e14:	4619      	mov	r1, r3
 8001e16:	f007 fe27 	bl	8009a68 <HAL_GPIO_WritePin>
		p->state = PYRO_FIRING;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	739a      	strb	r2, [r3, #14]
		p->fire_time = HAL_GetTick();
 8001e20:	f006 f98c 	bl	800813c <HAL_GetTick>
 8001e24:	4602      	mov	r2, r0
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	615a      	str	r2, [r3, #20]
	} else if (p->state == PYRO_STANDBY) {
		p->state = PYRO_BROKEN;
	}
}
 8001e2a:	e006      	b.n	8001e3a <pyro_fire+0x5a>
	} else if (p->state == PYRO_STANDBY) {
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	7b9b      	ldrb	r3, [r3, #14]
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d102      	bne.n	8001e3a <pyro_fire+0x5a>
		p->state = PYRO_BROKEN;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2204      	movs	r2, #4
 8001e38:	739a      	strb	r2, [r3, #14]
}
 8001e3a:	bf00      	nop
 8001e3c:	3710      	adds	r7, #16
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}

08001e42 <pyro_update>:

void pyro_update(pyro* p) {
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b086      	sub	sp, #24
 8001e46:	af00      	add	r7, sp, #0
 8001e48:	6078      	str	r0, [r7, #4]
	GPIO_PinState cont_state = HAL_GPIO_ReadPin(p->cont_port, p->cont_pin);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	689a      	ldr	r2, [r3, #8]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	899b      	ldrh	r3, [r3, #12]
 8001e52:	4619      	mov	r1, r3
 8001e54:	4610      	mov	r0, r2
 8001e56:	f007 fdef 	bl	8009a38 <HAL_GPIO_ReadPin>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	75fb      	strb	r3, [r7, #23]

	if (p->state == PYRO_STANDBY) {
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	7b9b      	ldrb	r3, [r3, #14]
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d106      	bne.n	8001e74 <pyro_update+0x32>
		if (cont_state == GPIO_PIN_RESET) p->state = PYRO_BROKEN;
 8001e66:	7dfb      	ldrb	r3, [r7, #23]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d12f      	bne.n	8001ecc <pyro_update+0x8a>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	2204      	movs	r2, #4
 8001e70:	739a      	strb	r2, [r3, #14]
		return;
 8001e72:	e02b      	b.n	8001ecc <pyro_update+0x8a>
	}

	if (p->state == PYRO_FIRING) {
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	7b9b      	ldrb	r3, [r3, #14]
 8001e78:	2b01      	cmp	r3, #1
 8001e7a:	d128      	bne.n	8001ece <pyro_update+0x8c>
		uint32_t now = HAL_GetTick();
 8001e7c:	f006 f95e 	bl	800813c <HAL_GetTick>
 8001e80:	6138      	str	r0, [r7, #16]
		uint32_t elapsed = now - p->fire_time;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	695b      	ldr	r3, [r3, #20]
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	60fb      	str	r3, [r7, #12]

		if (cont_state == GPIO_PIN_RESET) {
 8001e8c:	7dfb      	ldrb	r3, [r7, #23]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d10b      	bne.n	8001eaa <pyro_update+0x68>
			p->state = PYRO_CONFIRMED;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2202      	movs	r2, #2
 8001e96:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6818      	ldr	r0, [r3, #0]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	889b      	ldrh	r3, [r3, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	f007 fde0 	bl	8009a68 <HAL_GPIO_WritePin>
 8001ea8:	e011      	b.n	8001ece <pyro_update+0x8c>
		} else if (elapsed >= p->fire_duration) {
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	691b      	ldr	r3, [r3, #16]
 8001eae:	68fa      	ldr	r2, [r7, #12]
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d30c      	bcc.n	8001ece <pyro_update+0x8c>
			p->state = PYRO_TIMEOUT;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2203      	movs	r2, #3
 8001eb8:	739a      	strb	r2, [r3, #14]
			HAL_GPIO_WritePin(p->pyro_port, p->pyro_pin, GPIO_PIN_RESET);
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	6818      	ldr	r0, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	889b      	ldrh	r3, [r3, #4]
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	4619      	mov	r1, r3
 8001ec6:	f007 fdcf 	bl	8009a68 <HAL_GPIO_WritePin>
 8001eca:	e000      	b.n	8001ece <pyro_update+0x8c>
		return;
 8001ecc:	bf00      	nop
		}
	}
}
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <servo_start>:
 *      Author: aravs
 */

#include "Drivers/servo.h"

void servo_start(servo* s) {
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	b082      	sub	sp, #8
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	s->angle = s->config.INIT_ANGLE;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	601a      	str	r2, [r3, #0]

	pwm_start(&s->pwm);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	331c      	adds	r3, #28
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ff1d 	bl	8001d28 <pwm_start>
	servo_set_angle(s, s->config.INIT_ANGLE);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ef4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ef8:	6878      	ldr	r0, [r7, #4]
 8001efa:	f000 f804 	bl	8001f06 <servo_set_angle>
}
 8001efe:	bf00      	nop
 8001f00:	3708      	adds	r7, #8
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd80      	pop	{r7, pc}

08001f06 <servo_set_angle>:

void servo_stop(servo* s) {
	pwm_stop(&s->pwm);
}

void servo_set_angle(servo* s, float angle) {
 8001f06:	b580      	push	{r7, lr}
 8001f08:	b086      	sub	sp, #24
 8001f0a:	af00      	add	r7, sp, #0
 8001f0c:	6078      	str	r0, [r7, #4]
 8001f0e:	ed87 0a00 	vstr	s0, [r7]
	if (angle > s->config.MAX_ANGLE) angle = s->config.MAX_ANGLE;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f18:	ed97 7a00 	vldr	s14, [r7]
 8001f1c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f24:	dd02      	ble.n	8001f2c <servo_set_angle+0x26>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	603b      	str	r3, [r7, #0]
	if (angle < 0.0f) angle = 0.0f;
 8001f2c:	edd7 7a00 	vldr	s15, [r7]
 8001f30:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f38:	d502      	bpl.n	8001f40 <servo_set_angle+0x3a>
 8001f3a:	f04f 0300 	mov.w	r3, #0
 8001f3e:	603b      	str	r3, [r7, #0]

	s->angle = angle;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	683a      	ldr	r2, [r7, #0]
 8001f44:	601a      	str	r2, [r3, #0]

	const float angle_scaler = angle / s->config.MAX_ANGLE;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	ed93 7a01 	vldr	s14, [r3, #4]
 8001f4c:	edd7 6a00 	vldr	s13, [r7]
 8001f50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f54:	edc7 7a05 	vstr	s15, [r7, #20]
	const float delta_pw = s->config.MAX_PW - s->config.MIN_PW;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	ed93 7a04 	vldr	s14, [r3, #16]
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	edd3 7a03 	vldr	s15, [r3, #12]
 8001f64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f68:	edc7 7a04 	vstr	s15, [r7, #16]

	float pulse = s->config.MIN_PW + angle_scaler * delta_pw;
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001f72:	edd7 6a05 	vldr	s13, [r7, #20]
 8001f76:	edd7 7a04 	vldr	s15, [r7, #16]
 8001f7a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f82:	edc7 7a03 	vstr	s15, [r7, #12]

	if (s->config.DIRECTION == SERVO_NEGATIVE) {
		pulse = s->config.MAX_PW - (pulse - s->config.MIN_PW);
	}

	uint32_t duty = (pulse / s->config.PERIOD) * s->pwm.resolution;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	edd3 7a05 	vldr	s15, [r3, #20]
 8001f8c:	edd7 6a03 	vldr	s13, [r7, #12]
 8001f90:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f98:	ee07 3a90 	vmov	s15, r3
 8001f9c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001fa0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001fa8:	ee17 3a90 	vmov	r3, s15
 8001fac:	60bb      	str	r3, [r7, #8]

	pwm_set_duty(&s->pwm, duty);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	331c      	adds	r3, #28
 8001fb2:	68b9      	ldr	r1, [r7, #8]
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f7ff fec7 	bl	8001d48 <pwm_set_duty>
}
 8001fba:	bf00      	nop
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <cs_on>:
 * @brief  Enables CS (driving it low) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_on(W25QXX_HandleTypeDef *w25qxx) {
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b082      	sub	sp, #8
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	6078      	str	r0, [r7, #4]
#ifndef W25QXX_QSPI
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_RESET);
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6858      	ldr	r0, [r3, #4]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	891b      	ldrh	r3, [r3, #8]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	f007 fd47 	bl	8009a68 <HAL_GPIO_WritePin>
#endif
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <cs_off>:
 * @brief  Disables CS (driving it high) of the W25Qxx
 *
 * @param  W25Qxx handle
 * @retval None
 */
static inline void cs_off(W25QXX_HandleTypeDef *w25qxx) {
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(w25qxx->cs_port, w25qxx->cs_pin, GPIO_PIN_SET);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6858      	ldr	r0, [r3, #4]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	891b      	ldrh	r3, [r3, #8]
 8001ff2:	2201      	movs	r2, #1
 8001ff4:	4619      	mov	r1, r3
 8001ff6:	f007 fd37 	bl	8009a68 <HAL_GPIO_WritePin>
}
 8001ffa:	bf00      	nop
 8001ffc:	3708      	adds	r7, #8
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}

08002002 <w25qxx_transmit>:
 * @param  W25Qxx handle
 * @param  Pointer to buffer with data to transmit
 * @param  Length (in bytes) of data to be transmitted
 * @retval None
 */
W25QXX_result_t w25qxx_transmit(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8002002:	b580      	push	{r7, lr}
 8002004:	b086      	sub	sp, #24
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 800200e:	2301      	movs	r3, #1
 8002010:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Transmit(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	6818      	ldr	r0, [r3, #0]
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	b29a      	uxth	r2, r3
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
 800201e:	68b9      	ldr	r1, [r7, #8]
 8002020:	f00b fbf3 	bl	800d80a <HAL_SPI_Transmit>
 8002024:	4603      	mov	r3, r0
 8002026:	2b00      	cmp	r3, #0
 8002028:	d101      	bne.n	800202e <w25qxx_transmit+0x2c>
        ret = W25QXX_Ok;
 800202a:	2300      	movs	r3, #0
 800202c:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 800202e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002030:	4618      	mov	r0, r3
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}

08002038 <w25qxx_receive>:

/*
 * Receive data from w25qxx
 */
W25QXX_result_t w25qxx_receive(W25QXX_HandleTypeDef *w25qxx, uint8_t *buf, uint32_t len) {
 8002038:	b580      	push	{r7, lr}
 800203a:	b086      	sub	sp, #24
 800203c:	af00      	add	r7, sp, #0
 800203e:	60f8      	str	r0, [r7, #12]
 8002040:	60b9      	str	r1, [r7, #8]
 8002042:	607a      	str	r2, [r7, #4]
    W25QXX_result_t ret = W25QXX_Err;
 8002044:	2301      	movs	r3, #1
 8002046:	75fb      	strb	r3, [r7, #23]
    if (HAL_SPI_Receive(w25qxx->spiHandle, buf, len, HAL_MAX_DELAY) == HAL_OK) {
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	6818      	ldr	r0, [r3, #0]
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	b29a      	uxth	r2, r3
 8002050:	f04f 33ff 	mov.w	r3, #4294967295
 8002054:	68b9      	ldr	r1, [r7, #8]
 8002056:	f00b fd1c 	bl	800da92 <HAL_SPI_Receive>
 800205a:	4603      	mov	r3, r0
 800205c:	2b00      	cmp	r3, #0
 800205e:	d101      	bne.n	8002064 <w25qxx_receive+0x2c>
        ret = W25QXX_Ok;
 8002060:	2300      	movs	r3, #0
 8002062:	75fb      	strb	r3, [r7, #23]
    }
    return ret;
 8002064:	7dfb      	ldrb	r3, [r7, #23]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3718      	adds	r7, #24
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <w25qxx_read_id>:

uint32_t w25qxx_read_id(W25QXX_HandleTypeDef *w25qxx) {
 800206e:	b580      	push	{r7, lr}
 8002070:	b084      	sub	sp, #16
 8002072:	af00      	add	r7, sp, #0
 8002074:	6078      	str	r0, [r7, #4]
    uint32_t ret = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
    uint8_t buf[3];
    cs_on(w25qxx);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7ff ffa1 	bl	8001fc2 <cs_on>
    buf[0] = W25QXX_GET_ID;
 8002080:	239f      	movs	r3, #159	@ 0x9f
 8002082:	723b      	strb	r3, [r7, #8]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8002084:	f107 0308 	add.w	r3, r7, #8
 8002088:	2201      	movs	r2, #1
 800208a:	4619      	mov	r1, r3
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	f7ff ffb8 	bl	8002002 <w25qxx_transmit>
 8002092:	4603      	mov	r3, r0
 8002094:	2b00      	cmp	r3, #0
 8002096:	d111      	bne.n	80020bc <w25qxx_read_id+0x4e>
        if (w25qxx_receive(w25qxx, buf, 3) == W25QXX_Ok) {
 8002098:	f107 0308 	add.w	r3, r7, #8
 800209c:	2203      	movs	r2, #3
 800209e:	4619      	mov	r1, r3
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f7ff ffc9 	bl	8002038 <w25qxx_receive>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d107      	bne.n	80020bc <w25qxx_read_id+0x4e>
            ret = (uint32_t) ((buf[0] << 16) | (buf[1] << 8) | (buf[2]));
 80020ac:	7a3b      	ldrb	r3, [r7, #8]
 80020ae:	041a      	lsls	r2, r3, #16
 80020b0:	7a7b      	ldrb	r3, [r7, #9]
 80020b2:	021b      	lsls	r3, r3, #8
 80020b4:	4313      	orrs	r3, r2
 80020b6:	7aba      	ldrb	r2, [r7, #10]
 80020b8:	4313      	orrs	r3, r2
 80020ba:	60fb      	str	r3, [r7, #12]
        }
    }
    cs_off(w25qxx);
 80020bc:	6878      	ldr	r0, [r7, #4]
 80020be:	f7ff ff90 	bl	8001fe2 <cs_off>
    return ret;
 80020c2:	68fb      	ldr	r3, [r7, #12]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <w25qxx_get_status>:

uint8_t w25qxx_get_status(W25QXX_HandleTypeDef *w25qxx) {
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
    uint8_t ret = 0;
 80020d4:	2300      	movs	r3, #0
 80020d6:	73fb      	strb	r3, [r7, #15]
    uint8_t buf = W25QXX_READ_REGISTER_1;
 80020d8:	2305      	movs	r3, #5
 80020da:	73bb      	strb	r3, [r7, #14]
    cs_on(w25qxx);
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f7ff ff70 	bl	8001fc2 <cs_on>
    if (w25qxx_transmit(w25qxx, &buf, 1) == W25QXX_Ok) {
 80020e2:	f107 030e 	add.w	r3, r7, #14
 80020e6:	2201      	movs	r2, #1
 80020e8:	4619      	mov	r1, r3
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f7ff ff89 	bl	8002002 <w25qxx_transmit>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d10b      	bne.n	800210e <w25qxx_get_status+0x42>
        if (w25qxx_receive(w25qxx, &buf, 1) == W25QXX_Ok) {
 80020f6:	f107 030e 	add.w	r3, r7, #14
 80020fa:	2201      	movs	r2, #1
 80020fc:	4619      	mov	r1, r3
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f7ff ff9a 	bl	8002038 <w25qxx_receive>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d101      	bne.n	800210e <w25qxx_get_status+0x42>
            ret = buf;
 800210a:	7bbb      	ldrb	r3, [r7, #14]
 800210c:	73fb      	strb	r3, [r7, #15]
        }
    }
    cs_off(w25qxx);
 800210e:	6878      	ldr	r0, [r7, #4]
 8002110:	f7ff ff67 	bl	8001fe2 <cs_off>
    return ret;
 8002114:	7bfb      	ldrb	r3, [r7, #15]
}
 8002116:	4618      	mov	r0, r3
 8002118:	3710      	adds	r7, #16
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}

0800211e <w25qxx_write_enable>:

W25QXX_result_t w25qxx_write_enable(W25QXX_HandleTypeDef *w25qxx) {
 800211e:	b580      	push	{r7, lr}
 8002120:	b084      	sub	sp, #16
 8002122:	af00      	add	r7, sp, #0
 8002124:	6078      	str	r0, [r7, #4]
    W25_DBG("w25qxx_write_enable");
    W25QXX_result_t ret = W25QXX_Err;
 8002126:	2301      	movs	r3, #1
 8002128:	73fb      	strb	r3, [r7, #15]
    uint8_t buf[1];
    cs_on(w25qxx);
 800212a:	6878      	ldr	r0, [r7, #4]
 800212c:	f7ff ff49 	bl	8001fc2 <cs_on>
    buf[0] = W25QXX_WRITE_ENABLE;
 8002130:	2306      	movs	r3, #6
 8002132:	733b      	strb	r3, [r7, #12]
    if (w25qxx_transmit(w25qxx, buf, 1) == W25QXX_Ok) {
 8002134:	f107 030c 	add.w	r3, r7, #12
 8002138:	2201      	movs	r2, #1
 800213a:	4619      	mov	r1, r3
 800213c:	6878      	ldr	r0, [r7, #4]
 800213e:	f7ff ff60 	bl	8002002 <w25qxx_transmit>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d101      	bne.n	800214c <w25qxx_write_enable+0x2e>
        ret = W25QXX_Ok;
 8002148:	2300      	movs	r3, #0
 800214a:	73fb      	strb	r3, [r7, #15]
    }
    cs_off(w25qxx);
 800214c:	6878      	ldr	r0, [r7, #4]
 800214e:	f7ff ff48 	bl	8001fe2 <cs_off>
    return ret;
 8002152:	7bfb      	ldrb	r3, [r7, #15]
}
 8002154:	4618      	mov	r0, r3
 8002156:	3710      	adds	r7, #16
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}

0800215c <w25qxx_wait_for_ready>:

W25QXX_result_t w25qxx_wait_for_ready(W25QXX_HandleTypeDef *w25qxx, uint32_t timeout) {
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
    W25QXX_result_t ret = W25QXX_Ok;
 8002166:	2300      	movs	r3, #0
 8002168:	75fb      	strb	r3, [r7, #23]
    uint32_t begin = HAL_GetTick();
 800216a:	f005 ffe7 	bl	800813c <HAL_GetTick>
 800216e:	60f8      	str	r0, [r7, #12]
    uint32_t now = HAL_GetTick();
 8002170:	f005 ffe4 	bl	800813c <HAL_GetTick>
 8002174:	6138      	str	r0, [r7, #16]
    // Wait until the busy flags disappear.
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 8002176:	e002      	b.n	800217e <w25qxx_wait_for_ready+0x22>
        now = HAL_GetTick();
 8002178:	f005 ffe0 	bl	800813c <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]
    while ((now - begin <= timeout) && (w25qxx_get_status(w25qxx) & 0x01)) {
 800217e:	693a      	ldr	r2, [r7, #16]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	683a      	ldr	r2, [r7, #0]
 8002186:	429a      	cmp	r2, r3
 8002188:	d307      	bcc.n	800219a <w25qxx_wait_for_ready+0x3e>
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f7ff ff9e 	bl	80020cc <w25qxx_get_status>
 8002190:	4603      	mov	r3, r0
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1ee      	bne.n	8002178 <w25qxx_wait_for_ready+0x1c>
    }
    if (now - begin == timeout)
 800219a:	693a      	ldr	r2, [r7, #16]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	683a      	ldr	r2, [r7, #0]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d101      	bne.n	80021aa <w25qxx_wait_for_ready+0x4e>
        ret = W25QXX_Timeout;
 80021a6:	2302      	movs	r3, #2
 80021a8:	75fb      	strb	r3, [r7, #23]
    return ret;
 80021aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3718      	adds	r7, #24
 80021b0:	46bd      	mov	sp, r7
 80021b2:	bd80      	pop	{r7, pc}

080021b4 <w25qxx_init>:

#ifdef W25QXX_QSPI
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, QSPI_HandleTypeDef *qhspi) {
#else
W25QXX_result_t w25qxx_init(W25QXX_HandleTypeDef *w25qxx, SPI_HandleTypeDef *hspi, GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	60f8      	str	r0, [r7, #12]
 80021bc:	60b9      	str	r1, [r7, #8]
 80021be:	607a      	str	r2, [r7, #4]
 80021c0:	807b      	strh	r3, [r7, #2]
#endif

    W25QXX_result_t result = W25QXX_Ok;
 80021c2:	2300      	movs	r3, #0
 80021c4:	77fb      	strb	r3, [r7, #31]

    W25_DBG("w25qxx_init");

    char *version_buffer = malloc(strlen(W25QXX_VERSION) + 1);
 80021c6:	2014      	movs	r0, #20
 80021c8:	f015 fc4c 	bl	8017a64 <malloc>
 80021cc:	4603      	mov	r3, r0
 80021ce:	61bb      	str	r3, [r7, #24]
    if (version_buffer) {
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d007      	beq.n	80021e6 <w25qxx_init+0x32>
        sprintf(version_buffer, "%s", W25QXX_VERSION);
 80021d6:	4a4a      	ldr	r2, [pc, #296]	@ (8002300 <w25qxx_init+0x14c>)
 80021d8:	494a      	ldr	r1, [pc, #296]	@ (8002304 <w25qxx_init+0x150>)
 80021da:	69b8      	ldr	r0, [r7, #24]
 80021dc:	f017 f93a 	bl	8019454 <siprintf>
        free(version_buffer);
 80021e0:	69b8      	ldr	r0, [r7, #24]
 80021e2:	f015 fc47 	bl	8017a74 <free>
    }

#ifdef W25QXX_QSPI
    w25qxx->qspiHandle = qhspi;
#else
    w25qxx->spiHandle = hspi;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	68ba      	ldr	r2, [r7, #8]
 80021ea:	601a      	str	r2, [r3, #0]
    w25qxx->cs_port = cs_port;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	687a      	ldr	r2, [r7, #4]
 80021f0:	605a      	str	r2, [r3, #4]
    w25qxx->cs_pin = cs_pin;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	887a      	ldrh	r2, [r7, #2]
 80021f6:	811a      	strh	r2, [r3, #8]

    cs_off(w25qxx);
 80021f8:	68f8      	ldr	r0, [r7, #12]
 80021fa:	f7ff fef2 	bl	8001fe2 <cs_off>
#endif

    uint32_t id = w25qxx_read_id(w25qxx);
 80021fe:	68f8      	ldr	r0, [r7, #12]
 8002200:	f7ff ff35 	bl	800206e <w25qxx_read_id>
 8002204:	6178      	str	r0, [r7, #20]
    if (id) {
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	2b00      	cmp	r3, #0
 800220a:	d069      	beq.n	80022e0 <w25qxx_init+0x12c>
        w25qxx->manufacturer_id = (uint8_t) (id >> 16);
 800220c:	697b      	ldr	r3, [r7, #20]
 800220e:	0c1b      	lsrs	r3, r3, #16
 8002210:	b2da      	uxtb	r2, r3
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	729a      	strb	r2, [r3, #10]
        w25qxx->device_id = (uint16_t) (id & 0xFFFF);
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	b29a      	uxth	r2, r3
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	819a      	strh	r2, [r3, #12]

        switch (w25qxx->manufacturer_id) {
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	7a9b      	ldrb	r3, [r3, #10]
 8002222:	2bc8      	cmp	r3, #200	@ 0xc8
 8002224:	d002      	beq.n	800222c <w25qxx_init+0x78>
 8002226:	2bef      	cmp	r3, #239	@ 0xef
 8002228:	d021      	beq.n	800226e <w25qxx_init+0xba>
 800222a:	e056      	b.n	80022da <w25qxx_init+0x126>
        case W25QXX_MANUFACTURER_GIGADEVICE:

            w25qxx->block_size = 0x10000;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002232:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800223a:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2210      	movs	r2, #16
 8002240:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002248:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	2210      	movs	r2, #16
 800224e:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	899b      	ldrh	r3, [r3, #12]
 8002254:	461a      	mov	r2, r3
 8002256:	f246 0317 	movw	r3, #24599	@ 0x6017
 800225a:	429a      	cmp	r2, r3
 800225c:	d104      	bne.n	8002268 <w25qxx_init+0xb4>
            case 0x6017:
                w25qxx->block_count = 0x80;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	2280      	movs	r2, #128	@ 0x80
 8002262:	615a      	str	r2, [r3, #20]
                break;
 8002264:	bf00      	nop
            default:
                W25_DBG("Unknown Giga Device device");
                result = W25QXX_Err;
            }

            break;
 8002266:	e03d      	b.n	80022e4 <w25qxx_init+0x130>
                result = W25QXX_Err;
 8002268:	2301      	movs	r3, #1
 800226a:	77fb      	strb	r3, [r7, #31]
            break;
 800226c:	e03a      	b.n	80022e4 <w25qxx_init+0x130>
        case W25QXX_MANUFACTURER_WINBOND:

            w25qxx->block_size = 0x10000;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002274:	611a      	str	r2, [r3, #16]
            w25qxx->sector_size = 0x1000;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800227c:	619a      	str	r2, [r3, #24]
            w25qxx->sectors_in_block = 0x10;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	2210      	movs	r2, #16
 8002282:	61da      	str	r2, [r3, #28]
            w25qxx->page_size = 0x100;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800228a:	621a      	str	r2, [r3, #32]
            w25qxx->pages_in_sector = 0x10;
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	2210      	movs	r2, #16
 8002290:	625a      	str	r2, [r3, #36]	@ 0x24

            switch (w25qxx->device_id) {
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	899b      	ldrh	r3, [r3, #12]
 8002296:	f244 0218 	movw	r2, #16408	@ 0x4018
 800229a:	4293      	cmp	r3, r2
 800229c:	d00c      	beq.n	80022b8 <w25qxx_init+0x104>
 800229e:	f244 0218 	movw	r2, #16408	@ 0x4018
 80022a2:	4293      	cmp	r3, r2
 80022a4:	dc15      	bgt.n	80022d2 <w25qxx_init+0x11e>
 80022a6:	f244 0216 	movw	r2, #16406	@ 0x4016
 80022aa:	4293      	cmp	r3, r2
 80022ac:	d00d      	beq.n	80022ca <w25qxx_init+0x116>
 80022ae:	f244 0217 	movw	r2, #16407	@ 0x4017
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d005      	beq.n	80022c2 <w25qxx_init+0x10e>
 80022b6:	e00c      	b.n	80022d2 <w25qxx_init+0x11e>
            case 0x4018:
                w25qxx->block_count = 0x100;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80022be:	615a      	str	r2, [r3, #20]
                break;
 80022c0:	e00a      	b.n	80022d8 <w25qxx_init+0x124>
            case 0x4017:
                w25qxx->block_count = 0x80;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2280      	movs	r2, #128	@ 0x80
 80022c6:	615a      	str	r2, [r3, #20]
                break;
 80022c8:	e006      	b.n	80022d8 <w25qxx_init+0x124>
            case 0x4016:
                w25qxx->block_count = 0x40;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2240      	movs	r2, #64	@ 0x40
 80022ce:	615a      	str	r2, [r3, #20]
                break;
 80022d0:	e002      	b.n	80022d8 <w25qxx_init+0x124>
            default:
                W25_DBG("Unknown Winbond device");
                result = W25QXX_Err;
 80022d2:	2301      	movs	r3, #1
 80022d4:	77fb      	strb	r3, [r7, #31]
            }

            break;
 80022d6:	e005      	b.n	80022e4 <w25qxx_init+0x130>
 80022d8:	e004      	b.n	80022e4 <w25qxx_init+0x130>
        default:
            W25_DBG("Unknown manufacturer");
            result = W25QXX_Err;
 80022da:	2301      	movs	r3, #1
 80022dc:	77fb      	strb	r3, [r7, #31]
 80022de:	e001      	b.n	80022e4 <w25qxx_init+0x130>
        }
    } else {
        result = W25QXX_Err;
 80022e0:	2301      	movs	r3, #1
 80022e2:	77fb      	strb	r3, [r7, #31]
    }

    if (result == W25QXX_Err) {
 80022e4:	7ffb      	ldrb	r3, [r7, #31]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d104      	bne.n	80022f4 <w25qxx_init+0x140>
        // Zero the handle so it is clear initialization failed!
        memset(w25qxx, 0, sizeof(W25QXX_HandleTypeDef));
 80022ea:	2228      	movs	r2, #40	@ 0x28
 80022ec:	2100      	movs	r1, #0
 80022ee:	68f8      	ldr	r0, [r7, #12]
 80022f0:	f017 f915 	bl	801951e <memset>
    }

    return result;
 80022f4:	7ffb      	ldrb	r3, [r7, #31]

}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3720      	adds	r7, #32
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	0801ca78 	.word	0x0801ca78
 8002304:	0801ca8c 	.word	0x0801ca8c

08002308 <w25qxx_read>:

W25QXX_result_t w25qxx_read(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 8002308:	b580      	push	{r7, lr}
 800230a:	b086      	sub	sp, #24
 800230c:	af00      	add	r7, sp, #0
 800230e:	60f8      	str	r0, [r7, #12]
 8002310:	60b9      	str	r1, [r7, #8]
 8002312:	607a      	str	r2, [r7, #4]
 8002314:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_read - address: 0x%08lx, lengh: 0x%04lx", address, len);

    // Transmit buffer holding command and address
    uint8_t tx[4] = {
 8002316:	2303      	movs	r3, #3
 8002318:	753b      	strb	r3, [r7, #20]
    W25QXX_READ_DATA,
            (uint8_t) (address >> 16),
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	0c1b      	lsrs	r3, r3, #16
 800231e:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 8002320:	757b      	strb	r3, [r7, #21]
            (uint8_t) (address >> 8),
 8002322:	68bb      	ldr	r3, [r7, #8]
 8002324:	0a1b      	lsrs	r3, r3, #8
 8002326:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 8002328:	75bb      	strb	r3, [r7, #22]
            (uint8_t) (address)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	b2db      	uxtb	r3, r3
    uint8_t tx[4] = {
 800232e:	75fb      	strb	r3, [r7, #23]
    };

    // First wait for device to get ready
    if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 8002330:	f04f 31ff 	mov.w	r1, #4294967295
 8002334:	68f8      	ldr	r0, [r7, #12]
 8002336:	f7ff ff11 	bl	800215c <w25qxx_wait_for_ready>
 800233a:	4603      	mov	r3, r0
 800233c:	2b00      	cmp	r3, #0
 800233e:	d001      	beq.n	8002344 <w25qxx_read+0x3c>
        return W25QXX_Err;
 8002340:	2301      	movs	r3, #1
 8002342:	e01d      	b.n	8002380 <w25qxx_read+0x78>
    }

    cs_on(w25qxx);
 8002344:	68f8      	ldr	r0, [r7, #12]
 8002346:	f7ff fe3c 	bl	8001fc2 <cs_on>
    if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 800234a:	f107 0314 	add.w	r3, r7, #20
 800234e:	2204      	movs	r2, #4
 8002350:	4619      	mov	r1, r3
 8002352:	68f8      	ldr	r0, [r7, #12]
 8002354:	f7ff fe55 	bl	8002002 <w25qxx_transmit>
 8002358:	4603      	mov	r3, r0
 800235a:	2b00      	cmp	r3, #0
 800235c:	d10c      	bne.n	8002378 <w25qxx_read+0x70>
        if (w25qxx_receive(w25qxx, buf, len) != W25QXX_Ok) {
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	f7ff fe68 	bl	8002038 <w25qxx_receive>
 8002368:	4603      	mov	r3, r0
 800236a:	2b00      	cmp	r3, #0
 800236c:	d004      	beq.n	8002378 <w25qxx_read+0x70>
            cs_off(w25qxx);
 800236e:	68f8      	ldr	r0, [r7, #12]
 8002370:	f7ff fe37 	bl	8001fe2 <cs_off>
            return W25QXX_Err;
 8002374:	2301      	movs	r3, #1
 8002376:	e003      	b.n	8002380 <w25qxx_read+0x78>
        }
    }
    cs_off(w25qxx);
 8002378:	68f8      	ldr	r0, [r7, #12]
 800237a:	f7ff fe32 	bl	8001fe2 <cs_off>

    return W25QXX_Ok;
 800237e:	2300      	movs	r3, #0
}
 8002380:	4618      	mov	r0, r3
 8002382:	3718      	adds	r7, #24
 8002384:	46bd      	mov	sp, r7
 8002386:	bd80      	pop	{r7, pc}

08002388 <w25qxx_write>:

W25QXX_result_t w25qxx_write(W25QXX_HandleTypeDef *w25qxx, uint32_t address, uint8_t *buf, uint32_t len) {
 8002388:	b580      	push	{r7, lr}
 800238a:	b08c      	sub	sp, #48	@ 0x30
 800238c:	af00      	add	r7, sp, #0
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	60b9      	str	r1, [r7, #8]
 8002392:	607a      	str	r2, [r7, #4]
 8002394:	603b      	str	r3, [r7, #0]

    W25_DBG("w25qxx_write - address 0x%08lx len 0x%04lx", address, len);

    // Let's determine the pages
    uint32_t first_page = address / w25qxx->page_size;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	6a1b      	ldr	r3, [r3, #32]
 800239a:	68ba      	ldr	r2, [r7, #8]
 800239c:	fbb2 f3f3 	udiv	r3, r2, r3
 80023a0:	623b      	str	r3, [r7, #32]
    uint32_t last_page = (address + len - 1) / w25qxx->page_size;
 80023a2:	68ba      	ldr	r2, [r7, #8]
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	4413      	add	r3, r2
 80023a8:	1e5a      	subs	r2, r3, #1
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	6a1b      	ldr	r3, [r3, #32]
 80023ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80023b2:	61fb      	str	r3, [r7, #28]

    W25_DBG("w25qxx_write %lu pages from %lu to %lu", 1 + last_page - first_page, first_page, last_page);

    uint32_t buffer_offset = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t start_address = address;
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	62bb      	str	r3, [r7, #40]	@ 0x28

    for (uint32_t page = first_page; page <= last_page; ++page) {
 80023bc:	6a3b      	ldr	r3, [r7, #32]
 80023be:	627b      	str	r3, [r7, #36]	@ 0x24
 80023c0:	e05a      	b.n	8002478 <w25qxx_write+0xf0>

        uint32_t write_len = w25qxx->page_size - (start_address & (w25qxx->page_size - 1));
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	6a1a      	ldr	r2, [r3, #32]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	6a1b      	ldr	r3, [r3, #32]
 80023ca:	1e59      	subs	r1, r3, #1
 80023cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ce:	400b      	ands	r3, r1
 80023d0:	1ad3      	subs	r3, r2, r3
 80023d2:	61bb      	str	r3, [r7, #24]
        write_len = len > write_len ? write_len : len;
 80023d4:	69ba      	ldr	r2, [r7, #24]
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	4293      	cmp	r3, r2
 80023da:	bf28      	it	cs
 80023dc:	4613      	movcs	r3, r2
 80023de:	61bb      	str	r3, [r7, #24]

        W25_DBG("w25qxx_write: handling page %lu start_address = 0x%08lx buffer_offset = 0x%08lx len = %04lx", page, start_address, buffer_offset, write_len);

        // First wait for device to get ready
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 80023e0:	f04f 31ff 	mov.w	r1, #4294967295
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f7ff feb9 	bl	800215c <w25qxx_wait_for_ready>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d001      	beq.n	80023f4 <w25qxx_write+0x6c>
            return W25QXX_Err;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e046      	b.n	8002482 <w25qxx_write+0xfa>
        }

        if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 80023f4:	68f8      	ldr	r0, [r7, #12]
 80023f6:	f7ff fe92 	bl	800211e <w25qxx_write_enable>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d12c      	bne.n	800245a <w25qxx_write+0xd2>

            uint8_t tx[4] = {
 8002400:	2302      	movs	r3, #2
 8002402:	753b      	strb	r3, [r7, #20]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002404:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002406:	0c1b      	lsrs	r3, r3, #16
 8002408:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 800240a:	757b      	strb	r3, [r7, #21]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 800240c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800240e:	0a1b      	lsrs	r3, r3, #8
 8002410:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002412:	75bb      	strb	r3, [r7, #22]
            W25QXX_PAGE_PROGRAM, (uint8_t) (start_address >> 16), (uint8_t) (start_address >> 8), (uint8_t) (start_address), };
 8002414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002416:	b2db      	uxtb	r3, r3
            uint8_t tx[4] = {
 8002418:	75fb      	strb	r3, [r7, #23]

            cs_on(w25qxx);
 800241a:	68f8      	ldr	r0, [r7, #12]
 800241c:	f7ff fdd1 	bl	8001fc2 <cs_on>
            if (w25qxx_transmit(w25qxx, tx, 4) == W25QXX_Ok) { // size will always be fixed
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	2204      	movs	r2, #4
 8002426:	4619      	mov	r1, r3
 8002428:	68f8      	ldr	r0, [r7, #12]
 800242a:	f7ff fdea 	bl	8002002 <w25qxx_transmit>
 800242e:	4603      	mov	r3, r0
 8002430:	2b00      	cmp	r3, #0
 8002432:	d10f      	bne.n	8002454 <w25qxx_write+0xcc>
                // Now write the buffer
                if (w25qxx_transmit(w25qxx, buf + buffer_offset, write_len) != W25QXX_Ok) {
 8002434:	687a      	ldr	r2, [r7, #4]
 8002436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002438:	4413      	add	r3, r2
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	4619      	mov	r1, r3
 800243e:	68f8      	ldr	r0, [r7, #12]
 8002440:	f7ff fddf 	bl	8002002 <w25qxx_transmit>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d004      	beq.n	8002454 <w25qxx_write+0xcc>
                    cs_off(w25qxx);
 800244a:	68f8      	ldr	r0, [r7, #12]
 800244c:	f7ff fdc9 	bl	8001fe2 <cs_off>
                    return W25QXX_Err;
 8002450:	2301      	movs	r3, #1
 8002452:	e016      	b.n	8002482 <w25qxx_write+0xfa>
                }
            }
            cs_off(w25qxx);
 8002454:	68f8      	ldr	r0, [r7, #12]
 8002456:	f7ff fdc4 	bl	8001fe2 <cs_off>
        }
        start_address += write_len;
 800245a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800245c:	69bb      	ldr	r3, [r7, #24]
 800245e:	4413      	add	r3, r2
 8002460:	62bb      	str	r3, [r7, #40]	@ 0x28
        buffer_offset += write_len;
 8002462:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002464:	69bb      	ldr	r3, [r7, #24]
 8002466:	4413      	add	r3, r2
 8002468:	62fb      	str	r3, [r7, #44]	@ 0x2c
        len -= write_len;
 800246a:	683a      	ldr	r2, [r7, #0]
 800246c:	69bb      	ldr	r3, [r7, #24]
 800246e:	1ad3      	subs	r3, r2, r3
 8002470:	603b      	str	r3, [r7, #0]
    for (uint32_t page = first_page; page <= last_page; ++page) {
 8002472:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002474:	3301      	adds	r3, #1
 8002476:	627b      	str	r3, [r7, #36]	@ 0x24
 8002478:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	429a      	cmp	r2, r3
 800247e:	d9a0      	bls.n	80023c2 <w25qxx_write+0x3a>
    }

    return W25QXX_Ok;
 8002480:	2300      	movs	r3, #0
}
 8002482:	4618      	mov	r0, r3
 8002484:	3730      	adds	r7, #48	@ 0x30
 8002486:	46bd      	mov	sp, r7
 8002488:	bd80      	pop	{r7, pc}

0800248a <w25qxx_chip_erase>:
    }

    return ret;
}

W25QXX_result_t w25qxx_chip_erase(W25QXX_HandleTypeDef *w25qxx) {
 800248a:	b580      	push	{r7, lr}
 800248c:	b084      	sub	sp, #16
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
    if (w25qxx_write_enable(w25qxx) == W25QXX_Ok) {
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7ff fe43 	bl	800211e <w25qxx_write_enable>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d11d      	bne.n	80024da <w25qxx_chip_erase+0x50>
        uint8_t tx[1] = {
 800249e:	23c7      	movs	r3, #199	@ 0xc7
 80024a0:	733b      	strb	r3, [r7, #12]
        W25QXX_CHIP_ERASE };
        cs_on(w25qxx);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f7ff fd8d 	bl	8001fc2 <cs_on>
        if (w25qxx_transmit(w25qxx, tx, 1) != W25QXX_Ok) {
 80024a8:	f107 030c 	add.w	r3, r7, #12
 80024ac:	2201      	movs	r2, #1
 80024ae:	4619      	mov	r1, r3
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f7ff fda6 	bl	8002002 <w25qxx_transmit>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d001      	beq.n	80024c0 <w25qxx_chip_erase+0x36>
            return W25QXX_Err;
 80024bc:	2301      	movs	r3, #1
 80024be:	e00d      	b.n	80024dc <w25qxx_chip_erase+0x52>
        }
        cs_off(w25qxx);
 80024c0:	6878      	ldr	r0, [r7, #4]
 80024c2:	f7ff fd8e 	bl	8001fe2 <cs_off>
        if (w25qxx_wait_for_ready(w25qxx, HAL_MAX_DELAY) != W25QXX_Ok) {
 80024c6:	f04f 31ff 	mov.w	r1, #4294967295
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7ff fe46 	bl	800215c <w25qxx_wait_for_ready>
 80024d0:	4603      	mov	r3, r0
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d001      	beq.n	80024da <w25qxx_chip_erase+0x50>
            return W25QXX_Err;
 80024d6:	2301      	movs	r3, #1
 80024d8:	e000      	b.n	80024dc <w25qxx_chip_erase+0x52>
        }
    }
    return W25QXX_Ok;
 80024da:	2300      	movs	r3, #0
}
 80024dc:	4618      	mov	r0, r3
 80024de:	3710      	adds	r7, #16
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}

080024e4 <MadgwickAHRSupdate>:
// Functions

//---------------------------------------------------------------------------------------------------
// AHRS algorithm update

void MadgwickAHRSupdate(float gx, float gy, float gz, float ax, float ay, float az, float mx, float my, float mz) {
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b0ae      	sub	sp, #184	@ 0xb8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
 80024ee:	edc7 0a08 	vstr	s1, [r7, #32]
 80024f2:	ed87 1a07 	vstr	s2, [r7, #28]
 80024f6:	edc7 1a06 	vstr	s3, [r7, #24]
 80024fa:	ed87 2a05 	vstr	s4, [r7, #20]
 80024fe:	edc7 2a04 	vstr	s5, [r7, #16]
 8002502:	ed87 3a03 	vstr	s6, [r7, #12]
 8002506:	edc7 3a02 	vstr	s7, [r7, #8]
 800250a:	ed87 4a01 	vstr	s8, [r7, #4]
	float qDot1, qDot2, qDot3, qDot4;
	float hx, hy;
	float _2q0mx, _2q0my, _2q0mz, _2q1mx, _2bx, _2bz, _4bx, _4bz, _2q0, _2q1, _2q2, _2q3, _2q0q2, _2q2q3, q0q0, q0q1, q0q2, q0q3, q1q1, q1q2, q1q3, q2q2, q2q3, q3q3;

	// Use IMU algorithm if magnetometer measurement invalid (avoids NaN in magnetometer normalisation)
	if((mx == 0.0f) && (my == 0.0f) && (mz == 0.0f)) {
 800250e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002512:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800251a:	d11d      	bne.n	8002558 <MadgwickAHRSupdate+0x74>
 800251c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002520:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002528:	d116      	bne.n	8002558 <MadgwickAHRSupdate+0x74>
 800252a:	edd7 7a01 	vldr	s15, [r7, #4]
 800252e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002536:	d10f      	bne.n	8002558 <MadgwickAHRSupdate+0x74>
		MadgwickAHRSupdateIMU(gx, gy, gz, ax, ay, az);
 8002538:	edd7 2a04 	vldr	s5, [r7, #16]
 800253c:	ed97 2a05 	vldr	s4, [r7, #20]
 8002540:	edd7 1a06 	vldr	s3, [r7, #24]
 8002544:	ed97 1a07 	vldr	s2, [r7, #28]
 8002548:	edd7 0a08 	vldr	s1, [r7, #32]
 800254c:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 8002550:	f000 fede 	bl	8003310 <MadgwickAHRSupdateIMU>
		return;
 8002554:	f000 becc 	b.w	80032f0 <MadgwickAHRSupdate+0xe0c>
	}

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8002558:	4be4      	ldr	r3, [pc, #912]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 800255a:	edd3 7a00 	vldr	s15, [r3]
 800255e:	eeb1 7a67 	vneg.f32	s14, s15
 8002562:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002566:	ee27 7a27 	vmul.f32	s14, s14, s15
 800256a:	4be1      	ldr	r3, [pc, #900]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 800256c:	edd3 6a00 	vldr	s13, [r3]
 8002570:	edd7 7a08 	vldr	s15, [r7, #32]
 8002574:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002578:	ee37 7a67 	vsub.f32	s14, s14, s15
 800257c:	4bdd      	ldr	r3, [pc, #884]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 800257e:	edd3 6a00 	vldr	s13, [r3]
 8002582:	edd7 7a07 	vldr	s15, [r7, #28]
 8002586:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800258a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800258e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8002592:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002596:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800259a:	4bd7      	ldr	r3, [pc, #860]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 800259c:	ed93 7a00 	vldr	s14, [r3]
 80025a0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80025a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025a8:	4bd1      	ldr	r3, [pc, #836]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80025aa:	edd3 6a00 	vldr	s13, [r3]
 80025ae:	edd7 7a07 	vldr	s15, [r7, #28]
 80025b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025b6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025ba:	4bce      	ldr	r3, [pc, #824]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80025bc:	edd3 6a00 	vldr	s13, [r3]
 80025c0:	edd7 7a08 	vldr	s15, [r7, #32]
 80025c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025cc:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80025d0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025d4:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80025d8:	4bc7      	ldr	r3, [pc, #796]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 80025da:	ed93 7a00 	vldr	s14, [r3]
 80025de:	edd7 7a08 	vldr	s15, [r7, #32]
 80025e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025e6:	4bc1      	ldr	r3, [pc, #772]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 80025e8:	edd3 6a00 	vldr	s13, [r3]
 80025ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80025f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025f8:	4bbe      	ldr	r3, [pc, #760]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80025fa:	edd3 6a00 	vldr	s13, [r3]
 80025fe:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002606:	ee77 7a27 	vadd.f32	s15, s14, s15
 800260a:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800260e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002612:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8002616:	4bb8      	ldr	r3, [pc, #736]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002618:	ed93 7a00 	vldr	s14, [r3]
 800261c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002620:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002624:	4bb1      	ldr	r3, [pc, #708]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 8002626:	edd3 6a00 	vldr	s13, [r3]
 800262a:	edd7 7a08 	vldr	s15, [r7, #32]
 800262e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002632:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002636:	4bae      	ldr	r3, [pc, #696]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 8002638:	edd3 6a00 	vldr	s13, [r3]
 800263c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002640:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002644:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002648:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800264c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002650:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 8002654:	edd7 7a06 	vldr	s15, [r7, #24]
 8002658:	eef5 7a40 	vcmp.f32	s15, #0.0
 800265c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002660:	d10e      	bne.n	8002680 <MadgwickAHRSupdate+0x19c>
 8002662:	edd7 7a05 	vldr	s15, [r7, #20]
 8002666:	eef5 7a40 	vcmp.f32	s15, #0.0
 800266a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266e:	d107      	bne.n	8002680 <MadgwickAHRSupdate+0x19c>
 8002670:	edd7 7a04 	vldr	s15, [r7, #16]
 8002674:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002678:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800267c:	f000 85ac 	beq.w	80031d8 <MadgwickAHRSupdate+0xcf4>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8002680:	edd7 7a06 	vldr	s15, [r7, #24]
 8002684:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002688:	edd7 7a05 	vldr	s15, [r7, #20]
 800268c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002690:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002694:	edd7 7a04 	vldr	s15, [r7, #16]
 8002698:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800269c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026a0:	eeb0 0a67 	vmov.f32	s0, s15
 80026a4:	f001 f958 	bl	8003958 <invSqrt>
 80026a8:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		ax *= recipNorm;
 80026ac:	ed97 7a06 	vldr	s14, [r7, #24]
 80026b0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80026b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b8:	edc7 7a06 	vstr	s15, [r7, #24]
		ay *= recipNorm;
 80026bc:	ed97 7a05 	vldr	s14, [r7, #20]
 80026c0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80026c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c8:	edc7 7a05 	vstr	s15, [r7, #20]
		az *= recipNorm;   
 80026cc:	ed97 7a04 	vldr	s14, [r7, #16]
 80026d0:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80026d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026d8:	edc7 7a04 	vstr	s15, [r7, #16]

		// Normalise magnetometer measurement
		recipNorm = invSqrt(mx * mx + my * my + mz * mz);
 80026dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80026e0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80026e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80026e8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80026f4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80026f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026fc:	eeb0 0a67 	vmov.f32	s0, s15
 8002700:	f001 f92a 	bl	8003958 <invSqrt>
 8002704:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		mx *= recipNorm;
 8002708:	ed97 7a03 	vldr	s14, [r7, #12]
 800270c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002710:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002714:	edc7 7a03 	vstr	s15, [r7, #12]
		my *= recipNorm;
 8002718:	ed97 7a02 	vldr	s14, [r7, #8]
 800271c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002720:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002724:	edc7 7a02 	vstr	s15, [r7, #8]
		mz *= recipNorm;
 8002728:	ed97 7a01 	vldr	s14, [r7, #4]
 800272c:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8002730:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002734:	edc7 7a01 	vstr	s15, [r7, #4]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0mx = 2.0f * q0 * mx;
 8002738:	4b6f      	ldr	r3, [pc, #444]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002742:	ed97 7a03 	vldr	s14, [r7, #12]
 8002746:	ee67 7a27 	vmul.f32	s15, s14, s15
 800274a:	edc7 7a28 	vstr	s15, [r7, #160]	@ 0xa0
		_2q0my = 2.0f * q0 * my;
 800274e:	4b6a      	ldr	r3, [pc, #424]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002750:	edd3 7a00 	vldr	s15, [r3]
 8002754:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002758:	ed97 7a02 	vldr	s14, [r7, #8]
 800275c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002760:	edc7 7a27 	vstr	s15, [r7, #156]	@ 0x9c
		_2q0mz = 2.0f * q0 * mz;
 8002764:	4b64      	ldr	r3, [pc, #400]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002766:	edd3 7a00 	vldr	s15, [r3]
 800276a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800276e:	ed97 7a01 	vldr	s14, [r7, #4]
 8002772:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002776:	edc7 7a26 	vstr	s15, [r7, #152]	@ 0x98
		_2q1mx = 2.0f * q1 * mx;
 800277a:	4b5c      	ldr	r3, [pc, #368]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 800277c:	edd3 7a00 	vldr	s15, [r3]
 8002780:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002784:	ed97 7a03 	vldr	s14, [r7, #12]
 8002788:	ee67 7a27 	vmul.f32	s15, s14, s15
 800278c:	edc7 7a25 	vstr	s15, [r7, #148]	@ 0x94
		_2q0 = 2.0f * q0;
 8002790:	4b59      	ldr	r3, [pc, #356]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002792:	edd3 7a00 	vldr	s15, [r3]
 8002796:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800279a:	edc7 7a24 	vstr	s15, [r7, #144]	@ 0x90
		_2q1 = 2.0f * q1;
 800279e:	4b53      	ldr	r3, [pc, #332]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 80027a0:	edd3 7a00 	vldr	s15, [r3]
 80027a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027a8:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c
		_2q2 = 2.0f * q2;
 80027ac:	4b50      	ldr	r3, [pc, #320]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80027ae:	edd3 7a00 	vldr	s15, [r3]
 80027b2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027b6:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
		_2q3 = 2.0f * q3;
 80027ba:	4b4e      	ldr	r3, [pc, #312]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80027bc:	edd3 7a00 	vldr	s15, [r3]
 80027c0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80027c4:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
		_2q0q2 = 2.0f * q0 * q2;
 80027c8:	4b4b      	ldr	r3, [pc, #300]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 80027ca:	edd3 7a00 	vldr	s15, [r3]
 80027ce:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027d2:	4b47      	ldr	r3, [pc, #284]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80027d4:	edd3 7a00 	vldr	s15, [r3]
 80027d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027dc:	edc7 7a20 	vstr	s15, [r7, #128]	@ 0x80
		_2q2q3 = 2.0f * q2 * q3;
 80027e0:	4b43      	ldr	r3, [pc, #268]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80027e2:	edd3 7a00 	vldr	s15, [r3]
 80027e6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80027ea:	4b42      	ldr	r3, [pc, #264]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80027ec:	edd3 7a00 	vldr	s15, [r3]
 80027f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80027f4:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		q0q0 = q0 * q0;
 80027f8:	4b3f      	ldr	r3, [pc, #252]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 80027fa:	ed93 7a00 	vldr	s14, [r3]
 80027fe:	4b3e      	ldr	r3, [pc, #248]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002800:	edd3 7a00 	vldr	s15, [r3]
 8002804:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002808:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78
		q0q1 = q0 * q1;
 800280c:	4b3a      	ldr	r3, [pc, #232]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 800280e:	ed93 7a00 	vldr	s14, [r3]
 8002812:	4b36      	ldr	r3, [pc, #216]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 8002814:	edd3 7a00 	vldr	s15, [r3]
 8002818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281c:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		q0q2 = q0 * q2;
 8002820:	4b35      	ldr	r3, [pc, #212]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002822:	ed93 7a00 	vldr	s14, [r3]
 8002826:	4b32      	ldr	r3, [pc, #200]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 8002828:	edd3 7a00 	vldr	s15, [r3]
 800282c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002830:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70
		q0q3 = q0 * q3;
 8002834:	4b30      	ldr	r3, [pc, #192]	@ (80028f8 <MadgwickAHRSupdate+0x414>)
 8002836:	ed93 7a00 	vldr	s14, [r3]
 800283a:	4b2e      	ldr	r3, [pc, #184]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 800283c:	edd3 7a00 	vldr	s15, [r3]
 8002840:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002844:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		q1q1 = q1 * q1;
 8002848:	4b28      	ldr	r3, [pc, #160]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 800284a:	ed93 7a00 	vldr	s14, [r3]
 800284e:	4b27      	ldr	r3, [pc, #156]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 8002850:	edd3 7a00 	vldr	s15, [r3]
 8002854:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002858:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		q1q2 = q1 * q2;
 800285c:	4b23      	ldr	r3, [pc, #140]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 800285e:	ed93 7a00 	vldr	s14, [r3]
 8002862:	4b23      	ldr	r3, [pc, #140]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 8002864:	edd3 7a00 	vldr	s15, [r3]
 8002868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800286c:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		q1q3 = q1 * q3;
 8002870:	4b1e      	ldr	r3, [pc, #120]	@ (80028ec <MadgwickAHRSupdate+0x408>)
 8002872:	ed93 7a00 	vldr	s14, [r3]
 8002876:	4b1f      	ldr	r3, [pc, #124]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 8002878:	edd3 7a00 	vldr	s15, [r3]
 800287c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002880:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
		q2q2 = q2 * q2;
 8002884:	4b1a      	ldr	r3, [pc, #104]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 8002886:	ed93 7a00 	vldr	s14, [r3]
 800288a:	4b19      	ldr	r3, [pc, #100]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 800288c:	edd3 7a00 	vldr	s15, [r3]
 8002890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002894:	edc7 7a17 	vstr	s15, [r7, #92]	@ 0x5c
		q2q3 = q2 * q3;
 8002898:	4b15      	ldr	r3, [pc, #84]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 800289a:	ed93 7a00 	vldr	s14, [r3]
 800289e:	4b15      	ldr	r3, [pc, #84]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80028a0:	edd3 7a00 	vldr	s15, [r3]
 80028a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028a8:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		q3q3 = q3 * q3;
 80028ac:	4b11      	ldr	r3, [pc, #68]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80028ae:	ed93 7a00 	vldr	s14, [r3]
 80028b2:	4b10      	ldr	r3, [pc, #64]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80028b4:	edd3 7a00 	vldr	s15, [r3]
 80028b8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028bc:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

		// Reference direction of Earth's magnetic field
		hx = mx * q0q0 - _2q0my * q3 + _2q0mz * q2 + mx * q1q1 + _2q1 * my * q2 + _2q1 * mz * q3 - mx * q2q2 - mx * q3q3;
 80028c0:	ed97 7a03 	vldr	s14, [r7, #12]
 80028c4:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 80028c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028cc:	4b09      	ldr	r3, [pc, #36]	@ (80028f4 <MadgwickAHRSupdate+0x410>)
 80028ce:	edd3 6a00 	vldr	s13, [r3]
 80028d2:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 80028d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028da:	ee37 7a67 	vsub.f32	s14, s14, s15
 80028de:	4b04      	ldr	r3, [pc, #16]	@ (80028f0 <MadgwickAHRSupdate+0x40c>)
 80028e0:	edd3 6a00 	vldr	s13, [r3]
 80028e4:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 80028e8:	e008      	b.n	80028fc <MadgwickAHRSupdate+0x418>
 80028ea:	bf00      	nop
 80028ec:	200004a8 	.word	0x200004a8
 80028f0:	200004ac 	.word	0x200004ac
 80028f4:	200004b0 	.word	0x200004b0
 80028f8:	20000008 	.word	0x20000008
 80028fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002900:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002904:	edd7 6a03 	vldr	s13, [r7, #12]
 8002908:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800290c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002910:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002914:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002918:	edd7 7a02 	vldr	s15, [r7, #8]
 800291c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002920:	4bf5      	ldr	r3, [pc, #980]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 8002922:	edd3 7a00 	vldr	s15, [r3]
 8002926:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800292a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800292e:	edd7 6a23 	vldr	s13, [r7, #140]	@ 0x8c
 8002932:	edd7 7a01 	vldr	s15, [r7, #4]
 8002936:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800293a:	4bf0      	ldr	r3, [pc, #960]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 800293c:	edd3 7a00 	vldr	s15, [r3]
 8002940:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002944:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002948:	edd7 6a03 	vldr	s13, [r7, #12]
 800294c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002950:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002954:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002958:	edd7 6a03 	vldr	s13, [r7, #12]
 800295c:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002960:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002964:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002968:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		hy = _2q0mx * q3 + my * q0q0 - _2q0mz * q1 + _2q1mx * q2 - my * q1q1 + my * q2q2 + _2q2 * mz * q3 - my * q3q3;
 800296c:	4be3      	ldr	r3, [pc, #908]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 800296e:	ed93 7a00 	vldr	s14, [r3]
 8002972:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002976:	ee27 7a27 	vmul.f32	s14, s14, s15
 800297a:	edd7 6a02 	vldr	s13, [r7, #8]
 800297e:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002982:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002986:	ee37 7a27 	vadd.f32	s14, s14, s15
 800298a:	4bdd      	ldr	r3, [pc, #884]	@ (8002d00 <MadgwickAHRSupdate+0x81c>)
 800298c:	edd3 6a00 	vldr	s13, [r3]
 8002990:	edd7 7a26 	vldr	s15, [r7, #152]	@ 0x98
 8002994:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002998:	ee37 7a67 	vsub.f32	s14, s14, s15
 800299c:	4bd6      	ldr	r3, [pc, #856]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 800299e:	edd3 6a00 	vldr	s13, [r3]
 80029a2:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 80029a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029ae:	edd7 6a02 	vldr	s13, [r7, #8]
 80029b2:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80029b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80029be:	edd7 6a02 	vldr	s13, [r7, #8]
 80029c2:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80029c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029ce:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 80029d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80029d6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80029da:	4bc8      	ldr	r3, [pc, #800]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 80029dc:	edd3 7a00 	vldr	s15, [r3]
 80029e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80029e8:	edd7 6a02 	vldr	s13, [r7, #8]
 80029ec:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80029f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029f8:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_2bx = sqrt(hx * hx + hy * hy);
 80029fc:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8002a00:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002a04:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8002a08:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002a0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a10:	ee17 0a90 	vmov	r0, s15
 8002a14:	f7fd fda8 	bl	8000568 <__aeabi_f2d>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	ec43 2b10 	vmov	d0, r2, r3
 8002a20:	f019 fa98 	bl	801bf54 <sqrt>
 8002a24:	ec53 2b10 	vmov	r2, r3, d0
 8002a28:	4610      	mov	r0, r2
 8002a2a:	4619      	mov	r1, r3
 8002a2c:	f7fe f8ec 	bl	8000c08 <__aeabi_d2f>
 8002a30:	4603      	mov	r3, r0
 8002a32:	64bb      	str	r3, [r7, #72]	@ 0x48
		_2bz = -_2q0mx * q2 + _2q0my * q1 + mz * q0q0 + _2q1mx * q3 - mz * q1q1 + _2q2 * my * q3 - mz * q2q2 + mz * q3q3;
 8002a34:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8002a38:	eeb1 7a67 	vneg.f32	s14, s15
 8002a3c:	4bae      	ldr	r3, [pc, #696]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 8002a3e:	edd3 7a00 	vldr	s15, [r3]
 8002a42:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a46:	4bae      	ldr	r3, [pc, #696]	@ (8002d00 <MadgwickAHRSupdate+0x81c>)
 8002a48:	edd3 6a00 	vldr	s13, [r3]
 8002a4c:	edd7 7a27 	vldr	s15, [r7, #156]	@ 0x9c
 8002a50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a58:	edd7 6a01 	vldr	s13, [r7, #4]
 8002a5c:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8002a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a68:	4ba4      	ldr	r3, [pc, #656]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 8002a6a:	edd3 6a00 	vldr	s13, [r3]
 8002a6e:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8002a72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a76:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a7a:	edd7 6a01 	vldr	s13, [r7, #4]
 8002a7e:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002a82:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002a86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a8a:	edd7 6a22 	vldr	s13, [r7, #136]	@ 0x88
 8002a8e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a92:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002a96:	4b99      	ldr	r3, [pc, #612]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 8002a98:	edd3 7a00 	vldr	s15, [r3]
 8002a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002aa0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa4:	edd7 6a01 	vldr	s13, [r7, #4]
 8002aa8:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002aac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ab0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002ab4:	edd7 6a01 	vldr	s13, [r7, #4]
 8002ab8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002abc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ac0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ac4:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4bx = 2.0f * _2bx;
 8002ac8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002acc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002ad0:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_4bz = 2.0f * _2bz;
 8002ad4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ad8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002adc:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

		// Gradient decent algorithm corrective step
		s0 = -_2q2 * (2.0f * q1q3 - _2q0q2 - ax) + _2q1 * (2.0f * q0q1 + _2q2q3 - ay) - _2bz * q2 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q3 + _2bz * q1) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q2 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002ae0:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002ae4:	eeb1 7a67 	vneg.f32	s14, s15
 8002ae8:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002aec:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002af0:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002af4:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002af8:	edd7 7a06 	vldr	s15, [r7, #24]
 8002afc:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002b00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002b04:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002b08:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002b0c:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002b10:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b14:	edd7 7a05 	vldr	s15, [r7, #20]
 8002b18:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002b1c:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002b20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b24:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002b28:	4b73      	ldr	r3, [pc, #460]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 8002b2a:	edd3 6a00 	vldr	s13, [r3]
 8002b2e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b32:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b36:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002b3a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002b3e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b42:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002b46:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002b4a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b4e:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002b52:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002b56:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002b5a:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002b5e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b62:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002b66:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b6e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002b72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002b76:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002b7a:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002b7e:	eef1 6a67 	vneg.f32	s13, s15
 8002b82:	4b5e      	ldr	r3, [pc, #376]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 8002b84:	edd3 7a00 	vldr	s15, [r3]
 8002b88:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002b8c:	4b5c      	ldr	r3, [pc, #368]	@ (8002d00 <MadgwickAHRSupdate+0x81c>)
 8002b8e:	ed93 6a00 	vldr	s12, [r3]
 8002b92:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002b96:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002b9a:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002b9e:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002ba2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002ba6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002baa:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bae:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bb2:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002bb6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002bba:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002bbe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002bc2:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002bc6:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002bca:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bce:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002bd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002bd6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bda:	4b47      	ldr	r3, [pc, #284]	@ (8002cf8 <MadgwickAHRSupdate+0x814>)
 8002bdc:	edd3 6a00 	vldr	s13, [r3]
 8002be0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002be4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002be8:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002bec:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002bf0:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002bf4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002bf8:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002bfc:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002c00:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002c04:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c08:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002c0c:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002c10:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002c14:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002c18:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002c1c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c20:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002c24:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c28:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c2c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 = _2q3 * (2.0f * q1q3 - _2q0q2 - ax) + _2q0 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q1 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + _2bz * q3 * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q2 + _2bz * q0) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q3 - _4bz * q1) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002c30:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002c34:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002c38:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002c3c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c40:	edd7 7a06 	vldr	s15, [r7, #24]
 8002c44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c48:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002c4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c50:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002c54:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002c58:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002c5c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002c60:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c64:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002c68:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002c6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002c74:	4b22      	ldr	r3, [pc, #136]	@ (8002d00 <MadgwickAHRSupdate+0x81c>)
 8002c76:	edd3 7a00 	vldr	s15, [r3]
 8002c7a:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002c7e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002c82:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002c86:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002c8a:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002c8e:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c92:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002c96:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002c9a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002c9e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002ca2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002ca6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002caa:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002cae:	4b13      	ldr	r3, [pc, #76]	@ (8002cfc <MadgwickAHRSupdate+0x818>)
 8002cb0:	edd3 6a00 	vldr	s13, [r3]
 8002cb4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002cb8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002cbc:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002cc0:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002cc4:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cc8:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002ccc:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002cd0:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002cd4:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002cd8:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002cdc:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002ce0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002ce4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ce8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002cec:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002cf0:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cf4:	e006      	b.n	8002d04 <MadgwickAHRSupdate+0x820>
 8002cf6:	bf00      	nop
 8002cf8:	200004ac 	.word	0x200004ac
 8002cfc:	200004b0 	.word	0x200004b0
 8002d00:	200004a8 	.word	0x200004a8
 8002d04:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d08:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d0c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d10:	4bf6      	ldr	r3, [pc, #984]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8002d12:	edd3 6a00 	vldr	s13, [r3]
 8002d16:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d1a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d1e:	4bf4      	ldr	r3, [pc, #976]	@ (80030f0 <MadgwickAHRSupdate+0xc0c>)
 8002d20:	ed93 6a00 	vldr	s12, [r3]
 8002d24:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d28:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d2c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002d30:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002d34:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002d38:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002d3c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d40:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002d44:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002d48:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002d4c:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002d50:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002d54:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002d58:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d5c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002d60:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002d64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002d68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002d6c:	4be1      	ldr	r3, [pc, #900]	@ (80030f4 <MadgwickAHRSupdate+0xc10>)
 8002d6e:	edd3 6a00 	vldr	s13, [r3]
 8002d72:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d76:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002d7a:	4bdf      	ldr	r3, [pc, #892]	@ (80030f8 <MadgwickAHRSupdate+0xc14>)
 8002d7c:	ed93 6a00 	vldr	s12, [r3]
 8002d80:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002d84:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002d88:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002d8c:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002d90:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002d94:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002d98:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002d9c:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002da0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002da4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002da8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002dac:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002db0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002db4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002db8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002dbc:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002dc0:	edd7 7a01 	vldr	s15, [r7, #4]
 8002dc4:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002dc8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002dcc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dd0:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 = -_2q0 * (2.0f * q1q3 - _2q0q2 - ax) + _2q3 * (2.0f * q0q1 + _2q2q3 - ay) - 4.0f * q2 * (1 - 2.0f * q1q1 - 2.0f * q2q2 - az) + (-_4bx * q2 - _2bz * q0) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (_2bx * q1 + _2bz * q3) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + (_2bx * q0 - _4bz * q2) * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002dd4:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8002dd8:	eeb1 7a67 	vneg.f32	s14, s15
 8002ddc:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002de0:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002de4:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002de8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002dec:	edd7 7a06 	vldr	s15, [r7, #24]
 8002df0:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002df4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002df8:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002dfc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002e00:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002e04:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002e08:	edd7 7a05 	vldr	s15, [r7, #20]
 8002e0c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e10:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8002e14:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e18:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002e1c:	4bb3      	ldr	r3, [pc, #716]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8002e1e:	edd3 7a00 	vldr	s15, [r3]
 8002e22:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 8002e26:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002e2a:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002e2e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002e32:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8002e36:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e3a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002e3e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002e42:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e46:	edd7 7a04 	vldr	s15, [r7, #16]
 8002e4a:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e4e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e52:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e56:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002e5a:	eef1 6a67 	vneg.f32	s13, s15
 8002e5e:	4ba3      	ldr	r3, [pc, #652]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8002e60:	edd3 7a00 	vldr	s15, [r3]
 8002e64:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002e68:	4ba1      	ldr	r3, [pc, #644]	@ (80030f0 <MadgwickAHRSupdate+0xc0c>)
 8002e6a:	ed93 6a00 	vldr	s12, [r3]
 8002e6e:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002e72:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002e76:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002e7a:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002e7e:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002e82:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e86:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002e8a:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002e8e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002e92:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002e96:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 8002e9a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8002e9e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002ea2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ea6:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002eaa:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002eae:	edd7 7a03 	vldr	s15, [r7, #12]
 8002eb2:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002eb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002ebe:	4b8e      	ldr	r3, [pc, #568]	@ (80030f8 <MadgwickAHRSupdate+0xc14>)
 8002ec0:	edd3 6a00 	vldr	s13, [r3]
 8002ec4:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002ec8:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002ecc:	4b89      	ldr	r3, [pc, #548]	@ (80030f4 <MadgwickAHRSupdate+0xc10>)
 8002ece:	ed93 6a00 	vldr	s12, [r3]
 8002ed2:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002ed6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002eda:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002ede:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8002ee2:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8002ee6:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002eea:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002eee:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002ef2:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 8002ef6:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8002efa:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8002efe:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f02:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f06:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f0a:	edd7 7a02 	vldr	s15, [r7, #8]
 8002f0e:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f12:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f16:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002f1a:	4b75      	ldr	r3, [pc, #468]	@ (80030f0 <MadgwickAHRSupdate+0xc0c>)
 8002f1c:	edd3 6a00 	vldr	s13, [r3]
 8002f20:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f24:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002f28:	4b70      	ldr	r3, [pc, #448]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8002f2a:	ed93 6a00 	vldr	s12, [r3]
 8002f2e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8002f32:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002f36:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002f3a:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 8002f3e:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f42:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f46:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8002f4a:	ee26 6a27 	vmul.f32	s12, s12, s15
 8002f4e:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 8002f52:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8002f56:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f5a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002f5e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8002f62:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002f66:	ee65 7aa7 	vmul.f32	s15, s11, s15
 8002f6a:	ee36 6a27 	vadd.f32	s12, s12, s15
 8002f6e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002f72:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002f76:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f7e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 = _2q1 * (2.0f * q1q3 - _2q0q2 - ax) + _2q2 * (2.0f * q0q1 + _2q2q3 - ay) + (-_4bx * q3 + _2bz * q1) * (_2bx * (0.5f - q2q2 - q3q3) + _2bz * (q1q3 - q0q2) - mx) + (-_2bx * q0 + _2bz * q2) * (_2bx * (q1q2 - q0q3) + _2bz * (q0q1 + q2q3) - my) + _2bx * q1 * (_2bx * (q0q2 + q1q3) + _2bz * (0.5f - q1q1 - q2q2) - mz);
 8002f82:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8002f86:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002f8a:	edd7 7a20 	vldr	s15, [r7, #128]	@ 0x80
 8002f8e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f92:	edd7 7a06 	vldr	s15, [r7, #24]
 8002f96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002f9a:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8002f9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002fa2:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8002fa6:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002faa:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8002fae:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002fb2:	edd7 7a05 	vldr	s15, [r7, #20]
 8002fb6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002fba:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8002fbe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fc2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002fc6:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8002fca:	eef1 6a67 	vneg.f32	s13, s15
 8002fce:	4b49      	ldr	r3, [pc, #292]	@ (80030f4 <MadgwickAHRSupdate+0xc10>)
 8002fd0:	edd3 7a00 	vldr	s15, [r3]
 8002fd4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002fd8:	4b47      	ldr	r3, [pc, #284]	@ (80030f8 <MadgwickAHRSupdate+0xc14>)
 8002fda:	ed93 6a00 	vldr	s12, [r3]
 8002fde:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8002fe2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8002fe6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8002fea:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8002fee:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8002ff2:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002ff6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8002ffa:	ee36 6a67 	vsub.f32	s12, s12, s15
 8002ffe:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003002:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003006:	edd7 5a18 	vldr	s11, [r7, #96]	@ 0x60
 800300a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 800300e:	ee75 5ae7 	vsub.f32	s11, s11, s15
 8003012:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003016:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800301a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800301e:	edd7 7a03 	vldr	s15, [r7, #12]
 8003022:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003026:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800302a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800302e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003032:	eef1 6a67 	vneg.f32	s13, s15
 8003036:	4b2e      	ldr	r3, [pc, #184]	@ (80030f0 <MadgwickAHRSupdate+0xc0c>)
 8003038:	edd3 7a00 	vldr	s15, [r3]
 800303c:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003040:	4b2a      	ldr	r3, [pc, #168]	@ (80030ec <MadgwickAHRSupdate+0xc08>)
 8003042:	ed93 6a00 	vldr	s12, [r3]
 8003046:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800304a:	ee66 7a27 	vmul.f32	s15, s12, s15
 800304e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8003052:	ed97 6a19 	vldr	s12, [r7, #100]	@ 0x64
 8003056:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 800305a:	ee36 6a67 	vsub.f32	s12, s12, s15
 800305e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003062:	ee26 6a27 	vmul.f32	s12, s12, s15
 8003066:	edd7 5a1d 	vldr	s11, [r7, #116]	@ 0x74
 800306a:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 800306e:	ee75 5aa7 	vadd.f32	s11, s11, s15
 8003072:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8003076:	ee65 7aa7 	vmul.f32	s15, s11, s15
 800307a:	ee36 6a27 	vadd.f32	s12, s12, s15
 800307e:	edd7 7a02 	vldr	s15, [r7, #8]
 8003082:	ee76 7a67 	vsub.f32	s15, s12, s15
 8003086:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800308a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800308e:	4b1a      	ldr	r3, [pc, #104]	@ (80030f8 <MadgwickAHRSupdate+0xc14>)
 8003090:	edd3 6a00 	vldr	s13, [r3]
 8003094:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8003098:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800309c:	ed97 6a1c 	vldr	s12, [r7, #112]	@ 0x70
 80030a0:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 80030a4:	ee36 6a27 	vadd.f32	s12, s12, s15
 80030a8:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80030ac:	ee26 6a27 	vmul.f32	s12, s12, s15
 80030b0:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80030b4:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 80030b8:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80030bc:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80030c0:	ee75 5ae7 	vsub.f32	s11, s11, s15
 80030c4:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80030c8:	ee65 7aa7 	vmul.f32	s15, s11, s15
 80030cc:	ee36 6a27 	vadd.f32	s12, s12, s15
 80030d0:	edd7 7a01 	vldr	s15, [r7, #4]
 80030d4:	ee76 7a67 	vsub.f32	s15, s12, s15
 80030d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80030dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030e0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80030e4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80030e8:	e008      	b.n	80030fc <MadgwickAHRSupdate+0xc18>
 80030ea:	bf00      	nop
 80030ec:	200004ac 	.word	0x200004ac
 80030f0:	20000008 	.word	0x20000008
 80030f4:	200004b0 	.word	0x200004b0
 80030f8:	200004a8 	.word	0x200004a8
 80030fc:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003100:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003104:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003108:	ee37 7a27 	vadd.f32	s14, s14, s15
 800310c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8003110:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003114:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003118:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800311c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003120:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003124:	eeb0 0a67 	vmov.f32	s0, s15
 8003128:	f000 fc16 	bl	8003958 <invSqrt>
 800312c:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
		s0 *= recipNorm;
 8003130:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 8003134:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003138:	ee67 7a27 	vmul.f32	s15, s14, s15
 800313c:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		s1 *= recipNorm;
 8003140:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8003144:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003148:	ee67 7a27 	vmul.f32	s15, s14, s15
 800314c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		s2 *= recipNorm;
 8003150:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8003154:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003158:	ee67 7a27 	vmul.f32	s15, s14, s15
 800315c:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		s3 *= recipNorm;
 8003160:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8003164:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 8003168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800316c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

		// Apply feedback step
		qDot1 -= beta * s0;
 8003170:	4b61      	ldr	r3, [pc, #388]	@ (80032f8 <MadgwickAHRSupdate+0xe14>)
 8003172:	ed93 7a00 	vldr	s14, [r3]
 8003176:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800317a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800317e:	ed97 7a2d 	vldr	s14, [r7, #180]	@ 0xb4
 8003182:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003186:	edc7 7a2d 	vstr	s15, [r7, #180]	@ 0xb4
		qDot2 -= beta * s1;
 800318a:	4b5b      	ldr	r3, [pc, #364]	@ (80032f8 <MadgwickAHRSupdate+0xe14>)
 800318c:	ed93 7a00 	vldr	s14, [r3]
 8003190:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8003194:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003198:	ed97 7a2c 	vldr	s14, [r7, #176]	@ 0xb0
 800319c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031a0:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
		qDot3 -= beta * s2;
 80031a4:	4b54      	ldr	r3, [pc, #336]	@ (80032f8 <MadgwickAHRSupdate+0xe14>)
 80031a6:	ed93 7a00 	vldr	s14, [r3]
 80031aa:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80031ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031b2:	ed97 7a2b 	vldr	s14, [r7, #172]	@ 0xac
 80031b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031ba:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac
		qDot4 -= beta * s3;
 80031be:	4b4e      	ldr	r3, [pc, #312]	@ (80032f8 <MadgwickAHRSupdate+0xe14>)
 80031c0:	ed93 7a00 	vldr	s14, [r3]
 80031c4:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80031c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80031cc:	ed97 7a2a 	vldr	s14, [r7, #168]	@ 0xa8
 80031d0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031d4:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 80031d8:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 80031dc:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80032fc <MadgwickAHRSupdate+0xe18>
 80031e0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031e4:	4b46      	ldr	r3, [pc, #280]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 80031e6:	edd3 7a00 	vldr	s15, [r3]
 80031ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031ee:	4b44      	ldr	r3, [pc, #272]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 80031f0:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 80031f4:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 80031f8:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 80032fc <MadgwickAHRSupdate+0xe18>
 80031fc:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003200:	4b40      	ldr	r3, [pc, #256]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 8003202:	edd3 7a00 	vldr	s15, [r3]
 8003206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800320a:	4b3e      	ldr	r3, [pc, #248]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 800320c:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8003210:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003214:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80032fc <MadgwickAHRSupdate+0xe18>
 8003218:	ee27 7a87 	vmul.f32	s14, s15, s14
 800321c:	4b3a      	ldr	r3, [pc, #232]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 800321e:	edd3 7a00 	vldr	s15, [r3]
 8003222:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003226:	4b38      	ldr	r3, [pc, #224]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 8003228:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 800322c:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8003230:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80032fc <MadgwickAHRSupdate+0xe18>
 8003234:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003238:	4b34      	ldr	r3, [pc, #208]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 800323a:	edd3 7a00 	vldr	s15, [r3]
 800323e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003242:	4b32      	ldr	r3, [pc, #200]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 8003244:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8003248:	4b2d      	ldr	r3, [pc, #180]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 800324a:	ed93 7a00 	vldr	s14, [r3]
 800324e:	4b2c      	ldr	r3, [pc, #176]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 8003250:	edd3 7a00 	vldr	s15, [r3]
 8003254:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003258:	4b2a      	ldr	r3, [pc, #168]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 800325a:	edd3 6a00 	vldr	s13, [r3]
 800325e:	4b29      	ldr	r3, [pc, #164]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 8003260:	edd3 7a00 	vldr	s15, [r3]
 8003264:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003268:	ee37 7a27 	vadd.f32	s14, s14, s15
 800326c:	4b26      	ldr	r3, [pc, #152]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 800326e:	edd3 6a00 	vldr	s13, [r3]
 8003272:	4b25      	ldr	r3, [pc, #148]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 8003274:	edd3 7a00 	vldr	s15, [r3]
 8003278:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800327c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003280:	4b22      	ldr	r3, [pc, #136]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 8003282:	edd3 6a00 	vldr	s13, [r3]
 8003286:	4b21      	ldr	r3, [pc, #132]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 8003288:	edd3 7a00 	vldr	s15, [r3]
 800328c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003290:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003294:	eeb0 0a67 	vmov.f32	s0, s15
 8003298:	f000 fb5e 	bl	8003958 <invSqrt>
 800329c:	ed87 0a29 	vstr	s0, [r7, #164]	@ 0xa4
	q0 *= recipNorm;
 80032a0:	4b17      	ldr	r3, [pc, #92]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 80032a2:	ed93 7a00 	vldr	s14, [r3]
 80032a6:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80032aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ae:	4b14      	ldr	r3, [pc, #80]	@ (8003300 <MadgwickAHRSupdate+0xe1c>)
 80032b0:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80032b4:	4b13      	ldr	r3, [pc, #76]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 80032b6:	ed93 7a00 	vldr	s14, [r3]
 80032ba:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80032be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032c2:	4b10      	ldr	r3, [pc, #64]	@ (8003304 <MadgwickAHRSupdate+0xe20>)
 80032c4:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 80032c8:	4b0f      	ldr	r3, [pc, #60]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 80032ca:	ed93 7a00 	vldr	s14, [r3]
 80032ce:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80032d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003308 <MadgwickAHRSupdate+0xe24>)
 80032d8:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 80032dc:	4b0b      	ldr	r3, [pc, #44]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 80032de:	ed93 7a00 	vldr	s14, [r3]
 80032e2:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 80032e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032ea:	4b08      	ldr	r3, [pc, #32]	@ (800330c <MadgwickAHRSupdate+0xe28>)
 80032ec:	edc3 7a00 	vstr	s15, [r3]
}
 80032f0:	37b8      	adds	r7, #184	@ 0xb8
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	20000004 	.word	0x20000004
 80032fc:	3a83126f 	.word	0x3a83126f
 8003300:	20000008 	.word	0x20000008
 8003304:	200004a8 	.word	0x200004a8
 8003308:	200004ac 	.word	0x200004ac
 800330c:	200004b0 	.word	0x200004b0

08003310 <MadgwickAHRSupdateIMU>:

//---------------------------------------------------------------------------------------------------
// IMU algorithm update

void MadgwickAHRSupdateIMU(float gx, float gy, float gz, float ax, float ay, float az) {
 8003310:	b580      	push	{r7, lr}
 8003312:	b09c      	sub	sp, #112	@ 0x70
 8003314:	af00      	add	r7, sp, #0
 8003316:	ed87 0a05 	vstr	s0, [r7, #20]
 800331a:	edc7 0a04 	vstr	s1, [r7, #16]
 800331e:	ed87 1a03 	vstr	s2, [r7, #12]
 8003322:	edc7 1a02 	vstr	s3, [r7, #8]
 8003326:	ed87 2a01 	vstr	s4, [r7, #4]
 800332a:	edc7 2a00 	vstr	s5, [r7]
	float s0, s1, s2, s3;
	float qDot1, qDot2, qDot3, qDot4;
	float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2 ,_8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

	// Rate of change of quaternion from gyroscope
	qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800332e:	4bec      	ldr	r3, [pc, #944]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 8003330:	edd3 7a00 	vldr	s15, [r3]
 8003334:	eeb1 7a67 	vneg.f32	s14, s15
 8003338:	edd7 7a05 	vldr	s15, [r7, #20]
 800333c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003340:	4be8      	ldr	r3, [pc, #928]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003342:	edd3 6a00 	vldr	s13, [r3]
 8003346:	edd7 7a04 	vldr	s15, [r7, #16]
 800334a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800334e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003352:	4be5      	ldr	r3, [pc, #916]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 8003354:	edd3 6a00 	vldr	s13, [r3]
 8003358:	edd7 7a03 	vldr	s15, [r7, #12]
 800335c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003360:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003364:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003368:	ee67 7a87 	vmul.f32	s15, s15, s14
 800336c:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
	qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8003370:	4bde      	ldr	r3, [pc, #888]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 8003372:	ed93 7a00 	vldr	s14, [r3]
 8003376:	edd7 7a05 	vldr	s15, [r7, #20]
 800337a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800337e:	4bd9      	ldr	r3, [pc, #868]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003380:	edd3 6a00 	vldr	s13, [r3]
 8003384:	edd7 7a03 	vldr	s15, [r7, #12]
 8003388:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800338c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003390:	4bd5      	ldr	r3, [pc, #852]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 8003392:	edd3 6a00 	vldr	s13, [r3]
 8003396:	edd7 7a04 	vldr	s15, [r7, #16]
 800339a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800339e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033a2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80033a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033aa:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
	qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80033ae:	4bcf      	ldr	r3, [pc, #828]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 80033b0:	ed93 7a00 	vldr	s14, [r3]
 80033b4:	edd7 7a04 	vldr	s15, [r7, #16]
 80033b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033bc:	4bc8      	ldr	r3, [pc, #800]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80033be:	edd3 6a00 	vldr	s13, [r3]
 80033c2:	edd7 7a03 	vldr	s15, [r7, #12]
 80033c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80033ce:	4bc6      	ldr	r3, [pc, #792]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 80033d0:	edd3 6a00 	vldr	s13, [r3]
 80033d4:	edd7 7a05 	vldr	s15, [r7, #20]
 80033d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80033dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033e0:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80033e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80033e8:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
	qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80033ec:	4bbf      	ldr	r3, [pc, #764]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 80033ee:	ed93 7a00 	vldr	s14, [r3]
 80033f2:	edd7 7a03 	vldr	s15, [r7, #12]
 80033f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80033fa:	4bb9      	ldr	r3, [pc, #740]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80033fc:	edd3 6a00 	vldr	s13, [r3]
 8003400:	edd7 7a04 	vldr	s15, [r7, #16]
 8003404:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003408:	ee37 7a27 	vadd.f32	s14, s14, s15
 800340c:	4bb5      	ldr	r3, [pc, #724]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 800340e:	edd3 6a00 	vldr	s13, [r3]
 8003412:	edd7 7a05 	vldr	s15, [r7, #20]
 8003416:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800341a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800341e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8003422:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003426:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60

	// Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
	if(!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f))) {
 800342a:	edd7 7a02 	vldr	s15, [r7, #8]
 800342e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003436:	d10e      	bne.n	8003456 <MadgwickAHRSupdateIMU+0x146>
 8003438:	edd7 7a01 	vldr	s15, [r7, #4]
 800343c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003444:	d107      	bne.n	8003456 <MadgwickAHRSupdateIMU+0x146>
 8003446:	edd7 7a00 	vldr	s15, [r7]
 800344a:	eef5 7a40 	vcmp.f32	s15, #0.0
 800344e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003452:	f000 81e5 	beq.w	8003820 <MadgwickAHRSupdateIMU+0x510>

		// Normalise accelerometer measurement
		recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8003456:	edd7 7a02 	vldr	s15, [r7, #8]
 800345a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800345e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003462:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003466:	ee37 7a27 	vadd.f32	s14, s14, s15
 800346a:	edd7 7a00 	vldr	s15, [r7]
 800346e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003472:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003476:	eeb0 0a67 	vmov.f32	s0, s15
 800347a:	f000 fa6d 	bl	8003958 <invSqrt>
 800347e:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		ax *= recipNorm;
 8003482:	ed97 7a02 	vldr	s14, [r7, #8]
 8003486:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800348a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800348e:	edc7 7a02 	vstr	s15, [r7, #8]
		ay *= recipNorm;
 8003492:	ed97 7a01 	vldr	s14, [r7, #4]
 8003496:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800349a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800349e:	edc7 7a01 	vstr	s15, [r7, #4]
		az *= recipNorm;   
 80034a2:	ed97 7a00 	vldr	s14, [r7]
 80034a6:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80034aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034ae:	edc7 7a00 	vstr	s15, [r7]

		// Auxiliary variables to avoid repeated arithmetic
		_2q0 = 2.0f * q0;
 80034b2:	4b8e      	ldr	r3, [pc, #568]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 80034b4:	edd3 7a00 	vldr	s15, [r3]
 80034b8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034bc:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
		_2q1 = 2.0f * q1;
 80034c0:	4b87      	ldr	r3, [pc, #540]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80034c2:	edd3 7a00 	vldr	s15, [r3]
 80034c6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034ca:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		_2q2 = 2.0f * q2;
 80034ce:	4b85      	ldr	r3, [pc, #532]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 80034d0:	edd3 7a00 	vldr	s15, [r3]
 80034d4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034d8:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50
		_2q3 = 2.0f * q3;
 80034dc:	4b82      	ldr	r3, [pc, #520]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 80034de:	edd3 7a00 	vldr	s15, [r3]
 80034e2:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80034e6:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
		_4q0 = 4.0f * q0;
 80034ea:	4b80      	ldr	r3, [pc, #512]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 80034ec:	edd3 7a00 	vldr	s15, [r3]
 80034f0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80034f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80034f8:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
		_4q1 = 4.0f * q1;
 80034fc:	4b78      	ldr	r3, [pc, #480]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80034fe:	edd3 7a00 	vldr	s15, [r3]
 8003502:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800350a:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
		_4q2 = 4.0f * q2;
 800350e:	4b75      	ldr	r3, [pc, #468]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003510:	edd3 7a00 	vldr	s15, [r3]
 8003514:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 8003518:	ee67 7a87 	vmul.f32	s15, s15, s14
 800351c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
		_8q1 = 8.0f * q1;
 8003520:	4b6f      	ldr	r3, [pc, #444]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 8003522:	edd3 7a00 	vldr	s15, [r3]
 8003526:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800352a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800352e:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
		_8q2 = 8.0f * q2;
 8003532:	4b6c      	ldr	r3, [pc, #432]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003534:	edd3 7a00 	vldr	s15, [r3]
 8003538:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 800353c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003540:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
		q0q0 = q0 * q0;
 8003544:	4b69      	ldr	r3, [pc, #420]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 8003546:	ed93 7a00 	vldr	s14, [r3]
 800354a:	4b68      	ldr	r3, [pc, #416]	@ (80036ec <MadgwickAHRSupdateIMU+0x3dc>)
 800354c:	edd3 7a00 	vldr	s15, [r3]
 8003550:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003554:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
		q1q1 = q1 * q1;
 8003558:	4b61      	ldr	r3, [pc, #388]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 800355a:	ed93 7a00 	vldr	s14, [r3]
 800355e:	4b60      	ldr	r3, [pc, #384]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 8003560:	edd3 7a00 	vldr	s15, [r3]
 8003564:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003568:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		q2q2 = q2 * q2;
 800356c:	4b5d      	ldr	r3, [pc, #372]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 800356e:	ed93 7a00 	vldr	s14, [r3]
 8003572:	4b5c      	ldr	r3, [pc, #368]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003574:	edd3 7a00 	vldr	s15, [r3]
 8003578:	ee67 7a27 	vmul.f32	s15, s14, s15
 800357c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		q3q3 = q3 * q3;
 8003580:	4b59      	ldr	r3, [pc, #356]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 8003582:	ed93 7a00 	vldr	s14, [r3]
 8003586:	4b58      	ldr	r3, [pc, #352]	@ (80036e8 <MadgwickAHRSupdateIMU+0x3d8>)
 8003588:	edd3 7a00 	vldr	s15, [r3]
 800358c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003590:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

		// Gradient decent algorithm corrective step
		s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8003594:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 8003598:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800359c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035a0:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 80035a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80035a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035b0:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 80035b4:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80035b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80035c0:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 80035c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80035c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035cc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80035d0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80035d4:	ed97 7a11 	vldr	s14, [r7, #68]	@ 0x44
 80035d8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80035dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80035e0:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 80035e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80035e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80035ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80035f0:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80035f4:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 80035f8:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80035fc:	4b38      	ldr	r3, [pc, #224]	@ (80036e0 <MadgwickAHRSupdateIMU+0x3d0>)
 80035fe:	edd3 7a00 	vldr	s15, [r3]
 8003602:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003606:	ee37 7a27 	vadd.f32	s14, s14, s15
 800360a:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 800360e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003612:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003616:	ee37 7a67 	vsub.f32	s14, s14, s15
 800361a:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800361e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003622:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8003626:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800362a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800362e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003632:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8003636:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800363a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800363e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003642:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8003646:	edd7 7a00 	vldr	s15, [r7]
 800364a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800364e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003652:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8003656:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800365a:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 800365e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003662:	4b20      	ldr	r3, [pc, #128]	@ (80036e4 <MadgwickAHRSupdateIMU+0x3d4>)
 8003664:	edd3 7a00 	vldr	s15, [r3]
 8003668:	ee27 7a27 	vmul.f32	s14, s14, s15
 800366c:	edd7 6a16 	vldr	s13, [r7, #88]	@ 0x58
 8003670:	edd7 7a02 	vldr	s15, [r7, #8]
 8003674:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003678:	ee37 7a27 	vadd.f32	s14, s14, s15
 800367c:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8003680:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8003684:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003688:	ee37 7a27 	vadd.f32	s14, s14, s15
 800368c:	edd7 6a13 	vldr	s13, [r7, #76]	@ 0x4c
 8003690:	edd7 7a01 	vldr	s15, [r7, #4]
 8003694:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003698:	ee37 7a67 	vsub.f32	s14, s14, s15
 800369c:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80036a0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80036a4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80036a8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80036ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036b4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80036b8:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80036bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80036c4:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 80036c8:	edd7 7a00 	vldr	s15, [r7]
 80036cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036d4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80036d8:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80036dc:	e008      	b.n	80036f0 <MadgwickAHRSupdateIMU+0x3e0>
 80036de:	bf00      	nop
 80036e0:	200004a8 	.word	0x200004a8
 80036e4:	200004ac 	.word	0x200004ac
 80036e8:	200004b0 	.word	0x200004b0
 80036ec:	20000008 	.word	0x20000008
 80036f0:	eeb1 7a00 	vmov.f32	s14, #16	@ 0x40800000  4.0
 80036f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80036f8:	4b91      	ldr	r3, [pc, #580]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 80036fa:	edd3 7a00 	vldr	s15, [r3]
 80036fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003702:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8003706:	edd7 7a02 	vldr	s15, [r7, #8]
 800370a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800370e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003712:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8003716:	eef1 6a00 	vmov.f32	s13, #16	@ 0x40800000  4.0
 800371a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800371e:	4b88      	ldr	r3, [pc, #544]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 8003720:	edd3 7a00 	vldr	s15, [r3]
 8003724:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003728:	ee37 7a27 	vadd.f32	s14, s14, s15
 800372c:	edd7 6a14 	vldr	s13, [r7, #80]	@ 0x50
 8003730:	edd7 7a01 	vldr	s15, [r7, #4]
 8003734:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003738:	ee77 7a67 	vsub.f32	s15, s14, s15
 800373c:	edc7 7a06 	vstr	s15, [r7, #24]
		recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 8003740:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003744:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003748:	edd7 7a08 	vldr	s15, [r7, #32]
 800374c:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003750:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003754:	edd7 7a07 	vldr	s15, [r7, #28]
 8003758:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800375c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003760:	edd7 7a06 	vldr	s15, [r7, #24]
 8003764:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003768:	ee77 7a27 	vadd.f32	s15, s14, s15
 800376c:	eeb0 0a67 	vmov.f32	s0, s15
 8003770:	f000 f8f2 	bl	8003958 <invSqrt>
 8003774:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
		s0 *= recipNorm;
 8003778:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800377c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003780:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003784:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		s1 *= recipNorm;
 8003788:	ed97 7a08 	vldr	s14, [r7, #32]
 800378c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003790:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003794:	edc7 7a08 	vstr	s15, [r7, #32]
		s2 *= recipNorm;
 8003798:	ed97 7a07 	vldr	s14, [r7, #28]
 800379c:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80037a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037a4:	edc7 7a07 	vstr	s15, [r7, #28]
		s3 *= recipNorm;
 80037a8:	ed97 7a06 	vldr	s14, [r7, #24]
 80037ac:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80037b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037b4:	edc7 7a06 	vstr	s15, [r7, #24]

		// Apply feedback step
		qDot1 -= beta * s0;
 80037b8:	4b62      	ldr	r3, [pc, #392]	@ (8003944 <MadgwickAHRSupdateIMU+0x634>)
 80037ba:	ed93 7a00 	vldr	s14, [r3]
 80037be:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80037c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037c6:	ed97 7a1b 	vldr	s14, [r7, #108]	@ 0x6c
 80037ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037ce:	edc7 7a1b 	vstr	s15, [r7, #108]	@ 0x6c
		qDot2 -= beta * s1;
 80037d2:	4b5c      	ldr	r3, [pc, #368]	@ (8003944 <MadgwickAHRSupdateIMU+0x634>)
 80037d4:	ed93 7a00 	vldr	s14, [r3]
 80037d8:	edd7 7a08 	vldr	s15, [r7, #32]
 80037dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037e0:	ed97 7a1a 	vldr	s14, [r7, #104]	@ 0x68
 80037e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037e8:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68
		qDot3 -= beta * s2;
 80037ec:	4b55      	ldr	r3, [pc, #340]	@ (8003944 <MadgwickAHRSupdateIMU+0x634>)
 80037ee:	ed93 7a00 	vldr	s14, [r3]
 80037f2:	edd7 7a07 	vldr	s15, [r7, #28]
 80037f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80037fa:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 80037fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003802:	edc7 7a19 	vstr	s15, [r7, #100]	@ 0x64
		qDot4 -= beta * s3;
 8003806:	4b4f      	ldr	r3, [pc, #316]	@ (8003944 <MadgwickAHRSupdateIMU+0x634>)
 8003808:	ed93 7a00 	vldr	s14, [r3]
 800380c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003810:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003814:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8003818:	ee77 7a67 	vsub.f32	s15, s14, s15
 800381c:	edc7 7a18 	vstr	s15, [r7, #96]	@ 0x60
	}

	// Integrate rate of change of quaternion to yield quaternion
	q0 += qDot1 * (1.0f / sampleFreq);
 8003820:	edd7 7a1b 	vldr	s15, [r7, #108]	@ 0x6c
 8003824:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8003948 <MadgwickAHRSupdateIMU+0x638>
 8003828:	ee27 7a87 	vmul.f32	s14, s15, s14
 800382c:	4b47      	ldr	r3, [pc, #284]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 800382e:	edd3 7a00 	vldr	s15, [r3]
 8003832:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003836:	4b45      	ldr	r3, [pc, #276]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 8003838:	edc3 7a00 	vstr	s15, [r3]
	q1 += qDot2 * (1.0f / sampleFreq);
 800383c:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 8003840:	ed9f 7a41 	vldr	s14, [pc, #260]	@ 8003948 <MadgwickAHRSupdateIMU+0x638>
 8003844:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003848:	4b41      	ldr	r3, [pc, #260]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 800384a:	edd3 7a00 	vldr	s15, [r3]
 800384e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003852:	4b3f      	ldr	r3, [pc, #252]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 8003854:	edc3 7a00 	vstr	s15, [r3]
	q2 += qDot3 * (1.0f / sampleFreq);
 8003858:	edd7 7a19 	vldr	s15, [r7, #100]	@ 0x64
 800385c:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8003948 <MadgwickAHRSupdateIMU+0x638>
 8003860:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003864:	4b3b      	ldr	r3, [pc, #236]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 8003866:	edd3 7a00 	vldr	s15, [r3]
 800386a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800386e:	4b39      	ldr	r3, [pc, #228]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 8003870:	edc3 7a00 	vstr	s15, [r3]
	q3 += qDot4 * (1.0f / sampleFreq);
 8003874:	edd7 7a18 	vldr	s15, [r7, #96]	@ 0x60
 8003878:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8003948 <MadgwickAHRSupdateIMU+0x638>
 800387c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003880:	4b2f      	ldr	r3, [pc, #188]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 8003882:	edd3 7a00 	vldr	s15, [r3]
 8003886:	ee77 7a27 	vadd.f32	s15, s14, s15
 800388a:	4b2d      	ldr	r3, [pc, #180]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 800388c:	edc3 7a00 	vstr	s15, [r3]

	// Normalise quaternion
	recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 8003890:	4b2e      	ldr	r3, [pc, #184]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 8003892:	ed93 7a00 	vldr	s14, [r3]
 8003896:	4b2d      	ldr	r3, [pc, #180]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 8003898:	edd3 7a00 	vldr	s15, [r3]
 800389c:	ee27 7a27 	vmul.f32	s14, s14, s15
 80038a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 80038a2:	edd3 6a00 	vldr	s13, [r3]
 80038a6:	4b2a      	ldr	r3, [pc, #168]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 80038a8:	edd3 7a00 	vldr	s15, [r3]
 80038ac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038b0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038b4:	4b27      	ldr	r3, [pc, #156]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 80038b6:	edd3 6a00 	vldr	s13, [r3]
 80038ba:	4b26      	ldr	r3, [pc, #152]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 80038bc:	edd3 7a00 	vldr	s15, [r3]
 80038c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80038c8:	4b1d      	ldr	r3, [pc, #116]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 80038ca:	edd3 6a00 	vldr	s13, [r3]
 80038ce:	4b1c      	ldr	r3, [pc, #112]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 80038d0:	edd3 7a00 	vldr	s15, [r3]
 80038d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038dc:	eeb0 0a67 	vmov.f32	s0, s15
 80038e0:	f000 f83a 	bl	8003958 <invSqrt>
 80038e4:	ed87 0a17 	vstr	s0, [r7, #92]	@ 0x5c
	q0 *= recipNorm;
 80038e8:	4b18      	ldr	r3, [pc, #96]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 80038ea:	ed93 7a00 	vldr	s14, [r3]
 80038ee:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 80038f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038f6:	4b15      	ldr	r3, [pc, #84]	@ (800394c <MadgwickAHRSupdateIMU+0x63c>)
 80038f8:	edc3 7a00 	vstr	s15, [r3]
	q1 *= recipNorm;
 80038fc:	4b14      	ldr	r3, [pc, #80]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 80038fe:	ed93 7a00 	vldr	s14, [r3]
 8003902:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 8003906:	ee67 7a27 	vmul.f32	s15, s14, s15
 800390a:	4b11      	ldr	r3, [pc, #68]	@ (8003950 <MadgwickAHRSupdateIMU+0x640>)
 800390c:	edc3 7a00 	vstr	s15, [r3]
	q2 *= recipNorm;
 8003910:	4b10      	ldr	r3, [pc, #64]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 8003912:	ed93 7a00 	vldr	s14, [r3]
 8003916:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800391a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800391e:	4b0d      	ldr	r3, [pc, #52]	@ (8003954 <MadgwickAHRSupdateIMU+0x644>)
 8003920:	edc3 7a00 	vstr	s15, [r3]
	q3 *= recipNorm;
 8003924:	4b06      	ldr	r3, [pc, #24]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 8003926:	ed93 7a00 	vldr	s14, [r3]
 800392a:	edd7 7a17 	vldr	s15, [r7, #92]	@ 0x5c
 800392e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003932:	4b03      	ldr	r3, [pc, #12]	@ (8003940 <MadgwickAHRSupdateIMU+0x630>)
 8003934:	edc3 7a00 	vstr	s15, [r3]
}
 8003938:	bf00      	nop
 800393a:	3770      	adds	r7, #112	@ 0x70
 800393c:	46bd      	mov	sp, r7
 800393e:	bd80      	pop	{r7, pc}
 8003940:	200004b0 	.word	0x200004b0
 8003944:	20000004 	.word	0x20000004
 8003948:	3a83126f 	.word	0x3a83126f
 800394c:	20000008 	.word	0x20000008
 8003950:	200004a8 	.word	0x200004a8
 8003954:	200004ac 	.word	0x200004ac

08003958 <invSqrt>:

//---------------------------------------------------------------------------------------------------
// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root

float invSqrt(float x) {
 8003958:	b480      	push	{r7}
 800395a:	b087      	sub	sp, #28
 800395c:	af00      	add	r7, sp, #0
 800395e:	ed87 0a01 	vstr	s0, [r7, #4]
	float halfx = 0.5f * x;
 8003962:	edd7 7a01 	vldr	s15, [r7, #4]
 8003966:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800396a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800396e:	edc7 7a05 	vstr	s15, [r7, #20]
	float y = x;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	613b      	str	r3, [r7, #16]
	long i = *(long*)&y;
 8003976:	f107 0310 	add.w	r3, r7, #16
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	60fb      	str	r3, [r7, #12]
	i = 0x5f3759df - (i>>1);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	105a      	asrs	r2, r3, #1
 8003982:	4b12      	ldr	r3, [pc, #72]	@ (80039cc <invSqrt+0x74>)
 8003984:	1a9b      	subs	r3, r3, r2
 8003986:	60fb      	str	r3, [r7, #12]
	y = *(float*)&i;
 8003988:	f107 030c 	add.w	r3, r7, #12
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	613b      	str	r3, [r7, #16]
	y = y * (1.5f - (halfx * y * y));
 8003990:	ed97 7a04 	vldr	s14, [r7, #16]
 8003994:	edd7 7a05 	vldr	s15, [r7, #20]
 8003998:	ee27 7a27 	vmul.f32	s14, s14, s15
 800399c:	edd7 7a04 	vldr	s15, [r7, #16]
 80039a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039a4:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80039a8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80039ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80039b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039b4:	edc7 7a04 	vstr	s15, [r7, #16]
	return y;
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	ee07 3a90 	vmov	s15, r3
}
 80039be:	eeb0 0a67 	vmov.f32	s0, s15
 80039c2:	371c      	adds	r7, #28
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	5f3759df 	.word	0x5f3759df

080039d0 <battery_adc_start>:
float actual_vref = VREFINT_CAL_VREF;
float adc_in0 = 0.0f;

uint8_t battery_adc_ready = 0;

void battery_adc_start() {
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 80039d4:	2202      	movs	r2, #2
 80039d6:	4903      	ldr	r1, [pc, #12]	@ (80039e4 <battery_adc_start+0x14>)
 80039d8:	4803      	ldr	r0, [pc, #12]	@ (80039e8 <battery_adc_start+0x18>)
 80039da:	f004 fc23 	bl	8008224 <HAL_ADC_Start_DMA>
}
 80039de:	bf00      	nop
 80039e0:	bd80      	pop	{r7, pc}
 80039e2:	bf00      	nop
 80039e4:	200004b4 	.word	0x200004b4
 80039e8:	20003840 	.word	0x20003840

080039ec <battery_calculate_voltage>:

float battery_calculate_voltage() {
 80039ec:	b480      	push	{r7}
 80039ee:	b083      	sub	sp, #12
 80039f0:	af00      	add	r7, sp, #0
	uint16_t raw_in0   = adc_buf[0];
 80039f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003a68 <battery_calculate_voltage+0x7c>)
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	80fb      	strh	r3, [r7, #6]
	uint16_t raw_vref  = adc_buf[1];
 80039f8:	4b1b      	ldr	r3, [pc, #108]	@ (8003a68 <battery_calculate_voltage+0x7c>)
 80039fa:	885b      	ldrh	r3, [r3, #2]
 80039fc:	80bb      	strh	r3, [r7, #4]
	uint16_t vref_cal  = *VREFINT_CAL_ADDR;
 80039fe:	4b1b      	ldr	r3, [pc, #108]	@ (8003a6c <battery_calculate_voltage+0x80>)
 8003a00:	881b      	ldrh	r3, [r3, #0]
 8003a02:	807b      	strh	r3, [r7, #2]

	actual_vref = VREFINT_CAL_VREF * 0.001f * ((float)vref_cal / (float)raw_vref);
 8003a04:	887b      	ldrh	r3, [r7, #2]
 8003a06:	ee07 3a90 	vmov	s15, r3
 8003a0a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a0e:	88bb      	ldrh	r3, [r7, #4]
 8003a10:	ee07 3a90 	vmov	s15, r3
 8003a14:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a1c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003a70 <battery_calculate_voltage+0x84>
 8003a20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003a24:	4b13      	ldr	r3, [pc, #76]	@ (8003a74 <battery_calculate_voltage+0x88>)
 8003a26:	edc3 7a00 	vstr	s15, [r3]

	adc_in0 = ((float)raw_in0 / ADC_RESOLUTION) * actual_vref;
 8003a2a:	88fb      	ldrh	r3, [r7, #6]
 8003a2c:	ee07 3a90 	vmov	s15, r3
 8003a30:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a34:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8003a78 <battery_calculate_voltage+0x8c>
 8003a38:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003a3c:	4b0d      	ldr	r3, [pc, #52]	@ (8003a74 <battery_calculate_voltage+0x88>)
 8003a3e:	edd3 7a00 	vldr	s15, [r3]
 8003a42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a46:	4b0d      	ldr	r3, [pc, #52]	@ (8003a7c <battery_calculate_voltage+0x90>)
 8003a48:	edc3 7a00 	vstr	s15, [r3]

	return adc_in0 * BATTERY_DIVIDER_RATIO;
 8003a4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003a7c <battery_calculate_voltage+0x90>)
 8003a4e:	edd3 7a00 	vldr	s15, [r3]
 8003a52:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8003a80 <battery_calculate_voltage+0x94>
 8003a56:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8003a5a:	eeb0 0a67 	vmov.f32	s0, s15
 8003a5e:	370c      	adds	r7, #12
 8003a60:	46bd      	mov	sp, r7
 8003a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a66:	4770      	bx	lr
 8003a68:	200004b4 	.word	0x200004b4
 8003a6c:	1fff7a2a 	.word	0x1fff7a2a
 8003a70:	40533334 	.word	0x40533334
 8003a74:	2000000c 	.word	0x2000000c
 8003a78:	457ff000 	.word	0x457ff000
 8003a7c:	200004b8 	.word	0x200004b8
 8003a80:	408aaaab 	.word	0x408aaaab

08003a84 <battery_update_voltage>:

void battery_update_voltage(float* vbat) {
 8003a84:	b580      	push	{r7, lr}
 8003a86:	b082      	sub	sp, #8
 8003a88:	af00      	add	r7, sp, #0
 8003a8a:	6078      	str	r0, [r7, #4]
	if (battery_adc_ready) {
 8003a8c:	4b08      	ldr	r3, [pc, #32]	@ (8003ab0 <battery_update_voltage+0x2c>)
 8003a8e:	781b      	ldrb	r3, [r3, #0]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d009      	beq.n	8003aa8 <battery_update_voltage+0x24>
		battery_adc_ready = 0;
 8003a94:	4b06      	ldr	r3, [pc, #24]	@ (8003ab0 <battery_update_voltage+0x2c>)
 8003a96:	2200      	movs	r2, #0
 8003a98:	701a      	strb	r2, [r3, #0]
		*vbat = battery_calculate_voltage();
 8003a9a:	f7ff ffa7 	bl	80039ec <battery_calculate_voltage>
 8003a9e:	eef0 7a40 	vmov.f32	s15, s0
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8003aa8:	bf00      	nop
 8003aaa:	3708      	adds	r7, #8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	200004bc 	.word	0x200004bc

08003ab4 <HAL_ADC_ConvCpltCallback>:

extern void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc) {
 8003ab4:	b480      	push	{r7}
 8003ab6:	b083      	sub	sp, #12
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC1) {
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a05      	ldr	r2, [pc, #20]	@ (8003ad8 <HAL_ADC_ConvCpltCallback+0x24>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d102      	bne.n	8003acc <HAL_ADC_ConvCpltCallback+0x18>
		battery_adc_ready = 1;
 8003ac6:	4b05      	ldr	r3, [pc, #20]	@ (8003adc <HAL_ADC_ConvCpltCallback+0x28>)
 8003ac8:	2201      	movs	r2, #1
 8003aca:	701a      	strb	r2, [r3, #0]
	}
}
 8003acc:	bf00      	nop
 8003ace:	370c      	adds	r7, #12
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	40012000 	.word	0x40012000
 8003adc:	200004bc 	.word	0x200004bc

08003ae0 <trim_spaces>:
		float FLT_val;
		char STR_val[TOKEN_STRING_SIZE];
	} value;
} token;

static char* trim_spaces(char* str) {
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b084      	sub	sp, #16
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
	while (isspace((unsigned char) *str)) str++;
 8003ae8:	e002      	b.n	8003af0 <trim_spaces+0x10>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	3301      	adds	r3, #1
 8003aee:	607b      	str	r3, [r7, #4]
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	781b      	ldrb	r3, [r3, #0]
 8003af4:	3301      	adds	r3, #1
 8003af6:	4a18      	ldr	r2, [pc, #96]	@ (8003b58 <trim_spaces+0x78>)
 8003af8:	4413      	add	r3, r2
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	f003 0308 	and.w	r3, r3, #8
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1f2      	bne.n	8003aea <trim_spaces+0xa>
	if (*str == 0) return str;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d101      	bne.n	8003b10 <trim_spaces+0x30>
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	e01e      	b.n	8003b4e <trim_spaces+0x6e>

	char* end = str + strlen(str) - 1;
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7fc fbbd 	bl	8000290 <strlen>
 8003b16:	4603      	mov	r3, r0
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	4413      	add	r3, r2
 8003b1e:	60fb      	str	r3, [r7, #12]
	while (end > str && isspace((unsigned char) *end)) end--;
 8003b20:	e002      	b.n	8003b28 <trim_spaces+0x48>
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	3b01      	subs	r3, #1
 8003b26:	60fb      	str	r3, [r7, #12]
 8003b28:	68fa      	ldr	r2, [r7, #12]
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d909      	bls.n	8003b44 <trim_spaces+0x64>
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	781b      	ldrb	r3, [r3, #0]
 8003b34:	3301      	adds	r3, #1
 8003b36:	4a08      	ldr	r2, [pc, #32]	@ (8003b58 <trim_spaces+0x78>)
 8003b38:	4413      	add	r3, r2
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	f003 0308 	and.w	r3, r3, #8
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1ee      	bne.n	8003b22 <trim_spaces+0x42>

	*(end + 1) = '\0';
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	3301      	adds	r3, #1
 8003b48:	2200      	movs	r2, #0
 8003b4a:	701a      	strb	r2, [r3, #0]

	return str;
 8003b4c:	687b      	ldr	r3, [r7, #4]
}
 8003b4e:	4618      	mov	r0, r3
 8003b50:	3710      	adds	r7, #16
 8003b52:	46bd      	mov	sp, r7
 8003b54:	bd80      	pop	{r7, pc}
 8003b56:	bf00      	nop
 8003b58:	0801d410 	.word	0x0801d410

08003b5c <parse_token_line>:

uint8_t parse_token_line(const char* input, token *output) {
 8003b5c:	b580      	push	{r7, lr}
 8003b5e:	b0aa      	sub	sp, #168	@ 0xa8
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
 8003b64:	6039      	str	r1, [r7, #0]
	if (!input || !output) return 0;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <parse_token_line+0x16>
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d101      	bne.n	8003b76 <parse_token_line+0x1a>
 8003b72:	2300      	movs	r3, #0
 8003b74:	e0e0      	b.n	8003d38 <parse_token_line+0x1dc>

	char line[MAX_LINE_LENGTH];
	strncpy(line, input, MAX_LINE_LENGTH);
 8003b76:	f107 0310 	add.w	r3, r7, #16
 8003b7a:	2280      	movs	r2, #128	@ 0x80
 8003b7c:	6879      	ldr	r1, [r7, #4]
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f015 fd11 	bl	80195a6 <strncpy>
	line[MAX_LINE_LENGTH - 1] = '\0';
 8003b84:	2300      	movs	r3, #0
 8003b86:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f

	char* comment = strpbrk(line, "#");
 8003b8a:	f107 0310 	add.w	r3, r7, #16
 8003b8e:	2123      	movs	r1, #35	@ 0x23
 8003b90:	4618      	mov	r0, r3
 8003b92:	f015 fce9 	bl	8019568 <strchr>
 8003b96:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
	if (comment) *comment = '\0';
 8003b9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d003      	beq.n	8003baa <parse_token_line+0x4e>
 8003ba2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	701a      	strb	r2, [r3, #0]

	char* equal_sign = strchr(line, '=');
 8003baa:	f107 0310 	add.w	r3, r7, #16
 8003bae:	213d      	movs	r1, #61	@ 0x3d
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	f015 fcd9 	bl	8019568 <strchr>
 8003bb6:	f8c7 00a0 	str.w	r0, [r7, #160]	@ 0xa0
	if (!equal_sign) return 0;
 8003bba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d101      	bne.n	8003bc6 <parse_token_line+0x6a>
 8003bc2:	2300      	movs	r3, #0
 8003bc4:	e0b8      	b.n	8003d38 <parse_token_line+0x1dc>

	*equal_sign = '\0';
 8003bc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003bca:	2200      	movs	r2, #0
 8003bcc:	701a      	strb	r2, [r3, #0]
	char* key = trim_spaces(line);
 8003bce:	f107 0310 	add.w	r3, r7, #16
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f7ff ff84 	bl	8003ae0 <trim_spaces>
 8003bd8:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
	char* value = trim_spaces(equal_sign + 1);
 8003bdc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003be0:	3301      	adds	r3, #1
 8003be2:	4618      	mov	r0, r3
 8003be4:	f7ff ff7c 	bl	8003ae0 <trim_spaces>
 8003be8:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

	if (strlen(key) == 0 || strlen(value) == 0) return 0;
 8003bec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003bf0:	781b      	ldrb	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d004      	beq.n	8003c00 <parse_token_line+0xa4>
 8003bf6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003bfa:	781b      	ldrb	r3, [r3, #0]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d101      	bne.n	8003c04 <parse_token_line+0xa8>
 8003c00:	2300      	movs	r3, #0
 8003c02:	e099      	b.n	8003d38 <parse_token_line+0x1dc>

	strncpy(output->key, key, TOKEN_STRING_SIZE);
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	2240      	movs	r2, #64	@ 0x40
 8003c08:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 8003c0c:	4618      	mov	r0, r3
 8003c0e:	f015 fcca 	bl	80195a6 <strncpy>
	output->key[TOKEN_STRING_SIZE - 1] = '\0';
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f

	// strings
	if (value[0] == '"' && value[strlen(value) - 1] == '"') {
 8003c1a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	2b22      	cmp	r3, #34	@ 0x22
 8003c22:	d12d      	bne.n	8003c80 <parse_token_line+0x124>
 8003c24:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003c28:	f7fc fb32 	bl	8000290 <strlen>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003c34:	4413      	add	r3, r2
 8003c36:	781b      	ldrb	r3, [r3, #0]
 8003c38:	2b22      	cmp	r3, #34	@ 0x22
 8003c3a:	d121      	bne.n	8003c80 <parse_token_line+0x124>
		value[strlen(value) - 1] = '\0';
 8003c3c:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003c40:	f7fc fb26 	bl	8000290 <strlen>
 8003c44:	4603      	mov	r3, r0
 8003c46:	3b01      	subs	r3, #1
 8003c48:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8003c4c:	4413      	add	r3, r2
 8003c4e:	2200      	movs	r2, #0
 8003c50:	701a      	strb	r2, [r3, #0]
		value++;
 8003c52:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c56:	3301      	adds	r3, #1
 8003c58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

		output->type = TOKEN_TYPE_STR;
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	2202      	movs	r2, #2
 8003c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

		strncpy(output->value.STR_val, value, TOKEN_STRING_SIZE);
 8003c64:	683b      	ldr	r3, [r7, #0]
 8003c66:	3344      	adds	r3, #68	@ 0x44
 8003c68:	2240      	movs	r2, #64	@ 0x40
 8003c6a:	f8d7 1098 	ldr.w	r1, [r7, #152]	@ 0x98
 8003c6e:	4618      	mov	r0, r3
 8003c70:	f015 fc99 	bl	80195a6 <strncpy>
		output->value.STR_val[TOKEN_STRING_SIZE - 1] = '\0';
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	2200      	movs	r2, #0
 8003c78:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83

		return 1;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e05b      	b.n	8003d38 <parse_token_line+0x1dc>
	}

	// bools
	if (strcasecmp(value, "true") == 0) {
 8003c80:	492f      	ldr	r1, [pc, #188]	@ (8003d40 <parse_token_line+0x1e4>)
 8003c82:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003c86:	f015 fc53 	bl	8019530 <strcasecmp>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d108      	bne.n	8003ca2 <parse_token_line+0x146>
		output->type = TOKEN_TYPE_INT;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	2200      	movs	r2, #0
 8003c94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.INT_val = 1;
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e04a      	b.n	8003d38 <parse_token_line+0x1dc>
	} else if (strcasecmp(value, "false") == 0) {
 8003ca2:	4928      	ldr	r1, [pc, #160]	@ (8003d44 <parse_token_line+0x1e8>)
 8003ca4:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003ca8:	f015 fc42 	bl	8019530 <strcasecmp>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d108      	bne.n	8003cc4 <parse_token_line+0x168>
		output->type = TOKEN_TYPE_INT;
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.INT_val = 0;
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003cc0:	2301      	movs	r3, #1
 8003cc2:	e039      	b.n	8003d38 <parse_token_line+0x1dc>
	}

	// floats
	if (strchr(value, '.')) {
 8003cc4:	212e      	movs	r1, #46	@ 0x2e
 8003cc6:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003cca:	f015 fc4d 	bl	8019568 <strchr>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d018      	beq.n	8003d06 <parse_token_line+0x1aa>
		char* end;
		float val = strtof(value, &end);
 8003cd4:	f107 0308 	add.w	r3, r7, #8
 8003cd8:	4619      	mov	r1, r3
 8003cda:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003cde:	f014 fd83 	bl	80187e8 <strtof>
 8003ce2:	ed87 0a24 	vstr	s0, [r7, #144]	@ 0x90
		if (*end != '\0') return 0;
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	781b      	ldrb	r3, [r3, #0]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d001      	beq.n	8003cf2 <parse_token_line+0x196>
 8003cee:	2300      	movs	r3, #0
 8003cf0:	e022      	b.n	8003d38 <parse_token_line+0x1dc>

		output->type = TOKEN_TYPE_FLT;
 8003cf2:	683b      	ldr	r3, [r7, #0]
 8003cf4:	2201      	movs	r2, #1
 8003cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
		output->value.FLT_val = val;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8003d00:	645a      	str	r2, [r3, #68]	@ 0x44

		return 1;
 8003d02:	2301      	movs	r3, #1
 8003d04:	e018      	b.n	8003d38 <parse_token_line+0x1dc>
	}

	// ints
	char* end;
	long val = strtol(value, &end, 10);
 8003d06:	f107 030c 	add.w	r3, r7, #12
 8003d0a:	220a      	movs	r2, #10
 8003d0c:	4619      	mov	r1, r3
 8003d0e:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003d12:	f014 fe47 	bl	80189a4 <strtol>
 8003d16:	f8c7 0094 	str.w	r0, [r7, #148]	@ 0x94
	if (*end != '\0') return 0;
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	781b      	ldrb	r3, [r3, #0]
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d001      	beq.n	8003d26 <parse_token_line+0x1ca>
 8003d22:	2300      	movs	r3, #0
 8003d24:	e008      	b.n	8003d38 <parse_token_line+0x1dc>

	output->type = TOKEN_TYPE_INT;
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
	output->value.INT_val = (INT_t)val;
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d34:	645a      	str	r2, [r3, #68]	@ 0x44

	return 1;
 8003d36:	2301      	movs	r3, #1
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	37a8      	adds	r7, #168	@ 0xa8
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bd80      	pop	{r7, pc}
 8003d40:	0801ca90 	.word	0x0801ca90
 8003d44:	0801ca98 	.word	0x0801ca98

08003d48 <config_override_settings>:

uint8_t config_override_settings(const token* tok) {
 8003d48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
	if (!tok || strlen(tok->key) == 0) return 0;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d003      	beq.n	8003d5e <config_override_settings+0x16>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	781b      	ldrb	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <config_override_settings+0x1a>
 8003d5e:	2300      	movs	r3, #0
 8003d60:	e1dd      	b.n	800411e <config_override_settings+0x3d6>
                ((char*)&__name)[TOKEN_STRING_SIZE - 1] = '\0';	\
            }													\
            return 1;											\
        }

    SETTINGS
 8003d62:	2301      	movs	r3, #1
 8003d64:	73fb      	strb	r3, [r7, #15]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a9c      	ldr	r2, [pc, #624]	@ (8003fdc <config_override_settings+0x294>)
 8003d6a:	4611      	mov	r1, r2
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f7fc fa2f 	bl	80001d0 <strcmp>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d127      	bne.n	8003dc8 <config_override_settings+0x80>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d7e:	2b02      	cmp	r3, #2
 8003d80:	d007      	beq.n	8003d92 <config_override_settings+0x4a>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003d88:	2b02      	cmp	r3, #2
 8003d8a:	d11d      	bne.n	8003dc8 <config_override_settings+0x80>
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d01a      	beq.n	8003dc8 <config_override_settings+0x80>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	3344      	adds	r3, #68	@ 0x44
 8003d96:	4a92      	ldr	r2, [pc, #584]	@ (8003fe0 <config_override_settings+0x298>)
 8003d98:	461c      	mov	r4, r3
 8003d9a:	4616      	mov	r6, r2
 8003d9c:	f104 0c40 	add.w	ip, r4, #64	@ 0x40
 8003da0:	4635      	mov	r5, r6
 8003da2:	4623      	mov	r3, r4
 8003da4:	6818      	ldr	r0, [r3, #0]
 8003da6:	6859      	ldr	r1, [r3, #4]
 8003da8:	689a      	ldr	r2, [r3, #8]
 8003daa:	68db      	ldr	r3, [r3, #12]
 8003dac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003dae:	3410      	adds	r4, #16
 8003db0:	3610      	adds	r6, #16
 8003db2:	4564      	cmp	r4, ip
 8003db4:	d1f4      	bne.n	8003da0 <config_override_settings+0x58>
 8003db6:	7bfb      	ldrb	r3, [r7, #15]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d003      	beq.n	8003dc4 <config_override_settings+0x7c>
 8003dbc:	4b88      	ldr	r3, [pc, #544]	@ (8003fe0 <config_override_settings+0x298>)
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e1aa      	b.n	800411e <config_override_settings+0x3d6>
 8003dc8:	2300      	movs	r3, #0
 8003dca:	73fb      	strb	r3, [r7, #15]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a85      	ldr	r2, [pc, #532]	@ (8003fe4 <config_override_settings+0x29c>)
 8003dd0:	4611      	mov	r1, r2
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fc f9fc 	bl	80001d0 <strcmp>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d11a      	bne.n	8003e14 <config_override_settings+0xcc>
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d007      	beq.n	8003df8 <config_override_settings+0xb0>
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dee:	2b02      	cmp	r3, #2
 8003df0:	d110      	bne.n	8003e14 <config_override_settings+0xcc>
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00d      	beq.n	8003e14 <config_override_settings+0xcc>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	3344      	adds	r3, #68	@ 0x44
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	461a      	mov	r2, r3
 8003e00:	4b79      	ldr	r3, [pc, #484]	@ (8003fe8 <config_override_settings+0x2a0>)
 8003e02:	601a      	str	r2, [r3, #0]
 8003e04:	7bfb      	ldrb	r3, [r7, #15]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d002      	beq.n	8003e10 <config_override_settings+0xc8>
 8003e0a:	4b78      	ldr	r3, [pc, #480]	@ (8003fec <config_override_settings+0x2a4>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	701a      	strb	r2, [r3, #0]
 8003e10:	2301      	movs	r3, #1
 8003e12:	e184      	b.n	800411e <config_override_settings+0x3d6>
 8003e14:	2300      	movs	r3, #0
 8003e16:	73fb      	strb	r3, [r7, #15]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	4a75      	ldr	r2, [pc, #468]	@ (8003ff0 <config_override_settings+0x2a8>)
 8003e1c:	4611      	mov	r1, r2
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7fc f9d6 	bl	80001d0 <strcmp>
 8003e24:	4603      	mov	r3, r0
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d11a      	bne.n	8003e60 <config_override_settings+0x118>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d007      	beq.n	8003e44 <config_override_settings+0xfc>
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d110      	bne.n	8003e60 <config_override_settings+0x118>
 8003e3e:	7bfb      	ldrb	r3, [r7, #15]
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d00d      	beq.n	8003e60 <config_override_settings+0x118>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	3344      	adds	r3, #68	@ 0x44
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	461a      	mov	r2, r3
 8003e4c:	4b69      	ldr	r3, [pc, #420]	@ (8003ff4 <config_override_settings+0x2ac>)
 8003e4e:	601a      	str	r2, [r3, #0]
 8003e50:	7bfb      	ldrb	r3, [r7, #15]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <config_override_settings+0x114>
 8003e56:	4b68      	ldr	r3, [pc, #416]	@ (8003ff8 <config_override_settings+0x2b0>)
 8003e58:	2200      	movs	r2, #0
 8003e5a:	701a      	strb	r2, [r3, #0]
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	e15e      	b.n	800411e <config_override_settings+0x3d6>
 8003e60:	2300      	movs	r3, #0
 8003e62:	73fb      	strb	r3, [r7, #15]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	4a65      	ldr	r2, [pc, #404]	@ (8003ffc <config_override_settings+0x2b4>)
 8003e68:	4611      	mov	r1, r2
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f7fc f9b0 	bl	80001d0 <strcmp>
 8003e70:	4603      	mov	r3, r0
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d11a      	bne.n	8003eac <config_override_settings+0x164>
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d007      	beq.n	8003e90 <config_override_settings+0x148>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003e86:	2b02      	cmp	r3, #2
 8003e88:	d110      	bne.n	8003eac <config_override_settings+0x164>
 8003e8a:	7bfb      	ldrb	r3, [r7, #15]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00d      	beq.n	8003eac <config_override_settings+0x164>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3344      	adds	r3, #68	@ 0x44
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	4b59      	ldr	r3, [pc, #356]	@ (8004000 <config_override_settings+0x2b8>)
 8003e9a:	601a      	str	r2, [r3, #0]
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d002      	beq.n	8003ea8 <config_override_settings+0x160>
 8003ea2:	4b58      	ldr	r3, [pc, #352]	@ (8004004 <config_override_settings+0x2bc>)
 8003ea4:	2200      	movs	r2, #0
 8003ea6:	701a      	strb	r2, [r3, #0]
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e138      	b.n	800411e <config_override_settings+0x3d6>
 8003eac:	2300      	movs	r3, #0
 8003eae:	73fb      	strb	r3, [r7, #15]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	4a55      	ldr	r2, [pc, #340]	@ (8004008 <config_override_settings+0x2c0>)
 8003eb4:	4611      	mov	r1, r2
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7fc f98a 	bl	80001d0 <strcmp>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d11a      	bne.n	8003ef8 <config_override_settings+0x1b0>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d007      	beq.n	8003edc <config_override_settings+0x194>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d110      	bne.n	8003ef8 <config_override_settings+0x1b0>
 8003ed6:	7bfb      	ldrb	r3, [r7, #15]
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d00d      	beq.n	8003ef8 <config_override_settings+0x1b0>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	3344      	adds	r3, #68	@ 0x44
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	4b49      	ldr	r3, [pc, #292]	@ (800400c <config_override_settings+0x2c4>)
 8003ee6:	601a      	str	r2, [r3, #0]
 8003ee8:	7bfb      	ldrb	r3, [r7, #15]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d002      	beq.n	8003ef4 <config_override_settings+0x1ac>
 8003eee:	4b48      	ldr	r3, [pc, #288]	@ (8004010 <config_override_settings+0x2c8>)
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	701a      	strb	r2, [r3, #0]
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e112      	b.n	800411e <config_override_settings+0x3d6>
 8003ef8:	2300      	movs	r3, #0
 8003efa:	73fb      	strb	r3, [r7, #15]
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	4a45      	ldr	r2, [pc, #276]	@ (8004014 <config_override_settings+0x2cc>)
 8003f00:	4611      	mov	r1, r2
 8003f02:	4618      	mov	r0, r3
 8003f04:	f7fc f964 	bl	80001d0 <strcmp>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d11a      	bne.n	8003f44 <config_override_settings+0x1fc>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f14:	2b01      	cmp	r3, #1
 8003f16:	d007      	beq.n	8003f28 <config_override_settings+0x1e0>
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f1e:	2b02      	cmp	r3, #2
 8003f20:	d110      	bne.n	8003f44 <config_override_settings+0x1fc>
 8003f22:	7bfb      	ldrb	r3, [r7, #15]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d00d      	beq.n	8003f44 <config_override_settings+0x1fc>
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3344      	adds	r3, #68	@ 0x44
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	4b39      	ldr	r3, [pc, #228]	@ (8004018 <config_override_settings+0x2d0>)
 8003f32:	601a      	str	r2, [r3, #0]
 8003f34:	7bfb      	ldrb	r3, [r7, #15]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d002      	beq.n	8003f40 <config_override_settings+0x1f8>
 8003f3a:	4b38      	ldr	r3, [pc, #224]	@ (800401c <config_override_settings+0x2d4>)
 8003f3c:	2200      	movs	r2, #0
 8003f3e:	701a      	strb	r2, [r3, #0]
 8003f40:	2301      	movs	r3, #1
 8003f42:	e0ec      	b.n	800411e <config_override_settings+0x3d6>
 8003f44:	2300      	movs	r3, #0
 8003f46:	73fb      	strb	r3, [r7, #15]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a35      	ldr	r2, [pc, #212]	@ (8004020 <config_override_settings+0x2d8>)
 8003f4c:	4611      	mov	r1, r2
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f7fc f93e 	bl	80001d0 <strcmp>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d11a      	bne.n	8003f90 <config_override_settings+0x248>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d007      	beq.n	8003f74 <config_override_settings+0x22c>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003f6a:	2b02      	cmp	r3, #2
 8003f6c:	d110      	bne.n	8003f90 <config_override_settings+0x248>
 8003f6e:	7bfb      	ldrb	r3, [r7, #15]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d00d      	beq.n	8003f90 <config_override_settings+0x248>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	3344      	adds	r3, #68	@ 0x44
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	461a      	mov	r2, r3
 8003f7c:	4b29      	ldr	r3, [pc, #164]	@ (8004024 <config_override_settings+0x2dc>)
 8003f7e:	601a      	str	r2, [r3, #0]
 8003f80:	7bfb      	ldrb	r3, [r7, #15]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d002      	beq.n	8003f8c <config_override_settings+0x244>
 8003f86:	4b28      	ldr	r3, [pc, #160]	@ (8004028 <config_override_settings+0x2e0>)
 8003f88:	2200      	movs	r2, #0
 8003f8a:	701a      	strb	r2, [r3, #0]
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e0c6      	b.n	800411e <config_override_settings+0x3d6>
 8003f90:	2300      	movs	r3, #0
 8003f92:	73fb      	strb	r3, [r7, #15]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	4a25      	ldr	r2, [pc, #148]	@ (800402c <config_override_settings+0x2e4>)
 8003f98:	4611      	mov	r1, r2
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fc f918 	bl	80001d0 <strcmp>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d148      	bne.n	8004038 <config_override_settings+0x2f0>
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d007      	beq.n	8003fc0 <config_override_settings+0x278>
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d13e      	bne.n	8004038 <config_override_settings+0x2f0>
 8003fba:	7bfb      	ldrb	r3, [r7, #15]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d03b      	beq.n	8004038 <config_override_settings+0x2f0>
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	3344      	adds	r3, #68	@ 0x44
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	461a      	mov	r2, r3
 8003fc8:	4b19      	ldr	r3, [pc, #100]	@ (8004030 <config_override_settings+0x2e8>)
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	7bfb      	ldrb	r3, [r7, #15]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d002      	beq.n	8003fd8 <config_override_settings+0x290>
 8003fd2:	4b18      	ldr	r3, [pc, #96]	@ (8004034 <config_override_settings+0x2ec>)
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	701a      	strb	r2, [r3, #0]
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e0a0      	b.n	800411e <config_override_settings+0x3d6>
 8003fdc:	0801caa7 	.word	0x0801caa7
 8003fe0:	20000010 	.word	0x20000010
 8003fe4:	0801cabb 	.word	0x0801cabb
 8003fe8:	20000050 	.word	0x20000050
 8003fec:	2000008f 	.word	0x2000008f
 8003ff0:	0801cacf 	.word	0x0801cacf
 8003ff4:	200004c0 	.word	0x200004c0
 8003ff8:	200004ff 	.word	0x200004ff
 8003ffc:	0801cae7 	.word	0x0801cae7
 8004000:	200004c4 	.word	0x200004c4
 8004004:	20000503 	.word	0x20000503
 8004008:	0801caff 	.word	0x0801caff
 800400c:	200004c8 	.word	0x200004c8
 8004010:	20000507 	.word	0x20000507
 8004014:	0801cb17 	.word	0x0801cb17
 8004018:	20000054 	.word	0x20000054
 800401c:	20000093 	.word	0x20000093
 8004020:	0801cb2f 	.word	0x0801cb2f
 8004024:	20000058 	.word	0x20000058
 8004028:	20000097 	.word	0x20000097
 800402c:	0801cb4b 	.word	0x0801cb4b
 8004030:	2000005c 	.word	0x2000005c
 8004034:	2000009b 	.word	0x2000009b
 8004038:	2300      	movs	r3, #0
 800403a:	73fb      	strb	r3, [r7, #15]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a3a      	ldr	r2, [pc, #232]	@ (8004128 <config_override_settings+0x3e0>)
 8004040:	4611      	mov	r1, r2
 8004042:	4618      	mov	r0, r3
 8004044:	f7fc f8c4 	bl	80001d0 <strcmp>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d11a      	bne.n	8004084 <config_override_settings+0x33c>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004054:	2b01      	cmp	r3, #1
 8004056:	d007      	beq.n	8004068 <config_override_settings+0x320>
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800405e:	2b02      	cmp	r3, #2
 8004060:	d110      	bne.n	8004084 <config_override_settings+0x33c>
 8004062:	7bfb      	ldrb	r3, [r7, #15]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00d      	beq.n	8004084 <config_override_settings+0x33c>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3344      	adds	r3, #68	@ 0x44
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	461a      	mov	r2, r3
 8004070:	4b2e      	ldr	r3, [pc, #184]	@ (800412c <config_override_settings+0x3e4>)
 8004072:	601a      	str	r2, [r3, #0]
 8004074:	7bfb      	ldrb	r3, [r7, #15]
 8004076:	2b00      	cmp	r3, #0
 8004078:	d002      	beq.n	8004080 <config_override_settings+0x338>
 800407a:	4b2d      	ldr	r3, [pc, #180]	@ (8004130 <config_override_settings+0x3e8>)
 800407c:	2200      	movs	r2, #0
 800407e:	701a      	strb	r2, [r3, #0]
 8004080:	2301      	movs	r3, #1
 8004082:	e04c      	b.n	800411e <config_override_settings+0x3d6>
 8004084:	2300      	movs	r3, #0
 8004086:	73fb      	strb	r3, [r7, #15]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a2a      	ldr	r2, [pc, #168]	@ (8004134 <config_override_settings+0x3ec>)
 800408c:	4611      	mov	r1, r2
 800408e:	4618      	mov	r0, r3
 8004090:	f7fc f89e 	bl	80001d0 <strcmp>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d11a      	bne.n	80040d0 <config_override_settings+0x388>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d007      	beq.n	80040b4 <config_override_settings+0x36c>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d110      	bne.n	80040d0 <config_override_settings+0x388>
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00d      	beq.n	80040d0 <config_override_settings+0x388>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	3344      	adds	r3, #68	@ 0x44
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	461a      	mov	r2, r3
 80040bc:	4b1e      	ldr	r3, [pc, #120]	@ (8004138 <config_override_settings+0x3f0>)
 80040be:	601a      	str	r2, [r3, #0]
 80040c0:	7bfb      	ldrb	r3, [r7, #15]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d002      	beq.n	80040cc <config_override_settings+0x384>
 80040c6:	4b1d      	ldr	r3, [pc, #116]	@ (800413c <config_override_settings+0x3f4>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	701a      	strb	r2, [r3, #0]
 80040cc:	2301      	movs	r3, #1
 80040ce:	e026      	b.n	800411e <config_override_settings+0x3d6>
 80040d0:	2300      	movs	r3, #0
 80040d2:	73fb      	strb	r3, [r7, #15]
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a1a      	ldr	r2, [pc, #104]	@ (8004140 <config_override_settings+0x3f8>)
 80040d8:	4611      	mov	r1, r2
 80040da:	4618      	mov	r0, r3
 80040dc:	f7fc f878 	bl	80001d0 <strcmp>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d11a      	bne.n	800411c <config_override_settings+0x3d4>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d007      	beq.n	8004100 <config_override_settings+0x3b8>
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040f6:	2b02      	cmp	r3, #2
 80040f8:	d110      	bne.n	800411c <config_override_settings+0x3d4>
 80040fa:	7bfb      	ldrb	r3, [r7, #15]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d00d      	beq.n	800411c <config_override_settings+0x3d4>
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3344      	adds	r3, #68	@ 0x44
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	4b0e      	ldr	r3, [pc, #56]	@ (8004144 <config_override_settings+0x3fc>)
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	7bfb      	ldrb	r3, [r7, #15]
 800410e:	2b00      	cmp	r3, #0
 8004110:	d002      	beq.n	8004118 <config_override_settings+0x3d0>
 8004112:	4b0d      	ldr	r3, [pc, #52]	@ (8004148 <config_override_settings+0x400>)
 8004114:	2200      	movs	r2, #0
 8004116:	701a      	strb	r2, [r3, #0]
 8004118:	2301      	movs	r3, #1
 800411a:	e000      	b.n	800411e <config_override_settings+0x3d6>
    #undef SETTING

	return 0;
 800411c:	2300      	movs	r3, #0
}
 800411e:	4618      	mov	r0, r3
 8004120:	3714      	adds	r7, #20
 8004122:	46bd      	mov	sp, r7
 8004124:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004126:	bf00      	nop
 8004128:	0801cb63 	.word	0x0801cb63
 800412c:	20000060 	.word	0x20000060
 8004130:	2000009f 	.word	0x2000009f
 8004134:	0801cb7b 	.word	0x0801cb7b
 8004138:	20000064 	.word	0x20000064
 800413c:	200000a3 	.word	0x200000a3
 8004140:	0801cb97 	.word	0x0801cb97
 8004144:	20000068 	.word	0x20000068
 8004148:	200000a7 	.word	0x200000a7

0800414c <config_load_settings>:

uint8_t config_load_settings() {
 800414c:	b580      	push	{r7, lr}
 800414e:	b0c2      	sub	sp, #264	@ 0x108
 8004150:	af00      	add	r7, sp, #0
	FRESULT res;
	char line[MAX_LINE_LENGTH];

	if (mount_sd() != FR_OK) return 0;
 8004152:	f001 fa31 	bl	80055b8 <mount_sd>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <config_load_settings+0x14>
 800415c:	2300      	movs	r3, #0
 800415e:	e03b      	b.n	80041d8 <config_load_settings+0x8c>

	res = f_open(&settings_file, SETTINGS_FILE, FA_READ);
 8004160:	2201      	movs	r2, #1
 8004162:	4920      	ldr	r1, [pc, #128]	@ (80041e4 <config_load_settings+0x98>)
 8004164:	4820      	ldr	r0, [pc, #128]	@ (80041e8 <config_load_settings+0x9c>)
 8004166:	f012 f8c5 	bl	80162f4 <f_open>
 800416a:	4603      	mov	r3, r0
 800416c:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
	if (res != FR_OK) return 0;
 8004170:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 8004174:	2b00      	cmp	r3, #0
 8004176:	d00f      	beq.n	8004198 <config_load_settings+0x4c>
 8004178:	2300      	movs	r3, #0
 800417a:	e02d      	b.n	80041d8 <config_load_settings+0x8c>

	while (f_gets(line, MAX_LINE_LENGTH, &settings_file)) {
		token tok;
		if (parse_token_line(line, &tok)) {
 800417c:	463a      	mov	r2, r7
 800417e:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 8004182:	4611      	mov	r1, r2
 8004184:	4618      	mov	r0, r3
 8004186:	f7ff fce9 	bl	8003b5c <parse_token_line>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d003      	beq.n	8004198 <config_load_settings+0x4c>
			config_override_settings(&tok);
 8004190:	463b      	mov	r3, r7
 8004192:	4618      	mov	r0, r3
 8004194:	f7ff fdd8 	bl	8003d48 <config_override_settings>
	while (f_gets(line, MAX_LINE_LENGTH, &settings_file)) {
 8004198:	f107 0384 	add.w	r3, r7, #132	@ 0x84
 800419c:	4a12      	ldr	r2, [pc, #72]	@ (80041e8 <config_load_settings+0x9c>)
 800419e:	2180      	movs	r1, #128	@ 0x80
 80041a0:	4618      	mov	r0, r3
 80041a2:	f012 fe0a 	bl	8016dba <f_gets>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1e7      	bne.n	800417c <config_load_settings+0x30>
		}
	}

	f_close(&settings_file);
 80041ac:	480e      	ldr	r0, [pc, #56]	@ (80041e8 <config_load_settings+0x9c>)
 80041ae:	f012 fdda 	bl	8016d66 <f_close>

	CONFIG_CALIBRATE = CONFIG_CALIBRATE_ACC || CONFIG_CALIBRATE_GYR || CONFIG_CALIBRATE_MAG;
 80041b2:	4b0e      	ldr	r3, [pc, #56]	@ (80041ec <config_load_settings+0xa0>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d107      	bne.n	80041ca <config_load_settings+0x7e>
 80041ba:	4b0d      	ldr	r3, [pc, #52]	@ (80041f0 <config_load_settings+0xa4>)
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d103      	bne.n	80041ca <config_load_settings+0x7e>
 80041c2:	4b0c      	ldr	r3, [pc, #48]	@ (80041f4 <config_load_settings+0xa8>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d001      	beq.n	80041ce <config_load_settings+0x82>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <config_load_settings+0x84>
 80041ce:	2300      	movs	r3, #0
 80041d0:	b2da      	uxtb	r2, r3
 80041d2:	4b09      	ldr	r3, [pc, #36]	@ (80041f8 <config_load_settings+0xac>)
 80041d4:	701a      	strb	r2, [r3, #0]

	return 1;
 80041d6:	2301      	movs	r3, #1
}
 80041d8:	4618      	mov	r0, r3
 80041da:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80041de:	46bd      	mov	sp, r7
 80041e0:	bd80      	pop	{r7, pc}
 80041e2:	bf00      	nop
 80041e4:	0801cba8 	.word	0x0801cba8
 80041e8:	200004cc 	.word	0x200004cc
 80041ec:	200004c0 	.word	0x200004c0
 80041f0:	200004c4 	.word	0x200004c4
 80041f4:	200004c8 	.word	0x200004c8
 80041f8:	200004bd 	.word	0x200004bd

080041fc <PID_init>:

#include "control.h"

#include <math.h>

void PID_init(PID* pid) {
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b082      	sub	sp, #8
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
	pid->pt = HAL_GetTick();
 8004204:	f003 ff9a 	bl	800813c <HAL_GetTick>
 8004208:	4602      	mov	r2, r0
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	619a      	str	r2, [r3, #24]
	pid->pe = 0.0f;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	f04f 0200 	mov.w	r2, #0
 8004214:	61da      	str	r2, [r3, #28]
	pid->i = 0.0f;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	f04f 0200 	mov.w	r2, #0
 800421c:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->d = 0.0f;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	f04f 0200 	mov.w	r2, #0
 8004224:	629a      	str	r2, [r3, #40]	@ 0x28
	pid->cfe = 0.0f;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f04f 0200 	mov.w	r2, #0
 800422c:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->pfe = 0.0f;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	631a      	str	r2, [r3, #48]	@ 0x30
	pid->output = 0.0f;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	f04f 0200 	mov.w	r2, #0
 800423c:	635a      	str	r2, [r3, #52]	@ 0x34
}
 800423e:	bf00      	nop
 8004240:	3708      	adds	r7, #8
 8004242:	46bd      	mov	sp, r7
 8004244:	bd80      	pop	{r7, pc}
	...

08004248 <PID_compute>:

void PID_compute(PID* pid, float target, float current) {
 8004248:	b580      	push	{r7, lr}
 800424a:	b08a      	sub	sp, #40	@ 0x28
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	ed87 0a02 	vstr	s0, [r7, #8]
 8004254:	edc7 0a01 	vstr	s1, [r7, #4]
	uint32_t t = HAL_GetTick();
 8004258:	f003 ff70 	bl	800813c <HAL_GetTick>
 800425c:	6238      	str	r0, [r7, #32]

	float dt = ((float)(t - pid->pt)) / 1.0e3f;
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	699b      	ldr	r3, [r3, #24]
 8004262:	6a3a      	ldr	r2, [r7, #32]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	ee07 3a90 	vmov	s15, r3
 800426a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800426e:	eddf 6a67 	vldr	s13, [pc, #412]	@ 800440c <PID_compute+0x1c4>
 8004272:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004276:	edc7 7a07 	vstr	s15, [r7, #28]
	pid->pt = t;
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	6a3a      	ldr	r2, [r7, #32]
 800427e:	619a      	str	r2, [r3, #24]

	if (dt <= 0.0f) return;
 8004280:	edd7 7a07 	vldr	s15, [r7, #28]
 8004284:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428c:	f240 80b9 	bls.w	8004402 <PID_compute+0x1ba>

	float error = target - current;
 8004290:	ed97 7a02 	vldr	s14, [r7, #8]
 8004294:	edd7 7a01 	vldr	s15, [r7, #4]
 8004298:	ee77 7a67 	vsub.f32	s15, s14, s15
 800429c:	edc7 7a06 	vstr	s15, [r7, #24]

	pid->cfe = (pid->Ka * pid->pfe) + (1 - pid->Ka) * (error - pid->pe);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	ed93 7a03 	vldr	s14, [r3, #12]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80042ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	edd3 7a03 	vldr	s15, [r3, #12]
 80042b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042ba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	edd3 7a07 	vldr	s15, [r3, #28]
 80042c4:	ed97 6a06 	vldr	s12, [r7, #24]
 80042c8:	ee76 7a67 	vsub.f32	s15, s12, s15
 80042cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80042d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	pid->pfe = pid->cfe;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	631a      	str	r2, [r3, #48]	@ 0x30

	pid->pe = error;
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	69ba      	ldr	r2, [r7, #24]
 80042e6:	61da      	str	r2, [r3, #28]

	pid->p = error;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	621a      	str	r2, [r3, #32]
	pid->i += error * dt;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80042f4:	edd7 6a06 	vldr	s13, [r7, #24]
 80042f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80042fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004300:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24

	if (pid->Ki != 0.0f) {
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	edd3 7a01 	vldr	s15, [r3, #4]
 8004310:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004314:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004318:	d02d      	beq.n	8004376 <PID_compute+0x12e>
	    float i_max = pid->OUT_MAX / pid->Ki;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	edd3 6a04 	vldr	s13, [r3, #16]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	ed93 7a01 	vldr	s14, [r3, #4]
 8004326:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800432a:	edc7 7a05 	vstr	s15, [r7, #20]
	    float i_min = pid->OUT_MIN / pid->Ki;
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	edd3 6a05 	vldr	s13, [r3, #20]
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	ed93 7a01 	vldr	s14, [r3, #4]
 800433a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800433e:	edc7 7a04 	vstr	s15, [r7, #16]

		if (pid->i > i_max) pid->i = i_max;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8004348:	ed97 7a05 	vldr	s14, [r7, #20]
 800434c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004350:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004354:	d502      	bpl.n	800435c <PID_compute+0x114>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	697a      	ldr	r2, [r7, #20]
 800435a:	625a      	str	r2, [r3, #36]	@ 0x24
	    if (pid->i < i_min) pid->i = i_min;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8004362:	ed97 7a04 	vldr	s14, [r7, #16]
 8004366:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800436a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800436e:	dd02      	ble.n	8004376 <PID_compute+0x12e>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	693a      	ldr	r2, [r7, #16]
 8004374:	625a      	str	r2, [r3, #36]	@ 0x24
	}

	pid->d = pid->cfe / dt;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800437c:	ed97 7a07 	vldr	s14, [r7, #28]
 8004380:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28

	float signal = pid->Kp * pid->p + pid->Ki * pid->i + pid->Kd * pid->d;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	ed93 7a00 	vldr	s14, [r3]
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	edd3 7a08 	vldr	s15, [r3, #32]
 8004396:	ee27 7a27 	vmul.f32	s14, s14, s15
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	edd3 6a01 	vldr	s13, [r3, #4]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 80043a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043aa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	edd3 6a02 	vldr	s13, [r3, #8]
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80043ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80043be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80043c2:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24

	if (signal > pid->OUT_MAX) signal = pid->OUT_MAX;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	edd3 7a04 	vldr	s15, [r3, #16]
 80043cc:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80043d0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043d8:	dd02      	ble.n	80043e0 <PID_compute+0x198>
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	627b      	str	r3, [r7, #36]	@ 0x24
	if (signal < pid->OUT_MIN) signal = pid->OUT_MIN;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	edd3 7a05 	vldr	s15, [r3, #20]
 80043e6:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80043ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80043ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043f2:	d502      	bpl.n	80043fa <PID_compute+0x1b2>
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	695b      	ldr	r3, [r3, #20]
 80043f8:	627b      	str	r3, [r7, #36]	@ 0x24

	pid->output = signal;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043fe:	635a      	str	r2, [r3, #52]	@ 0x34
 8004400:	e000      	b.n	8004404 <PID_compute+0x1bc>
	if (dt <= 0.0f) return;
 8004402:	bf00      	nop
}
 8004404:	3728      	adds	r7, #40	@ 0x28
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
 800440a:	bf00      	nop
 800440c:	447a0000 	.word	0x447a0000

08004410 <update_EMA_filter>:

void update_EMA_filter(float sample, float* mean, float* var, float alpha, float min_var) {
 8004410:	b580      	push	{r7, lr}
 8004412:	b088      	sub	sp, #32
 8004414:	af00      	add	r7, sp, #0
 8004416:	ed87 0a05 	vstr	s0, [r7, #20]
 800441a:	6138      	str	r0, [r7, #16]
 800441c:	60f9      	str	r1, [r7, #12]
 800441e:	edc7 0a02 	vstr	s1, [r7, #8]
 8004422:	ed87 1a01 	vstr	s2, [r7, #4]
	*mean = alpha * sample + (1.0f - alpha) * (*mean);
 8004426:	ed97 7a02 	vldr	s14, [r7, #8]
 800442a:	edd7 7a05 	vldr	s15, [r7, #20]
 800442e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004432:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004436:	edd7 7a02 	vldr	s15, [r7, #8]
 800443a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800443e:	693b      	ldr	r3, [r7, #16]
 8004440:	edd3 7a00 	vldr	s15, [r3]
 8004444:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004448:	ee77 7a27 	vadd.f32	s15, s14, s15
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	edc3 7a00 	vstr	s15, [r3]

	float dev = sample - *mean;
 8004452:	693b      	ldr	r3, [r7, #16]
 8004454:	edd3 7a00 	vldr	s15, [r3]
 8004458:	ed97 7a05 	vldr	s14, [r7, #20]
 800445c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004460:	edc7 7a07 	vstr	s15, [r7, #28]

	*var = alpha * (dev * dev) + (1.0f - alpha) * (*var);
 8004464:	edd7 7a07 	vldr	s15, [r7, #28]
 8004468:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800446c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004470:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004474:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004478:	edd7 7a02 	vldr	s15, [r7, #8]
 800447c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	edd3 7a00 	vldr	s15, [r3]
 8004486:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800448a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	edc3 7a00 	vstr	s15, [r3]
	*var = fmaxf(*var, min_var);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	edd3 7a00 	vldr	s15, [r3]
 800449a:	eef0 0a67 	vmov.f32	s1, s15
 800449e:	ed97 0a01 	vldr	s0, [r7, #4]
 80044a2:	f017 fdb8 	bl	801c016 <fmaxf>
 80044a6:	eef0 7a40 	vmov.f32	s15, s0
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	edc3 7a00 	vstr	s15, [r3]
}
 80044b0:	bf00      	nop
 80044b2:	3720      	adds	r7, #32
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <Kalman_2D_update_measurement_variance>:

void Kalman_2D_update_measurement_variance(Kalman_2D* kalman, float sample, float alpha, float min_var) {
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80044c4:	edc7 0a01 	vstr	s1, [r7, #4]
 80044c8:	ed87 1a00 	vstr	s2, [r7]
	update_EMA_filter(sample, &kalman->measurement_mean, &kalman->measurement_var, alpha, min_var);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	3334      	adds	r3, #52	@ 0x34
 80044d6:	ed97 1a00 	vldr	s2, [r7]
 80044da:	edd7 0a01 	vldr	s1, [r7, #4]
 80044de:	4619      	mov	r1, r3
 80044e0:	4610      	mov	r0, r2
 80044e2:	ed97 0a02 	vldr	s0, [r7, #8]
 80044e6:	f7ff ff93 	bl	8004410 <update_EMA_filter>

	kalman->R = kalman->measurement_var;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80044f2:	bf00      	nop
 80044f4:	3710      	adds	r7, #16
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <Kalman_2D_update_process_variance>:

void Kalman_2D_update_process_variance(Kalman_2D* kalman, float process1_input, float process2_input, float alpha, float min_var) {
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b086      	sub	sp, #24
 80044fe:	af00      	add	r7, sp, #0
 8004500:	6178      	str	r0, [r7, #20]
 8004502:	ed87 0a04 	vstr	s0, [r7, #16]
 8004506:	edc7 0a03 	vstr	s1, [r7, #12]
 800450a:	ed87 1a02 	vstr	s2, [r7, #8]
 800450e:	edc7 1a01 	vstr	s3, [r7, #4]
	update_EMA_filter(process1_input, &kalman->process1_mean, &kalman->process1_var, alpha, min_var);
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004518:	697b      	ldr	r3, [r7, #20]
 800451a:	333c      	adds	r3, #60	@ 0x3c
 800451c:	ed97 1a01 	vldr	s2, [r7, #4]
 8004520:	edd7 0a02 	vldr	s1, [r7, #8]
 8004524:	4619      	mov	r1, r3
 8004526:	4610      	mov	r0, r2
 8004528:	ed97 0a04 	vldr	s0, [r7, #16]
 800452c:	f7ff ff70 	bl	8004410 <update_EMA_filter>
	update_EMA_filter(process2_input, &kalman->process2_mean, &kalman->process2_var, alpha, min_var);
 8004530:	697b      	ldr	r3, [r7, #20]
 8004532:	f103 0240 	add.w	r2, r3, #64	@ 0x40
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	3344      	adds	r3, #68	@ 0x44
 800453a:	ed97 1a01 	vldr	s2, [r7, #4]
 800453e:	edd7 0a02 	vldr	s1, [r7, #8]
 8004542:	4619      	mov	r1, r3
 8004544:	4610      	mov	r0, r2
 8004546:	ed97 0a03 	vldr	s0, [r7, #12]
 800454a:	f7ff ff61 	bl	8004410 <update_EMA_filter>

	kalman->Q[0][0] = kalman->process1_var;
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004552:	697b      	ldr	r3, [r7, #20]
 8004554:	61da      	str	r2, [r3, #28]
	kalman->Q[1][1] = kalman->process2_var;
 8004556:	697b      	ldr	r3, [r7, #20]
 8004558:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800455a:	697b      	ldr	r3, [r7, #20]
 800455c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800455e:	bf00      	nop
 8004560:	3718      	adds	r7, #24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <Kalman_2D_altitude_initialize>:

void Kalman_2D_altitude_initialize(Kalman_2D* kalman, float Q[2][2], float R) {
 8004566:	b580      	push	{r7, lr}
 8004568:	b084      	sub	sp, #16
 800456a:	af00      	add	r7, sp, #0
 800456c:	60f8      	str	r0, [r7, #12]
 800456e:	60b9      	str	r1, [r7, #8]
 8004570:	ed87 0a01 	vstr	s0, [r7, #4]
	kalman->time = HAL_GetTick();
 8004574:	f003 fde2 	bl	800813c <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	601a      	str	r2, [r3, #0]

	kalman->x[0] = 0.0f;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f04f 0200 	mov.w	r2, #0
 8004584:	605a      	str	r2, [r3, #4]
	kalman->x[1] = 0.0f;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f04f 0200 	mov.w	r2, #0
 800458c:	609a      	str	r2, [r3, #8]

	kalman->P[0][0] = 1.0f;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8004594:	60da      	str	r2, [r3, #12]
	kalman->P[0][1] = 0.0f;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	f04f 0200 	mov.w	r2, #0
 800459c:	611a      	str	r2, [r3, #16]
	kalman->P[1][0] = 0.0f;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f04f 0200 	mov.w	r2, #0
 80045a4:	615a      	str	r2, [r3, #20]
	kalman->P[1][1] = 1.0f;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80045ac:	619a      	str	r2, [r3, #24]

	kalman->Q[0][0] = Q[0][0];
 80045ae:	68bb      	ldr	r3, [r7, #8]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	61da      	str	r2, [r3, #28]
	kalman->Q[0][1] = Q[0][1];
 80045b6:	68bb      	ldr	r3, [r7, #8]
 80045b8:	685a      	ldr	r2, [r3, #4]
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	621a      	str	r2, [r3, #32]
	kalman->Q[1][0] = Q[1][0];
 80045be:	68bb      	ldr	r3, [r7, #8]
 80045c0:	3308      	adds	r3, #8
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	625a      	str	r2, [r3, #36]	@ 0x24
	kalman->Q[1][1] = Q[1][1];
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	3308      	adds	r3, #8
 80045cc:	685a      	ldr	r2, [r3, #4]
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	629a      	str	r2, [r3, #40]	@ 0x28

	kalman->R = R;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	62da      	str	r2, [r3, #44]	@ 0x2c

	kalman->measurement_mean = 0.0f;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f04f 0200 	mov.w	r2, #0
 80045de:	631a      	str	r2, [r3, #48]	@ 0x30
	kalman->measurement_var  = R;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	635a      	str	r2, [r3, #52]	@ 0x34

	kalman->process1_mean = 0.0f;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	f04f 0200 	mov.w	r2, #0
 80045ec:	639a      	str	r2, [r3, #56]	@ 0x38
	kalman->process1_var  = Q[0][0];
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	63da      	str	r2, [r3, #60]	@ 0x3c

	kalman->process2_mean = 0.0f;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f04f 0200 	mov.w	r2, #0
 80045fc:	641a      	str	r2, [r3, #64]	@ 0x40
	kalman->process2_var  = Q[1][1];
 80045fe:	68bb      	ldr	r3, [r7, #8]
 8004600:	3308      	adds	r3, #8
 8004602:	685a      	ldr	r2, [r3, #4]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	645a      	str	r2, [r3, #68]	@ 0x44
}
 8004608:	bf00      	nop
 800460a:	3710      	adds	r7, #16
 800460c:	46bd      	mov	sp, r7
 800460e:	bd80      	pop	{r7, pc}

08004610 <Kalman_2D_altitude_predict>:

void Kalman_2D_altitude_predict(Kalman_2D* kalman, float acceleration, float process_alpha, float process_min_var) {
 8004610:	b580      	push	{r7, lr}
 8004612:	b094      	sub	sp, #80	@ 0x50
 8004614:	af00      	add	r7, sp, #0
 8004616:	60f8      	str	r0, [r7, #12]
 8004618:	ed87 0a02 	vstr	s0, [r7, #8]
 800461c:	edc7 0a01 	vstr	s1, [r7, #4]
 8004620:	ed87 1a00 	vstr	s2, [r7]
	uint32_t time = HAL_GetTick();
 8004624:	f003 fd8a 	bl	800813c <HAL_GetTick>
 8004628:	64f8      	str	r0, [r7, #76]	@ 0x4c
	float dt = ((float)(time - kalman->time)) / 1000.0f;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004630:	1ad3      	subs	r3, r2, r3
 8004632:	ee07 3a90 	vmov	s15, r3
 8004636:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800463a:	eddf 6a90 	vldr	s13, [pc, #576]	@ 800487c <Kalman_2D_altitude_predict+0x26c>
 800463e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004642:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	kalman->time = time;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800464a:	601a      	str	r2, [r3, #0]

	// predict state
	kalman->x[0] += 0.5f * acceleration * dt * dt + kalman->x[1] * dt;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	ed93 7a01 	vldr	s14, [r3, #4]
 8004652:	edd7 7a02 	vldr	s15, [r7, #8]
 8004656:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800465a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800465e:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004662:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004666:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 800466a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	ed93 6a02 	vldr	s12, [r3, #8]
 8004674:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004678:	ee66 7a27 	vmul.f32	s15, s12, s15
 800467c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004680:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	edc3 7a01 	vstr	s15, [r3, #4]
	kalman->x[1] += acceleration * dt;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	ed93 7a02 	vldr	s14, [r3, #8]
 8004690:	edd7 6a02 	vldr	s13, [r7, #8]
 8004694:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004698:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800469c:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	edc3 7a02 	vstr	s15, [r3, #8]

	// update process variance
	float process1_input = 0.5f * acceleration * dt * dt;
 80046a6:	edd7 7a02 	vldr	s15, [r7, #8]
 80046aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80046ae:	ee27 7a87 	vmul.f32	s14, s15, s14
 80046b2:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80046b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046ba:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80046be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046c2:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	float process2_input = acceleration * dt;
 80046c6:	ed97 7a02 	vldr	s14, [r7, #8]
 80046ca:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80046ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d2:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	Kalman_2D_update_process_variance(kalman, process1_input, process2_input, process_alpha, process_min_var);
 80046d6:	edd7 1a00 	vldr	s3, [r7]
 80046da:	ed97 1a01 	vldr	s2, [r7, #4]
 80046de:	edd7 0a10 	vldr	s1, [r7, #64]	@ 0x40
 80046e2:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 80046e6:	68f8      	ldr	r0, [r7, #12]
 80046e8:	f7ff ff07 	bl	80044fa <Kalman_2D_update_process_variance>

	// state transition matrix
	float F[2][2] = {
 80046ec:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80046f0:	613b      	str	r3, [r7, #16]
 80046f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046f4:	617b      	str	r3, [r7, #20]
 80046f6:	f04f 0300 	mov.w	r3, #0
 80046fa:	61bb      	str	r3, [r7, #24]
 80046fc:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8004700:	61fb      	str	r3, [r7, #28]
	};

	// P = F * P * F^T + Q

	// F * P
	float FP00 = F[0][0] * kalman->P[0][0] + F[0][1] * kalman->P[1][0];
 8004702:	ed97 7a04 	vldr	s14, [r7, #16]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	edd3 7a03 	vldr	s15, [r3, #12]
 800470c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004710:	edd7 6a05 	vldr	s13, [r7, #20]
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	edd3 7a05 	vldr	s15, [r3, #20]
 800471a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800471e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004722:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	float FP01 = F[0][0] * kalman->P[0][1] + F[0][1] * kalman->P[1][1];
 8004726:	ed97 7a04 	vldr	s14, [r7, #16]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	edd3 7a04 	vldr	s15, [r3, #16]
 8004730:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004734:	edd7 6a05 	vldr	s13, [r7, #20]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	edd3 7a06 	vldr	s15, [r3, #24]
 800473e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004742:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004746:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	float FP10 = F[1][0] * kalman->P[0][0] + F[1][1] * kalman->P[1][0];
 800474a:	ed97 7a06 	vldr	s14, [r7, #24]
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	edd3 7a03 	vldr	s15, [r3, #12]
 8004754:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004758:	edd7 6a07 	vldr	s13, [r7, #28]
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	edd3 7a05 	vldr	s15, [r3, #20]
 8004762:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004766:	ee77 7a27 	vadd.f32	s15, s14, s15
 800476a:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	float FP11 = F[1][0] * kalman->P[0][1] + F[1][1] * kalman->P[1][1];
 800476e:	ed97 7a06 	vldr	s14, [r7, #24]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	edd3 7a04 	vldr	s15, [r3, #16]
 8004778:	ee27 7a27 	vmul.f32	s14, s14, s15
 800477c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	edd3 7a06 	vldr	s15, [r3, #24]
 8004786:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800478a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800478e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

	// FP * F^T
	float P00 = FP00 * F[0][0] + FP01 * F[0][1];
 8004792:	ed97 7a04 	vldr	s14, [r7, #16]
 8004796:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800479a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800479e:	edd7 6a05 	vldr	s13, [r7, #20]
 80047a2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80047a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ae:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	float P01 = FP00 * F[1][0] + FP01 * F[1][1];
 80047b2:	ed97 7a06 	vldr	s14, [r7, #24]
 80047b6:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80047ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047be:	edd7 6a07 	vldr	s13, [r7, #28]
 80047c2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80047c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047ca:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ce:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float P10 = FP10 * F[0][0] + FP11 * F[0][1];
 80047d2:	ed97 7a04 	vldr	s14, [r7, #16]
 80047d6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80047da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047de:	edd7 6a05 	vldr	s13, [r7, #20]
 80047e2:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80047e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80047ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80047ee:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float P11 = FP10 * F[1][0] + FP11 * F[1][1];
 80047f2:	ed97 7a06 	vldr	s14, [r7, #24]
 80047f6:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80047fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047fe:	edd7 6a07 	vldr	s13, [r7, #28]
 8004802:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8004806:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800480a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800480e:	edc7 7a08 	vstr	s15, [r7, #32]

	// FPF^T + Q
	P00 += kalman->Q[0][0];
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	edd3 7a07 	vldr	s15, [r3, #28]
 8004818:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800481c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004820:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	P01 += kalman->Q[0][1];
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	edd3 7a08 	vldr	s15, [r3, #32]
 800482a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800482e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004832:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	P10 += kalman->Q[1][0];
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800483c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8004840:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004844:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	P11 += kalman->Q[1][1];
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800484e:	ed97 7a08 	vldr	s14, [r7, #32]
 8004852:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004856:	edc7 7a08 	vstr	s15, [r7, #32]

	kalman->P[0][0] = P00;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800485e:	60da      	str	r2, [r3, #12]
	kalman->P[0][1] = P01;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004864:	611a      	str	r2, [r3, #16]
	kalman->P[1][0] = P10;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800486a:	615a      	str	r2, [r3, #20]
	kalman->P[1][1] = P11;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6a3a      	ldr	r2, [r7, #32]
 8004870:	619a      	str	r2, [r3, #24]
}
 8004872:	bf00      	nop
 8004874:	3750      	adds	r7, #80	@ 0x50
 8004876:	46bd      	mov	sp, r7
 8004878:	bd80      	pop	{r7, pc}
 800487a:	bf00      	nop
 800487c:	447a0000 	.word	0x447a0000

08004880 <Kalman_2D_altitude_update>:

void Kalman_2D_altitude_update(Kalman_2D* kalman, float altitude, float measurement_alpha, float measurement_min_var) {
 8004880:	b580      	push	{r7, lr}
 8004882:	b096      	sub	sp, #88	@ 0x58
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	ed87 0a02 	vstr	s0, [r7, #8]
 800488c:	edc7 0a01 	vstr	s1, [r7, #4]
 8004890:	ed87 1a00 	vstr	s2, [r7]
	// update measurement variance
	Kalman_2D_update_measurement_variance(kalman, altitude, measurement_alpha, measurement_min_var);
 8004894:	ed97 1a00 	vldr	s2, [r7]
 8004898:	edd7 0a01 	vldr	s1, [r7, #4]
 800489c:	ed97 0a02 	vldr	s0, [r7, #8]
 80048a0:	68f8      	ldr	r0, [r7, #12]
 80048a2:	f7ff fe09 	bl	80044b8 <Kalman_2D_update_measurement_variance>

	// measurement matrix
	float H[2] = {1.0f, 0.0f};
 80048a6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80048aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80048ac:	f04f 0300 	mov.w	r3, #0
 80048b0:	63fb      	str	r3, [r7, #60]	@ 0x3c

	// innovation
	float y = altitude - (H[0] * kalman->x[0] + H[1] * kalman->x[1]);
 80048b2:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	edd3 7a01 	vldr	s15, [r3, #4]
 80048bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80048c0:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	edd3 7a02 	vldr	s15, [r3, #8]
 80048ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80048d2:	ed97 7a02 	vldr	s14, [r7, #8]
 80048d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048da:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54

	// S = H * P * H^T + R
	float S =	H[0] * kalman->P[0][0] * H[0] +
 80048de:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	edd3 7a03 	vldr	s15, [r3, #12]
 80048e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80048ec:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80048f0:	ee27 7a27 	vmul.f32	s14, s14, s15
            	H[0] * kalman->P[0][1] * H[1] +
 80048f4:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80048fe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004902:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004906:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float S =	H[0] * kalman->P[0][0] * H[0] +
 800490a:	ee37 7a27 	vadd.f32	s14, s14, s15
				H[1] * kalman->P[1][0] * H[0] +
 800490e:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	edd3 7a05 	vldr	s15, [r3, #20]
 8004918:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800491c:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004920:	ee66 7aa7 	vmul.f32	s15, s13, s15
            	H[0] * kalman->P[0][1] * H[1] +
 8004924:	ee37 7a27 	vadd.f32	s14, s14, s15
				H[1] * kalman->P[1][1] * H[1] +
 8004928:	edd7 6a0f 	vldr	s13, [r7, #60]	@ 0x3c
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	edd3 7a06 	vldr	s15, [r3, #24]
 8004932:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8004936:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800493a:	ee66 7aa7 	vmul.f32	s15, s13, s15
				H[1] * kalman->P[1][0] * H[0] +
 800493e:	ee37 7a27 	vadd.f32	s14, s14, s15
				kalman->R;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
	float S =	H[0] * kalman->P[0][0] * H[0] +
 8004948:	ee77 7a27 	vadd.f32	s15, s14, s15
 800494c:	edc7 7a14 	vstr	s15, [r7, #80]	@ 0x50

	// kalman gain
	// K = P * H^T * S^-1
	float K[2];
	K[0] = (kalman->P[0][0] * H[0] + kalman->P[0][1] * H[1]) / S;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	ed93 7a03 	vldr	s14, [r3, #12]
 8004956:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800495a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	edd3 6a04 	vldr	s13, [r3, #16]
 8004964:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004968:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800496c:	ee77 6a27 	vadd.f32	s13, s14, s15
 8004970:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8004974:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004978:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
	K[1] = (kalman->P[1][0] * H[0] + kalman->P[1][1] * H[1]) / S;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	ed93 7a05 	vldr	s14, [r3, #20]
 8004982:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004986:	ee27 7a27 	vmul.f32	s14, s14, s15
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	edd3 6a06 	vldr	s13, [r3, #24]
 8004990:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004994:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004998:	ee77 6a27 	vadd.f32	s13, s14, s15
 800499c:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 80049a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049a4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	// update state
	kalman->x[0] += K[0] * y;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	ed93 7a01 	vldr	s14, [r3, #4]
 80049ae:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 80049b2:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80049b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	edc3 7a01 	vstr	s15, [r3, #4]
	kalman->x[1] += K[1] * y;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	ed93 7a02 	vldr	s14, [r3, #8]
 80049ca:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 80049ce:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80049d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	edc3 7a02 	vstr	s15, [r3, #8]

	// update covariance
	// P = (I - K * H) * P
	float KH[2][2] = {
		{K[0] * H[0], K[0] * H[1]},
 80049e0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80049e4:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80049e8:	ee67 7a27 	vmul.f32	s15, s14, s15
	float KH[2][2] = {
 80049ec:	edc7 7a08 	vstr	s15, [r7, #32]
		{K[0] * H[0], K[0] * H[1]},
 80049f0:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80049f4:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80049f8:	ee67 7a27 	vmul.f32	s15, s14, s15
	float KH[2][2] = {
 80049fc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		{K[1] * H[0], K[1] * H[1]}
 8004a00:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004a04:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8004a08:	ee67 7a27 	vmul.f32	s15, s14, s15
	float KH[2][2] = {
 8004a0c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		{K[1] * H[0], K[1] * H[1]}
 8004a10:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8004a14:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8004a18:	ee67 7a27 	vmul.f32	s15, s14, s15
	float KH[2][2] = {
 8004a1c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	};

	float I_KH[2][2] = {
		{1.0f - KH[0][0], 0.0f - KH[0][1]},
 8004a20:	edd7 7a08 	vldr	s15, [r7, #32]
 8004a24:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a28:	ee77 7a67 	vsub.f32	s15, s14, s15
	float I_KH[2][2] = {
 8004a2c:	edc7 7a04 	vstr	s15, [r7, #16]
		{1.0f - KH[0][0], 0.0f - KH[0][1]},
 8004a30:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004a34:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8004b10 <Kalman_2D_altitude_update+0x290>
 8004a38:	ee77 7a67 	vsub.f32	s15, s14, s15
	float I_KH[2][2] = {
 8004a3c:	edc7 7a05 	vstr	s15, [r7, #20]
		{0.0f - KH[1][0], 1.0f - KH[1][1]}
 8004a40:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004a44:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8004b10 <Kalman_2D_altitude_update+0x290>
 8004a48:	ee77 7a67 	vsub.f32	s15, s14, s15
	float I_KH[2][2] = {
 8004a4c:	edc7 7a06 	vstr	s15, [r7, #24]
		{0.0f - KH[1][0], 1.0f - KH[1][1]}
 8004a50:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004a54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004a58:	ee77 7a67 	vsub.f32	s15, s14, s15
	float I_KH[2][2] = {
 8004a5c:	edc7 7a07 	vstr	s15, [r7, #28]
	};

	float P00 = I_KH[0][0] * kalman->P[0][0] + I_KH[0][1] * kalman->P[1][0];
 8004a60:	ed97 7a04 	vldr	s14, [r7, #16]
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	edd3 7a03 	vldr	s15, [r3, #12]
 8004a6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a6e:	edd7 6a05 	vldr	s13, [r7, #20]
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	edd3 7a05 	vldr	s15, [r3, #20]
 8004a78:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a80:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
	float P01 = I_KH[0][0] * kalman->P[0][1] + I_KH[0][1] * kalman->P[1][1];
 8004a84:	ed97 7a04 	vldr	s14, [r7, #16]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	edd3 7a04 	vldr	s15, [r3, #16]
 8004a8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a92:	edd7 6a05 	vldr	s13, [r7, #20]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	edd3 7a06 	vldr	s15, [r3, #24]
 8004a9c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004aa0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aa4:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
	float P10 = I_KH[1][0] * kalman->P[0][0] + I_KH[1][1] * kalman->P[1][0];
 8004aa8:	ed97 7a06 	vldr	s14, [r7, #24]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	edd3 7a03 	vldr	s15, [r3, #12]
 8004ab2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ab6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	edd3 7a05 	vldr	s15, [r3, #20]
 8004ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ac4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ac8:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
	float P11 = I_KH[1][0] * kalman->P[0][1] + I_KH[1][1] * kalman->P[1][1];
 8004acc:	ed97 7a06 	vldr	s14, [r7, #24]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	edd3 7a04 	vldr	s15, [r3, #16]
 8004ad6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004ada:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	edd3 7a06 	vldr	s15, [r3, #24]
 8004ae4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004aec:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40

	kalman->P[0][0] = P00;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004af4:	60da      	str	r2, [r3, #12]
	kalman->P[0][1] = P01;
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004afa:	611a      	str	r2, [r3, #16]
	kalman->P[1][0] = P10;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004b00:	615a      	str	r2, [r3, #20]
	kalman->P[1][1] = P11;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004b06:	619a      	str	r2, [r3, #24]
}
 8004b08:	bf00      	nop
 8004b0a:	3758      	adds	r7, #88	@ 0x58
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	00000000 	.word	0x00000000

08004b14 <initialize_esp32>:

uint32_t esp32_tx_counter = 0;

extern void process_esp32_instruction(esp32_instruction* instruction);

void initialize_esp32() {
 8004b14:	b580      	push	{r7, lr}
 8004b16:	af00      	add	r7, sp, #0
	memset(tx_buffers, 0, sizeof(tx_buffers));
 8004b18:	22b4      	movs	r2, #180	@ 0xb4
 8004b1a:	2100      	movs	r1, #0
 8004b1c:	4803      	ldr	r0, [pc, #12]	@ (8004b2c <initialize_esp32+0x18>)
 8004b1e:	f014 fcfe 	bl	801951e <memset>
	HAL_I2C_EnableListen_IT(&hi2c2);
 8004b22:	4803      	ldr	r0, [pc, #12]	@ (8004b30 <initialize_esp32+0x1c>)
 8004b24:	f005 fa42 	bl	8009fac <HAL_I2C_EnableListen_IT>
}
 8004b28:	bf00      	nop
 8004b2a:	bd80      	pop	{r7, pc}
 8004b2c:	200014fc 	.word	0x200014fc
 8004b30:	20003944 	.word	0x20003944

08004b34 <HAL_I2C_ListenCpltCallback>:

extern void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c) {
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b082      	sub	sp, #8
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a04      	ldr	r2, [pc, #16]	@ (8004b54 <HAL_I2C_ListenCpltCallback+0x20>)
 8004b42:	4293      	cmp	r3, r2
 8004b44:	d102      	bne.n	8004b4c <HAL_I2C_ListenCpltCallback+0x18>
		HAL_I2C_EnableListen_IT(hi2c);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f005 fa30 	bl	8009fac <HAL_I2C_EnableListen_IT>
	}
}
 8004b4c:	bf00      	nop
 8004b4e:	3708      	adds	r7, #8
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}
 8004b54:	40005800 	.word	0x40005800

08004b58 <HAL_I2C_AddrCallback>:

extern void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode) {
 8004b58:	b580      	push	{r7, lr}
 8004b5a:	b084      	sub	sp, #16
 8004b5c:	af00      	add	r7, sp, #0
 8004b5e:	6078      	str	r0, [r7, #4]
 8004b60:	460b      	mov	r3, r1
 8004b62:	70fb      	strb	r3, [r7, #3]
 8004b64:	4613      	mov	r3, r2
 8004b66:	803b      	strh	r3, [r7, #0]
	if (hi2c->Instance == I2C2) {
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a1a      	ldr	r2, [pc, #104]	@ (8004bd8 <HAL_I2C_AddrCallback+0x80>)
 8004b6e:	4293      	cmp	r3, r2
 8004b70:	d12e      	bne.n	8004bd0 <HAL_I2C_AddrCallback+0x78>
		if (TransferDirection == I2C_DIRECTION_TRANSMIT) {
 8004b72:	78fb      	ldrb	r3, [r7, #3]
 8004b74:	2b01      	cmp	r3, #1
 8004b76:	d106      	bne.n	8004b86 <HAL_I2C_AddrCallback+0x2e>
			HAL_I2C_Slave_Seq_Receive_IT(hi2c, rx_buffer, ESP32_RX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 8004b78:	2308      	movs	r3, #8
 8004b7a:	2222      	movs	r2, #34	@ 0x22
 8004b7c:	4917      	ldr	r1, [pc, #92]	@ (8004bdc <HAL_I2C_AddrCallback+0x84>)
 8004b7e:	6878      	ldr	r0, [r7, #4]
 8004b80:	f005 f9a1 	bl	8009ec6 <HAL_I2C_Slave_Seq_Receive_IT>
			tx_active = inactive;

			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
		}
	}
}
 8004b84:	e024      	b.n	8004bd0 <HAL_I2C_AddrCallback+0x78>
			uint8_t inactive = !tx_active;
 8004b86:	4b16      	ldr	r3, [pc, #88]	@ (8004be0 <HAL_I2C_AddrCallback+0x88>)
 8004b88:	781b      	ldrb	r3, [r3, #0]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	bf0c      	ite	eq
 8004b8e:	2301      	moveq	r3, #1
 8004b90:	2300      	movne	r3, #0
 8004b92:	b2db      	uxtb	r3, r3
 8004b94:	73fb      	strb	r3, [r7, #15]
			memcpy(tx_buffers[inactive], &r_data, sizeof(rocket_data));
 8004b96:	7bfb      	ldrb	r3, [r7, #15]
 8004b98:	225a      	movs	r2, #90	@ 0x5a
 8004b9a:	fb02 f303 	mul.w	r3, r2, r3
 8004b9e:	4a11      	ldr	r2, [pc, #68]	@ (8004be4 <HAL_I2C_AddrCallback+0x8c>)
 8004ba0:	4413      	add	r3, r2
 8004ba2:	4a11      	ldr	r2, [pc, #68]	@ (8004be8 <HAL_I2C_AddrCallback+0x90>)
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	4611      	mov	r1, r2
 8004ba8:	235a      	movs	r3, #90	@ 0x5a
 8004baa:	461a      	mov	r2, r3
 8004bac:	f014 fd95 	bl	80196da <memcpy>
			tx_active = inactive;
 8004bb0:	4a0b      	ldr	r2, [pc, #44]	@ (8004be0 <HAL_I2C_AddrCallback+0x88>)
 8004bb2:	7bfb      	ldrb	r3, [r7, #15]
 8004bb4:	7013      	strb	r3, [r2, #0]
			HAL_I2C_Slave_Seq_Transmit_IT(hi2c, tx_buffers[tx_active], ESP32_TX_BUFFER_SIZE, I2C_FIRST_AND_LAST_FRAME);
 8004bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8004be0 <HAL_I2C_AddrCallback+0x88>)
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	461a      	mov	r2, r3
 8004bbc:	235a      	movs	r3, #90	@ 0x5a
 8004bbe:	fb02 f303 	mul.w	r3, r2, r3
 8004bc2:	4a08      	ldr	r2, [pc, #32]	@ (8004be4 <HAL_I2C_AddrCallback+0x8c>)
 8004bc4:	1899      	adds	r1, r3, r2
 8004bc6:	2308      	movs	r3, #8
 8004bc8:	225a      	movs	r2, #90	@ 0x5a
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	f005 f908 	bl	8009de0 <HAL_I2C_Slave_Seq_Transmit_IT>
}
 8004bd0:	bf00      	nop
 8004bd2:	3710      	adds	r7, #16
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	bd80      	pop	{r7, pc}
 8004bd8:	40005800 	.word	0x40005800
 8004bdc:	200015b4 	.word	0x200015b4
 8004be0:	200015b0 	.word	0x200015b0
 8004be4:	200014fc 	.word	0x200014fc
 8004be8:	20003c68 	.word	0x20003c68

08004bec <HAL_I2C_SlaveRxCpltCallback>:

extern void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b082      	sub	sp, #8
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	4a0d      	ldr	r2, [pc, #52]	@ (8004c30 <HAL_I2C_SlaveRxCpltCallback+0x44>)
 8004bfa:	4293      	cmp	r3, r2
 8004bfc:	d114      	bne.n	8004c28 <HAL_I2C_SlaveRxCpltCallback+0x3c>
		instruction.type = rx_buffer[0];
 8004bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8004c34 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8004c00:	781a      	ldrb	r2, [r3, #0]
 8004c02:	4b0d      	ldr	r3, [pc, #52]	@ (8004c38 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8004c04:	701a      	strb	r2, [r3, #0]
		instruction.payload_size = rx_buffer[1];
 8004c06:	4b0b      	ldr	r3, [pc, #44]	@ (8004c34 <HAL_I2C_SlaveRxCpltCallback+0x48>)
 8004c08:	785a      	ldrb	r2, [r3, #1]
 8004c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8004c38 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8004c0c:	705a      	strb	r2, [r3, #1]
		memcpy(instruction.payload, rx_buffer + 2, instruction.payload_size);
 8004c0e:	490b      	ldr	r1, [pc, #44]	@ (8004c3c <HAL_I2C_SlaveRxCpltCallback+0x50>)
 8004c10:	4b09      	ldr	r3, [pc, #36]	@ (8004c38 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8004c12:	785b      	ldrb	r3, [r3, #1]
 8004c14:	461a      	mov	r2, r3
 8004c16:	480a      	ldr	r0, [pc, #40]	@ (8004c40 <HAL_I2C_SlaveRxCpltCallback+0x54>)
 8004c18:	f014 fd5f 	bl	80196da <memcpy>

		process_esp32_instruction(&instruction);
 8004c1c:	4806      	ldr	r0, [pc, #24]	@ (8004c38 <HAL_I2C_SlaveRxCpltCallback+0x4c>)
 8004c1e:	f000 fee3 	bl	80059e8 <process_esp32_instruction>

		HAL_I2C_EnableListen_IT(hi2c);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f005 f9c2 	bl	8009fac <HAL_I2C_EnableListen_IT>
	}
}
 8004c28:	bf00      	nop
 8004c2a:	3708      	adds	r7, #8
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	bd80      	pop	{r7, pc}
 8004c30:	40005800 	.word	0x40005800
 8004c34:	200015b4 	.word	0x200015b4
 8004c38:	200015d8 	.word	0x200015d8
 8004c3c:	200015b6 	.word	0x200015b6
 8004c40:	200015da 	.word	0x200015da

08004c44 <HAL_I2C_SlaveTxCpltCallback>:

extern void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8004c44:	b580      	push	{r7, lr}
 8004c46:	b082      	sub	sp, #8
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a07      	ldr	r2, [pc, #28]	@ (8004c70 <HAL_I2C_SlaveTxCpltCallback+0x2c>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d107      	bne.n	8004c66 <HAL_I2C_SlaveTxCpltCallback+0x22>
		esp32_tx_counter++;
 8004c56:	4b07      	ldr	r3, [pc, #28]	@ (8004c74 <HAL_I2C_SlaveTxCpltCallback+0x30>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	4a05      	ldr	r2, [pc, #20]	@ (8004c74 <HAL_I2C_SlaveTxCpltCallback+0x30>)
 8004c5e:	6013      	str	r3, [r2, #0]
		HAL_I2C_EnableListen_IT(hi2c);
 8004c60:	6878      	ldr	r0, [r7, #4]
 8004c62:	f005 f9a3 	bl	8009fac <HAL_I2C_EnableListen_IT>
	}
}
 8004c66:	bf00      	nop
 8004c68:	3708      	adds	r7, #8
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	40005800 	.word	0x40005800
 8004c74:	200015fc 	.word	0x200015fc

08004c78 <HAL_I2C_ErrorCallback>:

extern void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b082      	sub	sp, #8
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	6078      	str	r0, [r7, #4]
	if (hi2c->Instance == I2C2) {
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4a07      	ldr	r2, [pc, #28]	@ (8004ca4 <HAL_I2C_ErrorCallback+0x2c>)
 8004c86:	4293      	cmp	r3, r2
 8004c88:	d108      	bne.n	8004c9c <HAL_I2C_ErrorCallback+0x24>
		HAL_I2C_DeInit(hi2c);
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f005 f864 	bl	8009d58 <HAL_I2C_DeInit>
		HAL_I2C_Init(hi2c);
 8004c90:	6878      	ldr	r0, [r7, #4]
 8004c92:	f004 ff1d 	bl	8009ad0 <HAL_I2C_Init>
		HAL_I2C_EnableListen_IT(hi2c);
 8004c96:	6878      	ldr	r0, [r7, #4]
 8004c98:	f005 f988 	bl	8009fac <HAL_I2C_EnableListen_IT>
	}
}
 8004c9c:	bf00      	nop
 8004c9e:	3708      	adds	r7, #8
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}
 8004ca4:	40005800 	.word	0x40005800

08004ca8 <relative_altitude>:

Kalman_2D state_kalman = {0};
float accel_z_filtered = 0.0f;
float baro_alt_filtered = 0.0f;

float relative_altitude(float P, float P0, float T_C) {
 8004ca8:	b5b0      	push	{r4, r5, r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	ed87 0a03 	vstr	s0, [r7, #12]
 8004cb2:	edc7 0a02 	vstr	s1, [r7, #8]
 8004cb6:	ed87 1a01 	vstr	s2, [r7, #4]
	return (CONSTANT_R * (T_C + CONSTANT_C2K) / CONSTANT_g) * log(P0 / P);
 8004cba:	edd7 7a01 	vldr	s15, [r7, #4]
 8004cbe:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8004d2c <relative_altitude+0x84>
 8004cc2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cc6:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8004d30 <relative_altitude+0x88>
 8004cca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cce:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8004d34 <relative_altitude+0x8c>
 8004cd2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004cd6:	ee16 0a90 	vmov	r0, s13
 8004cda:	f7fb fc45 	bl	8000568 <__aeabi_f2d>
 8004cde:	4604      	mov	r4, r0
 8004ce0:	460d      	mov	r5, r1
 8004ce2:	ed97 7a02 	vldr	s14, [r7, #8]
 8004ce6:	edd7 7a03 	vldr	s15, [r7, #12]
 8004cea:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004cee:	ee16 0a90 	vmov	r0, s13
 8004cf2:	f7fb fc39 	bl	8000568 <__aeabi_f2d>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	ec43 2b10 	vmov	d0, r2, r3
 8004cfe:	f017 f8eb 	bl	801bed8 <log>
 8004d02:	ec53 2b10 	vmov	r2, r3, d0
 8004d06:	4620      	mov	r0, r4
 8004d08:	4629      	mov	r1, r5
 8004d0a:	f7fb fc85 	bl	8000618 <__aeabi_dmul>
 8004d0e:	4602      	mov	r2, r0
 8004d10:	460b      	mov	r3, r1
 8004d12:	4610      	mov	r0, r2
 8004d14:	4619      	mov	r1, r3
 8004d16:	f7fb ff77 	bl	8000c08 <__aeabi_d2f>
 8004d1a:	4603      	mov	r3, r0
 8004d1c:	ee07 3a90 	vmov	s15, r3
}
 8004d20:	eeb0 0a67 	vmov.f32	s0, s15
 8004d24:	3710      	adds	r7, #16
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bdb0      	pop	{r4, r5, r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	43889333 	.word	0x43889333
 8004d30:	438f8666 	.word	0x438f8666
 8004d34:	411ce83e 	.word	0x411ce83e

08004d38 <gravity_compensated_accel>:

float gravity_compensated_accel(float orientation[4], float ax, float ay, float az) {
 8004d38:	b480      	push	{r7}
 8004d3a:	b095      	sub	sp, #84	@ 0x54
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	ed87 0a02 	vstr	s0, [r7, #8]
 8004d44:	edc7 0a01 	vstr	s1, [r7, #4]
 8004d48:	ed87 1a00 	vstr	s2, [r7]
	float w = orientation[0];
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	64fb      	str	r3, [r7, #76]	@ 0x4c
	float x = orientation[1];
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	64bb      	str	r3, [r7, #72]	@ 0x48
	float y = orientation[2];
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	647b      	str	r3, [r7, #68]	@ 0x44
	float z = orientation[3];
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	68db      	ldr	r3, [r3, #12]
 8004d62:	643b      	str	r3, [r7, #64]	@ 0x40

	// v' = q * v * q^-1
	// q * v
	float qv_w = -x * ax - y * ay - z * az;
 8004d64:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004d68:	eeb1 7a67 	vneg.f32	s14, s15
 8004d6c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004d70:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004d74:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8004d78:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d80:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004d84:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8004d88:	edd7 7a00 	vldr	s15, [r7]
 8004d8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004d90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d94:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
	float qv_x =  w * ax + y * az - z * ay;
 8004d98:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004d9c:	edd7 7a02 	vldr	s15, [r7, #8]
 8004da0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004da4:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8004da8:	edd7 7a00 	vldr	s15, [r7]
 8004dac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004db0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004db4:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8004db8:	edd7 7a01 	vldr	s15, [r7, #4]
 8004dbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004dc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004dc4:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38
	float qv_y =  w * ay + z * ax - x * az;
 8004dc8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004dcc:	edd7 7a01 	vldr	s15, [r7, #4]
 8004dd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004dd4:	edd7 6a10 	vldr	s13, [r7, #64]	@ 0x40
 8004dd8:	edd7 7a02 	vldr	s15, [r7, #8]
 8004ddc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004de0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004de4:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8004de8:	edd7 7a00 	vldr	s15, [r7]
 8004dec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004df0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004df4:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
	float qv_z =  w * az + x * ay - y * ax;
 8004df8:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8004dfc:	edd7 7a00 	vldr	s15, [r7]
 8004e00:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e04:	edd7 6a12 	vldr	s13, [r7, #72]	@ 0x48
 8004e08:	edd7 7a01 	vldr	s15, [r7, #4]
 8004e0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e10:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e14:	edd7 6a11 	vldr	s13, [r7, #68]	@ 0x44
 8004e18:	edd7 7a02 	vldr	s15, [r7, #8]
 8004e1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e20:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e24:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

	// qv * q^-1
	float inv_w =  w;
 8004e28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	float inv_x = -x;
 8004e2c:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 8004e30:	eef1 7a67 	vneg.f32	s15, s15
 8004e34:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
	float inv_y = -y;
 8004e38:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 8004e3c:	eef1 7a67 	vneg.f32	s15, s15
 8004e40:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float inv_z = -z;
 8004e44:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8004e48:	eef1 7a67 	vneg.f32	s15, s15
 8004e4c:	edc7 7a08 	vstr	s15, [r7, #32]

	float res_x = qv_w * inv_x + qv_x * inv_w + qv_y * inv_z - qv_z * inv_y;
 8004e50:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004e54:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004e58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e5c:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8004e60:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004e64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e68:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e6c:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8004e70:	edd7 7a08 	vldr	s15, [r7, #32]
 8004e74:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e78:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004e7c:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8004e80:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004e84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004e88:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004e8c:	edc7 7a07 	vstr	s15, [r7, #28]
	float res_y = qv_w * inv_y - qv_x * inv_z + qv_y * inv_w + qv_z * inv_x;
 8004e90:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004e94:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004e98:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004e9c:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8004ea0:	edd7 7a08 	vldr	s15, [r7, #32]
 8004ea4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ea8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004eac:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8004eb0:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004eb4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004eb8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004ebc:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8004ec0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004ec4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ec8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004ecc:	edc7 7a06 	vstr	s15, [r7, #24]
	float res_z = qv_w * inv_z + qv_x * inv_y - qv_y * inv_x + qv_z * inv_w;
 8004ed0:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8004ed4:	edd7 7a08 	vldr	s15, [r7, #32]
 8004ed8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004edc:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8004ee0:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8004ee4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ee8:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004eec:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 8004ef0:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8004ef4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004ef8:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004efc:	edd7 6a0c 	vldr	s13, [r7, #48]	@ 0x30
 8004f00:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8004f04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f0c:	edc7 7a05 	vstr	s15, [r7, #20]

	UNUSED(res_x);
	UNUSED(res_y);

	return res_z - CONSTANT_g;
 8004f10:	edd7 7a05 	vldr	s15, [r7, #20]
 8004f14:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8004f2c <gravity_compensated_accel+0x1f4>
 8004f18:	ee77 7ac7 	vsub.f32	s15, s15, s14
}
 8004f1c:	eeb0 0a67 	vmov.f32	s0, s15
 8004f20:	3754      	adds	r7, #84	@ 0x54
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	411ce83e 	.word	0x411ce83e

08004f30 <flight_calibrate_initial_pressure>:

void flight_calibrate_initial_pressure() {
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b082      	sub	sp, #8
 8004f34:	af00      	add	r7, sp, #0
	if (!pressure_calibrated) {
 8004f36:	4b1a      	ldr	r3, [pc, #104]	@ (8004fa0 <flight_calibrate_initial_pressure+0x70>)
 8004f38:	781b      	ldrb	r3, [r3, #0]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d12b      	bne.n	8004f96 <flight_calibrate_initial_pressure+0x66>
		if (pressure_samples > NUM_PRESSURE_SAMPLES) {
 8004f3e:	4b19      	ldr	r3, [pc, #100]	@ (8004fa4 <flight_calibrate_initial_pressure+0x74>)
 8004f40:	881b      	ldrh	r3, [r3, #0]
 8004f42:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8004f46:	d903      	bls.n	8004f50 <flight_calibrate_initial_pressure+0x20>
			pressure_calibrated = 1;
 8004f48:	4b15      	ldr	r3, [pc, #84]	@ (8004fa0 <flight_calibrate_initial_pressure+0x70>)
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	701a      	strb	r2, [r3, #0]
				last_sample_time = HAL_GetTick();
				pressure_samples++;
			}
		}
	}
}
 8004f4e:	e022      	b.n	8004f96 <flight_calibrate_initial_pressure+0x66>
			uint32_t elapsed = HAL_GetTick() - last_sample_time;
 8004f50:	f003 f8f4 	bl	800813c <HAL_GetTick>
 8004f54:	4602      	mov	r2, r0
 8004f56:	4b14      	ldr	r3, [pc, #80]	@ (8004fa8 <flight_calibrate_initial_pressure+0x78>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	1ad3      	subs	r3, r2, r3
 8004f5c:	607b      	str	r3, [r7, #4]
			if (elapsed >= PRESSURE_SAMPLE_INTERVAL) {
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2b09      	cmp	r3, #9
 8004f62:	d918      	bls.n	8004f96 <flight_calibrate_initial_pressure+0x66>
				Psum += data.pressure;
 8004f64:	4b11      	ldr	r3, [pc, #68]	@ (8004fac <flight_calibrate_initial_pressure+0x7c>)
 8004f66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f68:	4613      	mov	r3, r2
 8004f6a:	461a      	mov	r2, r3
 8004f6c:	4b10      	ldr	r3, [pc, #64]	@ (8004fb0 <flight_calibrate_initial_pressure+0x80>)
 8004f6e:	edd3 7a00 	vldr	s15, [r3]
 8004f72:	ee07 2a10 	vmov	s14, r2
 8004f76:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8004fb0 <flight_calibrate_initial_pressure+0x80>)
 8004f7c:	edc3 7a00 	vstr	s15, [r3]
				last_sample_time = HAL_GetTick();
 8004f80:	f003 f8dc 	bl	800813c <HAL_GetTick>
 8004f84:	4603      	mov	r3, r0
 8004f86:	4a08      	ldr	r2, [pc, #32]	@ (8004fa8 <flight_calibrate_initial_pressure+0x78>)
 8004f88:	6013      	str	r3, [r2, #0]
				pressure_samples++;
 8004f8a:	4b06      	ldr	r3, [pc, #24]	@ (8004fa4 <flight_calibrate_initial_pressure+0x74>)
 8004f8c:	881b      	ldrh	r3, [r3, #0]
 8004f8e:	3301      	adds	r3, #1
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	4b04      	ldr	r3, [pc, #16]	@ (8004fa4 <flight_calibrate_initial_pressure+0x74>)
 8004f94:	801a      	strh	r2, [r3, #0]
}
 8004f96:	bf00      	nop
 8004f98:	3708      	adds	r7, #8
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd80      	pop	{r7, pc}
 8004f9e:	bf00      	nop
 8004fa0:	2000160c 	.word	0x2000160c
 8004fa4:	20001600 	.word	0x20001600
 8004fa8:	20001604 	.word	0x20001604
 8004fac:	20003cc8 	.word	0x20003cc8
 8004fb0:	20001608 	.word	0x20001608

08004fb4 <flight_set_calibrated_pressure>:

void flight_set_calibrated_pressure(flight_FSM* f) {
 8004fb4:	b580      	push	{r7, lr}
 8004fb6:	b082      	sub	sp, #8
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	6078      	str	r0, [r7, #4]
	if (!pressure_set && pressure_calibrated) {
 8004fbc:	4b0e      	ldr	r3, [pc, #56]	@ (8004ff8 <flight_set_calibrated_pressure+0x44>)
 8004fbe:	781b      	ldrb	r3, [r3, #0]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d115      	bne.n	8004ff0 <flight_set_calibrated_pressure+0x3c>
 8004fc4:	4b0d      	ldr	r3, [pc, #52]	@ (8004ffc <flight_set_calibrated_pressure+0x48>)
 8004fc6:	781b      	ldrb	r3, [r3, #0]
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d011      	beq.n	8004ff0 <flight_set_calibrated_pressure+0x3c>
		f->vars.P0 = Psum / NUM_PRESSURE_SAMPLES;
 8004fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8005000 <flight_set_calibrated_pressure+0x4c>)
 8004fce:	ed93 7a00 	vldr	s14, [r3]
 8004fd2:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 8005004 <flight_set_calibrated_pressure+0x50>
 8004fd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	edc3 7a04 	vstr	s15, [r3, #16]
		pressure_set = 1;
 8004fe0:	4b05      	ldr	r3, [pc, #20]	@ (8004ff8 <flight_set_calibrated_pressure+0x44>)
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	701a      	strb	r2, [r3, #0]
		f->vars.time_DO_NOT_USE = HAL_GetTick();
 8004fe6:	f003 f8a9 	bl	800813c <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	60da      	str	r2, [r3, #12]
	}
}
 8004ff0:	bf00      	nop
 8004ff2:	3708      	adds	r7, #8
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	2000160d 	.word	0x2000160d
 8004ffc:	2000160c 	.word	0x2000160c
 8005000:	20001608 	.word	0x20001608
 8005004:	43fa0000 	.word	0x43fa0000

08005008 <flight_update_vars>:

void flight_update_vars(flight_FSM* f) {
 8005008:	b580      	push	{r7, lr}
 800500a:	b086      	sub	sp, #24
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
	if (!pressure_set) return;
 8005010:	4b5c      	ldr	r3, [pc, #368]	@ (8005184 <flight_update_vars+0x17c>)
 8005012:	781b      	ldrb	r3, [r3, #0]
 8005014:	2b00      	cmp	r3, #0
 8005016:	f000 80af 	beq.w	8005178 <flight_update_vars+0x170>

	uint32_t elapsed = HAL_GetTick() - last_update_time;
 800501a:	f003 f88f 	bl	800813c <HAL_GetTick>
 800501e:	4602      	mov	r2, r0
 8005020:	4b59      	ldr	r3, [pc, #356]	@ (8005188 <flight_update_vars+0x180>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	1ad3      	subs	r3, r2, r3
 8005026:	617b      	str	r3, [r7, #20]
	if (elapsed < FSM_UPDATE_INTERVAL) return;
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	2b09      	cmp	r3, #9
 800502c:	f240 80a6 	bls.w	800517c <flight_update_vars+0x174>

	uint32_t timems = HAL_GetTick();
 8005030:	f003 f884 	bl	800813c <HAL_GetTick>
 8005034:	6138      	str	r0, [r7, #16]

	if (!f->flags.motor_ignited) {
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800503c:	f003 0304 	and.w	r3, r3, #4
 8005040:	b2db      	uxtb	r3, r3
 8005042:	2b00      	cmp	r3, #0
 8005044:	d103      	bne.n	800504e <flight_update_vars+0x46>
		f->vars.launch_time = timems;
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	693a      	ldr	r2, [r7, #16]
 800504a:	605a      	str	r2, [r3, #4]
 800504c:	e00e      	b.n	800506c <flight_update_vars+0x64>
	} else {
		f->vars.flight_time = ((float)(timems - f->vars.launch_time)) / 1000.0f;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	693a      	ldr	r2, [r7, #16]
 8005054:	1ad3      	subs	r3, r2, r3
 8005056:	ee07 3a90 	vmov	s15, r3
 800505a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800505e:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 800518c <flight_update_vars+0x184>
 8005062:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	edc3 7a02 	vstr	s15, [r3, #8]
	}

	// kalman predict
	float accel_z_raw = gravity_compensated_accel(orientation_quat, data.ax, data.ay, data.az);
 800506c:	4b48      	ldr	r3, [pc, #288]	@ (8005190 <flight_update_vars+0x188>)
 800506e:	689a      	ldr	r2, [r3, #8]
 8005070:	4613      	mov	r3, r2
 8005072:	461a      	mov	r2, r3
 8005074:	4b46      	ldr	r3, [pc, #280]	@ (8005190 <flight_update_vars+0x188>)
 8005076:	68d9      	ldr	r1, [r3, #12]
 8005078:	460b      	mov	r3, r1
 800507a:	4619      	mov	r1, r3
 800507c:	4b44      	ldr	r3, [pc, #272]	@ (8005190 <flight_update_vars+0x188>)
 800507e:	691b      	ldr	r3, [r3, #16]
 8005080:	ee01 3a10 	vmov	s2, r3
 8005084:	ee00 1a90 	vmov	s1, r1
 8005088:	ee00 2a10 	vmov	s0, r2
 800508c:	4841      	ldr	r0, [pc, #260]	@ (8005194 <flight_update_vars+0x18c>)
 800508e:	f7ff fe53 	bl	8004d38 <gravity_compensated_accel>
 8005092:	ed87 0a03 	vstr	s0, [r7, #12]
	accel_z_filtered = V_ACCEL_ALPHA * accel_z_raw + (1.0f - V_ACCEL_ALPHA) * accel_z_filtered;
 8005096:	edd7 7a03 	vldr	s15, [r7, #12]
 800509a:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8005198 <flight_update_vars+0x190>
 800509e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80050a2:	4b3e      	ldr	r3, [pc, #248]	@ (800519c <flight_update_vars+0x194>)
 80050a4:	edd3 7a00 	vldr	s15, [r3]
 80050a8:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80051a0 <flight_update_vars+0x198>
 80050ac:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80050b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80050b4:	4b39      	ldr	r3, [pc, #228]	@ (800519c <flight_update_vars+0x194>)
 80050b6:	edc3 7a00 	vstr	s15, [r3]
	Kalman_2D_altitude_predict(&state_kalman, accel_z_filtered, PROCESS_ALPHA, PROCESS_MIN_VAR);
 80050ba:	4b38      	ldr	r3, [pc, #224]	@ (800519c <flight_update_vars+0x194>)
 80050bc:	edd3 7a00 	vldr	s15, [r3]
 80050c0:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 80051a4 <flight_update_vars+0x19c>
 80050c4:	eddf 0a38 	vldr	s1, [pc, #224]	@ 80051a8 <flight_update_vars+0x1a0>
 80050c8:	eeb0 0a67 	vmov.f32	s0, s15
 80050cc:	4837      	ldr	r0, [pc, #220]	@ (80051ac <flight_update_vars+0x1a4>)
 80050ce:	f7ff fa9f 	bl	8004610 <Kalman_2D_altitude_predict>

	// kalman update
	float baro_alt_raw = relative_altitude(data.pressure, f->vars.P0, data.temperature);
 80050d2:	4b2f      	ldr	r3, [pc, #188]	@ (8005190 <flight_update_vars+0x188>)
 80050d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050d6:	4613      	mov	r3, r2
 80050d8:	461a      	mov	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	edd3 7a04 	vldr	s15, [r3, #16]
 80050e0:	4b2b      	ldr	r3, [pc, #172]	@ (8005190 <flight_update_vars+0x188>)
 80050e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050e4:	ee01 3a10 	vmov	s2, r3
 80050e8:	eef0 0a67 	vmov.f32	s1, s15
 80050ec:	ee00 2a10 	vmov	s0, r2
 80050f0:	f7ff fdda 	bl	8004ca8 <relative_altitude>
 80050f4:	ed87 0a02 	vstr	s0, [r7, #8]
	baro_alt_filtered = ALTITUDE_ALPHA * baro_alt_raw + (1.0f - ALTITUDE_ALPHA) * baro_alt_filtered;
 80050f8:	edd7 7a02 	vldr	s15, [r7, #8]
 80050fc:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8005198 <flight_update_vars+0x190>
 8005100:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005104:	4b2a      	ldr	r3, [pc, #168]	@ (80051b0 <flight_update_vars+0x1a8>)
 8005106:	edd3 7a00 	vldr	s15, [r3]
 800510a:	eddf 6a25 	vldr	s13, [pc, #148]	@ 80051a0 <flight_update_vars+0x198>
 800510e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005116:	4b26      	ldr	r3, [pc, #152]	@ (80051b0 <flight_update_vars+0x1a8>)
 8005118:	edc3 7a00 	vstr	s15, [r3]
	Kalman_2D_altitude_update(&state_kalman, baro_alt_filtered, MEASUREMENT_ALPHA, MEASUREMENT_MIN_VAR);
 800511c:	4b24      	ldr	r3, [pc, #144]	@ (80051b0 <flight_update_vars+0x1a8>)
 800511e:	edd3 7a00 	vldr	s15, [r3]
 8005122:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 80051a8 <flight_update_vars+0x1a0>
 8005126:	eddf 0a20 	vldr	s1, [pc, #128]	@ 80051a8 <flight_update_vars+0x1a0>
 800512a:	eeb0 0a67 	vmov.f32	s0, s15
 800512e:	481f      	ldr	r0, [pc, #124]	@ (80051ac <flight_update_vars+0x1a4>)
 8005130:	f7ff fba6 	bl	8004880 <Kalman_2D_altitude_update>

	// update altitude, velocity, acceleration
	f->vars.alt = state_kalman.x[0];
 8005134:	4b1d      	ldr	r3, [pc, #116]	@ (80051ac <flight_update_vars+0x1a4>)
 8005136:	685a      	ldr	r2, [r3, #4]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	615a      	str	r2, [r3, #20]
	f->vars.v_vel = state_kalman.x[1];
 800513c:	4b1b      	ldr	r3, [pc, #108]	@ (80051ac <flight_update_vars+0x1a4>)
 800513e:	689a      	ldr	r2, [r3, #8]
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	61da      	str	r2, [r3, #28]
	f->vars.v_accel = accel_z_filtered;
 8005144:	4b15      	ldr	r3, [pc, #84]	@ (800519c <flight_update_vars+0x194>)
 8005146:	681a      	ldr	r2, [r3, #0]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	621a      	str	r2, [r3, #32]

	// update max altitude
	if (f->vars.alt > f->vars.max_alt) f->vars.max_alt = f->vars.alt;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	ed93 7a05 	vldr	s14, [r3, #20]
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	edd3 7a06 	vldr	s15, [r3, #24]
 8005158:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800515c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005160:	dd03      	ble.n	800516a <flight_update_vars+0x162>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	695a      	ldr	r2, [r3, #20]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	619a      	str	r2, [r3, #24]

	// update times
	f->vars.time_DO_NOT_USE = timems;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	60da      	str	r2, [r3, #12]
	last_update_time = timems;
 8005170:	4a05      	ldr	r2, [pc, #20]	@ (8005188 <flight_update_vars+0x180>)
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	6013      	str	r3, [r2, #0]
 8005176:	e002      	b.n	800517e <flight_update_vars+0x176>
	if (!pressure_set) return;
 8005178:	bf00      	nop
 800517a:	e000      	b.n	800517e <flight_update_vars+0x176>
	if (elapsed < FSM_UPDATE_INTERVAL) return;
 800517c:	bf00      	nop
}
 800517e:	3718      	adds	r7, #24
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}
 8005184:	2000160d 	.word	0x2000160d
 8005188:	20001610 	.word	0x20001610
 800518c:	447a0000 	.word	0x447a0000
 8005190:	20003cc8 	.word	0x20003cc8
 8005194:	20003cfc 	.word	0x20003cfc
 8005198:	3dcccccd 	.word	0x3dcccccd
 800519c:	2000165c 	.word	0x2000165c
 80051a0:	3f666666 	.word	0x3f666666
 80051a4:	38d1b717 	.word	0x38d1b717
 80051a8:	3c23d70a 	.word	0x3c23d70a
 80051ac:	20001614 	.word	0x20001614
 80051b0:	20001660 	.word	0x20001660

080051b4 <flight_change_state>:

void flight_change_state(flight_FSM* f, flight_state state) {
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b082      	sub	sp, #8
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
 80051bc:	460b      	mov	r3, r1
 80051be:	70fb      	strb	r3, [r7, #3]
	f->state = state;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	78fa      	ldrb	r2, [r7, #3]
 80051c4:	701a      	strb	r2, [r3, #0]
	f->vars.state_entry_ms = HAL_GetTick();
 80051c6:	f002 ffb9 	bl	800813c <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80051d0:	bf00      	nop
 80051d2:	3708      	adds	r7, #8
 80051d4:	46bd      	mov	sp, r7
 80051d6:	bd80      	pop	{r7, pc}

080051d8 <flight_initialize>:

void flight_initialize(flight_FSM* f) {
 80051d8:	b590      	push	{r4, r7, lr}
 80051da:	b089      	sub	sp, #36	@ 0x24
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
	flight_change_state(f, FLIGHT_STATE_COUNTDOWN);
 80051e0:	2102      	movs	r1, #2
 80051e2:	6878      	ldr	r0, [r7, #4]
 80051e4:	f7ff ffe6 	bl	80051b4 <flight_change_state>

	float Q[2][2] = {
 80051e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005214 <flight_initialize+0x3c>)
 80051ea:	f107 040c 	add.w	r4, r7, #12
 80051ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80051f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		{0.01f, 0.0f},
		{0.0f, 0.2f}
	};

	float R = 0.5f;
 80051f4:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 80051f8:	61fb      	str	r3, [r7, #28]

	Kalman_2D_altitude_initialize(&state_kalman, Q, R);
 80051fa:	f107 030c 	add.w	r3, r7, #12
 80051fe:	ed97 0a07 	vldr	s0, [r7, #28]
 8005202:	4619      	mov	r1, r3
 8005204:	4804      	ldr	r0, [pc, #16]	@ (8005218 <flight_initialize+0x40>)
 8005206:	f7ff f9ae 	bl	8004566 <Kalman_2D_altitude_initialize>
}
 800520a:	bf00      	nop
 800520c:	3724      	adds	r7, #36	@ 0x24
 800520e:	46bd      	mov	sp, r7
 8005210:	bd90      	pop	{r4, r7, pc}
 8005212:	bf00      	nop
 8005214:	0801cbb8 	.word	0x0801cbb8
 8005218:	20001614 	.word	0x20001614

0800521c <flight_update_state>:

void flight_update_state(flight_FSM* f) {
 800521c:	b580      	push	{r7, lr}
 800521e:	b084      	sub	sp, #16
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
	uint32_t dt = HAL_GetTick() - f->vars.state_entry_ms;
 8005224:	f002 ff8a 	bl	800813c <HAL_GetTick>
 8005228:	4602      	mov	r2, r0
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522e:	1ad3      	subs	r3, r2, r3
 8005230:	60fb      	str	r3, [r7, #12]

	switch (f->state) {
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	2b0a      	cmp	r3, #10
 8005238:	f200 8103 	bhi.w	8005442 <flight_update_state+0x226>
 800523c:	a201      	add	r2, pc, #4	@ (adr r2, 8005244 <flight_update_state+0x28>)
 800523e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005242:	bf00      	nop
 8005244:	08005271 	.word	0x08005271
 8005248:	0800528d 	.word	0x0800528d
 800524c:	080052a9 	.word	0x080052a9
 8005250:	08005315 	.word	0x08005315
 8005254:	080052cd 	.word	0x080052cd
 8005258:	08005337 	.word	0x08005337
 800525c:	08005391 	.word	0x08005391
 8005260:	080053b5 	.word	0x080053b5
 8005264:	080053e7 	.word	0x080053e7
 8005268:	08005407 	.word	0x08005407
 800526c:	08005421 	.word	0x08005421
	case FLIGHT_STATE_PAD:
		if (f->inputs.arm_request) {
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005276:	f003 0301 	and.w	r3, r3, #1
 800527a:	b2db      	uxtb	r3, r3
 800527c:	2b00      	cmp	r3, #0
 800527e:	f000 80d7 	beq.w	8005430 <flight_update_state+0x214>
			flight_change_state(f, FLIGHT_STATE_ARMED);
 8005282:	2101      	movs	r1, #1
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f7ff ff95 	bl	80051b4 <flight_change_state>
		}
		break;
 800528a:	e0d1      	b.n	8005430 <flight_update_state+0x214>
	case FLIGHT_STATE_ARMED:
		if (f->inputs.start_countdown) {
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005292:	f003 0302 	and.w	r3, r3, #2
 8005296:	b2db      	uxtb	r3, r3
 8005298:	2b00      	cmp	r3, #0
 800529a:	f000 80cb 	beq.w	8005434 <flight_update_state+0x218>
			flight_change_state(f, FLIGHT_STATE_COUNTDOWN);
 800529e:	2102      	movs	r1, #2
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f7ff ff87 	bl	80051b4 <flight_change_state>
		}
		break;
 80052a6:	e0c5      	b.n	8005434 <flight_update_state+0x218>
	case FLIGHT_STATE_COUNTDOWN:
	    if (dt >= COUNTDOWN_TIME) {
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	f242 720f 	movw	r2, #9999	@ 0x270f
 80052ae:	4293      	cmp	r3, r2
 80052b0:	f240 80c2 	bls.w	8005438 <flight_update_state+0x21c>
	        f->signals.ignite_motor = 1;
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 80052ba:	f043 0301 	orr.w	r3, r3, #1
 80052be:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a
	        flight_change_state(f, FLIGHT_STATE_BOOST);
 80052c2:	2104      	movs	r1, #4
 80052c4:	6878      	ldr	r0, [r7, #4]
 80052c6:	f7ff ff75 	bl	80051b4 <flight_change_state>
	    }
	    break;
 80052ca:	e0b5      	b.n	8005438 <flight_update_state+0x21c>
	case FLIGHT_STATE_BOOST:
	    if (f->vars.v_accel < BURNOUT_ACCEL_THRESH) {
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	edd3 7a08 	vldr	s15, [r3, #32]
 80052d2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80052d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80052da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052de:	d400      	bmi.n	80052e2 <flight_update_state+0xc6>
	            flight_change_state(f, FLIGHT_STATE_MOTOR_FAIL);
	        } else {
	            flight_change_state(f, FLIGHT_STATE_BURNOUT);
	        }
	    }
	    break;
 80052e0:	e0af      	b.n	8005442 <flight_update_state+0x226>
	        f->flags.burnout = 1;
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 80052e8:	f043 0308 	orr.w	r3, r3, #8
 80052ec:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
	        if (f->inputs.motor_cont) {
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 80052f6:	f003 0304 	and.w	r3, r3, #4
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d004      	beq.n	800530a <flight_update_state+0xee>
	            flight_change_state(f, FLIGHT_STATE_MOTOR_FAIL);
 8005300:	2103      	movs	r1, #3
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f7ff ff56 	bl	80051b4 <flight_change_state>
	    break;
 8005308:	e09b      	b.n	8005442 <flight_update_state+0x226>
	            flight_change_state(f, FLIGHT_STATE_BURNOUT);
 800530a:	2105      	movs	r1, #5
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f7ff ff51 	bl	80051b4 <flight_change_state>
	    break;
 8005312:	e096      	b.n	8005442 <flight_update_state+0x226>
	case FLIGHT_STATE_MOTOR_FAIL:
	    if (dt < MOTOR_RETRY_TIME) {
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800531a:	d207      	bcs.n	800532c <flight_update_state+0x110>
	        f->signals.ignite_motor = 1;
 800531c:	687a      	ldr	r2, [r7, #4]
 800531e:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 8005322:	f043 0301 	orr.w	r3, r3, #1
 8005326:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a
	    } else {
	    	// TODO: abort flight or just continue with burnout???
	        flight_change_state(f, FLIGHT_STATE_BURNOUT);
	    }
	    break;
 800532a:	e08a      	b.n	8005442 <flight_update_state+0x226>
	        flight_change_state(f, FLIGHT_STATE_BURNOUT);
 800532c:	2105      	movs	r1, #5
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f7ff ff40 	bl	80051b4 <flight_change_state>
	    break;
 8005334:	e085      	b.n	8005442 <flight_update_state+0x226>
	case FLIGHT_STATE_BURNOUT:
	    if (fabsf(f->vars.v_vel) < APOGEE_VEL_THRESH) {
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	edd3 7a07 	vldr	s15, [r3, #28]
 800533c:	eef0 7ae7 	vabs.f32	s15, s15
 8005340:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8005344:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800534c:	d400      	bmi.n	8005350 <flight_update_state+0x134>
	            flight_change_state(f, FLIGHT_STATE_CHUTE_FAIL);
	        } else {
	            flight_change_state(f, FLIGHT_STATE_DESCENT);
	        }
	    }
	    break;
 800534e:	e078      	b.n	8005442 <flight_update_state+0x226>
	        f->flags.apogee = 1;
 8005350:	687a      	ldr	r2, [r7, #4]
 8005352:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 8005356:	f043 0310 	orr.w	r3, r3, #16
 800535a:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
	        f->signals.deploy_chute = 1;
 800535e:	687a      	ldr	r2, [r7, #4]
 8005360:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 8005364:	f043 0302 	orr.w	r3, r3, #2
 8005368:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a
	        if (f->inputs.chute_cont) {
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 8005372:	f003 0308 	and.w	r3, r3, #8
 8005376:	b2db      	uxtb	r3, r3
 8005378:	2b00      	cmp	r3, #0
 800537a:	d004      	beq.n	8005386 <flight_update_state+0x16a>
	            flight_change_state(f, FLIGHT_STATE_CHUTE_FAIL);
 800537c:	2106      	movs	r1, #6
 800537e:	6878      	ldr	r0, [r7, #4]
 8005380:	f7ff ff18 	bl	80051b4 <flight_change_state>
	    break;
 8005384:	e05d      	b.n	8005442 <flight_update_state+0x226>
	            flight_change_state(f, FLIGHT_STATE_DESCENT);
 8005386:	2107      	movs	r1, #7
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f7ff ff13 	bl	80051b4 <flight_change_state>
	    break;
 800538e:	e058      	b.n	8005442 <flight_update_state+0x226>
	case FLIGHT_STATE_CHUTE_FAIL: {
	    if (dt < CHUTE_RETRY_TIME) {
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8005396:	4293      	cmp	r3, r2
 8005398:	d807      	bhi.n	80053aa <flight_update_state+0x18e>
	        f->signals.deploy_chute = 1;
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 80053a0:	f043 0302 	orr.w	r3, r3, #2
 80053a4:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a
	    } else {
	        flight_change_state(f, FLIGHT_STATE_DESCENT);
	    }
	} break;
 80053a8:	e04b      	b.n	8005442 <flight_update_state+0x226>
	        flight_change_state(f, FLIGHT_STATE_DESCENT);
 80053aa:	2107      	movs	r1, #7
 80053ac:	6878      	ldr	r0, [r7, #4]
 80053ae:	f7ff ff01 	bl	80051b4 <flight_change_state>
	} break;
 80053b2:	e046      	b.n	8005442 <flight_update_state+0x226>
	case FLIGHT_STATE_DESCENT:
		if (fabsf(f->vars.v_vel) < TOUCHDOWN_VEL_THRESH) {
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	edd3 7a07 	vldr	s15, [r3, #28]
 80053ba:	eef0 7ae7 	vabs.f32	s15, s15
 80053be:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 80053c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80053c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053ca:	d400      	bmi.n	80053ce <flight_update_state+0x1b2>
			f->flags.touchdown = 1;
			flight_change_state(f, FLIGHT_STATE_TOUCHDOWN);
		}
		break;
 80053cc:	e039      	b.n	8005442 <flight_update_state+0x226>
			f->flags.touchdown = 1;
 80053ce:	687a      	ldr	r2, [r7, #4]
 80053d0:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 80053d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053d8:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
			flight_change_state(f, FLIGHT_STATE_TOUCHDOWN);
 80053dc:	2108      	movs	r1, #8
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f7ff fee8 	bl	80051b4 <flight_change_state>
		break;
 80053e4:	e02d      	b.n	8005442 <flight_update_state+0x226>
	case FLIGHT_STATE_TOUCHDOWN:
		if (dt > TOUCHDOWN_WAIT_TIME) {
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80053ec:	d926      	bls.n	800543c <flight_update_state+0x220>
			f->signals.log_data = 1;
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 80053f4:	f043 0304 	orr.w	r3, r3, #4
 80053f8:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a
			flight_change_state(f, FLIGHT_STATE_LOGGING);
 80053fc:	2109      	movs	r1, #9
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f7ff fed8 	bl	80051b4 <flight_change_state>
		}
		break;
 8005404:	e01a      	b.n	800543c <flight_update_state+0x220>
	case FLIGHT_STATE_LOGGING:
		if (f->inputs.logging_done) {
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	f893 3029 	ldrb.w	r3, [r3, #41]	@ 0x29
 800540c:	f003 0310 	and.w	r3, r3, #16
 8005410:	b2db      	uxtb	r3, r3
 8005412:	2b00      	cmp	r3, #0
 8005414:	d014      	beq.n	8005440 <flight_update_state+0x224>
			flight_change_state(f, FLIGHT_STATE_READY);
 8005416:	210a      	movs	r1, #10
 8005418:	6878      	ldr	r0, [r7, #4]
 800541a:	f7ff fecb 	bl	80051b4 <flight_change_state>
		}
		break;
 800541e:	e00f      	b.n	8005440 <flight_update_state+0x224>
	case FLIGHT_STATE_READY:
		f->signals.signal_ready = 1;
 8005420:	687a      	ldr	r2, [r7, #4]
 8005422:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 8005426:	f043 0308 	orr.w	r3, r3, #8
 800542a:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a
		break;
 800542e:	e008      	b.n	8005442 <flight_update_state+0x226>
		break;
 8005430:	bf00      	nop
 8005432:	e006      	b.n	8005442 <flight_update_state+0x226>
		break;
 8005434:	bf00      	nop
 8005436:	e004      	b.n	8005442 <flight_update_state+0x226>
	    break;
 8005438:	bf00      	nop
 800543a:	e002      	b.n	8005442 <flight_update_state+0x226>
		break;
 800543c:	bf00      	nop
 800543e:	e000      	b.n	8005442 <flight_update_state+0x226>
		break;
 8005440:	bf00      	nop
	}
}
 8005442:	bf00      	nop
 8005444:	3710      	adds	r7, #16
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	bf00      	nop

0800544c <build_log_filename>:

FATFS SD_FatFs;
FIL logfile;
FRESULT sd_result;

void build_log_filename(const char* flight_name) {
 800544c:	b580      	push	{r7, lr}
 800544e:	b086      	sub	sp, #24
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
	size_t suffix_len = strlen(LOG_FILENAME_SUFFIX);
 8005454:	2309      	movs	r3, #9
 8005456:	613b      	str	r3, [r7, #16]
	size_t flight_name_len = strlen(flight_name);
 8005458:	6878      	ldr	r0, [r7, #4]
 800545a:	f7fa ff19 	bl	8000290 <strlen>
 800545e:	6178      	str	r0, [r7, #20]

	size_t max_flight_name_len = LOG_FILENAME_MAX_SIZE - suffix_len - 1;
 8005460:	693b      	ldr	r3, [r7, #16]
 8005462:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 8005466:	60fb      	str	r3, [r7, #12]

	if (flight_name_len > max_flight_name_len) {
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	429a      	cmp	r2, r3
 800546e:	d901      	bls.n	8005474 <build_log_filename+0x28>
		flight_name_len = max_flight_name_len;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	617b      	str	r3, [r7, #20]
	}

	memcpy(logfile_name, flight_name, flight_name_len);
 8005474:	697a      	ldr	r2, [r7, #20]
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	4808      	ldr	r0, [pc, #32]	@ (800549c <build_log_filename+0x50>)
 800547a:	f014 f92e 	bl	80196da <memcpy>
	strcpy(logfile_name + flight_name_len, LOG_FILENAME_SUFFIX);
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	4a06      	ldr	r2, [pc, #24]	@ (800549c <build_log_filename+0x50>)
 8005482:	4413      	add	r3, r2
 8005484:	4906      	ldr	r1, [pc, #24]	@ (80054a0 <build_log_filename+0x54>)
 8005486:	461a      	mov	r2, r3
 8005488:	460b      	mov	r3, r1
 800548a:	cb03      	ldmia	r3!, {r0, r1}
 800548c:	6010      	str	r0, [r2, #0]
 800548e:	6051      	str	r1, [r2, #4]
 8005490:	881b      	ldrh	r3, [r3, #0]
 8005492:	8113      	strh	r3, [r2, #8]
}
 8005494:	bf00      	nop
 8005496:	3718      	adds	r7, #24
 8005498:	46bd      	mov	sp, r7
 800549a:	bd80      	pop	{r7, pc}
 800549c:	20001694 	.word	0x20001694
 80054a0:	0801cc3c 	.word	0x0801cc3c

080054a4 <logger_flash_init>:
/* SD CARD */

/* FLASH LOGGER */
W25QXX_result_t logger_flash_init() {
 80054a4:	b580      	push	{r7, lr}
 80054a6:	af00      	add	r7, sp, #0
	_Static_assert(FLASH_LOG_SIZE < FLASH_PAGE_SIZE, "rocket_data too large");

	HAL_Delay(10);
 80054a8:	200a      	movs	r0, #10
 80054aa:	f002 fe53 	bl	8008154 <HAL_Delay>

	flash_result = w25qxx_init(&flash, FLASH_SPI, FLASH_CS_GPIO_PORT, FLASH_CS_GPIO_PIN);
 80054ae:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80054b2:	4a08      	ldr	r2, [pc, #32]	@ (80054d4 <logger_flash_init+0x30>)
 80054b4:	4908      	ldr	r1, [pc, #32]	@ (80054d8 <logger_flash_init+0x34>)
 80054b6:	4809      	ldr	r0, [pc, #36]	@ (80054dc <logger_flash_init+0x38>)
 80054b8:	f7fc fe7c 	bl	80021b4 <w25qxx_init>
 80054bc:	4603      	mov	r3, r0
 80054be:	461a      	mov	r2, r3
 80054c0:	4b07      	ldr	r3, [pc, #28]	@ (80054e0 <logger_flash_init+0x3c>)
 80054c2:	701a      	strb	r2, [r3, #0]

	w25qxx_chip_erase(&flash);
 80054c4:	4805      	ldr	r0, [pc, #20]	@ (80054dc <logger_flash_init+0x38>)
 80054c6:	f7fc ffe0 	bl	800248a <w25qxx_chip_erase>

	return flash_result;
 80054ca:	4b05      	ldr	r3, [pc, #20]	@ (80054e0 <logger_flash_init+0x3c>)
 80054cc:	781b      	ldrb	r3, [r3, #0]
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	40020400 	.word	0x40020400
 80054d8:	200039f0 	.word	0x200039f0
 80054dc:	20001664 	.word	0x20001664
 80054e0:	2000168c 	.word	0x2000168c

080054e4 <logger_flash_log_data>:

W25QXX_result_t logger_flash_log_data(rocket_data* data) {
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b09a      	sub	sp, #104	@ 0x68
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
	uint8_t log_buffer[FLASH_LOG_SIZE];

	memcpy(log_buffer, data, FLASH_LOG_SIZE);
 80054ec:	687a      	ldr	r2, [r7, #4]
 80054ee:	f107 030c 	add.w	r3, r7, #12
 80054f2:	4611      	mov	r1, r2
 80054f4:	225a      	movs	r2, #90	@ 0x5a
 80054f6:	4618      	mov	r0, r3
 80054f8:	f014 f8ef 	bl	80196da <memcpy>

	if (flash_page_idx <= FLASH_NUM_PAGES) {
 80054fc:	4b13      	ldr	r3, [pc, #76]	@ (800554c <logger_flash_log_data+0x68>)
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005504:	d80d      	bhi.n	8005522 <logger_flash_log_data+0x3e>
		flash_result = w25qxx_write(&flash, flash_page_idx * FLASH_PAGE_SIZE, log_buffer, FLASH_LOG_SIZE);
 8005506:	4b11      	ldr	r3, [pc, #68]	@ (800554c <logger_flash_log_data+0x68>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	0219      	lsls	r1, r3, #8
 800550c:	f107 020c 	add.w	r2, r7, #12
 8005510:	235a      	movs	r3, #90	@ 0x5a
 8005512:	480f      	ldr	r0, [pc, #60]	@ (8005550 <logger_flash_log_data+0x6c>)
 8005514:	f7fc ff38 	bl	8002388 <w25qxx_write>
 8005518:	4603      	mov	r3, r0
 800551a:	461a      	mov	r2, r3
 800551c:	4b0d      	ldr	r3, [pc, #52]	@ (8005554 <logger_flash_log_data+0x70>)
 800551e:	701a      	strb	r2, [r3, #0]
 8005520:	e002      	b.n	8005528 <logger_flash_log_data+0x44>
	} else {
		flash_result = W25QXX_Err;
 8005522:	4b0c      	ldr	r3, [pc, #48]	@ (8005554 <logger_flash_log_data+0x70>)
 8005524:	2201      	movs	r2, #1
 8005526:	701a      	strb	r2, [r3, #0]
	}

	if (flash_result != W25QXX_Ok) {
 8005528:	4b0a      	ldr	r3, [pc, #40]	@ (8005554 <logger_flash_log_data+0x70>)
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	2b00      	cmp	r3, #0
 800552e:	d002      	beq.n	8005536 <logger_flash_log_data+0x52>
		return flash_result;
 8005530:	4b08      	ldr	r3, [pc, #32]	@ (8005554 <logger_flash_log_data+0x70>)
 8005532:	781b      	ldrb	r3, [r3, #0]
 8005534:	e006      	b.n	8005544 <logger_flash_log_data+0x60>
	}

	flash_page_idx++;
 8005536:	4b05      	ldr	r3, [pc, #20]	@ (800554c <logger_flash_log_data+0x68>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	3301      	adds	r3, #1
 800553c:	4a03      	ldr	r2, [pc, #12]	@ (800554c <logger_flash_log_data+0x68>)
 800553e:	6013      	str	r3, [r2, #0]

	return flash_result;
 8005540:	4b04      	ldr	r3, [pc, #16]	@ (8005554 <logger_flash_log_data+0x70>)
 8005542:	781b      	ldrb	r3, [r3, #0]
}
 8005544:	4618      	mov	r0, r3
 8005546:	3768      	adds	r7, #104	@ 0x68
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}
 800554c:	20001690 	.word	0x20001690
 8005550:	20001664 	.word	0x20001664
 8005554:	2000168c 	.word	0x2000168c

08005558 <logger_flash_read_data>:

W25QXX_result_t logger_flash_read_data(uint32_t idx, rocket_data* data) {
 8005558:	b580      	push	{r7, lr}
 800555a:	b09a      	sub	sp, #104	@ 0x68
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
 8005560:	6039      	str	r1, [r7, #0]
	uint8_t log_buffer[FLASH_LOG_SIZE];

	if (idx > FLASH_NUM_PAGES) return W25QXX_Err;
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005568:	d901      	bls.n	800556e <logger_flash_read_data+0x16>
 800556a:	2301      	movs	r3, #1
 800556c:	e01c      	b.n	80055a8 <logger_flash_read_data+0x50>

	flash_result = w25qxx_read(&flash, idx * FLASH_PAGE_SIZE, log_buffer, FLASH_LOG_SIZE);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	0219      	lsls	r1, r3, #8
 8005572:	f107 020c 	add.w	r2, r7, #12
 8005576:	235a      	movs	r3, #90	@ 0x5a
 8005578:	480d      	ldr	r0, [pc, #52]	@ (80055b0 <logger_flash_read_data+0x58>)
 800557a:	f7fc fec5 	bl	8002308 <w25qxx_read>
 800557e:	4603      	mov	r3, r0
 8005580:	461a      	mov	r2, r3
 8005582:	4b0c      	ldr	r3, [pc, #48]	@ (80055b4 <logger_flash_read_data+0x5c>)
 8005584:	701a      	strb	r2, [r3, #0]
	if (flash_result != W25QXX_Ok) return flash_result;
 8005586:	4b0b      	ldr	r3, [pc, #44]	@ (80055b4 <logger_flash_read_data+0x5c>)
 8005588:	781b      	ldrb	r3, [r3, #0]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d002      	beq.n	8005594 <logger_flash_read_data+0x3c>
 800558e:	4b09      	ldr	r3, [pc, #36]	@ (80055b4 <logger_flash_read_data+0x5c>)
 8005590:	781b      	ldrb	r3, [r3, #0]
 8005592:	e009      	b.n	80055a8 <logger_flash_read_data+0x50>

	memcpy(data, log_buffer, FLASH_LOG_SIZE);
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	4618      	mov	r0, r3
 8005598:	f107 030c 	add.w	r3, r7, #12
 800559c:	225a      	movs	r2, #90	@ 0x5a
 800559e:	4619      	mov	r1, r3
 80055a0:	f014 f89b 	bl	80196da <memcpy>

	return flash_result;
 80055a4:	4b03      	ldr	r3, [pc, #12]	@ (80055b4 <logger_flash_read_data+0x5c>)
 80055a6:	781b      	ldrb	r3, [r3, #0]
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3768      	adds	r7, #104	@ 0x68
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	20001664 	.word	0x20001664
 80055b4:	2000168c 	.word	0x2000168c

080055b8 <mount_sd>:
/* FLASH LOGGER */

/* SD LOGGER */
FRESULT mount_sd() {
 80055b8:	b580      	push	{r7, lr}
 80055ba:	af00      	add	r7, sp, #0
	sd_result = f_mount(&SD_FatFs, "", 1);
 80055bc:	2201      	movs	r2, #1
 80055be:	4906      	ldr	r1, [pc, #24]	@ (80055d8 <mount_sd+0x20>)
 80055c0:	4806      	ldr	r0, [pc, #24]	@ (80055dc <mount_sd+0x24>)
 80055c2:	f010 fe51 	bl	8016268 <f_mount>
 80055c6:	4603      	mov	r3, r0
 80055c8:	461a      	mov	r2, r3
 80055ca:	4b05      	ldr	r3, [pc, #20]	@ (80055e0 <mount_sd+0x28>)
 80055cc:	701a      	strb	r2, [r3, #0]
	return sd_result;
 80055ce:	4b04      	ldr	r3, [pc, #16]	@ (80055e0 <mount_sd+0x28>)
 80055d0:	781b      	ldrb	r3, [r3, #0]
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	bd80      	pop	{r7, pc}
 80055d6:	bf00      	nop
 80055d8:	0801cc48 	.word	0x0801cc48
 80055dc:	200017d4 	.word	0x200017d4
 80055e0:	2000383c 	.word	0x2000383c

080055e4 <logger_sd_init>:

FRESULT logger_sd_init() {
 80055e4:	b590      	push	{r4, r7, lr}
 80055e6:	b083      	sub	sp, #12
 80055e8:	af00      	add	r7, sp, #0
	build_log_filename(CONFIG_FLIGHT_NAME);
 80055ea:	481c      	ldr	r0, [pc, #112]	@ (800565c <logger_sd_init+0x78>)
 80055ec:	f7ff ff2e 	bl	800544c <build_log_filename>

	sd_result = f_open(&logfile, logfile_name, FA_WRITE | FA_OPEN_ALWAYS | FA_OPEN_APPEND);
 80055f0:	2232      	movs	r2, #50	@ 0x32
 80055f2:	491b      	ldr	r1, [pc, #108]	@ (8005660 <logger_sd_init+0x7c>)
 80055f4:	481b      	ldr	r0, [pc, #108]	@ (8005664 <logger_sd_init+0x80>)
 80055f6:	f010 fe7d 	bl	80162f4 <f_open>
 80055fa:	4603      	mov	r3, r0
 80055fc:	461a      	mov	r2, r3
 80055fe:	4b1a      	ldr	r3, [pc, #104]	@ (8005668 <logger_sd_init+0x84>)
 8005600:	701a      	strb	r2, [r3, #0]
//	if (log_result != FR_OK) return log_result;
//
//	log_result = f_lseek(&logfile, f_size(&logfile));
//	if (log_result != FR_OK) f_close(&logfile);

	if (f_size(&logfile) == 0) {
 8005602:	4b18      	ldr	r3, [pc, #96]	@ (8005664 <logger_sd_init+0x80>)
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d122      	bne.n	8005650 <logger_sd_init+0x6c>
		UINT bytes_written;
		sd_result = f_write(&logfile, csv_header, strlen(csv_header), &bytes_written);
 800560a:	4b18      	ldr	r3, [pc, #96]	@ (800566c <logger_sd_init+0x88>)
 800560c:	681c      	ldr	r4, [r3, #0]
 800560e:	4b17      	ldr	r3, [pc, #92]	@ (800566c <logger_sd_init+0x88>)
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	4618      	mov	r0, r3
 8005614:	f7fa fe3c 	bl	8000290 <strlen>
 8005618:	4602      	mov	r2, r0
 800561a:	1d3b      	adds	r3, r7, #4
 800561c:	4621      	mov	r1, r4
 800561e:	4811      	ldr	r0, [pc, #68]	@ (8005664 <logger_sd_init+0x80>)
 8005620:	f011 f98f 	bl	8016942 <f_write>
 8005624:	4603      	mov	r3, r0
 8005626:	461a      	mov	r2, r3
 8005628:	4b0f      	ldr	r3, [pc, #60]	@ (8005668 <logger_sd_init+0x84>)
 800562a:	701a      	strb	r2, [r3, #0]
		if (sd_result != FR_OK) return sd_result;
 800562c:	4b0e      	ldr	r3, [pc, #56]	@ (8005668 <logger_sd_init+0x84>)
 800562e:	781b      	ldrb	r3, [r3, #0]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d002      	beq.n	800563a <logger_sd_init+0x56>
 8005634:	4b0c      	ldr	r3, [pc, #48]	@ (8005668 <logger_sd_init+0x84>)
 8005636:	781b      	ldrb	r3, [r3, #0]
 8005638:	e00b      	b.n	8005652 <logger_sd_init+0x6e>
		if (bytes_written != strlen(csv_header)) return FR_DISK_ERR;
 800563a:	4b0c      	ldr	r3, [pc, #48]	@ (800566c <logger_sd_init+0x88>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4618      	mov	r0, r3
 8005640:	f7fa fe26 	bl	8000290 <strlen>
 8005644:	4602      	mov	r2, r0
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	429a      	cmp	r2, r3
 800564a:	d001      	beq.n	8005650 <logger_sd_init+0x6c>
 800564c:	2301      	movs	r3, #1
 800564e:	e000      	b.n	8005652 <logger_sd_init+0x6e>
	}

	return FR_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	370c      	adds	r7, #12
 8005656:	46bd      	mov	sp, r7
 8005658:	bd90      	pop	{r4, r7, pc}
 800565a:	bf00      	nop
 800565c:	20000010 	.word	0x20000010
 8005660:	20001694 	.word	0x20001694
 8005664:	2000280c 	.word	0x2000280c
 8005668:	2000383c 	.word	0x2000383c
 800566c:	2000006c 	.word	0x2000006c

08005670 <logger_sd_log_data>:

FRESULT logger_sd_log_data(rocket_data* data) {
 8005670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005674:	b0d9      	sub	sp, #356	@ 0x164
 8005676:	af2e      	add	r7, sp, #184	@ 0xb8
 8005678:	f8c7 009c 	str.w	r0, [r7, #156]	@ 0x9c
		"%.3f,%.3f,%.3f,"     		// mag
		"%.3f,%.3f,%.3f,%.3f,"		// quat
		"%.3f,%.3f,%.3f,%.3f,%.3f,"	// barometer
		"%.3f,%.3f,"          		// tvc
		"%s,%s\r\n",          		// pyro states
		data->T_plus,
 800567c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005680:	681b      	ldr	r3, [r3, #0]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005682:	4618      	mov	r0, r3
 8005684:	f7fa ff70 	bl	8000568 <__aeabi_f2d>
 8005688:	e9c7 0124 	strd	r0, r1, [r7, #144]	@ 0x90
		data->vbat,
 800568c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005690:	685b      	ldr	r3, [r3, #4]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005692:	4618      	mov	r0, r3
 8005694:	f7fa ff68 	bl	8000568 <__aeabi_f2d>
 8005698:	e9c7 0122 	strd	r0, r1, [r7, #136]	@ 0x88
		data->acc.x, data->acc.y, data->acc.z,
 800569c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056a0:	689b      	ldr	r3, [r3, #8]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80056a2:	4618      	mov	r0, r3
 80056a4:	f7fa ff60 	bl	8000568 <__aeabi_f2d>
 80056a8:	e9c7 0120 	strd	r0, r1, [r7, #128]	@ 0x80
		data->acc.x, data->acc.y, data->acc.z,
 80056ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056b0:	68db      	ldr	r3, [r3, #12]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80056b2:	4618      	mov	r0, r3
 80056b4:	f7fa ff58 	bl	8000568 <__aeabi_f2d>
 80056b8:	e9c7 011e 	strd	r0, r1, [r7, #120]	@ 0x78
		data->acc.x, data->acc.y, data->acc.z,
 80056bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056c0:	691b      	ldr	r3, [r3, #16]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80056c2:	4618      	mov	r0, r3
 80056c4:	f7fa ff50 	bl	8000568 <__aeabi_f2d>
 80056c8:	e9c7 011c 	strd	r0, r1, [r7, #112]	@ 0x70
		data->gyr.x, data->gyr.y, data->gyr.z,
 80056cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056d0:	695b      	ldr	r3, [r3, #20]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80056d2:	4618      	mov	r0, r3
 80056d4:	f7fa ff48 	bl	8000568 <__aeabi_f2d>
 80056d8:	e9c7 011a 	strd	r0, r1, [r7, #104]	@ 0x68
		data->gyr.x, data->gyr.y, data->gyr.z,
 80056dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056e0:	699b      	ldr	r3, [r3, #24]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80056e2:	4618      	mov	r0, r3
 80056e4:	f7fa ff40 	bl	8000568 <__aeabi_f2d>
 80056e8:	e9c7 0118 	strd	r0, r1, [r7, #96]	@ 0x60
		data->gyr.x, data->gyr.y, data->gyr.z,
 80056ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80056f0:	69db      	ldr	r3, [r3, #28]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7fa ff38 	bl	8000568 <__aeabi_f2d>
 80056f8:	e9c7 0116 	strd	r0, r1, [r7, #88]	@ 0x58
		data->mag.x, data->mag.y, data->mag.z,
 80056fc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005700:	6a1b      	ldr	r3, [r3, #32]
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005702:	4618      	mov	r0, r3
 8005704:	f7fa ff30 	bl	8000568 <__aeabi_f2d>
 8005708:	e9c7 0114 	strd	r0, r1, [r7, #80]	@ 0x50
		data->mag.x, data->mag.y, data->mag.z,
 800570c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005710:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005712:	4618      	mov	r0, r3
 8005714:	f7fa ff28 	bl	8000568 <__aeabi_f2d>
 8005718:	e9c7 0112 	strd	r0, r1, [r7, #72]	@ 0x48
		data->mag.x, data->mag.y, data->mag.z,
 800571c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005720:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005722:	4618      	mov	r0, r3
 8005724:	f7fa ff20 	bl	8000568 <__aeabi_f2d>
 8005728:	e9c7 0110 	strd	r0, r1, [r7, #64]	@ 0x40
		data->quat.w, data->quat.x, data->quat.y, data->quat.z,
 800572c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005732:	4618      	mov	r0, r3
 8005734:	f7fa ff18 	bl	8000568 <__aeabi_f2d>
 8005738:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
		data->quat.w, data->quat.x, data->quat.y, data->quat.z,
 800573c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005742:	4618      	mov	r0, r3
 8005744:	f7fa ff10 	bl	8000568 <__aeabi_f2d>
 8005748:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
		data->quat.w, data->quat.x, data->quat.y, data->quat.z,
 800574c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005750:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005752:	4618      	mov	r0, r3
 8005754:	f7fa ff08 	bl	8000568 <__aeabi_f2d>
 8005758:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
		data->quat.w, data->quat.x, data->quat.y, data->quat.z,
 800575c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005760:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005762:	4618      	mov	r0, r3
 8005764:	f7fa ff00 	bl	8000568 <__aeabi_f2d>
 8005768:	e9c7 0108 	strd	r0, r1, [r7, #32]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 800576c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005772:	4618      	mov	r0, r3
 8005774:	f7fa fef8 	bl	8000568 <__aeabi_f2d>
 8005778:	e9c7 0106 	strd	r0, r1, [r7, #24]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 800577c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005780:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005782:	4618      	mov	r0, r3
 8005784:	f7fa fef0 	bl	8000568 <__aeabi_f2d>
 8005788:	e9c7 0104 	strd	r0, r1, [r7, #16]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 800578c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005790:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 8005792:	4618      	mov	r0, r3
 8005794:	f7fa fee8 	bl	8000568 <__aeabi_f2d>
 8005798:	e9c7 0102 	strd	r0, r1, [r7, #8]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 800579c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057a0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80057a2:	4618      	mov	r0, r3
 80057a4:	f7fa fee0 	bl	8000568 <__aeabi_f2d>
 80057a8:	e9c7 0100 	strd	r0, r1, [r7]
		data->temperature, data->pressure, data->altitude, data->v_velocity, data->v_accel,
 80057ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80057b2:	4618      	mov	r0, r3
 80057b4:	f7fa fed8 	bl	8000568 <__aeabi_f2d>
 80057b8:	4682      	mov	sl, r0
 80057ba:	468b      	mov	fp, r1
		data->tvc.x, data->tvc.y,
 80057bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80057c2:	4618      	mov	r0, r3
 80057c4:	f7fa fed0 	bl	8000568 <__aeabi_f2d>
 80057c8:	4680      	mov	r8, r0
 80057ca:	4689      	mov	r9, r1
		data->tvc.x, data->tvc.y,
 80057cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
	int len = snprintf(csv_row, LOGGER_CSV_ROW_SIZE,
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7fa fec8 	bl	8000568 <__aeabi_f2d>
 80057d8:	4604      	mov	r4, r0
 80057da:	460d      	mov	r5, r1
 80057dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057e0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80057e4:	4618      	mov	r0, r3
 80057e6:	f002 fc01 	bl	8007fec <pyro_state_to_str>
 80057ea:	4606      	mov	r6, r0
 80057ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057f0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80057f4:	4618      	mov	r0, r3
 80057f6:	f002 fbf9 	bl	8007fec <pyro_state_to_str>
 80057fa:	4603      	mov	r3, r0
 80057fc:	932d      	str	r3, [sp, #180]	@ 0xb4
 80057fe:	962c      	str	r6, [sp, #176]	@ 0xb0
 8005800:	e9cd 452a 	strd	r4, r5, [sp, #168]	@ 0xa8
 8005804:	e9cd 8928 	strd	r8, r9, [sp, #160]	@ 0xa0
 8005808:	e9cd ab26 	strd	sl, fp, [sp, #152]	@ 0x98
 800580c:	ed97 7b00 	vldr	d7, [r7]
 8005810:	ed8d 7b24 	vstr	d7, [sp, #144]	@ 0x90
 8005814:	ed97 7b02 	vldr	d7, [r7, #8]
 8005818:	ed8d 7b22 	vstr	d7, [sp, #136]	@ 0x88
 800581c:	ed97 7b04 	vldr	d7, [r7, #16]
 8005820:	ed8d 7b20 	vstr	d7, [sp, #128]	@ 0x80
 8005824:	ed97 7b06 	vldr	d7, [r7, #24]
 8005828:	ed8d 7b1e 	vstr	d7, [sp, #120]	@ 0x78
 800582c:	ed97 7b08 	vldr	d7, [r7, #32]
 8005830:	ed8d 7b1c 	vstr	d7, [sp, #112]	@ 0x70
 8005834:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8005838:	ed8d 7b1a 	vstr	d7, [sp, #104]	@ 0x68
 800583c:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8005840:	ed8d 7b18 	vstr	d7, [sp, #96]	@ 0x60
 8005844:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8005848:	ed8d 7b16 	vstr	d7, [sp, #88]	@ 0x58
 800584c:	ed97 7b10 	vldr	d7, [r7, #64]	@ 0x40
 8005850:	ed8d 7b14 	vstr	d7, [sp, #80]	@ 0x50
 8005854:	ed97 7b12 	vldr	d7, [r7, #72]	@ 0x48
 8005858:	ed8d 7b12 	vstr	d7, [sp, #72]	@ 0x48
 800585c:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 8005860:	ed8d 7b10 	vstr	d7, [sp, #64]	@ 0x40
 8005864:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8005868:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800586c:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8005870:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8005874:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8005878:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800587c:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8005880:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005884:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8005888:	ed8d 7b06 	vstr	d7, [sp, #24]
 800588c:	ed97 7b20 	vldr	d7, [r7, #128]	@ 0x80
 8005890:	ed8d 7b04 	vstr	d7, [sp, #16]
 8005894:	ed97 7b22 	vldr	d7, [r7, #136]	@ 0x88
 8005898:	ed8d 7b02 	vstr	d7, [sp, #8]
 800589c:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80058a0:	ed8d 7b00 	vstr	d7, [sp]
 80058a4:	4a19      	ldr	r2, [pc, #100]	@ (800590c <logger_sd_log_data+0x29c>)
 80058a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80058aa:	4819      	ldr	r0, [pc, #100]	@ (8005910 <logger_sd_log_data+0x2a0>)
 80058ac:	f013 fd9c 	bl	80193e8 <sniprintf>
 80058b0:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
		pyro_state_to_str(data->pyro.motor),
		pyro_state_to_str(data->pyro.parachute)
	);

	if (len < 0 || len >= LOGGER_CSV_ROW_SIZE) return FR_INT_ERR;
 80058b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	db03      	blt.n	80058c4 <logger_sd_log_data+0x254>
 80058bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058c0:	2bff      	cmp	r3, #255	@ 0xff
 80058c2:	dd01      	ble.n	80058c8 <logger_sd_log_data+0x258>
 80058c4:	2302      	movs	r3, #2
 80058c6:	e01b      	b.n	8005900 <logger_sd_log_data+0x290>

	sd_result = f_write(&logfile, csv_row, len, &bytes_written);
 80058c8:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80058cc:	f107 03a0 	add.w	r3, r7, #160	@ 0xa0
 80058d0:	490f      	ldr	r1, [pc, #60]	@ (8005910 <logger_sd_log_data+0x2a0>)
 80058d2:	4810      	ldr	r0, [pc, #64]	@ (8005914 <logger_sd_log_data+0x2a4>)
 80058d4:	f011 f835 	bl	8016942 <f_write>
 80058d8:	4603      	mov	r3, r0
 80058da:	461a      	mov	r2, r3
 80058dc:	4b0e      	ldr	r3, [pc, #56]	@ (8005918 <logger_sd_log_data+0x2a8>)
 80058de:	701a      	strb	r2, [r3, #0]

	if (sd_result != FR_OK) return sd_result;
 80058e0:	4b0d      	ldr	r3, [pc, #52]	@ (8005918 <logger_sd_log_data+0x2a8>)
 80058e2:	781b      	ldrb	r3, [r3, #0]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d002      	beq.n	80058ee <logger_sd_log_data+0x27e>
 80058e8:	4b0b      	ldr	r3, [pc, #44]	@ (8005918 <logger_sd_log_data+0x2a8>)
 80058ea:	781b      	ldrb	r3, [r3, #0]
 80058ec:	e008      	b.n	8005900 <logger_sd_log_data+0x290>
	if (bytes_written != len) return FR_DISK_ERR;
 80058ee:	f8d7 20a0 	ldr.w	r2, [r7, #160]	@ 0xa0
 80058f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80058f6:	429a      	cmp	r2, r3
 80058f8:	d001      	beq.n	80058fe <logger_sd_log_data+0x28e>
 80058fa:	2301      	movs	r3, #1
 80058fc:	e000      	b.n	8005900 <logger_sd_log_data+0x290>

	return FR_OK;
 80058fe:	2300      	movs	r3, #0
}
 8005900:	4618      	mov	r0, r3
 8005902:	37ac      	adds	r7, #172	@ 0xac
 8005904:	46bd      	mov	sp, r7
 8005906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800590a:	bf00      	nop
 800590c:	0801cc4c 	.word	0x0801cc4c
 8005910:	200016d4 	.word	0x200016d4
 8005914:	2000280c 	.word	0x2000280c
 8005918:	2000383c 	.word	0x2000383c

0800591c <logger_sd_deinit>:

FRESULT logger_sd_deinit() {
 800591c:	b580      	push	{r7, lr}
 800591e:	af00      	add	r7, sp, #0
	sd_result = f_sync(&logfile);
 8005920:	480c      	ldr	r0, [pc, #48]	@ (8005954 <logger_sd_deinit+0x38>)
 8005922:	f011 f9a2 	bl	8016c6a <f_sync>
 8005926:	4603      	mov	r3, r0
 8005928:	461a      	mov	r2, r3
 800592a:	4b0b      	ldr	r3, [pc, #44]	@ (8005958 <logger_sd_deinit+0x3c>)
 800592c:	701a      	strb	r2, [r3, #0]
	if (sd_result != FR_OK) return sd_result;
 800592e:	4b0a      	ldr	r3, [pc, #40]	@ (8005958 <logger_sd_deinit+0x3c>)
 8005930:	781b      	ldrb	r3, [r3, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <logger_sd_deinit+0x20>
 8005936:	4b08      	ldr	r3, [pc, #32]	@ (8005958 <logger_sd_deinit+0x3c>)
 8005938:	781b      	ldrb	r3, [r3, #0]
 800593a:	e008      	b.n	800594e <logger_sd_deinit+0x32>

	sd_result = f_close(&logfile);
 800593c:	4805      	ldr	r0, [pc, #20]	@ (8005954 <logger_sd_deinit+0x38>)
 800593e:	f011 fa12 	bl	8016d66 <f_close>
 8005942:	4603      	mov	r3, r0
 8005944:	461a      	mov	r2, r3
 8005946:	4b04      	ldr	r3, [pc, #16]	@ (8005958 <logger_sd_deinit+0x3c>)
 8005948:	701a      	strb	r2, [r3, #0]
	return sd_result;
 800594a:	4b03      	ldr	r3, [pc, #12]	@ (8005958 <logger_sd_deinit+0x3c>)
 800594c:	781b      	ldrb	r3, [r3, #0]
}
 800594e:	4618      	mov	r0, r3
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	2000280c 	.word	0x2000280c
 8005958:	2000383c 	.word	0x2000383c

0800595c <logger_copy_flash_to_sd>:
/* SD LOGGER */

void logger_copy_flash_to_sd() {
 800595c:	b580      	push	{r7, lr}
 800595e:	b098      	sub	sp, #96	@ 0x60
 8005960:	af00      	add	r7, sp, #0
	rocket_data buffer = {0};
 8005962:	463b      	mov	r3, r7
 8005964:	225a      	movs	r2, #90	@ 0x5a
 8005966:	2100      	movs	r1, #0
 8005968:	4618      	mov	r0, r3
 800596a:	f013 fdd8 	bl	801951e <memset>

	logger_sd_init();
 800596e:	f7ff fe39 	bl	80055e4 <logger_sd_init>

	for (uint32_t idx = 0; idx < flash_page_idx; idx++) {
 8005972:	2300      	movs	r3, #0
 8005974:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005976:	e00b      	b.n	8005990 <logger_copy_flash_to_sd+0x34>
		logger_flash_read_data(idx, &buffer);
 8005978:	463b      	mov	r3, r7
 800597a:	4619      	mov	r1, r3
 800597c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800597e:	f7ff fdeb 	bl	8005558 <logger_flash_read_data>
		logger_sd_log_data(&buffer);
 8005982:	463b      	mov	r3, r7
 8005984:	4618      	mov	r0, r3
 8005986:	f7ff fe73 	bl	8005670 <logger_sd_log_data>
	for (uint32_t idx = 0; idx < flash_page_idx; idx++) {
 800598a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800598c:	3301      	adds	r3, #1
 800598e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005990:	4b05      	ldr	r3, [pc, #20]	@ (80059a8 <logger_copy_flash_to_sd+0x4c>)
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8005996:	429a      	cmp	r2, r3
 8005998:	d3ee      	bcc.n	8005978 <logger_copy_flash_to_sd+0x1c>
	}

	logger_sd_deinit();
 800599a:	f7ff ffbf 	bl	800591c <logger_sd_deinit>
}
 800599e:	bf00      	nop
 80059a0:	3760      	adds	r7, #96	@ 0x60
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}
 80059a6:	bf00      	nop
 80059a8:	20001690 	.word	0x20001690

080059ac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b082      	sub	sp, #8
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	6078      	str	r0, [r7, #4]
		run_mag_calibration();
    	calib_mag = mag_cal;
#endif
    }
#ifndef CALIBRATE
	if (htim->Instance == TIM6) {
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a06      	ldr	r2, [pc, #24]	@ (80059d4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d105      	bne.n	80059ca <HAL_TIM_PeriodElapsedCallback+0x1e>
		calculate_orientation(orientation_quat, &roll, &pitch, &yaw);
 80059be:	4b06      	ldr	r3, [pc, #24]	@ (80059d8 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80059c0:	4a06      	ldr	r2, [pc, #24]	@ (80059dc <HAL_TIM_PeriodElapsedCallback+0x30>)
 80059c2:	4907      	ldr	r1, [pc, #28]	@ (80059e0 <HAL_TIM_PeriodElapsedCallback+0x34>)
 80059c4:	4807      	ldr	r0, [pc, #28]	@ (80059e4 <HAL_TIM_PeriodElapsedCallback+0x38>)
 80059c6:	f000 ff27 	bl	8006818 <calculate_orientation>
	}
#endif
}
 80059ca:	bf00      	nop
 80059cc:	3708      	adds	r7, #8
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	40001000 	.word	0x40001000
 80059d8:	20003d14 	.word	0x20003d14
 80059dc:	20003d10 	.word	0x20003d10
 80059e0:	20003d0c 	.word	0x20003d0c
 80059e4:	20003cfc 	.word	0x20003cfc

080059e8 <process_esp32_instruction>:

void process_esp32_instruction(esp32_instruction* instruction) {
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b086      	sub	sp, #24
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
	if (instruction->type == ESP32_LAUNCH) {
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	781b      	ldrb	r3, [r3, #0]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	d105      	bne.n	8005a04 <process_esp32_instruction+0x1c>
		HAL_GPIO_TogglePin(GENERAL_LED_GPIO_Port, GENERAL_LED_Pin);
 80059f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80059fc:	4826      	ldr	r0, [pc, #152]	@ (8005a98 <process_esp32_instruction+0xb0>)
 80059fe:	f004 f84c 	bl	8009a9a <HAL_GPIO_TogglePin>
			memcpy(&y_angle, instruction->payload + sizeof(float), sizeof(float));

			tvc_set_angles_f(&tvc, x_angle, y_angle);
		}
	}
}
 8005a02:	e045      	b.n	8005a90 <process_esp32_instruction+0xa8>
	} else if (instruction->type == ESP32_TVC_SERVO_X_POS) {
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	781b      	ldrb	r3, [r3, #0]
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d110      	bne.n	8005a2e <process_esp32_instruction+0x46>
		if (instruction->payload_size == sizeof(float)) {
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	785b      	ldrb	r3, [r3, #1]
 8005a10:	2b04      	cmp	r3, #4
 8005a12:	d13d      	bne.n	8005a90 <process_esp32_instruction+0xa8>
			memcpy(&x_angle, instruction->payload, sizeof(float));
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	3302      	adds	r3, #2
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	617b      	str	r3, [r7, #20]
			tvc_set_angle(&tvc, x_angle, TVC_SERVO_X);
 8005a1c:	edd7 7a05 	vldr	s15, [r7, #20]
 8005a20:	2100      	movs	r1, #0
 8005a22:	eeb0 0a67 	vmov.f32	s0, s15
 8005a26:	481d      	ldr	r0, [pc, #116]	@ (8005a9c <process_esp32_instruction+0xb4>)
 8005a28:	f001 fde4 	bl	80075f4 <tvc_set_angle>
}
 8005a2c:	e030      	b.n	8005a90 <process_esp32_instruction+0xa8>
	} else if (instruction->type == ESP32_TVC_SERVO_Y_POS) {
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d110      	bne.n	8005a58 <process_esp32_instruction+0x70>
		if (instruction->payload_size == sizeof(float)) {
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	785b      	ldrb	r3, [r3, #1]
 8005a3a:	2b04      	cmp	r3, #4
 8005a3c:	d128      	bne.n	8005a90 <process_esp32_instruction+0xa8>
			memcpy(&y_angle, instruction->payload, sizeof(float));
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	3302      	adds	r3, #2
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	613b      	str	r3, [r7, #16]
			tvc_set_angle(&tvc, y_angle, TVC_SERVO_Y);
 8005a46:	edd7 7a04 	vldr	s15, [r7, #16]
 8005a4a:	2101      	movs	r1, #1
 8005a4c:	eeb0 0a67 	vmov.f32	s0, s15
 8005a50:	4812      	ldr	r0, [pc, #72]	@ (8005a9c <process_esp32_instruction+0xb4>)
 8005a52:	f001 fdcf 	bl	80075f4 <tvc_set_angle>
}
 8005a56:	e01b      	b.n	8005a90 <process_esp32_instruction+0xa8>
	} else if (instruction->type == ESP32_TVC_DEFLECTION_POS) {
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	781b      	ldrb	r3, [r3, #0]
 8005a5c:	2b03      	cmp	r3, #3
 8005a5e:	d117      	bne.n	8005a90 <process_esp32_instruction+0xa8>
		if (instruction->payload_size == 2 * sizeof(float)) {
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	785b      	ldrb	r3, [r3, #1]
 8005a64:	2b08      	cmp	r3, #8
 8005a66:	d113      	bne.n	8005a90 <process_esp32_instruction+0xa8>
			memcpy(&x_angle, instruction->payload, sizeof(float));
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	3302      	adds	r3, #2
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	60fb      	str	r3, [r7, #12]
			memcpy(&y_angle, instruction->payload + sizeof(float), sizeof(float));
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	3302      	adds	r3, #2
 8005a74:	3304      	adds	r3, #4
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	60bb      	str	r3, [r7, #8]
			tvc_set_angles_f(&tvc, x_angle, y_angle);
 8005a7a:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a7e:	ed97 7a02 	vldr	s14, [r7, #8]
 8005a82:	eef0 0a47 	vmov.f32	s1, s14
 8005a86:	eeb0 0a67 	vmov.f32	s0, s15
 8005a8a:	4804      	ldr	r0, [pc, #16]	@ (8005a9c <process_esp32_instruction+0xb4>)
 8005a8c:	f001 fe14 	bl	80076b8 <tvc_set_angles_f>
}
 8005a90:	bf00      	nop
 8005a92:	3718      	adds	r7, #24
 8005a94:	46bd      	mov	sp, r7
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	40020800 	.word	0x40020800
 8005a9c:	20000094 	.word	0x20000094

08005aa0 <fill_rocket_data>:

void fill_rocket_data() {
 8005aa0:	b480      	push	{r7}
 8005aa2:	af00      	add	r7, sp, #0
	r_data.T_plus = flight.vars.flight_time;
 8005aa4:	4b33      	ldr	r3, [pc, #204]	@ (8005b74 <fill_rocket_data+0xd4>)
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	4a33      	ldr	r2, [pc, #204]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005aaa:	6013      	str	r3, [r2, #0]

	r_data.vbat = vbat;
 8005aac:	4b33      	ldr	r3, [pc, #204]	@ (8005b7c <fill_rocket_data+0xdc>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	4a31      	ldr	r2, [pc, #196]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005ab2:	6053      	str	r3, [r2, #4]

	r_data.acc.x = data.ax;
 8005ab4:	4b32      	ldr	r3, [pc, #200]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005ab6:	689b      	ldr	r3, [r3, #8]
 8005ab8:	4a2f      	ldr	r2, [pc, #188]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005aba:	6093      	str	r3, [r2, #8]
	r_data.acc.y = data.ay;
 8005abc:	4b30      	ldr	r3, [pc, #192]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	4a2d      	ldr	r2, [pc, #180]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005ac2:	60d3      	str	r3, [r2, #12]
	r_data.acc.z = data.az;
 8005ac4:	4b2e      	ldr	r3, [pc, #184]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005ac6:	691b      	ldr	r3, [r3, #16]
 8005ac8:	4a2b      	ldr	r2, [pc, #172]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005aca:	6113      	str	r3, [r2, #16]

	r_data.gyr.x = data.gx;
 8005acc:	4b2c      	ldr	r3, [pc, #176]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005ace:	695b      	ldr	r3, [r3, #20]
 8005ad0:	4a29      	ldr	r2, [pc, #164]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005ad2:	6153      	str	r3, [r2, #20]
	r_data.gyr.y = data.gy;
 8005ad4:	4b2a      	ldr	r3, [pc, #168]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005ad6:	699b      	ldr	r3, [r3, #24]
 8005ad8:	4a27      	ldr	r2, [pc, #156]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005ada:	6193      	str	r3, [r2, #24]
	r_data.gyr.z = data.gz;
 8005adc:	4b28      	ldr	r3, [pc, #160]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005ade:	69db      	ldr	r3, [r3, #28]
 8005ae0:	4a25      	ldr	r2, [pc, #148]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005ae2:	61d3      	str	r3, [r2, #28]

	r_data.mag.x = data.mx;
 8005ae4:	4b26      	ldr	r3, [pc, #152]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005ae6:	6a1b      	ldr	r3, [r3, #32]
 8005ae8:	4a23      	ldr	r2, [pc, #140]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005aea:	6213      	str	r3, [r2, #32]
	r_data.mag.y = data.my;
 8005aec:	4b24      	ldr	r3, [pc, #144]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af0:	4a21      	ldr	r2, [pc, #132]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005af2:	6253      	str	r3, [r2, #36]	@ 0x24
	r_data.mag.z = data.mz;
 8005af4:	4b22      	ldr	r3, [pc, #136]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005af6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af8:	4a1f      	ldr	r2, [pc, #124]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005afa:	6293      	str	r3, [r2, #40]	@ 0x28

	r_data.quat.w = orientation_quat[0];
 8005afc:	4b21      	ldr	r3, [pc, #132]	@ (8005b84 <fill_rocket_data+0xe4>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a1d      	ldr	r2, [pc, #116]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b02:	62d3      	str	r3, [r2, #44]	@ 0x2c
	r_data.quat.x = orientation_quat[1];
 8005b04:	4b1f      	ldr	r3, [pc, #124]	@ (8005b84 <fill_rocket_data+0xe4>)
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	4a1b      	ldr	r2, [pc, #108]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b0a:	6313      	str	r3, [r2, #48]	@ 0x30
	r_data.quat.y = orientation_quat[2];
 8005b0c:	4b1d      	ldr	r3, [pc, #116]	@ (8005b84 <fill_rocket_data+0xe4>)
 8005b0e:	689b      	ldr	r3, [r3, #8]
 8005b10:	4a19      	ldr	r2, [pc, #100]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b12:	6353      	str	r3, [r2, #52]	@ 0x34
	r_data.quat.z = orientation_quat[3];
 8005b14:	4b1b      	ldr	r3, [pc, #108]	@ (8005b84 <fill_rocket_data+0xe4>)
 8005b16:	68db      	ldr	r3, [r3, #12]
 8005b18:	4a17      	ldr	r2, [pc, #92]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b1a:	6393      	str	r3, [r2, #56]	@ 0x38

	r_data.temperature = data.temperature;
 8005b1c:	4b18      	ldr	r3, [pc, #96]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005b1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b20:	4a15      	ldr	r2, [pc, #84]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b22:	63d3      	str	r3, [r2, #60]	@ 0x3c
	r_data.pressure = data.pressure;
 8005b24:	4b16      	ldr	r3, [pc, #88]	@ (8005b80 <fill_rocket_data+0xe0>)
 8005b26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b28:	4a13      	ldr	r2, [pc, #76]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b2a:	6413      	str	r3, [r2, #64]	@ 0x40
	r_data.altitude = flight.vars.alt;
 8005b2c:	4b11      	ldr	r3, [pc, #68]	@ (8005b74 <fill_rocket_data+0xd4>)
 8005b2e:	695b      	ldr	r3, [r3, #20]
 8005b30:	4a11      	ldr	r2, [pc, #68]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b32:	6453      	str	r3, [r2, #68]	@ 0x44
	r_data.v_velocity = flight.vars.v_vel;
 8005b34:	4b0f      	ldr	r3, [pc, #60]	@ (8005b74 <fill_rocket_data+0xd4>)
 8005b36:	69db      	ldr	r3, [r3, #28]
 8005b38:	4a0f      	ldr	r2, [pc, #60]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b3a:	6493      	str	r3, [r2, #72]	@ 0x48
	r_data.v_accel = flight.vars.v_accel;
 8005b3c:	4b0d      	ldr	r3, [pc, #52]	@ (8005b74 <fill_rocket_data+0xd4>)
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	4a0d      	ldr	r2, [pc, #52]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b42:	64d3      	str	r3, [r2, #76]	@ 0x4c

	r_data.tvc.x = tvc.x.angle;
 8005b44:	4b10      	ldr	r3, [pc, #64]	@ (8005b88 <fill_rocket_data+0xe8>)
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a0b      	ldr	r2, [pc, #44]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b4a:	6513      	str	r3, [r2, #80]	@ 0x50
	r_data.tvc.y = tvc.y.angle;
 8005b4c:	4b0e      	ldr	r3, [pc, #56]	@ (8005b88 <fill_rocket_data+0xe8>)
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b50:	4a09      	ldr	r2, [pc, #36]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b52:	6553      	str	r3, [r2, #84]	@ 0x54

	r_data.pyro.motor = motor.state;
 8005b54:	4b0d      	ldr	r3, [pc, #52]	@ (8005b8c <fill_rocket_data+0xec>)
 8005b56:	7b9a      	ldrb	r2, [r3, #14]
 8005b58:	4b07      	ldr	r3, [pc, #28]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
	r_data.pyro.parachute = parachute.state;
 8005b5e:	4b0c      	ldr	r3, [pc, #48]	@ (8005b90 <fill_rocket_data+0xf0>)
 8005b60:	7b9a      	ldrb	r2, [r3, #14]
 8005b62:	4b05      	ldr	r3, [pc, #20]	@ (8005b78 <fill_rocket_data+0xd8>)
 8005b64:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
}
 8005b68:	bf00      	nop
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	20003d18 	.word	0x20003d18
 8005b78:	20003c68 	.word	0x20003c68
 8005b7c:	20003cc4 	.word	0x20003cc4
 8005b80:	20003cc8 	.word	0x20003cc8
 8005b84:	20003cfc 	.word	0x20003cfc
 8005b88:	20000094 	.word	0x20000094
 8005b8c:	20000154 	.word	0x20000154
 8005b90:	2000016c 	.word	0x2000016c

08005b94 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005b9a:	f002 fa69 	bl	8008070 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005b9e:	f000 f95f 	bl	8005e60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005ba2:	f000 fd39 	bl	8006618 <MX_GPIO_Init>
  MX_DMA_Init();
 8005ba6:	f000 fd0f 	bl	80065c8 <MX_DMA_Init>
  MX_FATFS_Init();
 8005baa:	f00c f981 	bl	8011eb0 <MX_FATFS_Init>
  MX_TIM2_Init();
 8005bae:	f000 fbdf 	bl	8006370 <MX_TIM2_Init>
  MX_I2C1_Init();
 8005bb2:	f000 fa33 	bl	800601c <MX_I2C1_Init>
  MX_SPI2_Init();
 8005bb6:	f000 fac3 	bl	8006140 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 8005bba:	f000 fcdb 	bl	8006574 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8005bbe:	f000 fa19 	bl	8005ff4 <MX_CRC_Init>
  MX_TIM1_Init();
 8005bc2:	f000 fb29 	bl	8006218 <MX_TIM1_Init>
  MX_ADC1_Init();
 8005bc6:	f000 f9b5 	bl	8005f34 <MX_ADC1_Init>
  MX_I2C2_Init();
 8005bca:	f000 fa55 	bl	8006078 <MX_I2C2_Init>
  MX_SPI1_Init();
 8005bce:	f000 fa81 	bl	80060d4 <MX_SPI1_Init>
  MX_TIM7_Init();
 8005bd2:	f000 fc99 	bl	8006508 <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 8005bd6:	f011 fa51 	bl	801707c <MX_USB_DEVICE_Init>
  MX_TIM6_Init();
 8005bda:	f000 fc5f 	bl	800649c <MX_TIM6_Init>
  MX_SPI3_Init();
 8005bde:	f000 fae5 	bl	80061ac <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  config_load_settings();
 8005be2:	f7fe fab3 	bl	800414c <config_load_settings>

  rgb_led_start(&status_led);
 8005be6:	488e      	ldr	r0, [pc, #568]	@ (8005e20 <main+0x28c>)
 8005be8:	f7fc f844 	bl	8001c74 <rgb_led_start>
  buzzer_init(&bzr);
 8005bec:	488d      	ldr	r0, [pc, #564]	@ (8005e24 <main+0x290>)
 8005bee:	f7fb fff9 	bl	8001be4 <buzzer_init>
  battery_adc_start();
 8005bf2:	f7fd feed 	bl	80039d0 <battery_adc_start>

#ifndef CALIBRATE
  tvc_init(&tvc);
 8005bf6:	488c      	ldr	r0, [pc, #560]	@ (8005e28 <main+0x294>)
 8005bf8:	f001 fca0 	bl	800753c <tvc_init>

  pyro_init(&motor);
 8005bfc:	488b      	ldr	r0, [pc, #556]	@ (8005e2c <main+0x298>)
 8005bfe:	f7fc f8d9 	bl	8001db4 <pyro_init>
  pyro_init(&parachute);
 8005c02:	488b      	ldr	r0, [pc, #556]	@ (8005e30 <main+0x29c>)
 8005c04:	f7fc f8d6 	bl	8001db4 <pyro_init>

  rgb_led_set_color(&status_led, COLOR_PURPLE);
 8005c08:	2300      	movs	r3, #0
 8005c0a:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8005c0e:	f362 0307 	bfi	r3, r2, #0, #8
 8005c12:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8005c16:	f362 4317 	bfi	r3, r2, #16, #8
 8005c1a:	4619      	mov	r1, r3
 8005c1c:	4880      	ldr	r0, [pc, #512]	@ (8005e20 <main+0x28c>)
 8005c1e:	f7fc f845 	bl	8001cac <rgb_led_set_color>

  if (CONFIG_DO_LOGGING) {
 8005c22:	4b84      	ldr	r3, [pc, #528]	@ (8005e34 <main+0x2a0>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d001      	beq.n	8005c2e <main+0x9a>
	  logger_flash_init();
 8005c2a:	f7ff fc3b 	bl	80054a4 <logger_flash_init>
  }
#endif

  initialize_uart_dma();
 8005c2e:	f001 fd8d 	bl	800774c <initialize_uart_dma>
  initialize_esp32();
 8005c32:	f7fe ff6f 	bl	8004b14 <initialize_esp32>

#ifndef CALIBRATE
  HAL_TIM_Base_Start_IT(&htim6);
 8005c36:	4880      	ldr	r0, [pc, #512]	@ (8005e38 <main+0x2a4>)
 8005c38:	f008 fba6 	bl	800e388 <HAL_TIM_Base_Start_IT>
  initialize_orientation();
 8005c3c:	f000 fdc8 	bl	80067d0 <initialize_orientation>
  initialize_gyr_calibration();
  initialize_mag_calibration();
#endif

#ifndef CALIBRATE
  tvc_start(&tvc);
 8005c40:	4879      	ldr	r0, [pc, #484]	@ (8005e28 <main+0x294>)
 8005c42:	f001 fc99 	bl	8007578 <tvc_start>
  flight_initialize(&flight);
 8005c46:	487d      	ldr	r0, [pc, #500]	@ (8005e3c <main+0x2a8>)
 8005c48:	f7ff fac6 	bl	80051d8 <flight_initialize>
  rgb_led_set_color(&status_led, COLOR_GREEN);
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	f443 437f 	orr.w	r3, r3, #65280	@ 0xff00
 8005c52:	4619      	mov	r1, r3
 8005c54:	4872      	ldr	r0, [pc, #456]	@ (8005e20 <main+0x28c>)
 8005c56:	f7fc f829 	bl	8001cac <rgb_led_set_color>
  flight.flags.motor_ignited = 0x01;
 8005c5a:	4a78      	ldr	r2, [pc, #480]	@ (8005e3c <main+0x2a8>)
 8005c5c:	f892 3028 	ldrb.w	r3, [r2, #40]	@ 0x28
 8005c60:	f043 0304 	orr.w	r3, r3, #4
 8005c64:	f882 3028 	strb.w	r3, [r2, #40]	@ 0x28
#endif
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (!flight.signals.signal_ready)
 8005c68:	e0b4      	b.n	8005dd4 <main+0x240>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  battery_update_voltage(&vbat);
 8005c6a:	4875      	ldr	r0, [pc, #468]	@ (8005e40 <main+0x2ac>)
 8005c6c:	f7fd ff0a 	bl	8003a84 <battery_update_voltage>

#ifndef CALIBRATE
	  pyro_update(&motor);
 8005c70:	486e      	ldr	r0, [pc, #440]	@ (8005e2c <main+0x298>)
 8005c72:	f7fc f8e6 	bl	8001e42 <pyro_update>
	  pyro_update(&parachute);
 8005c76:	486e      	ldr	r0, [pc, #440]	@ (8005e30 <main+0x29c>)
 8005c78:	f7fc f8e3 	bl	8001e42 <pyro_update>
#endif

	  if (uart_dma_is_data_ready()) {
 8005c7c:	f001 fef0 	bl	8007a60 <uart_dma_is_data_ready>
 8005c80:	4603      	mov	r3, r0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d01b      	beq.n	8005cbe <main+0x12a>
		  uart_dma_reset_data_ready();
 8005c86:	f001 fef7 	bl	8007a78 <uart_dma_reset_data_ready>

		  // process packet
		  sensor_packet* latest_packet = uart_dma_get_latest_packet();
 8005c8a:	f001 ff01 	bl	8007a90 <uart_dma_get_latest_packet>
 8005c8e:	6078      	str	r0, [r7, #4]
		  process_raw_sensor_data(&latest_packet->data, &data);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	3302      	adds	r3, #2
 8005c94:	496b      	ldr	r1, [pc, #428]	@ (8005e44 <main+0x2b0>)
 8005c96:	4618      	mov	r0, r3
 8005c98:	f001 ff5a 	bl	8007b50 <process_raw_sensor_data>

#ifndef CALIBRATE
		  // log new data
		  fill_rocket_data();
 8005c9c:	f7ff ff00 	bl	8005aa0 <fill_rocket_data>
		  if (flight.flags.countdown_started && CONFIG_DO_LOGGING) {
 8005ca0:	4b66      	ldr	r3, [pc, #408]	@ (8005e3c <main+0x2a8>)
 8005ca2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005ca6:	f003 0302 	and.w	r3, r3, #2
 8005caa:	b2db      	uxtb	r3, r3
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d006      	beq.n	8005cbe <main+0x12a>
 8005cb0:	4b60      	ldr	r3, [pc, #384]	@ (8005e34 <main+0x2a0>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d002      	beq.n	8005cbe <main+0x12a>
			  logger_flash_log_data(&r_data);
 8005cb8:	4863      	ldr	r0, [pc, #396]	@ (8005e48 <main+0x2b4>)
 8005cba:	f7ff fc13 	bl	80054e4 <logger_flash_log_data>
		  }
#endif
	  }
#ifndef CALIBRATE
	  // update TVC
	  tvc_update(&tvc, 0.0f, 0.0f, pitch, yaw);
 8005cbe:	4b63      	ldr	r3, [pc, #396]	@ (8005e4c <main+0x2b8>)
 8005cc0:	edd3 7a00 	vldr	s15, [r3]
 8005cc4:	4b62      	ldr	r3, [pc, #392]	@ (8005e50 <main+0x2bc>)
 8005cc6:	ed93 7a00 	vldr	s14, [r3]
 8005cca:	eef0 1a47 	vmov.f32	s3, s14
 8005cce:	eeb0 1a67 	vmov.f32	s2, s15
 8005cd2:	eddf 0a60 	vldr	s1, [pc, #384]	@ 8005e54 <main+0x2c0>
 8005cd6:	ed9f 0a5f 	vldr	s0, [pc, #380]	@ 8005e54 <main+0x2c0>
 8005cda:	4853      	ldr	r0, [pc, #332]	@ (8005e28 <main+0x294>)
 8005cdc:	f001 fd04 	bl	80076e8 <tvc_update>

	  // calibrate pressure
	  flight_calibrate_initial_pressure();
 8005ce0:	f7ff f926 	bl	8004f30 <flight_calibrate_initial_pressure>
	  flight_set_calibrated_pressure(&flight);
 8005ce4:	4855      	ldr	r0, [pc, #340]	@ (8005e3c <main+0x2a8>)
 8005ce6:	f7ff f965 	bl	8004fb4 <flight_set_calibrated_pressure>

	  // update FSM
	  flight_update_vars(&flight);
 8005cea:	4854      	ldr	r0, [pc, #336]	@ (8005e3c <main+0x2a8>)
 8005cec:	f7ff f98c 	bl	8005008 <flight_update_vars>
	  flight_update_state(&flight);
 8005cf0:	4852      	ldr	r0, [pc, #328]	@ (8005e3c <main+0x2a8>)
 8005cf2:	f7ff fa93 	bl	800521c <flight_update_state>
	  flight.inputs.motor_cont = HAL_GPIO_ReadPin(motor.cont_port, motor.cont_pin);
 8005cf6:	4b4d      	ldr	r3, [pc, #308]	@ (8005e2c <main+0x298>)
 8005cf8:	689b      	ldr	r3, [r3, #8]
 8005cfa:	4a4c      	ldr	r2, [pc, #304]	@ (8005e2c <main+0x298>)
 8005cfc:	8992      	ldrh	r2, [r2, #12]
 8005cfe:	4611      	mov	r1, r2
 8005d00:	4618      	mov	r0, r3
 8005d02:	f003 fe99 	bl	8009a38 <HAL_GPIO_ReadPin>
 8005d06:	4603      	mov	r3, r0
 8005d08:	f003 0301 	and.w	r3, r3, #1
 8005d0c:	b2d9      	uxtb	r1, r3
 8005d0e:	4a4b      	ldr	r2, [pc, #300]	@ (8005e3c <main+0x2a8>)
 8005d10:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8005d14:	f361 0382 	bfi	r3, r1, #2, #1
 8005d18:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
	  flight.inputs.chute_cont = HAL_GPIO_ReadPin(parachute.cont_port, parachute.cont_pin);
 8005d1c:	4b44      	ldr	r3, [pc, #272]	@ (8005e30 <main+0x29c>)
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	4a43      	ldr	r2, [pc, #268]	@ (8005e30 <main+0x29c>)
 8005d22:	8992      	ldrh	r2, [r2, #12]
 8005d24:	4611      	mov	r1, r2
 8005d26:	4618      	mov	r0, r3
 8005d28:	f003 fe86 	bl	8009a38 <HAL_GPIO_ReadPin>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	f003 0301 	and.w	r3, r3, #1
 8005d32:	b2d9      	uxtb	r1, r3
 8005d34:	4a41      	ldr	r2, [pc, #260]	@ (8005e3c <main+0x2a8>)
 8005d36:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8005d3a:	f361 03c3 	bfi	r3, r1, #3, #1
 8005d3e:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29

	  // process FSM signals
	  if (flight.signals.ignite_motor) {
 8005d42:	4b3e      	ldr	r3, [pc, #248]	@ (8005e3c <main+0x2a8>)
 8005d44:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005d48:	f003 0301 	and.w	r3, r3, #1
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d009      	beq.n	8005d66 <main+0x1d2>
		  flight.signals.ignite_motor = 0;
 8005d52:	4a3a      	ldr	r2, [pc, #232]	@ (8005e3c <main+0x2a8>)
 8005d54:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 8005d58:	f023 0301 	bic.w	r3, r3, #1
 8005d5c:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a
		  pyro_fire(&motor);
 8005d60:	4832      	ldr	r0, [pc, #200]	@ (8005e2c <main+0x298>)
 8005d62:	f7fc f83d 	bl	8001de0 <pyro_fire>
	  }

	  if (flight.signals.deploy_chute) {
 8005d66:	4b35      	ldr	r3, [pc, #212]	@ (8005e3c <main+0x2a8>)
 8005d68:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005d6c:	f003 0302 	and.w	r3, r3, #2
 8005d70:	b2db      	uxtb	r3, r3
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d009      	beq.n	8005d8a <main+0x1f6>
		  flight.signals.deploy_chute = 0;
 8005d76:	4a31      	ldr	r2, [pc, #196]	@ (8005e3c <main+0x2a8>)
 8005d78:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 8005d7c:	f023 0302 	bic.w	r3, r3, #2
 8005d80:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a
		  pyro_fire(&parachute);
 8005d84:	482a      	ldr	r0, [pc, #168]	@ (8005e30 <main+0x29c>)
 8005d86:	f7fc f82b 	bl	8001de0 <pyro_fire>
	  }

	  if (flight.signals.log_data) {
 8005d8a:	4b2c      	ldr	r3, [pc, #176]	@ (8005e3c <main+0x2a8>)
 8005d8c:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005d90:	f003 0304 	and.w	r3, r3, #4
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d01c      	beq.n	8005dd4 <main+0x240>
		  flight.signals.log_data = 0;
 8005d9a:	4a28      	ldr	r2, [pc, #160]	@ (8005e3c <main+0x2a8>)
 8005d9c:	f892 302a 	ldrb.w	r3, [r2, #42]	@ 0x2a
 8005da0:	f023 0304 	bic.w	r3, r3, #4
 8005da4:	f882 302a 	strb.w	r3, [r2, #42]	@ 0x2a

		  if (CONFIG_DO_LOGGING) {
 8005da8:	4b22      	ldr	r3, [pc, #136]	@ (8005e34 <main+0x2a0>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00a      	beq.n	8005dc6 <main+0x232>

			  HAL_UART_Abort(&huart1);
 8005db0:	4829      	ldr	r0, [pc, #164]	@ (8005e58 <main+0x2c4>)
 8005db2:	f009 fbc8 	bl	800f546 <HAL_UART_Abort>
#ifndef CALIBRATE
			  HAL_TIM_Base_Stop(&htim1);
 8005db6:	4829      	ldr	r0, [pc, #164]	@ (8005e5c <main+0x2c8>)
 8005db8:	f008 fabf 	bl	800e33a <HAL_TIM_Base_Stop>
			  HAL_TIM_Base_Stop(&htim6);
 8005dbc:	481e      	ldr	r0, [pc, #120]	@ (8005e38 <main+0x2a4>)
 8005dbe:	f008 fabc 	bl	800e33a <HAL_TIM_Base_Stop>
#else
			  HAL_TIM_Base_Stop(&htim7);
#endif
			  logger_copy_flash_to_sd();
 8005dc2:	f7ff fdcb 	bl	800595c <logger_copy_flash_to_sd>
		  }

		  flight.inputs.logging_done = 1;
 8005dc6:	4a1d      	ldr	r2, [pc, #116]	@ (8005e3c <main+0x2a8>)
 8005dc8:	f892 3029 	ldrb.w	r3, [r2, #41]	@ 0x29
 8005dcc:	f043 0310 	orr.w	r3, r3, #16
 8005dd0:	f882 3029 	strb.w	r3, [r2, #41]	@ 0x29
  while (!flight.signals.signal_ready)
 8005dd4:	4b19      	ldr	r3, [pc, #100]	@ (8005e3c <main+0x2a8>)
 8005dd6:	f893 302a 	ldrb.w	r3, [r3, #42]	@ 0x2a
 8005dda:	f003 0308 	and.w	r3, r3, #8
 8005dde:	b2db      	uxtb	r3, r3
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	f43f af42 	beq.w	8005c6a <main+0xd6>
#endif
  }

  // flight end loop
  while (1) {
	  rgb_led_set_color(&status_led, COLOR_PURPLE);
 8005de6:	2300      	movs	r3, #0
 8005de8:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8005dec:	f362 0307 	bfi	r3, r2, #0, #8
 8005df0:	f06f 027f 	mvn.w	r2, #127	@ 0x7f
 8005df4:	f362 4317 	bfi	r3, r2, #16, #8
 8005df8:	4619      	mov	r1, r3
 8005dfa:	4809      	ldr	r0, [pc, #36]	@ (8005e20 <main+0x28c>)
 8005dfc:	f7fb ff56 	bl	8001cac <rgb_led_set_color>
	  HAL_Delay(500);
 8005e00:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005e04:	f002 f9a6 	bl	8008154 <HAL_Delay>
	  rgb_led_set_color(&status_led, COLOR_OFF);
 8005e08:	2300      	movs	r3, #0
 8005e0a:	4619      	mov	r1, r3
 8005e0c:	4804      	ldr	r0, [pc, #16]	@ (8005e20 <main+0x28c>)
 8005e0e:	f7fb ff4d 	bl	8001cac <rgb_led_set_color>
	  HAL_Delay(500);
 8005e12:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005e16:	f002 f99d 	bl	8008154 <HAL_Delay>
	  rgb_led_set_color(&status_led, COLOR_PURPLE);
 8005e1a:	bf00      	nop
 8005e1c:	e7e3      	b.n	8005de6 <main+0x252>
 8005e1e:	bf00      	nop
 8005e20:	20000070 	.word	0x20000070
 8005e24:	20000184 	.word	0x20000184
 8005e28:	20000094 	.word	0x20000094
 8005e2c:	20000154 	.word	0x20000154
 8005e30:	2000016c 	.word	0x2000016c
 8005e34:	20000050 	.word	0x20000050
 8005e38:	20003b30 	.word	0x20003b30
 8005e3c:	20003d18 	.word	0x20003d18
 8005e40:	20003cc4 	.word	0x20003cc4
 8005e44:	20003cc8 	.word	0x20003cc8
 8005e48:	20003c68 	.word	0x20003c68
 8005e4c:	20003d10 	.word	0x20003d10
 8005e50:	20003d14 	.word	0x20003d14
 8005e54:	00000000 	.word	0x00000000
 8005e58:	20003bc0 	.word	0x20003bc0
 8005e5c:	20003aa0 	.word	0x20003aa0

08005e60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b094      	sub	sp, #80	@ 0x50
 8005e64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005e66:	f107 0320 	add.w	r3, r7, #32
 8005e6a:	2230      	movs	r2, #48	@ 0x30
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f013 fb55 	bl	801951e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005e74:	f107 030c 	add.w	r3, r7, #12
 8005e78:	2200      	movs	r2, #0
 8005e7a:	601a      	str	r2, [r3, #0]
 8005e7c:	605a      	str	r2, [r3, #4]
 8005e7e:	609a      	str	r2, [r3, #8]
 8005e80:	60da      	str	r2, [r3, #12]
 8005e82:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005e84:	2300      	movs	r3, #0
 8005e86:	60bb      	str	r3, [r7, #8]
 8005e88:	4b28      	ldr	r3, [pc, #160]	@ (8005f2c <SystemClock_Config+0xcc>)
 8005e8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e8c:	4a27      	ldr	r2, [pc, #156]	@ (8005f2c <SystemClock_Config+0xcc>)
 8005e8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e92:	6413      	str	r3, [r2, #64]	@ 0x40
 8005e94:	4b25      	ldr	r3, [pc, #148]	@ (8005f2c <SystemClock_Config+0xcc>)
 8005e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e9c:	60bb      	str	r3, [r7, #8]
 8005e9e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	607b      	str	r3, [r7, #4]
 8005ea4:	4b22      	ldr	r3, [pc, #136]	@ (8005f30 <SystemClock_Config+0xd0>)
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	4a21      	ldr	r2, [pc, #132]	@ (8005f30 <SystemClock_Config+0xd0>)
 8005eaa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005eae:	6013      	str	r3, [r2, #0]
 8005eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8005f30 <SystemClock_Config+0xd0>)
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005eb8:	607b      	str	r3, [r7, #4]
 8005eba:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8005ebc:	2301      	movs	r3, #1
 8005ebe:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005ec0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8005ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005ec6:	2302      	movs	r3, #2
 8005ec8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005eca:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8005ece:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8005ed0:	2306      	movs	r3, #6
 8005ed2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8005ed4:	23a8      	movs	r3, #168	@ 0xa8
 8005ed6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005ed8:	2302      	movs	r3, #2
 8005eda:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8005edc:	2307      	movs	r3, #7
 8005ede:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005ee0:	f107 0320 	add.w	r3, r7, #32
 8005ee4:	4618      	mov	r0, r3
 8005ee6:	f006 ffaf 	bl	800ce48 <HAL_RCC_OscConfig>
 8005eea:	4603      	mov	r3, r0
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d001      	beq.n	8005ef4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8005ef0:	f000 fc68 	bl	80067c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005ef4:	230f      	movs	r3, #15
 8005ef6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005ef8:	2302      	movs	r3, #2
 8005efa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005efc:	2300      	movs	r3, #0
 8005efe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005f00:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8005f04:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005f06:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f0a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8005f0c:	f107 030c 	add.w	r3, r7, #12
 8005f10:	2105      	movs	r1, #5
 8005f12:	4618      	mov	r0, r3
 8005f14:	f007 fa10 	bl	800d338 <HAL_RCC_ClockConfig>
 8005f18:	4603      	mov	r3, r0
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d001      	beq.n	8005f22 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8005f1e:	f000 fc51 	bl	80067c4 <Error_Handler>
  }
}
 8005f22:	bf00      	nop
 8005f24:	3750      	adds	r7, #80	@ 0x50
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
 8005f2a:	bf00      	nop
 8005f2c:	40023800 	.word	0x40023800
 8005f30:	40007000 	.word	0x40007000

08005f34 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b084      	sub	sp, #16
 8005f38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8005f3a:	463b      	mov	r3, r7
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	601a      	str	r2, [r3, #0]
 8005f40:	605a      	str	r2, [r3, #4]
 8005f42:	609a      	str	r2, [r3, #8]
 8005f44:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8005f46:	4b28      	ldr	r3, [pc, #160]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f48:	4a28      	ldr	r2, [pc, #160]	@ (8005fec <MX_ADC1_Init+0xb8>)
 8005f4a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005f4c:	4b26      	ldr	r3, [pc, #152]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f4e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8005f52:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005f54:	4b24      	ldr	r3, [pc, #144]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f56:	2200      	movs	r2, #0
 8005f58:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8005f5a:	4b23      	ldr	r3, [pc, #140]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f5c:	2201      	movs	r2, #1
 8005f5e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8005f60:	4b21      	ldr	r3, [pc, #132]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f62:	2201      	movs	r2, #1
 8005f64:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005f66:	4b20      	ldr	r3, [pc, #128]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f68:	2200      	movs	r2, #0
 8005f6a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8005f6e:	4b1e      	ldr	r3, [pc, #120]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f70:	2200      	movs	r2, #0
 8005f72:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8005f74:	4b1c      	ldr	r3, [pc, #112]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f76:	4a1e      	ldr	r2, [pc, #120]	@ (8005ff0 <MX_ADC1_Init+0xbc>)
 8005f78:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8005f7a:	4b1b      	ldr	r3, [pc, #108]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f7c:	2200      	movs	r2, #0
 8005f7e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8005f80:	4b19      	ldr	r3, [pc, #100]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f82:	2202      	movs	r2, #2
 8005f84:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005f86:	4b18      	ldr	r3, [pc, #96]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005f8e:	4b16      	ldr	r3, [pc, #88]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f90:	2201      	movs	r2, #1
 8005f92:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8005f94:	4814      	ldr	r0, [pc, #80]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005f96:	f002 f901 	bl	800819c <HAL_ADC_Init>
 8005f9a:	4603      	mov	r3, r0
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d001      	beq.n	8005fa4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8005fa0:	f000 fc10 	bl	80067c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8005fac:	2307      	movs	r3, #7
 8005fae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005fb0:	463b      	mov	r3, r7
 8005fb2:	4619      	mov	r1, r3
 8005fb4:	480c      	ldr	r0, [pc, #48]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005fb6:	f002 fa59 	bl	800846c <HAL_ADC_ConfigChannel>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d001      	beq.n	8005fc4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8005fc0:	f000 fc00 	bl	80067c4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8005fc4:	2311      	movs	r3, #17
 8005fc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8005fc8:	2302      	movs	r3, #2
 8005fca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8005fcc:	463b      	mov	r3, r7
 8005fce:	4619      	mov	r1, r3
 8005fd0:	4805      	ldr	r0, [pc, #20]	@ (8005fe8 <MX_ADC1_Init+0xb4>)
 8005fd2:	f002 fa4b 	bl	800846c <HAL_ADC_ConfigChannel>
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d001      	beq.n	8005fe0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8005fdc:	f000 fbf2 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8005fe0:	bf00      	nop
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}
 8005fe8:	20003840 	.word	0x20003840
 8005fec:	40012000 	.word	0x40012000
 8005ff0:	0f000001 	.word	0x0f000001

08005ff4 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8005ff4:	b580      	push	{r7, lr}
 8005ff6:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8005ff8:	4b06      	ldr	r3, [pc, #24]	@ (8006014 <MX_CRC_Init+0x20>)
 8005ffa:	4a07      	ldr	r2, [pc, #28]	@ (8006018 <MX_CRC_Init+0x24>)
 8005ffc:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8005ffe:	4805      	ldr	r0, [pc, #20]	@ (8006014 <MX_CRC_Init+0x20>)
 8006000:	f002 fe17 	bl	8008c32 <HAL_CRC_Init>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800600a:	f000 fbdb 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 800600e:	bf00      	nop
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	200038e8 	.word	0x200038e8
 8006018:	40023000 	.word	0x40023000

0800601c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800601c:	b580      	push	{r7, lr}
 800601e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8006020:	4b12      	ldr	r3, [pc, #72]	@ (800606c <MX_I2C1_Init+0x50>)
 8006022:	4a13      	ldr	r2, [pc, #76]	@ (8006070 <MX_I2C1_Init+0x54>)
 8006024:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8006026:	4b11      	ldr	r3, [pc, #68]	@ (800606c <MX_I2C1_Init+0x50>)
 8006028:	4a12      	ldr	r2, [pc, #72]	@ (8006074 <MX_I2C1_Init+0x58>)
 800602a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800602c:	4b0f      	ldr	r3, [pc, #60]	@ (800606c <MX_I2C1_Init+0x50>)
 800602e:	2200      	movs	r2, #0
 8006030:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 64;
 8006032:	4b0e      	ldr	r3, [pc, #56]	@ (800606c <MX_I2C1_Init+0x50>)
 8006034:	2240      	movs	r2, #64	@ 0x40
 8006036:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006038:	4b0c      	ldr	r3, [pc, #48]	@ (800606c <MX_I2C1_Init+0x50>)
 800603a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800603e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8006040:	4b0a      	ldr	r3, [pc, #40]	@ (800606c <MX_I2C1_Init+0x50>)
 8006042:	2200      	movs	r2, #0
 8006044:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8006046:	4b09      	ldr	r3, [pc, #36]	@ (800606c <MX_I2C1_Init+0x50>)
 8006048:	2200      	movs	r2, #0
 800604a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800604c:	4b07      	ldr	r3, [pc, #28]	@ (800606c <MX_I2C1_Init+0x50>)
 800604e:	2200      	movs	r2, #0
 8006050:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8006052:	4b06      	ldr	r3, [pc, #24]	@ (800606c <MX_I2C1_Init+0x50>)
 8006054:	2200      	movs	r2, #0
 8006056:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8006058:	4804      	ldr	r0, [pc, #16]	@ (800606c <MX_I2C1_Init+0x50>)
 800605a:	f003 fd39 	bl	8009ad0 <HAL_I2C_Init>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d001      	beq.n	8006068 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8006064:	f000 fbae 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8006068:	bf00      	nop
 800606a:	bd80      	pop	{r7, pc}
 800606c:	200038f0 	.word	0x200038f0
 8006070:	40005400 	.word	0x40005400
 8006074:	000186a0 	.word	0x000186a0

08006078 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800607c:	4b12      	ldr	r3, [pc, #72]	@ (80060c8 <MX_I2C2_Init+0x50>)
 800607e:	4a13      	ldr	r2, [pc, #76]	@ (80060cc <MX_I2C2_Init+0x54>)
 8006080:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8006082:	4b11      	ldr	r3, [pc, #68]	@ (80060c8 <MX_I2C2_Init+0x50>)
 8006084:	4a12      	ldr	r2, [pc, #72]	@ (80060d0 <MX_I2C2_Init+0x58>)
 8006086:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8006088:	4b0f      	ldr	r3, [pc, #60]	@ (80060c8 <MX_I2C2_Init+0x50>)
 800608a:	2200      	movs	r2, #0
 800608c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 80;
 800608e:	4b0e      	ldr	r3, [pc, #56]	@ (80060c8 <MX_I2C2_Init+0x50>)
 8006090:	2250      	movs	r2, #80	@ 0x50
 8006092:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8006094:	4b0c      	ldr	r3, [pc, #48]	@ (80060c8 <MX_I2C2_Init+0x50>)
 8006096:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800609a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800609c:	4b0a      	ldr	r3, [pc, #40]	@ (80060c8 <MX_I2C2_Init+0x50>)
 800609e:	2200      	movs	r2, #0
 80060a0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80060a2:	4b09      	ldr	r3, [pc, #36]	@ (80060c8 <MX_I2C2_Init+0x50>)
 80060a4:	2200      	movs	r2, #0
 80060a6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80060a8:	4b07      	ldr	r3, [pc, #28]	@ (80060c8 <MX_I2C2_Init+0x50>)
 80060aa:	2200      	movs	r2, #0
 80060ac:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80060ae:	4b06      	ldr	r3, [pc, #24]	@ (80060c8 <MX_I2C2_Init+0x50>)
 80060b0:	2200      	movs	r2, #0
 80060b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80060b4:	4804      	ldr	r0, [pc, #16]	@ (80060c8 <MX_I2C2_Init+0x50>)
 80060b6:	f003 fd0b 	bl	8009ad0 <HAL_I2C_Init>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d001      	beq.n	80060c4 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80060c0:	f000 fb80 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80060c4:	bf00      	nop
 80060c6:	bd80      	pop	{r7, pc}
 80060c8:	20003944 	.word	0x20003944
 80060cc:	40005800 	.word	0x40005800
 80060d0:	000186a0 	.word	0x000186a0

080060d4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80060d8:	4b17      	ldr	r3, [pc, #92]	@ (8006138 <MX_SPI1_Init+0x64>)
 80060da:	4a18      	ldr	r2, [pc, #96]	@ (800613c <MX_SPI1_Init+0x68>)
 80060dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80060de:	4b16      	ldr	r3, [pc, #88]	@ (8006138 <MX_SPI1_Init+0x64>)
 80060e0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80060e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80060e6:	4b14      	ldr	r3, [pc, #80]	@ (8006138 <MX_SPI1_Init+0x64>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80060ec:	4b12      	ldr	r3, [pc, #72]	@ (8006138 <MX_SPI1_Init+0x64>)
 80060ee:	2200      	movs	r2, #0
 80060f0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80060f2:	4b11      	ldr	r3, [pc, #68]	@ (8006138 <MX_SPI1_Init+0x64>)
 80060f4:	2200      	movs	r2, #0
 80060f6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80060f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006138 <MX_SPI1_Init+0x64>)
 80060fa:	2200      	movs	r2, #0
 80060fc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80060fe:	4b0e      	ldr	r3, [pc, #56]	@ (8006138 <MX_SPI1_Init+0x64>)
 8006100:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006104:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006106:	4b0c      	ldr	r3, [pc, #48]	@ (8006138 <MX_SPI1_Init+0x64>)
 8006108:	2200      	movs	r2, #0
 800610a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800610c:	4b0a      	ldr	r3, [pc, #40]	@ (8006138 <MX_SPI1_Init+0x64>)
 800610e:	2200      	movs	r2, #0
 8006110:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8006112:	4b09      	ldr	r3, [pc, #36]	@ (8006138 <MX_SPI1_Init+0x64>)
 8006114:	2200      	movs	r2, #0
 8006116:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006118:	4b07      	ldr	r3, [pc, #28]	@ (8006138 <MX_SPI1_Init+0x64>)
 800611a:	2200      	movs	r2, #0
 800611c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800611e:	4b06      	ldr	r3, [pc, #24]	@ (8006138 <MX_SPI1_Init+0x64>)
 8006120:	220a      	movs	r2, #10
 8006122:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8006124:	4804      	ldr	r0, [pc, #16]	@ (8006138 <MX_SPI1_Init+0x64>)
 8006126:	f007 fae7 	bl	800d6f8 <HAL_SPI_Init>
 800612a:	4603      	mov	r3, r0
 800612c:	2b00      	cmp	r3, #0
 800612e:	d001      	beq.n	8006134 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8006130:	f000 fb48 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8006134:	bf00      	nop
 8006136:	bd80      	pop	{r7, pc}
 8006138:	20003998 	.word	0x20003998
 800613c:	40013000 	.word	0x40013000

08006140 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8006144:	4b17      	ldr	r3, [pc, #92]	@ (80061a4 <MX_SPI2_Init+0x64>)
 8006146:	4a18      	ldr	r2, [pc, #96]	@ (80061a8 <MX_SPI2_Init+0x68>)
 8006148:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800614a:	4b16      	ldr	r3, [pc, #88]	@ (80061a4 <MX_SPI2_Init+0x64>)
 800614c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8006150:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8006152:	4b14      	ldr	r3, [pc, #80]	@ (80061a4 <MX_SPI2_Init+0x64>)
 8006154:	2200      	movs	r2, #0
 8006156:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8006158:	4b12      	ldr	r3, [pc, #72]	@ (80061a4 <MX_SPI2_Init+0x64>)
 800615a:	2200      	movs	r2, #0
 800615c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800615e:	4b11      	ldr	r3, [pc, #68]	@ (80061a4 <MX_SPI2_Init+0x64>)
 8006160:	2200      	movs	r2, #0
 8006162:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006164:	4b0f      	ldr	r3, [pc, #60]	@ (80061a4 <MX_SPI2_Init+0x64>)
 8006166:	2200      	movs	r2, #0
 8006168:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800616a:	4b0e      	ldr	r3, [pc, #56]	@ (80061a4 <MX_SPI2_Init+0x64>)
 800616c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006170:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006172:	4b0c      	ldr	r3, [pc, #48]	@ (80061a4 <MX_SPI2_Init+0x64>)
 8006174:	2200      	movs	r2, #0
 8006176:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8006178:	4b0a      	ldr	r3, [pc, #40]	@ (80061a4 <MX_SPI2_Init+0x64>)
 800617a:	2200      	movs	r2, #0
 800617c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800617e:	4b09      	ldr	r3, [pc, #36]	@ (80061a4 <MX_SPI2_Init+0x64>)
 8006180:	2200      	movs	r2, #0
 8006182:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006184:	4b07      	ldr	r3, [pc, #28]	@ (80061a4 <MX_SPI2_Init+0x64>)
 8006186:	2200      	movs	r2, #0
 8006188:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 800618a:	4b06      	ldr	r3, [pc, #24]	@ (80061a4 <MX_SPI2_Init+0x64>)
 800618c:	220a      	movs	r2, #10
 800618e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8006190:	4804      	ldr	r0, [pc, #16]	@ (80061a4 <MX_SPI2_Init+0x64>)
 8006192:	f007 fab1 	bl	800d6f8 <HAL_SPI_Init>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d001      	beq.n	80061a0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800619c:	f000 fb12 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80061a0:	bf00      	nop
 80061a2:	bd80      	pop	{r7, pc}
 80061a4:	200039f0 	.word	0x200039f0
 80061a8:	40003800 	.word	0x40003800

080061ac <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80061ac:	b580      	push	{r7, lr}
 80061ae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80061b0:	4b17      	ldr	r3, [pc, #92]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061b2:	4a18      	ldr	r2, [pc, #96]	@ (8006214 <MX_SPI3_Init+0x68>)
 80061b4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80061b6:	4b16      	ldr	r3, [pc, #88]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061b8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80061bc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80061be:	4b14      	ldr	r3, [pc, #80]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061c0:	2200      	movs	r2, #0
 80061c2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80061c4:	4b12      	ldr	r3, [pc, #72]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061c6:	2200      	movs	r2, #0
 80061c8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80061ca:	4b11      	ldr	r3, [pc, #68]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061cc:	2200      	movs	r2, #0
 80061ce:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80061d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061d2:	2200      	movs	r2, #0
 80061d4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80061d6:	4b0e      	ldr	r3, [pc, #56]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80061dc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80061de:	4b0c      	ldr	r3, [pc, #48]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061e0:	2200      	movs	r2, #0
 80061e2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80061e4:	4b0a      	ldr	r3, [pc, #40]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80061ea:	4b09      	ldr	r3, [pc, #36]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061ec:	2200      	movs	r2, #0
 80061ee:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80061f0:	4b07      	ldr	r3, [pc, #28]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061f2:	2200      	movs	r2, #0
 80061f4:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 80061f6:	4b06      	ldr	r3, [pc, #24]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061f8:	220a      	movs	r2, #10
 80061fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80061fc:	4804      	ldr	r0, [pc, #16]	@ (8006210 <MX_SPI3_Init+0x64>)
 80061fe:	f007 fa7b 	bl	800d6f8 <HAL_SPI_Init>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d001      	beq.n	800620c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8006208:	f000 fadc 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800620c:	bf00      	nop
 800620e:	bd80      	pop	{r7, pc}
 8006210:	20003a48 	.word	0x20003a48
 8006214:	40003c00 	.word	0x40003c00

08006218 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b096      	sub	sp, #88	@ 0x58
 800621c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800621e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8006222:	2200      	movs	r2, #0
 8006224:	601a      	str	r2, [r3, #0]
 8006226:	605a      	str	r2, [r3, #4]
 8006228:	609a      	str	r2, [r3, #8]
 800622a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800622c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8006230:	2200      	movs	r2, #0
 8006232:	601a      	str	r2, [r3, #0]
 8006234:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006236:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800623a:	2200      	movs	r2, #0
 800623c:	601a      	str	r2, [r3, #0]
 800623e:	605a      	str	r2, [r3, #4]
 8006240:	609a      	str	r2, [r3, #8]
 8006242:	60da      	str	r2, [r3, #12]
 8006244:	611a      	str	r2, [r3, #16]
 8006246:	615a      	str	r2, [r3, #20]
 8006248:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800624a:	1d3b      	adds	r3, r7, #4
 800624c:	2220      	movs	r2, #32
 800624e:	2100      	movs	r1, #0
 8006250:	4618      	mov	r0, r3
 8006252:	f013 f964 	bl	801951e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006256:	4b44      	ldr	r3, [pc, #272]	@ (8006368 <MX_TIM1_Init+0x150>)
 8006258:	4a44      	ldr	r2, [pc, #272]	@ (800636c <MX_TIM1_Init+0x154>)
 800625a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 168-1;
 800625c:	4b42      	ldr	r3, [pc, #264]	@ (8006368 <MX_TIM1_Init+0x150>)
 800625e:	22a7      	movs	r2, #167	@ 0xa7
 8006260:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006262:	4b41      	ldr	r3, [pc, #260]	@ (8006368 <MX_TIM1_Init+0x150>)
 8006264:	2200      	movs	r2, #0
 8006266:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 20000-1;
 8006268:	4b3f      	ldr	r3, [pc, #252]	@ (8006368 <MX_TIM1_Init+0x150>)
 800626a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800626e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006270:	4b3d      	ldr	r3, [pc, #244]	@ (8006368 <MX_TIM1_Init+0x150>)
 8006272:	2200      	movs	r2, #0
 8006274:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8006276:	4b3c      	ldr	r3, [pc, #240]	@ (8006368 <MX_TIM1_Init+0x150>)
 8006278:	2200      	movs	r2, #0
 800627a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800627c:	4b3a      	ldr	r3, [pc, #232]	@ (8006368 <MX_TIM1_Init+0x150>)
 800627e:	2200      	movs	r2, #0
 8006280:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006282:	4839      	ldr	r0, [pc, #228]	@ (8006368 <MX_TIM1_Init+0x150>)
 8006284:	f008 f80a 	bl	800e29c <HAL_TIM_Base_Init>
 8006288:	4603      	mov	r3, r0
 800628a:	2b00      	cmp	r3, #0
 800628c:	d001      	beq.n	8006292 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800628e:	f000 fa99 	bl	80067c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006292:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006296:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006298:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800629c:	4619      	mov	r1, r3
 800629e:	4832      	ldr	r0, [pc, #200]	@ (8006368 <MX_TIM1_Init+0x150>)
 80062a0:	f008 fbb6 	bl	800ea10 <HAL_TIM_ConfigClockSource>
 80062a4:	4603      	mov	r3, r0
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d001      	beq.n	80062ae <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80062aa:	f000 fa8b 	bl	80067c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80062ae:	482e      	ldr	r0, [pc, #184]	@ (8006368 <MX_TIM1_Init+0x150>)
 80062b0:	f008 f8da 	bl	800e468 <HAL_TIM_PWM_Init>
 80062b4:	4603      	mov	r3, r0
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d001      	beq.n	80062be <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80062ba:	f000 fa83 	bl	80067c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80062be:	2300      	movs	r3, #0
 80062c0:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80062c2:	2300      	movs	r3, #0
 80062c4:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80062c6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80062ca:	4619      	mov	r1, r3
 80062cc:	4826      	ldr	r0, [pc, #152]	@ (8006368 <MX_TIM1_Init+0x150>)
 80062ce:	f008 ffab 	bl	800f228 <HAL_TIMEx_MasterConfigSynchronization>
 80062d2:	4603      	mov	r3, r0
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d001      	beq.n	80062dc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80062d8:	f000 fa74 	bl	80067c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80062dc:	2360      	movs	r3, #96	@ 0x60
 80062de:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80062e0:	2300      	movs	r3, #0
 80062e2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80062e4:	2300      	movs	r3, #0
 80062e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80062e8:	2300      	movs	r3, #0
 80062ea:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80062ec:	2300      	movs	r3, #0
 80062ee:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80062f0:	2300      	movs	r3, #0
 80062f2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80062f4:	2300      	movs	r3, #0
 80062f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80062f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80062fc:	2200      	movs	r2, #0
 80062fe:	4619      	mov	r1, r3
 8006300:	4819      	ldr	r0, [pc, #100]	@ (8006368 <MX_TIM1_Init+0x150>)
 8006302:	f008 fac3 	bl	800e88c <HAL_TIM_PWM_ConfigChannel>
 8006306:	4603      	mov	r3, r0
 8006308:	2b00      	cmp	r3, #0
 800630a:	d001      	beq.n	8006310 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 800630c:	f000 fa5a 	bl	80067c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006310:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006314:	2208      	movs	r2, #8
 8006316:	4619      	mov	r1, r3
 8006318:	4813      	ldr	r0, [pc, #76]	@ (8006368 <MX_TIM1_Init+0x150>)
 800631a:	f008 fab7 	bl	800e88c <HAL_TIM_PWM_ConfigChannel>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d001      	beq.n	8006328 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8006324:	f000 fa4e 	bl	80067c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006328:	2300      	movs	r3, #0
 800632a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800632c:	2300      	movs	r3, #0
 800632e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006330:	2300      	movs	r3, #0
 8006332:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006334:	2300      	movs	r3, #0
 8006336:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006338:	2300      	movs	r3, #0
 800633a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800633c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006340:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006342:	2300      	movs	r3, #0
 8006344:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006346:	1d3b      	adds	r3, r7, #4
 8006348:	4619      	mov	r1, r3
 800634a:	4807      	ldr	r0, [pc, #28]	@ (8006368 <MX_TIM1_Init+0x150>)
 800634c:	f008 ffe8 	bl	800f320 <HAL_TIMEx_ConfigBreakDeadTime>
 8006350:	4603      	mov	r3, r0
 8006352:	2b00      	cmp	r3, #0
 8006354:	d001      	beq.n	800635a <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8006356:	f000 fa35 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800635a:	4803      	ldr	r0, [pc, #12]	@ (8006368 <MX_TIM1_Init+0x150>)
 800635c:	f000 fe90 	bl	8007080 <HAL_TIM_MspPostInit>

}
 8006360:	bf00      	nop
 8006362:	3758      	adds	r7, #88	@ 0x58
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}
 8006368:	20003aa0 	.word	0x20003aa0
 800636c:	40010000 	.word	0x40010000

08006370 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b08e      	sub	sp, #56	@ 0x38
 8006374:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006376:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800637a:	2200      	movs	r2, #0
 800637c:	601a      	str	r2, [r3, #0]
 800637e:	605a      	str	r2, [r3, #4]
 8006380:	609a      	str	r2, [r3, #8]
 8006382:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006384:	f107 0320 	add.w	r3, r7, #32
 8006388:	2200      	movs	r2, #0
 800638a:	601a      	str	r2, [r3, #0]
 800638c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800638e:	1d3b      	adds	r3, r7, #4
 8006390:	2200      	movs	r2, #0
 8006392:	601a      	str	r2, [r3, #0]
 8006394:	605a      	str	r2, [r3, #4]
 8006396:	609a      	str	r2, [r3, #8]
 8006398:	60da      	str	r2, [r3, #12]
 800639a:	611a      	str	r2, [r3, #16]
 800639c:	615a      	str	r2, [r3, #20]
 800639e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80063a0:	4b3d      	ldr	r3, [pc, #244]	@ (8006498 <MX_TIM2_Init+0x128>)
 80063a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80063a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1344-1;
 80063a8:	4b3b      	ldr	r3, [pc, #236]	@ (8006498 <MX_TIM2_Init+0x128>)
 80063aa:	f240 523f 	movw	r2, #1343	@ 0x53f
 80063ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80063b0:	4b39      	ldr	r3, [pc, #228]	@ (8006498 <MX_TIM2_Init+0x128>)
 80063b2:	2200      	movs	r2, #0
 80063b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 255;
 80063b6:	4b38      	ldr	r3, [pc, #224]	@ (8006498 <MX_TIM2_Init+0x128>)
 80063b8:	22ff      	movs	r2, #255	@ 0xff
 80063ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80063bc:	4b36      	ldr	r3, [pc, #216]	@ (8006498 <MX_TIM2_Init+0x128>)
 80063be:	2200      	movs	r2, #0
 80063c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80063c2:	4b35      	ldr	r3, [pc, #212]	@ (8006498 <MX_TIM2_Init+0x128>)
 80063c4:	2280      	movs	r2, #128	@ 0x80
 80063c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80063c8:	4833      	ldr	r0, [pc, #204]	@ (8006498 <MX_TIM2_Init+0x128>)
 80063ca:	f007 ff67 	bl	800e29c <HAL_TIM_Base_Init>
 80063ce:	4603      	mov	r3, r0
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d001      	beq.n	80063d8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80063d4:	f000 f9f6 	bl	80067c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80063d8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80063dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80063de:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80063e2:	4619      	mov	r1, r3
 80063e4:	482c      	ldr	r0, [pc, #176]	@ (8006498 <MX_TIM2_Init+0x128>)
 80063e6:	f008 fb13 	bl	800ea10 <HAL_TIM_ConfigClockSource>
 80063ea:	4603      	mov	r3, r0
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d001      	beq.n	80063f4 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 80063f0:	f000 f9e8 	bl	80067c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80063f4:	4828      	ldr	r0, [pc, #160]	@ (8006498 <MX_TIM2_Init+0x128>)
 80063f6:	f008 f837 	bl	800e468 <HAL_TIM_PWM_Init>
 80063fa:	4603      	mov	r3, r0
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d001      	beq.n	8006404 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8006400:	f000 f9e0 	bl	80067c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006404:	2300      	movs	r3, #0
 8006406:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006408:	2300      	movs	r3, #0
 800640a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800640c:	f107 0320 	add.w	r3, r7, #32
 8006410:	4619      	mov	r1, r3
 8006412:	4821      	ldr	r0, [pc, #132]	@ (8006498 <MX_TIM2_Init+0x128>)
 8006414:	f008 ff08 	bl	800f228 <HAL_TIMEx_MasterConfigSynchronization>
 8006418:	4603      	mov	r3, r0
 800641a:	2b00      	cmp	r3, #0
 800641c:	d001      	beq.n	8006422 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800641e:	f000 f9d1 	bl	80067c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006422:	2360      	movs	r3, #96	@ 0x60
 8006424:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8006426:	2300      	movs	r3, #0
 8006428:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800642a:	2300      	movs	r3, #0
 800642c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800642e:	2300      	movs	r3, #0
 8006430:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006432:	1d3b      	adds	r3, r7, #4
 8006434:	2200      	movs	r2, #0
 8006436:	4619      	mov	r1, r3
 8006438:	4817      	ldr	r0, [pc, #92]	@ (8006498 <MX_TIM2_Init+0x128>)
 800643a:	f008 fa27 	bl	800e88c <HAL_TIM_PWM_ConfigChannel>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d001      	beq.n	8006448 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8006444:	f000 f9be 	bl	80067c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006448:	1d3b      	adds	r3, r7, #4
 800644a:	2204      	movs	r2, #4
 800644c:	4619      	mov	r1, r3
 800644e:	4812      	ldr	r0, [pc, #72]	@ (8006498 <MX_TIM2_Init+0x128>)
 8006450:	f008 fa1c 	bl	800e88c <HAL_TIM_PWM_ConfigChannel>
 8006454:	4603      	mov	r3, r0
 8006456:	2b00      	cmp	r3, #0
 8006458:	d001      	beq.n	800645e <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 800645a:	f000 f9b3 	bl	80067c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800645e:	1d3b      	adds	r3, r7, #4
 8006460:	2208      	movs	r2, #8
 8006462:	4619      	mov	r1, r3
 8006464:	480c      	ldr	r0, [pc, #48]	@ (8006498 <MX_TIM2_Init+0x128>)
 8006466:	f008 fa11 	bl	800e88c <HAL_TIM_PWM_ConfigChannel>
 800646a:	4603      	mov	r3, r0
 800646c:	2b00      	cmp	r3, #0
 800646e:	d001      	beq.n	8006474 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8006470:	f000 f9a8 	bl	80067c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006474:	1d3b      	adds	r3, r7, #4
 8006476:	220c      	movs	r2, #12
 8006478:	4619      	mov	r1, r3
 800647a:	4807      	ldr	r0, [pc, #28]	@ (8006498 <MX_TIM2_Init+0x128>)
 800647c:	f008 fa06 	bl	800e88c <HAL_TIM_PWM_ConfigChannel>
 8006480:	4603      	mov	r3, r0
 8006482:	2b00      	cmp	r3, #0
 8006484:	d001      	beq.n	800648a <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8006486:	f000 f99d 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800648a:	4803      	ldr	r0, [pc, #12]	@ (8006498 <MX_TIM2_Init+0x128>)
 800648c:	f000 fdf8 	bl	8007080 <HAL_TIM_MspPostInit>

}
 8006490:	bf00      	nop
 8006492:	3738      	adds	r7, #56	@ 0x38
 8006494:	46bd      	mov	sp, r7
 8006496:	bd80      	pop	{r7, pc}
 8006498:	20003ae8 	.word	0x20003ae8

0800649c <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b082      	sub	sp, #8
 80064a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80064a2:	463b      	mov	r3, r7
 80064a4:	2200      	movs	r2, #0
 80064a6:	601a      	str	r2, [r3, #0]
 80064a8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80064aa:	4b15      	ldr	r3, [pc, #84]	@ (8006500 <MX_TIM6_Init+0x64>)
 80064ac:	4a15      	ldr	r2, [pc, #84]	@ (8006504 <MX_TIM6_Init+0x68>)
 80064ae:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 84-1;
 80064b0:	4b13      	ldr	r3, [pc, #76]	@ (8006500 <MX_TIM6_Init+0x64>)
 80064b2:	2253      	movs	r2, #83	@ 0x53
 80064b4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80064b6:	4b12      	ldr	r3, [pc, #72]	@ (8006500 <MX_TIM6_Init+0x64>)
 80064b8:	2200      	movs	r2, #0
 80064ba:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 80064bc:	4b10      	ldr	r3, [pc, #64]	@ (8006500 <MX_TIM6_Init+0x64>)
 80064be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80064c2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80064c4:	4b0e      	ldr	r3, [pc, #56]	@ (8006500 <MX_TIM6_Init+0x64>)
 80064c6:	2200      	movs	r2, #0
 80064c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80064ca:	480d      	ldr	r0, [pc, #52]	@ (8006500 <MX_TIM6_Init+0x64>)
 80064cc:	f007 fee6 	bl	800e29c <HAL_TIM_Base_Init>
 80064d0:	4603      	mov	r3, r0
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d001      	beq.n	80064da <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80064d6:	f000 f975 	bl	80067c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80064da:	2300      	movs	r3, #0
 80064dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80064de:	2300      	movs	r3, #0
 80064e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80064e2:	463b      	mov	r3, r7
 80064e4:	4619      	mov	r1, r3
 80064e6:	4806      	ldr	r0, [pc, #24]	@ (8006500 <MX_TIM6_Init+0x64>)
 80064e8:	f008 fe9e 	bl	800f228 <HAL_TIMEx_MasterConfigSynchronization>
 80064ec:	4603      	mov	r3, r0
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d001      	beq.n	80064f6 <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80064f2:	f000 f967 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80064f6:	bf00      	nop
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
 80064fe:	bf00      	nop
 8006500:	20003b30 	.word	0x20003b30
 8006504:	40001000 	.word	0x40001000

08006508 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800650e:	463b      	mov	r3, r7
 8006510:	2200      	movs	r2, #0
 8006512:	601a      	str	r2, [r3, #0]
 8006514:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8006516:	4b15      	ldr	r3, [pc, #84]	@ (800656c <MX_TIM7_Init+0x64>)
 8006518:	4a15      	ldr	r2, [pc, #84]	@ (8006570 <MX_TIM7_Init+0x68>)
 800651a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 800651c:	4b13      	ldr	r3, [pc, #76]	@ (800656c <MX_TIM7_Init+0x64>)
 800651e:	2253      	movs	r2, #83	@ 0x53
 8006520:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006522:	4b12      	ldr	r3, [pc, #72]	@ (800656c <MX_TIM7_Init+0x64>)
 8006524:	2200      	movs	r2, #0
 8006526:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000-1;
 8006528:	4b10      	ldr	r3, [pc, #64]	@ (800656c <MX_TIM7_Init+0x64>)
 800652a:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 800652e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006530:	4b0e      	ldr	r3, [pc, #56]	@ (800656c <MX_TIM7_Init+0x64>)
 8006532:	2200      	movs	r2, #0
 8006534:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8006536:	480d      	ldr	r0, [pc, #52]	@ (800656c <MX_TIM7_Init+0x64>)
 8006538:	f007 feb0 	bl	800e29c <HAL_TIM_Base_Init>
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 8006542:	f000 f93f 	bl	80067c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006546:	2300      	movs	r3, #0
 8006548:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800654a:	2300      	movs	r3, #0
 800654c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 800654e:	463b      	mov	r3, r7
 8006550:	4619      	mov	r1, r3
 8006552:	4806      	ldr	r0, [pc, #24]	@ (800656c <MX_TIM7_Init+0x64>)
 8006554:	f008 fe68 	bl	800f228 <HAL_TIMEx_MasterConfigSynchronization>
 8006558:	4603      	mov	r3, r0
 800655a:	2b00      	cmp	r3, #0
 800655c:	d001      	beq.n	8006562 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 800655e:	f000 f931 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8006562:	bf00      	nop
 8006564:	3708      	adds	r7, #8
 8006566:	46bd      	mov	sp, r7
 8006568:	bd80      	pop	{r7, pc}
 800656a:	bf00      	nop
 800656c:	20003b78 	.word	0x20003b78
 8006570:	40001400 	.word	0x40001400

08006574 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8006578:	4b11      	ldr	r3, [pc, #68]	@ (80065c0 <MX_USART1_UART_Init+0x4c>)
 800657a:	4a12      	ldr	r2, [pc, #72]	@ (80065c4 <MX_USART1_UART_Init+0x50>)
 800657c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800657e:	4b10      	ldr	r3, [pc, #64]	@ (80065c0 <MX_USART1_UART_Init+0x4c>)
 8006580:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8006584:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8006586:	4b0e      	ldr	r3, [pc, #56]	@ (80065c0 <MX_USART1_UART_Init+0x4c>)
 8006588:	2200      	movs	r2, #0
 800658a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800658c:	4b0c      	ldr	r3, [pc, #48]	@ (80065c0 <MX_USART1_UART_Init+0x4c>)
 800658e:	2200      	movs	r2, #0
 8006590:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8006592:	4b0b      	ldr	r3, [pc, #44]	@ (80065c0 <MX_USART1_UART_Init+0x4c>)
 8006594:	2200      	movs	r2, #0
 8006596:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8006598:	4b09      	ldr	r3, [pc, #36]	@ (80065c0 <MX_USART1_UART_Init+0x4c>)
 800659a:	220c      	movs	r2, #12
 800659c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800659e:	4b08      	ldr	r3, [pc, #32]	@ (80065c0 <MX_USART1_UART_Init+0x4c>)
 80065a0:	2200      	movs	r2, #0
 80065a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80065a4:	4b06      	ldr	r3, [pc, #24]	@ (80065c0 <MX_USART1_UART_Init+0x4c>)
 80065a6:	2200      	movs	r2, #0
 80065a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80065aa:	4805      	ldr	r0, [pc, #20]	@ (80065c0 <MX_USART1_UART_Init+0x4c>)
 80065ac:	f008 ff1e 	bl	800f3ec <HAL_UART_Init>
 80065b0:	4603      	mov	r3, r0
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d001      	beq.n	80065ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80065b6:	f000 f905 	bl	80067c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80065ba:	bf00      	nop
 80065bc:	bd80      	pop	{r7, pc}
 80065be:	bf00      	nop
 80065c0:	20003bc0 	.word	0x20003bc0
 80065c4:	40011000 	.word	0x40011000

080065c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80065ce:	2300      	movs	r3, #0
 80065d0:	607b      	str	r3, [r7, #4]
 80065d2:	4b10      	ldr	r3, [pc, #64]	@ (8006614 <MX_DMA_Init+0x4c>)
 80065d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065d6:	4a0f      	ldr	r2, [pc, #60]	@ (8006614 <MX_DMA_Init+0x4c>)
 80065d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80065dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80065de:	4b0d      	ldr	r3, [pc, #52]	@ (8006614 <MX_DMA_Init+0x4c>)
 80065e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80065e6:	607b      	str	r3, [r7, #4]
 80065e8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80065ea:	2200      	movs	r2, #0
 80065ec:	2100      	movs	r1, #0
 80065ee:	2038      	movs	r0, #56	@ 0x38
 80065f0:	f002 fadb 	bl	8008baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80065f4:	2038      	movs	r0, #56	@ 0x38
 80065f6:	f002 faf4 	bl	8008be2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80065fa:	2200      	movs	r2, #0
 80065fc:	2100      	movs	r1, #0
 80065fe:	203a      	movs	r0, #58	@ 0x3a
 8006600:	f002 fad3 	bl	8008baa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8006604:	203a      	movs	r0, #58	@ 0x3a
 8006606:	f002 faec 	bl	8008be2 <HAL_NVIC_EnableIRQ>

}
 800660a:	bf00      	nop
 800660c:	3708      	adds	r7, #8
 800660e:	46bd      	mov	sp, r7
 8006610:	bd80      	pop	{r7, pc}
 8006612:	bf00      	nop
 8006614:	40023800 	.word	0x40023800

08006618 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006618:	b580      	push	{r7, lr}
 800661a:	b08a      	sub	sp, #40	@ 0x28
 800661c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800661e:	f107 0314 	add.w	r3, r7, #20
 8006622:	2200      	movs	r2, #0
 8006624:	601a      	str	r2, [r3, #0]
 8006626:	605a      	str	r2, [r3, #4]
 8006628:	609a      	str	r2, [r3, #8]
 800662a:	60da      	str	r2, [r3, #12]
 800662c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800662e:	2300      	movs	r3, #0
 8006630:	613b      	str	r3, [r7, #16]
 8006632:	4b5f      	ldr	r3, [pc, #380]	@ (80067b0 <MX_GPIO_Init+0x198>)
 8006634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006636:	4a5e      	ldr	r2, [pc, #376]	@ (80067b0 <MX_GPIO_Init+0x198>)
 8006638:	f043 0304 	orr.w	r3, r3, #4
 800663c:	6313      	str	r3, [r2, #48]	@ 0x30
 800663e:	4b5c      	ldr	r3, [pc, #368]	@ (80067b0 <MX_GPIO_Init+0x198>)
 8006640:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006642:	f003 0304 	and.w	r3, r3, #4
 8006646:	613b      	str	r3, [r7, #16]
 8006648:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800664a:	2300      	movs	r3, #0
 800664c:	60fb      	str	r3, [r7, #12]
 800664e:	4b58      	ldr	r3, [pc, #352]	@ (80067b0 <MX_GPIO_Init+0x198>)
 8006650:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006652:	4a57      	ldr	r2, [pc, #348]	@ (80067b0 <MX_GPIO_Init+0x198>)
 8006654:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006658:	6313      	str	r3, [r2, #48]	@ 0x30
 800665a:	4b55      	ldr	r3, [pc, #340]	@ (80067b0 <MX_GPIO_Init+0x198>)
 800665c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800665e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006662:	60fb      	str	r3, [r7, #12]
 8006664:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006666:	2300      	movs	r3, #0
 8006668:	60bb      	str	r3, [r7, #8]
 800666a:	4b51      	ldr	r3, [pc, #324]	@ (80067b0 <MX_GPIO_Init+0x198>)
 800666c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800666e:	4a50      	ldr	r2, [pc, #320]	@ (80067b0 <MX_GPIO_Init+0x198>)
 8006670:	f043 0301 	orr.w	r3, r3, #1
 8006674:	6313      	str	r3, [r2, #48]	@ 0x30
 8006676:	4b4e      	ldr	r3, [pc, #312]	@ (80067b0 <MX_GPIO_Init+0x198>)
 8006678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800667a:	f003 0301 	and.w	r3, r3, #1
 800667e:	60bb      	str	r3, [r7, #8]
 8006680:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006682:	2300      	movs	r3, #0
 8006684:	607b      	str	r3, [r7, #4]
 8006686:	4b4a      	ldr	r3, [pc, #296]	@ (80067b0 <MX_GPIO_Init+0x198>)
 8006688:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800668a:	4a49      	ldr	r2, [pc, #292]	@ (80067b0 <MX_GPIO_Init+0x198>)
 800668c:	f043 0302 	orr.w	r3, r3, #2
 8006690:	6313      	str	r3, [r2, #48]	@ 0x30
 8006692:	4b47      	ldr	r3, [pc, #284]	@ (80067b0 <MX_GPIO_Init+0x198>)
 8006694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006696:	f003 0302 	and.w	r3, r3, #2
 800669a:	607b      	str	r3, [r7, #4]
 800669c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800669e:	2300      	movs	r3, #0
 80066a0:	603b      	str	r3, [r7, #0]
 80066a2:	4b43      	ldr	r3, [pc, #268]	@ (80067b0 <MX_GPIO_Init+0x198>)
 80066a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066a6:	4a42      	ldr	r2, [pc, #264]	@ (80067b0 <MX_GPIO_Init+0x198>)
 80066a8:	f043 0308 	orr.w	r3, r3, #8
 80066ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80066ae:	4b40      	ldr	r3, [pc, #256]	@ (80067b0 <MX_GPIO_Init+0x198>)
 80066b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066b2:	f003 0308 	and.w	r3, r3, #8
 80066b6:	603b      	str	r3, [r7, #0]
 80066b8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 80066ba:	2200      	movs	r2, #0
 80066bc:	f243 4125 	movw	r1, #13349	@ 0x3425
 80066c0:	483c      	ldr	r0, [pc, #240]	@ (80067b4 <MX_GPIO_Init+0x19c>)
 80066c2:	f003 f9d1 	bl	8009a68 <HAL_GPIO_WritePin>
                          |ERROR_LED_Pin|RADIO_RESET_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CSB_GPIO_Port, SPI1_CSB_Pin, GPIO_PIN_RESET);
 80066c6:	2200      	movs	r2, #0
 80066c8:	2110      	movs	r1, #16
 80066ca:	483b      	ldr	r0, [pc, #236]	@ (80067b8 <MX_GPIO_Init+0x1a0>)
 80066cc:	f003 f9cc 	bl	8009a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PYRO_4_Pin|SPI2_CSB_Pin, GPIO_PIN_RESET);
 80066d0:	2200      	movs	r2, #0
 80066d2:	f241 0102 	movw	r1, #4098	@ 0x1002
 80066d6:	4839      	ldr	r0, [pc, #228]	@ (80067bc <MX_GPIO_Init+0x1a4>)
 80066d8:	f003 f9c6 	bl	8009a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CSB_GPIO_Port, SPI3_CSB_Pin, GPIO_PIN_RESET);
 80066dc:	2200      	movs	r2, #0
 80066de:	2104      	movs	r1, #4
 80066e0:	4837      	ldr	r0, [pc, #220]	@ (80067c0 <MX_GPIO_Init+0x1a8>)
 80066e2:	f003 f9c1 	bl	8009a68 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : GENERAL_LED_Pin PYRO_1_Pin PYRO_2_Pin PYRO_3_Pin
                           ERROR_LED_Pin RADIO_RESET_Pin */
  GPIO_InitStruct.Pin = GENERAL_LED_Pin|PYRO_1_Pin|PYRO_2_Pin|PYRO_3_Pin
 80066e6:	f243 4325 	movw	r3, #13349	@ 0x3425
 80066ea:	617b      	str	r3, [r7, #20]
                          |ERROR_LED_Pin|RADIO_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80066ec:	2301      	movs	r3, #1
 80066ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066f0:	2300      	movs	r3, #0
 80066f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80066f4:	2300      	movs	r3, #0
 80066f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80066f8:	f107 0314 	add.w	r3, r7, #20
 80066fc:	4619      	mov	r1, r3
 80066fe:	482d      	ldr	r0, [pc, #180]	@ (80067b4 <MX_GPIO_Init+0x19c>)
 8006700:	f002 ff02 	bl	8009508 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_1_SENSE_Pin PYRO_2_SENSE_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = PYRO_1_SENSE_Pin|PYRO_2_SENSE_Pin|SD_DETECT_Pin;
 8006704:	231a      	movs	r3, #26
 8006706:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006708:	2300      	movs	r3, #0
 800670a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800670c:	2300      	movs	r3, #0
 800670e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006710:	f107 0314 	add.w	r3, r7, #20
 8006714:	4619      	mov	r1, r3
 8006716:	4827      	ldr	r0, [pc, #156]	@ (80067b4 <MX_GPIO_Init+0x19c>)
 8006718:	f002 fef6 	bl	8009508 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CSB_Pin */
  GPIO_InitStruct.Pin = SPI1_CSB_Pin;
 800671c:	2310      	movs	r3, #16
 800671e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8006720:	2311      	movs	r3, #17
 8006722:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006724:	2300      	movs	r3, #0
 8006726:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006728:	2300      	movs	r3, #0
 800672a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CSB_GPIO_Port, &GPIO_InitStruct);
 800672c:	f107 0314 	add.w	r3, r7, #20
 8006730:	4619      	mov	r1, r3
 8006732:	4821      	ldr	r0, [pc, #132]	@ (80067b8 <MX_GPIO_Init+0x1a0>)
 8006734:	f002 fee8 	bl	8009508 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_3_SENSE_Pin PYRO_4_SENSE_Pin */
  GPIO_InitStruct.Pin = PYRO_3_SENSE_Pin|PYRO_4_SENSE_Pin;
 8006738:	2305      	movs	r3, #5
 800673a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800673c:	2300      	movs	r3, #0
 800673e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006740:	2300      	movs	r3, #0
 8006742:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006744:	f107 0314 	add.w	r3, r7, #20
 8006748:	4619      	mov	r1, r3
 800674a:	481c      	ldr	r0, [pc, #112]	@ (80067bc <MX_GPIO_Init+0x1a4>)
 800674c:	f002 fedc 	bl	8009508 <HAL_GPIO_Init>

  /*Configure GPIO pins : PYRO_4_Pin SPI2_CSB_Pin */
  GPIO_InitStruct.Pin = PYRO_4_Pin|SPI2_CSB_Pin;
 8006750:	f241 0302 	movw	r3, #4098	@ 0x1002
 8006754:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006756:	2301      	movs	r3, #1
 8006758:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800675a:	2300      	movs	r3, #0
 800675c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800675e:	2300      	movs	r3, #0
 8006760:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006762:	f107 0314 	add.w	r3, r7, #20
 8006766:	4619      	mov	r1, r3
 8006768:	4814      	ldr	r0, [pc, #80]	@ (80067bc <MX_GPIO_Init+0x1a4>)
 800676a:	f002 fecd 	bl	8009508 <HAL_GPIO_Init>

  /*Configure GPIO pin : RADIO_INT_Pin */
  GPIO_InitStruct.Pin = RADIO_INT_Pin;
 800676e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8006772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006774:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8006778:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800677a:	2300      	movs	r3, #0
 800677c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RADIO_INT_GPIO_Port, &GPIO_InitStruct);
 800677e:	f107 0314 	add.w	r3, r7, #20
 8006782:	4619      	mov	r1, r3
 8006784:	480b      	ldr	r0, [pc, #44]	@ (80067b4 <MX_GPIO_Init+0x19c>)
 8006786:	f002 febf 	bl	8009508 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CSB_Pin */
  GPIO_InitStruct.Pin = SPI3_CSB_Pin;
 800678a:	2304      	movs	r3, #4
 800678c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800678e:	2301      	movs	r3, #1
 8006790:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006792:	2300      	movs	r3, #0
 8006794:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006796:	2300      	movs	r3, #0
 8006798:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CSB_GPIO_Port, &GPIO_InitStruct);
 800679a:	f107 0314 	add.w	r3, r7, #20
 800679e:	4619      	mov	r1, r3
 80067a0:	4807      	ldr	r0, [pc, #28]	@ (80067c0 <MX_GPIO_Init+0x1a8>)
 80067a2:	f002 feb1 	bl	8009508 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80067a6:	bf00      	nop
 80067a8:	3728      	adds	r7, #40	@ 0x28
 80067aa:	46bd      	mov	sp, r7
 80067ac:	bd80      	pop	{r7, pc}
 80067ae:	bf00      	nop
 80067b0:	40023800 	.word	0x40023800
 80067b4:	40020800 	.word	0x40020800
 80067b8:	40020000 	.word	0x40020000
 80067bc:	40020400 	.word	0x40020400
 80067c0:	40020c00 	.word	0x40020c00

080067c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80067c4:	b480      	push	{r7}
 80067c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80067c8:	b672      	cpsid	i
}
 80067ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80067cc:	bf00      	nop
 80067ce:	e7fd      	b.n	80067cc <Error_Handler+0x8>

080067d0 <initialize_orientation>:
float current_time;
float dt;

float orientation_freq;

void initialize_orientation() {
 80067d0:	b480      	push	{r7}
 80067d2:	af00      	add	r7, sp, #0
	q0 = 0.0f;
 80067d4:	4b0b      	ldr	r3, [pc, #44]	@ (8006804 <initialize_orientation+0x34>)
 80067d6:	f04f 0200 	mov.w	r2, #0
 80067da:	601a      	str	r2, [r3, #0]
	q1 = -0.5f * sqrt(2.0f);
 80067dc:	4b0a      	ldr	r3, [pc, #40]	@ (8006808 <initialize_orientation+0x38>)
 80067de:	4a0b      	ldr	r2, [pc, #44]	@ (800680c <initialize_orientation+0x3c>)
 80067e0:	601a      	str	r2, [r3, #0]
	q2 = -q1;
 80067e2:	4b09      	ldr	r3, [pc, #36]	@ (8006808 <initialize_orientation+0x38>)
 80067e4:	edd3 7a00 	vldr	s15, [r3]
 80067e8:	eef1 7a67 	vneg.f32	s15, s15
 80067ec:	4b08      	ldr	r3, [pc, #32]	@ (8006810 <initialize_orientation+0x40>)
 80067ee:	edc3 7a00 	vstr	s15, [r3]
	q3 = 0.0f;
 80067f2:	4b08      	ldr	r3, [pc, #32]	@ (8006814 <initialize_orientation+0x44>)
 80067f4:	f04f 0200 	mov.w	r2, #0
 80067f8:	601a      	str	r2, [r3, #0]
}
 80067fa:	bf00      	nop
 80067fc:	46bd      	mov	sp, r7
 80067fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006802:	4770      	bx	lr
 8006804:	20000008 	.word	0x20000008
 8006808:	200004a8 	.word	0x200004a8
 800680c:	bf3504f3 	.word	0xbf3504f3
 8006810:	200004ac 	.word	0x200004ac
 8006814:	200004b0 	.word	0x200004b0

08006818 <calculate_orientation>:

void calculate_orientation(float* quaternion, float* roll, float* pitch, float* yaw) {
 8006818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800681a:	b087      	sub	sp, #28
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
 8006824:	603b      	str	r3, [r7, #0]
	last_time = current_time;
 8006826:	4bac      	ldr	r3, [pc, #688]	@ (8006ad8 <calculate_orientation+0x2c0>)
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4aac      	ldr	r2, [pc, #688]	@ (8006adc <calculate_orientation+0x2c4>)
 800682c:	6013      	str	r3, [r2, #0]
	current_time = HAL_GetTick();
 800682e:	f001 fc85 	bl	800813c <HAL_GetTick>
 8006832:	ee07 0a90 	vmov	s15, r0
 8006836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800683a:	4ba7      	ldr	r3, [pc, #668]	@ (8006ad8 <calculate_orientation+0x2c0>)
 800683c:	edc3 7a00 	vstr	s15, [r3]
	dt = current_time - last_time;
 8006840:	4ba5      	ldr	r3, [pc, #660]	@ (8006ad8 <calculate_orientation+0x2c0>)
 8006842:	ed93 7a00 	vldr	s14, [r3]
 8006846:	4ba5      	ldr	r3, [pc, #660]	@ (8006adc <calculate_orientation+0x2c4>)
 8006848:	edd3 7a00 	vldr	s15, [r3]
 800684c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006850:	4ba3      	ldr	r3, [pc, #652]	@ (8006ae0 <calculate_orientation+0x2c8>)
 8006852:	edc3 7a00 	vstr	s15, [r3]
	orientation_freq = 1.0f / dt;
 8006856:	4ba2      	ldr	r3, [pc, #648]	@ (8006ae0 <calculate_orientation+0x2c8>)
 8006858:	ed93 7a00 	vldr	s14, [r3]
 800685c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006864:	4b9f      	ldr	r3, [pc, #636]	@ (8006ae4 <calculate_orientation+0x2cc>)
 8006866:	edc3 7a00 	vstr	s15, [r3]

	MadgwickAHRSupdate(data.gx, data.gy, data.gz, data.ax, data.ay, data.az, data.mx, data.my, data.mz);
 800686a:	4b9f      	ldr	r3, [pc, #636]	@ (8006ae8 <calculate_orientation+0x2d0>)
 800686c:	695a      	ldr	r2, [r3, #20]
 800686e:	4613      	mov	r3, r2
 8006870:	461a      	mov	r2, r3
 8006872:	4b9d      	ldr	r3, [pc, #628]	@ (8006ae8 <calculate_orientation+0x2d0>)
 8006874:	6999      	ldr	r1, [r3, #24]
 8006876:	460b      	mov	r3, r1
 8006878:	4619      	mov	r1, r3
 800687a:	4b9b      	ldr	r3, [pc, #620]	@ (8006ae8 <calculate_orientation+0x2d0>)
 800687c:	69d8      	ldr	r0, [r3, #28]
 800687e:	4603      	mov	r3, r0
 8006880:	4618      	mov	r0, r3
 8006882:	4b99      	ldr	r3, [pc, #612]	@ (8006ae8 <calculate_orientation+0x2d0>)
 8006884:	689c      	ldr	r4, [r3, #8]
 8006886:	4623      	mov	r3, r4
 8006888:	461c      	mov	r4, r3
 800688a:	4b97      	ldr	r3, [pc, #604]	@ (8006ae8 <calculate_orientation+0x2d0>)
 800688c:	68dd      	ldr	r5, [r3, #12]
 800688e:	462b      	mov	r3, r5
 8006890:	461d      	mov	r5, r3
 8006892:	4b95      	ldr	r3, [pc, #596]	@ (8006ae8 <calculate_orientation+0x2d0>)
 8006894:	691e      	ldr	r6, [r3, #16]
 8006896:	4633      	mov	r3, r6
 8006898:	461e      	mov	r6, r3
 800689a:	4b93      	ldr	r3, [pc, #588]	@ (8006ae8 <calculate_orientation+0x2d0>)
 800689c:	f8d3 c020 	ldr.w	ip, [r3, #32]
 80068a0:	4663      	mov	r3, ip
 80068a2:	469c      	mov	ip, r3
 80068a4:	4b90      	ldr	r3, [pc, #576]	@ (8006ae8 <calculate_orientation+0x2d0>)
 80068a6:	f8d3 e024 	ldr.w	lr, [r3, #36]	@ 0x24
 80068aa:	4673      	mov	r3, lr
 80068ac:	469e      	mov	lr, r3
 80068ae:	4b8e      	ldr	r3, [pc, #568]	@ (8006ae8 <calculate_orientation+0x2d0>)
 80068b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b2:	ee04 3a10 	vmov	s8, r3
 80068b6:	ee03 ea90 	vmov	s7, lr
 80068ba:	ee03 ca10 	vmov	s6, ip
 80068be:	ee02 6a90 	vmov	s5, r6
 80068c2:	ee02 5a10 	vmov	s4, r5
 80068c6:	ee01 4a90 	vmov	s3, r4
 80068ca:	ee01 0a10 	vmov	s2, r0
 80068ce:	ee00 1a90 	vmov	s1, r1
 80068d2:	ee00 2a10 	vmov	s0, r2
 80068d6:	f7fb fe05 	bl	80024e4 <MadgwickAHRSupdate>

	quaternion[0] = q0;
 80068da:	4b84      	ldr	r3, [pc, #528]	@ (8006aec <calculate_orientation+0x2d4>)
 80068dc:	681a      	ldr	r2, [r3, #0]
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	601a      	str	r2, [r3, #0]
	quaternion[1] = q1;
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	3304      	adds	r3, #4
 80068e6:	4a82      	ldr	r2, [pc, #520]	@ (8006af0 <calculate_orientation+0x2d8>)
 80068e8:	6812      	ldr	r2, [r2, #0]
 80068ea:	601a      	str	r2, [r3, #0]
	quaternion[2] = q2;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	3308      	adds	r3, #8
 80068f0:	4a80      	ldr	r2, [pc, #512]	@ (8006af4 <calculate_orientation+0x2dc>)
 80068f2:	6812      	ldr	r2, [r2, #0]
 80068f4:	601a      	str	r2, [r3, #0]
	quaternion[3] = q3;
 80068f6:	68fb      	ldr	r3, [r7, #12]
 80068f8:	330c      	adds	r3, #12
 80068fa:	4a7f      	ldr	r2, [pc, #508]	@ (8006af8 <calculate_orientation+0x2e0>)
 80068fc:	6812      	ldr	r2, [r2, #0]
 80068fe:	601a      	str	r2, [r3, #0]

	*roll = RAD_TO_DEG * -atan2f(2.0f * (q0*q3 + q1*q2), 1.0f - 2.0f * (q2*q2 + q3*q3));
 8006900:	4b7a      	ldr	r3, [pc, #488]	@ (8006aec <calculate_orientation+0x2d4>)
 8006902:	ed93 7a00 	vldr	s14, [r3]
 8006906:	4b7c      	ldr	r3, [pc, #496]	@ (8006af8 <calculate_orientation+0x2e0>)
 8006908:	edd3 7a00 	vldr	s15, [r3]
 800690c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006910:	4b77      	ldr	r3, [pc, #476]	@ (8006af0 <calculate_orientation+0x2d8>)
 8006912:	edd3 6a00 	vldr	s13, [r3]
 8006916:	4b77      	ldr	r3, [pc, #476]	@ (8006af4 <calculate_orientation+0x2dc>)
 8006918:	edd3 7a00 	vldr	s15, [r3]
 800691c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006924:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8006928:	4b72      	ldr	r3, [pc, #456]	@ (8006af4 <calculate_orientation+0x2dc>)
 800692a:	ed93 7a00 	vldr	s14, [r3]
 800692e:	4b71      	ldr	r3, [pc, #452]	@ (8006af4 <calculate_orientation+0x2dc>)
 8006930:	edd3 7a00 	vldr	s15, [r3]
 8006934:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006938:	4b6f      	ldr	r3, [pc, #444]	@ (8006af8 <calculate_orientation+0x2e0>)
 800693a:	edd3 6a00 	vldr	s13, [r3]
 800693e:	4b6e      	ldr	r3, [pc, #440]	@ (8006af8 <calculate_orientation+0x2e0>)
 8006940:	edd3 7a00 	vldr	s15, [r3]
 8006944:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006948:	ee77 7a27 	vadd.f32	s15, s14, s15
 800694c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006950:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006954:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006958:	eef0 0a67 	vmov.f32	s1, s15
 800695c:	eeb0 0a46 	vmov.f32	s0, s12
 8006960:	f015 fb50 	bl	801c004 <atan2f>
 8006964:	eef0 7a40 	vmov.f32	s15, s0
 8006968:	eef1 7a67 	vneg.f32	s15, s15
 800696c:	ee17 3a90 	vmov	r3, s15
 8006970:	4618      	mov	r0, r3
 8006972:	f7f9 fdf9 	bl	8000568 <__aeabi_f2d>
 8006976:	a356      	add	r3, pc, #344	@ (adr r3, 8006ad0 <calculate_orientation+0x2b8>)
 8006978:	e9d3 2300 	ldrd	r2, r3, [r3]
 800697c:	f7f9 fe4c 	bl	8000618 <__aeabi_dmul>
 8006980:	4602      	mov	r2, r0
 8006982:	460b      	mov	r3, r1
 8006984:	4610      	mov	r0, r2
 8006986:	4619      	mov	r1, r3
 8006988:	f7fa f93e 	bl	8000c08 <__aeabi_d2f>
 800698c:	4602      	mov	r2, r0
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	601a      	str	r2, [r3, #0]
	*yaw = RAD_TO_DEG * -asinf(2.0f * (q0*q2 - q3*q1));
 8006992:	4b56      	ldr	r3, [pc, #344]	@ (8006aec <calculate_orientation+0x2d4>)
 8006994:	ed93 7a00 	vldr	s14, [r3]
 8006998:	4b56      	ldr	r3, [pc, #344]	@ (8006af4 <calculate_orientation+0x2dc>)
 800699a:	edd3 7a00 	vldr	s15, [r3]
 800699e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069a2:	4b55      	ldr	r3, [pc, #340]	@ (8006af8 <calculate_orientation+0x2e0>)
 80069a4:	edd3 6a00 	vldr	s13, [r3]
 80069a8:	4b51      	ldr	r3, [pc, #324]	@ (8006af0 <calculate_orientation+0x2d8>)
 80069aa:	edd3 7a00 	vldr	s15, [r3]
 80069ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069b6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80069ba:	eeb0 0a67 	vmov.f32	s0, s15
 80069be:	f015 faf5 	bl	801bfac <asinf>
 80069c2:	eef0 7a40 	vmov.f32	s15, s0
 80069c6:	eef1 7a67 	vneg.f32	s15, s15
 80069ca:	ee17 3a90 	vmov	r3, s15
 80069ce:	4618      	mov	r0, r3
 80069d0:	f7f9 fdca 	bl	8000568 <__aeabi_f2d>
 80069d4:	a33e      	add	r3, pc, #248	@ (adr r3, 8006ad0 <calculate_orientation+0x2b8>)
 80069d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069da:	f7f9 fe1d 	bl	8000618 <__aeabi_dmul>
 80069de:	4602      	mov	r2, r0
 80069e0:	460b      	mov	r3, r1
 80069e2:	4610      	mov	r0, r2
 80069e4:	4619      	mov	r1, r3
 80069e6:	f7fa f90f 	bl	8000c08 <__aeabi_d2f>
 80069ea:	4602      	mov	r2, r0
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	601a      	str	r2, [r3, #0]

	float c_pitch = RAD_TO_DEG * atan2f(2.0f * (q0*q1 + q2*q3), 1.0f - 2.0f * (q1*q1 + q2*q2));
 80069f0:	4b3e      	ldr	r3, [pc, #248]	@ (8006aec <calculate_orientation+0x2d4>)
 80069f2:	ed93 7a00 	vldr	s14, [r3]
 80069f6:	4b3e      	ldr	r3, [pc, #248]	@ (8006af0 <calculate_orientation+0x2d8>)
 80069f8:	edd3 7a00 	vldr	s15, [r3]
 80069fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a00:	4b3c      	ldr	r3, [pc, #240]	@ (8006af4 <calculate_orientation+0x2dc>)
 8006a02:	edd3 6a00 	vldr	s13, [r3]
 8006a06:	4b3c      	ldr	r3, [pc, #240]	@ (8006af8 <calculate_orientation+0x2e0>)
 8006a08:	edd3 7a00 	vldr	s15, [r3]
 8006a0c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a10:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a14:	ee37 6aa7 	vadd.f32	s12, s15, s15
 8006a18:	4b35      	ldr	r3, [pc, #212]	@ (8006af0 <calculate_orientation+0x2d8>)
 8006a1a:	ed93 7a00 	vldr	s14, [r3]
 8006a1e:	4b34      	ldr	r3, [pc, #208]	@ (8006af0 <calculate_orientation+0x2d8>)
 8006a20:	edd3 7a00 	vldr	s15, [r3]
 8006a24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a28:	4b32      	ldr	r3, [pc, #200]	@ (8006af4 <calculate_orientation+0x2dc>)
 8006a2a:	edd3 6a00 	vldr	s13, [r3]
 8006a2e:	4b31      	ldr	r3, [pc, #196]	@ (8006af4 <calculate_orientation+0x2dc>)
 8006a30:	edd3 7a00 	vldr	s15, [r3]
 8006a34:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a38:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006a3c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006a40:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a48:	eef0 0a67 	vmov.f32	s1, s15
 8006a4c:	eeb0 0a46 	vmov.f32	s0, s12
 8006a50:	f015 fad8 	bl	801c004 <atan2f>
 8006a54:	ee10 3a10 	vmov	r3, s0
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f7f9 fd85 	bl	8000568 <__aeabi_f2d>
 8006a5e:	a31c      	add	r3, pc, #112	@ (adr r3, 8006ad0 <calculate_orientation+0x2b8>)
 8006a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a64:	f7f9 fdd8 	bl	8000618 <__aeabi_dmul>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	4610      	mov	r0, r2
 8006a6e:	4619      	mov	r1, r3
 8006a70:	f7fa f8ca 	bl	8000c08 <__aeabi_d2f>
 8006a74:	4603      	mov	r3, r0
 8006a76:	617b      	str	r3, [r7, #20]

	if (c_pitch > 0.0f) {
 8006a78:	edd7 7a05 	vldr	s15, [r7, #20]
 8006a7c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a84:	dd09      	ble.n	8006a9a <calculate_orientation+0x282>
		*pitch = 180.0f - c_pitch;
 8006a86:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8006afc <calculate_orientation+0x2e4>
 8006a8a:	edd7 7a05 	vldr	s15, [r7, #20]
 8006a8e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	edc3 7a00 	vstr	s15, [r3]
	} else if (c_pitch < 0.0f) {
		*pitch = -180.0f - c_pitch;
	} else {
		*pitch = 0.0f;
	}
}
 8006a98:	e014      	b.n	8006ac4 <calculate_orientation+0x2ac>
	} else if (c_pitch < 0.0f) {
 8006a9a:	edd7 7a05 	vldr	s15, [r7, #20]
 8006a9e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006aa2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006aa6:	d509      	bpl.n	8006abc <calculate_orientation+0x2a4>
		*pitch = -180.0f - c_pitch;
 8006aa8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8006b00 <calculate_orientation+0x2e8>
 8006aac:	edd7 7a05 	vldr	s15, [r7, #20]
 8006ab0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	edc3 7a00 	vstr	s15, [r3]
}
 8006aba:	e003      	b.n	8006ac4 <calculate_orientation+0x2ac>
		*pitch = 0.0f;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	f04f 0200 	mov.w	r2, #0
 8006ac2:	601a      	str	r2, [r3, #0]
}
 8006ac4:	bf00      	nop
 8006ac6:	371c      	adds	r7, #28
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006acc:	f3af 8000 	nop.w
 8006ad0:	1a63c1f8 	.word	0x1a63c1f8
 8006ad4:	404ca5dc 	.word	0x404ca5dc
 8006ad8:	20003d48 	.word	0x20003d48
 8006adc:	20003d44 	.word	0x20003d44
 8006ae0:	20003d4c 	.word	0x20003d4c
 8006ae4:	20003d50 	.word	0x20003d50
 8006ae8:	20003cc8 	.word	0x20003cc8
 8006aec:	20000008 	.word	0x20000008
 8006af0:	200004a8 	.word	0x200004a8
 8006af4:	200004ac 	.word	0x200004ac
 8006af8:	200004b0 	.word	0x200004b0
 8006afc:	43340000 	.word	0x43340000
 8006b00:	c3340000 	.word	0xc3340000

08006b04 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	607b      	str	r3, [r7, #4]
 8006b0e:	4b10      	ldr	r3, [pc, #64]	@ (8006b50 <HAL_MspInit+0x4c>)
 8006b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b12:	4a0f      	ldr	r2, [pc, #60]	@ (8006b50 <HAL_MspInit+0x4c>)
 8006b14:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006b18:	6453      	str	r3, [r2, #68]	@ 0x44
 8006b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8006b50 <HAL_MspInit+0x4c>)
 8006b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b1e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b22:	607b      	str	r3, [r7, #4]
 8006b24:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b26:	2300      	movs	r3, #0
 8006b28:	603b      	str	r3, [r7, #0]
 8006b2a:	4b09      	ldr	r3, [pc, #36]	@ (8006b50 <HAL_MspInit+0x4c>)
 8006b2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b2e:	4a08      	ldr	r2, [pc, #32]	@ (8006b50 <HAL_MspInit+0x4c>)
 8006b30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006b34:	6413      	str	r3, [r2, #64]	@ 0x40
 8006b36:	4b06      	ldr	r3, [pc, #24]	@ (8006b50 <HAL_MspInit+0x4c>)
 8006b38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b3e:	603b      	str	r3, [r7, #0]
 8006b40:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b42:	bf00      	nop
 8006b44:	370c      	adds	r7, #12
 8006b46:	46bd      	mov	sp, r7
 8006b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4c:	4770      	bx	lr
 8006b4e:	bf00      	nop
 8006b50:	40023800 	.word	0x40023800

08006b54 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b08a      	sub	sp, #40	@ 0x28
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006b5c:	f107 0314 	add.w	r3, r7, #20
 8006b60:	2200      	movs	r2, #0
 8006b62:	601a      	str	r2, [r3, #0]
 8006b64:	605a      	str	r2, [r3, #4]
 8006b66:	609a      	str	r2, [r3, #8]
 8006b68:	60da      	str	r2, [r3, #12]
 8006b6a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a2f      	ldr	r2, [pc, #188]	@ (8006c30 <HAL_ADC_MspInit+0xdc>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d157      	bne.n	8006c26 <HAL_ADC_MspInit+0xd2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8006b76:	2300      	movs	r3, #0
 8006b78:	613b      	str	r3, [r7, #16]
 8006b7a:	4b2e      	ldr	r3, [pc, #184]	@ (8006c34 <HAL_ADC_MspInit+0xe0>)
 8006b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b7e:	4a2d      	ldr	r2, [pc, #180]	@ (8006c34 <HAL_ADC_MspInit+0xe0>)
 8006b80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b84:	6453      	str	r3, [r2, #68]	@ 0x44
 8006b86:	4b2b      	ldr	r3, [pc, #172]	@ (8006c34 <HAL_ADC_MspInit+0xe0>)
 8006b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b8e:	613b      	str	r3, [r7, #16]
 8006b90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b92:	2300      	movs	r3, #0
 8006b94:	60fb      	str	r3, [r7, #12]
 8006b96:	4b27      	ldr	r3, [pc, #156]	@ (8006c34 <HAL_ADC_MspInit+0xe0>)
 8006b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b9a:	4a26      	ldr	r2, [pc, #152]	@ (8006c34 <HAL_ADC_MspInit+0xe0>)
 8006b9c:	f043 0301 	orr.w	r3, r3, #1
 8006ba0:	6313      	str	r3, [r2, #48]	@ 0x30
 8006ba2:	4b24      	ldr	r3, [pc, #144]	@ (8006c34 <HAL_ADC_MspInit+0xe0>)
 8006ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ba6:	f003 0301 	and.w	r3, r3, #1
 8006baa:	60fb      	str	r3, [r7, #12]
 8006bac:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = VBAT_SENSING_Pin;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006bb2:	2303      	movs	r3, #3
 8006bb4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBAT_SENSING_GPIO_Port, &GPIO_InitStruct);
 8006bba:	f107 0314 	add.w	r3, r7, #20
 8006bbe:	4619      	mov	r1, r3
 8006bc0:	481d      	ldr	r0, [pc, #116]	@ (8006c38 <HAL_ADC_MspInit+0xe4>)
 8006bc2:	f002 fca1 	bl	8009508 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8006bc6:	4b1d      	ldr	r3, [pc, #116]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006bc8:	4a1d      	ldr	r2, [pc, #116]	@ (8006c40 <HAL_ADC_MspInit+0xec>)
 8006bca:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8006bcc:	4b1b      	ldr	r3, [pc, #108]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006bce:	2200      	movs	r2, #0
 8006bd0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006bd2:	4b1a      	ldr	r3, [pc, #104]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006bd8:	4b18      	ldr	r3, [pc, #96]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006bda:	2200      	movs	r2, #0
 8006bdc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006bde:	4b17      	ldr	r3, [pc, #92]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006be0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006be4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8006be6:	4b15      	ldr	r3, [pc, #84]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006be8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006bec:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8006bee:	4b13      	ldr	r3, [pc, #76]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006bf0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006bf4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006bf6:	4b11      	ldr	r3, [pc, #68]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006bf8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006bfc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8006bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006c00:	2200      	movs	r2, #0
 8006c02:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8006c04:	4b0d      	ldr	r3, [pc, #52]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006c06:	2200      	movs	r2, #0
 8006c08:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006c0a:	480c      	ldr	r0, [pc, #48]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006c0c:	f002 f860 	bl	8008cd0 <HAL_DMA_Init>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d001      	beq.n	8006c1a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8006c16:	f7ff fdd5 	bl	80067c4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a07      	ldr	r2, [pc, #28]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006c1e:	639a      	str	r2, [r3, #56]	@ 0x38
 8006c20:	4a06      	ldr	r2, [pc, #24]	@ (8006c3c <HAL_ADC_MspInit+0xe8>)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8006c26:	bf00      	nop
 8006c28:	3728      	adds	r7, #40	@ 0x28
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	40012000 	.word	0x40012000
 8006c34:	40023800 	.word	0x40023800
 8006c38:	40020000 	.word	0x40020000
 8006c3c:	20003888 	.word	0x20003888
 8006c40:	40026410 	.word	0x40026410

08006c44 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a0b      	ldr	r2, [pc, #44]	@ (8006c80 <HAL_CRC_MspInit+0x3c>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d10d      	bne.n	8006c72 <HAL_CRC_MspInit+0x2e>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8006c56:	2300      	movs	r3, #0
 8006c58:	60fb      	str	r3, [r7, #12]
 8006c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8006c84 <HAL_CRC_MspInit+0x40>)
 8006c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c5e:	4a09      	ldr	r2, [pc, #36]	@ (8006c84 <HAL_CRC_MspInit+0x40>)
 8006c60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8006c66:	4b07      	ldr	r3, [pc, #28]	@ (8006c84 <HAL_CRC_MspInit+0x40>)
 8006c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c6e:	60fb      	str	r3, [r7, #12]
 8006c70:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8006c72:	bf00      	nop
 8006c74:	3714      	adds	r7, #20
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr
 8006c7e:	bf00      	nop
 8006c80:	40023000 	.word	0x40023000
 8006c84:	40023800 	.word	0x40023800

08006c88 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b08c      	sub	sp, #48	@ 0x30
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c90:	f107 031c 	add.w	r3, r7, #28
 8006c94:	2200      	movs	r2, #0
 8006c96:	601a      	str	r2, [r3, #0]
 8006c98:	605a      	str	r2, [r3, #4]
 8006c9a:	609a      	str	r2, [r3, #8]
 8006c9c:	60da      	str	r2, [r3, #12]
 8006c9e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	4a3f      	ldr	r2, [pc, #252]	@ (8006da4 <HAL_I2C_MspInit+0x11c>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d135      	bne.n	8006d16 <HAL_I2C_MspInit+0x8e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006caa:	2300      	movs	r3, #0
 8006cac:	61bb      	str	r3, [r7, #24]
 8006cae:	4b3e      	ldr	r3, [pc, #248]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cb2:	4a3d      	ldr	r2, [pc, #244]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006cb4:	f043 0302 	orr.w	r3, r3, #2
 8006cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8006cba:	4b3b      	ldr	r3, [pc, #236]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006cbe:	f003 0302 	and.w	r3, r3, #2
 8006cc2:	61bb      	str	r3, [r7, #24]
 8006cc4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006cc6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8006cca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006ccc:	2312      	movs	r3, #18
 8006cce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006cd4:	2303      	movs	r3, #3
 8006cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006cd8:	2304      	movs	r3, #4
 8006cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006cdc:	f107 031c 	add.w	r3, r7, #28
 8006ce0:	4619      	mov	r1, r3
 8006ce2:	4832      	ldr	r0, [pc, #200]	@ (8006dac <HAL_I2C_MspInit+0x124>)
 8006ce4:	f002 fc10 	bl	8009508 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006ce8:	2300      	movs	r3, #0
 8006cea:	617b      	str	r3, [r7, #20]
 8006cec:	4b2e      	ldr	r3, [pc, #184]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006cf2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006cf6:	6413      	str	r3, [r2, #64]	@ 0x40
 8006cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006cfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006d00:	617b      	str	r3, [r7, #20]
 8006d02:	697b      	ldr	r3, [r7, #20]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8006d04:	2200      	movs	r2, #0
 8006d06:	2100      	movs	r1, #0
 8006d08:	201f      	movs	r0, #31
 8006d0a:	f001 ff4e 	bl	8008baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8006d0e:	201f      	movs	r0, #31
 8006d10:	f001 ff67 	bl	8008be2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8006d14:	e041      	b.n	8006d9a <HAL_I2C_MspInit+0x112>
  else if(hi2c->Instance==I2C2)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a25      	ldr	r2, [pc, #148]	@ (8006db0 <HAL_I2C_MspInit+0x128>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d13c      	bne.n	8006d9a <HAL_I2C_MspInit+0x112>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006d20:	2300      	movs	r3, #0
 8006d22:	613b      	str	r3, [r7, #16]
 8006d24:	4b20      	ldr	r3, [pc, #128]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d28:	4a1f      	ldr	r2, [pc, #124]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006d2a:	f043 0302 	orr.w	r3, r3, #2
 8006d2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8006d30:	4b1d      	ldr	r3, [pc, #116]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006d32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d34:	f003 0302 	and.w	r3, r3, #2
 8006d38:	613b      	str	r3, [r7, #16]
 8006d3a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8006d3c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8006d40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006d42:	2312      	movs	r3, #18
 8006d44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d46:	2300      	movs	r3, #0
 8006d48:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d4a:	2303      	movs	r3, #3
 8006d4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8006d4e:	2304      	movs	r3, #4
 8006d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006d52:	f107 031c 	add.w	r3, r7, #28
 8006d56:	4619      	mov	r1, r3
 8006d58:	4814      	ldr	r0, [pc, #80]	@ (8006dac <HAL_I2C_MspInit+0x124>)
 8006d5a:	f002 fbd5 	bl	8009508 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8006d5e:	2300      	movs	r3, #0
 8006d60:	60fb      	str	r3, [r7, #12]
 8006d62:	4b11      	ldr	r3, [pc, #68]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d66:	4a10      	ldr	r2, [pc, #64]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006d68:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8006d6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8006d6e:	4b0e      	ldr	r3, [pc, #56]	@ (8006da8 <HAL_I2C_MspInit+0x120>)
 8006d70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d76:	60fb      	str	r3, [r7, #12]
 8006d78:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	2100      	movs	r1, #0
 8006d7e:	2021      	movs	r0, #33	@ 0x21
 8006d80:	f001 ff13 	bl	8008baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8006d84:	2021      	movs	r0, #33	@ 0x21
 8006d86:	f001 ff2c 	bl	8008be2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	2100      	movs	r1, #0
 8006d8e:	2022      	movs	r0, #34	@ 0x22
 8006d90:	f001 ff0b 	bl	8008baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8006d94:	2022      	movs	r0, #34	@ 0x22
 8006d96:	f001 ff24 	bl	8008be2 <HAL_NVIC_EnableIRQ>
}
 8006d9a:	bf00      	nop
 8006d9c:	3730      	adds	r7, #48	@ 0x30
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	40005400 	.word	0x40005400
 8006da8:	40023800 	.word	0x40023800
 8006dac:	40020400 	.word	0x40020400
 8006db0:	40005800 	.word	0x40005800

08006db4 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b082      	sub	sp, #8
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	4a1a      	ldr	r2, [pc, #104]	@ (8006e2c <HAL_I2C_MspDeInit+0x78>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d113      	bne.n	8006dee <HAL_I2C_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8006dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8006e30 <HAL_I2C_MspDeInit+0x7c>)
 8006dc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dca:	4a19      	ldr	r2, [pc, #100]	@ (8006e30 <HAL_I2C_MspDeInit+0x7c>)
 8006dcc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006dd0:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
 8006dd2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8006dd6:	4817      	ldr	r0, [pc, #92]	@ (8006e34 <HAL_I2C_MspDeInit+0x80>)
 8006dd8:	f002 fd32 	bl	8009840 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8006ddc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8006de0:	4814      	ldr	r0, [pc, #80]	@ (8006e34 <HAL_I2C_MspDeInit+0x80>)
 8006de2:	f002 fd2d 	bl	8009840 <HAL_GPIO_DeInit>

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8006de6:	201f      	movs	r0, #31
 8006de8:	f001 ff09 	bl	8008bfe <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C2_MspDeInit 1 */

    /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8006dec:	e01a      	b.n	8006e24 <HAL_I2C_MspDeInit+0x70>
  else if(hi2c->Instance==I2C2)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	4a11      	ldr	r2, [pc, #68]	@ (8006e38 <HAL_I2C_MspDeInit+0x84>)
 8006df4:	4293      	cmp	r3, r2
 8006df6:	d115      	bne.n	8006e24 <HAL_I2C_MspDeInit+0x70>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8006df8:	4b0d      	ldr	r3, [pc, #52]	@ (8006e30 <HAL_I2C_MspDeInit+0x7c>)
 8006dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dfc:	4a0c      	ldr	r2, [pc, #48]	@ (8006e30 <HAL_I2C_MspDeInit+0x7c>)
 8006dfe:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8006e02:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8006e04:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8006e08:	480a      	ldr	r0, [pc, #40]	@ (8006e34 <HAL_I2C_MspDeInit+0x80>)
 8006e0a:	f002 fd19 	bl	8009840 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8006e0e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8006e12:	4808      	ldr	r0, [pc, #32]	@ (8006e34 <HAL_I2C_MspDeInit+0x80>)
 8006e14:	f002 fd14 	bl	8009840 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8006e18:	2021      	movs	r0, #33	@ 0x21
 8006e1a:	f001 fef0 	bl	8008bfe <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 8006e1e:	2022      	movs	r0, #34	@ 0x22
 8006e20:	f001 feed 	bl	8008bfe <HAL_NVIC_DisableIRQ>
}
 8006e24:	bf00      	nop
 8006e26:	3708      	adds	r7, #8
 8006e28:	46bd      	mov	sp, r7
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	40005400 	.word	0x40005400
 8006e30:	40023800 	.word	0x40023800
 8006e34:	40020400 	.word	0x40020400
 8006e38:	40005800 	.word	0x40005800

08006e3c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b08e      	sub	sp, #56	@ 0x38
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006e44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006e48:	2200      	movs	r2, #0
 8006e4a:	601a      	str	r2, [r3, #0]
 8006e4c:	605a      	str	r2, [r3, #4]
 8006e4e:	609a      	str	r2, [r3, #8]
 8006e50:	60da      	str	r2, [r3, #12]
 8006e52:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	4a4b      	ldr	r2, [pc, #300]	@ (8006f88 <HAL_SPI_MspInit+0x14c>)
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d12c      	bne.n	8006eb8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8006e5e:	2300      	movs	r3, #0
 8006e60:	623b      	str	r3, [r7, #32]
 8006e62:	4b4a      	ldr	r3, [pc, #296]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e66:	4a49      	ldr	r2, [pc, #292]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006e68:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006e6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8006e6e:	4b47      	ldr	r3, [pc, #284]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006e70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006e76:	623b      	str	r3, [r7, #32]
 8006e78:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e7a:	2300      	movs	r3, #0
 8006e7c:	61fb      	str	r3, [r7, #28]
 8006e7e:	4b43      	ldr	r3, [pc, #268]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e82:	4a42      	ldr	r2, [pc, #264]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006e84:	f043 0301 	orr.w	r3, r3, #1
 8006e88:	6313      	str	r3, [r2, #48]	@ 0x30
 8006e8a:	4b40      	ldr	r3, [pc, #256]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e8e:	f003 0301 	and.w	r3, r3, #1
 8006e92:	61fb      	str	r3, [r7, #28]
 8006e94:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8006e96:	23e0      	movs	r3, #224	@ 0xe0
 8006e98:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006e9a:	2302      	movs	r3, #2
 8006e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006ea2:	2303      	movs	r3, #3
 8006ea4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8006ea6:	2305      	movs	r3, #5
 8006ea8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006eaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006eae:	4619      	mov	r1, r3
 8006eb0:	4837      	ldr	r0, [pc, #220]	@ (8006f90 <HAL_SPI_MspInit+0x154>)
 8006eb2:	f002 fb29 	bl	8009508 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8006eb6:	e063      	b.n	8006f80 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI2)
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	4a35      	ldr	r2, [pc, #212]	@ (8006f94 <HAL_SPI_MspInit+0x158>)
 8006ebe:	4293      	cmp	r3, r2
 8006ec0:	d12d      	bne.n	8006f1e <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	61bb      	str	r3, [r7, #24]
 8006ec6:	4b31      	ldr	r3, [pc, #196]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006ec8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eca:	4a30      	ldr	r2, [pc, #192]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006ecc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006ed0:	6413      	str	r3, [r2, #64]	@ 0x40
 8006ed2:	4b2e      	ldr	r3, [pc, #184]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006ed4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ed6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006eda:	61bb      	str	r3, [r7, #24]
 8006edc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006ede:	2300      	movs	r3, #0
 8006ee0:	617b      	str	r3, [r7, #20]
 8006ee2:	4b2a      	ldr	r3, [pc, #168]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006ee4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ee6:	4a29      	ldr	r2, [pc, #164]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006ee8:	f043 0302 	orr.w	r3, r3, #2
 8006eec:	6313      	str	r3, [r2, #48]	@ 0x30
 8006eee:	4b27      	ldr	r3, [pc, #156]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ef2:	f003 0302 	and.w	r3, r3, #2
 8006ef6:	617b      	str	r3, [r7, #20]
 8006ef8:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8006efa:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8006efe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f00:	2302      	movs	r3, #2
 8006f02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f04:	2300      	movs	r3, #0
 8006f06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f08:	2303      	movs	r3, #3
 8006f0a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8006f0c:	2305      	movs	r3, #5
 8006f0e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f14:	4619      	mov	r1, r3
 8006f16:	4820      	ldr	r0, [pc, #128]	@ (8006f98 <HAL_SPI_MspInit+0x15c>)
 8006f18:	f002 faf6 	bl	8009508 <HAL_GPIO_Init>
}
 8006f1c:	e030      	b.n	8006f80 <HAL_SPI_MspInit+0x144>
  else if(hspi->Instance==SPI3)
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	4a1e      	ldr	r2, [pc, #120]	@ (8006f9c <HAL_SPI_MspInit+0x160>)
 8006f24:	4293      	cmp	r3, r2
 8006f26:	d12b      	bne.n	8006f80 <HAL_SPI_MspInit+0x144>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8006f28:	2300      	movs	r3, #0
 8006f2a:	613b      	str	r3, [r7, #16]
 8006f2c:	4b17      	ldr	r3, [pc, #92]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f30:	4a16      	ldr	r2, [pc, #88]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006f32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f36:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f38:	4b14      	ldr	r3, [pc, #80]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006f40:	613b      	str	r3, [r7, #16]
 8006f42:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f44:	2300      	movs	r3, #0
 8006f46:	60fb      	str	r3, [r7, #12]
 8006f48:	4b10      	ldr	r3, [pc, #64]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006f4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f4c:	4a0f      	ldr	r2, [pc, #60]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006f4e:	f043 0302 	orr.w	r3, r3, #2
 8006f52:	6313      	str	r3, [r2, #48]	@ 0x30
 8006f54:	4b0d      	ldr	r3, [pc, #52]	@ (8006f8c <HAL_SPI_MspInit+0x150>)
 8006f56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f58:	f003 0302 	and.w	r3, r3, #2
 8006f5c:	60fb      	str	r3, [r7, #12]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8006f60:	2338      	movs	r3, #56	@ 0x38
 8006f62:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f64:	2302      	movs	r3, #2
 8006f66:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f68:	2300      	movs	r3, #0
 8006f6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006f6c:	2303      	movs	r3, #3
 8006f6e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006f70:	2306      	movs	r3, #6
 8006f72:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006f78:	4619      	mov	r1, r3
 8006f7a:	4807      	ldr	r0, [pc, #28]	@ (8006f98 <HAL_SPI_MspInit+0x15c>)
 8006f7c:	f002 fac4 	bl	8009508 <HAL_GPIO_Init>
}
 8006f80:	bf00      	nop
 8006f82:	3738      	adds	r7, #56	@ 0x38
 8006f84:	46bd      	mov	sp, r7
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	40013000 	.word	0x40013000
 8006f8c:	40023800 	.word	0x40023800
 8006f90:	40020000 	.word	0x40020000
 8006f94:	40003800 	.word	0x40003800
 8006f98:	40020400 	.word	0x40020400
 8006f9c:	40003c00 	.word	0x40003c00

08006fa0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b086      	sub	sp, #24
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	4a30      	ldr	r2, [pc, #192]	@ (8007070 <HAL_TIM_Base_MspInit+0xd0>)
 8006fae:	4293      	cmp	r3, r2
 8006fb0:	d10e      	bne.n	8006fd0 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	617b      	str	r3, [r7, #20]
 8006fb6:	4b2f      	ldr	r3, [pc, #188]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8006fb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fba:	4a2e      	ldr	r2, [pc, #184]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8006fbc:	f043 0301 	orr.w	r3, r3, #1
 8006fc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8006fc2:	4b2c      	ldr	r3, [pc, #176]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8006fc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fc6:	f003 0301 	and.w	r3, r3, #1
 8006fca:	617b      	str	r3, [r7, #20]
 8006fcc:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN TIM7_MspInit 1 */

    /* USER CODE END TIM7_MspInit 1 */
  }

}
 8006fce:	e04a      	b.n	8007066 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fd8:	d10e      	bne.n	8006ff8 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006fda:	2300      	movs	r3, #0
 8006fdc:	613b      	str	r3, [r7, #16]
 8006fde:	4b25      	ldr	r3, [pc, #148]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8006fe0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fe2:	4a24      	ldr	r2, [pc, #144]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8006fe4:	f043 0301 	orr.w	r3, r3, #1
 8006fe8:	6413      	str	r3, [r2, #64]	@ 0x40
 8006fea:	4b22      	ldr	r3, [pc, #136]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8006fec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fee:	f003 0301 	and.w	r3, r3, #1
 8006ff2:	613b      	str	r3, [r7, #16]
 8006ff4:	693b      	ldr	r3, [r7, #16]
}
 8006ff6:	e036      	b.n	8007066 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM6)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a1e      	ldr	r2, [pc, #120]	@ (8007078 <HAL_TIM_Base_MspInit+0xd8>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d116      	bne.n	8007030 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007002:	2300      	movs	r3, #0
 8007004:	60fb      	str	r3, [r7, #12]
 8007006:	4b1b      	ldr	r3, [pc, #108]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8007008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800700a:	4a1a      	ldr	r2, [pc, #104]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 800700c:	f043 0310 	orr.w	r3, r3, #16
 8007010:	6413      	str	r3, [r2, #64]	@ 0x40
 8007012:	4b18      	ldr	r3, [pc, #96]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8007014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007016:	f003 0310 	and.w	r3, r3, #16
 800701a:	60fb      	str	r3, [r7, #12]
 800701c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800701e:	2200      	movs	r2, #0
 8007020:	2100      	movs	r1, #0
 8007022:	2036      	movs	r0, #54	@ 0x36
 8007024:	f001 fdc1 	bl	8008baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007028:	2036      	movs	r0, #54	@ 0x36
 800702a:	f001 fdda 	bl	8008be2 <HAL_NVIC_EnableIRQ>
}
 800702e:	e01a      	b.n	8007066 <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM7)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	4a11      	ldr	r2, [pc, #68]	@ (800707c <HAL_TIM_Base_MspInit+0xdc>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d115      	bne.n	8007066 <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800703a:	2300      	movs	r3, #0
 800703c:	60bb      	str	r3, [r7, #8]
 800703e:	4b0d      	ldr	r3, [pc, #52]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8007040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007042:	4a0c      	ldr	r2, [pc, #48]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 8007044:	f043 0320 	orr.w	r3, r3, #32
 8007048:	6413      	str	r3, [r2, #64]	@ 0x40
 800704a:	4b0a      	ldr	r3, [pc, #40]	@ (8007074 <HAL_TIM_Base_MspInit+0xd4>)
 800704c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800704e:	f003 0320 	and.w	r3, r3, #32
 8007052:	60bb      	str	r3, [r7, #8]
 8007054:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8007056:	2200      	movs	r2, #0
 8007058:	2100      	movs	r1, #0
 800705a:	2037      	movs	r0, #55	@ 0x37
 800705c:	f001 fda5 	bl	8008baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8007060:	2037      	movs	r0, #55	@ 0x37
 8007062:	f001 fdbe 	bl	8008be2 <HAL_NVIC_EnableIRQ>
}
 8007066:	bf00      	nop
 8007068:	3718      	adds	r7, #24
 800706a:	46bd      	mov	sp, r7
 800706c:	bd80      	pop	{r7, pc}
 800706e:	bf00      	nop
 8007070:	40010000 	.word	0x40010000
 8007074:	40023800 	.word	0x40023800
 8007078:	40001000 	.word	0x40001000
 800707c:	40001400 	.word	0x40001400

08007080 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	b08a      	sub	sp, #40	@ 0x28
 8007084:	af00      	add	r7, sp, #0
 8007086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007088:	f107 0314 	add.w	r3, r7, #20
 800708c:	2200      	movs	r2, #0
 800708e:	601a      	str	r2, [r3, #0]
 8007090:	605a      	str	r2, [r3, #4]
 8007092:	609a      	str	r2, [r3, #8]
 8007094:	60da      	str	r2, [r3, #12]
 8007096:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4a25      	ldr	r2, [pc, #148]	@ (8007134 <HAL_TIM_MspPostInit+0xb4>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d11f      	bne.n	80070e2 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070a2:	2300      	movs	r3, #0
 80070a4:	613b      	str	r3, [r7, #16]
 80070a6:	4b24      	ldr	r3, [pc, #144]	@ (8007138 <HAL_TIM_MspPostInit+0xb8>)
 80070a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070aa:	4a23      	ldr	r2, [pc, #140]	@ (8007138 <HAL_TIM_MspPostInit+0xb8>)
 80070ac:	f043 0301 	orr.w	r3, r3, #1
 80070b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80070b2:	4b21      	ldr	r3, [pc, #132]	@ (8007138 <HAL_TIM_MspPostInit+0xb8>)
 80070b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b6:	f003 0301 	and.w	r3, r3, #1
 80070ba:	613b      	str	r3, [r7, #16]
 80070bc:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = TVC_SERVO_X_Pin|TVC_SERVO_Y_Pin;
 80070be:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80070c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070c4:	2302      	movs	r3, #2
 80070c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80070c8:	2300      	movs	r3, #0
 80070ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80070cc:	2300      	movs	r3, #0
 80070ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80070d0:	2301      	movs	r3, #1
 80070d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80070d4:	f107 0314 	add.w	r3, r7, #20
 80070d8:	4619      	mov	r1, r3
 80070da:	4818      	ldr	r0, [pc, #96]	@ (800713c <HAL_TIM_MspPostInit+0xbc>)
 80070dc:	f002 fa14 	bl	8009508 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80070e0:	e023      	b.n	800712a <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM2)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80070ea:	d11e      	bne.n	800712a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070ec:	2300      	movs	r3, #0
 80070ee:	60fb      	str	r3, [r7, #12]
 80070f0:	4b11      	ldr	r3, [pc, #68]	@ (8007138 <HAL_TIM_MspPostInit+0xb8>)
 80070f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070f4:	4a10      	ldr	r2, [pc, #64]	@ (8007138 <HAL_TIM_MspPostInit+0xb8>)
 80070f6:	f043 0301 	orr.w	r3, r3, #1
 80070fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80070fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007138 <HAL_TIM_MspPostInit+0xb8>)
 80070fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007100:	f003 0301 	and.w	r3, r3, #1
 8007104:	60fb      	str	r3, [r7, #12]
 8007106:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STATUS_R_Pin|STATUS_G_Pin|STATUS_B_Pin|BUZZER_Pin;
 8007108:	f248 030e 	movw	r3, #32782	@ 0x800e
 800710c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800710e:	2302      	movs	r3, #2
 8007110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007112:	2300      	movs	r3, #0
 8007114:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007116:	2300      	movs	r3, #0
 8007118:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800711a:	2301      	movs	r3, #1
 800711c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800711e:	f107 0314 	add.w	r3, r7, #20
 8007122:	4619      	mov	r1, r3
 8007124:	4805      	ldr	r0, [pc, #20]	@ (800713c <HAL_TIM_MspPostInit+0xbc>)
 8007126:	f002 f9ef 	bl	8009508 <HAL_GPIO_Init>
}
 800712a:	bf00      	nop
 800712c:	3728      	adds	r7, #40	@ 0x28
 800712e:	46bd      	mov	sp, r7
 8007130:	bd80      	pop	{r7, pc}
 8007132:	bf00      	nop
 8007134:	40010000 	.word	0x40010000
 8007138:	40023800 	.word	0x40023800
 800713c:	40020000 	.word	0x40020000

08007140 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b08a      	sub	sp, #40	@ 0x28
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007148:	f107 0314 	add.w	r3, r7, #20
 800714c:	2200      	movs	r2, #0
 800714e:	601a      	str	r2, [r3, #0]
 8007150:	605a      	str	r2, [r3, #4]
 8007152:	609a      	str	r2, [r3, #8]
 8007154:	60da      	str	r2, [r3, #12]
 8007156:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4a35      	ldr	r2, [pc, #212]	@ (8007234 <HAL_UART_MspInit+0xf4>)
 800715e:	4293      	cmp	r3, r2
 8007160:	d163      	bne.n	800722a <HAL_UART_MspInit+0xea>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007162:	2300      	movs	r3, #0
 8007164:	613b      	str	r3, [r7, #16]
 8007166:	4b34      	ldr	r3, [pc, #208]	@ (8007238 <HAL_UART_MspInit+0xf8>)
 8007168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800716a:	4a33      	ldr	r2, [pc, #204]	@ (8007238 <HAL_UART_MspInit+0xf8>)
 800716c:	f043 0310 	orr.w	r3, r3, #16
 8007170:	6453      	str	r3, [r2, #68]	@ 0x44
 8007172:	4b31      	ldr	r3, [pc, #196]	@ (8007238 <HAL_UART_MspInit+0xf8>)
 8007174:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007176:	f003 0310 	and.w	r3, r3, #16
 800717a:	613b      	str	r3, [r7, #16]
 800717c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800717e:	2300      	movs	r3, #0
 8007180:	60fb      	str	r3, [r7, #12]
 8007182:	4b2d      	ldr	r3, [pc, #180]	@ (8007238 <HAL_UART_MspInit+0xf8>)
 8007184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007186:	4a2c      	ldr	r2, [pc, #176]	@ (8007238 <HAL_UART_MspInit+0xf8>)
 8007188:	f043 0302 	orr.w	r3, r3, #2
 800718c:	6313      	str	r3, [r2, #48]	@ 0x30
 800718e:	4b2a      	ldr	r3, [pc, #168]	@ (8007238 <HAL_UART_MspInit+0xf8>)
 8007190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007192:	f003 0302 	and.w	r3, r3, #2
 8007196:	60fb      	str	r3, [r7, #12]
 8007198:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800719a:	23c0      	movs	r3, #192	@ 0xc0
 800719c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800719e:	2302      	movs	r3, #2
 80071a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071a2:	2300      	movs	r3, #0
 80071a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071a6:	2303      	movs	r3, #3
 80071a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80071aa:	2307      	movs	r3, #7
 80071ac:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80071ae:	f107 0314 	add.w	r3, r7, #20
 80071b2:	4619      	mov	r1, r3
 80071b4:	4821      	ldr	r0, [pc, #132]	@ (800723c <HAL_UART_MspInit+0xfc>)
 80071b6:	f002 f9a7 	bl	8009508 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80071ba:	4b21      	ldr	r3, [pc, #132]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071bc:	4a21      	ldr	r2, [pc, #132]	@ (8007244 <HAL_UART_MspInit+0x104>)
 80071be:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80071c0:	4b1f      	ldr	r3, [pc, #124]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071c2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80071c6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80071c8:	4b1d      	ldr	r3, [pc, #116]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071ca:	2200      	movs	r2, #0
 80071cc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80071ce:	4b1c      	ldr	r3, [pc, #112]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071d0:	2200      	movs	r2, #0
 80071d2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80071d4:	4b1a      	ldr	r3, [pc, #104]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071d6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80071da:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80071dc:	4b18      	ldr	r3, [pc, #96]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071de:	2200      	movs	r2, #0
 80071e0:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80071e2:	4b17      	ldr	r3, [pc, #92]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071e4:	2200      	movs	r2, #0
 80071e6:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80071e8:	4b15      	ldr	r3, [pc, #84]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071ea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80071ee:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80071f0:	4b13      	ldr	r3, [pc, #76]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071f2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80071f6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80071f8:	4b11      	ldr	r3, [pc, #68]	@ (8007240 <HAL_UART_MspInit+0x100>)
 80071fa:	2200      	movs	r2, #0
 80071fc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80071fe:	4810      	ldr	r0, [pc, #64]	@ (8007240 <HAL_UART_MspInit+0x100>)
 8007200:	f001 fd66 	bl	8008cd0 <HAL_DMA_Init>
 8007204:	4603      	mov	r3, r0
 8007206:	2b00      	cmp	r3, #0
 8007208:	d001      	beq.n	800720e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800720a:	f7ff fadb 	bl	80067c4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	4a0b      	ldr	r2, [pc, #44]	@ (8007240 <HAL_UART_MspInit+0x100>)
 8007212:	63da      	str	r2, [r3, #60]	@ 0x3c
 8007214:	4a0a      	ldr	r2, [pc, #40]	@ (8007240 <HAL_UART_MspInit+0x100>)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800721a:	2200      	movs	r2, #0
 800721c:	2100      	movs	r1, #0
 800721e:	2025      	movs	r0, #37	@ 0x25
 8007220:	f001 fcc3 	bl	8008baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007224:	2025      	movs	r0, #37	@ 0x25
 8007226:	f001 fcdc 	bl	8008be2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800722a:	bf00      	nop
 800722c:	3728      	adds	r7, #40	@ 0x28
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	40011000 	.word	0x40011000
 8007238:	40023800 	.word	0x40023800
 800723c:	40020400 	.word	0x40020400
 8007240:	20003c08 	.word	0x20003c08
 8007244:	40026440 	.word	0x40026440

08007248 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007248:	b480      	push	{r7}
 800724a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800724c:	bf00      	nop
 800724e:	e7fd      	b.n	800724c <NMI_Handler+0x4>

08007250 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007250:	b480      	push	{r7}
 8007252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007254:	bf00      	nop
 8007256:	e7fd      	b.n	8007254 <HardFault_Handler+0x4>

08007258 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007258:	b480      	push	{r7}
 800725a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800725c:	bf00      	nop
 800725e:	e7fd      	b.n	800725c <MemManage_Handler+0x4>

08007260 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007260:	b480      	push	{r7}
 8007262:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007264:	bf00      	nop
 8007266:	e7fd      	b.n	8007264 <BusFault_Handler+0x4>

08007268 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007268:	b480      	push	{r7}
 800726a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800726c:	bf00      	nop
 800726e:	e7fd      	b.n	800726c <UsageFault_Handler+0x4>

08007270 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007270:	b480      	push	{r7}
 8007272:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007274:	bf00      	nop
 8007276:	46bd      	mov	sp, r7
 8007278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800727c:	4770      	bx	lr

0800727e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800727e:	b480      	push	{r7}
 8007280:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007282:	bf00      	nop
 8007284:	46bd      	mov	sp, r7
 8007286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728a:	4770      	bx	lr

0800728c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800728c:	b480      	push	{r7}
 800728e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007290:	bf00      	nop
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr
	...

0800729c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
  if (Timer1 > 0)
 80072a0:	4b0b      	ldr	r3, [pc, #44]	@ (80072d0 <SysTick_Handler+0x34>)
 80072a2:	881b      	ldrh	r3, [r3, #0]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d005      	beq.n	80072b4 <SysTick_Handler+0x18>
	  Timer1--;
 80072a8:	4b09      	ldr	r3, [pc, #36]	@ (80072d0 <SysTick_Handler+0x34>)
 80072aa:	881b      	ldrh	r3, [r3, #0]
 80072ac:	3b01      	subs	r3, #1
 80072ae:	b29a      	uxth	r2, r3
 80072b0:	4b07      	ldr	r3, [pc, #28]	@ (80072d0 <SysTick_Handler+0x34>)
 80072b2:	801a      	strh	r2, [r3, #0]
  if (Timer2 > 0)
 80072b4:	4b07      	ldr	r3, [pc, #28]	@ (80072d4 <SysTick_Handler+0x38>)
 80072b6:	881b      	ldrh	r3, [r3, #0]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d005      	beq.n	80072c8 <SysTick_Handler+0x2c>
	  Timer2--;
 80072bc:	4b05      	ldr	r3, [pc, #20]	@ (80072d4 <SysTick_Handler+0x38>)
 80072be:	881b      	ldrh	r3, [r3, #0]
 80072c0:	3b01      	subs	r3, #1
 80072c2:	b29a      	uxth	r2, r3
 80072c4:	4b03      	ldr	r3, [pc, #12]	@ (80072d4 <SysTick_Handler+0x38>)
 80072c6:	801a      	strh	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80072c8:	f000 ff24 	bl	8008114 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80072cc:	bf00      	nop
 80072ce:	bd80      	pop	{r7, pc}
 80072d0:	200004a0 	.word	0x200004a0
 80072d4:	200004a2 	.word	0x200004a2

080072d8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80072dc:	4802      	ldr	r0, [pc, #8]	@ (80072e8 <I2C1_EV_IRQHandler+0x10>)
 80072de:	f002 fe9b 	bl	800a018 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80072e2:	bf00      	nop
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	200038f0 	.word	0x200038f0

080072ec <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 80072f0:	4802      	ldr	r0, [pc, #8]	@ (80072fc <I2C2_EV_IRQHandler+0x10>)
 80072f2:	f002 fe91 	bl	800a018 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 80072f6:	bf00      	nop
 80072f8:	bd80      	pop	{r7, pc}
 80072fa:	bf00      	nop
 80072fc:	20003944 	.word	0x20003944

08007300 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8007304:	4802      	ldr	r0, [pc, #8]	@ (8007310 <I2C2_ER_IRQHandler+0x10>)
 8007306:	f002 fff8 	bl	800a2fa <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800730a:	bf00      	nop
 800730c:	bd80      	pop	{r7, pc}
 800730e:	bf00      	nop
 8007310:	20003944 	.word	0x20003944

08007314 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007318:	4802      	ldr	r0, [pc, #8]	@ (8007324 <USART1_IRQHandler+0x10>)
 800731a:	f008 f9ff 	bl	800f71c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800731e:	bf00      	nop
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	20003bc0 	.word	0x20003bc0

08007328 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007328:	b580      	push	{r7, lr}
 800732a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800732c:	4802      	ldr	r0, [pc, #8]	@ (8007338 <TIM6_DAC_IRQHandler+0x10>)
 800732e:	f007 f9bd 	bl	800e6ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007332:	bf00      	nop
 8007334:	bd80      	pop	{r7, pc}
 8007336:	bf00      	nop
 8007338:	20003b30 	.word	0x20003b30

0800733c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800733c:	b580      	push	{r7, lr}
 800733e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8007340:	4802      	ldr	r0, [pc, #8]	@ (800734c <TIM7_IRQHandler+0x10>)
 8007342:	f007 f9b3 	bl	800e6ac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8007346:	bf00      	nop
 8007348:	bd80      	pop	{r7, pc}
 800734a:	bf00      	nop
 800734c:	20003b78 	.word	0x20003b78

08007350 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007354:	4802      	ldr	r0, [pc, #8]	@ (8007360 <DMA2_Stream0_IRQHandler+0x10>)
 8007356:	f001 fe53 	bl	8009000 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800735a:	bf00      	nop
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	20003888 	.word	0x20003888

08007364 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007364:	b580      	push	{r7, lr}
 8007366:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8007368:	4802      	ldr	r0, [pc, #8]	@ (8007374 <DMA2_Stream2_IRQHandler+0x10>)
 800736a:	f001 fe49 	bl	8009000 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800736e:	bf00      	nop
 8007370:	bd80      	pop	{r7, pc}
 8007372:	bf00      	nop
 8007374:	20003c08 	.word	0x20003c08

08007378 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800737c:	4802      	ldr	r0, [pc, #8]	@ (8007388 <OTG_FS_IRQHandler+0x10>)
 800737e:	f004 fc54 	bl	800bc2a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8007382:	bf00      	nop
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	20008b40 	.word	0x20008b40

0800738c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800738c:	b480      	push	{r7}
 800738e:	af00      	add	r7, sp, #0
  return 1;
 8007390:	2301      	movs	r3, #1
}
 8007392:	4618      	mov	r0, r3
 8007394:	46bd      	mov	sp, r7
 8007396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800739a:	4770      	bx	lr

0800739c <_kill>:

int _kill(int pid, int sig)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b082      	sub	sp, #8
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80073a6:	f012 f96b 	bl	8019680 <__errno>
 80073aa:	4603      	mov	r3, r0
 80073ac:	2216      	movs	r2, #22
 80073ae:	601a      	str	r2, [r3, #0]
  return -1;
 80073b0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80073b4:	4618      	mov	r0, r3
 80073b6:	3708      	adds	r7, #8
 80073b8:	46bd      	mov	sp, r7
 80073ba:	bd80      	pop	{r7, pc}

080073bc <_exit>:

void _exit (int status)
{
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80073c4:	f04f 31ff 	mov.w	r1, #4294967295
 80073c8:	6878      	ldr	r0, [r7, #4]
 80073ca:	f7ff ffe7 	bl	800739c <_kill>
  while (1) {}    /* Make sure we hang here */
 80073ce:	bf00      	nop
 80073d0:	e7fd      	b.n	80073ce <_exit+0x12>

080073d2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80073d2:	b580      	push	{r7, lr}
 80073d4:	b086      	sub	sp, #24
 80073d6:	af00      	add	r7, sp, #0
 80073d8:	60f8      	str	r0, [r7, #12]
 80073da:	60b9      	str	r1, [r7, #8]
 80073dc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80073de:	2300      	movs	r3, #0
 80073e0:	617b      	str	r3, [r7, #20]
 80073e2:	e00a      	b.n	80073fa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80073e4:	f3af 8000 	nop.w
 80073e8:	4601      	mov	r1, r0
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	1c5a      	adds	r2, r3, #1
 80073ee:	60ba      	str	r2, [r7, #8]
 80073f0:	b2ca      	uxtb	r2, r1
 80073f2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	3301      	adds	r3, #1
 80073f8:	617b      	str	r3, [r7, #20]
 80073fa:	697a      	ldr	r2, [r7, #20]
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	429a      	cmp	r2, r3
 8007400:	dbf0      	blt.n	80073e4 <_read+0x12>
  }

  return len;
 8007402:	687b      	ldr	r3, [r7, #4]
}
 8007404:	4618      	mov	r0, r3
 8007406:	3718      	adds	r7, #24
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007418:	2300      	movs	r3, #0
 800741a:	617b      	str	r3, [r7, #20]
 800741c:	e009      	b.n	8007432 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800741e:	68bb      	ldr	r3, [r7, #8]
 8007420:	1c5a      	adds	r2, r3, #1
 8007422:	60ba      	str	r2, [r7, #8]
 8007424:	781b      	ldrb	r3, [r3, #0]
 8007426:	4618      	mov	r0, r3
 8007428:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	3301      	adds	r3, #1
 8007430:	617b      	str	r3, [r7, #20]
 8007432:	697a      	ldr	r2, [r7, #20]
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	429a      	cmp	r2, r3
 8007438:	dbf1      	blt.n	800741e <_write+0x12>
  }
  return len;
 800743a:	687b      	ldr	r3, [r7, #4]
}
 800743c:	4618      	mov	r0, r3
 800743e:	3718      	adds	r7, #24
 8007440:	46bd      	mov	sp, r7
 8007442:	bd80      	pop	{r7, pc}

08007444 <_close>:

int _close(int file)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800744c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007450:	4618      	mov	r0, r3
 8007452:	370c      	adds	r7, #12
 8007454:	46bd      	mov	sp, r7
 8007456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745a:	4770      	bx	lr

0800745c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800745c:	b480      	push	{r7}
 800745e:	b083      	sub	sp, #12
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
 8007464:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800746c:	605a      	str	r2, [r3, #4]
  return 0;
 800746e:	2300      	movs	r3, #0
}
 8007470:	4618      	mov	r0, r3
 8007472:	370c      	adds	r7, #12
 8007474:	46bd      	mov	sp, r7
 8007476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747a:	4770      	bx	lr

0800747c <_isatty>:

int _isatty(int file)
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007484:	2301      	movs	r3, #1
}
 8007486:	4618      	mov	r0, r3
 8007488:	370c      	adds	r7, #12
 800748a:	46bd      	mov	sp, r7
 800748c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007490:	4770      	bx	lr

08007492 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007492:	b480      	push	{r7}
 8007494:	b085      	sub	sp, #20
 8007496:	af00      	add	r7, sp, #0
 8007498:	60f8      	str	r0, [r7, #12]
 800749a:	60b9      	str	r1, [r7, #8]
 800749c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800749e:	2300      	movs	r3, #0
}
 80074a0:	4618      	mov	r0, r3
 80074a2:	3714      	adds	r7, #20
 80074a4:	46bd      	mov	sp, r7
 80074a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074aa:	4770      	bx	lr

080074ac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	b086      	sub	sp, #24
 80074b0:	af00      	add	r7, sp, #0
 80074b2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80074b4:	4a14      	ldr	r2, [pc, #80]	@ (8007508 <_sbrk+0x5c>)
 80074b6:	4b15      	ldr	r3, [pc, #84]	@ (800750c <_sbrk+0x60>)
 80074b8:	1ad3      	subs	r3, r2, r3
 80074ba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80074bc:	697b      	ldr	r3, [r7, #20]
 80074be:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80074c0:	4b13      	ldr	r3, [pc, #76]	@ (8007510 <_sbrk+0x64>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d102      	bne.n	80074ce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80074c8:	4b11      	ldr	r3, [pc, #68]	@ (8007510 <_sbrk+0x64>)
 80074ca:	4a12      	ldr	r2, [pc, #72]	@ (8007514 <_sbrk+0x68>)
 80074cc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80074ce:	4b10      	ldr	r3, [pc, #64]	@ (8007510 <_sbrk+0x64>)
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4413      	add	r3, r2
 80074d6:	693a      	ldr	r2, [r7, #16]
 80074d8:	429a      	cmp	r2, r3
 80074da:	d207      	bcs.n	80074ec <_sbrk+0x40>
  {
    errno = ENOMEM;
 80074dc:	f012 f8d0 	bl	8019680 <__errno>
 80074e0:	4603      	mov	r3, r0
 80074e2:	220c      	movs	r2, #12
 80074e4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80074e6:	f04f 33ff 	mov.w	r3, #4294967295
 80074ea:	e009      	b.n	8007500 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80074ec:	4b08      	ldr	r3, [pc, #32]	@ (8007510 <_sbrk+0x64>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80074f2:	4b07      	ldr	r3, [pc, #28]	@ (8007510 <_sbrk+0x64>)
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	4413      	add	r3, r2
 80074fa:	4a05      	ldr	r2, [pc, #20]	@ (8007510 <_sbrk+0x64>)
 80074fc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80074fe:	68fb      	ldr	r3, [r7, #12]
}
 8007500:	4618      	mov	r0, r3
 8007502:	3718      	adds	r7, #24
 8007504:	46bd      	mov	sp, r7
 8007506:	bd80      	pop	{r7, pc}
 8007508:	20020000 	.word	0x20020000
 800750c:	00000400 	.word	0x00000400
 8007510:	20003d54 	.word	0x20003d54
 8007514:	20009390 	.word	0x20009390

08007518 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007518:	b480      	push	{r7}
 800751a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800751c:	4b06      	ldr	r3, [pc, #24]	@ (8007538 <SystemInit+0x20>)
 800751e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007522:	4a05      	ldr	r2, [pc, #20]	@ (8007538 <SystemInit+0x20>)
 8007524:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007528:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800752c:	bf00      	nop
 800752e:	46bd      	mov	sp, r7
 8007530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007534:	4770      	bx	lr
 8007536:	bf00      	nop
 8007538:	e000ed00 	.word	0xe000ed00

0800753c <tvc_init>:

#include "tvc.h"

#include "util.h"

void tvc_init(tvc_mount* tvc) {
 800753c:	b580      	push	{r7, lr}
 800753e:	b082      	sub	sp, #8
 8007540:	af00      	add	r7, sp, #0
 8007542:	6078      	str	r0, [r7, #4]
	tvc->x.config.INIT_ANGLE = CONFIG_TVC_X_INIT_ANGLE;
 8007544:	4b0a      	ldr	r3, [pc, #40]	@ (8007570 <tvc_init+0x34>)
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	609a      	str	r2, [r3, #8]
	tvc->y.config.INIT_ANGLE = CONFIG_TVC_Y_INIT_ANGLE;
 800754c:	4b09      	ldr	r3, [pc, #36]	@ (8007574 <tvc_init+0x38>)
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	631a      	str	r2, [r3, #48]	@ 0x30

	servo_start(&tvc->x);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4618      	mov	r0, r3
 8007558:	f7fa fcbc 	bl	8001ed4 <servo_start>
	servo_start(&tvc->y);
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	3328      	adds	r3, #40	@ 0x28
 8007560:	4618      	mov	r0, r3
 8007562:	f7fa fcb7 	bl	8001ed4 <servo_start>
}
 8007566:	bf00      	nop
 8007568:	3708      	adds	r7, #8
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
 800756e:	bf00      	nop
 8007570:	20000054 	.word	0x20000054
 8007574:	20000060 	.word	0x20000060

08007578 <tvc_start>:

void tvc_start(tvc_mount* tvc) {
 8007578:	b580      	push	{r7, lr}
 800757a:	b082      	sub	sp, #8
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
	PID_init(&tvc->pid_x);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	3350      	adds	r3, #80	@ 0x50
 8007584:	4618      	mov	r0, r3
 8007586:	f7fc fe39 	bl	80041fc <PID_init>
	PID_init(&tvc->pid_y);
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	3388      	adds	r3, #136	@ 0x88
 800758e:	4618      	mov	r0, r3
 8007590:	f7fc fe34 	bl	80041fc <PID_init>
}
 8007594:	bf00      	nop
 8007596:	3708      	adds	r7, #8
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}

0800759c <clamp_angle>:
void tvc_stop(tvc_mount* tvc) {
	servo_stop(&tvc->x);
	servo_stop(&tvc->y);
}

static float clamp_angle(float angle, float max_deviation) {
 800759c:	b480      	push	{r7}
 800759e:	b083      	sub	sp, #12
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	ed87 0a01 	vstr	s0, [r7, #4]
 80075a6:	edc7 0a00 	vstr	s1, [r7]
	if (angle >  max_deviation) {
 80075aa:	ed97 7a01 	vldr	s14, [r7, #4]
 80075ae:	edd7 7a00 	vldr	s15, [r7]
 80075b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80075b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075ba:	dd02      	ble.n	80075c2 <clamp_angle+0x26>
		return max_deviation;
 80075bc:	edd7 7a00 	vldr	s15, [r7]
 80075c0:	e011      	b.n	80075e6 <clamp_angle+0x4a>
	} else if (angle < -max_deviation) {
 80075c2:	edd7 7a00 	vldr	s15, [r7]
 80075c6:	eef1 7a67 	vneg.f32	s15, s15
 80075ca:	ed97 7a01 	vldr	s14, [r7, #4]
 80075ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80075d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80075d6:	d504      	bpl.n	80075e2 <clamp_angle+0x46>
		return -max_deviation;
 80075d8:	edd7 7a00 	vldr	s15, [r7]
 80075dc:	eef1 7a67 	vneg.f32	s15, s15
 80075e0:	e001      	b.n	80075e6 <clamp_angle+0x4a>
	} else {
		return angle;
 80075e2:	edd7 7a01 	vldr	s15, [r7, #4]
	}
}
 80075e6:	eeb0 0a67 	vmov.f32	s0, s15
 80075ea:	370c      	adds	r7, #12
 80075ec:	46bd      	mov	sp, r7
 80075ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f2:	4770      	bx	lr

080075f4 <tvc_set_angle>:

void tvc_set_angle(tvc_mount* tvc, float angle, tvc_servo_type servo) {
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b086      	sub	sp, #24
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	ed87 0a02 	vstr	s0, [r7, #8]
 8007600:	460b      	mov	r3, r1
 8007602:	71fb      	strb	r3, [r7, #7]
	if (servo == TVC_SERVO_X) {
 8007604:	79fb      	ldrb	r3, [r7, #7]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d121      	bne.n	800764e <tvc_set_angle+0x5a>
		float X = angle * CONFIG_TVC_X_SCALE_FAC;
 800760a:	4b25      	ldr	r3, [pc, #148]	@ (80076a0 <tvc_set_angle+0xac>)
 800760c:	edd3 7a00 	vldr	s15, [r3]
 8007610:	ed97 7a02 	vldr	s14, [r7, #8]
 8007614:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007618:	edc7 7a04 	vstr	s15, [r7, #16]
		X = CONFIG_TVC_X_INIT_ANGLE + clamp_angle(X, CONFIG_TVC_X_MAX_D_ANGLE);
 800761c:	4b21      	ldr	r3, [pc, #132]	@ (80076a4 <tvc_set_angle+0xb0>)
 800761e:	edd3 7a00 	vldr	s15, [r3]
 8007622:	eef0 0a67 	vmov.f32	s1, s15
 8007626:	ed97 0a04 	vldr	s0, [r7, #16]
 800762a:	f7ff ffb7 	bl	800759c <clamp_angle>
 800762e:	eeb0 7a40 	vmov.f32	s14, s0
 8007632:	4b1d      	ldr	r3, [pc, #116]	@ (80076a8 <tvc_set_angle+0xb4>)
 8007634:	edd3 7a00 	vldr	s15, [r3]
 8007638:	ee77 7a27 	vadd.f32	s15, s14, s15
 800763c:	edc7 7a04 	vstr	s15, [r7, #16]

		servo_set_angle(&tvc->x, X);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	ed97 0a04 	vldr	s0, [r7, #16]
 8007646:	4618      	mov	r0, r3
 8007648:	f7fa fc5d 	bl	8001f06 <servo_set_angle>
		float Y = angle * CONFIG_TVC_Y_SCALE_FAC;
		Y = CONFIG_TVC_Y_INIT_ANGLE + clamp_angle(Y, CONFIG_TVC_Y_MAX_D_ANGLE);

		servo_set_angle(&tvc->y, Y);
	}
}
 800764c:	e024      	b.n	8007698 <tvc_set_angle+0xa4>
	} else if (servo == TVC_SERVO_Y) {
 800764e:	79fb      	ldrb	r3, [r7, #7]
 8007650:	2b01      	cmp	r3, #1
 8007652:	d121      	bne.n	8007698 <tvc_set_angle+0xa4>
		float Y = angle * CONFIG_TVC_Y_SCALE_FAC;
 8007654:	4b15      	ldr	r3, [pc, #84]	@ (80076ac <tvc_set_angle+0xb8>)
 8007656:	edd3 7a00 	vldr	s15, [r3]
 800765a:	ed97 7a02 	vldr	s14, [r7, #8]
 800765e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007662:	edc7 7a05 	vstr	s15, [r7, #20]
		Y = CONFIG_TVC_Y_INIT_ANGLE + clamp_angle(Y, CONFIG_TVC_Y_MAX_D_ANGLE);
 8007666:	4b12      	ldr	r3, [pc, #72]	@ (80076b0 <tvc_set_angle+0xbc>)
 8007668:	edd3 7a00 	vldr	s15, [r3]
 800766c:	eef0 0a67 	vmov.f32	s1, s15
 8007670:	ed97 0a05 	vldr	s0, [r7, #20]
 8007674:	f7ff ff92 	bl	800759c <clamp_angle>
 8007678:	eeb0 7a40 	vmov.f32	s14, s0
 800767c:	4b0d      	ldr	r3, [pc, #52]	@ (80076b4 <tvc_set_angle+0xc0>)
 800767e:	edd3 7a00 	vldr	s15, [r3]
 8007682:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007686:	edc7 7a05 	vstr	s15, [r7, #20]
		servo_set_angle(&tvc->y, Y);
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	3328      	adds	r3, #40	@ 0x28
 800768e:	ed97 0a05 	vldr	s0, [r7, #20]
 8007692:	4618      	mov	r0, r3
 8007694:	f7fa fc37 	bl	8001f06 <servo_set_angle>
}
 8007698:	bf00      	nop
 800769a:	3718      	adds	r7, #24
 800769c:	46bd      	mov	sp, r7
 800769e:	bd80      	pop	{r7, pc}
 80076a0:	2000005c 	.word	0x2000005c
 80076a4:	20000058 	.word	0x20000058
 80076a8:	20000054 	.word	0x20000054
 80076ac:	20000068 	.word	0x20000068
 80076b0:	20000064 	.word	0x20000064
 80076b4:	20000060 	.word	0x20000060

080076b8 <tvc_set_angles_f>:

void tvc_set_angles_f(tvc_mount* tvc, float x, float y) {
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b084      	sub	sp, #16
 80076bc:	af00      	add	r7, sp, #0
 80076be:	60f8      	str	r0, [r7, #12]
 80076c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80076c4:	edc7 0a01 	vstr	s1, [r7, #4]
	tvc_set_angle(tvc, x, TVC_SERVO_X);
 80076c8:	2100      	movs	r1, #0
 80076ca:	ed97 0a02 	vldr	s0, [r7, #8]
 80076ce:	68f8      	ldr	r0, [r7, #12]
 80076d0:	f7ff ff90 	bl	80075f4 <tvc_set_angle>
	tvc_set_angle(tvc, y, TVC_SERVO_Y);
 80076d4:	2101      	movs	r1, #1
 80076d6:	ed97 0a01 	vldr	s0, [r7, #4]
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f7ff ff8a 	bl	80075f4 <tvc_set_angle>
}
 80076e0:	bf00      	nop
 80076e2:	3710      	adds	r7, #16
 80076e4:	46bd      	mov	sp, r7
 80076e6:	bd80      	pop	{r7, pc}

080076e8 <tvc_update>:

void tvc_update(tvc_mount* tvc, float target_pitch, float target_yaw, float current_pitch, float current_yaw) {
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b086      	sub	sp, #24
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6178      	str	r0, [r7, #20]
 80076f0:	ed87 0a04 	vstr	s0, [r7, #16]
 80076f4:	edc7 0a03 	vstr	s1, [r7, #12]
 80076f8:	ed87 1a02 	vstr	s2, [r7, #8]
 80076fc:	edc7 1a01 	vstr	s3, [r7, #4]
	PID_compute(&tvc->pid_x, target_pitch, current_pitch);
 8007700:	697b      	ldr	r3, [r7, #20]
 8007702:	3350      	adds	r3, #80	@ 0x50
 8007704:	edd7 0a02 	vldr	s1, [r7, #8]
 8007708:	ed97 0a04 	vldr	s0, [r7, #16]
 800770c:	4618      	mov	r0, r3
 800770e:	f7fc fd9b 	bl	8004248 <PID_compute>
	PID_compute(&tvc->pid_y, target_yaw, current_yaw);
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	3388      	adds	r3, #136	@ 0x88
 8007716:	edd7 0a01 	vldr	s1, [r7, #4]
 800771a:	ed97 0a03 	vldr	s0, [r7, #12]
 800771e:	4618      	mov	r0, r3
 8007720:	f7fc fd92 	bl	8004248 <PID_compute>

	tvc_set_angles_f(tvc, -tvc->pid_x.output, tvc->pid_y.output);
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	edd3 7a21 	vldr	s15, [r3, #132]	@ 0x84
 800772a:	eef1 7a67 	vneg.f32	s15, s15
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	ed93 7a2f 	vldr	s14, [r3, #188]	@ 0xbc
 8007734:	eef0 0a47 	vmov.f32	s1, s14
 8007738:	eeb0 0a67 	vmov.f32	s0, s15
 800773c:	6978      	ldr	r0, [r7, #20]
 800773e:	f7ff ffbb 	bl	80076b8 <tvc_set_angles_f>
}
 8007742:	bf00      	nop
 8007744:	3718      	adds	r7, #24
 8007746:	46bd      	mov	sp, r7
 8007748:	bd80      	pop	{r7, pc}
	...

0800774c <initialize_uart_dma>:
uint32_t valid_packets = 0;
uint32_t invalid_packets = 0;
uint32_t corrupted_packets = 0;
uint32_t missed_packets = 0;

void initialize_uart_dma() {
 800774c:	b580      	push	{r7, lr}
 800774e:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8007750:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8007754:	4906      	ldr	r1, [pc, #24]	@ (8007770 <initialize_uart_dma+0x24>)
 8007756:	4807      	ldr	r0, [pc, #28]	@ (8007774 <initialize_uart_dma+0x28>)
 8007758:	f007 fe98 	bl	800f48c <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 800775c:	4b06      	ldr	r3, [pc, #24]	@ (8007778 <initialize_uart_dma+0x2c>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681a      	ldr	r2, [r3, #0]
 8007762:	4b05      	ldr	r3, [pc, #20]	@ (8007778 <initialize_uart_dma+0x2c>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	f022 0208 	bic.w	r2, r2, #8
 800776a:	601a      	str	r2, [r3, #0]
}
 800776c:	bf00      	nop
 800776e:	bd80      	pop	{r7, pc}
 8007770:	20003e00 	.word	0x20003e00
 8007774:	20003bc0 	.word	0x20003bc0
 8007778:	20003c08 	.word	0x20003c08

0800777c <HAL_UARTEx_RxEventCallback>:

extern void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800777c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800777e:	b085      	sub	sp, #20
 8007780:	af00      	add	r7, sp, #0
 8007782:	6078      	str	r0, [r7, #4]
 8007784:	460b      	mov	r3, r1
 8007786:	807b      	strh	r3, [r7, #2]
	if (huart->Instance != USART1) return;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	4a8f      	ldr	r2, [pc, #572]	@ (80079cc <HAL_UARTEx_RxEventCallback+0x250>)
 800778e:	4293      	cmp	r3, r2
 8007790:	f040 8115 	bne.w	80079be <HAL_UARTEx_RxEventCallback+0x242>

	rx_callback_counter++;
 8007794:	4b8e      	ldr	r3, [pc, #568]	@ (80079d0 <HAL_UARTEx_RxEventCallback+0x254>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	3301      	adds	r3, #1
 800779a:	4a8d      	ldr	r2, [pc, #564]	@ (80079d0 <HAL_UARTEx_RxEventCallback+0x254>)
 800779c:	6013      	str	r3, [r2, #0]

	rx_tail = rx_head;
 800779e:	4b8d      	ldr	r3, [pc, #564]	@ (80079d4 <HAL_UARTEx_RxEventCallback+0x258>)
 80077a0:	881a      	ldrh	r2, [r3, #0]
 80077a2:	4b8d      	ldr	r3, [pc, #564]	@ (80079d8 <HAL_UARTEx_RxEventCallback+0x25c>)
 80077a4:	801a      	strh	r2, [r3, #0]

	if (Size == RX_BUFFER_SIZE) {
 80077a6:	887b      	ldrh	r3, [r7, #2]
 80077a8:	f5b3 5f58 	cmp.w	r3, #13824	@ 0x3600
 80077ac:	d103      	bne.n	80077b6 <HAL_UARTEx_RxEventCallback+0x3a>
		rx_head = 0;
 80077ae:	4b89      	ldr	r3, [pc, #548]	@ (80079d4 <HAL_UARTEx_RxEventCallback+0x258>)
 80077b0:	2200      	movs	r2, #0
 80077b2:	801a      	strh	r2, [r3, #0]
 80077b4:	e002      	b.n	80077bc <HAL_UARTEx_RxEventCallback+0x40>
	} else {
		rx_head = Size;
 80077b6:	4a87      	ldr	r2, [pc, #540]	@ (80079d4 <HAL_UARTEx_RxEventCallback+0x258>)
 80077b8:	887b      	ldrh	r3, [r7, #2]
 80077ba:	8013      	strh	r3, [r2, #0]
	}

	if (wrap_size != 0) {
 80077bc:	4b87      	ldr	r3, [pc, #540]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 80077be:	881b      	ldrh	r3, [r3, #0]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d033      	beq.n	800782c <HAL_UARTEx_RxEventCallback+0xb0>
		rx_bytes = Size + wrap_size;
 80077c4:	4b85      	ldr	r3, [pc, #532]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 80077c6:	881a      	ldrh	r2, [r3, #0]
 80077c8:	887b      	ldrh	r3, [r7, #2]
 80077ca:	4413      	add	r3, r2
 80077cc:	b29a      	uxth	r2, r3
 80077ce:	4b84      	ldr	r3, [pc, #528]	@ (80079e0 <HAL_UARTEx_RxEventCallback+0x264>)
 80077d0:	801a      	strh	r2, [r3, #0]

		if (rx_bytes != PACKET_SIZE) {
 80077d2:	4b83      	ldr	r3, [pc, #524]	@ (80079e0 <HAL_UARTEx_RxEventCallback+0x264>)
 80077d4:	881b      	ldrh	r3, [r3, #0]
 80077d6:	2b36      	cmp	r3, #54	@ 0x36
 80077d8:	d00e      	beq.n	80077f8 <HAL_UARTEx_RxEventCallback+0x7c>
			invalid_packets++;
 80077da:	4b82      	ldr	r3, [pc, #520]	@ (80079e4 <HAL_UARTEx_RxEventCallback+0x268>)
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	3301      	adds	r3, #1
 80077e0:	4a80      	ldr	r2, [pc, #512]	@ (80079e4 <HAL_UARTEx_RxEventCallback+0x268>)
 80077e2:	6013      	str	r3, [r2, #0]
			wrap_size = 0;
 80077e4:	4b7d      	ldr	r3, [pc, #500]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 80077e6:	2200      	movs	r2, #0
 80077e8:	801a      	strh	r2, [r3, #0]
			HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80077ea:	2201      	movs	r2, #1
 80077ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80077f0:	487d      	ldr	r0, [pc, #500]	@ (80079e8 <HAL_UARTEx_RxEventCallback+0x26c>)
 80077f2:	f002 f939 	bl	8009a68 <HAL_GPIO_WritePin>
			return;
 80077f6:	e0e5      	b.n	80079c4 <HAL_UARTEx_RxEventCallback+0x248>
		}

		memcpy(rx_data_buffer, &rx_dma_buffer[RX_BUFFER_SIZE - wrap_size], wrap_size);
 80077f8:	4b78      	ldr	r3, [pc, #480]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 80077fa:	881b      	ldrh	r3, [r3, #0]
 80077fc:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8007800:	4a7a      	ldr	r2, [pc, #488]	@ (80079ec <HAL_UARTEx_RxEventCallback+0x270>)
 8007802:	4413      	add	r3, r2
 8007804:	4a75      	ldr	r2, [pc, #468]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 8007806:	8812      	ldrh	r2, [r2, #0]
 8007808:	4619      	mov	r1, r3
 800780a:	4879      	ldr	r0, [pc, #484]	@ (80079f0 <HAL_UARTEx_RxEventCallback+0x274>)
 800780c:	f011 ff65 	bl	80196da <memcpy>
		memcpy(&rx_data_buffer[wrap_size], rx_dma_buffer, Size);
 8007810:	4b72      	ldr	r3, [pc, #456]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 8007812:	881b      	ldrh	r3, [r3, #0]
 8007814:	461a      	mov	r2, r3
 8007816:	4b76      	ldr	r3, [pc, #472]	@ (80079f0 <HAL_UARTEx_RxEventCallback+0x274>)
 8007818:	4413      	add	r3, r2
 800781a:	887a      	ldrh	r2, [r7, #2]
 800781c:	4973      	ldr	r1, [pc, #460]	@ (80079ec <HAL_UARTEx_RxEventCallback+0x270>)
 800781e:	4618      	mov	r0, r3
 8007820:	f011 ff5b 	bl	80196da <memcpy>

		wrap_size = 0;
 8007824:	4b6d      	ldr	r3, [pc, #436]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 8007826:	2200      	movs	r2, #0
 8007828:	801a      	strh	r2, [r3, #0]
 800782a:	e083      	b.n	8007934 <HAL_UARTEx_RxEventCallback+0x1b8>
	} else {
		if (rx_tail > rx_head) {
 800782c:	4b6a      	ldr	r3, [pc, #424]	@ (80079d8 <HAL_UARTEx_RxEventCallback+0x25c>)
 800782e:	881a      	ldrh	r2, [r3, #0]
 8007830:	4b68      	ldr	r3, [pc, #416]	@ (80079d4 <HAL_UARTEx_RxEventCallback+0x258>)
 8007832:	881b      	ldrh	r3, [r3, #0]
 8007834:	429a      	cmp	r2, r3
 8007836:	d942      	bls.n	80078be <HAL_UARTEx_RxEventCallback+0x142>
			if (rx_head == 0) {
 8007838:	4b66      	ldr	r3, [pc, #408]	@ (80079d4 <HAL_UARTEx_RxEventCallback+0x258>)
 800783a:	881b      	ldrh	r3, [r3, #0]
 800783c:	2b00      	cmp	r3, #0
 800783e:	d12f      	bne.n	80078a0 <HAL_UARTEx_RxEventCallback+0x124>
				wrap_size = RX_BUFFER_SIZE - rx_tail;
 8007840:	4b65      	ldr	r3, [pc, #404]	@ (80079d8 <HAL_UARTEx_RxEventCallback+0x25c>)
 8007842:	881b      	ldrh	r3, [r3, #0]
 8007844:	f5c3 5358 	rsb	r3, r3, #13824	@ 0x3600
 8007848:	b29a      	uxth	r2, r3
 800784a:	4b64      	ldr	r3, [pc, #400]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 800784c:	801a      	strh	r2, [r3, #0]
				if (wrap_size == PACKET_SIZE) {
 800784e:	4b63      	ldr	r3, [pc, #396]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 8007850:	881b      	ldrh	r3, [r3, #0]
 8007852:	2b36      	cmp	r3, #54	@ 0x36
 8007854:	d11e      	bne.n	8007894 <HAL_UARTEx_RxEventCallback+0x118>
					memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 8007856:	4b60      	ldr	r3, [pc, #384]	@ (80079d8 <HAL_UARTEx_RxEventCallback+0x25c>)
 8007858:	881b      	ldrh	r3, [r3, #0]
 800785a:	461a      	mov	r2, r3
 800785c:	4b63      	ldr	r3, [pc, #396]	@ (80079ec <HAL_UARTEx_RxEventCallback+0x270>)
 800785e:	4413      	add	r3, r2
 8007860:	4a63      	ldr	r2, [pc, #396]	@ (80079f0 <HAL_UARTEx_RxEventCallback+0x274>)
 8007862:	461c      	mov	r4, r3
 8007864:	4616      	mov	r6, r2
 8007866:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 800786a:	4635      	mov	r5, r6
 800786c:	4623      	mov	r3, r4
 800786e:	6818      	ldr	r0, [r3, #0]
 8007870:	6859      	ldr	r1, [r3, #4]
 8007872:	689a      	ldr	r2, [r3, #8]
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007878:	3410      	adds	r4, #16
 800787a:	3610      	adds	r6, #16
 800787c:	4564      	cmp	r4, ip
 800787e:	d1f4      	bne.n	800786a <HAL_UARTEx_RxEventCallback+0xee>
 8007880:	4633      	mov	r3, r6
 8007882:	4622      	mov	r2, r4
 8007884:	6810      	ldr	r0, [r2, #0]
 8007886:	6018      	str	r0, [r3, #0]
 8007888:	8892      	ldrh	r2, [r2, #4]
 800788a:	809a      	strh	r2, [r3, #4]
					wrap_size = 0;
 800788c:	4b53      	ldr	r3, [pc, #332]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 800788e:	2200      	movs	r2, #0
 8007890:	801a      	strh	r2, [r3, #0]
 8007892:	e04f      	b.n	8007934 <HAL_UARTEx_RxEventCallback+0x1b8>
				} else {
					rx_wrap_counter++;
 8007894:	4b57      	ldr	r3, [pc, #348]	@ (80079f4 <HAL_UARTEx_RxEventCallback+0x278>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	3301      	adds	r3, #1
 800789a:	4a56      	ldr	r2, [pc, #344]	@ (80079f4 <HAL_UARTEx_RxEventCallback+0x278>)
 800789c:	6013      	str	r3, [r2, #0]
					return;
 800789e:	e091      	b.n	80079c4 <HAL_UARTEx_RxEventCallback+0x248>
				}
			} else {
				invalid_packets++;
 80078a0:	4b50      	ldr	r3, [pc, #320]	@ (80079e4 <HAL_UARTEx_RxEventCallback+0x268>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3301      	adds	r3, #1
 80078a6:	4a4f      	ldr	r2, [pc, #316]	@ (80079e4 <HAL_UARTEx_RxEventCallback+0x268>)
 80078a8:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 80078aa:	4b4c      	ldr	r3, [pc, #304]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 80078ac:	2200      	movs	r2, #0
 80078ae:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 80078b0:	2201      	movs	r2, #1
 80078b2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80078b6:	484c      	ldr	r0, [pc, #304]	@ (80079e8 <HAL_UARTEx_RxEventCallback+0x26c>)
 80078b8:	f002 f8d6 	bl	8009a68 <HAL_GPIO_WritePin>
				return;
 80078bc:	e082      	b.n	80079c4 <HAL_UARTEx_RxEventCallback+0x248>
			}
		} else {
			rx_bytes = rx_head - rx_tail;
 80078be:	4b45      	ldr	r3, [pc, #276]	@ (80079d4 <HAL_UARTEx_RxEventCallback+0x258>)
 80078c0:	881a      	ldrh	r2, [r3, #0]
 80078c2:	4b45      	ldr	r3, [pc, #276]	@ (80079d8 <HAL_UARTEx_RxEventCallback+0x25c>)
 80078c4:	881b      	ldrh	r3, [r3, #0]
 80078c6:	1ad3      	subs	r3, r2, r3
 80078c8:	b29a      	uxth	r2, r3
 80078ca:	4b45      	ldr	r3, [pc, #276]	@ (80079e0 <HAL_UARTEx_RxEventCallback+0x264>)
 80078cc:	801a      	strh	r2, [r3, #0]

			if (rx_bytes == PACKET_SIZE) {
 80078ce:	4b44      	ldr	r3, [pc, #272]	@ (80079e0 <HAL_UARTEx_RxEventCallback+0x264>)
 80078d0:	881b      	ldrh	r3, [r3, #0]
 80078d2:	2b36      	cmp	r3, #54	@ 0x36
 80078d4:	d11b      	bne.n	800790e <HAL_UARTEx_RxEventCallback+0x192>
				memcpy(rx_data_buffer, &rx_dma_buffer[rx_tail], PACKET_SIZE);
 80078d6:	4b40      	ldr	r3, [pc, #256]	@ (80079d8 <HAL_UARTEx_RxEventCallback+0x25c>)
 80078d8:	881b      	ldrh	r3, [r3, #0]
 80078da:	461a      	mov	r2, r3
 80078dc:	4b43      	ldr	r3, [pc, #268]	@ (80079ec <HAL_UARTEx_RxEventCallback+0x270>)
 80078de:	4413      	add	r3, r2
 80078e0:	4a43      	ldr	r2, [pc, #268]	@ (80079f0 <HAL_UARTEx_RxEventCallback+0x274>)
 80078e2:	461c      	mov	r4, r3
 80078e4:	4616      	mov	r6, r2
 80078e6:	f104 0c30 	add.w	ip, r4, #48	@ 0x30
 80078ea:	4635      	mov	r5, r6
 80078ec:	4623      	mov	r3, r4
 80078ee:	6818      	ldr	r0, [r3, #0]
 80078f0:	6859      	ldr	r1, [r3, #4]
 80078f2:	689a      	ldr	r2, [r3, #8]
 80078f4:	68db      	ldr	r3, [r3, #12]
 80078f6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80078f8:	3410      	adds	r4, #16
 80078fa:	3610      	adds	r6, #16
 80078fc:	4564      	cmp	r4, ip
 80078fe:	d1f4      	bne.n	80078ea <HAL_UARTEx_RxEventCallback+0x16e>
 8007900:	4633      	mov	r3, r6
 8007902:	4622      	mov	r2, r4
 8007904:	6810      	ldr	r0, [r2, #0]
 8007906:	6018      	str	r0, [r3, #0]
 8007908:	8892      	ldrh	r2, [r2, #4]
 800790a:	809a      	strh	r2, [r3, #4]
 800790c:	e012      	b.n	8007934 <HAL_UARTEx_RxEventCallback+0x1b8>
			} else if (rx_bytes == 0) {
 800790e:	4b34      	ldr	r3, [pc, #208]	@ (80079e0 <HAL_UARTEx_RxEventCallback+0x264>)
 8007910:	881b      	ldrh	r3, [r3, #0]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d055      	beq.n	80079c2 <HAL_UARTEx_RxEventCallback+0x246>
				return;
			} else {
				invalid_packets++;
 8007916:	4b33      	ldr	r3, [pc, #204]	@ (80079e4 <HAL_UARTEx_RxEventCallback+0x268>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	3301      	adds	r3, #1
 800791c:	4a31      	ldr	r2, [pc, #196]	@ (80079e4 <HAL_UARTEx_RxEventCallback+0x268>)
 800791e:	6013      	str	r3, [r2, #0]
				wrap_size = 0;
 8007920:	4b2e      	ldr	r3, [pc, #184]	@ (80079dc <HAL_UARTEx_RxEventCallback+0x260>)
 8007922:	2200      	movs	r2, #0
 8007924:	801a      	strh	r2, [r3, #0]
				HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8007926:	2201      	movs	r2, #1
 8007928:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800792c:	482e      	ldr	r0, [pc, #184]	@ (80079e8 <HAL_UARTEx_RxEventCallback+0x26c>)
 800792e:	f002 f89b 	bl	8009a68 <HAL_GPIO_WritePin>
				return;
 8007932:	e047      	b.n	80079c4 <HAL_UARTEx_RxEventCallback+0x248>
			}
		}
	}

	bytes_to_packet(rx_data_buffer, write_packet);
 8007934:	4b30      	ldr	r3, [pc, #192]	@ (80079f8 <HAL_UARTEx_RxEventCallback+0x27c>)
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	4619      	mov	r1, r3
 800793a:	482d      	ldr	r0, [pc, #180]	@ (80079f0 <HAL_UARTEx_RxEventCallback+0x274>)
 800793c:	f000 fb48 	bl	8007fd0 <bytes_to_packet>
	uint8_t is_valid = validate_packet(write_packet);
 8007940:	4b2d      	ldr	r3, [pc, #180]	@ (80079f8 <HAL_UARTEx_RxEventCallback+0x27c>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4618      	mov	r0, r3
 8007946:	f000 f8df 	bl	8007b08 <validate_packet>
 800794a:	4603      	mov	r3, r0
 800794c:	73fb      	strb	r3, [r7, #15]

	if (is_valid) {
 800794e:	7bfb      	ldrb	r3, [r7, #15]
 8007950:	2b00      	cmp	r3, #0
 8007952:	d018      	beq.n	8007986 <HAL_UARTEx_RxEventCallback+0x20a>
		// Swap read/write buffers
		sensor_packet* temp = write_packet;
 8007954:	4b28      	ldr	r3, [pc, #160]	@ (80079f8 <HAL_UARTEx_RxEventCallback+0x27c>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	60bb      	str	r3, [r7, #8]
		write_packet = read_packet;
 800795a:	4b28      	ldr	r3, [pc, #160]	@ (80079fc <HAL_UARTEx_RxEventCallback+0x280>)
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	4a26      	ldr	r2, [pc, #152]	@ (80079f8 <HAL_UARTEx_RxEventCallback+0x27c>)
 8007960:	6013      	str	r3, [r2, #0]
		read_packet = temp;
 8007962:	4a26      	ldr	r2, [pc, #152]	@ (80079fc <HAL_UARTEx_RxEventCallback+0x280>)
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	6013      	str	r3, [r2, #0]

		data_ready = 1;
 8007968:	4b25      	ldr	r3, [pc, #148]	@ (8007a00 <HAL_UARTEx_RxEventCallback+0x284>)
 800796a:	2201      	movs	r2, #1
 800796c:	701a      	strb	r2, [r3, #0]
		valid_packets++;
 800796e:	4b25      	ldr	r3, [pc, #148]	@ (8007a04 <HAL_UARTEx_RxEventCallback+0x288>)
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	3301      	adds	r3, #1
 8007974:	4a23      	ldr	r2, [pc, #140]	@ (8007a04 <HAL_UARTEx_RxEventCallback+0x288>)
 8007976:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, RESET);
 8007978:	2200      	movs	r2, #0
 800797a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800797e:	481a      	ldr	r0, [pc, #104]	@ (80079e8 <HAL_UARTEx_RxEventCallback+0x26c>)
 8007980:	f002 f872 	bl	8009a68 <HAL_GPIO_WritePin>
 8007984:	e00a      	b.n	800799c <HAL_UARTEx_RxEventCallback+0x220>
	} else {
		corrupted_packets++;
 8007986:	4b20      	ldr	r3, [pc, #128]	@ (8007a08 <HAL_UARTEx_RxEventCallback+0x28c>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	3301      	adds	r3, #1
 800798c:	4a1e      	ldr	r2, [pc, #120]	@ (8007a08 <HAL_UARTEx_RxEventCallback+0x28c>)
 800798e:	6013      	str	r3, [r2, #0]
		HAL_GPIO_WritePin(ERROR_LED_GPIO_Port, ERROR_LED_Pin, SET);
 8007990:	2201      	movs	r2, #1
 8007992:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007996:	4814      	ldr	r0, [pc, #80]	@ (80079e8 <HAL_UARTEx_RxEventCallback+0x26c>)
 8007998:	f002 f866 	bl	8009a68 <HAL_GPIO_WritePin>
	}

	missed_packets = rx_callback_counter - (rx_wrap_counter + valid_packets + invalid_packets + corrupted_packets);
 800799c:	4b0c      	ldr	r3, [pc, #48]	@ (80079d0 <HAL_UARTEx_RxEventCallback+0x254>)
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	4b14      	ldr	r3, [pc, #80]	@ (80079f4 <HAL_UARTEx_RxEventCallback+0x278>)
 80079a2:	6819      	ldr	r1, [r3, #0]
 80079a4:	4b17      	ldr	r3, [pc, #92]	@ (8007a04 <HAL_UARTEx_RxEventCallback+0x288>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4419      	add	r1, r3
 80079aa:	4b0e      	ldr	r3, [pc, #56]	@ (80079e4 <HAL_UARTEx_RxEventCallback+0x268>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4419      	add	r1, r3
 80079b0:	4b15      	ldr	r3, [pc, #84]	@ (8007a08 <HAL_UARTEx_RxEventCallback+0x28c>)
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	440b      	add	r3, r1
 80079b6:	1ad3      	subs	r3, r2, r3
 80079b8:	4a14      	ldr	r2, [pc, #80]	@ (8007a0c <HAL_UARTEx_RxEventCallback+0x290>)
 80079ba:	6013      	str	r3, [r2, #0]
 80079bc:	e002      	b.n	80079c4 <HAL_UARTEx_RxEventCallback+0x248>
	if (huart->Instance != USART1) return;
 80079be:	bf00      	nop
 80079c0:	e000      	b.n	80079c4 <HAL_UARTEx_RxEventCallback+0x248>
				return;
 80079c2:	bf00      	nop
}
 80079c4:	3714      	adds	r7, #20
 80079c6:	46bd      	mov	sp, r7
 80079c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80079ca:	bf00      	nop
 80079cc:	40011000 	.word	0x40011000
 80079d0:	20007408 	.word	0x20007408
 80079d4:	20007402 	.word	0x20007402
 80079d8:	20007400 	.word	0x20007400
 80079dc:	20007406 	.word	0x20007406
 80079e0:	20007404 	.word	0x20007404
 80079e4:	20007414 	.word	0x20007414
 80079e8:	40020800 	.word	0x40020800
 80079ec:	20003e00 	.word	0x20003e00
 80079f0:	20003dc8 	.word	0x20003dc8
 80079f4:	2000740c 	.word	0x2000740c
 80079f8:	20000194 	.word	0x20000194
 80079fc:	20000198 	.word	0x20000198
 8007a00:	20003dc6 	.word	0x20003dc6
 8007a04:	20007410 	.word	0x20007410
 8007a08:	20007418 	.word	0x20007418
 8007a0c:	2000741c 	.word	0x2000741c

08007a10 <HAL_UART_ErrorCallback>:

extern void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b082      	sub	sp, #8
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
	if (huart->Instance != USART1) return;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	4a0c      	ldr	r2, [pc, #48]	@ (8007a50 <HAL_UART_ErrorCallback+0x40>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d111      	bne.n	8007a46 <HAL_UART_ErrorCallback+0x36>

	HAL_UART_Abort(&huart1);
 8007a22:	480c      	ldr	r0, [pc, #48]	@ (8007a54 <HAL_UART_ErrorCallback+0x44>)
 8007a24:	f007 fd8f 	bl	800f546 <HAL_UART_Abort>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, rx_dma_buffer, RX_BUFFER_SIZE);
 8007a28:	f44f 5258 	mov.w	r2, #13824	@ 0x3600
 8007a2c:	490a      	ldr	r1, [pc, #40]	@ (8007a58 <HAL_UART_ErrorCallback+0x48>)
 8007a2e:	4809      	ldr	r0, [pc, #36]	@ (8007a54 <HAL_UART_ErrorCallback+0x44>)
 8007a30:	f007 fd2c 	bl	800f48c <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart1_rx, DMA_IT_HT);
 8007a34:	4b09      	ldr	r3, [pc, #36]	@ (8007a5c <HAL_UART_ErrorCallback+0x4c>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	681a      	ldr	r2, [r3, #0]
 8007a3a:	4b08      	ldr	r3, [pc, #32]	@ (8007a5c <HAL_UART_ErrorCallback+0x4c>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f022 0208 	bic.w	r2, r2, #8
 8007a42:	601a      	str	r2, [r3, #0]
 8007a44:	e000      	b.n	8007a48 <HAL_UART_ErrorCallback+0x38>
	if (huart->Instance != USART1) return;
 8007a46:	bf00      	nop
}
 8007a48:	3708      	adds	r7, #8
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}
 8007a4e:	bf00      	nop
 8007a50:	40011000 	.word	0x40011000
 8007a54:	20003bc0 	.word	0x20003bc0
 8007a58:	20003e00 	.word	0x20003e00
 8007a5c:	20003c08 	.word	0x20003c08

08007a60 <uart_dma_is_data_ready>:

uint8_t uart_dma_is_data_ready() {
 8007a60:	b480      	push	{r7}
 8007a62:	af00      	add	r7, sp, #0
	return data_ready;
 8007a64:	4b03      	ldr	r3, [pc, #12]	@ (8007a74 <uart_dma_is_data_ready+0x14>)
 8007a66:	781b      	ldrb	r3, [r3, #0]
 8007a68:	b2db      	uxtb	r3, r3
}
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	46bd      	mov	sp, r7
 8007a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a72:	4770      	bx	lr
 8007a74:	20003dc6 	.word	0x20003dc6

08007a78 <uart_dma_reset_data_ready>:

void uart_dma_reset_data_ready() {
 8007a78:	b480      	push	{r7}
 8007a7a:	af00      	add	r7, sp, #0
	data_ready = 0;
 8007a7c:	4b03      	ldr	r3, [pc, #12]	@ (8007a8c <uart_dma_reset_data_ready+0x14>)
 8007a7e:	2200      	movs	r2, #0
 8007a80:	701a      	strb	r2, [r3, #0]
}
 8007a82:	bf00      	nop
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr
 8007a8c:	20003dc6 	.word	0x20003dc6

08007a90 <uart_dma_get_latest_packet>:

sensor_packet* uart_dma_get_latest_packet() {
 8007a90:	b480      	push	{r7}
 8007a92:	af00      	add	r7, sp, #0
	return read_packet;
 8007a94:	4b03      	ldr	r3, [pc, #12]	@ (8007aa4 <uart_dma_get_latest_packet+0x14>)
 8007a96:	681b      	ldr	r3, [r3, #0]
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr
 8007aa2:	bf00      	nop
 8007aa4:	20000198 	.word	0x20000198

08007aa8 <calculate_crc32>:
	{0.00600000005f, -0.128000006f, 1.65100002f}
};

extern CRC_HandleTypeDef hcrc;

uint32_t calculate_crc32(uint8_t *data, size_t len) {
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b0a0      	sub	sp, #128	@ 0x80
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	6039      	str	r1, [r7, #0]
    size_t padded_len = (len + 3) & ~0x03;
 8007ab2:	683b      	ldr	r3, [r7, #0]
 8007ab4:	3303      	adds	r3, #3
 8007ab6:	f023 0303 	bic.w	r3, r3, #3
 8007aba:	67fb      	str	r3, [r7, #124]	@ 0x7c
    size_t buffer_len = 2 * PACKET_SIZE;
 8007abc:	236c      	movs	r3, #108	@ 0x6c
 8007abe:	67bb      	str	r3, [r7, #120]	@ 0x78
    uint8_t buffer[2 * PACKET_SIZE];

    if (padded_len > buffer_len) return 0;
 8007ac0:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8007ac2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ac4:	429a      	cmp	r2, r3
 8007ac6:	d901      	bls.n	8007acc <calculate_crc32+0x24>
 8007ac8:	2300      	movs	r3, #0
 8007aca:	e016      	b.n	8007afa <calculate_crc32+0x52>

    memset(buffer, 0, buffer_len);
 8007acc:	f107 030c 	add.w	r3, r7, #12
 8007ad0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8007ad2:	2100      	movs	r1, #0
 8007ad4:	4618      	mov	r0, r3
 8007ad6:	f011 fd22 	bl	801951e <memset>
    memcpy(buffer, data, len);
 8007ada:	f107 030c 	add.w	r3, r7, #12
 8007ade:	683a      	ldr	r2, [r7, #0]
 8007ae0:	6879      	ldr	r1, [r7, #4]
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f011 fdf9 	bl	80196da <memcpy>

    return HAL_CRC_Calculate(&hcrc, (uint32_t*)buffer, padded_len >> 2);
 8007ae8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007aea:	089a      	lsrs	r2, r3, #2
 8007aec:	f107 030c 	add.w	r3, r7, #12
 8007af0:	4619      	mov	r1, r3
 8007af2:	4804      	ldr	r0, [pc, #16]	@ (8007b04 <calculate_crc32+0x5c>)
 8007af4:	f001 f8b9 	bl	8008c6a <HAL_CRC_Calculate>
 8007af8:	4603      	mov	r3, r0
}
 8007afa:	4618      	mov	r0, r3
 8007afc:	3780      	adds	r7, #128	@ 0x80
 8007afe:	46bd      	mov	sp, r7
 8007b00:	bd80      	pop	{r7, pc}
 8007b02:	bf00      	nop
 8007b04:	200038e8 	.word	0x200038e8

08007b08 <validate_packet>:
	packet->header = PACKET_HEADER;
	packet->data = *data;
	packet->crc = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
}

uint8_t validate_packet(sensor_packet *packet) {
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b084      	sub	sp, #16
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
    if (packet->header != PACKET_HEADER) return 0;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	881b      	ldrh	r3, [r3, #0]
 8007b14:	b29b      	uxth	r3, r3
 8007b16:	f64a 32cd 	movw	r2, #43981	@ 0xabcd
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d001      	beq.n	8007b22 <validate_packet+0x1a>
 8007b1e:	2300      	movs	r3, #0
 8007b20:	e00f      	b.n	8007b42 <validate_packet+0x3a>
    uint32_t expected = calculate_crc32((uint8_t*)&packet->data, sizeof(raw_sensor_data));
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	3302      	adds	r3, #2
 8007b26:	2130      	movs	r1, #48	@ 0x30
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f7ff ffbd 	bl	8007aa8 <calculate_crc32>
 8007b2e:	60f8      	str	r0, [r7, #12]
    return (packet->crc == expected);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	f8d3 3032 	ldr.w	r3, [r3, #50]	@ 0x32
 8007b36:	68fa      	ldr	r2, [r7, #12]
 8007b38:	429a      	cmp	r2, r3
 8007b3a:	bf0c      	ite	eq
 8007b3c:	2301      	moveq	r3, #1
 8007b3e:	2300      	movne	r3, #0
 8007b40:	b2db      	uxtb	r3, r3
}
 8007b42:	4618      	mov	r0, r3
 8007b44:	3710      	adds	r7, #16
 8007b46:	46bd      	mov	sp, r7
 8007b48:	bd80      	pop	{r7, pc}
 8007b4a:	0000      	movs	r0, r0
 8007b4c:	0000      	movs	r0, r0
	...

08007b50 <process_raw_sensor_data>:

void process_raw_sensor_data(raw_sensor_data* raw_data, sensor_data* data) {
 8007b50:	b5b0      	push	{r4, r5, r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
	data->time = raw_data->time;
 8007b5a:	6879      	ldr	r1, [r7, #4]
 8007b5c:	680a      	ldr	r2, [r1, #0]
 8007b5e:	684b      	ldr	r3, [r1, #4]
 8007b60:	6839      	ldr	r1, [r7, #0]
 8007b62:	600a      	str	r2, [r1, #0]
 8007b64:	604b      	str	r3, [r1, #4]

	data->pressure = PRESSURE_SCALER * raw_data->bmp390.pressure;
 8007b66:	6879      	ldr	r1, [r7, #4]
 8007b68:	f8d1 201a 	ldr.w	r2, [r1, #26]
 8007b6c:	f8d1 301e 	ldr.w	r3, [r1, #30]
 8007b70:	4610      	mov	r0, r2
 8007b72:	4619      	mov	r1, r3
 8007b74:	f7f9 f960 	bl	8000e38 <__aeabi_ul2f>
 8007b78:	ee07 0a10 	vmov	s14, r0
 8007b7c:	eddf 7ada 	vldr	s15, [pc, #872]	@ 8007ee8 <process_raw_sensor_data+0x398>
 8007b80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	ee17 2a90 	vmov	r2, s15
 8007b8a:	62da      	str	r2, [r3, #44]	@ 0x2c
	data->temperature = TEMPERATURE_SCALER * raw_data->bmp390.temperature;
 8007b8c:	6879      	ldr	r1, [r7, #4]
 8007b8e:	f8d1 2022 	ldr.w	r2, [r1, #34]	@ 0x22
 8007b92:	f8d1 3026 	ldr.w	r3, [r1, #38]	@ 0x26
 8007b96:	4610      	mov	r0, r2
 8007b98:	4619      	mov	r1, r3
 8007b9a:	f7f9 f955 	bl	8000e48 <__aeabi_l2f>
 8007b9e:	ee07 0a10 	vmov	s14, r0
 8007ba2:	eddf 7ad1 	vldr	s15, [pc, #836]	@ 8007ee8 <process_raw_sensor_data+0x398>
 8007ba6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	ee17 2a90 	vmov	r2, s15
 8007bb0:	631a      	str	r2, [r3, #48]	@ 0x30

	// swap x-y
	data->ax = ACC_SCALER * (int16_t)raw_data->bno055.ay;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	895b      	ldrh	r3, [r3, #10]
 8007bb6:	b29b      	uxth	r3, r3
 8007bb8:	b21b      	sxth	r3, r3
 8007bba:	ee07 3a90 	vmov	s15, r3
 8007bbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007bc2:	ed9f 7ac9 	vldr	s14, [pc, #804]	@ 8007ee8 <process_raw_sensor_data+0x398>
 8007bc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	ee17 2a90 	vmov	r2, s15
 8007bd0:	609a      	str	r2, [r3, #8]
	data->gx = GYR_SCALER * (int16_t)raw_data->bno055.gy;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	8a1b      	ldrh	r3, [r3, #16]
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	b21b      	sxth	r3, r3
 8007bda:	ee07 3a90 	vmov	s15, r3
 8007bde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007be2:	ed9f 7ac2 	vldr	s14, [pc, #776]	@ 8007eec <process_raw_sensor_data+0x39c>
 8007be6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	ee17 2a90 	vmov	r2, s15
 8007bf0:	615a      	str	r2, [r3, #20]
	data->mx = MAG_SCALER * (int16_t)raw_data->bno055.my;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	8adb      	ldrh	r3, [r3, #22]
 8007bf6:	b29b      	uxth	r3, r3
 8007bf8:	b21b      	sxth	r3, r3
 8007bfa:	ee07 3a90 	vmov	s15, r3
 8007bfe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c02:	ed9f 7abb 	vldr	s14, [pc, #748]	@ 8007ef0 <process_raw_sensor_data+0x3a0>
 8007c06:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	ee17 2a90 	vmov	r2, s15
 8007c10:	621a      	str	r2, [r3, #32]

	// swap x-y
	data->ay = ACC_SCALER * (int16_t)raw_data->bno055.ax;
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	891b      	ldrh	r3, [r3, #8]
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	b21b      	sxth	r3, r3
 8007c1a:	ee07 3a90 	vmov	s15, r3
 8007c1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c22:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8007ee8 <process_raw_sensor_data+0x398>
 8007c26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	ee17 2a90 	vmov	r2, s15
 8007c30:	60da      	str	r2, [r3, #12]
	data->gy = GYR_SCALER * (int16_t)raw_data->bno055.gx;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	89db      	ldrh	r3, [r3, #14]
 8007c36:	b29b      	uxth	r3, r3
 8007c38:	b21b      	sxth	r3, r3
 8007c3a:	ee07 3a90 	vmov	s15, r3
 8007c3e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c42:	ed9f 7aaa 	vldr	s14, [pc, #680]	@ 8007eec <process_raw_sensor_data+0x39c>
 8007c46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	ee17 2a90 	vmov	r2, s15
 8007c50:	619a      	str	r2, [r3, #24]
	data->my = MAG_SCALER * (int16_t)raw_data->bno055.mx;
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	8a9b      	ldrh	r3, [r3, #20]
 8007c56:	b29b      	uxth	r3, r3
 8007c58:	b21b      	sxth	r3, r3
 8007c5a:	ee07 3a90 	vmov	s15, r3
 8007c5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c62:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 8007ef0 <process_raw_sensor_data+0x3a0>
 8007c66:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c6a:	683b      	ldr	r3, [r7, #0]
 8007c6c:	ee17 2a90 	vmov	r2, s15
 8007c70:	625a      	str	r2, [r3, #36]	@ 0x24

	// invert z
	data->az = -ACC_SCALER * (int16_t)raw_data->bno055.az;
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	899b      	ldrh	r3, [r3, #12]
 8007c76:	b29b      	uxth	r3, r3
 8007c78:	b21b      	sxth	r3, r3
 8007c7a:	ee07 3a90 	vmov	s15, r3
 8007c7e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007c82:	ed9f 7a9c 	vldr	s14, [pc, #624]	@ 8007ef4 <process_raw_sensor_data+0x3a4>
 8007c86:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007c8a:	683b      	ldr	r3, [r7, #0]
 8007c8c:	ee17 2a90 	vmov	r2, s15
 8007c90:	611a      	str	r2, [r3, #16]
	data->gz = -GYR_SCALER * (int16_t)raw_data->bno055.gz;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	8a5b      	ldrh	r3, [r3, #18]
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	b21b      	sxth	r3, r3
 8007c9a:	ee07 3a90 	vmov	s15, r3
 8007c9e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007ca2:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8007ef8 <process_raw_sensor_data+0x3a8>
 8007ca6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007caa:	683b      	ldr	r3, [r7, #0]
 8007cac:	ee17 2a90 	vmov	r2, s15
 8007cb0:	61da      	str	r2, [r3, #28]
	data->mz = -MAG_SCALER * (int16_t)raw_data->bno055.mz;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	8b1b      	ldrh	r3, [r3, #24]
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	b21b      	sxth	r3, r3
 8007cba:	ee07 3a90 	vmov	s15, r3
 8007cbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007cc2:	ed9f 7a8e 	vldr	s14, [pc, #568]	@ 8007efc <process_raw_sensor_data+0x3ac>
 8007cc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	ee17 2a90 	vmov	r2, s15
 8007cd0:	629a      	str	r2, [r3, #40]	@ 0x28

	// remove biases
#ifndef CALIBRATE_ACC
	data->ax = (data->ax / CONSTANT_g - ACC_BIAS[0]) * ACC_SCALE_FACTOR[0][0] * CONSTANT_g;
 8007cd2:	683b      	ldr	r3, [r7, #0]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 8007f00 <process_raw_sensor_data+0x3b0>
 8007cda:	ee07 3a90 	vmov	s15, r3
 8007cde:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8007ce2:	ed9f 7a88 	vldr	s14, [pc, #544]	@ 8007f04 <process_raw_sensor_data+0x3b4>
 8007ce6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007cea:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 8007f08 <process_raw_sensor_data+0x3b8>
 8007cee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007cf2:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 8007f00 <process_raw_sensor_data+0x3b0>
 8007cf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007cfa:	683b      	ldr	r3, [r7, #0]
 8007cfc:	ee17 2a90 	vmov	r2, s15
 8007d00:	609a      	str	r2, [r3, #8]
	data->ay = (data->ay / CONSTANT_g - ACC_BIAS[1]) * ACC_SCALE_FACTOR[1][1] * CONSTANT_g;
 8007d02:	683b      	ldr	r3, [r7, #0]
 8007d04:	68db      	ldr	r3, [r3, #12]
 8007d06:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8007f00 <process_raw_sensor_data+0x3b0>
 8007d0a:	ee07 3a90 	vmov	s15, r3
 8007d0e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8007d12:	ed9f 7a7e 	vldr	s14, [pc, #504]	@ 8007f0c <process_raw_sensor_data+0x3bc>
 8007d16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007d1a:	ed9f 7a7d 	vldr	s14, [pc, #500]	@ 8007f10 <process_raw_sensor_data+0x3c0>
 8007d1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d22:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 8007f00 <process_raw_sensor_data+0x3b0>
 8007d26:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	ee17 2a90 	vmov	r2, s15
 8007d30:	60da      	str	r2, [r3, #12]
	data->az = (data->az / CONSTANT_g - ACC_BIAS[2]) * ACC_SCALE_FACTOR[2][2] * CONSTANT_g;
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	691b      	ldr	r3, [r3, #16]
 8007d36:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 8007f00 <process_raw_sensor_data+0x3b0>
 8007d3a:	ee07 3a90 	vmov	s15, r3
 8007d3e:	eec7 7a87 	vdiv.f32	s15, s15, s14
 8007d42:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8007f14 <process_raw_sensor_data+0x3c4>
 8007d46:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007d4a:	ed9f 7a73 	vldr	s14, [pc, #460]	@ 8007f18 <process_raw_sensor_data+0x3c8>
 8007d4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d52:	ed9f 7a6b 	vldr	s14, [pc, #428]	@ 8007f00 <process_raw_sensor_data+0x3b0>
 8007d56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	ee17 2a90 	vmov	r2, s15
 8007d60:	611a      	str	r2, [r3, #16]
#endif

#ifndef CALIBRATE_GYR
	data->gx = (data->gx - GYR_BIAS[0] / RAD_TO_DEG);
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	695b      	ldr	r3, [r3, #20]
 8007d66:	4618      	mov	r0, r3
 8007d68:	f7f8 fbfe 	bl	8000568 <__aeabi_f2d>
 8007d6c:	4604      	mov	r4, r0
 8007d6e:	460d      	mov	r5, r1
 8007d70:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 8007f1c <process_raw_sensor_data+0x3cc>
 8007d74:	eddf 7a6a 	vldr	s15, [pc, #424]	@ 8007f20 <process_raw_sensor_data+0x3d0>
 8007d78:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007d7c:	ee16 0a90 	vmov	r0, s13
 8007d80:	f7f8 fbf2 	bl	8000568 <__aeabi_f2d>
 8007d84:	a356      	add	r3, pc, #344	@ (adr r3, 8007ee0 <process_raw_sensor_data+0x390>)
 8007d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d8a:	f7f8 fd6f 	bl	800086c <__aeabi_ddiv>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	4620      	mov	r0, r4
 8007d94:	4629      	mov	r1, r5
 8007d96:	f7f8 fa87 	bl	80002a8 <__aeabi_dsub>
 8007d9a:	4602      	mov	r2, r0
 8007d9c:	460b      	mov	r3, r1
 8007d9e:	4610      	mov	r0, r2
 8007da0:	4619      	mov	r1, r3
 8007da2:	f7f8 ff31 	bl	8000c08 <__aeabi_d2f>
 8007da6:	4602      	mov	r2, r0
 8007da8:	683b      	ldr	r3, [r7, #0]
 8007daa:	615a      	str	r2, [r3, #20]
	data->gy = (data->gy - GYR_BIAS[1] / RAD_TO_DEG);
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7f8 fbd9 	bl	8000568 <__aeabi_f2d>
 8007db6:	4604      	mov	r4, r0
 8007db8:	460d      	mov	r5, r1
 8007dba:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8007f24 <process_raw_sensor_data+0x3d4>
 8007dbe:	eddf 7a58 	vldr	s15, [pc, #352]	@ 8007f20 <process_raw_sensor_data+0x3d0>
 8007dc2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007dc6:	ee16 0a90 	vmov	r0, s13
 8007dca:	f7f8 fbcd 	bl	8000568 <__aeabi_f2d>
 8007dce:	a344      	add	r3, pc, #272	@ (adr r3, 8007ee0 <process_raw_sensor_data+0x390>)
 8007dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dd4:	f7f8 fd4a 	bl	800086c <__aeabi_ddiv>
 8007dd8:	4602      	mov	r2, r0
 8007dda:	460b      	mov	r3, r1
 8007ddc:	4620      	mov	r0, r4
 8007dde:	4629      	mov	r1, r5
 8007de0:	f7f8 fa62 	bl	80002a8 <__aeabi_dsub>
 8007de4:	4602      	mov	r2, r0
 8007de6:	460b      	mov	r3, r1
 8007de8:	4610      	mov	r0, r2
 8007dea:	4619      	mov	r1, r3
 8007dec:	f7f8 ff0c 	bl	8000c08 <__aeabi_d2f>
 8007df0:	4602      	mov	r2, r0
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	619a      	str	r2, [r3, #24]
	data->gz = (data->gz - GYR_BIAS[2] / RAD_TO_DEG);
 8007df6:	683b      	ldr	r3, [r7, #0]
 8007df8:	69db      	ldr	r3, [r3, #28]
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f7f8 fbb4 	bl	8000568 <__aeabi_f2d>
 8007e00:	4604      	mov	r4, r0
 8007e02:	460d      	mov	r5, r1
 8007e04:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8007f28 <process_raw_sensor_data+0x3d8>
 8007e08:	eddf 7a45 	vldr	s15, [pc, #276]	@ 8007f20 <process_raw_sensor_data+0x3d0>
 8007e0c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007e10:	ee16 0a90 	vmov	r0, s13
 8007e14:	f7f8 fba8 	bl	8000568 <__aeabi_f2d>
 8007e18:	a331      	add	r3, pc, #196	@ (adr r3, 8007ee0 <process_raw_sensor_data+0x390>)
 8007e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1e:	f7f8 fd25 	bl	800086c <__aeabi_ddiv>
 8007e22:	4602      	mov	r2, r0
 8007e24:	460b      	mov	r3, r1
 8007e26:	4620      	mov	r0, r4
 8007e28:	4629      	mov	r1, r5
 8007e2a:	f7f8 fa3d 	bl	80002a8 <__aeabi_dsub>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	460b      	mov	r3, r1
 8007e32:	4610      	mov	r0, r2
 8007e34:	4619      	mov	r1, r3
 8007e36:	f7f8 fee7 	bl	8000c08 <__aeabi_d2f>
 8007e3a:	4602      	mov	r2, r0
 8007e3c:	683b      	ldr	r3, [r7, #0]
 8007e3e:	61da      	str	r2, [r3, #28]
#endif

#ifndef CALIBRATE_MAG
	data->mx = (data->mx - MAG_BIAS[0]);
 8007e40:	683b      	ldr	r3, [r7, #0]
 8007e42:	6a1b      	ldr	r3, [r3, #32]
 8007e44:	eddf 7a39 	vldr	s15, [pc, #228]	@ 8007f2c <process_raw_sensor_data+0x3dc>
 8007e48:	ee07 3a10 	vmov	s14, r3
 8007e4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e50:	683b      	ldr	r3, [r7, #0]
 8007e52:	ee17 2a90 	vmov	r2, s15
 8007e56:	621a      	str	r2, [r3, #32]
	data->my = (data->my - MAG_BIAS[1]);
 8007e58:	683b      	ldr	r3, [r7, #0]
 8007e5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e5c:	eddf 7a34 	vldr	s15, [pc, #208]	@ 8007f30 <process_raw_sensor_data+0x3e0>
 8007e60:	ee07 3a10 	vmov	s14, r3
 8007e64:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	ee17 2a90 	vmov	r2, s15
 8007e6e:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = (data->mz - MAG_BIAS[2]);
 8007e70:	683b      	ldr	r3, [r7, #0]
 8007e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007e74:	eddf 7a2f 	vldr	s15, [pc, #188]	@ 8007f34 <process_raw_sensor_data+0x3e4>
 8007e78:	ee07 3a10 	vmov	s14, r3
 8007e7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	ee17 2a90 	vmov	r2, s15
 8007e86:	629a      	str	r2, [r3, #40]	@ 0x28

	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8007e88:	683b      	ldr	r3, [r7, #0]
 8007e8a:	6a1b      	ldr	r3, [r3, #32]
 8007e8c:	eddf 7a2a 	vldr	s15, [pc, #168]	@ 8007f38 <process_raw_sensor_data+0x3e8>
 8007e90:	ee07 3a10 	vmov	s14, r3
 8007e94:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[0][1] +
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9c:	eddf 7a27 	vldr	s15, [pc, #156]	@ 8007f3c <process_raw_sensor_data+0x3ec>
 8007ea0:	ee06 3a90 	vmov	s13, r3
 8007ea4:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8007ea8:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[0][2];
 8007eac:	683b      	ldr	r3, [r7, #0]
 8007eae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eb0:	eddf 7a24 	vldr	s15, [pc, #144]	@ 8007f44 <process_raw_sensor_data+0x3f4>
 8007eb4:	ee06 3a90 	vmov	s13, r3
 8007eb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mx = 	data->mx * MAG_SCALE_FACTOR[0][0] +
 8007ebc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ec0:	edc7 7a05 	vstr	s15, [r7, #20]

	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	6a1b      	ldr	r3, [r3, #32]
 8007ec8:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 8007f3c <process_raw_sensor_data+0x3ec>
 8007ecc:	ee07 3a10 	vmov	s14, r3
 8007ed0:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[1][1] +
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ed8:	e03a      	b.n	8007f50 <process_raw_sensor_data+0x400>
 8007eda:	bf00      	nop
 8007edc:	f3af 8000 	nop.w
 8007ee0:	54442d18 	.word	0x54442d18
 8007ee4:	400921fb 	.word	0x400921fb
 8007ee8:	3c23d70a 	.word	0x3c23d70a
 8007eec:	3a91a2b4 	.word	0x3a91a2b4
 8007ef0:	3d800000 	.word	0x3d800000
 8007ef4:	bc23d70a 	.word	0xbc23d70a
 8007ef8:	ba91a2b4 	.word	0xba91a2b4
 8007efc:	bd800000 	.word	0xbd800000
 8007f00:	411ce83e 	.word	0x411ce83e
 8007f04:	bd9ba5e4 	.word	0xbd9ba5e4
 8007f08:	3f7ea511 	.word	0x3f7ea511
 8007f0c:	bcfdf3b7 	.word	0xbcfdf3b7
 8007f10:	3f7f0942 	.word	0x3f7f0942
 8007f14:	3d2c0832 	.word	0x3d2c0832
 8007f18:	3f7b2830 	.word	0x3f7b2830
 8007f1c:	bddc5ba4 	.word	0xbddc5ba4
 8007f20:	43340000 	.word	0x43340000
 8007f24:	bd43d540 	.word	0xbd43d540
 8007f28:	be170318 	.word	0xbe170318
 8007f2c:	c236cccd 	.word	0xc236cccd
 8007f30:	c2733333 	.word	0xc2733333
 8007f34:	42166667 	.word	0x42166667
 8007f38:	3fc56042 	.word	0x3fc56042
 8007f3c:	3dc49ba6 	.word	0x3dc49ba6
 8007f40:	3fa353f8 	.word	0x3fa353f8
 8007f44:	3bc49ba6 	.word	0x3bc49ba6
 8007f48:	be03126f 	.word	0xbe03126f
 8007f4c:	3fd353f8 	.word	0x3fd353f8
 8007f50:	ed5f 7a05 	vldr	s15, [pc, #-20]	@ 8007f40 <process_raw_sensor_data+0x3f0>
 8007f54:	ee06 3a90 	vmov	s13, r3
 8007f58:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8007f5c:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[1][2];
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f64:	ed5f 7a08 	vldr	s15, [pc, #-32]	@ 8007f48 <process_raw_sensor_data+0x3f8>
 8007f68:	ee06 3a90 	vmov	s13, r3
 8007f6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_my = 	data->mx * MAG_SCALE_FACTOR[1][0] +
 8007f70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007f74:	edc7 7a04 	vstr	s15, [r7, #16]

	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	6a1b      	ldr	r3, [r3, #32]
 8007f7c:	ed5f 7a0f 	vldr	s15, [pc, #-60]	@ 8007f44 <process_raw_sensor_data+0x3f4>
 8007f80:	ee07 3a10 	vmov	s14, r3
 8007f84:	ee27 7a27 	vmul.f32	s14, s14, s15
					data->my * MAG_SCALE_FACTOR[2][1] +
 8007f88:	683b      	ldr	r3, [r7, #0]
 8007f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f8c:	ed5f 7a12 	vldr	s15, [pc, #-72]	@ 8007f48 <process_raw_sensor_data+0x3f8>
 8007f90:	ee06 3a90 	vmov	s13, r3
 8007f94:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8007f98:	ee37 7a27 	vadd.f32	s14, s14, s15
					data->mz * MAG_SCALE_FACTOR[2][2];
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fa0:	ed5f 7a16 	vldr	s15, [pc, #-88]	@ 8007f4c <process_raw_sensor_data+0x3fc>
 8007fa4:	ee06 3a90 	vmov	s13, r3
 8007fa8:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float cal_mz = 	data->mx * MAG_SCALE_FACTOR[2][0] +
 8007fac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007fb0:	edc7 7a03 	vstr	s15, [r7, #12]

	data->mx = cal_mx;
 8007fb4:	683b      	ldr	r3, [r7, #0]
 8007fb6:	697a      	ldr	r2, [r7, #20]
 8007fb8:	621a      	str	r2, [r3, #32]
	data->my = cal_my;
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	693a      	ldr	r2, [r7, #16]
 8007fbe:	625a      	str	r2, [r3, #36]	@ 0x24
	data->mz = cal_mz;
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	68fa      	ldr	r2, [r7, #12]
 8007fc4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif
}
 8007fc6:	bf00      	nop
 8007fc8:	3718      	adds	r7, #24
 8007fca:	46bd      	mov	sp, r7
 8007fcc:	bdb0      	pop	{r4, r5, r7, pc}
 8007fce:	bf00      	nop

08007fd0 <bytes_to_packet>:

void bytes_to_packet(uint8_t* bytes, sensor_packet* packet) {
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b082      	sub	sp, #8
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	6039      	str	r1, [r7, #0]
	memcpy(packet, bytes, sizeof(sensor_packet));
 8007fda:	2236      	movs	r2, #54	@ 0x36
 8007fdc:	6879      	ldr	r1, [r7, #4]
 8007fde:	6838      	ldr	r0, [r7, #0]
 8007fe0:	f011 fb7b 	bl	80196da <memcpy>
}
 8007fe4:	bf00      	nop
 8007fe6:	3708      	adds	r7, #8
 8007fe8:	46bd      	mov	sp, r7
 8007fea:	bd80      	pop	{r7, pc}

08007fec <pyro_state_to_str>:

const char* pyro_state_to_str(uint8_t state) {
 8007fec:	b480      	push	{r7}
 8007fee:	b083      	sub	sp, #12
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	4603      	mov	r3, r0
 8007ff4:	71fb      	strb	r3, [r7, #7]
        "CONFIRMED",
        "TIMEOUT",
        "BROKEN"
    };

    if (state >= PYRO_STANDBY && state <= PYRO_BROKEN) {
 8007ff6:	79fb      	ldrb	r3, [r7, #7]
 8007ff8:	2b04      	cmp	r3, #4
 8007ffa:	d804      	bhi.n	8008006 <pyro_state_to_str+0x1a>
        return names[state];
 8007ffc:	79fb      	ldrb	r3, [r7, #7]
 8007ffe:	4a05      	ldr	r2, [pc, #20]	@ (8008014 <pyro_state_to_str+0x28>)
 8008000:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008004:	e000      	b.n	8008008 <pyro_state_to_str+0x1c>
    }

    return "UNKNOWN";
 8008006:	4b04      	ldr	r3, [pc, #16]	@ (8008018 <pyro_state_to_str+0x2c>)
}
 8008008:	4618      	mov	r0, r3
 800800a:	370c      	adds	r7, #12
 800800c:	46bd      	mov	sp, r7
 800800e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008012:	4770      	bx	lr
 8008014:	2000019c 	.word	0x2000019c
 8008018:	0801ccc4 	.word	0x0801ccc4

0800801c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800801c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8008054 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8008020:	f7ff fa7a 	bl	8007518 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8008024:	480c      	ldr	r0, [pc, #48]	@ (8008058 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8008026:	490d      	ldr	r1, [pc, #52]	@ (800805c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8008028:	4a0d      	ldr	r2, [pc, #52]	@ (8008060 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800802a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800802c:	e002      	b.n	8008034 <LoopCopyDataInit>

0800802e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800802e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008030:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008032:	3304      	adds	r3, #4

08008034 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008034:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008036:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008038:	d3f9      	bcc.n	800802e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800803a:	4a0a      	ldr	r2, [pc, #40]	@ (8008064 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800803c:	4c0a      	ldr	r4, [pc, #40]	@ (8008068 <LoopFillZerobss+0x22>)
  movs r3, #0
 800803e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008040:	e001      	b.n	8008046 <LoopFillZerobss>

08008042 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008042:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008044:	3204      	adds	r2, #4

08008046 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008046:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008048:	d3fb      	bcc.n	8008042 <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 800804a:	f011 fb1f 	bl	801968c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800804e:	f7fd fda1 	bl	8005b94 <main>
  bx  lr    
 8008052:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8008054:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8008058:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800805c:	20000484 	.word	0x20000484
  ldr r2, =_sidata
 8008060:	0801d668 	.word	0x0801d668
  ldr r2, =_sbss
 8008064:	20000484 	.word	0x20000484
  ldr r4, =_ebss
 8008068:	20009390 	.word	0x20009390

0800806c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800806c:	e7fe      	b.n	800806c <ADC_IRQHandler>
	...

08008070 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008074:	4b0e      	ldr	r3, [pc, #56]	@ (80080b0 <HAL_Init+0x40>)
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	4a0d      	ldr	r2, [pc, #52]	@ (80080b0 <HAL_Init+0x40>)
 800807a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800807e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008080:	4b0b      	ldr	r3, [pc, #44]	@ (80080b0 <HAL_Init+0x40>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	4a0a      	ldr	r2, [pc, #40]	@ (80080b0 <HAL_Init+0x40>)
 8008086:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800808a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800808c:	4b08      	ldr	r3, [pc, #32]	@ (80080b0 <HAL_Init+0x40>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	4a07      	ldr	r2, [pc, #28]	@ (80080b0 <HAL_Init+0x40>)
 8008092:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008096:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008098:	2003      	movs	r0, #3
 800809a:	f000 fd7b 	bl	8008b94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800809e:	200f      	movs	r0, #15
 80080a0:	f000 f808 	bl	80080b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80080a4:	f7fe fd2e 	bl	8006b04 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80080a8:	2300      	movs	r3, #0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	40023c00 	.word	0x40023c00

080080b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b082      	sub	sp, #8
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80080bc:	4b12      	ldr	r3, [pc, #72]	@ (8008108 <HAL_InitTick+0x54>)
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	4b12      	ldr	r3, [pc, #72]	@ (800810c <HAL_InitTick+0x58>)
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	4619      	mov	r1, r3
 80080c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80080ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80080ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80080d2:	4618      	mov	r0, r3
 80080d4:	f000 fda1 	bl	8008c1a <HAL_SYSTICK_Config>
 80080d8:	4603      	mov	r3, r0
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d001      	beq.n	80080e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80080de:	2301      	movs	r3, #1
 80080e0:	e00e      	b.n	8008100 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2b0f      	cmp	r3, #15
 80080e6:	d80a      	bhi.n	80080fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80080e8:	2200      	movs	r2, #0
 80080ea:	6879      	ldr	r1, [r7, #4]
 80080ec:	f04f 30ff 	mov.w	r0, #4294967295
 80080f0:	f000 fd5b 	bl	8008baa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80080f4:	4a06      	ldr	r2, [pc, #24]	@ (8008110 <HAL_InitTick+0x5c>)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80080fa:	2300      	movs	r3, #0
 80080fc:	e000      	b.n	8008100 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
}
 8008100:	4618      	mov	r0, r3
 8008102:	3708      	adds	r7, #8
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	20000190 	.word	0x20000190
 800810c:	200001b4 	.word	0x200001b4
 8008110:	200001b0 	.word	0x200001b0

08008114 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008114:	b480      	push	{r7}
 8008116:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008118:	4b06      	ldr	r3, [pc, #24]	@ (8008134 <HAL_IncTick+0x20>)
 800811a:	781b      	ldrb	r3, [r3, #0]
 800811c:	461a      	mov	r2, r3
 800811e:	4b06      	ldr	r3, [pc, #24]	@ (8008138 <HAL_IncTick+0x24>)
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	4413      	add	r3, r2
 8008124:	4a04      	ldr	r2, [pc, #16]	@ (8008138 <HAL_IncTick+0x24>)
 8008126:	6013      	str	r3, [r2, #0]
}
 8008128:	bf00      	nop
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop
 8008134:	200001b4 	.word	0x200001b4
 8008138:	20007420 	.word	0x20007420

0800813c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800813c:	b480      	push	{r7}
 800813e:	af00      	add	r7, sp, #0
  return uwTick;
 8008140:	4b03      	ldr	r3, [pc, #12]	@ (8008150 <HAL_GetTick+0x14>)
 8008142:	681b      	ldr	r3, [r3, #0]
}
 8008144:	4618      	mov	r0, r3
 8008146:	46bd      	mov	sp, r7
 8008148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800814c:	4770      	bx	lr
 800814e:	bf00      	nop
 8008150:	20007420 	.word	0x20007420

08008154 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b084      	sub	sp, #16
 8008158:	af00      	add	r7, sp, #0
 800815a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800815c:	f7ff ffee 	bl	800813c <HAL_GetTick>
 8008160:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800816c:	d005      	beq.n	800817a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800816e:	4b0a      	ldr	r3, [pc, #40]	@ (8008198 <HAL_Delay+0x44>)
 8008170:	781b      	ldrb	r3, [r3, #0]
 8008172:	461a      	mov	r2, r3
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	4413      	add	r3, r2
 8008178:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800817a:	bf00      	nop
 800817c:	f7ff ffde 	bl	800813c <HAL_GetTick>
 8008180:	4602      	mov	r2, r0
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	1ad3      	subs	r3, r2, r3
 8008186:	68fa      	ldr	r2, [r7, #12]
 8008188:	429a      	cmp	r2, r3
 800818a:	d8f7      	bhi.n	800817c <HAL_Delay+0x28>
  {
  }
}
 800818c:	bf00      	nop
 800818e:	bf00      	nop
 8008190:	3710      	adds	r7, #16
 8008192:	46bd      	mov	sp, r7
 8008194:	bd80      	pop	{r7, pc}
 8008196:	bf00      	nop
 8008198:	200001b4 	.word	0x200001b4

0800819c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800819c:	b580      	push	{r7, lr}
 800819e:	b084      	sub	sp, #16
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80081a4:	2300      	movs	r3, #0
 80081a6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d101      	bne.n	80081b2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e033      	b.n	800821a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d109      	bne.n	80081ce <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80081ba:	6878      	ldr	r0, [r7, #4]
 80081bc:	f7fe fcca 	bl	8006b54 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2200      	movs	r2, #0
 80081c4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081d2:	f003 0310 	and.w	r3, r3, #16
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d118      	bne.n	800820c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081de:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80081e2:	f023 0302 	bic.w	r3, r3, #2
 80081e6:	f043 0202 	orr.w	r2, r3, #2
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f000 fa5e 	bl	80086b0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	2200      	movs	r2, #0
 80081f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081fe:	f023 0303 	bic.w	r3, r3, #3
 8008202:	f043 0201 	orr.w	r2, r3, #1
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	641a      	str	r2, [r3, #64]	@ 0x40
 800820a:	e001      	b.n	8008210 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800820c:	2301      	movs	r3, #1
 800820e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	2200      	movs	r2, #0
 8008214:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008218:	7bfb      	ldrb	r3, [r7, #15]
}
 800821a:	4618      	mov	r0, r3
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
	...

08008224 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8008224:	b580      	push	{r7, lr}
 8008226:	b086      	sub	sp, #24
 8008228:	af00      	add	r7, sp, #0
 800822a:	60f8      	str	r0, [r7, #12]
 800822c:	60b9      	str	r1, [r7, #8]
 800822e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8008230:	2300      	movs	r3, #0
 8008232:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800823a:	2b01      	cmp	r3, #1
 800823c:	d101      	bne.n	8008242 <HAL_ADC_Start_DMA+0x1e>
 800823e:	2302      	movs	r3, #2
 8008240:	e0e9      	b.n	8008416 <HAL_ADC_Start_DMA+0x1f2>
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	2201      	movs	r2, #1
 8008246:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	f003 0301 	and.w	r3, r3, #1
 8008254:	2b01      	cmp	r3, #1
 8008256:	d018      	beq.n	800828a <HAL_ADC_Start_DMA+0x66>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	689a      	ldr	r2, [r3, #8]
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	f042 0201 	orr.w	r2, r2, #1
 8008266:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008268:	4b6d      	ldr	r3, [pc, #436]	@ (8008420 <HAL_ADC_Start_DMA+0x1fc>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	4a6d      	ldr	r2, [pc, #436]	@ (8008424 <HAL_ADC_Start_DMA+0x200>)
 800826e:	fba2 2303 	umull	r2, r3, r2, r3
 8008272:	0c9a      	lsrs	r2, r3, #18
 8008274:	4613      	mov	r3, r2
 8008276:	005b      	lsls	r3, r3, #1
 8008278:	4413      	add	r3, r2
 800827a:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 800827c:	e002      	b.n	8008284 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 800827e:	693b      	ldr	r3, [r7, #16]
 8008280:	3b01      	subs	r3, #1
 8008282:	613b      	str	r3, [r7, #16]
    while (counter != 0U)
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	2b00      	cmp	r3, #0
 8008288:	d1f9      	bne.n	800827e <HAL_ADC_Start_DMA+0x5a>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	689b      	ldr	r3, [r3, #8]
 8008290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008294:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008298:	d107      	bne.n	80082aa <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	689a      	ldr	r2, [r3, #8]
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80082a8:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	689b      	ldr	r3, [r3, #8]
 80082b0:	f003 0301 	and.w	r3, r3, #1
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	f040 80a1 	bne.w	80083fc <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082be:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80082c2:	f023 0301 	bic.w	r3, r3, #1
 80082c6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d007      	beq.n	80082ec <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082e0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80082e4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80082f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082f8:	d106      	bne.n	8008308 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082fe:	f023 0206 	bic.w	r2, r3, #6
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	645a      	str	r2, [r3, #68]	@ 0x44
 8008306:	e002      	b.n	800830e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	2200      	movs	r2, #0
 800830c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2200      	movs	r2, #0
 8008312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008316:	4b44      	ldr	r3, [pc, #272]	@ (8008428 <HAL_ADC_Start_DMA+0x204>)
 8008318:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800831e:	4a43      	ldr	r2, [pc, #268]	@ (800842c <HAL_ADC_Start_DMA+0x208>)
 8008320:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008326:	4a42      	ldr	r2, [pc, #264]	@ (8008430 <HAL_ADC_Start_DMA+0x20c>)
 8008328:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800832e:	4a41      	ldr	r2, [pc, #260]	@ (8008434 <HAL_ADC_Start_DMA+0x210>)
 8008330:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800833a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	685a      	ldr	r2, [r3, #4]
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800834a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	689a      	ldr	r2, [r3, #8]
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800835a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	334c      	adds	r3, #76	@ 0x4c
 8008366:	4619      	mov	r1, r3
 8008368:	68ba      	ldr	r2, [r7, #8]
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	f000 fd5e 	bl	8008e2c <HAL_DMA_Start_IT>

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	f003 031f 	and.w	r3, r3, #31
 8008378:	2b00      	cmp	r3, #0
 800837a:	d12a      	bne.n	80083d2 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	4a2d      	ldr	r2, [pc, #180]	@ (8008438 <HAL_ADC_Start_DMA+0x214>)
 8008382:	4293      	cmp	r3, r2
 8008384:	d015      	beq.n	80083b2 <HAL_ADC_Start_DMA+0x18e>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	4a2c      	ldr	r2, [pc, #176]	@ (800843c <HAL_ADC_Start_DMA+0x218>)
 800838c:	4293      	cmp	r3, r2
 800838e:	d105      	bne.n	800839c <HAL_ADC_Start_DMA+0x178>
 8008390:	4b25      	ldr	r3, [pc, #148]	@ (8008428 <HAL_ADC_Start_DMA+0x204>)
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	f003 031f 	and.w	r3, r3, #31
 8008398:	2b00      	cmp	r3, #0
 800839a:	d00a      	beq.n	80083b2 <HAL_ADC_Start_DMA+0x18e>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	4a27      	ldr	r2, [pc, #156]	@ (8008440 <HAL_ADC_Start_DMA+0x21c>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d136      	bne.n	8008414 <HAL_ADC_Start_DMA+0x1f0>
 80083a6:	4b20      	ldr	r3, [pc, #128]	@ (8008428 <HAL_ADC_Start_DMA+0x204>)
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	f003 0310 	and.w	r3, r3, #16
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d130      	bne.n	8008414 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	689b      	ldr	r3, [r3, #8]
 80083b8:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d129      	bne.n	8008414 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	689a      	ldr	r2, [r3, #8]
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80083ce:	609a      	str	r2, [r3, #8]
 80083d0:	e020      	b.n	8008414 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	4a18      	ldr	r2, [pc, #96]	@ (8008438 <HAL_ADC_Start_DMA+0x214>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d11b      	bne.n	8008414 <HAL_ADC_Start_DMA+0x1f0>
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	689b      	ldr	r3, [r3, #8]
 80083e2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d114      	bne.n	8008414 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	689a      	ldr	r2, [r3, #8]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80083f8:	609a      	str	r2, [r3, #8]
 80083fa:	e00b      	b.n	8008414 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008400:	f043 0210 	orr.w	r2, r3, #16
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800840c:	f043 0201 	orr.w	r2, r3, #1
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8008414:	2300      	movs	r3, #0
}
 8008416:	4618      	mov	r0, r3
 8008418:	3718      	adds	r7, #24
 800841a:	46bd      	mov	sp, r7
 800841c:	bd80      	pop	{r7, pc}
 800841e:	bf00      	nop
 8008420:	20000190 	.word	0x20000190
 8008424:	431bde83 	.word	0x431bde83
 8008428:	40012300 	.word	0x40012300
 800842c:	080088a9 	.word	0x080088a9
 8008430:	08008963 	.word	0x08008963
 8008434:	0800897f 	.word	0x0800897f
 8008438:	40012000 	.word	0x40012000
 800843c:	40012100 	.word	0x40012100
 8008440:	40012200 	.word	0x40012200

08008444 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8008444:	b480      	push	{r7}
 8008446:	b083      	sub	sp, #12
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 800844c:	bf00      	nop
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008456:	4770      	bx	lr

08008458 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8008458:	b480      	push	{r7}
 800845a:	b083      	sub	sp, #12
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8008460:	bf00      	nop
 8008462:	370c      	adds	r7, #12
 8008464:	46bd      	mov	sp, r7
 8008466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846a:	4770      	bx	lr

0800846c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800846c:	b480      	push	{r7}
 800846e:	b085      	sub	sp, #20
 8008470:	af00      	add	r7, sp, #0
 8008472:	6078      	str	r0, [r7, #4]
 8008474:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8008476:	2300      	movs	r3, #0
 8008478:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008480:	2b01      	cmp	r3, #1
 8008482:	d101      	bne.n	8008488 <HAL_ADC_ConfigChannel+0x1c>
 8008484:	2302      	movs	r3, #2
 8008486:	e105      	b.n	8008694 <HAL_ADC_ConfigChannel+0x228>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	2b09      	cmp	r3, #9
 8008496:	d925      	bls.n	80084e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	68d9      	ldr	r1, [r3, #12]
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	b29b      	uxth	r3, r3
 80084a4:	461a      	mov	r2, r3
 80084a6:	4613      	mov	r3, r2
 80084a8:	005b      	lsls	r3, r3, #1
 80084aa:	4413      	add	r3, r2
 80084ac:	3b1e      	subs	r3, #30
 80084ae:	2207      	movs	r2, #7
 80084b0:	fa02 f303 	lsl.w	r3, r2, r3
 80084b4:	43da      	mvns	r2, r3
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	400a      	ands	r2, r1
 80084bc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68d9      	ldr	r1, [r3, #12]
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	689a      	ldr	r2, [r3, #8]
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	4618      	mov	r0, r3
 80084d0:	4603      	mov	r3, r0
 80084d2:	005b      	lsls	r3, r3, #1
 80084d4:	4403      	add	r3, r0
 80084d6:	3b1e      	subs	r3, #30
 80084d8:	409a      	lsls	r2, r3
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	430a      	orrs	r2, r1
 80084e0:	60da      	str	r2, [r3, #12]
 80084e2:	e022      	b.n	800852a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	6919      	ldr	r1, [r3, #16]
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	461a      	mov	r2, r3
 80084f2:	4613      	mov	r3, r2
 80084f4:	005b      	lsls	r3, r3, #1
 80084f6:	4413      	add	r3, r2
 80084f8:	2207      	movs	r2, #7
 80084fa:	fa02 f303 	lsl.w	r3, r2, r3
 80084fe:	43da      	mvns	r2, r3
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	400a      	ands	r2, r1
 8008506:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	6919      	ldr	r1, [r3, #16]
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	689a      	ldr	r2, [r3, #8]
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	b29b      	uxth	r3, r3
 8008518:	4618      	mov	r0, r3
 800851a:	4603      	mov	r3, r0
 800851c:	005b      	lsls	r3, r3, #1
 800851e:	4403      	add	r3, r0
 8008520:	409a      	lsls	r2, r3
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	430a      	orrs	r2, r1
 8008528:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	2b06      	cmp	r3, #6
 8008530:	d824      	bhi.n	800857c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	685a      	ldr	r2, [r3, #4]
 800853c:	4613      	mov	r3, r2
 800853e:	009b      	lsls	r3, r3, #2
 8008540:	4413      	add	r3, r2
 8008542:	3b05      	subs	r3, #5
 8008544:	221f      	movs	r2, #31
 8008546:	fa02 f303 	lsl.w	r3, r2, r3
 800854a:	43da      	mvns	r2, r3
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	400a      	ands	r2, r1
 8008552:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	b29b      	uxth	r3, r3
 8008560:	4618      	mov	r0, r3
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	685a      	ldr	r2, [r3, #4]
 8008566:	4613      	mov	r3, r2
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	4413      	add	r3, r2
 800856c:	3b05      	subs	r3, #5
 800856e:	fa00 f203 	lsl.w	r2, r0, r3
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	430a      	orrs	r2, r1
 8008578:	635a      	str	r2, [r3, #52]	@ 0x34
 800857a:	e04c      	b.n	8008616 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800857c:	683b      	ldr	r3, [r7, #0]
 800857e:	685b      	ldr	r3, [r3, #4]
 8008580:	2b0c      	cmp	r3, #12
 8008582:	d824      	bhi.n	80085ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	685a      	ldr	r2, [r3, #4]
 800858e:	4613      	mov	r3, r2
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	4413      	add	r3, r2
 8008594:	3b23      	subs	r3, #35	@ 0x23
 8008596:	221f      	movs	r2, #31
 8008598:	fa02 f303 	lsl.w	r3, r2, r3
 800859c:	43da      	mvns	r2, r3
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	400a      	ands	r2, r1
 80085a4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	b29b      	uxth	r3, r3
 80085b2:	4618      	mov	r0, r3
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	685a      	ldr	r2, [r3, #4]
 80085b8:	4613      	mov	r3, r2
 80085ba:	009b      	lsls	r3, r3, #2
 80085bc:	4413      	add	r3, r2
 80085be:	3b23      	subs	r3, #35	@ 0x23
 80085c0:	fa00 f203 	lsl.w	r2, r0, r3
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	430a      	orrs	r2, r1
 80085ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80085cc:	e023      	b.n	8008616 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	685a      	ldr	r2, [r3, #4]
 80085d8:	4613      	mov	r3, r2
 80085da:	009b      	lsls	r3, r3, #2
 80085dc:	4413      	add	r3, r2
 80085de:	3b41      	subs	r3, #65	@ 0x41
 80085e0:	221f      	movs	r2, #31
 80085e2:	fa02 f303 	lsl.w	r3, r2, r3
 80085e6:	43da      	mvns	r2, r3
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	400a      	ands	r2, r1
 80085ee:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	b29b      	uxth	r3, r3
 80085fc:	4618      	mov	r0, r3
 80085fe:	683b      	ldr	r3, [r7, #0]
 8008600:	685a      	ldr	r2, [r3, #4]
 8008602:	4613      	mov	r3, r2
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	4413      	add	r3, r2
 8008608:	3b41      	subs	r3, #65	@ 0x41
 800860a:	fa00 f203 	lsl.w	r2, r0, r3
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	430a      	orrs	r2, r1
 8008614:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008616:	4b22      	ldr	r3, [pc, #136]	@ (80086a0 <HAL_ADC_ConfigChannel+0x234>)
 8008618:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	4a21      	ldr	r2, [pc, #132]	@ (80086a4 <HAL_ADC_ConfigChannel+0x238>)
 8008620:	4293      	cmp	r3, r2
 8008622:	d109      	bne.n	8008638 <HAL_ADC_ConfigChannel+0x1cc>
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	2b12      	cmp	r3, #18
 800862a:	d105      	bne.n	8008638 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	685b      	ldr	r3, [r3, #4]
 8008630:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	4a19      	ldr	r2, [pc, #100]	@ (80086a4 <HAL_ADC_ConfigChannel+0x238>)
 800863e:	4293      	cmp	r3, r2
 8008640:	d123      	bne.n	800868a <HAL_ADC_ConfigChannel+0x21e>
 8008642:	683b      	ldr	r3, [r7, #0]
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	2b10      	cmp	r3, #16
 8008648:	d003      	beq.n	8008652 <HAL_ADC_ConfigChannel+0x1e6>
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	2b11      	cmp	r3, #17
 8008650:	d11b      	bne.n	800868a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	685b      	ldr	r3, [r3, #4]
 8008656:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	2b10      	cmp	r3, #16
 8008664:	d111      	bne.n	800868a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8008666:	4b10      	ldr	r3, [pc, #64]	@ (80086a8 <HAL_ADC_ConfigChannel+0x23c>)
 8008668:	681b      	ldr	r3, [r3, #0]
 800866a:	4a10      	ldr	r2, [pc, #64]	@ (80086ac <HAL_ADC_ConfigChannel+0x240>)
 800866c:	fba2 2303 	umull	r2, r3, r2, r3
 8008670:	0c9a      	lsrs	r2, r3, #18
 8008672:	4613      	mov	r3, r2
 8008674:	009b      	lsls	r3, r3, #2
 8008676:	4413      	add	r3, r2
 8008678:	005b      	lsls	r3, r3, #1
 800867a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800867c:	e002      	b.n	8008684 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800867e:	68bb      	ldr	r3, [r7, #8]
 8008680:	3b01      	subs	r3, #1
 8008682:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	2b00      	cmp	r3, #0
 8008688:	d1f9      	bne.n	800867e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2200      	movs	r2, #0
 800868e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	3714      	adds	r7, #20
 8008698:	46bd      	mov	sp, r7
 800869a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869e:	4770      	bx	lr
 80086a0:	40012300 	.word	0x40012300
 80086a4:	40012000 	.word	0x40012000
 80086a8:	20000190 	.word	0x20000190
 80086ac:	431bde83 	.word	0x431bde83

080086b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80086b8:	4b79      	ldr	r3, [pc, #484]	@ (80088a0 <ADC_Init+0x1f0>)
 80086ba:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	685a      	ldr	r2, [r3, #4]
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	431a      	orrs	r2, r3
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	685a      	ldr	r2, [r3, #4]
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80086e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	6859      	ldr	r1, [r3, #4]
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	691b      	ldr	r3, [r3, #16]
 80086f0:	021a      	lsls	r2, r3, #8
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	430a      	orrs	r2, r1
 80086f8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	685a      	ldr	r2, [r3, #4]
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8008708:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	6859      	ldr	r1, [r3, #4]
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	689a      	ldr	r2, [r3, #8]
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	430a      	orrs	r2, r1
 800871a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	689a      	ldr	r2, [r3, #8]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800872a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	6899      	ldr	r1, [r3, #8]
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	68da      	ldr	r2, [r3, #12]
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	430a      	orrs	r2, r1
 800873c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008742:	4a58      	ldr	r2, [pc, #352]	@ (80088a4 <ADC_Init+0x1f4>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d022      	beq.n	800878e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	689a      	ldr	r2, [r3, #8]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8008756:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	6899      	ldr	r1, [r3, #8]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	430a      	orrs	r2, r1
 8008768:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	689a      	ldr	r2, [r3, #8]
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008778:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	6899      	ldr	r1, [r3, #8]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	430a      	orrs	r2, r1
 800878a:	609a      	str	r2, [r3, #8]
 800878c:	e00f      	b.n	80087ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	689a      	ldr	r2, [r3, #8]
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800879c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	689a      	ldr	r2, [r3, #8]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80087ac:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	689a      	ldr	r2, [r3, #8]
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	f022 0202 	bic.w	r2, r2, #2
 80087bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	6899      	ldr	r1, [r3, #8]
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	7e1b      	ldrb	r3, [r3, #24]
 80087c8:	005a      	lsls	r2, r3, #1
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	430a      	orrs	r2, r1
 80087d0:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d01b      	beq.n	8008814 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	685a      	ldr	r2, [r3, #4]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80087ea:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	685a      	ldr	r2, [r3, #4]
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80087fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	6859      	ldr	r1, [r3, #4]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008806:	3b01      	subs	r3, #1
 8008808:	035a      	lsls	r2, r3, #13
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	430a      	orrs	r2, r1
 8008810:	605a      	str	r2, [r3, #4]
 8008812:	e007      	b.n	8008824 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	685a      	ldr	r2, [r3, #4]
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008822:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8008832:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	69db      	ldr	r3, [r3, #28]
 800883e:	3b01      	subs	r3, #1
 8008840:	051a      	lsls	r2, r3, #20
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	430a      	orrs	r2, r1
 8008848:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	689a      	ldr	r2, [r3, #8]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8008858:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	6899      	ldr	r1, [r3, #8]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8008866:	025a      	lsls	r2, r3, #9
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	430a      	orrs	r2, r1
 800886e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	689a      	ldr	r2, [r3, #8]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800887e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	6899      	ldr	r1, [r3, #8]
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	695b      	ldr	r3, [r3, #20]
 800888a:	029a      	lsls	r2, r3, #10
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	430a      	orrs	r2, r1
 8008892:	609a      	str	r2, [r3, #8]
}
 8008894:	bf00      	nop
 8008896:	3714      	adds	r7, #20
 8008898:	46bd      	mov	sp, r7
 800889a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800889e:	4770      	bx	lr
 80088a0:	40012300 	.word	0x40012300
 80088a4:	0f000001 	.word	0x0f000001

080088a8 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b084      	sub	sp, #16
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088b4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088ba:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d13c      	bne.n	800893c <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088c6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	689b      	ldr	r3, [r3, #8]
 80088d4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d12b      	bne.n	8008934 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d127      	bne.n	8008934 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80088ea:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d006      	beq.n	8008900 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	689b      	ldr	r3, [r3, #8]
 80088f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d119      	bne.n	8008934 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	685a      	ldr	r2, [r3, #4]
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f022 0220 	bic.w	r2, r2, #32
 800890e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008914:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008920:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008924:	2b00      	cmp	r3, #0
 8008926:	d105      	bne.n	8008934 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800892c:	f043 0201 	orr.w	r2, r3, #1
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8008934:	68f8      	ldr	r0, [r7, #12]
 8008936:	f7fb f8bd 	bl	8003ab4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800893a:	e00e      	b.n	800895a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008940:	f003 0310 	and.w	r3, r3, #16
 8008944:	2b00      	cmp	r3, #0
 8008946:	d003      	beq.n	8008950 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008948:	68f8      	ldr	r0, [r7, #12]
 800894a:	f7ff fd85 	bl	8008458 <HAL_ADC_ErrorCallback>
}
 800894e:	e004      	b.n	800895a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008954:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008956:	6878      	ldr	r0, [r7, #4]
 8008958:	4798      	blx	r3
}
 800895a:	bf00      	nop
 800895c:	3710      	adds	r7, #16
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}

08008962 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8008962:	b580      	push	{r7, lr}
 8008964:	b084      	sub	sp, #16
 8008966:	af00      	add	r7, sp, #0
 8008968:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800896e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8008970:	68f8      	ldr	r0, [r7, #12]
 8008972:	f7ff fd67 	bl	8008444 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8008976:	bf00      	nop
 8008978:	3710      	adds	r7, #16
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}

0800897e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800897e:	b580      	push	{r7, lr}
 8008980:	b084      	sub	sp, #16
 8008982:	af00      	add	r7, sp, #0
 8008984:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800898a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	2240      	movs	r2, #64	@ 0x40
 8008990:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008996:	f043 0204 	orr.w	r2, r3, #4
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800899e:	68f8      	ldr	r0, [r7, #12]
 80089a0:	f7ff fd5a 	bl	8008458 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80089a4:	bf00      	nop
 80089a6:	3710      	adds	r7, #16
 80089a8:	46bd      	mov	sp, r7
 80089aa:	bd80      	pop	{r7, pc}

080089ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80089ac:	b480      	push	{r7}
 80089ae:	b085      	sub	sp, #20
 80089b0:	af00      	add	r7, sp, #0
 80089b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	f003 0307 	and.w	r3, r3, #7
 80089ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80089bc:	4b0c      	ldr	r3, [pc, #48]	@ (80089f0 <__NVIC_SetPriorityGrouping+0x44>)
 80089be:	68db      	ldr	r3, [r3, #12]
 80089c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80089c8:	4013      	ands	r3, r2
 80089ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80089d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80089d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80089dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80089de:	4a04      	ldr	r2, [pc, #16]	@ (80089f0 <__NVIC_SetPriorityGrouping+0x44>)
 80089e0:	68bb      	ldr	r3, [r7, #8]
 80089e2:	60d3      	str	r3, [r2, #12]
}
 80089e4:	bf00      	nop
 80089e6:	3714      	adds	r7, #20
 80089e8:	46bd      	mov	sp, r7
 80089ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ee:	4770      	bx	lr
 80089f0:	e000ed00 	.word	0xe000ed00

080089f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80089f4:	b480      	push	{r7}
 80089f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80089f8:	4b04      	ldr	r3, [pc, #16]	@ (8008a0c <__NVIC_GetPriorityGrouping+0x18>)
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	0a1b      	lsrs	r3, r3, #8
 80089fe:	f003 0307 	and.w	r3, r3, #7
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr
 8008a0c:	e000ed00 	.word	0xe000ed00

08008a10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	4603      	mov	r3, r0
 8008a18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	db0b      	blt.n	8008a3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008a22:	79fb      	ldrb	r3, [r7, #7]
 8008a24:	f003 021f 	and.w	r2, r3, #31
 8008a28:	4907      	ldr	r1, [pc, #28]	@ (8008a48 <__NVIC_EnableIRQ+0x38>)
 8008a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a2e:	095b      	lsrs	r3, r3, #5
 8008a30:	2001      	movs	r0, #1
 8008a32:	fa00 f202 	lsl.w	r2, r0, r2
 8008a36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8008a3a:	bf00      	nop
 8008a3c:	370c      	adds	r7, #12
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	e000e100 	.word	0xe000e100

08008a4c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	4603      	mov	r3, r0
 8008a54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008a56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	db12      	blt.n	8008a84 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008a5e:	79fb      	ldrb	r3, [r7, #7]
 8008a60:	f003 021f 	and.w	r2, r3, #31
 8008a64:	490a      	ldr	r1, [pc, #40]	@ (8008a90 <__NVIC_DisableIRQ+0x44>)
 8008a66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008a6a:	095b      	lsrs	r3, r3, #5
 8008a6c:	2001      	movs	r0, #1
 8008a6e:	fa00 f202 	lsl.w	r2, r0, r2
 8008a72:	3320      	adds	r3, #32
 8008a74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8008a78:	f3bf 8f4f 	dsb	sy
}
 8008a7c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8008a7e:	f3bf 8f6f 	isb	sy
}
 8008a82:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8008a84:	bf00      	nop
 8008a86:	370c      	adds	r7, #12
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a8e:	4770      	bx	lr
 8008a90:	e000e100 	.word	0xe000e100

08008a94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008a94:	b480      	push	{r7}
 8008a96:	b083      	sub	sp, #12
 8008a98:	af00      	add	r7, sp, #0
 8008a9a:	4603      	mov	r3, r0
 8008a9c:	6039      	str	r1, [r7, #0]
 8008a9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008aa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	db0a      	blt.n	8008abe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	b2da      	uxtb	r2, r3
 8008aac:	490c      	ldr	r1, [pc, #48]	@ (8008ae0 <__NVIC_SetPriority+0x4c>)
 8008aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008ab2:	0112      	lsls	r2, r2, #4
 8008ab4:	b2d2      	uxtb	r2, r2
 8008ab6:	440b      	add	r3, r1
 8008ab8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008abc:	e00a      	b.n	8008ad4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	b2da      	uxtb	r2, r3
 8008ac2:	4908      	ldr	r1, [pc, #32]	@ (8008ae4 <__NVIC_SetPriority+0x50>)
 8008ac4:	79fb      	ldrb	r3, [r7, #7]
 8008ac6:	f003 030f 	and.w	r3, r3, #15
 8008aca:	3b04      	subs	r3, #4
 8008acc:	0112      	lsls	r2, r2, #4
 8008ace:	b2d2      	uxtb	r2, r2
 8008ad0:	440b      	add	r3, r1
 8008ad2:	761a      	strb	r2, [r3, #24]
}
 8008ad4:	bf00      	nop
 8008ad6:	370c      	adds	r7, #12
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ade:	4770      	bx	lr
 8008ae0:	e000e100 	.word	0xe000e100
 8008ae4:	e000ed00 	.word	0xe000ed00

08008ae8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b089      	sub	sp, #36	@ 0x24
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	60b9      	str	r1, [r7, #8]
 8008af2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f003 0307 	and.w	r3, r3, #7
 8008afa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008afc:	69fb      	ldr	r3, [r7, #28]
 8008afe:	f1c3 0307 	rsb	r3, r3, #7
 8008b02:	2b04      	cmp	r3, #4
 8008b04:	bf28      	it	cs
 8008b06:	2304      	movcs	r3, #4
 8008b08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008b0a:	69fb      	ldr	r3, [r7, #28]
 8008b0c:	3304      	adds	r3, #4
 8008b0e:	2b06      	cmp	r3, #6
 8008b10:	d902      	bls.n	8008b18 <NVIC_EncodePriority+0x30>
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	3b03      	subs	r3, #3
 8008b16:	e000      	b.n	8008b1a <NVIC_EncodePriority+0x32>
 8008b18:	2300      	movs	r3, #0
 8008b1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8008b20:	69bb      	ldr	r3, [r7, #24]
 8008b22:	fa02 f303 	lsl.w	r3, r2, r3
 8008b26:	43da      	mvns	r2, r3
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	401a      	ands	r2, r3
 8008b2c:	697b      	ldr	r3, [r7, #20]
 8008b2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008b30:	f04f 31ff 	mov.w	r1, #4294967295
 8008b34:	697b      	ldr	r3, [r7, #20]
 8008b36:	fa01 f303 	lsl.w	r3, r1, r3
 8008b3a:	43d9      	mvns	r1, r3
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008b40:	4313      	orrs	r3, r2
         );
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3724      	adds	r7, #36	@ 0x24
 8008b46:	46bd      	mov	sp, r7
 8008b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4c:	4770      	bx	lr
	...

08008b50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b082      	sub	sp, #8
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	3b01      	subs	r3, #1
 8008b5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008b60:	d301      	bcc.n	8008b66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008b62:	2301      	movs	r3, #1
 8008b64:	e00f      	b.n	8008b86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008b66:	4a0a      	ldr	r2, [pc, #40]	@ (8008b90 <SysTick_Config+0x40>)
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	3b01      	subs	r3, #1
 8008b6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008b6e:	210f      	movs	r1, #15
 8008b70:	f04f 30ff 	mov.w	r0, #4294967295
 8008b74:	f7ff ff8e 	bl	8008a94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008b78:	4b05      	ldr	r3, [pc, #20]	@ (8008b90 <SysTick_Config+0x40>)
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008b7e:	4b04      	ldr	r3, [pc, #16]	@ (8008b90 <SysTick_Config+0x40>)
 8008b80:	2207      	movs	r2, #7
 8008b82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008b84:	2300      	movs	r3, #0
}
 8008b86:	4618      	mov	r0, r3
 8008b88:	3708      	adds	r7, #8
 8008b8a:	46bd      	mov	sp, r7
 8008b8c:	bd80      	pop	{r7, pc}
 8008b8e:	bf00      	nop
 8008b90:	e000e010 	.word	0xe000e010

08008b94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f7ff ff05 	bl	80089ac <__NVIC_SetPriorityGrouping>
}
 8008ba2:	bf00      	nop
 8008ba4:	3708      	adds	r7, #8
 8008ba6:	46bd      	mov	sp, r7
 8008ba8:	bd80      	pop	{r7, pc}

08008baa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008baa:	b580      	push	{r7, lr}
 8008bac:	b086      	sub	sp, #24
 8008bae:	af00      	add	r7, sp, #0
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	60b9      	str	r1, [r7, #8]
 8008bb4:	607a      	str	r2, [r7, #4]
 8008bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008bbc:	f7ff ff1a 	bl	80089f4 <__NVIC_GetPriorityGrouping>
 8008bc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	68b9      	ldr	r1, [r7, #8]
 8008bc6:	6978      	ldr	r0, [r7, #20]
 8008bc8:	f7ff ff8e 	bl	8008ae8 <NVIC_EncodePriority>
 8008bcc:	4602      	mov	r2, r0
 8008bce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008bd2:	4611      	mov	r1, r2
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f7ff ff5d 	bl	8008a94 <__NVIC_SetPriority>
}
 8008bda:	bf00      	nop
 8008bdc:	3718      	adds	r7, #24
 8008bde:	46bd      	mov	sp, r7
 8008be0:	bd80      	pop	{r7, pc}

08008be2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008be2:	b580      	push	{r7, lr}
 8008be4:	b082      	sub	sp, #8
 8008be6:	af00      	add	r7, sp, #0
 8008be8:	4603      	mov	r3, r0
 8008bea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008bec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7ff ff0d 	bl	8008a10 <__NVIC_EnableIRQ>
}
 8008bf6:	bf00      	nop
 8008bf8:	3708      	adds	r7, #8
 8008bfa:	46bd      	mov	sp, r7
 8008bfc:	bd80      	pop	{r7, pc}

08008bfe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8008bfe:	b580      	push	{r7, lr}
 8008c00:	b082      	sub	sp, #8
 8008c02:	af00      	add	r7, sp, #0
 8008c04:	4603      	mov	r3, r0
 8008c06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008c08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f7ff ff1d 	bl	8008a4c <__NVIC_DisableIRQ>
}
 8008c12:	bf00      	nop
 8008c14:	3708      	adds	r7, #8
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b082      	sub	sp, #8
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f7ff ff94 	bl	8008b50 <SysTick_Config>
 8008c28:	4603      	mov	r3, r0
}
 8008c2a:	4618      	mov	r0, r3
 8008c2c:	3708      	adds	r7, #8
 8008c2e:	46bd      	mov	sp, r7
 8008c30:	bd80      	pop	{r7, pc}

08008c32 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8008c32:	b580      	push	{r7, lr}
 8008c34:	b082      	sub	sp, #8
 8008c36:	af00      	add	r7, sp, #0
 8008c38:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d101      	bne.n	8008c44 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8008c40:	2301      	movs	r3, #1
 8008c42:	e00e      	b.n	8008c62 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	795b      	ldrb	r3, [r3, #5]
 8008c48:	b2db      	uxtb	r3, r3
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d105      	bne.n	8008c5a <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2200      	movs	r2, #0
 8008c52:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8008c54:	6878      	ldr	r0, [r7, #4]
 8008c56:	f7fd fff5 	bl	8006c44 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8008c60:	2300      	movs	r3, #0
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3708      	adds	r7, #8
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8008c6a:	b480      	push	{r7}
 8008c6c:	b087      	sub	sp, #28
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	60f8      	str	r0, [r7, #12]
 8008c72:	60b9      	str	r1, [r7, #8]
 8008c74:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 8008c76:	2300      	movs	r3, #0
 8008c78:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	2202      	movs	r2, #2
 8008c7e:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	689a      	ldr	r2, [r3, #8]
 8008c86:	68fb      	ldr	r3, [r7, #12]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f042 0201 	orr.w	r2, r2, #1
 8008c8e:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 8008c90:	2300      	movs	r3, #0
 8008c92:	617b      	str	r3, [r7, #20]
 8008c94:	e00a      	b.n	8008cac <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 8008c96:	697b      	ldr	r3, [r7, #20]
 8008c98:	009b      	lsls	r3, r3, #2
 8008c9a:	68ba      	ldr	r2, [r7, #8]
 8008c9c:	441a      	add	r2, r3
 8008c9e:	68fb      	ldr	r3, [r7, #12]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	6812      	ldr	r2, [r2, #0]
 8008ca4:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 8008ca6:	697b      	ldr	r3, [r7, #20]
 8008ca8:	3301      	adds	r3, #1
 8008caa:	617b      	str	r3, [r7, #20]
 8008cac:	697a      	ldr	r2, [r7, #20]
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d3f0      	bcc.n	8008c96 <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 8008cc2:	693b      	ldr	r3, [r7, #16]
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	371c      	adds	r7, #28
 8008cc8:	46bd      	mov	sp, r7
 8008cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cce:	4770      	bx	lr

08008cd0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b086      	sub	sp, #24
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008cdc:	f7ff fa2e 	bl	800813c <HAL_GetTick>
 8008ce0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d101      	bne.n	8008cec <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e099      	b.n	8008e20 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	2202      	movs	r2, #2
 8008cf0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	681a      	ldr	r2, [r3, #0]
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	f022 0201 	bic.w	r2, r2, #1
 8008d0a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008d0c:	e00f      	b.n	8008d2e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008d0e:	f7ff fa15 	bl	800813c <HAL_GetTick>
 8008d12:	4602      	mov	r2, r0
 8008d14:	693b      	ldr	r3, [r7, #16]
 8008d16:	1ad3      	subs	r3, r2, r3
 8008d18:	2b05      	cmp	r3, #5
 8008d1a:	d908      	bls.n	8008d2e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	2220      	movs	r2, #32
 8008d20:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	2203      	movs	r2, #3
 8008d26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8008d2a:	2303      	movs	r3, #3
 8008d2c:	e078      	b.n	8008e20 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f003 0301 	and.w	r3, r3, #1
 8008d38:	2b00      	cmp	r3, #0
 8008d3a:	d1e8      	bne.n	8008d0e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008d44:	697a      	ldr	r2, [r7, #20]
 8008d46:	4b38      	ldr	r3, [pc, #224]	@ (8008e28 <HAL_DMA_Init+0x158>)
 8008d48:	4013      	ands	r3, r2
 8008d4a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	685a      	ldr	r2, [r3, #4]
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	689b      	ldr	r3, [r3, #8]
 8008d54:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008d5a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	691b      	ldr	r3, [r3, #16]
 8008d60:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008d66:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	699b      	ldr	r3, [r3, #24]
 8008d6c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008d72:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	6a1b      	ldr	r3, [r3, #32]
 8008d78:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008d7a:	697a      	ldr	r2, [r7, #20]
 8008d7c:	4313      	orrs	r3, r2
 8008d7e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d84:	2b04      	cmp	r3, #4
 8008d86:	d107      	bne.n	8008d98 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d90:	4313      	orrs	r3, r2
 8008d92:	697a      	ldr	r2, [r7, #20]
 8008d94:	4313      	orrs	r3, r2
 8008d96:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	697a      	ldr	r2, [r7, #20]
 8008d9e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	695b      	ldr	r3, [r3, #20]
 8008da6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	f023 0307 	bic.w	r3, r3, #7
 8008dae:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008db4:	697a      	ldr	r2, [r7, #20]
 8008db6:	4313      	orrs	r3, r2
 8008db8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dbe:	2b04      	cmp	r3, #4
 8008dc0:	d117      	bne.n	8008df2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dc6:	697a      	ldr	r2, [r7, #20]
 8008dc8:	4313      	orrs	r3, r2
 8008dca:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d00e      	beq.n	8008df2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f000 fb1b 	bl	8009410 <DMA_CheckFifoParam>
 8008dda:	4603      	mov	r3, r0
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	d008      	beq.n	8008df2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2240      	movs	r2, #64	@ 0x40
 8008de4:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2201      	movs	r2, #1
 8008dea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8008dee:	2301      	movs	r3, #1
 8008df0:	e016      	b.n	8008e20 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	697a      	ldr	r2, [r7, #20]
 8008df8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008dfa:	6878      	ldr	r0, [r7, #4]
 8008dfc:	f000 fad2 	bl	80093a4 <DMA_CalcBaseAndBitshift>
 8008e00:	4603      	mov	r3, r0
 8008e02:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e08:	223f      	movs	r2, #63	@ 0x3f
 8008e0a:	409a      	lsls	r2, r3
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8008e1e:	2300      	movs	r3, #0
}
 8008e20:	4618      	mov	r0, r3
 8008e22:	3718      	adds	r7, #24
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}
 8008e28:	f010803f 	.word	0xf010803f

08008e2c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008e2c:	b580      	push	{r7, lr}
 8008e2e:	b086      	sub	sp, #24
 8008e30:	af00      	add	r7, sp, #0
 8008e32:	60f8      	str	r0, [r7, #12]
 8008e34:	60b9      	str	r1, [r7, #8]
 8008e36:	607a      	str	r2, [r7, #4]
 8008e38:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008e42:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008e4a:	2b01      	cmp	r3, #1
 8008e4c:	d101      	bne.n	8008e52 <HAL_DMA_Start_IT+0x26>
 8008e4e:	2302      	movs	r3, #2
 8008e50:	e040      	b.n	8008ed4 <HAL_DMA_Start_IT+0xa8>
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	2201      	movs	r2, #1
 8008e56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	2b01      	cmp	r3, #1
 8008e64:	d12f      	bne.n	8008ec6 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008e66:	68fb      	ldr	r3, [r7, #12]
 8008e68:	2202      	movs	r2, #2
 8008e6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2200      	movs	r2, #0
 8008e72:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008e74:	683b      	ldr	r3, [r7, #0]
 8008e76:	687a      	ldr	r2, [r7, #4]
 8008e78:	68b9      	ldr	r1, [r7, #8]
 8008e7a:	68f8      	ldr	r0, [r7, #12]
 8008e7c:	f000 fa64 	bl	8009348 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e84:	223f      	movs	r2, #63	@ 0x3f
 8008e86:	409a      	lsls	r2, r3
 8008e88:	693b      	ldr	r3, [r7, #16]
 8008e8a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	681a      	ldr	r2, [r3, #0]
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	f042 0216 	orr.w	r2, r2, #22
 8008e9a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d007      	beq.n	8008eb4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	681a      	ldr	r2, [r3, #0]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f042 0208 	orr.w	r2, r2, #8
 8008eb2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	681a      	ldr	r2, [r3, #0]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f042 0201 	orr.w	r2, r2, #1
 8008ec2:	601a      	str	r2, [r3, #0]
 8008ec4:	e005      	b.n	8008ed2 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8008ece:	2302      	movs	r3, #2
 8008ed0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008ed2:	7dfb      	ldrb	r3, [r7, #23]
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3718      	adds	r7, #24
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b084      	sub	sp, #16
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008ee8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008eea:	f7ff f927 	bl	800813c <HAL_GetTick>
 8008eee:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008ef6:	b2db      	uxtb	r3, r3
 8008ef8:	2b02      	cmp	r3, #2
 8008efa:	d008      	beq.n	8008f0e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	2280      	movs	r2, #128	@ 0x80
 8008f00:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	2200      	movs	r2, #0
 8008f06:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e052      	b.n	8008fb4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	681a      	ldr	r2, [r3, #0]
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	f022 0216 	bic.w	r2, r2, #22
 8008f1c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	695a      	ldr	r2, [r3, #20]
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008f2c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d103      	bne.n	8008f3e <HAL_DMA_Abort+0x62>
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d007      	beq.n	8008f4e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	681a      	ldr	r2, [r3, #0]
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	f022 0208 	bic.w	r2, r2, #8
 8008f4c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	f022 0201 	bic.w	r2, r2, #1
 8008f5c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008f5e:	e013      	b.n	8008f88 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008f60:	f7ff f8ec 	bl	800813c <HAL_GetTick>
 8008f64:	4602      	mov	r2, r0
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	1ad3      	subs	r3, r2, r3
 8008f6a:	2b05      	cmp	r3, #5
 8008f6c:	d90c      	bls.n	8008f88 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	2220      	movs	r2, #32
 8008f72:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	2203      	movs	r2, #3
 8008f78:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	2200      	movs	r2, #0
 8008f80:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8008f84:	2303      	movs	r3, #3
 8008f86:	e015      	b.n	8008fb4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	f003 0301 	and.w	r3, r3, #1
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d1e4      	bne.n	8008f60 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008f9a:	223f      	movs	r2, #63	@ 0x3f
 8008f9c:	409a      	lsls	r2, r3
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	2201      	movs	r2, #1
 8008fa6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	2200      	movs	r2, #0
 8008fae:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8008fb2:	2300      	movs	r3, #0
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3710      	adds	r7, #16
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	bd80      	pop	{r7, pc}

08008fbc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008fbc:	b480      	push	{r7}
 8008fbe:	b083      	sub	sp, #12
 8008fc0:	af00      	add	r7, sp, #0
 8008fc2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8008fca:	b2db      	uxtb	r3, r3
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d004      	beq.n	8008fda <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	2280      	movs	r2, #128	@ 0x80
 8008fd4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	e00c      	b.n	8008ff4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	2205      	movs	r2, #5
 8008fde:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	681a      	ldr	r2, [r3, #0]
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	f022 0201 	bic.w	r2, r2, #1
 8008ff0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008ff2:	2300      	movs	r3, #0
}
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	370c      	adds	r7, #12
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	b086      	sub	sp, #24
 8009004:	af00      	add	r7, sp, #0
 8009006:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8009008:	2300      	movs	r3, #0
 800900a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800900c:	4b8e      	ldr	r3, [pc, #568]	@ (8009248 <HAL_DMA_IRQHandler+0x248>)
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	4a8e      	ldr	r2, [pc, #568]	@ (800924c <HAL_DMA_IRQHandler+0x24c>)
 8009012:	fba2 2303 	umull	r2, r3, r2, r3
 8009016:	0a9b      	lsrs	r3, r3, #10
 8009018:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800901e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800902a:	2208      	movs	r2, #8
 800902c:	409a      	lsls	r2, r3
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	4013      	ands	r3, r2
 8009032:	2b00      	cmp	r3, #0
 8009034:	d01a      	beq.n	800906c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	f003 0304 	and.w	r3, r3, #4
 8009040:	2b00      	cmp	r3, #0
 8009042:	d013      	beq.n	800906c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	681a      	ldr	r2, [r3, #0]
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f022 0204 	bic.w	r2, r2, #4
 8009052:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009058:	2208      	movs	r2, #8
 800905a:	409a      	lsls	r2, r3
 800905c:	693b      	ldr	r3, [r7, #16]
 800905e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009064:	f043 0201 	orr.w	r2, r3, #1
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009070:	2201      	movs	r2, #1
 8009072:	409a      	lsls	r2, r3
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	4013      	ands	r3, r2
 8009078:	2b00      	cmp	r3, #0
 800907a:	d012      	beq.n	80090a2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	695b      	ldr	r3, [r3, #20]
 8009082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009086:	2b00      	cmp	r3, #0
 8009088:	d00b      	beq.n	80090a2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800908e:	2201      	movs	r2, #1
 8009090:	409a      	lsls	r2, r3
 8009092:	693b      	ldr	r3, [r7, #16]
 8009094:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800909a:	f043 0202 	orr.w	r2, r3, #2
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090a6:	2204      	movs	r2, #4
 80090a8:	409a      	lsls	r2, r3
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	4013      	ands	r3, r2
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d012      	beq.n	80090d8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	f003 0302 	and.w	r3, r3, #2
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d00b      	beq.n	80090d8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090c4:	2204      	movs	r2, #4
 80090c6:	409a      	lsls	r2, r3
 80090c8:	693b      	ldr	r3, [r7, #16]
 80090ca:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090d0:	f043 0204 	orr.w	r2, r3, #4
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090dc:	2210      	movs	r2, #16
 80090de:	409a      	lsls	r2, r3
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	4013      	ands	r3, r2
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d043      	beq.n	8009170 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f003 0308 	and.w	r3, r3, #8
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d03c      	beq.n	8009170 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80090fa:	2210      	movs	r2, #16
 80090fc:	409a      	lsls	r2, r3
 80090fe:	693b      	ldr	r3, [r7, #16]
 8009100:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	681b      	ldr	r3, [r3, #0]
 8009108:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800910c:	2b00      	cmp	r3, #0
 800910e:	d018      	beq.n	8009142 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	681b      	ldr	r3, [r3, #0]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800911a:	2b00      	cmp	r3, #0
 800911c:	d108      	bne.n	8009130 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009122:	2b00      	cmp	r3, #0
 8009124:	d024      	beq.n	8009170 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800912a:	6878      	ldr	r0, [r7, #4]
 800912c:	4798      	blx	r3
 800912e:	e01f      	b.n	8009170 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009134:	2b00      	cmp	r3, #0
 8009136:	d01b      	beq.n	8009170 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	4798      	blx	r3
 8009140:	e016      	b.n	8009170 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800914c:	2b00      	cmp	r3, #0
 800914e:	d107      	bne.n	8009160 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	681a      	ldr	r2, [r3, #0]
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	f022 0208 	bic.w	r2, r2, #8
 800915e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009164:	2b00      	cmp	r3, #0
 8009166:	d003      	beq.n	8009170 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800916c:	6878      	ldr	r0, [r7, #4]
 800916e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009174:	2220      	movs	r2, #32
 8009176:	409a      	lsls	r2, r3
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	4013      	ands	r3, r2
 800917c:	2b00      	cmp	r3, #0
 800917e:	f000 808f 	beq.w	80092a0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	f003 0310 	and.w	r3, r3, #16
 800918c:	2b00      	cmp	r3, #0
 800918e:	f000 8087 	beq.w	80092a0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009196:	2220      	movs	r2, #32
 8009198:	409a      	lsls	r2, r3
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	2b05      	cmp	r3, #5
 80091a8:	d136      	bne.n	8009218 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	681a      	ldr	r2, [r3, #0]
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	f022 0216 	bic.w	r2, r2, #22
 80091b8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	695a      	ldr	r2, [r3, #20]
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80091c8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d103      	bne.n	80091da <HAL_DMA_IRQHandler+0x1da>
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d007      	beq.n	80091ea <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f022 0208 	bic.w	r2, r2, #8
 80091e8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80091ee:	223f      	movs	r2, #63	@ 0x3f
 80091f0:	409a      	lsls	r2, r3
 80091f2:	693b      	ldr	r3, [r7, #16]
 80091f4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	2201      	movs	r2, #1
 80091fa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	2200      	movs	r2, #0
 8009202:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800920a:	2b00      	cmp	r3, #0
 800920c:	d07e      	beq.n	800930c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009212:	6878      	ldr	r0, [r7, #4]
 8009214:	4798      	blx	r3
        }
        return;
 8009216:	e079      	b.n	800930c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009222:	2b00      	cmp	r3, #0
 8009224:	d01d      	beq.n	8009262 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009230:	2b00      	cmp	r3, #0
 8009232:	d10d      	bne.n	8009250 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009238:	2b00      	cmp	r3, #0
 800923a:	d031      	beq.n	80092a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009240:	6878      	ldr	r0, [r7, #4]
 8009242:	4798      	blx	r3
 8009244:	e02c      	b.n	80092a0 <HAL_DMA_IRQHandler+0x2a0>
 8009246:	bf00      	nop
 8009248:	20000190 	.word	0x20000190
 800924c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009254:	2b00      	cmp	r3, #0
 8009256:	d023      	beq.n	80092a0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	4798      	blx	r3
 8009260:	e01e      	b.n	80092a0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800926c:	2b00      	cmp	r3, #0
 800926e:	d10f      	bne.n	8009290 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	681a      	ldr	r2, [r3, #0]
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	f022 0210 	bic.w	r2, r2, #16
 800927e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2201      	movs	r2, #1
 8009284:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2200      	movs	r2, #0
 800928c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009294:	2b00      	cmp	r3, #0
 8009296:	d003      	beq.n	80092a0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d032      	beq.n	800930e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092ac:	f003 0301 	and.w	r3, r3, #1
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d022      	beq.n	80092fa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2205      	movs	r2, #5
 80092b8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	681a      	ldr	r2, [r3, #0]
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	f022 0201 	bic.w	r2, r2, #1
 80092ca:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	3301      	adds	r3, #1
 80092d0:	60bb      	str	r3, [r7, #8]
 80092d2:	697a      	ldr	r2, [r7, #20]
 80092d4:	429a      	cmp	r2, r3
 80092d6:	d307      	bcc.n	80092e8 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	f003 0301 	and.w	r3, r3, #1
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	d1f2      	bne.n	80092cc <HAL_DMA_IRQHandler+0x2cc>
 80092e6:	e000      	b.n	80092ea <HAL_DMA_IRQHandler+0x2ea>
          break;
 80092e8:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	2201      	movs	r2, #1
 80092ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	2200      	movs	r2, #0
 80092f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092fe:	2b00      	cmp	r3, #0
 8009300:	d005      	beq.n	800930e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009306:	6878      	ldr	r0, [r7, #4]
 8009308:	4798      	blx	r3
 800930a:	e000      	b.n	800930e <HAL_DMA_IRQHandler+0x30e>
        return;
 800930c:	bf00      	nop
    }
  }
}
 800930e:	3718      	adds	r7, #24
 8009310:	46bd      	mov	sp, r7
 8009312:	bd80      	pop	{r7, pc}

08009314 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8009314:	b480      	push	{r7}
 8009316:	b083      	sub	sp, #12
 8009318:	af00      	add	r7, sp, #0
 800931a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8009322:	b2db      	uxtb	r3, r3
}
 8009324:	4618      	mov	r0, r3
 8009326:	370c      	adds	r7, #12
 8009328:	46bd      	mov	sp, r7
 800932a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800932e:	4770      	bx	lr

08009330 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8009330:	b480      	push	{r7}
 8009332:	b083      	sub	sp, #12
 8009334:	af00      	add	r7, sp, #0
 8009336:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 800933c:	4618      	mov	r0, r3
 800933e:	370c      	adds	r7, #12
 8009340:	46bd      	mov	sp, r7
 8009342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009346:	4770      	bx	lr

08009348 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009348:	b480      	push	{r7}
 800934a:	b085      	sub	sp, #20
 800934c:	af00      	add	r7, sp, #0
 800934e:	60f8      	str	r0, [r7, #12]
 8009350:	60b9      	str	r1, [r7, #8]
 8009352:	607a      	str	r2, [r7, #4]
 8009354:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	681a      	ldr	r2, [r3, #0]
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8009364:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	683a      	ldr	r2, [r7, #0]
 800936c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	689b      	ldr	r3, [r3, #8]
 8009372:	2b40      	cmp	r3, #64	@ 0x40
 8009374:	d108      	bne.n	8009388 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	68ba      	ldr	r2, [r7, #8]
 8009384:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8009386:	e007      	b.n	8009398 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	687a      	ldr	r2, [r7, #4]
 8009396:	60da      	str	r2, [r3, #12]
}
 8009398:	bf00      	nop
 800939a:	3714      	adds	r7, #20
 800939c:	46bd      	mov	sp, r7
 800939e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093a2:	4770      	bx	lr

080093a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80093a4:	b480      	push	{r7}
 80093a6:	b085      	sub	sp, #20
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80093ac:	687b      	ldr	r3, [r7, #4]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	b2db      	uxtb	r3, r3
 80093b2:	3b10      	subs	r3, #16
 80093b4:	4a14      	ldr	r2, [pc, #80]	@ (8009408 <DMA_CalcBaseAndBitshift+0x64>)
 80093b6:	fba2 2303 	umull	r2, r3, r2, r3
 80093ba:	091b      	lsrs	r3, r3, #4
 80093bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80093be:	4a13      	ldr	r2, [pc, #76]	@ (800940c <DMA_CalcBaseAndBitshift+0x68>)
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	4413      	add	r3, r2
 80093c4:	781b      	ldrb	r3, [r3, #0]
 80093c6:	461a      	mov	r2, r3
 80093c8:	687b      	ldr	r3, [r7, #4]
 80093ca:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	2b03      	cmp	r3, #3
 80093d0:	d909      	bls.n	80093e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80093da:	f023 0303 	bic.w	r3, r3, #3
 80093de:	1d1a      	adds	r2, r3, #4
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	659a      	str	r2, [r3, #88]	@ 0x58
 80093e4:	e007      	b.n	80093f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80093ee:	f023 0303 	bic.w	r3, r3, #3
 80093f2:	687a      	ldr	r2, [r7, #4]
 80093f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80093fa:	4618      	mov	r0, r3
 80093fc:	3714      	adds	r7, #20
 80093fe:	46bd      	mov	sp, r7
 8009400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009404:	4770      	bx	lr
 8009406:	bf00      	nop
 8009408:	aaaaaaab 	.word	0xaaaaaaab
 800940c:	0801cda0 	.word	0x0801cda0

08009410 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009418:	2300      	movs	r3, #0
 800941a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009420:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	699b      	ldr	r3, [r3, #24]
 8009426:	2b00      	cmp	r3, #0
 8009428:	d11f      	bne.n	800946a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800942a:	68bb      	ldr	r3, [r7, #8]
 800942c:	2b03      	cmp	r3, #3
 800942e:	d856      	bhi.n	80094de <DMA_CheckFifoParam+0xce>
 8009430:	a201      	add	r2, pc, #4	@ (adr r2, 8009438 <DMA_CheckFifoParam+0x28>)
 8009432:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009436:	bf00      	nop
 8009438:	08009449 	.word	0x08009449
 800943c:	0800945b 	.word	0x0800945b
 8009440:	08009449 	.word	0x08009449
 8009444:	080094df 	.word	0x080094df
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800944c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009450:	2b00      	cmp	r3, #0
 8009452:	d046      	beq.n	80094e2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8009454:	2301      	movs	r3, #1
 8009456:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009458:	e043      	b.n	80094e2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800945e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8009462:	d140      	bne.n	80094e6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8009464:	2301      	movs	r3, #1
 8009466:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009468:	e03d      	b.n	80094e6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	699b      	ldr	r3, [r3, #24]
 800946e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009472:	d121      	bne.n	80094b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8009474:	68bb      	ldr	r3, [r7, #8]
 8009476:	2b03      	cmp	r3, #3
 8009478:	d837      	bhi.n	80094ea <DMA_CheckFifoParam+0xda>
 800947a:	a201      	add	r2, pc, #4	@ (adr r2, 8009480 <DMA_CheckFifoParam+0x70>)
 800947c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009480:	08009491 	.word	0x08009491
 8009484:	08009497 	.word	0x08009497
 8009488:	08009491 	.word	0x08009491
 800948c:	080094a9 	.word	0x080094a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8009490:	2301      	movs	r3, #1
 8009492:	73fb      	strb	r3, [r7, #15]
      break;
 8009494:	e030      	b.n	80094f8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800949a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d025      	beq.n	80094ee <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80094a2:	2301      	movs	r3, #1
 80094a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80094a6:	e022      	b.n	80094ee <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094ac:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80094b0:	d11f      	bne.n	80094f2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80094b2:	2301      	movs	r3, #1
 80094b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80094b6:	e01c      	b.n	80094f2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	2b02      	cmp	r3, #2
 80094bc:	d903      	bls.n	80094c6 <DMA_CheckFifoParam+0xb6>
 80094be:	68bb      	ldr	r3, [r7, #8]
 80094c0:	2b03      	cmp	r3, #3
 80094c2:	d003      	beq.n	80094cc <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80094c4:	e018      	b.n	80094f8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	73fb      	strb	r3, [r7, #15]
      break;
 80094ca:	e015      	b.n	80094f8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094d0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d00e      	beq.n	80094f6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80094d8:	2301      	movs	r3, #1
 80094da:	73fb      	strb	r3, [r7, #15]
      break;
 80094dc:	e00b      	b.n	80094f6 <DMA_CheckFifoParam+0xe6>
      break;
 80094de:	bf00      	nop
 80094e0:	e00a      	b.n	80094f8 <DMA_CheckFifoParam+0xe8>
      break;
 80094e2:	bf00      	nop
 80094e4:	e008      	b.n	80094f8 <DMA_CheckFifoParam+0xe8>
      break;
 80094e6:	bf00      	nop
 80094e8:	e006      	b.n	80094f8 <DMA_CheckFifoParam+0xe8>
      break;
 80094ea:	bf00      	nop
 80094ec:	e004      	b.n	80094f8 <DMA_CheckFifoParam+0xe8>
      break;
 80094ee:	bf00      	nop
 80094f0:	e002      	b.n	80094f8 <DMA_CheckFifoParam+0xe8>
      break;   
 80094f2:	bf00      	nop
 80094f4:	e000      	b.n	80094f8 <DMA_CheckFifoParam+0xe8>
      break;
 80094f6:	bf00      	nop
    }
  } 
  
  return status; 
 80094f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094fa:	4618      	mov	r0, r3
 80094fc:	3714      	adds	r7, #20
 80094fe:	46bd      	mov	sp, r7
 8009500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009504:	4770      	bx	lr
 8009506:	bf00      	nop

08009508 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009508:	b480      	push	{r7}
 800950a:	b089      	sub	sp, #36	@ 0x24
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
 8009510:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8009512:	2300      	movs	r3, #0
 8009514:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8009516:	2300      	movs	r3, #0
 8009518:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800951a:	2300      	movs	r3, #0
 800951c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800951e:	2300      	movs	r3, #0
 8009520:	61fb      	str	r3, [r7, #28]
 8009522:	e16b      	b.n	80097fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8009524:	2201      	movs	r2, #1
 8009526:	69fb      	ldr	r3, [r7, #28]
 8009528:	fa02 f303 	lsl.w	r3, r2, r3
 800952c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	697a      	ldr	r2, [r7, #20]
 8009534:	4013      	ands	r3, r2
 8009536:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	429a      	cmp	r2, r3
 800953e:	f040 815a 	bne.w	80097f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	685b      	ldr	r3, [r3, #4]
 8009546:	f003 0303 	and.w	r3, r3, #3
 800954a:	2b01      	cmp	r3, #1
 800954c:	d005      	beq.n	800955a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800954e:	683b      	ldr	r3, [r7, #0]
 8009550:	685b      	ldr	r3, [r3, #4]
 8009552:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8009556:	2b02      	cmp	r3, #2
 8009558:	d130      	bne.n	80095bc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	689b      	ldr	r3, [r3, #8]
 800955e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009560:	69fb      	ldr	r3, [r7, #28]
 8009562:	005b      	lsls	r3, r3, #1
 8009564:	2203      	movs	r2, #3
 8009566:	fa02 f303 	lsl.w	r3, r2, r3
 800956a:	43db      	mvns	r3, r3
 800956c:	69ba      	ldr	r2, [r7, #24]
 800956e:	4013      	ands	r3, r2
 8009570:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8009572:	683b      	ldr	r3, [r7, #0]
 8009574:	68da      	ldr	r2, [r3, #12]
 8009576:	69fb      	ldr	r3, [r7, #28]
 8009578:	005b      	lsls	r3, r3, #1
 800957a:	fa02 f303 	lsl.w	r3, r2, r3
 800957e:	69ba      	ldr	r2, [r7, #24]
 8009580:	4313      	orrs	r3, r2
 8009582:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	69ba      	ldr	r2, [r7, #24]
 8009588:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	685b      	ldr	r3, [r3, #4]
 800958e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8009590:	2201      	movs	r2, #1
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	fa02 f303 	lsl.w	r3, r2, r3
 8009598:	43db      	mvns	r3, r3
 800959a:	69ba      	ldr	r2, [r7, #24]
 800959c:	4013      	ands	r3, r2
 800959e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80095a0:	683b      	ldr	r3, [r7, #0]
 80095a2:	685b      	ldr	r3, [r3, #4]
 80095a4:	091b      	lsrs	r3, r3, #4
 80095a6:	f003 0201 	and.w	r2, r3, #1
 80095aa:	69fb      	ldr	r3, [r7, #28]
 80095ac:	fa02 f303 	lsl.w	r3, r2, r3
 80095b0:	69ba      	ldr	r2, [r7, #24]
 80095b2:	4313      	orrs	r3, r2
 80095b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	69ba      	ldr	r2, [r7, #24]
 80095ba:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	685b      	ldr	r3, [r3, #4]
 80095c0:	f003 0303 	and.w	r3, r3, #3
 80095c4:	2b03      	cmp	r3, #3
 80095c6:	d017      	beq.n	80095f8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	68db      	ldr	r3, [r3, #12]
 80095cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80095ce:	69fb      	ldr	r3, [r7, #28]
 80095d0:	005b      	lsls	r3, r3, #1
 80095d2:	2203      	movs	r2, #3
 80095d4:	fa02 f303 	lsl.w	r3, r2, r3
 80095d8:	43db      	mvns	r3, r3
 80095da:	69ba      	ldr	r2, [r7, #24]
 80095dc:	4013      	ands	r3, r2
 80095de:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80095e0:	683b      	ldr	r3, [r7, #0]
 80095e2:	689a      	ldr	r2, [r3, #8]
 80095e4:	69fb      	ldr	r3, [r7, #28]
 80095e6:	005b      	lsls	r3, r3, #1
 80095e8:	fa02 f303 	lsl.w	r3, r2, r3
 80095ec:	69ba      	ldr	r2, [r7, #24]
 80095ee:	4313      	orrs	r3, r2
 80095f0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	69ba      	ldr	r2, [r7, #24]
 80095f6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80095f8:	683b      	ldr	r3, [r7, #0]
 80095fa:	685b      	ldr	r3, [r3, #4]
 80095fc:	f003 0303 	and.w	r3, r3, #3
 8009600:	2b02      	cmp	r3, #2
 8009602:	d123      	bne.n	800964c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009604:	69fb      	ldr	r3, [r7, #28]
 8009606:	08da      	lsrs	r2, r3, #3
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	3208      	adds	r2, #8
 800960c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009610:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009612:	69fb      	ldr	r3, [r7, #28]
 8009614:	f003 0307 	and.w	r3, r3, #7
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	220f      	movs	r2, #15
 800961c:	fa02 f303 	lsl.w	r3, r2, r3
 8009620:	43db      	mvns	r3, r3
 8009622:	69ba      	ldr	r2, [r7, #24]
 8009624:	4013      	ands	r3, r2
 8009626:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	691a      	ldr	r2, [r3, #16]
 800962c:	69fb      	ldr	r3, [r7, #28]
 800962e:	f003 0307 	and.w	r3, r3, #7
 8009632:	009b      	lsls	r3, r3, #2
 8009634:	fa02 f303 	lsl.w	r3, r2, r3
 8009638:	69ba      	ldr	r2, [r7, #24]
 800963a:	4313      	orrs	r3, r2
 800963c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800963e:	69fb      	ldr	r3, [r7, #28]
 8009640:	08da      	lsrs	r2, r3, #3
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	3208      	adds	r2, #8
 8009646:	69b9      	ldr	r1, [r7, #24]
 8009648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009652:	69fb      	ldr	r3, [r7, #28]
 8009654:	005b      	lsls	r3, r3, #1
 8009656:	2203      	movs	r2, #3
 8009658:	fa02 f303 	lsl.w	r3, r2, r3
 800965c:	43db      	mvns	r3, r3
 800965e:	69ba      	ldr	r2, [r7, #24]
 8009660:	4013      	ands	r3, r2
 8009662:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009664:	683b      	ldr	r3, [r7, #0]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	f003 0203 	and.w	r2, r3, #3
 800966c:	69fb      	ldr	r3, [r7, #28]
 800966e:	005b      	lsls	r3, r3, #1
 8009670:	fa02 f303 	lsl.w	r3, r2, r3
 8009674:	69ba      	ldr	r2, [r7, #24]
 8009676:	4313      	orrs	r3, r2
 8009678:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	69ba      	ldr	r2, [r7, #24]
 800967e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009688:	2b00      	cmp	r3, #0
 800968a:	f000 80b4 	beq.w	80097f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800968e:	2300      	movs	r3, #0
 8009690:	60fb      	str	r3, [r7, #12]
 8009692:	4b60      	ldr	r3, [pc, #384]	@ (8009814 <HAL_GPIO_Init+0x30c>)
 8009694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009696:	4a5f      	ldr	r2, [pc, #380]	@ (8009814 <HAL_GPIO_Init+0x30c>)
 8009698:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800969c:	6453      	str	r3, [r2, #68]	@ 0x44
 800969e:	4b5d      	ldr	r3, [pc, #372]	@ (8009814 <HAL_GPIO_Init+0x30c>)
 80096a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80096a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80096a6:	60fb      	str	r3, [r7, #12]
 80096a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80096aa:	4a5b      	ldr	r2, [pc, #364]	@ (8009818 <HAL_GPIO_Init+0x310>)
 80096ac:	69fb      	ldr	r3, [r7, #28]
 80096ae:	089b      	lsrs	r3, r3, #2
 80096b0:	3302      	adds	r3, #2
 80096b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80096b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80096b8:	69fb      	ldr	r3, [r7, #28]
 80096ba:	f003 0303 	and.w	r3, r3, #3
 80096be:	009b      	lsls	r3, r3, #2
 80096c0:	220f      	movs	r2, #15
 80096c2:	fa02 f303 	lsl.w	r3, r2, r3
 80096c6:	43db      	mvns	r3, r3
 80096c8:	69ba      	ldr	r2, [r7, #24]
 80096ca:	4013      	ands	r3, r2
 80096cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	4a52      	ldr	r2, [pc, #328]	@ (800981c <HAL_GPIO_Init+0x314>)
 80096d2:	4293      	cmp	r3, r2
 80096d4:	d02b      	beq.n	800972e <HAL_GPIO_Init+0x226>
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	4a51      	ldr	r2, [pc, #324]	@ (8009820 <HAL_GPIO_Init+0x318>)
 80096da:	4293      	cmp	r3, r2
 80096dc:	d025      	beq.n	800972a <HAL_GPIO_Init+0x222>
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	4a50      	ldr	r2, [pc, #320]	@ (8009824 <HAL_GPIO_Init+0x31c>)
 80096e2:	4293      	cmp	r3, r2
 80096e4:	d01f      	beq.n	8009726 <HAL_GPIO_Init+0x21e>
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	4a4f      	ldr	r2, [pc, #316]	@ (8009828 <HAL_GPIO_Init+0x320>)
 80096ea:	4293      	cmp	r3, r2
 80096ec:	d019      	beq.n	8009722 <HAL_GPIO_Init+0x21a>
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	4a4e      	ldr	r2, [pc, #312]	@ (800982c <HAL_GPIO_Init+0x324>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d013      	beq.n	800971e <HAL_GPIO_Init+0x216>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	4a4d      	ldr	r2, [pc, #308]	@ (8009830 <HAL_GPIO_Init+0x328>)
 80096fa:	4293      	cmp	r3, r2
 80096fc:	d00d      	beq.n	800971a <HAL_GPIO_Init+0x212>
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	4a4c      	ldr	r2, [pc, #304]	@ (8009834 <HAL_GPIO_Init+0x32c>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d007      	beq.n	8009716 <HAL_GPIO_Init+0x20e>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	4a4b      	ldr	r2, [pc, #300]	@ (8009838 <HAL_GPIO_Init+0x330>)
 800970a:	4293      	cmp	r3, r2
 800970c:	d101      	bne.n	8009712 <HAL_GPIO_Init+0x20a>
 800970e:	2307      	movs	r3, #7
 8009710:	e00e      	b.n	8009730 <HAL_GPIO_Init+0x228>
 8009712:	2308      	movs	r3, #8
 8009714:	e00c      	b.n	8009730 <HAL_GPIO_Init+0x228>
 8009716:	2306      	movs	r3, #6
 8009718:	e00a      	b.n	8009730 <HAL_GPIO_Init+0x228>
 800971a:	2305      	movs	r3, #5
 800971c:	e008      	b.n	8009730 <HAL_GPIO_Init+0x228>
 800971e:	2304      	movs	r3, #4
 8009720:	e006      	b.n	8009730 <HAL_GPIO_Init+0x228>
 8009722:	2303      	movs	r3, #3
 8009724:	e004      	b.n	8009730 <HAL_GPIO_Init+0x228>
 8009726:	2302      	movs	r3, #2
 8009728:	e002      	b.n	8009730 <HAL_GPIO_Init+0x228>
 800972a:	2301      	movs	r3, #1
 800972c:	e000      	b.n	8009730 <HAL_GPIO_Init+0x228>
 800972e:	2300      	movs	r3, #0
 8009730:	69fa      	ldr	r2, [r7, #28]
 8009732:	f002 0203 	and.w	r2, r2, #3
 8009736:	0092      	lsls	r2, r2, #2
 8009738:	4093      	lsls	r3, r2
 800973a:	69ba      	ldr	r2, [r7, #24]
 800973c:	4313      	orrs	r3, r2
 800973e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009740:	4935      	ldr	r1, [pc, #212]	@ (8009818 <HAL_GPIO_Init+0x310>)
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	089b      	lsrs	r3, r3, #2
 8009746:	3302      	adds	r3, #2
 8009748:	69ba      	ldr	r2, [r7, #24]
 800974a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800974e:	4b3b      	ldr	r3, [pc, #236]	@ (800983c <HAL_GPIO_Init+0x334>)
 8009750:	689b      	ldr	r3, [r3, #8]
 8009752:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8009754:	693b      	ldr	r3, [r7, #16]
 8009756:	43db      	mvns	r3, r3
 8009758:	69ba      	ldr	r2, [r7, #24]
 800975a:	4013      	ands	r3, r2
 800975c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800975e:	683b      	ldr	r3, [r7, #0]
 8009760:	685b      	ldr	r3, [r3, #4]
 8009762:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009766:	2b00      	cmp	r3, #0
 8009768:	d003      	beq.n	8009772 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800976a:	69ba      	ldr	r2, [r7, #24]
 800976c:	693b      	ldr	r3, [r7, #16]
 800976e:	4313      	orrs	r3, r2
 8009770:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8009772:	4a32      	ldr	r2, [pc, #200]	@ (800983c <HAL_GPIO_Init+0x334>)
 8009774:	69bb      	ldr	r3, [r7, #24]
 8009776:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8009778:	4b30      	ldr	r3, [pc, #192]	@ (800983c <HAL_GPIO_Init+0x334>)
 800977a:	68db      	ldr	r3, [r3, #12]
 800977c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800977e:	693b      	ldr	r3, [r7, #16]
 8009780:	43db      	mvns	r3, r3
 8009782:	69ba      	ldr	r2, [r7, #24]
 8009784:	4013      	ands	r3, r2
 8009786:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	685b      	ldr	r3, [r3, #4]
 800978c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009790:	2b00      	cmp	r3, #0
 8009792:	d003      	beq.n	800979c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8009794:	69ba      	ldr	r2, [r7, #24]
 8009796:	693b      	ldr	r3, [r7, #16]
 8009798:	4313      	orrs	r3, r2
 800979a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800979c:	4a27      	ldr	r2, [pc, #156]	@ (800983c <HAL_GPIO_Init+0x334>)
 800979e:	69bb      	ldr	r3, [r7, #24]
 80097a0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80097a2:	4b26      	ldr	r3, [pc, #152]	@ (800983c <HAL_GPIO_Init+0x334>)
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80097a8:	693b      	ldr	r3, [r7, #16]
 80097aa:	43db      	mvns	r3, r3
 80097ac:	69ba      	ldr	r2, [r7, #24]
 80097ae:	4013      	ands	r3, r2
 80097b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80097b2:	683b      	ldr	r3, [r7, #0]
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d003      	beq.n	80097c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80097be:	69ba      	ldr	r2, [r7, #24]
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	4313      	orrs	r3, r2
 80097c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80097c6:	4a1d      	ldr	r2, [pc, #116]	@ (800983c <HAL_GPIO_Init+0x334>)
 80097c8:	69bb      	ldr	r3, [r7, #24]
 80097ca:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80097cc:	4b1b      	ldr	r3, [pc, #108]	@ (800983c <HAL_GPIO_Init+0x334>)
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80097d2:	693b      	ldr	r3, [r7, #16]
 80097d4:	43db      	mvns	r3, r3
 80097d6:	69ba      	ldr	r2, [r7, #24]
 80097d8:	4013      	ands	r3, r2
 80097da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	685b      	ldr	r3, [r3, #4]
 80097e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d003      	beq.n	80097f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80097e8:	69ba      	ldr	r2, [r7, #24]
 80097ea:	693b      	ldr	r3, [r7, #16]
 80097ec:	4313      	orrs	r3, r2
 80097ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80097f0:	4a12      	ldr	r2, [pc, #72]	@ (800983c <HAL_GPIO_Init+0x334>)
 80097f2:	69bb      	ldr	r3, [r7, #24]
 80097f4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80097f6:	69fb      	ldr	r3, [r7, #28]
 80097f8:	3301      	adds	r3, #1
 80097fa:	61fb      	str	r3, [r7, #28]
 80097fc:	69fb      	ldr	r3, [r7, #28]
 80097fe:	2b0f      	cmp	r3, #15
 8009800:	f67f ae90 	bls.w	8009524 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8009804:	bf00      	nop
 8009806:	bf00      	nop
 8009808:	3724      	adds	r7, #36	@ 0x24
 800980a:	46bd      	mov	sp, r7
 800980c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009810:	4770      	bx	lr
 8009812:	bf00      	nop
 8009814:	40023800 	.word	0x40023800
 8009818:	40013800 	.word	0x40013800
 800981c:	40020000 	.word	0x40020000
 8009820:	40020400 	.word	0x40020400
 8009824:	40020800 	.word	0x40020800
 8009828:	40020c00 	.word	0x40020c00
 800982c:	40021000 	.word	0x40021000
 8009830:	40021400 	.word	0x40021400
 8009834:	40021800 	.word	0x40021800
 8009838:	40021c00 	.word	0x40021c00
 800983c:	40013c00 	.word	0x40013c00

08009840 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8009840:	b480      	push	{r7}
 8009842:	b087      	sub	sp, #28
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800984a:	2300      	movs	r3, #0
 800984c:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800984e:	2300      	movs	r3, #0
 8009850:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8009852:	2300      	movs	r3, #0
 8009854:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009856:	2300      	movs	r3, #0
 8009858:	617b      	str	r3, [r7, #20]
 800985a:	e0cd      	b.n	80099f8 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800985c:	2201      	movs	r2, #1
 800985e:	697b      	ldr	r3, [r7, #20]
 8009860:	fa02 f303 	lsl.w	r3, r2, r3
 8009864:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8009866:	683a      	ldr	r2, [r7, #0]
 8009868:	693b      	ldr	r3, [r7, #16]
 800986a:	4013      	ands	r3, r2
 800986c:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800986e:	68fa      	ldr	r2, [r7, #12]
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	429a      	cmp	r2, r3
 8009874:	f040 80bd 	bne.w	80099f2 <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8009878:	4a65      	ldr	r2, [pc, #404]	@ (8009a10 <HAL_GPIO_DeInit+0x1d0>)
 800987a:	697b      	ldr	r3, [r7, #20]
 800987c:	089b      	lsrs	r3, r3, #2
 800987e:	3302      	adds	r3, #2
 8009880:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009884:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8009886:	697b      	ldr	r3, [r7, #20]
 8009888:	f003 0303 	and.w	r3, r3, #3
 800988c:	009b      	lsls	r3, r3, #2
 800988e:	220f      	movs	r2, #15
 8009890:	fa02 f303 	lsl.w	r3, r2, r3
 8009894:	68ba      	ldr	r2, [r7, #8]
 8009896:	4013      	ands	r3, r2
 8009898:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	4a5d      	ldr	r2, [pc, #372]	@ (8009a14 <HAL_GPIO_DeInit+0x1d4>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d02b      	beq.n	80098fa <HAL_GPIO_DeInit+0xba>
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	4a5c      	ldr	r2, [pc, #368]	@ (8009a18 <HAL_GPIO_DeInit+0x1d8>)
 80098a6:	4293      	cmp	r3, r2
 80098a8:	d025      	beq.n	80098f6 <HAL_GPIO_DeInit+0xb6>
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	4a5b      	ldr	r2, [pc, #364]	@ (8009a1c <HAL_GPIO_DeInit+0x1dc>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d01f      	beq.n	80098f2 <HAL_GPIO_DeInit+0xb2>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	4a5a      	ldr	r2, [pc, #360]	@ (8009a20 <HAL_GPIO_DeInit+0x1e0>)
 80098b6:	4293      	cmp	r3, r2
 80098b8:	d019      	beq.n	80098ee <HAL_GPIO_DeInit+0xae>
 80098ba:	687b      	ldr	r3, [r7, #4]
 80098bc:	4a59      	ldr	r2, [pc, #356]	@ (8009a24 <HAL_GPIO_DeInit+0x1e4>)
 80098be:	4293      	cmp	r3, r2
 80098c0:	d013      	beq.n	80098ea <HAL_GPIO_DeInit+0xaa>
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	4a58      	ldr	r2, [pc, #352]	@ (8009a28 <HAL_GPIO_DeInit+0x1e8>)
 80098c6:	4293      	cmp	r3, r2
 80098c8:	d00d      	beq.n	80098e6 <HAL_GPIO_DeInit+0xa6>
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	4a57      	ldr	r2, [pc, #348]	@ (8009a2c <HAL_GPIO_DeInit+0x1ec>)
 80098ce:	4293      	cmp	r3, r2
 80098d0:	d007      	beq.n	80098e2 <HAL_GPIO_DeInit+0xa2>
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	4a56      	ldr	r2, [pc, #344]	@ (8009a30 <HAL_GPIO_DeInit+0x1f0>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d101      	bne.n	80098de <HAL_GPIO_DeInit+0x9e>
 80098da:	2307      	movs	r3, #7
 80098dc:	e00e      	b.n	80098fc <HAL_GPIO_DeInit+0xbc>
 80098de:	2308      	movs	r3, #8
 80098e0:	e00c      	b.n	80098fc <HAL_GPIO_DeInit+0xbc>
 80098e2:	2306      	movs	r3, #6
 80098e4:	e00a      	b.n	80098fc <HAL_GPIO_DeInit+0xbc>
 80098e6:	2305      	movs	r3, #5
 80098e8:	e008      	b.n	80098fc <HAL_GPIO_DeInit+0xbc>
 80098ea:	2304      	movs	r3, #4
 80098ec:	e006      	b.n	80098fc <HAL_GPIO_DeInit+0xbc>
 80098ee:	2303      	movs	r3, #3
 80098f0:	e004      	b.n	80098fc <HAL_GPIO_DeInit+0xbc>
 80098f2:	2302      	movs	r3, #2
 80098f4:	e002      	b.n	80098fc <HAL_GPIO_DeInit+0xbc>
 80098f6:	2301      	movs	r3, #1
 80098f8:	e000      	b.n	80098fc <HAL_GPIO_DeInit+0xbc>
 80098fa:	2300      	movs	r3, #0
 80098fc:	697a      	ldr	r2, [r7, #20]
 80098fe:	f002 0203 	and.w	r2, r2, #3
 8009902:	0092      	lsls	r2, r2, #2
 8009904:	4093      	lsls	r3, r2
 8009906:	68ba      	ldr	r2, [r7, #8]
 8009908:	429a      	cmp	r2, r3
 800990a:	d132      	bne.n	8009972 <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800990c:	4b49      	ldr	r3, [pc, #292]	@ (8009a34 <HAL_GPIO_DeInit+0x1f4>)
 800990e:	681a      	ldr	r2, [r3, #0]
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	43db      	mvns	r3, r3
 8009914:	4947      	ldr	r1, [pc, #284]	@ (8009a34 <HAL_GPIO_DeInit+0x1f4>)
 8009916:	4013      	ands	r3, r2
 8009918:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800991a:	4b46      	ldr	r3, [pc, #280]	@ (8009a34 <HAL_GPIO_DeInit+0x1f4>)
 800991c:	685a      	ldr	r2, [r3, #4]
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	43db      	mvns	r3, r3
 8009922:	4944      	ldr	r1, [pc, #272]	@ (8009a34 <HAL_GPIO_DeInit+0x1f4>)
 8009924:	4013      	ands	r3, r2
 8009926:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8009928:	4b42      	ldr	r3, [pc, #264]	@ (8009a34 <HAL_GPIO_DeInit+0x1f4>)
 800992a:	68da      	ldr	r2, [r3, #12]
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	43db      	mvns	r3, r3
 8009930:	4940      	ldr	r1, [pc, #256]	@ (8009a34 <HAL_GPIO_DeInit+0x1f4>)
 8009932:	4013      	ands	r3, r2
 8009934:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8009936:	4b3f      	ldr	r3, [pc, #252]	@ (8009a34 <HAL_GPIO_DeInit+0x1f4>)
 8009938:	689a      	ldr	r2, [r3, #8]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	43db      	mvns	r3, r3
 800993e:	493d      	ldr	r1, [pc, #244]	@ (8009a34 <HAL_GPIO_DeInit+0x1f4>)
 8009940:	4013      	ands	r3, r2
 8009942:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8009944:	697b      	ldr	r3, [r7, #20]
 8009946:	f003 0303 	and.w	r3, r3, #3
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	220f      	movs	r2, #15
 800994e:	fa02 f303 	lsl.w	r3, r2, r3
 8009952:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8009954:	4a2e      	ldr	r2, [pc, #184]	@ (8009a10 <HAL_GPIO_DeInit+0x1d0>)
 8009956:	697b      	ldr	r3, [r7, #20]
 8009958:	089b      	lsrs	r3, r3, #2
 800995a:	3302      	adds	r3, #2
 800995c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	43da      	mvns	r2, r3
 8009964:	482a      	ldr	r0, [pc, #168]	@ (8009a10 <HAL_GPIO_DeInit+0x1d0>)
 8009966:	697b      	ldr	r3, [r7, #20]
 8009968:	089b      	lsrs	r3, r3, #2
 800996a:	400a      	ands	r2, r1
 800996c:	3302      	adds	r3, #2
 800996e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681a      	ldr	r2, [r3, #0]
 8009976:	697b      	ldr	r3, [r7, #20]
 8009978:	005b      	lsls	r3, r3, #1
 800997a:	2103      	movs	r1, #3
 800997c:	fa01 f303 	lsl.w	r3, r1, r3
 8009980:	43db      	mvns	r3, r3
 8009982:	401a      	ands	r2, r3
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8009988:	697b      	ldr	r3, [r7, #20]
 800998a:	08da      	lsrs	r2, r3, #3
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	3208      	adds	r2, #8
 8009990:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009994:	697b      	ldr	r3, [r7, #20]
 8009996:	f003 0307 	and.w	r3, r3, #7
 800999a:	009b      	lsls	r3, r3, #2
 800999c:	220f      	movs	r2, #15
 800999e:	fa02 f303 	lsl.w	r3, r2, r3
 80099a2:	43db      	mvns	r3, r3
 80099a4:	697a      	ldr	r2, [r7, #20]
 80099a6:	08d2      	lsrs	r2, r2, #3
 80099a8:	4019      	ands	r1, r3
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	3208      	adds	r2, #8
 80099ae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	68da      	ldr	r2, [r3, #12]
 80099b6:	697b      	ldr	r3, [r7, #20]
 80099b8:	005b      	lsls	r3, r3, #1
 80099ba:	2103      	movs	r1, #3
 80099bc:	fa01 f303 	lsl.w	r3, r1, r3
 80099c0:	43db      	mvns	r3, r3
 80099c2:	401a      	ands	r2, r3
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	685a      	ldr	r2, [r3, #4]
 80099cc:	2101      	movs	r1, #1
 80099ce:	697b      	ldr	r3, [r7, #20]
 80099d0:	fa01 f303 	lsl.w	r3, r1, r3
 80099d4:	43db      	mvns	r3, r3
 80099d6:	401a      	ands	r2, r3
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	689a      	ldr	r2, [r3, #8]
 80099e0:	697b      	ldr	r3, [r7, #20]
 80099e2:	005b      	lsls	r3, r3, #1
 80099e4:	2103      	movs	r1, #3
 80099e6:	fa01 f303 	lsl.w	r3, r1, r3
 80099ea:	43db      	mvns	r3, r3
 80099ec:	401a      	ands	r2, r3
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	3301      	adds	r3, #1
 80099f6:	617b      	str	r3, [r7, #20]
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	2b0f      	cmp	r3, #15
 80099fc:	f67f af2e 	bls.w	800985c <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8009a00:	bf00      	nop
 8009a02:	bf00      	nop
 8009a04:	371c      	adds	r7, #28
 8009a06:	46bd      	mov	sp, r7
 8009a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0c:	4770      	bx	lr
 8009a0e:	bf00      	nop
 8009a10:	40013800 	.word	0x40013800
 8009a14:	40020000 	.word	0x40020000
 8009a18:	40020400 	.word	0x40020400
 8009a1c:	40020800 	.word	0x40020800
 8009a20:	40020c00 	.word	0x40020c00
 8009a24:	40021000 	.word	0x40021000
 8009a28:	40021400 	.word	0x40021400
 8009a2c:	40021800 	.word	0x40021800
 8009a30:	40021c00 	.word	0x40021c00
 8009a34:	40013c00 	.word	0x40013c00

08009a38 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b085      	sub	sp, #20
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	460b      	mov	r3, r1
 8009a42:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	691a      	ldr	r2, [r3, #16]
 8009a48:	887b      	ldrh	r3, [r7, #2]
 8009a4a:	4013      	ands	r3, r2
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d002      	beq.n	8009a56 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8009a50:	2301      	movs	r3, #1
 8009a52:	73fb      	strb	r3, [r7, #15]
 8009a54:	e001      	b.n	8009a5a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009a56:	2300      	movs	r3, #0
 8009a58:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009a5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	3714      	adds	r7, #20
 8009a60:	46bd      	mov	sp, r7
 8009a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a66:	4770      	bx	lr

08009a68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009a68:	b480      	push	{r7}
 8009a6a:	b083      	sub	sp, #12
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
 8009a70:	460b      	mov	r3, r1
 8009a72:	807b      	strh	r3, [r7, #2]
 8009a74:	4613      	mov	r3, r2
 8009a76:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8009a78:	787b      	ldrb	r3, [r7, #1]
 8009a7a:	2b00      	cmp	r3, #0
 8009a7c:	d003      	beq.n	8009a86 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8009a7e:	887a      	ldrh	r2, [r7, #2]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8009a84:	e003      	b.n	8009a8e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8009a86:	887b      	ldrh	r3, [r7, #2]
 8009a88:	041a      	lsls	r2, r3, #16
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	619a      	str	r2, [r3, #24]
}
 8009a8e:	bf00      	nop
 8009a90:	370c      	adds	r7, #12
 8009a92:	46bd      	mov	sp, r7
 8009a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a98:	4770      	bx	lr

08009a9a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009a9a:	b480      	push	{r7}
 8009a9c:	b085      	sub	sp, #20
 8009a9e:	af00      	add	r7, sp, #0
 8009aa0:	6078      	str	r0, [r7, #4]
 8009aa2:	460b      	mov	r3, r1
 8009aa4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	695b      	ldr	r3, [r3, #20]
 8009aaa:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8009aac:	887a      	ldrh	r2, [r7, #2]
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	4013      	ands	r3, r2
 8009ab2:	041a      	lsls	r2, r3, #16
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	43d9      	mvns	r1, r3
 8009ab8:	887b      	ldrh	r3, [r7, #2]
 8009aba:	400b      	ands	r3, r1
 8009abc:	431a      	orrs	r2, r3
 8009abe:	687b      	ldr	r3, [r7, #4]
 8009ac0:	619a      	str	r2, [r3, #24]
}
 8009ac2:	bf00      	nop
 8009ac4:	3714      	adds	r7, #20
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr
	...

08009ad0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	b084      	sub	sp, #16
 8009ad4:	af00      	add	r7, sp, #0
 8009ad6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d101      	bne.n	8009ae2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009ade:	2301      	movs	r3, #1
 8009ae0:	e12b      	b.n	8009d3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009ae8:	b2db      	uxtb	r3, r3
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d106      	bne.n	8009afc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009af6:	6878      	ldr	r0, [r7, #4]
 8009af8:	f7fd f8c6 	bl	8006c88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2224      	movs	r2, #36	@ 0x24
 8009b00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	681a      	ldr	r2, [r3, #0]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f022 0201 	bic.w	r2, r2, #1
 8009b12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	681a      	ldr	r2, [r3, #0]
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	681a      	ldr	r2, [r3, #0]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009b34:	f003 fdb8 	bl	800d6a8 <HAL_RCC_GetPCLK1Freq>
 8009b38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	685b      	ldr	r3, [r3, #4]
 8009b3e:	4a81      	ldr	r2, [pc, #516]	@ (8009d44 <HAL_I2C_Init+0x274>)
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d807      	bhi.n	8009b54 <HAL_I2C_Init+0x84>
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	4a80      	ldr	r2, [pc, #512]	@ (8009d48 <HAL_I2C_Init+0x278>)
 8009b48:	4293      	cmp	r3, r2
 8009b4a:	bf94      	ite	ls
 8009b4c:	2301      	movls	r3, #1
 8009b4e:	2300      	movhi	r3, #0
 8009b50:	b2db      	uxtb	r3, r3
 8009b52:	e006      	b.n	8009b62 <HAL_I2C_Init+0x92>
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	4a7d      	ldr	r2, [pc, #500]	@ (8009d4c <HAL_I2C_Init+0x27c>)
 8009b58:	4293      	cmp	r3, r2
 8009b5a:	bf94      	ite	ls
 8009b5c:	2301      	movls	r3, #1
 8009b5e:	2300      	movhi	r3, #0
 8009b60:	b2db      	uxtb	r3, r3
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d001      	beq.n	8009b6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009b66:	2301      	movs	r3, #1
 8009b68:	e0e7      	b.n	8009d3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	4a78      	ldr	r2, [pc, #480]	@ (8009d50 <HAL_I2C_Init+0x280>)
 8009b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b72:	0c9b      	lsrs	r3, r3, #18
 8009b74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	68ba      	ldr	r2, [r7, #8]
 8009b86:	430a      	orrs	r2, r1
 8009b88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	681b      	ldr	r3, [r3, #0]
 8009b8e:	6a1b      	ldr	r3, [r3, #32]
 8009b90:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	685b      	ldr	r3, [r3, #4]
 8009b98:	4a6a      	ldr	r2, [pc, #424]	@ (8009d44 <HAL_I2C_Init+0x274>)
 8009b9a:	4293      	cmp	r3, r2
 8009b9c:	d802      	bhi.n	8009ba4 <HAL_I2C_Init+0xd4>
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	3301      	adds	r3, #1
 8009ba2:	e009      	b.n	8009bb8 <HAL_I2C_Init+0xe8>
 8009ba4:	68bb      	ldr	r3, [r7, #8]
 8009ba6:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8009baa:	fb02 f303 	mul.w	r3, r2, r3
 8009bae:	4a69      	ldr	r2, [pc, #420]	@ (8009d54 <HAL_I2C_Init+0x284>)
 8009bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8009bb4:	099b      	lsrs	r3, r3, #6
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	687a      	ldr	r2, [r7, #4]
 8009bba:	6812      	ldr	r2, [r2, #0]
 8009bbc:	430b      	orrs	r3, r1
 8009bbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8009bc0:	687b      	ldr	r3, [r7, #4]
 8009bc2:	681b      	ldr	r3, [r3, #0]
 8009bc4:	69db      	ldr	r3, [r3, #28]
 8009bc6:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8009bca:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	685b      	ldr	r3, [r3, #4]
 8009bd2:	495c      	ldr	r1, [pc, #368]	@ (8009d44 <HAL_I2C_Init+0x274>)
 8009bd4:	428b      	cmp	r3, r1
 8009bd6:	d819      	bhi.n	8009c0c <HAL_I2C_Init+0x13c>
 8009bd8:	68fb      	ldr	r3, [r7, #12]
 8009bda:	1e59      	subs	r1, r3, #1
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	685b      	ldr	r3, [r3, #4]
 8009be0:	005b      	lsls	r3, r3, #1
 8009be2:	fbb1 f3f3 	udiv	r3, r1, r3
 8009be6:	1c59      	adds	r1, r3, #1
 8009be8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8009bec:	400b      	ands	r3, r1
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d00a      	beq.n	8009c08 <HAL_I2C_Init+0x138>
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	1e59      	subs	r1, r3, #1
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	685b      	ldr	r3, [r3, #4]
 8009bfa:	005b      	lsls	r3, r3, #1
 8009bfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8009c00:	3301      	adds	r3, #1
 8009c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009c06:	e051      	b.n	8009cac <HAL_I2C_Init+0x1dc>
 8009c08:	2304      	movs	r3, #4
 8009c0a:	e04f      	b.n	8009cac <HAL_I2C_Init+0x1dc>
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	689b      	ldr	r3, [r3, #8]
 8009c10:	2b00      	cmp	r3, #0
 8009c12:	d111      	bne.n	8009c38 <HAL_I2C_Init+0x168>
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	1e58      	subs	r0, r3, #1
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	6859      	ldr	r1, [r3, #4]
 8009c1c:	460b      	mov	r3, r1
 8009c1e:	005b      	lsls	r3, r3, #1
 8009c20:	440b      	add	r3, r1
 8009c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8009c26:	3301      	adds	r3, #1
 8009c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	bf0c      	ite	eq
 8009c30:	2301      	moveq	r3, #1
 8009c32:	2300      	movne	r3, #0
 8009c34:	b2db      	uxtb	r3, r3
 8009c36:	e012      	b.n	8009c5e <HAL_I2C_Init+0x18e>
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	1e58      	subs	r0, r3, #1
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	6859      	ldr	r1, [r3, #4]
 8009c40:	460b      	mov	r3, r1
 8009c42:	009b      	lsls	r3, r3, #2
 8009c44:	440b      	add	r3, r1
 8009c46:	0099      	lsls	r1, r3, #2
 8009c48:	440b      	add	r3, r1
 8009c4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8009c4e:	3301      	adds	r3, #1
 8009c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	bf0c      	ite	eq
 8009c58:	2301      	moveq	r3, #1
 8009c5a:	2300      	movne	r3, #0
 8009c5c:	b2db      	uxtb	r3, r3
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d001      	beq.n	8009c66 <HAL_I2C_Init+0x196>
 8009c62:	2301      	movs	r3, #1
 8009c64:	e022      	b.n	8009cac <HAL_I2C_Init+0x1dc>
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	689b      	ldr	r3, [r3, #8]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d10e      	bne.n	8009c8c <HAL_I2C_Init+0x1bc>
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	1e58      	subs	r0, r3, #1
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	6859      	ldr	r1, [r3, #4]
 8009c76:	460b      	mov	r3, r1
 8009c78:	005b      	lsls	r3, r3, #1
 8009c7a:	440b      	add	r3, r1
 8009c7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8009c80:	3301      	adds	r3, #1
 8009c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009c86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c8a:	e00f      	b.n	8009cac <HAL_I2C_Init+0x1dc>
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	1e58      	subs	r0, r3, #1
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6859      	ldr	r1, [r3, #4]
 8009c94:	460b      	mov	r3, r1
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	440b      	add	r3, r1
 8009c9a:	0099      	lsls	r1, r3, #2
 8009c9c:	440b      	add	r3, r1
 8009c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009ca2:	3301      	adds	r3, #1
 8009ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009ca8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009cac:	6879      	ldr	r1, [r7, #4]
 8009cae:	6809      	ldr	r1, [r1, #0]
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	69da      	ldr	r2, [r3, #28]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6a1b      	ldr	r3, [r3, #32]
 8009cc6:	431a      	orrs	r2, r3
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	430a      	orrs	r2, r1
 8009cce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	689b      	ldr	r3, [r3, #8]
 8009cd6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8009cda:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8009cde:	687a      	ldr	r2, [r7, #4]
 8009ce0:	6911      	ldr	r1, [r2, #16]
 8009ce2:	687a      	ldr	r2, [r7, #4]
 8009ce4:	68d2      	ldr	r2, [r2, #12]
 8009ce6:	4311      	orrs	r1, r2
 8009ce8:	687a      	ldr	r2, [r7, #4]
 8009cea:	6812      	ldr	r2, [r2, #0]
 8009cec:	430b      	orrs	r3, r1
 8009cee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	68db      	ldr	r3, [r3, #12]
 8009cf6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	695a      	ldr	r2, [r3, #20]
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	699b      	ldr	r3, [r3, #24]
 8009d02:	431a      	orrs	r2, r3
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	430a      	orrs	r2, r1
 8009d0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	681a      	ldr	r2, [r3, #0]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f042 0201 	orr.w	r2, r2, #1
 8009d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	2200      	movs	r2, #0
 8009d20:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2220      	movs	r2, #32
 8009d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	2200      	movs	r2, #0
 8009d2e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	2200      	movs	r2, #0
 8009d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8009d38:	2300      	movs	r3, #0
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3710      	adds	r7, #16
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
 8009d42:	bf00      	nop
 8009d44:	000186a0 	.word	0x000186a0
 8009d48:	001e847f 	.word	0x001e847f
 8009d4c:	003d08ff 	.word	0x003d08ff
 8009d50:	431bde83 	.word	0x431bde83
 8009d54:	10624dd3 	.word	0x10624dd3

08009d58 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009d58:	b580      	push	{r7, lr}
 8009d5a:	b082      	sub	sp, #8
 8009d5c:	af00      	add	r7, sp, #0
 8009d5e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d101      	bne.n	8009d6a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009d66:	2301      	movs	r3, #1
 8009d68:	e021      	b.n	8009dae <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2224      	movs	r2, #36	@ 0x24
 8009d6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	681a      	ldr	r2, [r3, #0]
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	f022 0201 	bic.w	r2, r2, #1
 8009d80:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f7fd f816 	bl	8006db4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2200      	movs	r2, #0
 8009d8c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2200      	movs	r2, #0
 8009d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2200      	movs	r2, #0
 8009d9a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	2200      	movs	r2, #0
 8009da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	2200      	movs	r2, #0
 8009da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009dac:	2300      	movs	r3, #0
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3708      	adds	r7, #8
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}

08009db6 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8009db6:	b480      	push	{r7}
 8009db8:	b083      	sub	sp, #12
 8009dba:	af00      	add	r7, sp, #0
 8009dbc:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	695b      	ldr	r3, [r3, #20]
 8009dc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009dc8:	2b80      	cmp	r3, #128	@ 0x80
 8009dca:	d103      	bne.n	8009dd4 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	611a      	str	r2, [r3, #16]
  }
}
 8009dd4:	bf00      	nop
 8009dd6:	370c      	adds	r7, #12
 8009dd8:	46bd      	mov	sp, r7
 8009dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dde:	4770      	bx	lr

08009de0 <HAL_I2C_Slave_Seq_Transmit_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Transmit_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8009de0:	b480      	push	{r7}
 8009de2:	b087      	sub	sp, #28
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	60f8      	str	r0, [r7, #12]
 8009de8:	60b9      	str	r1, [r7, #8]
 8009dea:	603b      	str	r3, [r7, #0]
 8009dec:	4613      	mov	r3, r2
 8009dee:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009df6:	b2db      	uxtb	r3, r3
 8009df8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009dfc:	2b28      	cmp	r3, #40	@ 0x28
 8009dfe:	d15b      	bne.n	8009eb8 <HAL_I2C_Slave_Seq_Transmit_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009e00:	68bb      	ldr	r3, [r7, #8]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d002      	beq.n	8009e0c <HAL_I2C_Slave_Seq_Transmit_IT+0x2c>
 8009e06:	88fb      	ldrh	r3, [r7, #6]
 8009e08:	2b00      	cmp	r3, #0
 8009e0a:	d101      	bne.n	8009e10 <HAL_I2C_Slave_Seq_Transmit_IT+0x30>
    {
      return  HAL_ERROR;
 8009e0c:	2301      	movs	r3, #1
 8009e0e:	e054      	b.n	8009eba <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009e16:	2b01      	cmp	r3, #1
 8009e18:	d101      	bne.n	8009e1e <HAL_I2C_Slave_Seq_Transmit_IT+0x3e>
 8009e1a:	2302      	movs	r3, #2
 8009e1c:	e04d      	b.n	8009eba <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2201      	movs	r2, #1
 8009e22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	f003 0301 	and.w	r3, r3, #1
 8009e30:	2b01      	cmp	r3, #1
 8009e32:	d007      	beq.n	8009e44 <HAL_I2C_Slave_Seq_Transmit_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	681a      	ldr	r2, [r3, #0]
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f042 0201 	orr.w	r2, r2, #1
 8009e42:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009e44:	68fb      	ldr	r3, [r7, #12]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	681a      	ldr	r2, [r3, #0]
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009e52:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX_LISTEN;
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	2229      	movs	r2, #41	@ 0x29
 8009e58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8009e5c:	68fb      	ldr	r3, [r7, #12]
 8009e5e:	2220      	movs	r2, #32
 8009e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e64:	68fb      	ldr	r3, [r7, #12]
 8009e66:	2200      	movs	r2, #0
 8009e68:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	68ba      	ldr	r2, [r7, #8]
 8009e6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	88fa      	ldrh	r2, [r7, #6]
 8009e74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e7a:	b29a      	uxth	r2, r3
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	683a      	ldr	r2, [r7, #0]
 8009e84:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009e86:	2300      	movs	r3, #0
 8009e88:	617b      	str	r3, [r7, #20]
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	695b      	ldr	r3, [r3, #20]
 8009e90:	617b      	str	r3, [r7, #20]
 8009e92:	68fb      	ldr	r3, [r7, #12]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	699b      	ldr	r3, [r3, #24]
 8009e98:	617b      	str	r3, [r7, #20]
 8009e9a:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	685a      	ldr	r2, [r3, #4]
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8009eb2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	e000      	b.n	8009eba <HAL_I2C_Slave_Seq_Transmit_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 8009eb8:	2302      	movs	r3, #2
  }
}
 8009eba:	4618      	mov	r0, r3
 8009ebc:	371c      	adds	r7, #28
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec4:	4770      	bx	lr

08009ec6 <HAL_I2C_Slave_Seq_Receive_IT>:
  * @param  Size Amount of data to be sent
  * @param  XferOptions Options of Transfer, value of @ref I2C_XferOptions_definition
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Seq_Receive_IT(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size, uint32_t XferOptions)
{
 8009ec6:	b480      	push	{r7}
 8009ec8:	b087      	sub	sp, #28
 8009eca:	af00      	add	r7, sp, #0
 8009ecc:	60f8      	str	r0, [r7, #12]
 8009ece:	60b9      	str	r1, [r7, #8]
 8009ed0:	603b      	str	r3, [r7, #0]
 8009ed2:	4613      	mov	r3, r2
 8009ed4:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_TRANSFER_OPTIONS_REQUEST(XferOptions));

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8009ee2:	2b28      	cmp	r3, #40	@ 0x28
 8009ee4:	d15b      	bne.n	8009f9e <HAL_I2C_Slave_Seq_Receive_IT+0xd8>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d002      	beq.n	8009ef2 <HAL_I2C_Slave_Seq_Receive_IT+0x2c>
 8009eec:	88fb      	ldrh	r3, [r7, #6]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	d101      	bne.n	8009ef6 <HAL_I2C_Slave_Seq_Receive_IT+0x30>
    {
      return  HAL_ERROR;
 8009ef2:	2301      	movs	r3, #1
 8009ef4:	e054      	b.n	8009fa0 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009ef6:	68fb      	ldr	r3, [r7, #12]
 8009ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009efc:	2b01      	cmp	r3, #1
 8009efe:	d101      	bne.n	8009f04 <HAL_I2C_Slave_Seq_Receive_IT+0x3e>
 8009f00:	2302      	movs	r3, #2
 8009f02:	e04d      	b.n	8009fa0 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	2201      	movs	r2, #1
 8009f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	681b      	ldr	r3, [r3, #0]
 8009f12:	f003 0301 	and.w	r3, r3, #1
 8009f16:	2b01      	cmp	r3, #1
 8009f18:	d007      	beq.n	8009f2a <HAL_I2C_Slave_Seq_Receive_IT+0x64>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009f1a:	68fb      	ldr	r3, [r7, #12]
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	681a      	ldr	r2, [r3, #0]
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	f042 0201 	orr.w	r2, r2, #1
 8009f28:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	681a      	ldr	r2, [r3, #0]
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009f38:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX_LISTEN;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	222a      	movs	r2, #42	@ 0x2a
 8009f3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	2220      	movs	r2, #32
 8009f46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	2200      	movs	r2, #0
 8009f4e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	68ba      	ldr	r2, [r7, #8]
 8009f54:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	88fa      	ldrh	r2, [r7, #6]
 8009f5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f60:	b29a      	uxth	r2, r3
 8009f62:	68fb      	ldr	r3, [r7, #12]
 8009f64:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = XferOptions;
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	683a      	ldr	r2, [r7, #0]
 8009f6a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009f6c:	2300      	movs	r3, #0
 8009f6e:	617b      	str	r3, [r7, #20]
 8009f70:	68fb      	ldr	r3, [r7, #12]
 8009f72:	681b      	ldr	r3, [r3, #0]
 8009f74:	695b      	ldr	r3, [r3, #20]
 8009f76:	617b      	str	r3, [r7, #20]
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	699b      	ldr	r3, [r3, #24]
 8009f7e:	617b      	str	r3, [r7, #20]
 8009f80:	697b      	ldr	r3, [r7, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	2200      	movs	r2, #0
 8009f86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	685a      	ldr	r2, [r3, #4]
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8009f98:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	e000      	b.n	8009fa0 <HAL_I2C_Slave_Seq_Receive_IT+0xda>
  }
  else
  {
    return HAL_BUSY;
 8009f9e:	2302      	movs	r3, #2
  }
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	371c      	adds	r7, #28
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009faa:	4770      	bx	lr

08009fac <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8009fac:	b480      	push	{r7}
 8009fae:	b083      	sub	sp, #12
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009fba:	b2db      	uxtb	r3, r3
 8009fbc:	2b20      	cmp	r3, #32
 8009fbe:	d124      	bne.n	800a00a <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8009fc0:	687b      	ldr	r3, [r7, #4]
 8009fc2:	2228      	movs	r2, #40	@ 0x28
 8009fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	f003 0301 	and.w	r3, r3, #1
 8009fd2:	2b01      	cmp	r3, #1
 8009fd4:	d007      	beq.n	8009fe6 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	681a      	ldr	r2, [r3, #0]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	f042 0201 	orr.w	r2, r2, #1
 8009fe4:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	681a      	ldr	r2, [r3, #0]
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009ff4:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	681b      	ldr	r3, [r3, #0]
 8009ffa:	685a      	ldr	r2, [r3, #4]
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800a004:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 800a006:	2300      	movs	r3, #0
 800a008:	e000      	b.n	800a00c <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 800a00a:	2302      	movs	r3, #2
  }
}
 800a00c:	4618      	mov	r0, r3
 800a00e:	370c      	adds	r7, #12
 800a010:	46bd      	mov	sp, r7
 800a012:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a016:	4770      	bx	lr

0800a018 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b088      	sub	sp, #32
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 800a020:	2300      	movs	r3, #0
 800a022:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	685b      	ldr	r3, [r3, #4]
 800a02a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a030:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a038:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a040:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a042:	7bfb      	ldrb	r3, [r7, #15]
 800a044:	2b10      	cmp	r3, #16
 800a046:	d003      	beq.n	800a050 <HAL_I2C_EV_IRQHandler+0x38>
 800a048:	7bfb      	ldrb	r3, [r7, #15]
 800a04a:	2b40      	cmp	r3, #64	@ 0x40
 800a04c:	f040 80c1 	bne.w	800a1d2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	681b      	ldr	r3, [r3, #0]
 800a054:	699b      	ldr	r3, [r3, #24]
 800a056:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	695b      	ldr	r3, [r3, #20]
 800a05e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800a060:	69fb      	ldr	r3, [r7, #28]
 800a062:	f003 0301 	and.w	r3, r3, #1
 800a066:	2b00      	cmp	r3, #0
 800a068:	d10d      	bne.n	800a086 <HAL_I2C_EV_IRQHandler+0x6e>
 800a06a:	693b      	ldr	r3, [r7, #16]
 800a06c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800a070:	d003      	beq.n	800a07a <HAL_I2C_EV_IRQHandler+0x62>
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800a078:	d101      	bne.n	800a07e <HAL_I2C_EV_IRQHandler+0x66>
 800a07a:	2301      	movs	r3, #1
 800a07c:	e000      	b.n	800a080 <HAL_I2C_EV_IRQHandler+0x68>
 800a07e:	2300      	movs	r3, #0
 800a080:	2b01      	cmp	r3, #1
 800a082:	f000 8132 	beq.w	800a2ea <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a086:	69fb      	ldr	r3, [r7, #28]
 800a088:	f003 0301 	and.w	r3, r3, #1
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d00c      	beq.n	800a0aa <HAL_I2C_EV_IRQHandler+0x92>
 800a090:	697b      	ldr	r3, [r7, #20]
 800a092:	0a5b      	lsrs	r3, r3, #9
 800a094:	f003 0301 	and.w	r3, r3, #1
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d006      	beq.n	800a0aa <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f001 fc65 	bl	800b96c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 fd69 	bl	800ab7a <I2C_Master_SB>
 800a0a8:	e092      	b.n	800a1d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	08db      	lsrs	r3, r3, #3
 800a0ae:	f003 0301 	and.w	r3, r3, #1
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d009      	beq.n	800a0ca <HAL_I2C_EV_IRQHandler+0xb2>
 800a0b6:	697b      	ldr	r3, [r7, #20]
 800a0b8:	0a5b      	lsrs	r3, r3, #9
 800a0ba:	f003 0301 	and.w	r3, r3, #1
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d003      	beq.n	800a0ca <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800a0c2:	6878      	ldr	r0, [r7, #4]
 800a0c4:	f000 fddf 	bl	800ac86 <I2C_Master_ADD10>
 800a0c8:	e082      	b.n	800a1d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a0ca:	69fb      	ldr	r3, [r7, #28]
 800a0cc:	085b      	lsrs	r3, r3, #1
 800a0ce:	f003 0301 	and.w	r3, r3, #1
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d009      	beq.n	800a0ea <HAL_I2C_EV_IRQHandler+0xd2>
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	0a5b      	lsrs	r3, r3, #9
 800a0da:	f003 0301 	and.w	r3, r3, #1
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d003      	beq.n	800a0ea <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f000 fdf9 	bl	800acda <I2C_Master_ADDR>
 800a0e8:	e072      	b.n	800a1d0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	089b      	lsrs	r3, r3, #2
 800a0ee:	f003 0301 	and.w	r3, r3, #1
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d03b      	beq.n	800a16e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	685b      	ldr	r3, [r3, #4]
 800a0fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a100:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a104:	f000 80f3 	beq.w	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a108:	69fb      	ldr	r3, [r7, #28]
 800a10a:	09db      	lsrs	r3, r3, #7
 800a10c:	f003 0301 	and.w	r3, r3, #1
 800a110:	2b00      	cmp	r3, #0
 800a112:	d00f      	beq.n	800a134 <HAL_I2C_EV_IRQHandler+0x11c>
 800a114:	697b      	ldr	r3, [r7, #20]
 800a116:	0a9b      	lsrs	r3, r3, #10
 800a118:	f003 0301 	and.w	r3, r3, #1
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d009      	beq.n	800a134 <HAL_I2C_EV_IRQHandler+0x11c>
 800a120:	69fb      	ldr	r3, [r7, #28]
 800a122:	089b      	lsrs	r3, r3, #2
 800a124:	f003 0301 	and.w	r3, r3, #1
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d103      	bne.n	800a134 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800a12c:	6878      	ldr	r0, [r7, #4]
 800a12e:	f000 f9bd 	bl	800a4ac <I2C_MasterTransmit_TXE>
 800a132:	e04d      	b.n	800a1d0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a134:	69fb      	ldr	r3, [r7, #28]
 800a136:	089b      	lsrs	r3, r3, #2
 800a138:	f003 0301 	and.w	r3, r3, #1
 800a13c:	2b00      	cmp	r3, #0
 800a13e:	f000 80d6 	beq.w	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	0a5b      	lsrs	r3, r3, #9
 800a146:	f003 0301 	and.w	r3, r3, #1
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	f000 80cf 	beq.w	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800a150:	7bbb      	ldrb	r3, [r7, #14]
 800a152:	2b21      	cmp	r3, #33	@ 0x21
 800a154:	d103      	bne.n	800a15e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 fa44 	bl	800a5e4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a15c:	e0c7      	b.n	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800a15e:	7bfb      	ldrb	r3, [r7, #15]
 800a160:	2b40      	cmp	r3, #64	@ 0x40
 800a162:	f040 80c4 	bne.w	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a166:	6878      	ldr	r0, [r7, #4]
 800a168:	f000 fab2 	bl	800a6d0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a16c:	e0bf      	b.n	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	685b      	ldr	r3, [r3, #4]
 800a174:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a178:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a17c:	f000 80b7 	beq.w	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a180:	69fb      	ldr	r3, [r7, #28]
 800a182:	099b      	lsrs	r3, r3, #6
 800a184:	f003 0301 	and.w	r3, r3, #1
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d00f      	beq.n	800a1ac <HAL_I2C_EV_IRQHandler+0x194>
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	0a9b      	lsrs	r3, r3, #10
 800a190:	f003 0301 	and.w	r3, r3, #1
 800a194:	2b00      	cmp	r3, #0
 800a196:	d009      	beq.n	800a1ac <HAL_I2C_EV_IRQHandler+0x194>
 800a198:	69fb      	ldr	r3, [r7, #28]
 800a19a:	089b      	lsrs	r3, r3, #2
 800a19c:	f003 0301 	and.w	r3, r3, #1
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d103      	bne.n	800a1ac <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f000 fb2b 	bl	800a800 <I2C_MasterReceive_RXNE>
 800a1aa:	e011      	b.n	800a1d0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a1ac:	69fb      	ldr	r3, [r7, #28]
 800a1ae:	089b      	lsrs	r3, r3, #2
 800a1b0:	f003 0301 	and.w	r3, r3, #1
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	f000 809a 	beq.w	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
 800a1ba:	697b      	ldr	r3, [r7, #20]
 800a1bc:	0a5b      	lsrs	r3, r3, #9
 800a1be:	f003 0301 	and.w	r3, r3, #1
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	f000 8093 	beq.w	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f000 fbe1 	bl	800a990 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a1ce:	e08e      	b.n	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
 800a1d0:	e08d      	b.n	800a2ee <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a1d6:	2b00      	cmp	r3, #0
 800a1d8:	d004      	beq.n	800a1e4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	695b      	ldr	r3, [r3, #20]
 800a1e0:	61fb      	str	r3, [r7, #28]
 800a1e2:	e007      	b.n	800a1f4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	699b      	ldr	r3, [r3, #24]
 800a1ea:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	695b      	ldr	r3, [r3, #20]
 800a1f2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a1f4:	69fb      	ldr	r3, [r7, #28]
 800a1f6:	085b      	lsrs	r3, r3, #1
 800a1f8:	f003 0301 	and.w	r3, r3, #1
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d012      	beq.n	800a226 <HAL_I2C_EV_IRQHandler+0x20e>
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	0a5b      	lsrs	r3, r3, #9
 800a204:	f003 0301 	and.w	r3, r3, #1
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d00c      	beq.n	800a226 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a210:	2b00      	cmp	r3, #0
 800a212:	d003      	beq.n	800a21c <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	699b      	ldr	r3, [r3, #24]
 800a21a:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 800a21c:	69b9      	ldr	r1, [r7, #24]
 800a21e:	6878      	ldr	r0, [r7, #4]
 800a220:	f000 ffaa 	bl	800b178 <I2C_Slave_ADDR>
 800a224:	e066      	b.n	800a2f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a226:	69fb      	ldr	r3, [r7, #28]
 800a228:	091b      	lsrs	r3, r3, #4
 800a22a:	f003 0301 	and.w	r3, r3, #1
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d009      	beq.n	800a246 <HAL_I2C_EV_IRQHandler+0x22e>
 800a232:	697b      	ldr	r3, [r7, #20]
 800a234:	0a5b      	lsrs	r3, r3, #9
 800a236:	f003 0301 	and.w	r3, r3, #1
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d003      	beq.n	800a246 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800a23e:	6878      	ldr	r0, [r7, #4]
 800a240:	f000 ffe4 	bl	800b20c <I2C_Slave_STOPF>
 800a244:	e056      	b.n	800a2f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800a246:	7bbb      	ldrb	r3, [r7, #14]
 800a248:	2b21      	cmp	r3, #33	@ 0x21
 800a24a:	d002      	beq.n	800a252 <HAL_I2C_EV_IRQHandler+0x23a>
 800a24c:	7bbb      	ldrb	r3, [r7, #14]
 800a24e:	2b29      	cmp	r3, #41	@ 0x29
 800a250:	d125      	bne.n	800a29e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a252:	69fb      	ldr	r3, [r7, #28]
 800a254:	09db      	lsrs	r3, r3, #7
 800a256:	f003 0301 	and.w	r3, r3, #1
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d00f      	beq.n	800a27e <HAL_I2C_EV_IRQHandler+0x266>
 800a25e:	697b      	ldr	r3, [r7, #20]
 800a260:	0a9b      	lsrs	r3, r3, #10
 800a262:	f003 0301 	and.w	r3, r3, #1
 800a266:	2b00      	cmp	r3, #0
 800a268:	d009      	beq.n	800a27e <HAL_I2C_EV_IRQHandler+0x266>
 800a26a:	69fb      	ldr	r3, [r7, #28]
 800a26c:	089b      	lsrs	r3, r3, #2
 800a26e:	f003 0301 	and.w	r3, r3, #1
 800a272:	2b00      	cmp	r3, #0
 800a274:	d103      	bne.n	800a27e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800a276:	6878      	ldr	r0, [r7, #4]
 800a278:	f000 fec0 	bl	800affc <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a27c:	e039      	b.n	800a2f2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a27e:	69fb      	ldr	r3, [r7, #28]
 800a280:	089b      	lsrs	r3, r3, #2
 800a282:	f003 0301 	and.w	r3, r3, #1
 800a286:	2b00      	cmp	r3, #0
 800a288:	d033      	beq.n	800a2f2 <HAL_I2C_EV_IRQHandler+0x2da>
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	0a5b      	lsrs	r3, r3, #9
 800a28e:	f003 0301 	and.w	r3, r3, #1
 800a292:	2b00      	cmp	r3, #0
 800a294:	d02d      	beq.n	800a2f2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800a296:	6878      	ldr	r0, [r7, #4]
 800a298:	f000 feed 	bl	800b076 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a29c:	e029      	b.n	800a2f2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a29e:	69fb      	ldr	r3, [r7, #28]
 800a2a0:	099b      	lsrs	r3, r3, #6
 800a2a2:	f003 0301 	and.w	r3, r3, #1
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d00f      	beq.n	800a2ca <HAL_I2C_EV_IRQHandler+0x2b2>
 800a2aa:	697b      	ldr	r3, [r7, #20]
 800a2ac:	0a9b      	lsrs	r3, r3, #10
 800a2ae:	f003 0301 	and.w	r3, r3, #1
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d009      	beq.n	800a2ca <HAL_I2C_EV_IRQHandler+0x2b2>
 800a2b6:	69fb      	ldr	r3, [r7, #28]
 800a2b8:	089b      	lsrs	r3, r3, #2
 800a2ba:	f003 0301 	and.w	r3, r3, #1
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d103      	bne.n	800a2ca <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800a2c2:	6878      	ldr	r0, [r7, #4]
 800a2c4:	f000 fef8 	bl	800b0b8 <I2C_SlaveReceive_RXNE>
 800a2c8:	e014      	b.n	800a2f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a2ca:	69fb      	ldr	r3, [r7, #28]
 800a2cc:	089b      	lsrs	r3, r3, #2
 800a2ce:	f003 0301 	and.w	r3, r3, #1
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d00e      	beq.n	800a2f4 <HAL_I2C_EV_IRQHandler+0x2dc>
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	0a5b      	lsrs	r3, r3, #9
 800a2da:	f003 0301 	and.w	r3, r3, #1
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d008      	beq.n	800a2f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800a2e2:	6878      	ldr	r0, [r7, #4]
 800a2e4:	f000 ff26 	bl	800b134 <I2C_SlaveReceive_BTF>
 800a2e8:	e004      	b.n	800a2f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800a2ea:	bf00      	nop
 800a2ec:	e002      	b.n	800a2f4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800a2ee:	bf00      	nop
 800a2f0:	e000      	b.n	800a2f4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800a2f2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800a2f4:	3720      	adds	r7, #32
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}

0800a2fa <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800a2fa:	b580      	push	{r7, lr}
 800a2fc:	b08a      	sub	sp, #40	@ 0x28
 800a2fe:	af00      	add	r7, sp, #0
 800a300:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	695b      	ldr	r3, [r3, #20]
 800a308:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	685b      	ldr	r3, [r3, #4]
 800a310:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800a312:	2300      	movs	r3, #0
 800a314:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a31c:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a31e:	6a3b      	ldr	r3, [r7, #32]
 800a320:	0a1b      	lsrs	r3, r3, #8
 800a322:	f003 0301 	and.w	r3, r3, #1
 800a326:	2b00      	cmp	r3, #0
 800a328:	d00e      	beq.n	800a348 <HAL_I2C_ER_IRQHandler+0x4e>
 800a32a:	69fb      	ldr	r3, [r7, #28]
 800a32c:	0a1b      	lsrs	r3, r3, #8
 800a32e:	f003 0301 	and.w	r3, r3, #1
 800a332:	2b00      	cmp	r3, #0
 800a334:	d008      	beq.n	800a348 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800a336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a338:	f043 0301 	orr.w	r3, r3, #1
 800a33c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	681b      	ldr	r3, [r3, #0]
 800a342:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a346:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a348:	6a3b      	ldr	r3, [r7, #32]
 800a34a:	0a5b      	lsrs	r3, r3, #9
 800a34c:	f003 0301 	and.w	r3, r3, #1
 800a350:	2b00      	cmp	r3, #0
 800a352:	d00e      	beq.n	800a372 <HAL_I2C_ER_IRQHandler+0x78>
 800a354:	69fb      	ldr	r3, [r7, #28]
 800a356:	0a1b      	lsrs	r3, r3, #8
 800a358:	f003 0301 	and.w	r3, r3, #1
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d008      	beq.n	800a372 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800a360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a362:	f043 0302 	orr.w	r3, r3, #2
 800a366:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800a370:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a372:	6a3b      	ldr	r3, [r7, #32]
 800a374:	0a9b      	lsrs	r3, r3, #10
 800a376:	f003 0301 	and.w	r3, r3, #1
 800a37a:	2b00      	cmp	r3, #0
 800a37c:	d03f      	beq.n	800a3fe <HAL_I2C_ER_IRQHandler+0x104>
 800a37e:	69fb      	ldr	r3, [r7, #28]
 800a380:	0a1b      	lsrs	r3, r3, #8
 800a382:	f003 0301 	and.w	r3, r3, #1
 800a386:	2b00      	cmp	r3, #0
 800a388:	d039      	beq.n	800a3fe <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800a38a:	7efb      	ldrb	r3, [r7, #27]
 800a38c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a392:	b29b      	uxth	r3, r3
 800a394:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a39c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3a2:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800a3a4:	7ebb      	ldrb	r3, [r7, #26]
 800a3a6:	2b20      	cmp	r3, #32
 800a3a8:	d112      	bne.n	800a3d0 <HAL_I2C_ER_IRQHandler+0xd6>
 800a3aa:	697b      	ldr	r3, [r7, #20]
 800a3ac:	2b00      	cmp	r3, #0
 800a3ae:	d10f      	bne.n	800a3d0 <HAL_I2C_ER_IRQHandler+0xd6>
 800a3b0:	7cfb      	ldrb	r3, [r7, #19]
 800a3b2:	2b21      	cmp	r3, #33	@ 0x21
 800a3b4:	d008      	beq.n	800a3c8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800a3b6:	7cfb      	ldrb	r3, [r7, #19]
 800a3b8:	2b29      	cmp	r3, #41	@ 0x29
 800a3ba:	d005      	beq.n	800a3c8 <HAL_I2C_ER_IRQHandler+0xce>
 800a3bc:	7cfb      	ldrb	r3, [r7, #19]
 800a3be:	2b28      	cmp	r3, #40	@ 0x28
 800a3c0:	d106      	bne.n	800a3d0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	2b21      	cmp	r3, #33	@ 0x21
 800a3c6:	d103      	bne.n	800a3d0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f001 f84f 	bl	800b46c <I2C_Slave_AF>
 800a3ce:	e016      	b.n	800a3fe <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	681b      	ldr	r3, [r3, #0]
 800a3d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800a3d8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800a3da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3dc:	f043 0304 	orr.w	r3, r3, #4
 800a3e0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800a3e2:	7efb      	ldrb	r3, [r7, #27]
 800a3e4:	2b10      	cmp	r3, #16
 800a3e6:	d002      	beq.n	800a3ee <HAL_I2C_ER_IRQHandler+0xf4>
 800a3e8:	7efb      	ldrb	r3, [r7, #27]
 800a3ea:	2b40      	cmp	r3, #64	@ 0x40
 800a3ec:	d107      	bne.n	800a3fe <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	681a      	ldr	r2, [r3, #0]
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a3fc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800a3fe:	6a3b      	ldr	r3, [r7, #32]
 800a400:	0adb      	lsrs	r3, r3, #11
 800a402:	f003 0301 	and.w	r3, r3, #1
 800a406:	2b00      	cmp	r3, #0
 800a408:	d00e      	beq.n	800a428 <HAL_I2C_ER_IRQHandler+0x12e>
 800a40a:	69fb      	ldr	r3, [r7, #28]
 800a40c:	0a1b      	lsrs	r3, r3, #8
 800a40e:	f003 0301 	and.w	r3, r3, #1
 800a412:	2b00      	cmp	r3, #0
 800a414:	d008      	beq.n	800a428 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800a416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a418:	f043 0308 	orr.w	r3, r3, #8
 800a41c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 800a426:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 800a428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a42a:	2b00      	cmp	r3, #0
 800a42c:	d008      	beq.n	800a440 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a434:	431a      	orrs	r2, r3
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 800a43a:	6878      	ldr	r0, [r7, #4]
 800a43c:	f001 f88a 	bl	800b554 <I2C_ITError>
  }
}
 800a440:	bf00      	nop
 800a442:	3728      	adds	r7, #40	@ 0x28
 800a444:	46bd      	mov	sp, r7
 800a446:	bd80      	pop	{r7, pc}

0800a448 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a448:	b480      	push	{r7}
 800a44a:	b083      	sub	sp, #12
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800a450:	bf00      	nop
 800a452:	370c      	adds	r7, #12
 800a454:	46bd      	mov	sp, r7
 800a456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a45a:	4770      	bx	lr

0800a45c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a45c:	b480      	push	{r7}
 800a45e:	b083      	sub	sp, #12
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800a464:	bf00      	nop
 800a466:	370c      	adds	r7, #12
 800a468:	46bd      	mov	sp, r7
 800a46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46e:	4770      	bx	lr

0800a470 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a470:	b480      	push	{r7}
 800a472:	b083      	sub	sp, #12
 800a474:	af00      	add	r7, sp, #0
 800a476:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800a478:	bf00      	nop
 800a47a:	370c      	adds	r7, #12
 800a47c:	46bd      	mov	sp, r7
 800a47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a482:	4770      	bx	lr

0800a484 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a484:	b480      	push	{r7}
 800a486:	b083      	sub	sp, #12
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800a48c:	bf00      	nop
 800a48e:	370c      	adds	r7, #12
 800a490:	46bd      	mov	sp, r7
 800a492:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a496:	4770      	bx	lr

0800a498 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800a498:	b480      	push	{r7}
 800a49a:	b083      	sub	sp, #12
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800a4a0:	bf00      	nop
 800a4a2:	370c      	adds	r7, #12
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4aa:	4770      	bx	lr

0800a4ac <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800a4ac:	b580      	push	{r7, lr}
 800a4ae:	b084      	sub	sp, #16
 800a4b0:	af00      	add	r7, sp, #0
 800a4b2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a4ba:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a4c2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a4c8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d150      	bne.n	800a574 <I2C_MasterTransmit_TXE+0xc8>
 800a4d2:	7bfb      	ldrb	r3, [r7, #15]
 800a4d4:	2b21      	cmp	r3, #33	@ 0x21
 800a4d6:	d14d      	bne.n	800a574 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a4d8:	68bb      	ldr	r3, [r7, #8]
 800a4da:	2b08      	cmp	r3, #8
 800a4dc:	d01d      	beq.n	800a51a <I2C_MasterTransmit_TXE+0x6e>
 800a4de:	68bb      	ldr	r3, [r7, #8]
 800a4e0:	2b20      	cmp	r3, #32
 800a4e2:	d01a      	beq.n	800a51a <I2C_MasterTransmit_TXE+0x6e>
 800a4e4:	68bb      	ldr	r3, [r7, #8]
 800a4e6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a4ea:	d016      	beq.n	800a51a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	685a      	ldr	r2, [r3, #4]
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a4fa:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2211      	movs	r2, #17
 800a500:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2200      	movs	r2, #0
 800a506:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2220      	movs	r2, #32
 800a50e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f7ff ff98 	bl	800a448 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a518:	e060      	b.n	800a5dc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	685a      	ldr	r2, [r3, #4]
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a528:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	681a      	ldr	r2, [r3, #0]
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a538:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	2200      	movs	r2, #0
 800a53e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2220      	movs	r2, #32
 800a544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a54e:	b2db      	uxtb	r3, r3
 800a550:	2b40      	cmp	r3, #64	@ 0x40
 800a552:	d107      	bne.n	800a564 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	2200      	movs	r2, #0
 800a558:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800a55c:	6878      	ldr	r0, [r7, #4]
 800a55e:	f7ff ff87 	bl	800a470 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a562:	e03b      	b.n	800a5dc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2200      	movs	r2, #0
 800a568:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a56c:	6878      	ldr	r0, [r7, #4]
 800a56e:	f7ff ff6b 	bl	800a448 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a572:	e033      	b.n	800a5dc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800a574:	7bfb      	ldrb	r3, [r7, #15]
 800a576:	2b21      	cmp	r3, #33	@ 0x21
 800a578:	d005      	beq.n	800a586 <I2C_MasterTransmit_TXE+0xda>
 800a57a:	7bbb      	ldrb	r3, [r7, #14]
 800a57c:	2b40      	cmp	r3, #64	@ 0x40
 800a57e:	d12d      	bne.n	800a5dc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800a580:	7bfb      	ldrb	r3, [r7, #15]
 800a582:	2b22      	cmp	r3, #34	@ 0x22
 800a584:	d12a      	bne.n	800a5dc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a58a:	b29b      	uxth	r3, r3
 800a58c:	2b00      	cmp	r3, #0
 800a58e:	d108      	bne.n	800a5a2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	685a      	ldr	r2, [r3, #4]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a59e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800a5a0:	e01c      	b.n	800a5dc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a5a8:	b2db      	uxtb	r3, r3
 800a5aa:	2b40      	cmp	r3, #64	@ 0x40
 800a5ac:	d103      	bne.n	800a5b6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800a5ae:	6878      	ldr	r0, [r7, #4]
 800a5b0:	f000 f88e 	bl	800a6d0 <I2C_MemoryTransmit_TXE_BTF>
}
 800a5b4:	e012      	b.n	800a5dc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5ba:	781a      	ldrb	r2, [r3, #0]
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a5c6:	1c5a      	adds	r2, r3, #1
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a5d0:	b29b      	uxth	r3, r3
 800a5d2:	3b01      	subs	r3, #1
 800a5d4:	b29a      	uxth	r2, r3
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800a5da:	e7ff      	b.n	800a5dc <I2C_MasterTransmit_TXE+0x130>
 800a5dc:	bf00      	nop
 800a5de:	3710      	adds	r7, #16
 800a5e0:	46bd      	mov	sp, r7
 800a5e2:	bd80      	pop	{r7, pc}

0800a5e4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5f0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a5f8:	b2db      	uxtb	r3, r3
 800a5fa:	2b21      	cmp	r3, #33	@ 0x21
 800a5fc:	d164      	bne.n	800a6c8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a602:	b29b      	uxth	r3, r3
 800a604:	2b00      	cmp	r3, #0
 800a606:	d012      	beq.n	800a62e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a60c:	781a      	ldrb	r2, [r3, #0]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a618:	1c5a      	adds	r2, r3, #1
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a622:	b29b      	uxth	r3, r3
 800a624:	3b01      	subs	r3, #1
 800a626:	b29a      	uxth	r2, r3
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800a62c:	e04c      	b.n	800a6c8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	2b08      	cmp	r3, #8
 800a632:	d01d      	beq.n	800a670 <I2C_MasterTransmit_BTF+0x8c>
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	2b20      	cmp	r3, #32
 800a638:	d01a      	beq.n	800a670 <I2C_MasterTransmit_BTF+0x8c>
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800a640:	d016      	beq.n	800a670 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	685a      	ldr	r2, [r3, #4]
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a650:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2211      	movs	r2, #17
 800a656:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	2200      	movs	r2, #0
 800a65c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	2220      	movs	r2, #32
 800a664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f7ff feed 	bl	800a448 <HAL_I2C_MasterTxCpltCallback>
}
 800a66e:	e02b      	b.n	800a6c8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	685a      	ldr	r2, [r3, #4]
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a67e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	681a      	ldr	r2, [r3, #0]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a68e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2200      	movs	r2, #0
 800a694:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2220      	movs	r2, #32
 800a69a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a6a4:	b2db      	uxtb	r3, r3
 800a6a6:	2b40      	cmp	r3, #64	@ 0x40
 800a6a8:	d107      	bne.n	800a6ba <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f7ff fedc 	bl	800a470 <HAL_I2C_MemTxCpltCallback>
}
 800a6b8:	e006      	b.n	800a6c8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	f7ff fec0 	bl	800a448 <HAL_I2C_MasterTxCpltCallback>
}
 800a6c8:	bf00      	nop
 800a6ca:	3710      	adds	r7, #16
 800a6cc:	46bd      	mov	sp, r7
 800a6ce:	bd80      	pop	{r7, pc}

0800a6d0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800a6d0:	b580      	push	{r7, lr}
 800a6d2:	b084      	sub	sp, #16
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a6de:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d11d      	bne.n	800a724 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	d10b      	bne.n	800a708 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a6f4:	b2da      	uxtb	r2, r3
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a700:	1c9a      	adds	r2, r3, #2
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800a706:	e077      	b.n	800a7f8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a70c:	b29b      	uxth	r3, r3
 800a70e:	121b      	asrs	r3, r3, #8
 800a710:	b2da      	uxtb	r2, r3
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a71c:	1c5a      	adds	r2, r3, #1
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a722:	e069      	b.n	800a7f8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d10b      	bne.n	800a744 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a730:	b2da      	uxtb	r2, r3
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a73c:	1c5a      	adds	r2, r3, #1
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a742:	e059      	b.n	800a7f8 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a748:	2b02      	cmp	r3, #2
 800a74a:	d152      	bne.n	800a7f2 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800a74c:	7bfb      	ldrb	r3, [r7, #15]
 800a74e:	2b22      	cmp	r3, #34	@ 0x22
 800a750:	d10d      	bne.n	800a76e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	681a      	ldr	r2, [r3, #0]
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800a760:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a766:	1c5a      	adds	r2, r3, #1
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a76c:	e044      	b.n	800a7f8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a772:	b29b      	uxth	r3, r3
 800a774:	2b00      	cmp	r3, #0
 800a776:	d015      	beq.n	800a7a4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800a778:	7bfb      	ldrb	r3, [r7, #15]
 800a77a:	2b21      	cmp	r3, #33	@ 0x21
 800a77c:	d112      	bne.n	800a7a4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a782:	781a      	ldrb	r2, [r3, #0]
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a78e:	1c5a      	adds	r2, r3, #1
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a798:	b29b      	uxth	r3, r3
 800a79a:	3b01      	subs	r3, #1
 800a79c:	b29a      	uxth	r2, r3
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800a7a2:	e029      	b.n	800a7f8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a7a8:	b29b      	uxth	r3, r3
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d124      	bne.n	800a7f8 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800a7ae:	7bfb      	ldrb	r3, [r7, #15]
 800a7b0:	2b21      	cmp	r3, #33	@ 0x21
 800a7b2:	d121      	bne.n	800a7f8 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	685a      	ldr	r2, [r3, #4]
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a7c2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	681a      	ldr	r2, [r3, #0]
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800a7d2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	2220      	movs	r2, #32
 800a7de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800a7ea:	6878      	ldr	r0, [r7, #4]
 800a7ec:	f7ff fe40 	bl	800a470 <HAL_I2C_MemTxCpltCallback>
}
 800a7f0:	e002      	b.n	800a7f8 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800a7f2:	6878      	ldr	r0, [r7, #4]
 800a7f4:	f7ff fadf 	bl	8009db6 <I2C_Flush_DR>
}
 800a7f8:	bf00      	nop
 800a7fa:	3710      	adds	r7, #16
 800a7fc:	46bd      	mov	sp, r7
 800a7fe:	bd80      	pop	{r7, pc}

0800a800 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a80e:	b2db      	uxtb	r3, r3
 800a810:	2b22      	cmp	r3, #34	@ 0x22
 800a812:	f040 80b9 	bne.w	800a988 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a81a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a820:	b29b      	uxth	r3, r3
 800a822:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 800a824:	68bb      	ldr	r3, [r7, #8]
 800a826:	2b03      	cmp	r3, #3
 800a828:	d921      	bls.n	800a86e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a82a:	687b      	ldr	r3, [r7, #4]
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	691a      	ldr	r2, [r3, #16]
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a834:	b2d2      	uxtb	r2, r2
 800a836:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a83c:	1c5a      	adds	r2, r3, #1
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a846:	b29b      	uxth	r3, r3
 800a848:	3b01      	subs	r3, #1
 800a84a:	b29a      	uxth	r2, r3
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a854:	b29b      	uxth	r3, r3
 800a856:	2b03      	cmp	r3, #3
 800a858:	f040 8096 	bne.w	800a988 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	685a      	ldr	r2, [r3, #4]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a86a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800a86c:	e08c      	b.n	800a988 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a872:	2b02      	cmp	r3, #2
 800a874:	d07f      	beq.n	800a976 <I2C_MasterReceive_RXNE+0x176>
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	2b01      	cmp	r3, #1
 800a87a:	d002      	beq.n	800a882 <I2C_MasterReceive_RXNE+0x82>
 800a87c:	68bb      	ldr	r3, [r7, #8]
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d179      	bne.n	800a976 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800a882:	6878      	ldr	r0, [r7, #4]
 800a884:	f001 f840 	bl	800b908 <I2C_WaitOnSTOPRequestThroughIT>
 800a888:	4603      	mov	r3, r0
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d14c      	bne.n	800a928 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	681a      	ldr	r2, [r3, #0]
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a89c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	685a      	ldr	r2, [r3, #4]
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a8ac:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	691a      	ldr	r2, [r3, #16]
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8b8:	b2d2      	uxtb	r2, r2
 800a8ba:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800a8bc:	687b      	ldr	r3, [r7, #4]
 800a8be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a8c0:	1c5a      	adds	r2, r3, #1
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800a8c6:	687b      	ldr	r3, [r7, #4]
 800a8c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a8ca:	b29b      	uxth	r3, r3
 800a8cc:	3b01      	subs	r3, #1
 800a8ce:	b29a      	uxth	r2, r3
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	2220      	movs	r2, #32
 800a8d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a8e2:	b2db      	uxtb	r3, r3
 800a8e4:	2b40      	cmp	r3, #64	@ 0x40
 800a8e6:	d10a      	bne.n	800a8fe <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	2200      	movs	r2, #0
 800a8f4:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800a8f6:	6878      	ldr	r0, [r7, #4]
 800a8f8:	f7ff fdc4 	bl	800a484 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800a8fc:	e044      	b.n	800a988 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	2200      	movs	r2, #0
 800a902:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	2b08      	cmp	r3, #8
 800a90a:	d002      	beq.n	800a912 <I2C_MasterReceive_RXNE+0x112>
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	2b20      	cmp	r3, #32
 800a910:	d103      	bne.n	800a91a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2200      	movs	r2, #0
 800a916:	631a      	str	r2, [r3, #48]	@ 0x30
 800a918:	e002      	b.n	800a920 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2212      	movs	r2, #18
 800a91e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800a920:	6878      	ldr	r0, [r7, #4]
 800a922:	f7ff fd9b 	bl	800a45c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800a926:	e02f      	b.n	800a988 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	685a      	ldr	r2, [r3, #4]
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800a936:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	691a      	ldr	r2, [r3, #16]
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a942:	b2d2      	uxtb	r2, r2
 800a944:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a94a:	1c5a      	adds	r2, r3, #1
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a954:	b29b      	uxth	r3, r3
 800a956:	3b01      	subs	r3, #1
 800a958:	b29a      	uxth	r2, r3
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2220      	movs	r2, #32
 800a962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2200      	movs	r2, #0
 800a96a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800a96e:	6878      	ldr	r0, [r7, #4]
 800a970:	f7fa f982 	bl	8004c78 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800a974:	e008      	b.n	800a988 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	681b      	ldr	r3, [r3, #0]
 800a97a:	685a      	ldr	r2, [r3, #4]
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a984:	605a      	str	r2, [r3, #4]
}
 800a986:	e7ff      	b.n	800a988 <I2C_MasterReceive_RXNE+0x188>
 800a988:	bf00      	nop
 800a98a:	3710      	adds	r7, #16
 800a98c:	46bd      	mov	sp, r7
 800a98e:	bd80      	pop	{r7, pc}

0800a990 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	b084      	sub	sp, #16
 800a994:	af00      	add	r7, sp, #0
 800a996:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a99c:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9a2:	b29b      	uxth	r3, r3
 800a9a4:	2b04      	cmp	r3, #4
 800a9a6:	d11b      	bne.n	800a9e0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681b      	ldr	r3, [r3, #0]
 800a9ac:	685a      	ldr	r2, [r3, #4]
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9b6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	691a      	ldr	r2, [r3, #16]
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9c2:	b2d2      	uxtb	r2, r2
 800a9c4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a9ca:	1c5a      	adds	r2, r3, #1
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9d4:	b29b      	uxth	r3, r3
 800a9d6:	3b01      	subs	r3, #1
 800a9d8:	b29a      	uxth	r2, r3
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800a9de:	e0c8      	b.n	800ab72 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 3U)
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	2b03      	cmp	r3, #3
 800a9e8:	d129      	bne.n	800aa3e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	685a      	ldr	r2, [r3, #4]
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9f8:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2b04      	cmp	r3, #4
 800a9fe:	d00a      	beq.n	800aa16 <I2C_MasterReceive_BTF+0x86>
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2b02      	cmp	r3, #2
 800aa04:	d007      	beq.n	800aa16 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	681a      	ldr	r2, [r3, #0]
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	681b      	ldr	r3, [r3, #0]
 800aa10:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa14:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	691a      	ldr	r2, [r3, #16]
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa20:	b2d2      	uxtb	r2, r2
 800aa22:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aa28:	1c5a      	adds	r2, r3, #1
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa32:	b29b      	uxth	r3, r3
 800aa34:	3b01      	subs	r3, #1
 800aa36:	b29a      	uxth	r2, r3
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800aa3c:	e099      	b.n	800ab72 <I2C_MasterReceive_BTF+0x1e2>
  else if (hi2c->XferCount == 2U)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	2b02      	cmp	r3, #2
 800aa46:	f040 8081 	bne.w	800ab4c <I2C_MasterReceive_BTF+0x1bc>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	2b01      	cmp	r3, #1
 800aa4e:	d002      	beq.n	800aa56 <I2C_MasterReceive_BTF+0xc6>
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2b10      	cmp	r3, #16
 800aa54:	d108      	bne.n	800aa68 <I2C_MasterReceive_BTF+0xd8>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	681a      	ldr	r2, [r3, #0]
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa64:	601a      	str	r2, [r3, #0]
 800aa66:	e019      	b.n	800aa9c <I2C_MasterReceive_BTF+0x10c>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	2b04      	cmp	r3, #4
 800aa6c:	d002      	beq.n	800aa74 <I2C_MasterReceive_BTF+0xe4>
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2b02      	cmp	r3, #2
 800aa72:	d108      	bne.n	800aa86 <I2C_MasterReceive_BTF+0xf6>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800aa82:	601a      	str	r2, [r3, #0]
 800aa84:	e00a      	b.n	800aa9c <I2C_MasterReceive_BTF+0x10c>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2b10      	cmp	r3, #16
 800aa8a:	d007      	beq.n	800aa9c <I2C_MasterReceive_BTF+0x10c>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	681a      	ldr	r2, [r3, #0]
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aa9a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	691a      	ldr	r2, [r3, #16]
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaa6:	b2d2      	uxtb	r2, r2
 800aaa8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aaae:	1c5a      	adds	r2, r3, #1
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aab8:	b29b      	uxth	r3, r3
 800aaba:	3b01      	subs	r3, #1
 800aabc:	b29a      	uxth	r2, r3
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	691a      	ldr	r2, [r3, #16]
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aacc:	b2d2      	uxtb	r2, r2
 800aace:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aad4:	1c5a      	adds	r2, r3, #1
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aade:	b29b      	uxth	r3, r3
 800aae0:	3b01      	subs	r3, #1
 800aae2:	b29a      	uxth	r2, r3
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	685a      	ldr	r2, [r3, #4]
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800aaf6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	2220      	movs	r2, #32
 800aafc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ab06:	b2db      	uxtb	r3, r3
 800ab08:	2b40      	cmp	r3, #64	@ 0x40
 800ab0a:	d10a      	bne.n	800ab22 <I2C_MasterReceive_BTF+0x192>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2200      	movs	r2, #0
 800ab10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	2200      	movs	r2, #0
 800ab18:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800ab1a:	6878      	ldr	r0, [r7, #4]
 800ab1c:	f7ff fcb2 	bl	800a484 <HAL_I2C_MemRxCpltCallback>
}
 800ab20:	e027      	b.n	800ab72 <I2C_MasterReceive_BTF+0x1e2>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	2200      	movs	r2, #0
 800ab26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	2b08      	cmp	r3, #8
 800ab2e:	d002      	beq.n	800ab36 <I2C_MasterReceive_BTF+0x1a6>
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	2b20      	cmp	r3, #32
 800ab34:	d103      	bne.n	800ab3e <I2C_MasterReceive_BTF+0x1ae>
        hi2c->PreviousState = I2C_STATE_NONE;
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	2200      	movs	r2, #0
 800ab3a:	631a      	str	r2, [r3, #48]	@ 0x30
 800ab3c:	e002      	b.n	800ab44 <I2C_MasterReceive_BTF+0x1b4>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	2212      	movs	r2, #18
 800ab42:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800ab44:	6878      	ldr	r0, [r7, #4]
 800ab46:	f7ff fc89 	bl	800a45c <HAL_I2C_MasterRxCpltCallback>
}
 800ab4a:	e012      	b.n	800ab72 <I2C_MasterReceive_BTF+0x1e2>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	691a      	ldr	r2, [r3, #16]
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab56:	b2d2      	uxtb	r2, r2
 800ab58:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ab5e:	1c5a      	adds	r2, r3, #1
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	3b01      	subs	r3, #1
 800ab6c:	b29a      	uxth	r2, r3
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800ab72:	bf00      	nop
 800ab74:	3710      	adds	r7, #16
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}

0800ab7a <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 800ab7a:	b480      	push	{r7}
 800ab7c:	b083      	sub	sp, #12
 800ab7e:	af00      	add	r7, sp, #0
 800ab80:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ab88:	b2db      	uxtb	r3, r3
 800ab8a:	2b40      	cmp	r3, #64	@ 0x40
 800ab8c:	d117      	bne.n	800abbe <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d109      	bne.n	800abaa <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ab9a:	b2db      	uxtb	r3, r3
 800ab9c:	461a      	mov	r2, r3
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800aba6:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800aba8:	e067      	b.n	800ac7a <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abae:	b2db      	uxtb	r3, r3
 800abb0:	f043 0301 	orr.w	r3, r3, #1
 800abb4:	b2da      	uxtb	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	611a      	str	r2, [r3, #16]
}
 800abbc:	e05d      	b.n	800ac7a <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	691b      	ldr	r3, [r3, #16]
 800abc2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800abc6:	d133      	bne.n	800ac30 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800abce:	b2db      	uxtb	r3, r3
 800abd0:	2b21      	cmp	r3, #33	@ 0x21
 800abd2:	d109      	bne.n	800abe8 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abd8:	b2db      	uxtb	r3, r3
 800abda:	461a      	mov	r2, r3
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800abe4:	611a      	str	r2, [r3, #16]
 800abe6:	e008      	b.n	800abfa <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800abec:	b2db      	uxtb	r3, r3
 800abee:	f043 0301 	orr.w	r3, r3, #1
 800abf2:	b2da      	uxtb	r2, r3
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d004      	beq.n	800ac0c <I2C_Master_SB+0x92>
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d108      	bne.n	800ac1e <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac10:	2b00      	cmp	r3, #0
 800ac12:	d032      	beq.n	800ac7a <I2C_Master_SB+0x100>
 800ac14:	687b      	ldr	r3, [r7, #4]
 800ac16:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ac18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d02d      	beq.n	800ac7a <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	685a      	ldr	r2, [r3, #4]
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800ac2c:	605a      	str	r2, [r3, #4]
}
 800ac2e:	e024      	b.n	800ac7a <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d10e      	bne.n	800ac56 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac3c:	b29b      	uxth	r3, r3
 800ac3e:	11db      	asrs	r3, r3, #7
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	f003 0306 	and.w	r3, r3, #6
 800ac46:	b2db      	uxtb	r3, r3
 800ac48:	f063 030f 	orn	r3, r3, #15
 800ac4c:	b2da      	uxtb	r2, r3
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	611a      	str	r2, [r3, #16]
}
 800ac54:	e011      	b.n	800ac7a <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ac5a:	2b01      	cmp	r3, #1
 800ac5c:	d10d      	bne.n	800ac7a <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	11db      	asrs	r3, r3, #7
 800ac66:	b2db      	uxtb	r3, r3
 800ac68:	f003 0306 	and.w	r3, r3, #6
 800ac6c:	b2db      	uxtb	r3, r3
 800ac6e:	f063 030e 	orn	r3, r3, #14
 800ac72:	b2da      	uxtb	r2, r3
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	611a      	str	r2, [r3, #16]
}
 800ac7a:	bf00      	nop
 800ac7c:	370c      	adds	r7, #12
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac84:	4770      	bx	lr

0800ac86 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800ac86:	b480      	push	{r7}
 800ac88:	b083      	sub	sp, #12
 800ac8a:	af00      	add	r7, sp, #0
 800ac8c:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac92:	b2da      	uxtb	r2, r3
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d004      	beq.n	800acac <I2C_Master_ADD10+0x26>
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800aca6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aca8:	2b00      	cmp	r3, #0
 800acaa:	d108      	bne.n	800acbe <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d00c      	beq.n	800acce <I2C_Master_ADD10+0x48>
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800acb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d007      	beq.n	800acce <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800acbe:	687b      	ldr	r3, [r7, #4]
 800acc0:	681b      	ldr	r3, [r3, #0]
 800acc2:	685a      	ldr	r2, [r3, #4]
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800accc:	605a      	str	r2, [r3, #4]
  }
}
 800acce:	bf00      	nop
 800acd0:	370c      	adds	r7, #12
 800acd2:	46bd      	mov	sp, r7
 800acd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd8:	4770      	bx	lr

0800acda <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800acda:	b480      	push	{r7}
 800acdc:	b091      	sub	sp, #68	@ 0x44
 800acde:	af00      	add	r7, sp, #0
 800ace0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ace8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800acf0:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800acf6:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800acfe:	b2db      	uxtb	r3, r3
 800ad00:	2b22      	cmp	r3, #34	@ 0x22
 800ad02:	f040 8169 	bne.w	800afd8 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d10f      	bne.n	800ad2e <I2C_Master_ADDR+0x54>
 800ad0e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ad12:	2b40      	cmp	r3, #64	@ 0x40
 800ad14:	d10b      	bne.n	800ad2e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ad16:	2300      	movs	r3, #0
 800ad18:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	681b      	ldr	r3, [r3, #0]
 800ad1e:	695b      	ldr	r3, [r3, #20]
 800ad20:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	699b      	ldr	r3, [r3, #24]
 800ad28:	633b      	str	r3, [r7, #48]	@ 0x30
 800ad2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ad2c:	e160      	b.n	800aff0 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad32:	2b00      	cmp	r3, #0
 800ad34:	d11d      	bne.n	800ad72 <I2C_Master_ADDR+0x98>
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	691b      	ldr	r3, [r3, #16]
 800ad3a:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800ad3e:	d118      	bne.n	800ad72 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ad40:	2300      	movs	r3, #0
 800ad42:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	695b      	ldr	r3, [r3, #20]
 800ad4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	699b      	ldr	r3, [r3, #24]
 800ad52:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ad54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	681a      	ldr	r2, [r3, #0]
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800ad64:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ad6a:	1c5a      	adds	r2, r3, #1
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	651a      	str	r2, [r3, #80]	@ 0x50
 800ad70:	e13e      	b.n	800aff0 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ad76:	b29b      	uxth	r3, r3
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d113      	bne.n	800ada4 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ad7c:	2300      	movs	r3, #0
 800ad7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	695b      	ldr	r3, [r3, #20]
 800ad86:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	699b      	ldr	r3, [r3, #24]
 800ad8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ad90:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	681a      	ldr	r2, [r3, #0]
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ada0:	601a      	str	r2, [r3, #0]
 800ada2:	e115      	b.n	800afd0 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800ada8:	b29b      	uxth	r3, r3
 800adaa:	2b01      	cmp	r3, #1
 800adac:	f040 808a 	bne.w	800aec4 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800adb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adb2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800adb6:	d137      	bne.n	800ae28 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	681a      	ldr	r2, [r3, #0]
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800adc6:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	685b      	ldr	r3, [r3, #4]
 800adce:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800add2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800add6:	d113      	bne.n	800ae00 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	681a      	ldr	r2, [r3, #0]
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ade6:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ade8:	2300      	movs	r3, #0
 800adea:	627b      	str	r3, [r7, #36]	@ 0x24
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	695b      	ldr	r3, [r3, #20]
 800adf2:	627b      	str	r3, [r7, #36]	@ 0x24
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	699b      	ldr	r3, [r3, #24]
 800adfa:	627b      	str	r3, [r7, #36]	@ 0x24
 800adfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800adfe:	e0e7      	b.n	800afd0 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae00:	2300      	movs	r3, #0
 800ae02:	623b      	str	r3, [r7, #32]
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	695b      	ldr	r3, [r3, #20]
 800ae0a:	623b      	str	r3, [r7, #32]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	699b      	ldr	r3, [r3, #24]
 800ae12:	623b      	str	r3, [r7, #32]
 800ae14:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	681a      	ldr	r2, [r3, #0]
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800ae24:	601a      	str	r2, [r3, #0]
 800ae26:	e0d3      	b.n	800afd0 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800ae28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae2a:	2b08      	cmp	r3, #8
 800ae2c:	d02e      	beq.n	800ae8c <I2C_Master_ADDR+0x1b2>
 800ae2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae30:	2b20      	cmp	r3, #32
 800ae32:	d02b      	beq.n	800ae8c <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800ae34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ae36:	2b12      	cmp	r3, #18
 800ae38:	d102      	bne.n	800ae40 <I2C_Master_ADDR+0x166>
 800ae3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae3c:	2b01      	cmp	r3, #1
 800ae3e:	d125      	bne.n	800ae8c <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800ae40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae42:	2b04      	cmp	r3, #4
 800ae44:	d00e      	beq.n	800ae64 <I2C_Master_ADDR+0x18a>
 800ae46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae48:	2b02      	cmp	r3, #2
 800ae4a:	d00b      	beq.n	800ae64 <I2C_Master_ADDR+0x18a>
 800ae4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae4e:	2b10      	cmp	r3, #16
 800ae50:	d008      	beq.n	800ae64 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	681a      	ldr	r2, [r3, #0]
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ae60:	601a      	str	r2, [r3, #0]
 800ae62:	e007      	b.n	800ae74 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	681a      	ldr	r2, [r3, #0]
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	681b      	ldr	r3, [r3, #0]
 800ae6e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800ae72:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae74:	2300      	movs	r3, #0
 800ae76:	61fb      	str	r3, [r7, #28]
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	695b      	ldr	r3, [r3, #20]
 800ae7e:	61fb      	str	r3, [r7, #28]
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	699b      	ldr	r3, [r3, #24]
 800ae86:	61fb      	str	r3, [r7, #28]
 800ae88:	69fb      	ldr	r3, [r7, #28]
 800ae8a:	e0a1      	b.n	800afd0 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	681a      	ldr	r2, [r3, #0]
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800ae9a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	61bb      	str	r3, [r7, #24]
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	695b      	ldr	r3, [r3, #20]
 800aea6:	61bb      	str	r3, [r7, #24]
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	681b      	ldr	r3, [r3, #0]
 800aeac:	699b      	ldr	r3, [r3, #24]
 800aeae:	61bb      	str	r3, [r7, #24]
 800aeb0:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	681a      	ldr	r2, [r3, #0]
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800aec0:	601a      	str	r2, [r3, #0]
 800aec2:	e085      	b.n	800afd0 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800aec8:	b29b      	uxth	r3, r3
 800aeca:	2b02      	cmp	r3, #2
 800aecc:	d14d      	bne.n	800af6a <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800aece:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aed0:	2b04      	cmp	r3, #4
 800aed2:	d016      	beq.n	800af02 <I2C_Master_ADDR+0x228>
 800aed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aed6:	2b02      	cmp	r3, #2
 800aed8:	d013      	beq.n	800af02 <I2C_Master_ADDR+0x228>
 800aeda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aedc:	2b10      	cmp	r3, #16
 800aede:	d010      	beq.n	800af02 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	681a      	ldr	r2, [r3, #0]
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aeee:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	681a      	ldr	r2, [r3, #0]
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	681b      	ldr	r3, [r3, #0]
 800aefa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aefe:	601a      	str	r2, [r3, #0]
 800af00:	e007      	b.n	800af12 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	681a      	ldr	r2, [r3, #0]
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800af10:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af20:	d117      	bne.n	800af52 <I2C_Master_ADDR+0x278>
 800af22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af24:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800af28:	d00b      	beq.n	800af42 <I2C_Master_ADDR+0x268>
 800af2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af2c:	2b01      	cmp	r3, #1
 800af2e:	d008      	beq.n	800af42 <I2C_Master_ADDR+0x268>
 800af30:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af32:	2b08      	cmp	r3, #8
 800af34:	d005      	beq.n	800af42 <I2C_Master_ADDR+0x268>
 800af36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af38:	2b10      	cmp	r3, #16
 800af3a:	d002      	beq.n	800af42 <I2C_Master_ADDR+0x268>
 800af3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af3e:	2b20      	cmp	r3, #32
 800af40:	d107      	bne.n	800af52 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	685a      	ldr	r2, [r3, #4]
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800af50:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800af52:	2300      	movs	r3, #0
 800af54:	617b      	str	r3, [r7, #20]
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	695b      	ldr	r3, [r3, #20]
 800af5c:	617b      	str	r3, [r7, #20]
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	681b      	ldr	r3, [r3, #0]
 800af62:	699b      	ldr	r3, [r3, #24]
 800af64:	617b      	str	r3, [r7, #20]
 800af66:	697b      	ldr	r3, [r7, #20]
 800af68:	e032      	b.n	800afd0 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	681a      	ldr	r2, [r3, #0]
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800af78:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	681b      	ldr	r3, [r3, #0]
 800af7e:	685b      	ldr	r3, [r3, #4]
 800af80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800af84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800af88:	d117      	bne.n	800afba <I2C_Master_ADDR+0x2e0>
 800af8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af8c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800af90:	d00b      	beq.n	800afaa <I2C_Master_ADDR+0x2d0>
 800af92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af94:	2b01      	cmp	r3, #1
 800af96:	d008      	beq.n	800afaa <I2C_Master_ADDR+0x2d0>
 800af98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af9a:	2b08      	cmp	r3, #8
 800af9c:	d005      	beq.n	800afaa <I2C_Master_ADDR+0x2d0>
 800af9e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afa0:	2b10      	cmp	r3, #16
 800afa2:	d002      	beq.n	800afaa <I2C_Master_ADDR+0x2d0>
 800afa4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800afa6:	2b20      	cmp	r3, #32
 800afa8:	d107      	bne.n	800afba <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	685a      	ldr	r2, [r3, #4]
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800afb8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800afba:	2300      	movs	r3, #0
 800afbc:	613b      	str	r3, [r7, #16]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	695b      	ldr	r3, [r3, #20]
 800afc4:	613b      	str	r3, [r7, #16]
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	699b      	ldr	r3, [r3, #24]
 800afcc:	613b      	str	r3, [r7, #16]
 800afce:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2200      	movs	r2, #0
 800afd4:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800afd6:	e00b      	b.n	800aff0 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800afd8:	2300      	movs	r3, #0
 800afda:	60fb      	str	r3, [r7, #12]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	695b      	ldr	r3, [r3, #20]
 800afe2:	60fb      	str	r3, [r7, #12]
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	699b      	ldr	r3, [r3, #24]
 800afea:	60fb      	str	r3, [r7, #12]
 800afec:	68fb      	ldr	r3, [r7, #12]
}
 800afee:	e7ff      	b.n	800aff0 <I2C_Master_ADDR+0x316>
 800aff0:	bf00      	nop
 800aff2:	3744      	adds	r7, #68	@ 0x44
 800aff4:	46bd      	mov	sp, r7
 800aff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800affa:	4770      	bx	lr

0800affc <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800affc:	b580      	push	{r7, lr}
 800affe:	b084      	sub	sp, #16
 800b000:	af00      	add	r7, sp, #0
 800b002:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b00a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b010:	b29b      	uxth	r3, r3
 800b012:	2b00      	cmp	r3, #0
 800b014:	d02b      	beq.n	800b06e <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b01a:	781a      	ldrb	r2, [r3, #0]
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b026:	1c5a      	adds	r2, r3, #1
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b030:	b29b      	uxth	r3, r3
 800b032:	3b01      	subs	r3, #1
 800b034:	b29a      	uxth	r2, r3
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b03e:	b29b      	uxth	r3, r3
 800b040:	2b00      	cmp	r3, #0
 800b042:	d114      	bne.n	800b06e <I2C_SlaveTransmit_TXE+0x72>
 800b044:	7bfb      	ldrb	r3, [r7, #15]
 800b046:	2b29      	cmp	r3, #41	@ 0x29
 800b048:	d111      	bne.n	800b06e <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	685a      	ldr	r2, [r3, #4]
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b058:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2221      	movs	r2, #33	@ 0x21
 800b05e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	2228      	movs	r2, #40	@ 0x28
 800b064:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f7f9 fdeb 	bl	8004c44 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b06e:	bf00      	nop
 800b070:	3710      	adds	r7, #16
 800b072:	46bd      	mov	sp, r7
 800b074:	bd80      	pop	{r7, pc}

0800b076 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800b076:	b480      	push	{r7}
 800b078:	b083      	sub	sp, #12
 800b07a:	af00      	add	r7, sp, #0
 800b07c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b082:	b29b      	uxth	r3, r3
 800b084:	2b00      	cmp	r3, #0
 800b086:	d011      	beq.n	800b0ac <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b08c:	781a      	ldrb	r2, [r3, #0]
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b098:	1c5a      	adds	r2, r3, #1
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0a2:	b29b      	uxth	r3, r3
 800b0a4:	3b01      	subs	r3, #1
 800b0a6:	b29a      	uxth	r2, r3
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b0ac:	bf00      	nop
 800b0ae:	370c      	adds	r7, #12
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b6:	4770      	bx	lr

0800b0b8 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800b0b8:	b580      	push	{r7, lr}
 800b0ba:	b084      	sub	sp, #16
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b0c6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d02c      	beq.n	800b12c <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	691a      	ldr	r2, [r3, #16]
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0dc:	b2d2      	uxtb	r2, r2
 800b0de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b0e4:	1c5a      	adds	r2, r3, #1
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	3b01      	subs	r3, #1
 800b0f2:	b29a      	uxth	r2, r3
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b0fc:	b29b      	uxth	r3, r3
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d114      	bne.n	800b12c <I2C_SlaveReceive_RXNE+0x74>
 800b102:	7bfb      	ldrb	r3, [r7, #15]
 800b104:	2b2a      	cmp	r3, #42	@ 0x2a
 800b106:	d111      	bne.n	800b12c <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	685a      	ldr	r2, [r3, #4]
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	681b      	ldr	r3, [r3, #0]
 800b112:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b116:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	2222      	movs	r2, #34	@ 0x22
 800b11c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	2228      	movs	r2, #40	@ 0x28
 800b122:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b126:	6878      	ldr	r0, [r7, #4]
 800b128:	f7f9 fd60 	bl	8004bec <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800b12c:	bf00      	nop
 800b12e:	3710      	adds	r7, #16
 800b130:	46bd      	mov	sp, r7
 800b132:	bd80      	pop	{r7, pc}

0800b134 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800b134:	b480      	push	{r7}
 800b136:	b083      	sub	sp, #12
 800b138:	af00      	add	r7, sp, #0
 800b13a:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b140:	b29b      	uxth	r3, r3
 800b142:	2b00      	cmp	r3, #0
 800b144:	d012      	beq.n	800b16c <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	691a      	ldr	r2, [r3, #16]
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b150:	b2d2      	uxtb	r2, r2
 800b152:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b158:	1c5a      	adds	r2, r3, #1
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800b15e:	687b      	ldr	r3, [r7, #4]
 800b160:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b162:	b29b      	uxth	r3, r3
 800b164:	3b01      	subs	r3, #1
 800b166:	b29a      	uxth	r2, r3
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 800b16c:	bf00      	nop
 800b16e:	370c      	adds	r7, #12
 800b170:	46bd      	mov	sp, r7
 800b172:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b176:	4770      	bx	lr

0800b178 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800b178:	b580      	push	{r7, lr}
 800b17a:	b084      	sub	sp, #16
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
 800b180:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800b182:	2300      	movs	r3, #0
 800b184:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b18c:	b2db      	uxtb	r3, r3
 800b18e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b192:	2b28      	cmp	r3, #40	@ 0x28
 800b194:	d127      	bne.n	800b1e6 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	685a      	ldr	r2, [r3, #4]
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b1a4:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	089b      	lsrs	r3, r3, #2
 800b1aa:	f003 0301 	and.w	r3, r3, #1
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d101      	bne.n	800b1b6 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800b1b2:	2301      	movs	r3, #1
 800b1b4:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	09db      	lsrs	r3, r3, #7
 800b1ba:	f003 0301 	and.w	r3, r3, #1
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d103      	bne.n	800b1ca <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	68db      	ldr	r3, [r3, #12]
 800b1c6:	81bb      	strh	r3, [r7, #12]
 800b1c8:	e002      	b.n	800b1d0 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	699b      	ldr	r3, [r3, #24]
 800b1ce:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800b1d8:	89ba      	ldrh	r2, [r7, #12]
 800b1da:	7bfb      	ldrb	r3, [r7, #15]
 800b1dc:	4619      	mov	r1, r3
 800b1de:	6878      	ldr	r0, [r7, #4]
 800b1e0:	f7f9 fcba 	bl	8004b58 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 800b1e4:	e00e      	b.n	800b204 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	60bb      	str	r3, [r7, #8]
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	695b      	ldr	r3, [r3, #20]
 800b1f0:	60bb      	str	r3, [r7, #8]
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	699b      	ldr	r3, [r3, #24]
 800b1f8:	60bb      	str	r3, [r7, #8]
 800b1fa:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	2200      	movs	r2, #0
 800b200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800b204:	bf00      	nop
 800b206:	3710      	adds	r7, #16
 800b208:	46bd      	mov	sp, r7
 800b20a:	bd80      	pop	{r7, pc}

0800b20c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800b20c:	b580      	push	{r7, lr}
 800b20e:	b084      	sub	sp, #16
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b21a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	685a      	ldr	r2, [r3, #4]
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b22a:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 800b22c:	2300      	movs	r3, #0
 800b22e:	60bb      	str	r3, [r7, #8]
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	695b      	ldr	r3, [r3, #20]
 800b236:	60bb      	str	r3, [r7, #8]
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	681a      	ldr	r2, [r3, #0]
 800b23e:	687b      	ldr	r3, [r7, #4]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f042 0201 	orr.w	r2, r2, #1
 800b246:	601a      	str	r2, [r3, #0]
 800b248:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	681a      	ldr	r2, [r3, #0]
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b258:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	685b      	ldr	r3, [r3, #4]
 800b260:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b264:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b268:	d172      	bne.n	800b350 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800b26a:	7bfb      	ldrb	r3, [r7, #15]
 800b26c:	2b22      	cmp	r3, #34	@ 0x22
 800b26e:	d002      	beq.n	800b276 <I2C_Slave_STOPF+0x6a>
 800b270:	7bfb      	ldrb	r3, [r7, #15]
 800b272:	2b2a      	cmp	r3, #42	@ 0x2a
 800b274:	d135      	bne.n	800b2e2 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	685b      	ldr	r3, [r3, #4]
 800b27e:	b29a      	uxth	r2, r3
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b288:	b29b      	uxth	r3, r3
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d005      	beq.n	800b29a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b292:	f043 0204 	orr.w	r2, r3, #4
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	681b      	ldr	r3, [r3, #0]
 800b29e:	685a      	ldr	r2, [r3, #4]
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b2a8:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	f7fe f830 	bl	8009314 <HAL_DMA_GetState>
 800b2b4:	4603      	mov	r3, r0
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d049      	beq.n	800b34e <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2be:	4a69      	ldr	r2, [pc, #420]	@ (800b464 <I2C_Slave_STOPF+0x258>)
 800b2c0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f7fd fe78 	bl	8008fbc <HAL_DMA_Abort_IT>
 800b2cc:	4603      	mov	r3, r0
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d03d      	beq.n	800b34e <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b2d8:	687a      	ldr	r2, [r7, #4]
 800b2da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b2dc:	4610      	mov	r0, r2
 800b2de:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b2e0:	e035      	b.n	800b34e <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 800b2e2:	687b      	ldr	r3, [r7, #4]
 800b2e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	685b      	ldr	r3, [r3, #4]
 800b2ea:	b29a      	uxth	r2, r3
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b2f4:	b29b      	uxth	r3, r3
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d005      	beq.n	800b306 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2fe:	f043 0204 	orr.w	r2, r3, #4
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	685a      	ldr	r2, [r3, #4]
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b314:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b31a:	4618      	mov	r0, r3
 800b31c:	f7fd fffa 	bl	8009314 <HAL_DMA_GetState>
 800b320:	4603      	mov	r3, r0
 800b322:	2b01      	cmp	r3, #1
 800b324:	d014      	beq.n	800b350 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b32a:	4a4e      	ldr	r2, [pc, #312]	@ (800b464 <I2C_Slave_STOPF+0x258>)
 800b32c:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b332:	4618      	mov	r0, r3
 800b334:	f7fd fe42 	bl	8008fbc <HAL_DMA_Abort_IT>
 800b338:	4603      	mov	r3, r0
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d008      	beq.n	800b350 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b348:	4610      	mov	r0, r2
 800b34a:	4798      	blx	r3
 800b34c:	e000      	b.n	800b350 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800b34e:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b354:	b29b      	uxth	r3, r3
 800b356:	2b00      	cmp	r3, #0
 800b358:	d03e      	beq.n	800b3d8 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	681b      	ldr	r3, [r3, #0]
 800b35e:	695b      	ldr	r3, [r3, #20]
 800b360:	f003 0304 	and.w	r3, r3, #4
 800b364:	2b04      	cmp	r3, #4
 800b366:	d112      	bne.n	800b38e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	691a      	ldr	r2, [r3, #16]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b372:	b2d2      	uxtb	r2, r2
 800b374:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b37a:	1c5a      	adds	r2, r3, #1
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b384:	b29b      	uxth	r3, r3
 800b386:	3b01      	subs	r3, #1
 800b388:	b29a      	uxth	r2, r3
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	695b      	ldr	r3, [r3, #20]
 800b394:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b398:	2b40      	cmp	r3, #64	@ 0x40
 800b39a:	d112      	bne.n	800b3c2 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	691a      	ldr	r2, [r3, #16]
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3a6:	b2d2      	uxtb	r2, r2
 800b3a8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b3aa:	687b      	ldr	r3, [r7, #4]
 800b3ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3ae:	1c5a      	adds	r2, r3, #1
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3b8:	b29b      	uxth	r3, r3
 800b3ba:	3b01      	subs	r3, #1
 800b3bc:	b29a      	uxth	r2, r3
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800b3c6:	b29b      	uxth	r3, r3
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d005      	beq.n	800b3d8 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3d0:	f043 0204 	orr.w	r2, r3, #4
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d003      	beq.n	800b3e8 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800b3e0:	6878      	ldr	r0, [r7, #4]
 800b3e2:	f000 f8b7 	bl	800b554 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800b3e6:	e039      	b.n	800b45c <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800b3e8:	7bfb      	ldrb	r3, [r7, #15]
 800b3ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800b3ec:	d109      	bne.n	800b402 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2228      	movs	r2, #40	@ 0x28
 800b3f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b3fc:	6878      	ldr	r0, [r7, #4]
 800b3fe:	f7f9 fbf5 	bl	8004bec <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b408:	b2db      	uxtb	r3, r3
 800b40a:	2b28      	cmp	r3, #40	@ 0x28
 800b40c:	d111      	bne.n	800b432 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	4a15      	ldr	r2, [pc, #84]	@ (800b468 <I2C_Slave_STOPF+0x25c>)
 800b412:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	2200      	movs	r2, #0
 800b418:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	2220      	movs	r2, #32
 800b41e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2200      	movs	r2, #0
 800b426:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800b42a:	6878      	ldr	r0, [r7, #4]
 800b42c:	f7f9 fb82 	bl	8004b34 <HAL_I2C_ListenCpltCallback>
}
 800b430:	e014      	b.n	800b45c <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b436:	2b22      	cmp	r3, #34	@ 0x22
 800b438:	d002      	beq.n	800b440 <I2C_Slave_STOPF+0x234>
 800b43a:	7bfb      	ldrb	r3, [r7, #15]
 800b43c:	2b22      	cmp	r3, #34	@ 0x22
 800b43e:	d10d      	bne.n	800b45c <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2200      	movs	r2, #0
 800b444:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	2220      	movs	r2, #32
 800b44a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	2200      	movs	r2, #0
 800b452:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f7f9 fbc8 	bl	8004bec <HAL_I2C_SlaveRxCpltCallback>
}
 800b45c:	bf00      	nop
 800b45e:	3710      	adds	r7, #16
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}
 800b464:	0800b7b9 	.word	0x0800b7b9
 800b468:	ffff0000 	.word	0xffff0000

0800b46c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 800b46c:	b580      	push	{r7, lr}
 800b46e:	b084      	sub	sp, #16
 800b470:	af00      	add	r7, sp, #0
 800b472:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b47a:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b480:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	2b08      	cmp	r3, #8
 800b486:	d002      	beq.n	800b48e <I2C_Slave_AF+0x22>
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	2b20      	cmp	r3, #32
 800b48c:	d129      	bne.n	800b4e2 <I2C_Slave_AF+0x76>
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
 800b490:	2b28      	cmp	r3, #40	@ 0x28
 800b492:	d126      	bne.n	800b4e2 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	4a2e      	ldr	r2, [pc, #184]	@ (800b550 <I2C_Slave_AF+0xe4>)
 800b498:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	685a      	ldr	r2, [r3, #4]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b4a8:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b4b2:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	681a      	ldr	r2, [r3, #0]
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b4c2:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2200      	movs	r2, #0
 800b4c8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2220      	movs	r2, #32
 800b4ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800b4da:	6878      	ldr	r0, [r7, #4]
 800b4dc:	f7f9 fb2a 	bl	8004b34 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800b4e0:	e031      	b.n	800b546 <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800b4e2:	7bfb      	ldrb	r3, [r7, #15]
 800b4e4:	2b21      	cmp	r3, #33	@ 0x21
 800b4e6:	d129      	bne.n	800b53c <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	4a19      	ldr	r2, [pc, #100]	@ (800b550 <I2C_Slave_AF+0xe4>)
 800b4ec:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	2221      	movs	r2, #33	@ 0x21
 800b4f2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2220      	movs	r2, #32
 800b4f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	2200      	movs	r2, #0
 800b500:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	685a      	ldr	r2, [r3, #4]
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b512:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	681b      	ldr	r3, [r3, #0]
 800b518:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b51c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	681a      	ldr	r2, [r3, #0]
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b52c:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 800b52e:	6878      	ldr	r0, [r7, #4]
 800b530:	f7fe fc41 	bl	8009db6 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800b534:	6878      	ldr	r0, [r7, #4]
 800b536:	f7f9 fb85 	bl	8004c44 <HAL_I2C_SlaveTxCpltCallback>
}
 800b53a:	e004      	b.n	800b546 <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800b53c:	687b      	ldr	r3, [r7, #4]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800b544:	615a      	str	r2, [r3, #20]
}
 800b546:	bf00      	nop
 800b548:	3710      	adds	r7, #16
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
 800b54e:	bf00      	nop
 800b550:	ffff0000 	.word	0xffff0000

0800b554 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b55c:	687b      	ldr	r3, [r7, #4]
 800b55e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b562:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800b56a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800b56c:	7bbb      	ldrb	r3, [r7, #14]
 800b56e:	2b10      	cmp	r3, #16
 800b570:	d002      	beq.n	800b578 <I2C_ITError+0x24>
 800b572:	7bbb      	ldrb	r3, [r7, #14]
 800b574:	2b40      	cmp	r3, #64	@ 0x40
 800b576:	d10a      	bne.n	800b58e <I2C_ITError+0x3a>
 800b578:	7bfb      	ldrb	r3, [r7, #15]
 800b57a:	2b22      	cmp	r3, #34	@ 0x22
 800b57c:	d107      	bne.n	800b58e <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	681a      	ldr	r2, [r3, #0]
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b58c:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b58e:	7bfb      	ldrb	r3, [r7, #15]
 800b590:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b594:	2b28      	cmp	r3, #40	@ 0x28
 800b596:	d107      	bne.n	800b5a8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	2200      	movs	r2, #0
 800b59c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	2228      	movs	r2, #40	@ 0x28
 800b5a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800b5a6:	e015      	b.n	800b5d4 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	685b      	ldr	r3, [r3, #4]
 800b5ae:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b5b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b5b6:	d00a      	beq.n	800b5ce <I2C_ITError+0x7a>
 800b5b8:	7bfb      	ldrb	r3, [r7, #15]
 800b5ba:	2b60      	cmp	r3, #96	@ 0x60
 800b5bc:	d007      	beq.n	800b5ce <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2220      	movs	r2, #32
 800b5c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2200      	movs	r2, #0
 800b5ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b5de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800b5e2:	d162      	bne.n	800b6aa <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	685a      	ldr	r2, [r3, #4]
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800b5f2:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b5f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800b5fc:	b2db      	uxtb	r3, r3
 800b5fe:	2b01      	cmp	r3, #1
 800b600:	d020      	beq.n	800b644 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b606:	4a6a      	ldr	r2, [pc, #424]	@ (800b7b0 <I2C_ITError+0x25c>)
 800b608:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b60e:	4618      	mov	r0, r3
 800b610:	f7fd fcd4 	bl	8008fbc <HAL_DMA_Abort_IT>
 800b614:	4603      	mov	r3, r0
 800b616:	2b00      	cmp	r3, #0
 800b618:	f000 8089 	beq.w	800b72e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	681a      	ldr	r2, [r3, #0]
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f022 0201 	bic.w	r2, r2, #1
 800b62a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2220      	movs	r2, #32
 800b630:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800b634:	687b      	ldr	r3, [r7, #4]
 800b636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b63a:	687a      	ldr	r2, [r7, #4]
 800b63c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800b63e:	4610      	mov	r0, r2
 800b640:	4798      	blx	r3
 800b642:	e074      	b.n	800b72e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b648:	4a59      	ldr	r2, [pc, #356]	@ (800b7b0 <I2C_ITError+0x25c>)
 800b64a:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b650:	4618      	mov	r0, r3
 800b652:	f7fd fcb3 	bl	8008fbc <HAL_DMA_Abort_IT>
 800b656:	4603      	mov	r3, r0
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d068      	beq.n	800b72e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	695b      	ldr	r3, [r3, #20]
 800b662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b666:	2b40      	cmp	r3, #64	@ 0x40
 800b668:	d10b      	bne.n	800b682 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	691a      	ldr	r2, [r3, #16]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b674:	b2d2      	uxtb	r2, r2
 800b676:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b67c:	1c5a      	adds	r2, r3, #1
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	681a      	ldr	r2, [r3, #0]
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	681b      	ldr	r3, [r3, #0]
 800b68c:	f022 0201 	bic.w	r2, r2, #1
 800b690:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2220      	movs	r2, #32
 800b696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b69e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b6a0:	687a      	ldr	r2, [r7, #4]
 800b6a2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800b6a4:	4610      	mov	r0, r2
 800b6a6:	4798      	blx	r3
 800b6a8:	e041      	b.n	800b72e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b6b0:	b2db      	uxtb	r3, r3
 800b6b2:	2b60      	cmp	r3, #96	@ 0x60
 800b6b4:	d125      	bne.n	800b702 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	2220      	movs	r2, #32
 800b6ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	2200      	movs	r2, #0
 800b6c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	695b      	ldr	r3, [r3, #20]
 800b6ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6ce:	2b40      	cmp	r3, #64	@ 0x40
 800b6d0:	d10b      	bne.n	800b6ea <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	691a      	ldr	r2, [r3, #16]
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6dc:	b2d2      	uxtb	r2, r2
 800b6de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b6e4:	1c5a      	adds	r2, r3, #1
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	681a      	ldr	r2, [r3, #0]
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	f022 0201 	bic.w	r2, r2, #1
 800b6f8:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b6fa:	6878      	ldr	r0, [r7, #4]
 800b6fc:	f7fe fecc 	bl	800a498 <HAL_I2C_AbortCpltCallback>
 800b700:	e015      	b.n	800b72e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	695b      	ldr	r3, [r3, #20]
 800b708:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b70c:	2b40      	cmp	r3, #64	@ 0x40
 800b70e:	d10b      	bne.n	800b728 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	681b      	ldr	r3, [r3, #0]
 800b714:	691a      	ldr	r2, [r3, #16]
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b71a:	b2d2      	uxtb	r2, r2
 800b71c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b722:	1c5a      	adds	r2, r3, #1
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800b728:	6878      	ldr	r0, [r7, #4]
 800b72a:	f7f9 faa5 	bl	8004c78 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b732:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b734:	68bb      	ldr	r3, [r7, #8]
 800b736:	f003 0301 	and.w	r3, r3, #1
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d10e      	bne.n	800b75c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b73e:	68bb      	ldr	r3, [r7, #8]
 800b740:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800b744:	2b00      	cmp	r3, #0
 800b746:	d109      	bne.n	800b75c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b748:	68bb      	ldr	r3, [r7, #8]
 800b74a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d104      	bne.n	800b75c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d007      	beq.n	800b76c <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	685a      	ldr	r2, [r3, #4]
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800b76a:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b772:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b778:	f003 0304 	and.w	r3, r3, #4
 800b77c:	2b04      	cmp	r3, #4
 800b77e:	d113      	bne.n	800b7a8 <I2C_ITError+0x254>
 800b780:	7bfb      	ldrb	r3, [r7, #15]
 800b782:	2b28      	cmp	r3, #40	@ 0x28
 800b784:	d110      	bne.n	800b7a8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	4a0a      	ldr	r2, [pc, #40]	@ (800b7b4 <I2C_ITError+0x260>)
 800b78a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	2200      	movs	r2, #0
 800b790:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800b792:	687b      	ldr	r3, [r7, #4]
 800b794:	2220      	movs	r2, #32
 800b796:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b79a:	687b      	ldr	r3, [r7, #4]
 800b79c:	2200      	movs	r2, #0
 800b79e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800b7a2:	6878      	ldr	r0, [r7, #4]
 800b7a4:	f7f9 f9c6 	bl	8004b34 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b7a8:	bf00      	nop
 800b7aa:	3710      	adds	r7, #16
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	bd80      	pop	{r7, pc}
 800b7b0:	0800b7b9 	.word	0x0800b7b9
 800b7b4:	ffff0000 	.word	0xffff0000

0800b7b8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b086      	sub	sp, #24
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b7c0:	2300      	movs	r3, #0
 800b7c2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b7c8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800b7ca:	697b      	ldr	r3, [r7, #20]
 800b7cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b7d0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800b7d2:	4b4b      	ldr	r3, [pc, #300]	@ (800b900 <I2C_DMAAbort+0x148>)
 800b7d4:	681b      	ldr	r3, [r3, #0]
 800b7d6:	08db      	lsrs	r3, r3, #3
 800b7d8:	4a4a      	ldr	r2, [pc, #296]	@ (800b904 <I2C_DMAAbort+0x14c>)
 800b7da:	fba2 2303 	umull	r2, r3, r2, r3
 800b7de:	0a1a      	lsrs	r2, r3, #8
 800b7e0:	4613      	mov	r3, r2
 800b7e2:	009b      	lsls	r3, r3, #2
 800b7e4:	4413      	add	r3, r2
 800b7e6:	00da      	lsls	r2, r3, #3
 800b7e8:	1ad3      	subs	r3, r2, r3
 800b7ea:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d106      	bne.n	800b800 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800b7f2:	697b      	ldr	r3, [r7, #20]
 800b7f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b7f6:	f043 0220 	orr.w	r2, r3, #32
 800b7fa:	697b      	ldr	r3, [r7, #20]
 800b7fc:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800b7fe:	e00a      	b.n	800b816 <I2C_DMAAbort+0x5e>
    }
    count--;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	3b01      	subs	r3, #1
 800b804:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800b806:	697b      	ldr	r3, [r7, #20]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	681b      	ldr	r3, [r3, #0]
 800b80c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b810:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b814:	d0ea      	beq.n	800b7ec <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800b816:	697b      	ldr	r3, [r7, #20]
 800b818:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d003      	beq.n	800b826 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b822:	2200      	movs	r2, #0
 800b824:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800b826:	697b      	ldr	r3, [r7, #20]
 800b828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d003      	beq.n	800b836 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b832:	2200      	movs	r2, #0
 800b834:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	681a      	ldr	r2, [r3, #0]
 800b83c:	697b      	ldr	r3, [r7, #20]
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b844:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800b846:	697b      	ldr	r3, [r7, #20]
 800b848:	2200      	movs	r2, #0
 800b84a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b850:	2b00      	cmp	r3, #0
 800b852:	d003      	beq.n	800b85c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800b854:	697b      	ldr	r3, [r7, #20]
 800b856:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b858:	2200      	movs	r2, #0
 800b85a:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 800b85c:	697b      	ldr	r3, [r7, #20]
 800b85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b860:	2b00      	cmp	r3, #0
 800b862:	d003      	beq.n	800b86c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800b864:	697b      	ldr	r3, [r7, #20]
 800b866:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b868:	2200      	movs	r2, #0
 800b86a:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800b86c:	697b      	ldr	r3, [r7, #20]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	681a      	ldr	r2, [r3, #0]
 800b872:	697b      	ldr	r3, [r7, #20]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	f022 0201 	bic.w	r2, r2, #1
 800b87a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800b882:	b2db      	uxtb	r3, r3
 800b884:	2b60      	cmp	r3, #96	@ 0x60
 800b886:	d10e      	bne.n	800b8a6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800b888:	697b      	ldr	r3, [r7, #20]
 800b88a:	2220      	movs	r2, #32
 800b88c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800b890:	697b      	ldr	r3, [r7, #20]
 800b892:	2200      	movs	r2, #0
 800b894:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800b898:	697b      	ldr	r3, [r7, #20]
 800b89a:	2200      	movs	r2, #0
 800b89c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800b89e:	6978      	ldr	r0, [r7, #20]
 800b8a0:	f7fe fdfa 	bl	800a498 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800b8a4:	e027      	b.n	800b8f6 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800b8a6:	7cfb      	ldrb	r3, [r7, #19]
 800b8a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800b8ac:	2b28      	cmp	r3, #40	@ 0x28
 800b8ae:	d117      	bne.n	800b8e0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800b8b0:	697b      	ldr	r3, [r7, #20]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	681a      	ldr	r2, [r3, #0]
 800b8b6:	697b      	ldr	r3, [r7, #20]
 800b8b8:	681b      	ldr	r3, [r3, #0]
 800b8ba:	f042 0201 	orr.w	r2, r2, #1
 800b8be:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800b8c0:	697b      	ldr	r3, [r7, #20]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	681a      	ldr	r2, [r3, #0]
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800b8ce:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800b8d0:	697b      	ldr	r3, [r7, #20]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800b8d6:	697b      	ldr	r3, [r7, #20]
 800b8d8:	2228      	movs	r2, #40	@ 0x28
 800b8da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800b8de:	e007      	b.n	800b8f0 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800b8e0:	697b      	ldr	r3, [r7, #20]
 800b8e2:	2220      	movs	r2, #32
 800b8e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800b8e8:	697b      	ldr	r3, [r7, #20]
 800b8ea:	2200      	movs	r2, #0
 800b8ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800b8f0:	6978      	ldr	r0, [r7, #20]
 800b8f2:	f7f9 f9c1 	bl	8004c78 <HAL_I2C_ErrorCallback>
}
 800b8f6:	bf00      	nop
 800b8f8:	3718      	adds	r7, #24
 800b8fa:	46bd      	mov	sp, r7
 800b8fc:	bd80      	pop	{r7, pc}
 800b8fe:	bf00      	nop
 800b900:	20000190 	.word	0x20000190
 800b904:	14f8b589 	.word	0x14f8b589

0800b908 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800b908:	b480      	push	{r7}
 800b90a:	b085      	sub	sp, #20
 800b90c:	af00      	add	r7, sp, #0
 800b90e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800b910:	2300      	movs	r3, #0
 800b912:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800b914:	4b13      	ldr	r3, [pc, #76]	@ (800b964 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	08db      	lsrs	r3, r3, #3
 800b91a:	4a13      	ldr	r2, [pc, #76]	@ (800b968 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800b91c:	fba2 2303 	umull	r2, r3, r2, r3
 800b920:	0a1a      	lsrs	r2, r3, #8
 800b922:	4613      	mov	r3, r2
 800b924:	009b      	lsls	r3, r3, #2
 800b926:	4413      	add	r3, r2
 800b928:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	3b01      	subs	r3, #1
 800b92e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d107      	bne.n	800b946 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b93a:	f043 0220 	orr.w	r2, r3, #32
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 800b942:	2301      	movs	r3, #1
 800b944:	e008      	b.n	800b958 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	681b      	ldr	r3, [r3, #0]
 800b94a:	681b      	ldr	r3, [r3, #0]
 800b94c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b950:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b954:	d0e9      	beq.n	800b92a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800b956:	2300      	movs	r3, #0
}
 800b958:	4618      	mov	r0, r3
 800b95a:	3714      	adds	r7, #20
 800b95c:	46bd      	mov	sp, r7
 800b95e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b962:	4770      	bx	lr
 800b964:	20000190 	.word	0x20000190
 800b968:	14f8b589 	.word	0x14f8b589

0800b96c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 800b96c:	b480      	push	{r7}
 800b96e:	b083      	sub	sp, #12
 800b970:	af00      	add	r7, sp, #0
 800b972:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b978:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800b97c:	d103      	bne.n	800b986 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	2201      	movs	r2, #1
 800b982:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800b984:	e007      	b.n	800b996 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b98a:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800b98e:	d102      	bne.n	800b996 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	2208      	movs	r2, #8
 800b994:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800b996:	bf00      	nop
 800b998:	370c      	adds	r7, #12
 800b99a:	46bd      	mov	sp, r7
 800b99c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a0:	4770      	bx	lr

0800b9a2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b9a2:	b580      	push	{r7, lr}
 800b9a4:	b086      	sub	sp, #24
 800b9a6:	af02      	add	r7, sp, #8
 800b9a8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d101      	bne.n	800b9b4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b9b0:	2301      	movs	r3, #1
 800b9b2:	e101      	b.n	800bbb8 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800b9c0:	b2db      	uxtb	r3, r3
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	d106      	bne.n	800b9d4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b9ce:	6878      	ldr	r0, [r7, #4]
 800b9d0:	f00b fd34 	bl	801743c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2203      	movs	r2, #3
 800b9d8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800b9dc:	68bb      	ldr	r3, [r7, #8]
 800b9de:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b9e2:	d102      	bne.n	800b9ea <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2200      	movs	r2, #0
 800b9e8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	681b      	ldr	r3, [r3, #0]
 800b9ee:	4618      	mov	r0, r3
 800b9f0:	f005 f82d 	bl	8010a4e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6818      	ldr	r0, [r3, #0]
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	7c1a      	ldrb	r2, [r3, #16]
 800b9fc:	f88d 2000 	strb.w	r2, [sp]
 800ba00:	3304      	adds	r3, #4
 800ba02:	cb0e      	ldmia	r3, {r1, r2, r3}
 800ba04:	f004 ff0c 	bl	8010820 <USB_CoreInit>
 800ba08:	4603      	mov	r3, r0
 800ba0a:	2b00      	cmp	r3, #0
 800ba0c:	d005      	beq.n	800ba1a <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	2202      	movs	r2, #2
 800ba12:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800ba16:	2301      	movs	r3, #1
 800ba18:	e0ce      	b.n	800bbb8 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	681b      	ldr	r3, [r3, #0]
 800ba1e:	2100      	movs	r1, #0
 800ba20:	4618      	mov	r0, r3
 800ba22:	f005 f825 	bl	8010a70 <USB_SetCurrentMode>
 800ba26:	4603      	mov	r3, r0
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d005      	beq.n	800ba38 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2202      	movs	r2, #2
 800ba30:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800ba34:	2301      	movs	r3, #1
 800ba36:	e0bf      	b.n	800bbb8 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ba38:	2300      	movs	r3, #0
 800ba3a:	73fb      	strb	r3, [r7, #15]
 800ba3c:	e04a      	b.n	800bad4 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800ba3e:	7bfa      	ldrb	r2, [r7, #15]
 800ba40:	6879      	ldr	r1, [r7, #4]
 800ba42:	4613      	mov	r3, r2
 800ba44:	00db      	lsls	r3, r3, #3
 800ba46:	4413      	add	r3, r2
 800ba48:	009b      	lsls	r3, r3, #2
 800ba4a:	440b      	add	r3, r1
 800ba4c:	3315      	adds	r3, #21
 800ba4e:	2201      	movs	r2, #1
 800ba50:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800ba52:	7bfa      	ldrb	r2, [r7, #15]
 800ba54:	6879      	ldr	r1, [r7, #4]
 800ba56:	4613      	mov	r3, r2
 800ba58:	00db      	lsls	r3, r3, #3
 800ba5a:	4413      	add	r3, r2
 800ba5c:	009b      	lsls	r3, r3, #2
 800ba5e:	440b      	add	r3, r1
 800ba60:	3314      	adds	r3, #20
 800ba62:	7bfa      	ldrb	r2, [r7, #15]
 800ba64:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800ba66:	7bfa      	ldrb	r2, [r7, #15]
 800ba68:	7bfb      	ldrb	r3, [r7, #15]
 800ba6a:	b298      	uxth	r0, r3
 800ba6c:	6879      	ldr	r1, [r7, #4]
 800ba6e:	4613      	mov	r3, r2
 800ba70:	00db      	lsls	r3, r3, #3
 800ba72:	4413      	add	r3, r2
 800ba74:	009b      	lsls	r3, r3, #2
 800ba76:	440b      	add	r3, r1
 800ba78:	332e      	adds	r3, #46	@ 0x2e
 800ba7a:	4602      	mov	r2, r0
 800ba7c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800ba7e:	7bfa      	ldrb	r2, [r7, #15]
 800ba80:	6879      	ldr	r1, [r7, #4]
 800ba82:	4613      	mov	r3, r2
 800ba84:	00db      	lsls	r3, r3, #3
 800ba86:	4413      	add	r3, r2
 800ba88:	009b      	lsls	r3, r3, #2
 800ba8a:	440b      	add	r3, r1
 800ba8c:	3318      	adds	r3, #24
 800ba8e:	2200      	movs	r2, #0
 800ba90:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800ba92:	7bfa      	ldrb	r2, [r7, #15]
 800ba94:	6879      	ldr	r1, [r7, #4]
 800ba96:	4613      	mov	r3, r2
 800ba98:	00db      	lsls	r3, r3, #3
 800ba9a:	4413      	add	r3, r2
 800ba9c:	009b      	lsls	r3, r3, #2
 800ba9e:	440b      	add	r3, r1
 800baa0:	331c      	adds	r3, #28
 800baa2:	2200      	movs	r2, #0
 800baa4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800baa6:	7bfa      	ldrb	r2, [r7, #15]
 800baa8:	6879      	ldr	r1, [r7, #4]
 800baaa:	4613      	mov	r3, r2
 800baac:	00db      	lsls	r3, r3, #3
 800baae:	4413      	add	r3, r2
 800bab0:	009b      	lsls	r3, r3, #2
 800bab2:	440b      	add	r3, r1
 800bab4:	3320      	adds	r3, #32
 800bab6:	2200      	movs	r2, #0
 800bab8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800baba:	7bfa      	ldrb	r2, [r7, #15]
 800babc:	6879      	ldr	r1, [r7, #4]
 800babe:	4613      	mov	r3, r2
 800bac0:	00db      	lsls	r3, r3, #3
 800bac2:	4413      	add	r3, r2
 800bac4:	009b      	lsls	r3, r3, #2
 800bac6:	440b      	add	r3, r1
 800bac8:	3324      	adds	r3, #36	@ 0x24
 800baca:	2200      	movs	r2, #0
 800bacc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bace:	7bfb      	ldrb	r3, [r7, #15]
 800bad0:	3301      	adds	r3, #1
 800bad2:	73fb      	strb	r3, [r7, #15]
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	791b      	ldrb	r3, [r3, #4]
 800bad8:	7bfa      	ldrb	r2, [r7, #15]
 800bada:	429a      	cmp	r2, r3
 800badc:	d3af      	bcc.n	800ba3e <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bade:	2300      	movs	r3, #0
 800bae0:	73fb      	strb	r3, [r7, #15]
 800bae2:	e044      	b.n	800bb6e <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800bae4:	7bfa      	ldrb	r2, [r7, #15]
 800bae6:	6879      	ldr	r1, [r7, #4]
 800bae8:	4613      	mov	r3, r2
 800baea:	00db      	lsls	r3, r3, #3
 800baec:	4413      	add	r3, r2
 800baee:	009b      	lsls	r3, r3, #2
 800baf0:	440b      	add	r3, r1
 800baf2:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800baf6:	2200      	movs	r2, #0
 800baf8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800bafa:	7bfa      	ldrb	r2, [r7, #15]
 800bafc:	6879      	ldr	r1, [r7, #4]
 800bafe:	4613      	mov	r3, r2
 800bb00:	00db      	lsls	r3, r3, #3
 800bb02:	4413      	add	r3, r2
 800bb04:	009b      	lsls	r3, r3, #2
 800bb06:	440b      	add	r3, r1
 800bb08:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800bb0c:	7bfa      	ldrb	r2, [r7, #15]
 800bb0e:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800bb10:	7bfa      	ldrb	r2, [r7, #15]
 800bb12:	6879      	ldr	r1, [r7, #4]
 800bb14:	4613      	mov	r3, r2
 800bb16:	00db      	lsls	r3, r3, #3
 800bb18:	4413      	add	r3, r2
 800bb1a:	009b      	lsls	r3, r3, #2
 800bb1c:	440b      	add	r3, r1
 800bb1e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800bb22:	2200      	movs	r2, #0
 800bb24:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800bb26:	7bfa      	ldrb	r2, [r7, #15]
 800bb28:	6879      	ldr	r1, [r7, #4]
 800bb2a:	4613      	mov	r3, r2
 800bb2c:	00db      	lsls	r3, r3, #3
 800bb2e:	4413      	add	r3, r2
 800bb30:	009b      	lsls	r3, r3, #2
 800bb32:	440b      	add	r3, r1
 800bb34:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800bb38:	2200      	movs	r2, #0
 800bb3a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800bb3c:	7bfa      	ldrb	r2, [r7, #15]
 800bb3e:	6879      	ldr	r1, [r7, #4]
 800bb40:	4613      	mov	r3, r2
 800bb42:	00db      	lsls	r3, r3, #3
 800bb44:	4413      	add	r3, r2
 800bb46:	009b      	lsls	r3, r3, #2
 800bb48:	440b      	add	r3, r1
 800bb4a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800bb4e:	2200      	movs	r2, #0
 800bb50:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800bb52:	7bfa      	ldrb	r2, [r7, #15]
 800bb54:	6879      	ldr	r1, [r7, #4]
 800bb56:	4613      	mov	r3, r2
 800bb58:	00db      	lsls	r3, r3, #3
 800bb5a:	4413      	add	r3, r2
 800bb5c:	009b      	lsls	r3, r3, #2
 800bb5e:	440b      	add	r3, r1
 800bb60:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800bb64:	2200      	movs	r2, #0
 800bb66:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800bb68:	7bfb      	ldrb	r3, [r7, #15]
 800bb6a:	3301      	adds	r3, #1
 800bb6c:	73fb      	strb	r3, [r7, #15]
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	791b      	ldrb	r3, [r3, #4]
 800bb72:	7bfa      	ldrb	r2, [r7, #15]
 800bb74:	429a      	cmp	r2, r3
 800bb76:	d3b5      	bcc.n	800bae4 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	6818      	ldr	r0, [r3, #0]
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	7c1a      	ldrb	r2, [r3, #16]
 800bb80:	f88d 2000 	strb.w	r2, [sp]
 800bb84:	3304      	adds	r3, #4
 800bb86:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb88:	f004 ffbe 	bl	8010b08 <USB_DevInit>
 800bb8c:	4603      	mov	r3, r0
 800bb8e:	2b00      	cmp	r3, #0
 800bb90:	d005      	beq.n	800bb9e <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	2202      	movs	r2, #2
 800bb96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800bb9a:	2301      	movs	r3, #1
 800bb9c:	e00c      	b.n	800bbb8 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2200      	movs	r2, #0
 800bba2:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2201      	movs	r2, #1
 800bba8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	4618      	mov	r0, r3
 800bbb2:	f006 f808 	bl	8011bc6 <USB_DevDisconnect>

  return HAL_OK;
 800bbb6:	2300      	movs	r3, #0
}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	3710      	adds	r7, #16
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	bd80      	pop	{r7, pc}

0800bbc0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b084      	sub	sp, #16
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800bbd4:	2b01      	cmp	r3, #1
 800bbd6:	d101      	bne.n	800bbdc <HAL_PCD_Start+0x1c>
 800bbd8:	2302      	movs	r3, #2
 800bbda:	e022      	b.n	800bc22 <HAL_PCD_Start+0x62>
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2201      	movs	r2, #1
 800bbe0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	68db      	ldr	r3, [r3, #12]
 800bbe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d009      	beq.n	800bc04 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800bbf4:	2b01      	cmp	r3, #1
 800bbf6:	d105      	bne.n	800bc04 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bbfc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800bc04:	687b      	ldr	r3, [r7, #4]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	4618      	mov	r0, r3
 800bc0a:	f004 ff0f 	bl	8010a2c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	681b      	ldr	r3, [r3, #0]
 800bc12:	4618      	mov	r0, r3
 800bc14:	f005 ffb6 	bl	8011b84 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800bc20:	2300      	movs	r3, #0
}
 800bc22:	4618      	mov	r0, r3
 800bc24:	3710      	adds	r7, #16
 800bc26:	46bd      	mov	sp, r7
 800bc28:	bd80      	pop	{r7, pc}

0800bc2a <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800bc2a:	b590      	push	{r4, r7, lr}
 800bc2c:	b08d      	sub	sp, #52	@ 0x34
 800bc2e:	af00      	add	r7, sp, #0
 800bc30:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc38:	6a3b      	ldr	r3, [r7, #32]
 800bc3a:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	681b      	ldr	r3, [r3, #0]
 800bc40:	4618      	mov	r0, r3
 800bc42:	f006 f874 	bl	8011d2e <USB_GetMode>
 800bc46:	4603      	mov	r3, r0
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	f040 848c 	bne.w	800c566 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	4618      	mov	r0, r3
 800bc54:	f005 ffd8 	bl	8011c08 <USB_ReadInterrupts>
 800bc58:	4603      	mov	r3, r0
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	f000 8482 	beq.w	800c564 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800bc60:	69fb      	ldr	r3, [r7, #28]
 800bc62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bc66:	689b      	ldr	r3, [r3, #8]
 800bc68:	0a1b      	lsrs	r3, r3, #8
 800bc6a:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	4618      	mov	r0, r3
 800bc7a:	f005 ffc5 	bl	8011c08 <USB_ReadInterrupts>
 800bc7e:	4603      	mov	r3, r0
 800bc80:	f003 0302 	and.w	r3, r3, #2
 800bc84:	2b02      	cmp	r3, #2
 800bc86:	d107      	bne.n	800bc98 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	695a      	ldr	r2, [r3, #20]
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	f002 0202 	and.w	r2, r2, #2
 800bc96:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	f005 ffb3 	bl	8011c08 <USB_ReadInterrupts>
 800bca2:	4603      	mov	r3, r0
 800bca4:	f003 0310 	and.w	r3, r3, #16
 800bca8:	2b10      	cmp	r3, #16
 800bcaa:	d161      	bne.n	800bd70 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	681b      	ldr	r3, [r3, #0]
 800bcb0:	699a      	ldr	r2, [r3, #24]
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	f022 0210 	bic.w	r2, r2, #16
 800bcba:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800bcbc:	6a3b      	ldr	r3, [r7, #32]
 800bcbe:	6a1b      	ldr	r3, [r3, #32]
 800bcc0:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800bcc2:	69bb      	ldr	r3, [r7, #24]
 800bcc4:	f003 020f 	and.w	r2, r3, #15
 800bcc8:	4613      	mov	r3, r2
 800bcca:	00db      	lsls	r3, r3, #3
 800bccc:	4413      	add	r3, r2
 800bcce:	009b      	lsls	r3, r3, #2
 800bcd0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800bcd4:	687a      	ldr	r2, [r7, #4]
 800bcd6:	4413      	add	r3, r2
 800bcd8:	3304      	adds	r3, #4
 800bcda:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800bcdc:	69bb      	ldr	r3, [r7, #24]
 800bcde:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800bce2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bce6:	d124      	bne.n	800bd32 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800bce8:	69ba      	ldr	r2, [r7, #24]
 800bcea:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800bcee:	4013      	ands	r3, r2
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d035      	beq.n	800bd60 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800bcf4:	697b      	ldr	r3, [r7, #20]
 800bcf6:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 800bcf8:	69bb      	ldr	r3, [r7, #24]
 800bcfa:	091b      	lsrs	r3, r3, #4
 800bcfc:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800bcfe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bd02:	b29b      	uxth	r3, r3
 800bd04:	461a      	mov	r2, r3
 800bd06:	6a38      	ldr	r0, [r7, #32]
 800bd08:	f005 fdea 	bl	80118e0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bd0c:	697b      	ldr	r3, [r7, #20]
 800bd0e:	68da      	ldr	r2, [r3, #12]
 800bd10:	69bb      	ldr	r3, [r7, #24]
 800bd12:	091b      	lsrs	r3, r3, #4
 800bd14:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bd18:	441a      	add	r2, r3
 800bd1a:	697b      	ldr	r3, [r7, #20]
 800bd1c:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bd1e:	697b      	ldr	r3, [r7, #20]
 800bd20:	695a      	ldr	r2, [r3, #20]
 800bd22:	69bb      	ldr	r3, [r7, #24]
 800bd24:	091b      	lsrs	r3, r3, #4
 800bd26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bd2a:	441a      	add	r2, r3
 800bd2c:	697b      	ldr	r3, [r7, #20]
 800bd2e:	615a      	str	r2, [r3, #20]
 800bd30:	e016      	b.n	800bd60 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800bd32:	69bb      	ldr	r3, [r7, #24]
 800bd34:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800bd38:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800bd3c:	d110      	bne.n	800bd60 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bd44:	2208      	movs	r2, #8
 800bd46:	4619      	mov	r1, r3
 800bd48:	6a38      	ldr	r0, [r7, #32]
 800bd4a:	f005 fdc9 	bl	80118e0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800bd4e:	697b      	ldr	r3, [r7, #20]
 800bd50:	695a      	ldr	r2, [r3, #20]
 800bd52:	69bb      	ldr	r3, [r7, #24]
 800bd54:	091b      	lsrs	r3, r3, #4
 800bd56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800bd5a:	441a      	add	r2, r3
 800bd5c:	697b      	ldr	r3, [r7, #20]
 800bd5e:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	681b      	ldr	r3, [r3, #0]
 800bd64:	699a      	ldr	r2, [r3, #24]
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f042 0210 	orr.w	r2, r2, #16
 800bd6e:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	4618      	mov	r0, r3
 800bd76:	f005 ff47 	bl	8011c08 <USB_ReadInterrupts>
 800bd7a:	4603      	mov	r3, r0
 800bd7c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bd80:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800bd84:	f040 80a7 	bne.w	800bed6 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800bd88:	2300      	movs	r3, #0
 800bd8a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4618      	mov	r0, r3
 800bd92:	f005 ff4c 	bl	8011c2e <USB_ReadDevAllOutEpInterrupt>
 800bd96:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 800bd98:	e099      	b.n	800bece <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800bd9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd9c:	f003 0301 	and.w	r3, r3, #1
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	f000 808e 	beq.w	800bec2 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bdac:	b2d2      	uxtb	r2, r2
 800bdae:	4611      	mov	r1, r2
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f005 ff70 	bl	8011c96 <USB_ReadDevOutEPInterrupt>
 800bdb6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800bdb8:	693b      	ldr	r3, [r7, #16]
 800bdba:	f003 0301 	and.w	r3, r3, #1
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d00c      	beq.n	800bddc <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800bdc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdc4:	015a      	lsls	r2, r3, #5
 800bdc6:	69fb      	ldr	r3, [r7, #28]
 800bdc8:	4413      	add	r3, r2
 800bdca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdce:	461a      	mov	r2, r3
 800bdd0:	2301      	movs	r3, #1
 800bdd2:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800bdd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bdd6:	6878      	ldr	r0, [r7, #4]
 800bdd8:	f000 fea4 	bl	800cb24 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800bddc:	693b      	ldr	r3, [r7, #16]
 800bdde:	f003 0308 	and.w	r3, r3, #8
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	d00c      	beq.n	800be00 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800bde6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bde8:	015a      	lsls	r2, r3, #5
 800bdea:	69fb      	ldr	r3, [r7, #28]
 800bdec:	4413      	add	r3, r2
 800bdee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bdf2:	461a      	mov	r2, r3
 800bdf4:	2308      	movs	r3, #8
 800bdf6:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800bdf8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bdfa:	6878      	ldr	r0, [r7, #4]
 800bdfc:	f000 ff7a 	bl	800ccf4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800be00:	693b      	ldr	r3, [r7, #16]
 800be02:	f003 0310 	and.w	r3, r3, #16
 800be06:	2b00      	cmp	r3, #0
 800be08:	d008      	beq.n	800be1c <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 800be0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be0c:	015a      	lsls	r2, r3, #5
 800be0e:	69fb      	ldr	r3, [r7, #28]
 800be10:	4413      	add	r3, r2
 800be12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be16:	461a      	mov	r2, r3
 800be18:	2310      	movs	r3, #16
 800be1a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 800be1c:	693b      	ldr	r3, [r7, #16]
 800be1e:	f003 0302 	and.w	r3, r3, #2
 800be22:	2b00      	cmp	r3, #0
 800be24:	d030      	beq.n	800be88 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800be26:	6a3b      	ldr	r3, [r7, #32]
 800be28:	695b      	ldr	r3, [r3, #20]
 800be2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800be2e:	2b80      	cmp	r3, #128	@ 0x80
 800be30:	d109      	bne.n	800be46 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800be32:	69fb      	ldr	r3, [r7, #28]
 800be34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be38:	685b      	ldr	r3, [r3, #4]
 800be3a:	69fa      	ldr	r2, [r7, #28]
 800be3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800be40:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800be44:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800be46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be48:	4613      	mov	r3, r2
 800be4a:	00db      	lsls	r3, r3, #3
 800be4c:	4413      	add	r3, r2
 800be4e:	009b      	lsls	r3, r3, #2
 800be50:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800be54:	687a      	ldr	r2, [r7, #4]
 800be56:	4413      	add	r3, r2
 800be58:	3304      	adds	r3, #4
 800be5a:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800be5c:	697b      	ldr	r3, [r7, #20]
 800be5e:	78db      	ldrb	r3, [r3, #3]
 800be60:	2b01      	cmp	r3, #1
 800be62:	d108      	bne.n	800be76 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800be64:	697b      	ldr	r3, [r7, #20]
 800be66:	2200      	movs	r2, #0
 800be68:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800be6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be6c:	b2db      	uxtb	r3, r3
 800be6e:	4619      	mov	r1, r3
 800be70:	6878      	ldr	r0, [r7, #4]
 800be72:	f00b fbe9 	bl	8017648 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800be76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be78:	015a      	lsls	r2, r3, #5
 800be7a:	69fb      	ldr	r3, [r7, #28]
 800be7c:	4413      	add	r3, r2
 800be7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be82:	461a      	mov	r2, r3
 800be84:	2302      	movs	r3, #2
 800be86:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800be88:	693b      	ldr	r3, [r7, #16]
 800be8a:	f003 0320 	and.w	r3, r3, #32
 800be8e:	2b00      	cmp	r3, #0
 800be90:	d008      	beq.n	800bea4 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800be92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be94:	015a      	lsls	r2, r3, #5
 800be96:	69fb      	ldr	r3, [r7, #28]
 800be98:	4413      	add	r3, r2
 800be9a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800be9e:	461a      	mov	r2, r3
 800bea0:	2320      	movs	r3, #32
 800bea2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800bea4:	693b      	ldr	r3, [r7, #16]
 800bea6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800beaa:	2b00      	cmp	r3, #0
 800beac:	d009      	beq.n	800bec2 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800beae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb0:	015a      	lsls	r2, r3, #5
 800beb2:	69fb      	ldr	r3, [r7, #28]
 800beb4:	4413      	add	r3, r2
 800beb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800beba:	461a      	mov	r2, r3
 800bebc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800bec0:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800bec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bec4:	3301      	adds	r3, #1
 800bec6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800bec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800beca:	085b      	lsrs	r3, r3, #1
 800becc:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800bece:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	f47f af62 	bne.w	800bd9a <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	4618      	mov	r0, r3
 800bedc:	f005 fe94 	bl	8011c08 <USB_ReadInterrupts>
 800bee0:	4603      	mov	r3, r0
 800bee2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bee6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800beea:	f040 80db 	bne.w	800c0a4 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	681b      	ldr	r3, [r3, #0]
 800bef2:	4618      	mov	r0, r3
 800bef4:	f005 feb5 	bl	8011c62 <USB_ReadDevAllInEpInterrupt>
 800bef8:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800befa:	2300      	movs	r3, #0
 800befc:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800befe:	e0cd      	b.n	800c09c <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800bf00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf02:	f003 0301 	and.w	r3, r3, #1
 800bf06:	2b00      	cmp	r3, #0
 800bf08:	f000 80c2 	beq.w	800c090 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	681b      	ldr	r3, [r3, #0]
 800bf10:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf12:	b2d2      	uxtb	r2, r2
 800bf14:	4611      	mov	r1, r2
 800bf16:	4618      	mov	r0, r3
 800bf18:	f005 fedb 	bl	8011cd2 <USB_ReadDevInEPInterrupt>
 800bf1c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800bf1e:	693b      	ldr	r3, [r7, #16]
 800bf20:	f003 0301 	and.w	r3, r3, #1
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d057      	beq.n	800bfd8 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800bf28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf2a:	f003 030f 	and.w	r3, r3, #15
 800bf2e:	2201      	movs	r2, #1
 800bf30:	fa02 f303 	lsl.w	r3, r2, r3
 800bf34:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800bf36:	69fb      	ldr	r3, [r7, #28]
 800bf38:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf3c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800bf3e:	68fb      	ldr	r3, [r7, #12]
 800bf40:	43db      	mvns	r3, r3
 800bf42:	69f9      	ldr	r1, [r7, #28]
 800bf44:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800bf48:	4013      	ands	r3, r2
 800bf4a:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800bf4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf4e:	015a      	lsls	r2, r3, #5
 800bf50:	69fb      	ldr	r3, [r7, #28]
 800bf52:	4413      	add	r3, r2
 800bf54:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bf58:	461a      	mov	r2, r3
 800bf5a:	2301      	movs	r3, #1
 800bf5c:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	799b      	ldrb	r3, [r3, #6]
 800bf62:	2b01      	cmp	r3, #1
 800bf64:	d132      	bne.n	800bfcc <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800bf66:	6879      	ldr	r1, [r7, #4]
 800bf68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf6a:	4613      	mov	r3, r2
 800bf6c:	00db      	lsls	r3, r3, #3
 800bf6e:	4413      	add	r3, r2
 800bf70:	009b      	lsls	r3, r3, #2
 800bf72:	440b      	add	r3, r1
 800bf74:	3320      	adds	r3, #32
 800bf76:	6819      	ldr	r1, [r3, #0]
 800bf78:	6878      	ldr	r0, [r7, #4]
 800bf7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf7c:	4613      	mov	r3, r2
 800bf7e:	00db      	lsls	r3, r3, #3
 800bf80:	4413      	add	r3, r2
 800bf82:	009b      	lsls	r3, r3, #2
 800bf84:	4403      	add	r3, r0
 800bf86:	331c      	adds	r3, #28
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	4419      	add	r1, r3
 800bf8c:	6878      	ldr	r0, [r7, #4]
 800bf8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf90:	4613      	mov	r3, r2
 800bf92:	00db      	lsls	r3, r3, #3
 800bf94:	4413      	add	r3, r2
 800bf96:	009b      	lsls	r3, r3, #2
 800bf98:	4403      	add	r3, r0
 800bf9a:	3320      	adds	r3, #32
 800bf9c:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800bf9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d113      	bne.n	800bfcc <HAL_PCD_IRQHandler+0x3a2>
 800bfa4:	6879      	ldr	r1, [r7, #4]
 800bfa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bfa8:	4613      	mov	r3, r2
 800bfaa:	00db      	lsls	r3, r3, #3
 800bfac:	4413      	add	r3, r2
 800bfae:	009b      	lsls	r3, r3, #2
 800bfb0:	440b      	add	r3, r1
 800bfb2:	3324      	adds	r3, #36	@ 0x24
 800bfb4:	681b      	ldr	r3, [r3, #0]
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d108      	bne.n	800bfcc <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	6818      	ldr	r0, [r3, #0]
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800bfc4:	461a      	mov	r2, r3
 800bfc6:	2101      	movs	r1, #1
 800bfc8:	f005 fee2 	bl	8011d90 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800bfcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfce:	b2db      	uxtb	r3, r3
 800bfd0:	4619      	mov	r1, r3
 800bfd2:	6878      	ldr	r0, [r7, #4]
 800bfd4:	f00b fab3 	bl	801753e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800bfd8:	693b      	ldr	r3, [r7, #16]
 800bfda:	f003 0308 	and.w	r3, r3, #8
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d008      	beq.n	800bff4 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800bfe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfe4:	015a      	lsls	r2, r3, #5
 800bfe6:	69fb      	ldr	r3, [r7, #28]
 800bfe8:	4413      	add	r3, r2
 800bfea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bfee:	461a      	mov	r2, r3
 800bff0:	2308      	movs	r3, #8
 800bff2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800bff4:	693b      	ldr	r3, [r7, #16]
 800bff6:	f003 0310 	and.w	r3, r3, #16
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d008      	beq.n	800c010 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800bffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c000:	015a      	lsls	r2, r3, #5
 800c002:	69fb      	ldr	r3, [r7, #28]
 800c004:	4413      	add	r3, r2
 800c006:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c00a:	461a      	mov	r2, r3
 800c00c:	2310      	movs	r3, #16
 800c00e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800c010:	693b      	ldr	r3, [r7, #16]
 800c012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c016:	2b00      	cmp	r3, #0
 800c018:	d008      	beq.n	800c02c <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800c01a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c01c:	015a      	lsls	r2, r3, #5
 800c01e:	69fb      	ldr	r3, [r7, #28]
 800c020:	4413      	add	r3, r2
 800c022:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c026:	461a      	mov	r2, r3
 800c028:	2340      	movs	r3, #64	@ 0x40
 800c02a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800c02c:	693b      	ldr	r3, [r7, #16]
 800c02e:	f003 0302 	and.w	r3, r3, #2
 800c032:	2b00      	cmp	r3, #0
 800c034:	d023      	beq.n	800c07e <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800c036:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c038:	6a38      	ldr	r0, [r7, #32]
 800c03a:	f004 fec9 	bl	8010dd0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800c03e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c040:	4613      	mov	r3, r2
 800c042:	00db      	lsls	r3, r3, #3
 800c044:	4413      	add	r3, r2
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	3310      	adds	r3, #16
 800c04a:	687a      	ldr	r2, [r7, #4]
 800c04c:	4413      	add	r3, r2
 800c04e:	3304      	adds	r3, #4
 800c050:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800c052:	697b      	ldr	r3, [r7, #20]
 800c054:	78db      	ldrb	r3, [r3, #3]
 800c056:	2b01      	cmp	r3, #1
 800c058:	d108      	bne.n	800c06c <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800c05a:	697b      	ldr	r3, [r7, #20]
 800c05c:	2200      	movs	r2, #0
 800c05e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800c060:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c062:	b2db      	uxtb	r3, r3
 800c064:	4619      	mov	r1, r3
 800c066:	6878      	ldr	r0, [r7, #4]
 800c068:	f00b fb00 	bl	801766c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800c06c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c06e:	015a      	lsls	r2, r3, #5
 800c070:	69fb      	ldr	r3, [r7, #28]
 800c072:	4413      	add	r3, r2
 800c074:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c078:	461a      	mov	r2, r3
 800c07a:	2302      	movs	r3, #2
 800c07c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800c07e:	693b      	ldr	r3, [r7, #16]
 800c080:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c084:	2b00      	cmp	r3, #0
 800c086:	d003      	beq.n	800c090 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800c088:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c08a:	6878      	ldr	r0, [r7, #4]
 800c08c:	f000 fcbd 	bl	800ca0a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800c090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c092:	3301      	adds	r3, #1
 800c094:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800c096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c098:	085b      	lsrs	r3, r3, #1
 800c09a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800c09c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	f47f af2e 	bne.w	800bf00 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4618      	mov	r0, r3
 800c0aa:	f005 fdad 	bl	8011c08 <USB_ReadInterrupts>
 800c0ae:	4603      	mov	r3, r0
 800c0b0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c0b4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c0b8:	d122      	bne.n	800c100 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c0ba:	69fb      	ldr	r3, [r7, #28]
 800c0bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0c0:	685b      	ldr	r3, [r3, #4]
 800c0c2:	69fa      	ldr	r2, [r7, #28]
 800c0c4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c0c8:	f023 0301 	bic.w	r3, r3, #1
 800c0cc:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 800c0d4:	2b01      	cmp	r3, #1
 800c0d6:	d108      	bne.n	800c0ea <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	2200      	movs	r2, #0
 800c0dc:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800c0e0:	2100      	movs	r1, #0
 800c0e2:	6878      	ldr	r0, [r7, #4]
 800c0e4:	f000 fea4 	bl	800ce30 <HAL_PCDEx_LPM_Callback>
 800c0e8:	e002      	b.n	800c0f0 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800c0ea:	6878      	ldr	r0, [r7, #4]
 800c0ec:	f00b fa9e 	bl	801762c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800c0f0:	687b      	ldr	r3, [r7, #4]
 800c0f2:	681b      	ldr	r3, [r3, #0]
 800c0f4:	695a      	ldr	r2, [r3, #20]
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800c0fe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800c100:	687b      	ldr	r3, [r7, #4]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	4618      	mov	r0, r3
 800c106:	f005 fd7f 	bl	8011c08 <USB_ReadInterrupts>
 800c10a:	4603      	mov	r3, r0
 800c10c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c110:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c114:	d112      	bne.n	800c13c <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800c116:	69fb      	ldr	r3, [r7, #28]
 800c118:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c11c:	689b      	ldr	r3, [r3, #8]
 800c11e:	f003 0301 	and.w	r3, r3, #1
 800c122:	2b01      	cmp	r3, #1
 800c124:	d102      	bne.n	800c12c <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f00b fa5a 	bl	80175e0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	681b      	ldr	r3, [r3, #0]
 800c130:	695a      	ldr	r2, [r3, #20]
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800c13a:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800c13c:	687b      	ldr	r3, [r7, #4]
 800c13e:	681b      	ldr	r3, [r3, #0]
 800c140:	4618      	mov	r0, r3
 800c142:	f005 fd61 	bl	8011c08 <USB_ReadInterrupts>
 800c146:	4603      	mov	r3, r0
 800c148:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800c14c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c150:	f040 80b7 	bne.w	800c2c2 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800c154:	69fb      	ldr	r3, [r7, #28]
 800c156:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c15a:	685b      	ldr	r3, [r3, #4]
 800c15c:	69fa      	ldr	r2, [r7, #28]
 800c15e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c162:	f023 0301 	bic.w	r3, r3, #1
 800c166:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800c168:	687b      	ldr	r3, [r7, #4]
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	2110      	movs	r1, #16
 800c16e:	4618      	mov	r0, r3
 800c170:	f004 fe2e 	bl	8010dd0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c174:	2300      	movs	r3, #0
 800c176:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c178:	e046      	b.n	800c208 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800c17a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c17c:	015a      	lsls	r2, r3, #5
 800c17e:	69fb      	ldr	r3, [r7, #28]
 800c180:	4413      	add	r3, r2
 800c182:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c186:	461a      	mov	r2, r3
 800c188:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c18c:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c18e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c190:	015a      	lsls	r2, r3, #5
 800c192:	69fb      	ldr	r3, [r7, #28]
 800c194:	4413      	add	r3, r2
 800c196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c19e:	0151      	lsls	r1, r2, #5
 800c1a0:	69fa      	ldr	r2, [r7, #28]
 800c1a2:	440a      	add	r2, r1
 800c1a4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1a8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c1ac:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800c1ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1b0:	015a      	lsls	r2, r3, #5
 800c1b2:	69fb      	ldr	r3, [r7, #28]
 800c1b4:	4413      	add	r3, r2
 800c1b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c1ba:	461a      	mov	r2, r3
 800c1bc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800c1c0:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c1c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1c4:	015a      	lsls	r2, r3, #5
 800c1c6:	69fb      	ldr	r3, [r7, #28]
 800c1c8:	4413      	add	r3, r2
 800c1ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c1ce:	681b      	ldr	r3, [r3, #0]
 800c1d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c1d2:	0151      	lsls	r1, r2, #5
 800c1d4:	69fa      	ldr	r2, [r7, #28]
 800c1d6:	440a      	add	r2, r1
 800c1d8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c1dc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800c1e0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c1e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c1e4:	015a      	lsls	r2, r3, #5
 800c1e6:	69fb      	ldr	r3, [r7, #28]
 800c1e8:	4413      	add	r3, r2
 800c1ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c1f2:	0151      	lsls	r1, r2, #5
 800c1f4:	69fa      	ldr	r2, [r7, #28]
 800c1f6:	440a      	add	r2, r1
 800c1f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c1fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c200:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800c202:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c204:	3301      	adds	r3, #1
 800c206:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	791b      	ldrb	r3, [r3, #4]
 800c20c:	461a      	mov	r2, r3
 800c20e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c210:	4293      	cmp	r3, r2
 800c212:	d3b2      	bcc.n	800c17a <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800c214:	69fb      	ldr	r3, [r7, #28]
 800c216:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c21a:	69db      	ldr	r3, [r3, #28]
 800c21c:	69fa      	ldr	r2, [r7, #28]
 800c21e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c222:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800c226:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	7bdb      	ldrb	r3, [r3, #15]
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d016      	beq.n	800c25e <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800c230:	69fb      	ldr	r3, [r7, #28]
 800c232:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c236:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c23a:	69fa      	ldr	r2, [r7, #28]
 800c23c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c240:	f043 030b 	orr.w	r3, r3, #11
 800c244:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800c248:	69fb      	ldr	r3, [r7, #28]
 800c24a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c24e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c250:	69fa      	ldr	r2, [r7, #28]
 800c252:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c256:	f043 030b 	orr.w	r3, r3, #11
 800c25a:	6453      	str	r3, [r2, #68]	@ 0x44
 800c25c:	e015      	b.n	800c28a <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800c25e:	69fb      	ldr	r3, [r7, #28]
 800c260:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c264:	695b      	ldr	r3, [r3, #20]
 800c266:	69fa      	ldr	r2, [r7, #28]
 800c268:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c26c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800c270:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800c274:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800c276:	69fb      	ldr	r3, [r7, #28]
 800c278:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c27c:	691b      	ldr	r3, [r3, #16]
 800c27e:	69fa      	ldr	r2, [r7, #28]
 800c280:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c284:	f043 030b 	orr.w	r3, r3, #11
 800c288:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800c28a:	69fb      	ldr	r3, [r7, #28]
 800c28c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	69fa      	ldr	r2, [r7, #28]
 800c294:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c298:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800c29c:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	6818      	ldr	r0, [r3, #0]
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800c2ac:	461a      	mov	r2, r3
 800c2ae:	f005 fd6f 	bl	8011d90 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	695a      	ldr	r2, [r3, #20]
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800c2c0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	681b      	ldr	r3, [r3, #0]
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	f005 fc9e 	bl	8011c08 <USB_ReadInterrupts>
 800c2cc:	4603      	mov	r3, r0
 800c2ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c2d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c2d6:	d123      	bne.n	800c320 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	4618      	mov	r0, r3
 800c2de:	f005 fd34 	bl	8011d4a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	4618      	mov	r0, r3
 800c2e8:	f004 fdeb 	bl	8010ec2 <USB_GetDevSpeed>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	461a      	mov	r2, r3
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c2f4:	687b      	ldr	r3, [r7, #4]
 800c2f6:	681c      	ldr	r4, [r3, #0]
 800c2f8:	f001 f9ca 	bl	800d690 <HAL_RCC_GetHCLKFreq>
 800c2fc:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800c302:	461a      	mov	r2, r3
 800c304:	4620      	mov	r0, r4
 800c306:	f004 faef 	bl	80108e8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f00b f93f 	bl	801758e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	695a      	ldr	r2, [r3, #20]
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800c31e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	4618      	mov	r0, r3
 800c326:	f005 fc6f 	bl	8011c08 <USB_ReadInterrupts>
 800c32a:	4603      	mov	r3, r0
 800c32c:	f003 0308 	and.w	r3, r3, #8
 800c330:	2b08      	cmp	r3, #8
 800c332:	d10a      	bne.n	800c34a <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800c334:	6878      	ldr	r0, [r7, #4]
 800c336:	f00b f91c 	bl	8017572 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	695a      	ldr	r2, [r3, #20]
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	f002 0208 	and.w	r2, r2, #8
 800c348:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	4618      	mov	r0, r3
 800c350:	f005 fc5a 	bl	8011c08 <USB_ReadInterrupts>
 800c354:	4603      	mov	r3, r0
 800c356:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c35a:	2b80      	cmp	r3, #128	@ 0x80
 800c35c:	d123      	bne.n	800c3a6 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800c35e:	6a3b      	ldr	r3, [r7, #32]
 800c360:	699b      	ldr	r3, [r3, #24]
 800c362:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800c366:	6a3b      	ldr	r3, [r7, #32]
 800c368:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c36a:	2301      	movs	r3, #1
 800c36c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c36e:	e014      	b.n	800c39a <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800c370:	6879      	ldr	r1, [r7, #4]
 800c372:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c374:	4613      	mov	r3, r2
 800c376:	00db      	lsls	r3, r3, #3
 800c378:	4413      	add	r3, r2
 800c37a:	009b      	lsls	r3, r3, #2
 800c37c:	440b      	add	r3, r1
 800c37e:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c382:	781b      	ldrb	r3, [r3, #0]
 800c384:	2b01      	cmp	r3, #1
 800c386:	d105      	bne.n	800c394 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800c388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c38a:	b2db      	uxtb	r3, r3
 800c38c:	4619      	mov	r1, r3
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f000 fb0a 	bl	800c9a8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c394:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c396:	3301      	adds	r3, #1
 800c398:	627b      	str	r3, [r7, #36]	@ 0x24
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	791b      	ldrb	r3, [r3, #4]
 800c39e:	461a      	mov	r2, r3
 800c3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a2:	4293      	cmp	r3, r2
 800c3a4:	d3e4      	bcc.n	800c370 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	4618      	mov	r0, r3
 800c3ac:	f005 fc2c 	bl	8011c08 <USB_ReadInterrupts>
 800c3b0:	4603      	mov	r3, r0
 800c3b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c3b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c3ba:	d13c      	bne.n	800c436 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c3bc:	2301      	movs	r3, #1
 800c3be:	627b      	str	r3, [r7, #36]	@ 0x24
 800c3c0:	e02b      	b.n	800c41a <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800c3c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3c4:	015a      	lsls	r2, r3, #5
 800c3c6:	69fb      	ldr	r3, [r7, #28]
 800c3c8:	4413      	add	r3, r2
 800c3ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c3ce:	681b      	ldr	r3, [r3, #0]
 800c3d0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c3d2:	6879      	ldr	r1, [r7, #4]
 800c3d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3d6:	4613      	mov	r3, r2
 800c3d8:	00db      	lsls	r3, r3, #3
 800c3da:	4413      	add	r3, r2
 800c3dc:	009b      	lsls	r3, r3, #2
 800c3de:	440b      	add	r3, r1
 800c3e0:	3318      	adds	r3, #24
 800c3e2:	781b      	ldrb	r3, [r3, #0]
 800c3e4:	2b01      	cmp	r3, #1
 800c3e6:	d115      	bne.n	800c414 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800c3e8:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	da12      	bge.n	800c414 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800c3ee:	6879      	ldr	r1, [r7, #4]
 800c3f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c3f2:	4613      	mov	r3, r2
 800c3f4:	00db      	lsls	r3, r3, #3
 800c3f6:	4413      	add	r3, r2
 800c3f8:	009b      	lsls	r3, r3, #2
 800c3fa:	440b      	add	r3, r1
 800c3fc:	3317      	adds	r3, #23
 800c3fe:	2201      	movs	r2, #1
 800c400:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800c402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c404:	b2db      	uxtb	r3, r3
 800c406:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800c40a:	b2db      	uxtb	r3, r3
 800c40c:	4619      	mov	r1, r3
 800c40e:	6878      	ldr	r0, [r7, #4]
 800c410:	f000 faca 	bl	800c9a8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c416:	3301      	adds	r3, #1
 800c418:	627b      	str	r3, [r7, #36]	@ 0x24
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	791b      	ldrb	r3, [r3, #4]
 800c41e:	461a      	mov	r2, r3
 800c420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c422:	4293      	cmp	r3, r2
 800c424:	d3cd      	bcc.n	800c3c2 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	695a      	ldr	r2, [r3, #20]
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800c434:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	4618      	mov	r0, r3
 800c43c:	f005 fbe4 	bl	8011c08 <USB_ReadInterrupts>
 800c440:	4603      	mov	r3, r0
 800c442:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c446:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c44a:	d156      	bne.n	800c4fa <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c44c:	2301      	movs	r3, #1
 800c44e:	627b      	str	r3, [r7, #36]	@ 0x24
 800c450:	e045      	b.n	800c4de <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800c452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c454:	015a      	lsls	r2, r3, #5
 800c456:	69fb      	ldr	r3, [r7, #28]
 800c458:	4413      	add	r3, r2
 800c45a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c462:	6879      	ldr	r1, [r7, #4]
 800c464:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c466:	4613      	mov	r3, r2
 800c468:	00db      	lsls	r3, r3, #3
 800c46a:	4413      	add	r3, r2
 800c46c:	009b      	lsls	r3, r3, #2
 800c46e:	440b      	add	r3, r1
 800c470:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800c474:	781b      	ldrb	r3, [r3, #0]
 800c476:	2b01      	cmp	r3, #1
 800c478:	d12e      	bne.n	800c4d8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c47a:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800c47c:	2b00      	cmp	r3, #0
 800c47e:	da2b      	bge.n	800c4d8 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800c480:	69bb      	ldr	r3, [r7, #24]
 800c482:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800c48c:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800c490:	429a      	cmp	r2, r3
 800c492:	d121      	bne.n	800c4d8 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800c494:	6879      	ldr	r1, [r7, #4]
 800c496:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c498:	4613      	mov	r3, r2
 800c49a:	00db      	lsls	r3, r3, #3
 800c49c:	4413      	add	r3, r2
 800c49e:	009b      	lsls	r3, r3, #2
 800c4a0:	440b      	add	r3, r1
 800c4a2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800c4a6:	2201      	movs	r2, #1
 800c4a8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 800c4aa:	6a3b      	ldr	r3, [r7, #32]
 800c4ac:	699b      	ldr	r3, [r3, #24]
 800c4ae:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c4b2:	6a3b      	ldr	r3, [r7, #32]
 800c4b4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800c4b6:	6a3b      	ldr	r3, [r7, #32]
 800c4b8:	695b      	ldr	r3, [r3, #20]
 800c4ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	d10a      	bne.n	800c4d8 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800c4c2:	69fb      	ldr	r3, [r7, #28]
 800c4c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c4c8:	685b      	ldr	r3, [r3, #4]
 800c4ca:	69fa      	ldr	r2, [r7, #28]
 800c4cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800c4d0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c4d4:	6053      	str	r3, [r2, #4]
            break;
 800c4d6:	e008      	b.n	800c4ea <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800c4d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4da:	3301      	adds	r3, #1
 800c4dc:	627b      	str	r3, [r7, #36]	@ 0x24
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	791b      	ldrb	r3, [r3, #4]
 800c4e2:	461a      	mov	r2, r3
 800c4e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c4e6:	4293      	cmp	r3, r2
 800c4e8:	d3b3      	bcc.n	800c452 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	695a      	ldr	r2, [r3, #20]
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800c4f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800c4fa:	687b      	ldr	r3, [r7, #4]
 800c4fc:	681b      	ldr	r3, [r3, #0]
 800c4fe:	4618      	mov	r0, r3
 800c500:	f005 fb82 	bl	8011c08 <USB_ReadInterrupts>
 800c504:	4603      	mov	r3, r0
 800c506:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c50a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c50e:	d10a      	bne.n	800c526 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800c510:	6878      	ldr	r0, [r7, #4]
 800c512:	f00b f8bd 	bl	8017690 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	695a      	ldr	r2, [r3, #20]
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800c524:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800c526:	687b      	ldr	r3, [r7, #4]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	4618      	mov	r0, r3
 800c52c:	f005 fb6c 	bl	8011c08 <USB_ReadInterrupts>
 800c530:	4603      	mov	r3, r0
 800c532:	f003 0304 	and.w	r3, r3, #4
 800c536:	2b04      	cmp	r3, #4
 800c538:	d115      	bne.n	800c566 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	681b      	ldr	r3, [r3, #0]
 800c53e:	685b      	ldr	r3, [r3, #4]
 800c540:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800c542:	69bb      	ldr	r3, [r7, #24]
 800c544:	f003 0304 	and.w	r3, r3, #4
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d002      	beq.n	800c552 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f00b f8ad 	bl	80176ac <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	6859      	ldr	r1, [r3, #4]
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	681b      	ldr	r3, [r3, #0]
 800c55c:	69ba      	ldr	r2, [r7, #24]
 800c55e:	430a      	orrs	r2, r1
 800c560:	605a      	str	r2, [r3, #4]
 800c562:	e000      	b.n	800c566 <HAL_PCD_IRQHandler+0x93c>
      return;
 800c564:	bf00      	nop
    }
  }
}
 800c566:	3734      	adds	r7, #52	@ 0x34
 800c568:	46bd      	mov	sp, r7
 800c56a:	bd90      	pop	{r4, r7, pc}

0800c56c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800c56c:	b580      	push	{r7, lr}
 800c56e:	b082      	sub	sp, #8
 800c570:	af00      	add	r7, sp, #0
 800c572:	6078      	str	r0, [r7, #4]
 800c574:	460b      	mov	r3, r1
 800c576:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c57e:	2b01      	cmp	r3, #1
 800c580:	d101      	bne.n	800c586 <HAL_PCD_SetAddress+0x1a>
 800c582:	2302      	movs	r3, #2
 800c584:	e012      	b.n	800c5ac <HAL_PCD_SetAddress+0x40>
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2201      	movs	r2, #1
 800c58a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	78fa      	ldrb	r2, [r7, #3]
 800c592:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	681b      	ldr	r3, [r3, #0]
 800c598:	78fa      	ldrb	r2, [r7, #3]
 800c59a:	4611      	mov	r1, r2
 800c59c:	4618      	mov	r0, r3
 800c59e:	f005 facb 	bl	8011b38 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	2200      	movs	r2, #0
 800c5a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c5aa:	2300      	movs	r3, #0
}
 800c5ac:	4618      	mov	r0, r3
 800c5ae:	3708      	adds	r7, #8
 800c5b0:	46bd      	mov	sp, r7
 800c5b2:	bd80      	pop	{r7, pc}

0800c5b4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800c5b4:	b580      	push	{r7, lr}
 800c5b6:	b084      	sub	sp, #16
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
 800c5bc:	4608      	mov	r0, r1
 800c5be:	4611      	mov	r1, r2
 800c5c0:	461a      	mov	r2, r3
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	70fb      	strb	r3, [r7, #3]
 800c5c6:	460b      	mov	r3, r1
 800c5c8:	803b      	strh	r3, [r7, #0]
 800c5ca:	4613      	mov	r3, r2
 800c5cc:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800c5ce:	2300      	movs	r3, #0
 800c5d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c5d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	da0f      	bge.n	800c5fa <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c5da:	78fb      	ldrb	r3, [r7, #3]
 800c5dc:	f003 020f 	and.w	r2, r3, #15
 800c5e0:	4613      	mov	r3, r2
 800c5e2:	00db      	lsls	r3, r3, #3
 800c5e4:	4413      	add	r3, r2
 800c5e6:	009b      	lsls	r3, r3, #2
 800c5e8:	3310      	adds	r3, #16
 800c5ea:	687a      	ldr	r2, [r7, #4]
 800c5ec:	4413      	add	r3, r2
 800c5ee:	3304      	adds	r3, #4
 800c5f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	2201      	movs	r2, #1
 800c5f6:	705a      	strb	r2, [r3, #1]
 800c5f8:	e00f      	b.n	800c61a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c5fa:	78fb      	ldrb	r3, [r7, #3]
 800c5fc:	f003 020f 	and.w	r2, r3, #15
 800c600:	4613      	mov	r3, r2
 800c602:	00db      	lsls	r3, r3, #3
 800c604:	4413      	add	r3, r2
 800c606:	009b      	lsls	r3, r3, #2
 800c608:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c60c:	687a      	ldr	r2, [r7, #4]
 800c60e:	4413      	add	r3, r2
 800c610:	3304      	adds	r3, #4
 800c612:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	2200      	movs	r2, #0
 800c618:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800c61a:	78fb      	ldrb	r3, [r7, #3]
 800c61c:	f003 030f 	and.w	r3, r3, #15
 800c620:	b2da      	uxtb	r2, r3
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 800c626:	883b      	ldrh	r3, [r7, #0]
 800c628:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c62c:	68fb      	ldr	r3, [r7, #12]
 800c62e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 800c630:	68fb      	ldr	r3, [r7, #12]
 800c632:	78ba      	ldrb	r2, [r7, #2]
 800c634:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	785b      	ldrb	r3, [r3, #1]
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d004      	beq.n	800c648 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	781b      	ldrb	r3, [r3, #0]
 800c642:	461a      	mov	r2, r3
 800c644:	68fb      	ldr	r3, [r7, #12]
 800c646:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800c648:	78bb      	ldrb	r3, [r7, #2]
 800c64a:	2b02      	cmp	r3, #2
 800c64c:	d102      	bne.n	800c654 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800c64e:	68fb      	ldr	r3, [r7, #12]
 800c650:	2200      	movs	r2, #0
 800c652:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c65a:	2b01      	cmp	r3, #1
 800c65c:	d101      	bne.n	800c662 <HAL_PCD_EP_Open+0xae>
 800c65e:	2302      	movs	r3, #2
 800c660:	e00e      	b.n	800c680 <HAL_PCD_EP_Open+0xcc>
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	2201      	movs	r2, #1
 800c666:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	681b      	ldr	r3, [r3, #0]
 800c66e:	68f9      	ldr	r1, [r7, #12]
 800c670:	4618      	mov	r0, r3
 800c672:	f004 fc4b 	bl	8010f0c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2200      	movs	r2, #0
 800c67a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800c67e:	7afb      	ldrb	r3, [r7, #11]
}
 800c680:	4618      	mov	r0, r3
 800c682:	3710      	adds	r7, #16
 800c684:	46bd      	mov	sp, r7
 800c686:	bd80      	pop	{r7, pc}

0800c688 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c688:	b580      	push	{r7, lr}
 800c68a:	b084      	sub	sp, #16
 800c68c:	af00      	add	r7, sp, #0
 800c68e:	6078      	str	r0, [r7, #4]
 800c690:	460b      	mov	r3, r1
 800c692:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800c694:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	da0f      	bge.n	800c6bc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c69c:	78fb      	ldrb	r3, [r7, #3]
 800c69e:	f003 020f 	and.w	r2, r3, #15
 800c6a2:	4613      	mov	r3, r2
 800c6a4:	00db      	lsls	r3, r3, #3
 800c6a6:	4413      	add	r3, r2
 800c6a8:	009b      	lsls	r3, r3, #2
 800c6aa:	3310      	adds	r3, #16
 800c6ac:	687a      	ldr	r2, [r7, #4]
 800c6ae:	4413      	add	r3, r2
 800c6b0:	3304      	adds	r3, #4
 800c6b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c6b4:	68fb      	ldr	r3, [r7, #12]
 800c6b6:	2201      	movs	r2, #1
 800c6b8:	705a      	strb	r2, [r3, #1]
 800c6ba:	e00f      	b.n	800c6dc <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c6bc:	78fb      	ldrb	r3, [r7, #3]
 800c6be:	f003 020f 	and.w	r2, r3, #15
 800c6c2:	4613      	mov	r3, r2
 800c6c4:	00db      	lsls	r3, r3, #3
 800c6c6:	4413      	add	r3, r2
 800c6c8:	009b      	lsls	r3, r3, #2
 800c6ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c6ce:	687a      	ldr	r2, [r7, #4]
 800c6d0:	4413      	add	r3, r2
 800c6d2:	3304      	adds	r3, #4
 800c6d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c6d6:	68fb      	ldr	r3, [r7, #12]
 800c6d8:	2200      	movs	r2, #0
 800c6da:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800c6dc:	78fb      	ldrb	r3, [r7, #3]
 800c6de:	f003 030f 	and.w	r3, r3, #15
 800c6e2:	b2da      	uxtb	r2, r3
 800c6e4:	68fb      	ldr	r3, [r7, #12]
 800c6e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c6ee:	2b01      	cmp	r3, #1
 800c6f0:	d101      	bne.n	800c6f6 <HAL_PCD_EP_Close+0x6e>
 800c6f2:	2302      	movs	r3, #2
 800c6f4:	e00e      	b.n	800c714 <HAL_PCD_EP_Close+0x8c>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	2201      	movs	r2, #1
 800c6fa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	68f9      	ldr	r1, [r7, #12]
 800c704:	4618      	mov	r0, r3
 800c706:	f004 fc89 	bl	801101c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2200      	movs	r2, #0
 800c70e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 800c712:	2300      	movs	r3, #0
}
 800c714:	4618      	mov	r0, r3
 800c716:	3710      	adds	r7, #16
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}

0800c71c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b086      	sub	sp, #24
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	607a      	str	r2, [r7, #4]
 800c726:	603b      	str	r3, [r7, #0]
 800c728:	460b      	mov	r3, r1
 800c72a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c72c:	7afb      	ldrb	r3, [r7, #11]
 800c72e:	f003 020f 	and.w	r2, r3, #15
 800c732:	4613      	mov	r3, r2
 800c734:	00db      	lsls	r3, r3, #3
 800c736:	4413      	add	r3, r2
 800c738:	009b      	lsls	r3, r3, #2
 800c73a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c73e:	68fa      	ldr	r2, [r7, #12]
 800c740:	4413      	add	r3, r2
 800c742:	3304      	adds	r3, #4
 800c744:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c746:	697b      	ldr	r3, [r7, #20]
 800c748:	687a      	ldr	r2, [r7, #4]
 800c74a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c74c:	697b      	ldr	r3, [r7, #20]
 800c74e:	683a      	ldr	r2, [r7, #0]
 800c750:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c752:	697b      	ldr	r3, [r7, #20]
 800c754:	2200      	movs	r2, #0
 800c756:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800c758:	697b      	ldr	r3, [r7, #20]
 800c75a:	2200      	movs	r2, #0
 800c75c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c75e:	7afb      	ldrb	r3, [r7, #11]
 800c760:	f003 030f 	and.w	r3, r3, #15
 800c764:	b2da      	uxtb	r2, r3
 800c766:	697b      	ldr	r3, [r7, #20]
 800c768:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	799b      	ldrb	r3, [r3, #6]
 800c76e:	2b01      	cmp	r3, #1
 800c770:	d102      	bne.n	800c778 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c772:	687a      	ldr	r2, [r7, #4]
 800c774:	697b      	ldr	r3, [r7, #20]
 800c776:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	6818      	ldr	r0, [r3, #0]
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	799b      	ldrb	r3, [r3, #6]
 800c780:	461a      	mov	r2, r3
 800c782:	6979      	ldr	r1, [r7, #20]
 800c784:	f004 fd26 	bl	80111d4 <USB_EPStartXfer>

  return HAL_OK;
 800c788:	2300      	movs	r3, #0
}
 800c78a:	4618      	mov	r0, r3
 800c78c:	3718      	adds	r7, #24
 800c78e:	46bd      	mov	sp, r7
 800c790:	bd80      	pop	{r7, pc}

0800c792 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800c792:	b480      	push	{r7}
 800c794:	b083      	sub	sp, #12
 800c796:	af00      	add	r7, sp, #0
 800c798:	6078      	str	r0, [r7, #4]
 800c79a:	460b      	mov	r3, r1
 800c79c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800c79e:	78fb      	ldrb	r3, [r7, #3]
 800c7a0:	f003 020f 	and.w	r2, r3, #15
 800c7a4:	6879      	ldr	r1, [r7, #4]
 800c7a6:	4613      	mov	r3, r2
 800c7a8:	00db      	lsls	r3, r3, #3
 800c7aa:	4413      	add	r3, r2
 800c7ac:	009b      	lsls	r3, r3, #2
 800c7ae:	440b      	add	r3, r1
 800c7b0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800c7b4:	681b      	ldr	r3, [r3, #0]
}
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	370c      	adds	r7, #12
 800c7ba:	46bd      	mov	sp, r7
 800c7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c0:	4770      	bx	lr

0800c7c2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800c7c2:	b580      	push	{r7, lr}
 800c7c4:	b086      	sub	sp, #24
 800c7c6:	af00      	add	r7, sp, #0
 800c7c8:	60f8      	str	r0, [r7, #12]
 800c7ca:	607a      	str	r2, [r7, #4]
 800c7cc:	603b      	str	r3, [r7, #0]
 800c7ce:	460b      	mov	r3, r1
 800c7d0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c7d2:	7afb      	ldrb	r3, [r7, #11]
 800c7d4:	f003 020f 	and.w	r2, r3, #15
 800c7d8:	4613      	mov	r3, r2
 800c7da:	00db      	lsls	r3, r3, #3
 800c7dc:	4413      	add	r3, r2
 800c7de:	009b      	lsls	r3, r3, #2
 800c7e0:	3310      	adds	r3, #16
 800c7e2:	68fa      	ldr	r2, [r7, #12]
 800c7e4:	4413      	add	r3, r2
 800c7e6:	3304      	adds	r3, #4
 800c7e8:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800c7ea:	697b      	ldr	r3, [r7, #20]
 800c7ec:	687a      	ldr	r2, [r7, #4]
 800c7ee:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800c7f0:	697b      	ldr	r3, [r7, #20]
 800c7f2:	683a      	ldr	r2, [r7, #0]
 800c7f4:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800c7f6:	697b      	ldr	r3, [r7, #20]
 800c7f8:	2200      	movs	r2, #0
 800c7fa:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800c7fc:	697b      	ldr	r3, [r7, #20]
 800c7fe:	2201      	movs	r2, #1
 800c800:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c802:	7afb      	ldrb	r3, [r7, #11]
 800c804:	f003 030f 	and.w	r3, r3, #15
 800c808:	b2da      	uxtb	r2, r3
 800c80a:	697b      	ldr	r3, [r7, #20]
 800c80c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	799b      	ldrb	r3, [r3, #6]
 800c812:	2b01      	cmp	r3, #1
 800c814:	d102      	bne.n	800c81c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800c816:	687a      	ldr	r2, [r7, #4]
 800c818:	697b      	ldr	r3, [r7, #20]
 800c81a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	6818      	ldr	r0, [r3, #0]
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	799b      	ldrb	r3, [r3, #6]
 800c824:	461a      	mov	r2, r3
 800c826:	6979      	ldr	r1, [r7, #20]
 800c828:	f004 fcd4 	bl	80111d4 <USB_EPStartXfer>

  return HAL_OK;
 800c82c:	2300      	movs	r3, #0
}
 800c82e:	4618      	mov	r0, r3
 800c830:	3718      	adds	r7, #24
 800c832:	46bd      	mov	sp, r7
 800c834:	bd80      	pop	{r7, pc}

0800c836 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c836:	b580      	push	{r7, lr}
 800c838:	b084      	sub	sp, #16
 800c83a:	af00      	add	r7, sp, #0
 800c83c:	6078      	str	r0, [r7, #4]
 800c83e:	460b      	mov	r3, r1
 800c840:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800c842:	78fb      	ldrb	r3, [r7, #3]
 800c844:	f003 030f 	and.w	r3, r3, #15
 800c848:	687a      	ldr	r2, [r7, #4]
 800c84a:	7912      	ldrb	r2, [r2, #4]
 800c84c:	4293      	cmp	r3, r2
 800c84e:	d901      	bls.n	800c854 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800c850:	2301      	movs	r3, #1
 800c852:	e04f      	b.n	800c8f4 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c854:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	da0f      	bge.n	800c87c <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c85c:	78fb      	ldrb	r3, [r7, #3]
 800c85e:	f003 020f 	and.w	r2, r3, #15
 800c862:	4613      	mov	r3, r2
 800c864:	00db      	lsls	r3, r3, #3
 800c866:	4413      	add	r3, r2
 800c868:	009b      	lsls	r3, r3, #2
 800c86a:	3310      	adds	r3, #16
 800c86c:	687a      	ldr	r2, [r7, #4]
 800c86e:	4413      	add	r3, r2
 800c870:	3304      	adds	r3, #4
 800c872:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	2201      	movs	r2, #1
 800c878:	705a      	strb	r2, [r3, #1]
 800c87a:	e00d      	b.n	800c898 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800c87c:	78fa      	ldrb	r2, [r7, #3]
 800c87e:	4613      	mov	r3, r2
 800c880:	00db      	lsls	r3, r3, #3
 800c882:	4413      	add	r3, r2
 800c884:	009b      	lsls	r3, r3, #2
 800c886:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c88a:	687a      	ldr	r2, [r7, #4]
 800c88c:	4413      	add	r3, r2
 800c88e:	3304      	adds	r3, #4
 800c890:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	2200      	movs	r2, #0
 800c896:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	2201      	movs	r2, #1
 800c89c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c89e:	78fb      	ldrb	r3, [r7, #3]
 800c8a0:	f003 030f 	and.w	r3, r3, #15
 800c8a4:	b2da      	uxtb	r2, r3
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c8b0:	2b01      	cmp	r3, #1
 800c8b2:	d101      	bne.n	800c8b8 <HAL_PCD_EP_SetStall+0x82>
 800c8b4:	2302      	movs	r3, #2
 800c8b6:	e01d      	b.n	800c8f4 <HAL_PCD_EP_SetStall+0xbe>
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	2201      	movs	r2, #1
 800c8bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	68f9      	ldr	r1, [r7, #12]
 800c8c6:	4618      	mov	r0, r3
 800c8c8:	f005 f862 	bl	8011990 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800c8cc:	78fb      	ldrb	r3, [r7, #3]
 800c8ce:	f003 030f 	and.w	r3, r3, #15
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d109      	bne.n	800c8ea <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	6818      	ldr	r0, [r3, #0]
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	7999      	ldrb	r1, [r3, #6]
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800c8e4:	461a      	mov	r2, r3
 800c8e6:	f005 fa53 	bl	8011d90 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	2200      	movs	r2, #0
 800c8ee:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c8f2:	2300      	movs	r3, #0
}
 800c8f4:	4618      	mov	r0, r3
 800c8f6:	3710      	adds	r7, #16
 800c8f8:	46bd      	mov	sp, r7
 800c8fa:	bd80      	pop	{r7, pc}

0800c8fc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c8fc:	b580      	push	{r7, lr}
 800c8fe:	b084      	sub	sp, #16
 800c900:	af00      	add	r7, sp, #0
 800c902:	6078      	str	r0, [r7, #4]
 800c904:	460b      	mov	r3, r1
 800c906:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800c908:	78fb      	ldrb	r3, [r7, #3]
 800c90a:	f003 030f 	and.w	r3, r3, #15
 800c90e:	687a      	ldr	r2, [r7, #4]
 800c910:	7912      	ldrb	r2, [r2, #4]
 800c912:	4293      	cmp	r3, r2
 800c914:	d901      	bls.n	800c91a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 800c916:	2301      	movs	r3, #1
 800c918:	e042      	b.n	800c9a0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800c91a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c91e:	2b00      	cmp	r3, #0
 800c920:	da0f      	bge.n	800c942 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c922:	78fb      	ldrb	r3, [r7, #3]
 800c924:	f003 020f 	and.w	r2, r3, #15
 800c928:	4613      	mov	r3, r2
 800c92a:	00db      	lsls	r3, r3, #3
 800c92c:	4413      	add	r3, r2
 800c92e:	009b      	lsls	r3, r3, #2
 800c930:	3310      	adds	r3, #16
 800c932:	687a      	ldr	r2, [r7, #4]
 800c934:	4413      	add	r3, r2
 800c936:	3304      	adds	r3, #4
 800c938:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	2201      	movs	r2, #1
 800c93e:	705a      	strb	r2, [r3, #1]
 800c940:	e00f      	b.n	800c962 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c942:	78fb      	ldrb	r3, [r7, #3]
 800c944:	f003 020f 	and.w	r2, r3, #15
 800c948:	4613      	mov	r3, r2
 800c94a:	00db      	lsls	r3, r3, #3
 800c94c:	4413      	add	r3, r2
 800c94e:	009b      	lsls	r3, r3, #2
 800c950:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c954:	687a      	ldr	r2, [r7, #4]
 800c956:	4413      	add	r3, r2
 800c958:	3304      	adds	r3, #4
 800c95a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800c95c:	68fb      	ldr	r3, [r7, #12]
 800c95e:	2200      	movs	r2, #0
 800c960:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	2200      	movs	r2, #0
 800c966:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800c968:	78fb      	ldrb	r3, [r7, #3]
 800c96a:	f003 030f 	and.w	r3, r3, #15
 800c96e:	b2da      	uxtb	r2, r3
 800c970:	68fb      	ldr	r3, [r7, #12]
 800c972:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800c97a:	2b01      	cmp	r3, #1
 800c97c:	d101      	bne.n	800c982 <HAL_PCD_EP_ClrStall+0x86>
 800c97e:	2302      	movs	r3, #2
 800c980:	e00e      	b.n	800c9a0 <HAL_PCD_EP_ClrStall+0xa4>
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	2201      	movs	r2, #1
 800c986:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	68f9      	ldr	r1, [r7, #12]
 800c990:	4618      	mov	r0, r3
 800c992:	f005 f86b 	bl	8011a6c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	2200      	movs	r2, #0
 800c99a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800c99e:	2300      	movs	r3, #0
}
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	3710      	adds	r7, #16
 800c9a4:	46bd      	mov	sp, r7
 800c9a6:	bd80      	pop	{r7, pc}

0800c9a8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800c9a8:	b580      	push	{r7, lr}
 800c9aa:	b084      	sub	sp, #16
 800c9ac:	af00      	add	r7, sp, #0
 800c9ae:	6078      	str	r0, [r7, #4]
 800c9b0:	460b      	mov	r3, r1
 800c9b2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800c9b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c9b8:	2b00      	cmp	r3, #0
 800c9ba:	da0c      	bge.n	800c9d6 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800c9bc:	78fb      	ldrb	r3, [r7, #3]
 800c9be:	f003 020f 	and.w	r2, r3, #15
 800c9c2:	4613      	mov	r3, r2
 800c9c4:	00db      	lsls	r3, r3, #3
 800c9c6:	4413      	add	r3, r2
 800c9c8:	009b      	lsls	r3, r3, #2
 800c9ca:	3310      	adds	r3, #16
 800c9cc:	687a      	ldr	r2, [r7, #4]
 800c9ce:	4413      	add	r3, r2
 800c9d0:	3304      	adds	r3, #4
 800c9d2:	60fb      	str	r3, [r7, #12]
 800c9d4:	e00c      	b.n	800c9f0 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800c9d6:	78fb      	ldrb	r3, [r7, #3]
 800c9d8:	f003 020f 	and.w	r2, r3, #15
 800c9dc:	4613      	mov	r3, r2
 800c9de:	00db      	lsls	r3, r3, #3
 800c9e0:	4413      	add	r3, r2
 800c9e2:	009b      	lsls	r3, r3, #2
 800c9e4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800c9e8:	687a      	ldr	r2, [r7, #4]
 800c9ea:	4413      	add	r3, r2
 800c9ec:	3304      	adds	r3, #4
 800c9ee:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	68f9      	ldr	r1, [r7, #12]
 800c9f6:	4618      	mov	r0, r3
 800c9f8:	f004 fe8a 	bl	8011710 <USB_EPStopXfer>
 800c9fc:	4603      	mov	r3, r0
 800c9fe:	72fb      	strb	r3, [r7, #11]

  return ret;
 800ca00:	7afb      	ldrb	r3, [r7, #11]
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3710      	adds	r7, #16
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}

0800ca0a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ca0a:	b580      	push	{r7, lr}
 800ca0c:	b08a      	sub	sp, #40	@ 0x28
 800ca0e:	af02      	add	r7, sp, #8
 800ca10:	6078      	str	r0, [r7, #4]
 800ca12:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca1a:	697b      	ldr	r3, [r7, #20]
 800ca1c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800ca1e:	683a      	ldr	r2, [r7, #0]
 800ca20:	4613      	mov	r3, r2
 800ca22:	00db      	lsls	r3, r3, #3
 800ca24:	4413      	add	r3, r2
 800ca26:	009b      	lsls	r3, r3, #2
 800ca28:	3310      	adds	r3, #16
 800ca2a:	687a      	ldr	r2, [r7, #4]
 800ca2c:	4413      	add	r3, r2
 800ca2e:	3304      	adds	r3, #4
 800ca30:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800ca32:	68fb      	ldr	r3, [r7, #12]
 800ca34:	695a      	ldr	r2, [r3, #20]
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	691b      	ldr	r3, [r3, #16]
 800ca3a:	429a      	cmp	r2, r3
 800ca3c:	d901      	bls.n	800ca42 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800ca3e:	2301      	movs	r3, #1
 800ca40:	e06b      	b.n	800cb1a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	691a      	ldr	r2, [r3, #16]
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	695b      	ldr	r3, [r3, #20]
 800ca4a:	1ad3      	subs	r3, r2, r3
 800ca4c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	689b      	ldr	r3, [r3, #8]
 800ca52:	69fa      	ldr	r2, [r7, #28]
 800ca54:	429a      	cmp	r2, r3
 800ca56:	d902      	bls.n	800ca5e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 800ca58:	68fb      	ldr	r3, [r7, #12]
 800ca5a:	689b      	ldr	r3, [r3, #8]
 800ca5c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800ca5e:	69fb      	ldr	r3, [r7, #28]
 800ca60:	3303      	adds	r3, #3
 800ca62:	089b      	lsrs	r3, r3, #2
 800ca64:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800ca66:	e02a      	b.n	800cabe <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 800ca68:	68fb      	ldr	r3, [r7, #12]
 800ca6a:	691a      	ldr	r2, [r3, #16]
 800ca6c:	68fb      	ldr	r3, [r7, #12]
 800ca6e:	695b      	ldr	r3, [r3, #20]
 800ca70:	1ad3      	subs	r3, r2, r3
 800ca72:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800ca74:	68fb      	ldr	r3, [r7, #12]
 800ca76:	689b      	ldr	r3, [r3, #8]
 800ca78:	69fa      	ldr	r2, [r7, #28]
 800ca7a:	429a      	cmp	r2, r3
 800ca7c:	d902      	bls.n	800ca84 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800ca7e:	68fb      	ldr	r3, [r7, #12]
 800ca80:	689b      	ldr	r3, [r3, #8]
 800ca82:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800ca84:	69fb      	ldr	r3, [r7, #28]
 800ca86:	3303      	adds	r3, #3
 800ca88:	089b      	lsrs	r3, r3, #2
 800ca8a:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	68d9      	ldr	r1, [r3, #12]
 800ca90:	683b      	ldr	r3, [r7, #0]
 800ca92:	b2da      	uxtb	r2, r3
 800ca94:	69fb      	ldr	r3, [r7, #28]
 800ca96:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800ca9c:	9300      	str	r3, [sp, #0]
 800ca9e:	4603      	mov	r3, r0
 800caa0:	6978      	ldr	r0, [r7, #20]
 800caa2:	f004 fedf 	bl	8011864 <USB_WritePacket>

    ep->xfer_buff  += len;
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	68da      	ldr	r2, [r3, #12]
 800caaa:	69fb      	ldr	r3, [r7, #28]
 800caac:	441a      	add	r2, r3
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	695a      	ldr	r2, [r3, #20]
 800cab6:	69fb      	ldr	r3, [r7, #28]
 800cab8:	441a      	add	r2, r3
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cabe:	683b      	ldr	r3, [r7, #0]
 800cac0:	015a      	lsls	r2, r3, #5
 800cac2:	693b      	ldr	r3, [r7, #16]
 800cac4:	4413      	add	r3, r2
 800cac6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800caca:	699b      	ldr	r3, [r3, #24]
 800cacc:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cace:	69ba      	ldr	r2, [r7, #24]
 800cad0:	429a      	cmp	r2, r3
 800cad2:	d809      	bhi.n	800cae8 <PCD_WriteEmptyTxFifo+0xde>
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	695a      	ldr	r2, [r3, #20]
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800cadc:	429a      	cmp	r2, r3
 800cade:	d203      	bcs.n	800cae8 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	691b      	ldr	r3, [r3, #16]
 800cae4:	2b00      	cmp	r3, #0
 800cae6:	d1bf      	bne.n	800ca68 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	691a      	ldr	r2, [r3, #16]
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	695b      	ldr	r3, [r3, #20]
 800caf0:	429a      	cmp	r2, r3
 800caf2:	d811      	bhi.n	800cb18 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	f003 030f 	and.w	r3, r3, #15
 800cafa:	2201      	movs	r2, #1
 800cafc:	fa02 f303 	lsl.w	r3, r2, r3
 800cb00:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800cb02:	693b      	ldr	r3, [r7, #16]
 800cb04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cb08:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800cb0a:	68bb      	ldr	r3, [r7, #8]
 800cb0c:	43db      	mvns	r3, r3
 800cb0e:	6939      	ldr	r1, [r7, #16]
 800cb10:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cb14:	4013      	ands	r3, r2
 800cb16:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 800cb18:	2300      	movs	r3, #0
}
 800cb1a:	4618      	mov	r0, r3
 800cb1c:	3720      	adds	r7, #32
 800cb1e:	46bd      	mov	sp, r7
 800cb20:	bd80      	pop	{r7, pc}
	...

0800cb24 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800cb24:	b580      	push	{r7, lr}
 800cb26:	b088      	sub	sp, #32
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	6078      	str	r0, [r7, #4]
 800cb2c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb34:	69fb      	ldr	r3, [r7, #28]
 800cb36:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cb38:	69fb      	ldr	r3, [r7, #28]
 800cb3a:	333c      	adds	r3, #60	@ 0x3c
 800cb3c:	3304      	adds	r3, #4
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cb42:	683b      	ldr	r3, [r7, #0]
 800cb44:	015a      	lsls	r2, r3, #5
 800cb46:	69bb      	ldr	r3, [r7, #24]
 800cb48:	4413      	add	r3, r2
 800cb4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb4e:	689b      	ldr	r3, [r3, #8]
 800cb50:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	799b      	ldrb	r3, [r3, #6]
 800cb56:	2b01      	cmp	r3, #1
 800cb58:	d17b      	bne.n	800cc52 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800cb5a:	693b      	ldr	r3, [r7, #16]
 800cb5c:	f003 0308 	and.w	r3, r3, #8
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d015      	beq.n	800cb90 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cb64:	697b      	ldr	r3, [r7, #20]
 800cb66:	4a61      	ldr	r2, [pc, #388]	@ (800ccec <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cb68:	4293      	cmp	r3, r2
 800cb6a:	f240 80b9 	bls.w	800cce0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cb6e:	693b      	ldr	r3, [r7, #16]
 800cb70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	f000 80b3 	beq.w	800cce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cb7a:	683b      	ldr	r3, [r7, #0]
 800cb7c:	015a      	lsls	r2, r3, #5
 800cb7e:	69bb      	ldr	r3, [r7, #24]
 800cb80:	4413      	add	r3, r2
 800cb82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cb86:	461a      	mov	r2, r3
 800cb88:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cb8c:	6093      	str	r3, [r2, #8]
 800cb8e:	e0a7      	b.n	800cce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800cb90:	693b      	ldr	r3, [r7, #16]
 800cb92:	f003 0320 	and.w	r3, r3, #32
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d009      	beq.n	800cbae <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cb9a:	683b      	ldr	r3, [r7, #0]
 800cb9c:	015a      	lsls	r2, r3, #5
 800cb9e:	69bb      	ldr	r3, [r7, #24]
 800cba0:	4413      	add	r3, r2
 800cba2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cba6:	461a      	mov	r2, r3
 800cba8:	2320      	movs	r3, #32
 800cbaa:	6093      	str	r3, [r2, #8]
 800cbac:	e098      	b.n	800cce0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800cbae:	693b      	ldr	r3, [r7, #16]
 800cbb0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800cbb4:	2b00      	cmp	r3, #0
 800cbb6:	f040 8093 	bne.w	800cce0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cbba:	697b      	ldr	r3, [r7, #20]
 800cbbc:	4a4b      	ldr	r2, [pc, #300]	@ (800ccec <PCD_EP_OutXfrComplete_int+0x1c8>)
 800cbbe:	4293      	cmp	r3, r2
 800cbc0:	d90f      	bls.n	800cbe2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cbc2:	693b      	ldr	r3, [r7, #16]
 800cbc4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cbc8:	2b00      	cmp	r3, #0
 800cbca:	d00a      	beq.n	800cbe2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	015a      	lsls	r2, r3, #5
 800cbd0:	69bb      	ldr	r3, [r7, #24]
 800cbd2:	4413      	add	r3, r2
 800cbd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cbd8:	461a      	mov	r2, r3
 800cbda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cbde:	6093      	str	r3, [r2, #8]
 800cbe0:	e07e      	b.n	800cce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800cbe2:	683a      	ldr	r2, [r7, #0]
 800cbe4:	4613      	mov	r3, r2
 800cbe6:	00db      	lsls	r3, r3, #3
 800cbe8:	4413      	add	r3, r2
 800cbea:	009b      	lsls	r3, r3, #2
 800cbec:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800cbf0:	687a      	ldr	r2, [r7, #4]
 800cbf2:	4413      	add	r3, r2
 800cbf4:	3304      	adds	r3, #4
 800cbf6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 800cbf8:	68fb      	ldr	r3, [r7, #12]
 800cbfa:	6a1a      	ldr	r2, [r3, #32]
 800cbfc:	683b      	ldr	r3, [r7, #0]
 800cbfe:	0159      	lsls	r1, r3, #5
 800cc00:	69bb      	ldr	r3, [r7, #24]
 800cc02:	440b      	add	r3, r1
 800cc04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc08:	691b      	ldr	r3, [r3, #16]
 800cc0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800cc0e:	1ad2      	subs	r2, r2, r3
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d114      	bne.n	800cc44 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	691b      	ldr	r3, [r3, #16]
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	d109      	bne.n	800cc36 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	6818      	ldr	r0, [r3, #0]
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	2101      	movs	r1, #1
 800cc30:	f005 f8ae 	bl	8011d90 <USB_EP0_OutStart>
 800cc34:	e006      	b.n	800cc44 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	68da      	ldr	r2, [r3, #12]
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	695b      	ldr	r3, [r3, #20]
 800cc3e:	441a      	add	r2, r3
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cc44:	683b      	ldr	r3, [r7, #0]
 800cc46:	b2db      	uxtb	r3, r3
 800cc48:	4619      	mov	r1, r3
 800cc4a:	6878      	ldr	r0, [r7, #4]
 800cc4c:	f00a fc5c 	bl	8017508 <HAL_PCD_DataOutStageCallback>
 800cc50:	e046      	b.n	800cce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800cc52:	697b      	ldr	r3, [r7, #20]
 800cc54:	4a26      	ldr	r2, [pc, #152]	@ (800ccf0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800cc56:	4293      	cmp	r3, r2
 800cc58:	d124      	bne.n	800cca4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800cc5a:	693b      	ldr	r3, [r7, #16]
 800cc5c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800cc60:	2b00      	cmp	r3, #0
 800cc62:	d00a      	beq.n	800cc7a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cc64:	683b      	ldr	r3, [r7, #0]
 800cc66:	015a      	lsls	r2, r3, #5
 800cc68:	69bb      	ldr	r3, [r7, #24]
 800cc6a:	4413      	add	r3, r2
 800cc6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc70:	461a      	mov	r2, r3
 800cc72:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cc76:	6093      	str	r3, [r2, #8]
 800cc78:	e032      	b.n	800cce0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	f003 0320 	and.w	r3, r3, #32
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	d008      	beq.n	800cc96 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800cc84:	683b      	ldr	r3, [r7, #0]
 800cc86:	015a      	lsls	r2, r3, #5
 800cc88:	69bb      	ldr	r3, [r7, #24]
 800cc8a:	4413      	add	r3, r2
 800cc8c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc90:	461a      	mov	r2, r3
 800cc92:	2320      	movs	r3, #32
 800cc94:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800cc96:	683b      	ldr	r3, [r7, #0]
 800cc98:	b2db      	uxtb	r3, r3
 800cc9a:	4619      	mov	r1, r3
 800cc9c:	6878      	ldr	r0, [r7, #4]
 800cc9e:	f00a fc33 	bl	8017508 <HAL_PCD_DataOutStageCallback>
 800cca2:	e01d      	b.n	800cce0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	2b00      	cmp	r3, #0
 800cca8:	d114      	bne.n	800ccd4 <PCD_EP_OutXfrComplete_int+0x1b0>
 800ccaa:	6879      	ldr	r1, [r7, #4]
 800ccac:	683a      	ldr	r2, [r7, #0]
 800ccae:	4613      	mov	r3, r2
 800ccb0:	00db      	lsls	r3, r3, #3
 800ccb2:	4413      	add	r3, r2
 800ccb4:	009b      	lsls	r3, r3, #2
 800ccb6:	440b      	add	r3, r1
 800ccb8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d108      	bne.n	800ccd4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	6818      	ldr	r0, [r3, #0]
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cccc:	461a      	mov	r2, r3
 800ccce:	2100      	movs	r1, #0
 800ccd0:	f005 f85e 	bl	8011d90 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	b2db      	uxtb	r3, r3
 800ccd8:	4619      	mov	r1, r3
 800ccda:	6878      	ldr	r0, [r7, #4]
 800ccdc:	f00a fc14 	bl	8017508 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800cce0:	2300      	movs	r3, #0
}
 800cce2:	4618      	mov	r0, r3
 800cce4:	3720      	adds	r7, #32
 800cce6:	46bd      	mov	sp, r7
 800cce8:	bd80      	pop	{r7, pc}
 800ccea:	bf00      	nop
 800ccec:	4f54300a 	.word	0x4f54300a
 800ccf0:	4f54310a 	.word	0x4f54310a

0800ccf4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800ccf4:	b580      	push	{r7, lr}
 800ccf6:	b086      	sub	sp, #24
 800ccf8:	af00      	add	r7, sp, #0
 800ccfa:	6078      	str	r0, [r7, #4]
 800ccfc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd04:	697b      	ldr	r3, [r7, #20]
 800cd06:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	333c      	adds	r3, #60	@ 0x3c
 800cd0c:	3304      	adds	r3, #4
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800cd12:	683b      	ldr	r3, [r7, #0]
 800cd14:	015a      	lsls	r2, r3, #5
 800cd16:	693b      	ldr	r3, [r7, #16]
 800cd18:	4413      	add	r3, r2
 800cd1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd1e:	689b      	ldr	r3, [r3, #8]
 800cd20:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	4a15      	ldr	r2, [pc, #84]	@ (800cd7c <PCD_EP_OutSetupPacket_int+0x88>)
 800cd26:	4293      	cmp	r3, r2
 800cd28:	d90e      	bls.n	800cd48 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800cd2a:	68bb      	ldr	r3, [r7, #8]
 800cd2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d009      	beq.n	800cd48 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800cd34:	683b      	ldr	r3, [r7, #0]
 800cd36:	015a      	lsls	r2, r3, #5
 800cd38:	693b      	ldr	r3, [r7, #16]
 800cd3a:	4413      	add	r3, r2
 800cd3c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd40:	461a      	mov	r2, r3
 800cd42:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cd46:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 800cd48:	6878      	ldr	r0, [r7, #4]
 800cd4a:	f00a fbcb 	bl	80174e4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	4a0a      	ldr	r2, [pc, #40]	@ (800cd7c <PCD_EP_OutSetupPacket_int+0x88>)
 800cd52:	4293      	cmp	r3, r2
 800cd54:	d90c      	bls.n	800cd70 <PCD_EP_OutSetupPacket_int+0x7c>
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	799b      	ldrb	r3, [r3, #6]
 800cd5a:	2b01      	cmp	r3, #1
 800cd5c:	d108      	bne.n	800cd70 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	6818      	ldr	r0, [r3, #0]
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800cd68:	461a      	mov	r2, r3
 800cd6a:	2101      	movs	r1, #1
 800cd6c:	f005 f810 	bl	8011d90 <USB_EP0_OutStart>
  }

  return HAL_OK;
 800cd70:	2300      	movs	r3, #0
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3718      	adds	r7, #24
 800cd76:	46bd      	mov	sp, r7
 800cd78:	bd80      	pop	{r7, pc}
 800cd7a:	bf00      	nop
 800cd7c:	4f54300a 	.word	0x4f54300a

0800cd80 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800cd80:	b480      	push	{r7}
 800cd82:	b085      	sub	sp, #20
 800cd84:	af00      	add	r7, sp, #0
 800cd86:	6078      	str	r0, [r7, #4]
 800cd88:	460b      	mov	r3, r1
 800cd8a:	70fb      	strb	r3, [r7, #3]
 800cd8c:	4613      	mov	r3, r2
 800cd8e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	681b      	ldr	r3, [r3, #0]
 800cd94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cd96:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 800cd98:	78fb      	ldrb	r3, [r7, #3]
 800cd9a:	2b00      	cmp	r3, #0
 800cd9c:	d107      	bne.n	800cdae <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800cd9e:	883b      	ldrh	r3, [r7, #0]
 800cda0:	0419      	lsls	r1, r3, #16
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	68ba      	ldr	r2, [r7, #8]
 800cda8:	430a      	orrs	r2, r1
 800cdaa:	629a      	str	r2, [r3, #40]	@ 0x28
 800cdac:	e028      	b.n	800ce00 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	681b      	ldr	r3, [r3, #0]
 800cdb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800cdb4:	0c1b      	lsrs	r3, r3, #16
 800cdb6:	68ba      	ldr	r2, [r7, #8]
 800cdb8:	4413      	add	r3, r2
 800cdba:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cdbc:	2300      	movs	r3, #0
 800cdbe:	73fb      	strb	r3, [r7, #15]
 800cdc0:	e00d      	b.n	800cdde <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	681a      	ldr	r2, [r3, #0]
 800cdc6:	7bfb      	ldrb	r3, [r7, #15]
 800cdc8:	3340      	adds	r3, #64	@ 0x40
 800cdca:	009b      	lsls	r3, r3, #2
 800cdcc:	4413      	add	r3, r2
 800cdce:	685b      	ldr	r3, [r3, #4]
 800cdd0:	0c1b      	lsrs	r3, r3, #16
 800cdd2:	68ba      	ldr	r2, [r7, #8]
 800cdd4:	4413      	add	r3, r2
 800cdd6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 800cdd8:	7bfb      	ldrb	r3, [r7, #15]
 800cdda:	3301      	adds	r3, #1
 800cddc:	73fb      	strb	r3, [r7, #15]
 800cdde:	7bfa      	ldrb	r2, [r7, #15]
 800cde0:	78fb      	ldrb	r3, [r7, #3]
 800cde2:	3b01      	subs	r3, #1
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d3ec      	bcc.n	800cdc2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 800cde8:	883b      	ldrh	r3, [r7, #0]
 800cdea:	0418      	lsls	r0, r3, #16
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	6819      	ldr	r1, [r3, #0]
 800cdf0:	78fb      	ldrb	r3, [r7, #3]
 800cdf2:	3b01      	subs	r3, #1
 800cdf4:	68ba      	ldr	r2, [r7, #8]
 800cdf6:	4302      	orrs	r2, r0
 800cdf8:	3340      	adds	r3, #64	@ 0x40
 800cdfa:	009b      	lsls	r3, r3, #2
 800cdfc:	440b      	add	r3, r1
 800cdfe:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800ce00:	2300      	movs	r3, #0
}
 800ce02:	4618      	mov	r0, r3
 800ce04:	3714      	adds	r7, #20
 800ce06:	46bd      	mov	sp, r7
 800ce08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce0c:	4770      	bx	lr

0800ce0e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800ce0e:	b480      	push	{r7}
 800ce10:	b083      	sub	sp, #12
 800ce12:	af00      	add	r7, sp, #0
 800ce14:	6078      	str	r0, [r7, #4]
 800ce16:	460b      	mov	r3, r1
 800ce18:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 800ce1a:	687b      	ldr	r3, [r7, #4]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	887a      	ldrh	r2, [r7, #2]
 800ce20:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800ce22:	2300      	movs	r3, #0
}
 800ce24:	4618      	mov	r0, r3
 800ce26:	370c      	adds	r7, #12
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2e:	4770      	bx	lr

0800ce30 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800ce30:	b480      	push	{r7}
 800ce32:	b083      	sub	sp, #12
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
 800ce38:	460b      	mov	r3, r1
 800ce3a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 800ce3c:	bf00      	nop
 800ce3e:	370c      	adds	r7, #12
 800ce40:	46bd      	mov	sp, r7
 800ce42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce46:	4770      	bx	lr

0800ce48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ce48:	b580      	push	{r7, lr}
 800ce4a:	b086      	sub	sp, #24
 800ce4c:	af00      	add	r7, sp, #0
 800ce4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d101      	bne.n	800ce5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ce56:	2301      	movs	r3, #1
 800ce58:	e267      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ce5a:	687b      	ldr	r3, [r7, #4]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	f003 0301 	and.w	r3, r3, #1
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d075      	beq.n	800cf52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ce66:	4b88      	ldr	r3, [pc, #544]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800ce68:	689b      	ldr	r3, [r3, #8]
 800ce6a:	f003 030c 	and.w	r3, r3, #12
 800ce6e:	2b04      	cmp	r3, #4
 800ce70:	d00c      	beq.n	800ce8c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ce72:	4b85      	ldr	r3, [pc, #532]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800ce74:	689b      	ldr	r3, [r3, #8]
 800ce76:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800ce7a:	2b08      	cmp	r3, #8
 800ce7c:	d112      	bne.n	800cea4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800ce7e:	4b82      	ldr	r3, [pc, #520]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800ce80:	685b      	ldr	r3, [r3, #4]
 800ce82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ce86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ce8a:	d10b      	bne.n	800cea4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ce8c:	4b7e      	ldr	r3, [pc, #504]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800ce8e:	681b      	ldr	r3, [r3, #0]
 800ce90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d05b      	beq.n	800cf50 <HAL_RCC_OscConfig+0x108>
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	685b      	ldr	r3, [r3, #4]
 800ce9c:	2b00      	cmp	r3, #0
 800ce9e:	d157      	bne.n	800cf50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800cea0:	2301      	movs	r3, #1
 800cea2:	e242      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	685b      	ldr	r3, [r3, #4]
 800cea8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ceac:	d106      	bne.n	800cebc <HAL_RCC_OscConfig+0x74>
 800ceae:	4b76      	ldr	r3, [pc, #472]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	4a75      	ldr	r2, [pc, #468]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800ceb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ceb8:	6013      	str	r3, [r2, #0]
 800ceba:	e01d      	b.n	800cef8 <HAL_RCC_OscConfig+0xb0>
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	685b      	ldr	r3, [r3, #4]
 800cec0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800cec4:	d10c      	bne.n	800cee0 <HAL_RCC_OscConfig+0x98>
 800cec6:	4b70      	ldr	r3, [pc, #448]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	4a6f      	ldr	r2, [pc, #444]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cecc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800ced0:	6013      	str	r3, [r2, #0]
 800ced2:	4b6d      	ldr	r3, [pc, #436]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800ced4:	681b      	ldr	r3, [r3, #0]
 800ced6:	4a6c      	ldr	r2, [pc, #432]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800ced8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cedc:	6013      	str	r3, [r2, #0]
 800cede:	e00b      	b.n	800cef8 <HAL_RCC_OscConfig+0xb0>
 800cee0:	4b69      	ldr	r3, [pc, #420]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cee2:	681b      	ldr	r3, [r3, #0]
 800cee4:	4a68      	ldr	r2, [pc, #416]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cee6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ceea:	6013      	str	r3, [r2, #0]
 800ceec:	4b66      	ldr	r3, [pc, #408]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800ceee:	681b      	ldr	r3, [r3, #0]
 800cef0:	4a65      	ldr	r2, [pc, #404]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cef2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800cef6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	685b      	ldr	r3, [r3, #4]
 800cefc:	2b00      	cmp	r3, #0
 800cefe:	d013      	beq.n	800cf28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cf00:	f7fb f91c 	bl	800813c <HAL_GetTick>
 800cf04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cf06:	e008      	b.n	800cf1a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cf08:	f7fb f918 	bl	800813c <HAL_GetTick>
 800cf0c:	4602      	mov	r2, r0
 800cf0e:	693b      	ldr	r3, [r7, #16]
 800cf10:	1ad3      	subs	r3, r2, r3
 800cf12:	2b64      	cmp	r3, #100	@ 0x64
 800cf14:	d901      	bls.n	800cf1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800cf16:	2303      	movs	r3, #3
 800cf18:	e207      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800cf1a:	4b5b      	ldr	r3, [pc, #364]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cf1c:	681b      	ldr	r3, [r3, #0]
 800cf1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d0f0      	beq.n	800cf08 <HAL_RCC_OscConfig+0xc0>
 800cf26:	e014      	b.n	800cf52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800cf28:	f7fb f908 	bl	800813c <HAL_GetTick>
 800cf2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cf2e:	e008      	b.n	800cf42 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800cf30:	f7fb f904 	bl	800813c <HAL_GetTick>
 800cf34:	4602      	mov	r2, r0
 800cf36:	693b      	ldr	r3, [r7, #16]
 800cf38:	1ad3      	subs	r3, r2, r3
 800cf3a:	2b64      	cmp	r3, #100	@ 0x64
 800cf3c:	d901      	bls.n	800cf42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800cf3e:	2303      	movs	r3, #3
 800cf40:	e1f3      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800cf42:	4b51      	ldr	r3, [pc, #324]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cf44:	681b      	ldr	r3, [r3, #0]
 800cf46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800cf4a:	2b00      	cmp	r3, #0
 800cf4c:	d1f0      	bne.n	800cf30 <HAL_RCC_OscConfig+0xe8>
 800cf4e:	e000      	b.n	800cf52 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800cf50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f003 0302 	and.w	r3, r3, #2
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d063      	beq.n	800d026 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800cf5e:	4b4a      	ldr	r3, [pc, #296]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cf60:	689b      	ldr	r3, [r3, #8]
 800cf62:	f003 030c 	and.w	r3, r3, #12
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d00b      	beq.n	800cf82 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cf6a:	4b47      	ldr	r3, [pc, #284]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cf6c:	689b      	ldr	r3, [r3, #8]
 800cf6e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800cf72:	2b08      	cmp	r3, #8
 800cf74:	d11c      	bne.n	800cfb0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800cf76:	4b44      	ldr	r3, [pc, #272]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cf78:	685b      	ldr	r3, [r3, #4]
 800cf7a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d116      	bne.n	800cfb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cf82:	4b41      	ldr	r3, [pc, #260]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	f003 0302 	and.w	r3, r3, #2
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d005      	beq.n	800cf9a <HAL_RCC_OscConfig+0x152>
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	68db      	ldr	r3, [r3, #12]
 800cf92:	2b01      	cmp	r3, #1
 800cf94:	d001      	beq.n	800cf9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800cf96:	2301      	movs	r3, #1
 800cf98:	e1c7      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cf9a:	4b3b      	ldr	r3, [pc, #236]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800cfa2:	687b      	ldr	r3, [r7, #4]
 800cfa4:	691b      	ldr	r3, [r3, #16]
 800cfa6:	00db      	lsls	r3, r3, #3
 800cfa8:	4937      	ldr	r1, [pc, #220]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cfaa:	4313      	orrs	r3, r2
 800cfac:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800cfae:	e03a      	b.n	800d026 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	68db      	ldr	r3, [r3, #12]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d020      	beq.n	800cffa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800cfb8:	4b34      	ldr	r3, [pc, #208]	@ (800d08c <HAL_RCC_OscConfig+0x244>)
 800cfba:	2201      	movs	r2, #1
 800cfbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800cfbe:	f7fb f8bd 	bl	800813c <HAL_GetTick>
 800cfc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cfc4:	e008      	b.n	800cfd8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800cfc6:	f7fb f8b9 	bl	800813c <HAL_GetTick>
 800cfca:	4602      	mov	r2, r0
 800cfcc:	693b      	ldr	r3, [r7, #16]
 800cfce:	1ad3      	subs	r3, r2, r3
 800cfd0:	2b02      	cmp	r3, #2
 800cfd2:	d901      	bls.n	800cfd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800cfd4:	2303      	movs	r3, #3
 800cfd6:	e1a8      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800cfd8:	4b2b      	ldr	r3, [pc, #172]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	f003 0302 	and.w	r3, r3, #2
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	d0f0      	beq.n	800cfc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800cfe4:	4b28      	ldr	r3, [pc, #160]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cfe6:	681b      	ldr	r3, [r3, #0]
 800cfe8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	691b      	ldr	r3, [r3, #16]
 800cff0:	00db      	lsls	r3, r3, #3
 800cff2:	4925      	ldr	r1, [pc, #148]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800cff4:	4313      	orrs	r3, r2
 800cff6:	600b      	str	r3, [r1, #0]
 800cff8:	e015      	b.n	800d026 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800cffa:	4b24      	ldr	r3, [pc, #144]	@ (800d08c <HAL_RCC_OscConfig+0x244>)
 800cffc:	2200      	movs	r2, #0
 800cffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d000:	f7fb f89c 	bl	800813c <HAL_GetTick>
 800d004:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d006:	e008      	b.n	800d01a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d008:	f7fb f898 	bl	800813c <HAL_GetTick>
 800d00c:	4602      	mov	r2, r0
 800d00e:	693b      	ldr	r3, [r7, #16]
 800d010:	1ad3      	subs	r3, r2, r3
 800d012:	2b02      	cmp	r3, #2
 800d014:	d901      	bls.n	800d01a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800d016:	2303      	movs	r3, #3
 800d018:	e187      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800d01a:	4b1b      	ldr	r3, [pc, #108]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	f003 0302 	and.w	r3, r3, #2
 800d022:	2b00      	cmp	r3, #0
 800d024:	d1f0      	bne.n	800d008 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	681b      	ldr	r3, [r3, #0]
 800d02a:	f003 0308 	and.w	r3, r3, #8
 800d02e:	2b00      	cmp	r3, #0
 800d030:	d036      	beq.n	800d0a0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	695b      	ldr	r3, [r3, #20]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d016      	beq.n	800d068 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d03a:	4b15      	ldr	r3, [pc, #84]	@ (800d090 <HAL_RCC_OscConfig+0x248>)
 800d03c:	2201      	movs	r2, #1
 800d03e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d040:	f7fb f87c 	bl	800813c <HAL_GetTick>
 800d044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d046:	e008      	b.n	800d05a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d048:	f7fb f878 	bl	800813c <HAL_GetTick>
 800d04c:	4602      	mov	r2, r0
 800d04e:	693b      	ldr	r3, [r7, #16]
 800d050:	1ad3      	subs	r3, r2, r3
 800d052:	2b02      	cmp	r3, #2
 800d054:	d901      	bls.n	800d05a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800d056:	2303      	movs	r3, #3
 800d058:	e167      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800d05a:	4b0b      	ldr	r3, [pc, #44]	@ (800d088 <HAL_RCC_OscConfig+0x240>)
 800d05c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d05e:	f003 0302 	and.w	r3, r3, #2
 800d062:	2b00      	cmp	r3, #0
 800d064:	d0f0      	beq.n	800d048 <HAL_RCC_OscConfig+0x200>
 800d066:	e01b      	b.n	800d0a0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d068:	4b09      	ldr	r3, [pc, #36]	@ (800d090 <HAL_RCC_OscConfig+0x248>)
 800d06a:	2200      	movs	r2, #0
 800d06c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d06e:	f7fb f865 	bl	800813c <HAL_GetTick>
 800d072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d074:	e00e      	b.n	800d094 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d076:	f7fb f861 	bl	800813c <HAL_GetTick>
 800d07a:	4602      	mov	r2, r0
 800d07c:	693b      	ldr	r3, [r7, #16]
 800d07e:	1ad3      	subs	r3, r2, r3
 800d080:	2b02      	cmp	r3, #2
 800d082:	d907      	bls.n	800d094 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800d084:	2303      	movs	r3, #3
 800d086:	e150      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
 800d088:	40023800 	.word	0x40023800
 800d08c:	42470000 	.word	0x42470000
 800d090:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800d094:	4b88      	ldr	r3, [pc, #544]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d096:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d098:	f003 0302 	and.w	r3, r3, #2
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d1ea      	bne.n	800d076 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	681b      	ldr	r3, [r3, #0]
 800d0a4:	f003 0304 	and.w	r3, r3, #4
 800d0a8:	2b00      	cmp	r3, #0
 800d0aa:	f000 8097 	beq.w	800d1dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d0ae:	2300      	movs	r3, #0
 800d0b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800d0b2:	4b81      	ldr	r3, [pc, #516]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d0b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	d10f      	bne.n	800d0de <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d0be:	2300      	movs	r3, #0
 800d0c0:	60bb      	str	r3, [r7, #8]
 800d0c2:	4b7d      	ldr	r3, [pc, #500]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d0c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0c6:	4a7c      	ldr	r2, [pc, #496]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d0c8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d0cc:	6413      	str	r3, [r2, #64]	@ 0x40
 800d0ce:	4b7a      	ldr	r3, [pc, #488]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d0d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d0d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d0d6:	60bb      	str	r3, [r7, #8]
 800d0d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800d0da:	2301      	movs	r3, #1
 800d0dc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d0de:	4b77      	ldr	r3, [pc, #476]	@ (800d2bc <HAL_RCC_OscConfig+0x474>)
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d118      	bne.n	800d11c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800d0ea:	4b74      	ldr	r3, [pc, #464]	@ (800d2bc <HAL_RCC_OscConfig+0x474>)
 800d0ec:	681b      	ldr	r3, [r3, #0]
 800d0ee:	4a73      	ldr	r2, [pc, #460]	@ (800d2bc <HAL_RCC_OscConfig+0x474>)
 800d0f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d0f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d0f6:	f7fb f821 	bl	800813c <HAL_GetTick>
 800d0fa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d0fc:	e008      	b.n	800d110 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d0fe:	f7fb f81d 	bl	800813c <HAL_GetTick>
 800d102:	4602      	mov	r2, r0
 800d104:	693b      	ldr	r3, [r7, #16]
 800d106:	1ad3      	subs	r3, r2, r3
 800d108:	2b02      	cmp	r3, #2
 800d10a:	d901      	bls.n	800d110 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800d10c:	2303      	movs	r3, #3
 800d10e:	e10c      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800d110:	4b6a      	ldr	r3, [pc, #424]	@ (800d2bc <HAL_RCC_OscConfig+0x474>)
 800d112:	681b      	ldr	r3, [r3, #0]
 800d114:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d0f0      	beq.n	800d0fe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	689b      	ldr	r3, [r3, #8]
 800d120:	2b01      	cmp	r3, #1
 800d122:	d106      	bne.n	800d132 <HAL_RCC_OscConfig+0x2ea>
 800d124:	4b64      	ldr	r3, [pc, #400]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d126:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d128:	4a63      	ldr	r2, [pc, #396]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d12a:	f043 0301 	orr.w	r3, r3, #1
 800d12e:	6713      	str	r3, [r2, #112]	@ 0x70
 800d130:	e01c      	b.n	800d16c <HAL_RCC_OscConfig+0x324>
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	689b      	ldr	r3, [r3, #8]
 800d136:	2b05      	cmp	r3, #5
 800d138:	d10c      	bne.n	800d154 <HAL_RCC_OscConfig+0x30c>
 800d13a:	4b5f      	ldr	r3, [pc, #380]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d13c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d13e:	4a5e      	ldr	r2, [pc, #376]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d140:	f043 0304 	orr.w	r3, r3, #4
 800d144:	6713      	str	r3, [r2, #112]	@ 0x70
 800d146:	4b5c      	ldr	r3, [pc, #368]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d148:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d14a:	4a5b      	ldr	r2, [pc, #364]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d14c:	f043 0301 	orr.w	r3, r3, #1
 800d150:	6713      	str	r3, [r2, #112]	@ 0x70
 800d152:	e00b      	b.n	800d16c <HAL_RCC_OscConfig+0x324>
 800d154:	4b58      	ldr	r3, [pc, #352]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d156:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d158:	4a57      	ldr	r2, [pc, #348]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d15a:	f023 0301 	bic.w	r3, r3, #1
 800d15e:	6713      	str	r3, [r2, #112]	@ 0x70
 800d160:	4b55      	ldr	r3, [pc, #340]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d162:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d164:	4a54      	ldr	r2, [pc, #336]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d166:	f023 0304 	bic.w	r3, r3, #4
 800d16a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800d16c:	687b      	ldr	r3, [r7, #4]
 800d16e:	689b      	ldr	r3, [r3, #8]
 800d170:	2b00      	cmp	r3, #0
 800d172:	d015      	beq.n	800d1a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d174:	f7fa ffe2 	bl	800813c <HAL_GetTick>
 800d178:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d17a:	e00a      	b.n	800d192 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d17c:	f7fa ffde 	bl	800813c <HAL_GetTick>
 800d180:	4602      	mov	r2, r0
 800d182:	693b      	ldr	r3, [r7, #16]
 800d184:	1ad3      	subs	r3, r2, r3
 800d186:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d18a:	4293      	cmp	r3, r2
 800d18c:	d901      	bls.n	800d192 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800d18e:	2303      	movs	r3, #3
 800d190:	e0cb      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800d192:	4b49      	ldr	r3, [pc, #292]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d194:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d196:	f003 0302 	and.w	r3, r3, #2
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d0ee      	beq.n	800d17c <HAL_RCC_OscConfig+0x334>
 800d19e:	e014      	b.n	800d1ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800d1a0:	f7fa ffcc 	bl	800813c <HAL_GetTick>
 800d1a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d1a6:	e00a      	b.n	800d1be <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d1a8:	f7fa ffc8 	bl	800813c <HAL_GetTick>
 800d1ac:	4602      	mov	r2, r0
 800d1ae:	693b      	ldr	r3, [r7, #16]
 800d1b0:	1ad3      	subs	r3, r2, r3
 800d1b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d1b6:	4293      	cmp	r3, r2
 800d1b8:	d901      	bls.n	800d1be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800d1ba:	2303      	movs	r3, #3
 800d1bc:	e0b5      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800d1be:	4b3e      	ldr	r3, [pc, #248]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d1c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d1c2:	f003 0302 	and.w	r3, r3, #2
 800d1c6:	2b00      	cmp	r3, #0
 800d1c8:	d1ee      	bne.n	800d1a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d1ca:	7dfb      	ldrb	r3, [r7, #23]
 800d1cc:	2b01      	cmp	r3, #1
 800d1ce:	d105      	bne.n	800d1dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d1d0:	4b39      	ldr	r3, [pc, #228]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d1d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d1d4:	4a38      	ldr	r2, [pc, #224]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d1d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d1da:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800d1dc:	687b      	ldr	r3, [r7, #4]
 800d1de:	699b      	ldr	r3, [r3, #24]
 800d1e0:	2b00      	cmp	r3, #0
 800d1e2:	f000 80a1 	beq.w	800d328 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d1e6:	4b34      	ldr	r3, [pc, #208]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d1e8:	689b      	ldr	r3, [r3, #8]
 800d1ea:	f003 030c 	and.w	r3, r3, #12
 800d1ee:	2b08      	cmp	r3, #8
 800d1f0:	d05c      	beq.n	800d2ac <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	699b      	ldr	r3, [r3, #24]
 800d1f6:	2b02      	cmp	r3, #2
 800d1f8:	d141      	bne.n	800d27e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d1fa:	4b31      	ldr	r3, [pc, #196]	@ (800d2c0 <HAL_RCC_OscConfig+0x478>)
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d200:	f7fa ff9c 	bl	800813c <HAL_GetTick>
 800d204:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d206:	e008      	b.n	800d21a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d208:	f7fa ff98 	bl	800813c <HAL_GetTick>
 800d20c:	4602      	mov	r2, r0
 800d20e:	693b      	ldr	r3, [r7, #16]
 800d210:	1ad3      	subs	r3, r2, r3
 800d212:	2b02      	cmp	r3, #2
 800d214:	d901      	bls.n	800d21a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800d216:	2303      	movs	r3, #3
 800d218:	e087      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d21a:	4b27      	ldr	r3, [pc, #156]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d21c:	681b      	ldr	r3, [r3, #0]
 800d21e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d222:	2b00      	cmp	r3, #0
 800d224:	d1f0      	bne.n	800d208 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	69da      	ldr	r2, [r3, #28]
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6a1b      	ldr	r3, [r3, #32]
 800d22e:	431a      	orrs	r2, r3
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d234:	019b      	lsls	r3, r3, #6
 800d236:	431a      	orrs	r2, r3
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d23c:	085b      	lsrs	r3, r3, #1
 800d23e:	3b01      	subs	r3, #1
 800d240:	041b      	lsls	r3, r3, #16
 800d242:	431a      	orrs	r2, r3
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d248:	061b      	lsls	r3, r3, #24
 800d24a:	491b      	ldr	r1, [pc, #108]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d24c:	4313      	orrs	r3, r2
 800d24e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d250:	4b1b      	ldr	r3, [pc, #108]	@ (800d2c0 <HAL_RCC_OscConfig+0x478>)
 800d252:	2201      	movs	r2, #1
 800d254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d256:	f7fa ff71 	bl	800813c <HAL_GetTick>
 800d25a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d25c:	e008      	b.n	800d270 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d25e:	f7fa ff6d 	bl	800813c <HAL_GetTick>
 800d262:	4602      	mov	r2, r0
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	1ad3      	subs	r3, r2, r3
 800d268:	2b02      	cmp	r3, #2
 800d26a:	d901      	bls.n	800d270 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800d26c:	2303      	movs	r3, #3
 800d26e:	e05c      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d270:	4b11      	ldr	r3, [pc, #68]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d272:	681b      	ldr	r3, [r3, #0]
 800d274:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d0f0      	beq.n	800d25e <HAL_RCC_OscConfig+0x416>
 800d27c:	e054      	b.n	800d328 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d27e:	4b10      	ldr	r3, [pc, #64]	@ (800d2c0 <HAL_RCC_OscConfig+0x478>)
 800d280:	2200      	movs	r2, #0
 800d282:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800d284:	f7fa ff5a 	bl	800813c <HAL_GetTick>
 800d288:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d28a:	e008      	b.n	800d29e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d28c:	f7fa ff56 	bl	800813c <HAL_GetTick>
 800d290:	4602      	mov	r2, r0
 800d292:	693b      	ldr	r3, [r7, #16]
 800d294:	1ad3      	subs	r3, r2, r3
 800d296:	2b02      	cmp	r3, #2
 800d298:	d901      	bls.n	800d29e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800d29a:	2303      	movs	r3, #3
 800d29c:	e045      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800d29e:	4b06      	ldr	r3, [pc, #24]	@ (800d2b8 <HAL_RCC_OscConfig+0x470>)
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d1f0      	bne.n	800d28c <HAL_RCC_OscConfig+0x444>
 800d2aa:	e03d      	b.n	800d328 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	699b      	ldr	r3, [r3, #24]
 800d2b0:	2b01      	cmp	r3, #1
 800d2b2:	d107      	bne.n	800d2c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	e038      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
 800d2b8:	40023800 	.word	0x40023800
 800d2bc:	40007000 	.word	0x40007000
 800d2c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800d2c4:	4b1b      	ldr	r3, [pc, #108]	@ (800d334 <HAL_RCC_OscConfig+0x4ec>)
 800d2c6:	685b      	ldr	r3, [r3, #4]
 800d2c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	699b      	ldr	r3, [r3, #24]
 800d2ce:	2b01      	cmp	r3, #1
 800d2d0:	d028      	beq.n	800d324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800d2dc:	429a      	cmp	r2, r3
 800d2de:	d121      	bne.n	800d324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d2e0:	68fb      	ldr	r3, [r7, #12]
 800d2e2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d2ea:	429a      	cmp	r2, r3
 800d2ec:	d11a      	bne.n	800d324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d2ee:	68fa      	ldr	r2, [r7, #12]
 800d2f0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800d2f4:	4013      	ands	r3, r2
 800d2f6:	687a      	ldr	r2, [r7, #4]
 800d2f8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d2fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800d2fc:	4293      	cmp	r3, r2
 800d2fe:	d111      	bne.n	800d324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d30a:	085b      	lsrs	r3, r3, #1
 800d30c:	3b01      	subs	r3, #1
 800d30e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800d310:	429a      	cmp	r2, r3
 800d312:	d107      	bne.n	800d324 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800d314:	68fb      	ldr	r3, [r7, #12]
 800d316:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d31e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800d320:	429a      	cmp	r2, r3
 800d322:	d001      	beq.n	800d328 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800d324:	2301      	movs	r3, #1
 800d326:	e000      	b.n	800d32a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800d328:	2300      	movs	r3, #0
}
 800d32a:	4618      	mov	r0, r3
 800d32c:	3718      	adds	r7, #24
 800d32e:	46bd      	mov	sp, r7
 800d330:	bd80      	pop	{r7, pc}
 800d332:	bf00      	nop
 800d334:	40023800 	.word	0x40023800

0800d338 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d338:	b580      	push	{r7, lr}
 800d33a:	b084      	sub	sp, #16
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	6078      	str	r0, [r7, #4]
 800d340:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	2b00      	cmp	r3, #0
 800d346:	d101      	bne.n	800d34c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800d348:	2301      	movs	r3, #1
 800d34a:	e0cc      	b.n	800d4e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d34c:	4b68      	ldr	r3, [pc, #416]	@ (800d4f0 <HAL_RCC_ClockConfig+0x1b8>)
 800d34e:	681b      	ldr	r3, [r3, #0]
 800d350:	f003 0307 	and.w	r3, r3, #7
 800d354:	683a      	ldr	r2, [r7, #0]
 800d356:	429a      	cmp	r2, r3
 800d358:	d90c      	bls.n	800d374 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d35a:	4b65      	ldr	r3, [pc, #404]	@ (800d4f0 <HAL_RCC_ClockConfig+0x1b8>)
 800d35c:	683a      	ldr	r2, [r7, #0]
 800d35e:	b2d2      	uxtb	r2, r2
 800d360:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d362:	4b63      	ldr	r3, [pc, #396]	@ (800d4f0 <HAL_RCC_ClockConfig+0x1b8>)
 800d364:	681b      	ldr	r3, [r3, #0]
 800d366:	f003 0307 	and.w	r3, r3, #7
 800d36a:	683a      	ldr	r2, [r7, #0]
 800d36c:	429a      	cmp	r2, r3
 800d36e:	d001      	beq.n	800d374 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800d370:	2301      	movs	r3, #1
 800d372:	e0b8      	b.n	800d4e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	681b      	ldr	r3, [r3, #0]
 800d378:	f003 0302 	and.w	r3, r3, #2
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d020      	beq.n	800d3c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	f003 0304 	and.w	r3, r3, #4
 800d388:	2b00      	cmp	r3, #0
 800d38a:	d005      	beq.n	800d398 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d38c:	4b59      	ldr	r3, [pc, #356]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d38e:	689b      	ldr	r3, [r3, #8]
 800d390:	4a58      	ldr	r2, [pc, #352]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d392:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800d396:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	f003 0308 	and.w	r3, r3, #8
 800d3a0:	2b00      	cmp	r3, #0
 800d3a2:	d005      	beq.n	800d3b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800d3a4:	4b53      	ldr	r3, [pc, #332]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d3a6:	689b      	ldr	r3, [r3, #8]
 800d3a8:	4a52      	ldr	r2, [pc, #328]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d3aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800d3ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d3b0:	4b50      	ldr	r3, [pc, #320]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d3b2:	689b      	ldr	r3, [r3, #8]
 800d3b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	689b      	ldr	r3, [r3, #8]
 800d3bc:	494d      	ldr	r1, [pc, #308]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d3be:	4313      	orrs	r3, r2
 800d3c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d3c2:	687b      	ldr	r3, [r7, #4]
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	f003 0301 	and.w	r3, r3, #1
 800d3ca:	2b00      	cmp	r3, #0
 800d3cc:	d044      	beq.n	800d458 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	685b      	ldr	r3, [r3, #4]
 800d3d2:	2b01      	cmp	r3, #1
 800d3d4:	d107      	bne.n	800d3e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800d3d6:	4b47      	ldr	r3, [pc, #284]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d3d8:	681b      	ldr	r3, [r3, #0]
 800d3da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d3de:	2b00      	cmp	r3, #0
 800d3e0:	d119      	bne.n	800d416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d3e2:	2301      	movs	r3, #1
 800d3e4:	e07f      	b.n	800d4e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d3e6:	687b      	ldr	r3, [r7, #4]
 800d3e8:	685b      	ldr	r3, [r3, #4]
 800d3ea:	2b02      	cmp	r3, #2
 800d3ec:	d003      	beq.n	800d3f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800d3f2:	2b03      	cmp	r3, #3
 800d3f4:	d107      	bne.n	800d406 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800d3f6:	4b3f      	ldr	r3, [pc, #252]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d3fe:	2b00      	cmp	r3, #0
 800d400:	d109      	bne.n	800d416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d402:	2301      	movs	r3, #1
 800d404:	e06f      	b.n	800d4e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800d406:	4b3b      	ldr	r3, [pc, #236]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	f003 0302 	and.w	r3, r3, #2
 800d40e:	2b00      	cmp	r3, #0
 800d410:	d101      	bne.n	800d416 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800d412:	2301      	movs	r3, #1
 800d414:	e067      	b.n	800d4e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800d416:	4b37      	ldr	r3, [pc, #220]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d418:	689b      	ldr	r3, [r3, #8]
 800d41a:	f023 0203 	bic.w	r2, r3, #3
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	685b      	ldr	r3, [r3, #4]
 800d422:	4934      	ldr	r1, [pc, #208]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d424:	4313      	orrs	r3, r2
 800d426:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800d428:	f7fa fe88 	bl	800813c <HAL_GetTick>
 800d42c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d42e:	e00a      	b.n	800d446 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d430:	f7fa fe84 	bl	800813c <HAL_GetTick>
 800d434:	4602      	mov	r2, r0
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	1ad3      	subs	r3, r2, r3
 800d43a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d43e:	4293      	cmp	r3, r2
 800d440:	d901      	bls.n	800d446 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800d442:	2303      	movs	r3, #3
 800d444:	e04f      	b.n	800d4e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d446:	4b2b      	ldr	r3, [pc, #172]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d448:	689b      	ldr	r3, [r3, #8]
 800d44a:	f003 020c 	and.w	r2, r3, #12
 800d44e:	687b      	ldr	r3, [r7, #4]
 800d450:	685b      	ldr	r3, [r3, #4]
 800d452:	009b      	lsls	r3, r3, #2
 800d454:	429a      	cmp	r2, r3
 800d456:	d1eb      	bne.n	800d430 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d458:	4b25      	ldr	r3, [pc, #148]	@ (800d4f0 <HAL_RCC_ClockConfig+0x1b8>)
 800d45a:	681b      	ldr	r3, [r3, #0]
 800d45c:	f003 0307 	and.w	r3, r3, #7
 800d460:	683a      	ldr	r2, [r7, #0]
 800d462:	429a      	cmp	r2, r3
 800d464:	d20c      	bcs.n	800d480 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d466:	4b22      	ldr	r3, [pc, #136]	@ (800d4f0 <HAL_RCC_ClockConfig+0x1b8>)
 800d468:	683a      	ldr	r2, [r7, #0]
 800d46a:	b2d2      	uxtb	r2, r2
 800d46c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d46e:	4b20      	ldr	r3, [pc, #128]	@ (800d4f0 <HAL_RCC_ClockConfig+0x1b8>)
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	f003 0307 	and.w	r3, r3, #7
 800d476:	683a      	ldr	r2, [r7, #0]
 800d478:	429a      	cmp	r2, r3
 800d47a:	d001      	beq.n	800d480 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800d47c:	2301      	movs	r3, #1
 800d47e:	e032      	b.n	800d4e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	681b      	ldr	r3, [r3, #0]
 800d484:	f003 0304 	and.w	r3, r3, #4
 800d488:	2b00      	cmp	r3, #0
 800d48a:	d008      	beq.n	800d49e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d48c:	4b19      	ldr	r3, [pc, #100]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d48e:	689b      	ldr	r3, [r3, #8]
 800d490:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	68db      	ldr	r3, [r3, #12]
 800d498:	4916      	ldr	r1, [pc, #88]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d49a:	4313      	orrs	r3, r2
 800d49c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	f003 0308 	and.w	r3, r3, #8
 800d4a6:	2b00      	cmp	r3, #0
 800d4a8:	d009      	beq.n	800d4be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d4aa:	4b12      	ldr	r3, [pc, #72]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d4ac:	689b      	ldr	r3, [r3, #8]
 800d4ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	691b      	ldr	r3, [r3, #16]
 800d4b6:	00db      	lsls	r3, r3, #3
 800d4b8:	490e      	ldr	r1, [pc, #56]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d4ba:	4313      	orrs	r3, r2
 800d4bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800d4be:	f000 f821 	bl	800d504 <HAL_RCC_GetSysClockFreq>
 800d4c2:	4602      	mov	r2, r0
 800d4c4:	4b0b      	ldr	r3, [pc, #44]	@ (800d4f4 <HAL_RCC_ClockConfig+0x1bc>)
 800d4c6:	689b      	ldr	r3, [r3, #8]
 800d4c8:	091b      	lsrs	r3, r3, #4
 800d4ca:	f003 030f 	and.w	r3, r3, #15
 800d4ce:	490a      	ldr	r1, [pc, #40]	@ (800d4f8 <HAL_RCC_ClockConfig+0x1c0>)
 800d4d0:	5ccb      	ldrb	r3, [r1, r3]
 800d4d2:	fa22 f303 	lsr.w	r3, r2, r3
 800d4d6:	4a09      	ldr	r2, [pc, #36]	@ (800d4fc <HAL_RCC_ClockConfig+0x1c4>)
 800d4d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800d4da:	4b09      	ldr	r3, [pc, #36]	@ (800d500 <HAL_RCC_ClockConfig+0x1c8>)
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	4618      	mov	r0, r3
 800d4e0:	f7fa fde8 	bl	80080b4 <HAL_InitTick>

  return HAL_OK;
 800d4e4:	2300      	movs	r3, #0
}
 800d4e6:	4618      	mov	r0, r3
 800d4e8:	3710      	adds	r7, #16
 800d4ea:	46bd      	mov	sp, r7
 800d4ec:	bd80      	pop	{r7, pc}
 800d4ee:	bf00      	nop
 800d4f0:	40023c00 	.word	0x40023c00
 800d4f4:	40023800 	.word	0x40023800
 800d4f8:	0801cd88 	.word	0x0801cd88
 800d4fc:	20000190 	.word	0x20000190
 800d500:	200001b0 	.word	0x200001b0

0800d504 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d504:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d508:	b090      	sub	sp, #64	@ 0x40
 800d50a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800d50c:	2300      	movs	r3, #0
 800d50e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 800d510:	2300      	movs	r3, #0
 800d512:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 800d514:	2300      	movs	r3, #0
 800d516:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800d518:	2300      	movs	r3, #0
 800d51a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800d51c:	4b59      	ldr	r3, [pc, #356]	@ (800d684 <HAL_RCC_GetSysClockFreq+0x180>)
 800d51e:	689b      	ldr	r3, [r3, #8]
 800d520:	f003 030c 	and.w	r3, r3, #12
 800d524:	2b08      	cmp	r3, #8
 800d526:	d00d      	beq.n	800d544 <HAL_RCC_GetSysClockFreq+0x40>
 800d528:	2b08      	cmp	r3, #8
 800d52a:	f200 80a1 	bhi.w	800d670 <HAL_RCC_GetSysClockFreq+0x16c>
 800d52e:	2b00      	cmp	r3, #0
 800d530:	d002      	beq.n	800d538 <HAL_RCC_GetSysClockFreq+0x34>
 800d532:	2b04      	cmp	r3, #4
 800d534:	d003      	beq.n	800d53e <HAL_RCC_GetSysClockFreq+0x3a>
 800d536:	e09b      	b.n	800d670 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800d538:	4b53      	ldr	r3, [pc, #332]	@ (800d688 <HAL_RCC_GetSysClockFreq+0x184>)
 800d53a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d53c:	e09b      	b.n	800d676 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800d53e:	4b53      	ldr	r3, [pc, #332]	@ (800d68c <HAL_RCC_GetSysClockFreq+0x188>)
 800d540:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d542:	e098      	b.n	800d676 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800d544:	4b4f      	ldr	r3, [pc, #316]	@ (800d684 <HAL_RCC_GetSysClockFreq+0x180>)
 800d546:	685b      	ldr	r3, [r3, #4]
 800d548:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800d54c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800d54e:	4b4d      	ldr	r3, [pc, #308]	@ (800d684 <HAL_RCC_GetSysClockFreq+0x180>)
 800d550:	685b      	ldr	r3, [r3, #4]
 800d552:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800d556:	2b00      	cmp	r3, #0
 800d558:	d028      	beq.n	800d5ac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d55a:	4b4a      	ldr	r3, [pc, #296]	@ (800d684 <HAL_RCC_GetSysClockFreq+0x180>)
 800d55c:	685b      	ldr	r3, [r3, #4]
 800d55e:	099b      	lsrs	r3, r3, #6
 800d560:	2200      	movs	r2, #0
 800d562:	623b      	str	r3, [r7, #32]
 800d564:	627a      	str	r2, [r7, #36]	@ 0x24
 800d566:	6a3b      	ldr	r3, [r7, #32]
 800d568:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800d56c:	2100      	movs	r1, #0
 800d56e:	4b47      	ldr	r3, [pc, #284]	@ (800d68c <HAL_RCC_GetSysClockFreq+0x188>)
 800d570:	fb03 f201 	mul.w	r2, r3, r1
 800d574:	2300      	movs	r3, #0
 800d576:	fb00 f303 	mul.w	r3, r0, r3
 800d57a:	4413      	add	r3, r2
 800d57c:	4a43      	ldr	r2, [pc, #268]	@ (800d68c <HAL_RCC_GetSysClockFreq+0x188>)
 800d57e:	fba0 1202 	umull	r1, r2, r0, r2
 800d582:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d584:	460a      	mov	r2, r1
 800d586:	62ba      	str	r2, [r7, #40]	@ 0x28
 800d588:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d58a:	4413      	add	r3, r2
 800d58c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d58e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d590:	2200      	movs	r2, #0
 800d592:	61bb      	str	r3, [r7, #24]
 800d594:	61fa      	str	r2, [r7, #28]
 800d596:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d59a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800d59e:	f7f3 fc91 	bl	8000ec4 <__aeabi_uldivmod>
 800d5a2:	4602      	mov	r2, r0
 800d5a4:	460b      	mov	r3, r1
 800d5a6:	4613      	mov	r3, r2
 800d5a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d5aa:	e053      	b.n	800d654 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800d5ac:	4b35      	ldr	r3, [pc, #212]	@ (800d684 <HAL_RCC_GetSysClockFreq+0x180>)
 800d5ae:	685b      	ldr	r3, [r3, #4]
 800d5b0:	099b      	lsrs	r3, r3, #6
 800d5b2:	2200      	movs	r2, #0
 800d5b4:	613b      	str	r3, [r7, #16]
 800d5b6:	617a      	str	r2, [r7, #20]
 800d5b8:	693b      	ldr	r3, [r7, #16]
 800d5ba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800d5be:	f04f 0b00 	mov.w	fp, #0
 800d5c2:	4652      	mov	r2, sl
 800d5c4:	465b      	mov	r3, fp
 800d5c6:	f04f 0000 	mov.w	r0, #0
 800d5ca:	f04f 0100 	mov.w	r1, #0
 800d5ce:	0159      	lsls	r1, r3, #5
 800d5d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800d5d4:	0150      	lsls	r0, r2, #5
 800d5d6:	4602      	mov	r2, r0
 800d5d8:	460b      	mov	r3, r1
 800d5da:	ebb2 080a 	subs.w	r8, r2, sl
 800d5de:	eb63 090b 	sbc.w	r9, r3, fp
 800d5e2:	f04f 0200 	mov.w	r2, #0
 800d5e6:	f04f 0300 	mov.w	r3, #0
 800d5ea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800d5ee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800d5f2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800d5f6:	ebb2 0408 	subs.w	r4, r2, r8
 800d5fa:	eb63 0509 	sbc.w	r5, r3, r9
 800d5fe:	f04f 0200 	mov.w	r2, #0
 800d602:	f04f 0300 	mov.w	r3, #0
 800d606:	00eb      	lsls	r3, r5, #3
 800d608:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800d60c:	00e2      	lsls	r2, r4, #3
 800d60e:	4614      	mov	r4, r2
 800d610:	461d      	mov	r5, r3
 800d612:	eb14 030a 	adds.w	r3, r4, sl
 800d616:	603b      	str	r3, [r7, #0]
 800d618:	eb45 030b 	adc.w	r3, r5, fp
 800d61c:	607b      	str	r3, [r7, #4]
 800d61e:	f04f 0200 	mov.w	r2, #0
 800d622:	f04f 0300 	mov.w	r3, #0
 800d626:	e9d7 4500 	ldrd	r4, r5, [r7]
 800d62a:	4629      	mov	r1, r5
 800d62c:	028b      	lsls	r3, r1, #10
 800d62e:	4621      	mov	r1, r4
 800d630:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800d634:	4621      	mov	r1, r4
 800d636:	028a      	lsls	r2, r1, #10
 800d638:	4610      	mov	r0, r2
 800d63a:	4619      	mov	r1, r3
 800d63c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d63e:	2200      	movs	r2, #0
 800d640:	60bb      	str	r3, [r7, #8]
 800d642:	60fa      	str	r2, [r7, #12]
 800d644:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d648:	f7f3 fc3c 	bl	8000ec4 <__aeabi_uldivmod>
 800d64c:	4602      	mov	r2, r0
 800d64e:	460b      	mov	r3, r1
 800d650:	4613      	mov	r3, r2
 800d652:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800d654:	4b0b      	ldr	r3, [pc, #44]	@ (800d684 <HAL_RCC_GetSysClockFreq+0x180>)
 800d656:	685b      	ldr	r3, [r3, #4]
 800d658:	0c1b      	lsrs	r3, r3, #16
 800d65a:	f003 0303 	and.w	r3, r3, #3
 800d65e:	3301      	adds	r3, #1
 800d660:	005b      	lsls	r3, r3, #1
 800d662:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800d664:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d668:	fbb2 f3f3 	udiv	r3, r2, r3
 800d66c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d66e:	e002      	b.n	800d676 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800d670:	4b05      	ldr	r3, [pc, #20]	@ (800d688 <HAL_RCC_GetSysClockFreq+0x184>)
 800d672:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800d674:	bf00      	nop
    }
  }
  return sysclockfreq;
 800d676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800d678:	4618      	mov	r0, r3
 800d67a:	3740      	adds	r7, #64	@ 0x40
 800d67c:	46bd      	mov	sp, r7
 800d67e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d682:	bf00      	nop
 800d684:	40023800 	.word	0x40023800
 800d688:	00f42400 	.word	0x00f42400
 800d68c:	00b71b00 	.word	0x00b71b00

0800d690 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800d690:	b480      	push	{r7}
 800d692:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800d694:	4b03      	ldr	r3, [pc, #12]	@ (800d6a4 <HAL_RCC_GetHCLKFreq+0x14>)
 800d696:	681b      	ldr	r3, [r3, #0]
}
 800d698:	4618      	mov	r0, r3
 800d69a:	46bd      	mov	sp, r7
 800d69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6a0:	4770      	bx	lr
 800d6a2:	bf00      	nop
 800d6a4:	20000190 	.word	0x20000190

0800d6a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800d6ac:	f7ff fff0 	bl	800d690 <HAL_RCC_GetHCLKFreq>
 800d6b0:	4602      	mov	r2, r0
 800d6b2:	4b05      	ldr	r3, [pc, #20]	@ (800d6c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800d6b4:	689b      	ldr	r3, [r3, #8]
 800d6b6:	0a9b      	lsrs	r3, r3, #10
 800d6b8:	f003 0307 	and.w	r3, r3, #7
 800d6bc:	4903      	ldr	r1, [pc, #12]	@ (800d6cc <HAL_RCC_GetPCLK1Freq+0x24>)
 800d6be:	5ccb      	ldrb	r3, [r1, r3]
 800d6c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	bd80      	pop	{r7, pc}
 800d6c8:	40023800 	.word	0x40023800
 800d6cc:	0801cd98 	.word	0x0801cd98

0800d6d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800d6d4:	f7ff ffdc 	bl	800d690 <HAL_RCC_GetHCLKFreq>
 800d6d8:	4602      	mov	r2, r0
 800d6da:	4b05      	ldr	r3, [pc, #20]	@ (800d6f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800d6dc:	689b      	ldr	r3, [r3, #8]
 800d6de:	0b5b      	lsrs	r3, r3, #13
 800d6e0:	f003 0307 	and.w	r3, r3, #7
 800d6e4:	4903      	ldr	r1, [pc, #12]	@ (800d6f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800d6e6:	5ccb      	ldrb	r3, [r1, r3]
 800d6e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800d6ec:	4618      	mov	r0, r3
 800d6ee:	bd80      	pop	{r7, pc}
 800d6f0:	40023800 	.word	0x40023800
 800d6f4:	0801cd98 	.word	0x0801cd98

0800d6f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d6f8:	b580      	push	{r7, lr}
 800d6fa:	b082      	sub	sp, #8
 800d6fc:	af00      	add	r7, sp, #0
 800d6fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d101      	bne.n	800d70a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d706:	2301      	movs	r3, #1
 800d708:	e07b      	b.n	800d802 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d108      	bne.n	800d724 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	685b      	ldr	r3, [r3, #4]
 800d716:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d71a:	d009      	beq.n	800d730 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	2200      	movs	r2, #0
 800d720:	61da      	str	r2, [r3, #28]
 800d722:	e005      	b.n	800d730 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2200      	movs	r2, #0
 800d728:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	2200      	movs	r2, #0
 800d72e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	2200      	movs	r2, #0
 800d734:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d73c:	b2db      	uxtb	r3, r3
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d106      	bne.n	800d750 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2200      	movs	r2, #0
 800d746:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d74a:	6878      	ldr	r0, [r7, #4]
 800d74c:	f7f9 fb76 	bl	8006e3c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	2202      	movs	r2, #2
 800d754:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d758:	687b      	ldr	r3, [r7, #4]
 800d75a:	681b      	ldr	r3, [r3, #0]
 800d75c:	681a      	ldr	r2, [r3, #0]
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	681b      	ldr	r3, [r3, #0]
 800d762:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d766:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	685b      	ldr	r3, [r3, #4]
 800d76c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	689b      	ldr	r3, [r3, #8]
 800d774:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d778:	431a      	orrs	r2, r3
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	68db      	ldr	r3, [r3, #12]
 800d77e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d782:	431a      	orrs	r2, r3
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	691b      	ldr	r3, [r3, #16]
 800d788:	f003 0302 	and.w	r3, r3, #2
 800d78c:	431a      	orrs	r2, r3
 800d78e:	687b      	ldr	r3, [r7, #4]
 800d790:	695b      	ldr	r3, [r3, #20]
 800d792:	f003 0301 	and.w	r3, r3, #1
 800d796:	431a      	orrs	r2, r3
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	699b      	ldr	r3, [r3, #24]
 800d79c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d7a0:	431a      	orrs	r2, r3
 800d7a2:	687b      	ldr	r3, [r7, #4]
 800d7a4:	69db      	ldr	r3, [r3, #28]
 800d7a6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d7aa:	431a      	orrs	r2, r3
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	6a1b      	ldr	r3, [r3, #32]
 800d7b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d7b4:	ea42 0103 	orr.w	r1, r2, r3
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d7bc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d7c0:	687b      	ldr	r3, [r7, #4]
 800d7c2:	681b      	ldr	r3, [r3, #0]
 800d7c4:	430a      	orrs	r2, r1
 800d7c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	699b      	ldr	r3, [r3, #24]
 800d7cc:	0c1b      	lsrs	r3, r3, #16
 800d7ce:	f003 0104 	and.w	r1, r3, #4
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7d6:	f003 0210 	and.w	r2, r3, #16
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	430a      	orrs	r2, r1
 800d7e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	681b      	ldr	r3, [r3, #0]
 800d7e6:	69da      	ldr	r2, [r3, #28]
 800d7e8:	687b      	ldr	r3, [r7, #4]
 800d7ea:	681b      	ldr	r3, [r3, #0]
 800d7ec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800d7f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	2201      	movs	r2, #1
 800d7fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800d800:	2300      	movs	r3, #0
}
 800d802:	4618      	mov	r0, r3
 800d804:	3708      	adds	r7, #8
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}

0800d80a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d80a:	b580      	push	{r7, lr}
 800d80c:	b088      	sub	sp, #32
 800d80e:	af00      	add	r7, sp, #0
 800d810:	60f8      	str	r0, [r7, #12]
 800d812:	60b9      	str	r1, [r7, #8]
 800d814:	603b      	str	r3, [r7, #0]
 800d816:	4613      	mov	r3, r2
 800d818:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d81a:	f7fa fc8f 	bl	800813c <HAL_GetTick>
 800d81e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800d820:	88fb      	ldrh	r3, [r7, #6]
 800d822:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800d82a:	b2db      	uxtb	r3, r3
 800d82c:	2b01      	cmp	r3, #1
 800d82e:	d001      	beq.n	800d834 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800d830:	2302      	movs	r3, #2
 800d832:	e12a      	b.n	800da8a <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	2b00      	cmp	r3, #0
 800d838:	d002      	beq.n	800d840 <HAL_SPI_Transmit+0x36>
 800d83a:	88fb      	ldrh	r3, [r7, #6]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d101      	bne.n	800d844 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800d840:	2301      	movs	r3, #1
 800d842:	e122      	b.n	800da8a <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800d84a:	2b01      	cmp	r3, #1
 800d84c:	d101      	bne.n	800d852 <HAL_SPI_Transmit+0x48>
 800d84e:	2302      	movs	r3, #2
 800d850:	e11b      	b.n	800da8a <HAL_SPI_Transmit+0x280>
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	2201      	movs	r2, #1
 800d856:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	2203      	movs	r2, #3
 800d85e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	2200      	movs	r2, #0
 800d866:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d868:	68fb      	ldr	r3, [r7, #12]
 800d86a:	68ba      	ldr	r2, [r7, #8]
 800d86c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	88fa      	ldrh	r2, [r7, #6]
 800d872:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	88fa      	ldrh	r2, [r7, #6]
 800d878:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	2200      	movs	r2, #0
 800d87e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	2200      	movs	r2, #0
 800d884:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	2200      	movs	r2, #0
 800d88a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800d88c:	68fb      	ldr	r3, [r7, #12]
 800d88e:	2200      	movs	r2, #0
 800d890:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800d892:	68fb      	ldr	r3, [r7, #12]
 800d894:	2200      	movs	r2, #0
 800d896:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	689b      	ldr	r3, [r3, #8]
 800d89c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d8a0:	d10f      	bne.n	800d8c2 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	681a      	ldr	r2, [r3, #0]
 800d8a8:	68fb      	ldr	r3, [r7, #12]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d8b0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	681a      	ldr	r2, [r3, #0]
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d8c0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d8c2:	68fb      	ldr	r3, [r7, #12]
 800d8c4:	681b      	ldr	r3, [r3, #0]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d8cc:	2b40      	cmp	r3, #64	@ 0x40
 800d8ce:	d007      	beq.n	800d8e0 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d8d0:	68fb      	ldr	r3, [r7, #12]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	681a      	ldr	r2, [r3, #0]
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	681b      	ldr	r3, [r3, #0]
 800d8da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d8de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800d8e0:	68fb      	ldr	r3, [r7, #12]
 800d8e2:	68db      	ldr	r3, [r3, #12]
 800d8e4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d8e8:	d152      	bne.n	800d990 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d8ea:	68fb      	ldr	r3, [r7, #12]
 800d8ec:	685b      	ldr	r3, [r3, #4]
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d002      	beq.n	800d8f8 <HAL_SPI_Transmit+0xee>
 800d8f2:	8b7b      	ldrh	r3, [r7, #26]
 800d8f4:	2b01      	cmp	r3, #1
 800d8f6:	d145      	bne.n	800d984 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d8fc:	881a      	ldrh	r2, [r3, #0]
 800d8fe:	68fb      	ldr	r3, [r7, #12]
 800d900:	681b      	ldr	r3, [r3, #0]
 800d902:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d904:	68fb      	ldr	r3, [r7, #12]
 800d906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d908:	1c9a      	adds	r2, r3, #2
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d90e:	68fb      	ldr	r3, [r7, #12]
 800d910:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d912:	b29b      	uxth	r3, r3
 800d914:	3b01      	subs	r3, #1
 800d916:	b29a      	uxth	r2, r3
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d91c:	e032      	b.n	800d984 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d91e:	68fb      	ldr	r3, [r7, #12]
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	689b      	ldr	r3, [r3, #8]
 800d924:	f003 0302 	and.w	r3, r3, #2
 800d928:	2b02      	cmp	r3, #2
 800d92a:	d112      	bne.n	800d952 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d930:	881a      	ldrh	r2, [r3, #0]
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d938:	68fb      	ldr	r3, [r7, #12]
 800d93a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d93c:	1c9a      	adds	r2, r3, #2
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d942:	68fb      	ldr	r3, [r7, #12]
 800d944:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d946:	b29b      	uxth	r3, r3
 800d948:	3b01      	subs	r3, #1
 800d94a:	b29a      	uxth	r2, r3
 800d94c:	68fb      	ldr	r3, [r7, #12]
 800d94e:	86da      	strh	r2, [r3, #54]	@ 0x36
 800d950:	e018      	b.n	800d984 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d952:	f7fa fbf3 	bl	800813c <HAL_GetTick>
 800d956:	4602      	mov	r2, r0
 800d958:	69fb      	ldr	r3, [r7, #28]
 800d95a:	1ad3      	subs	r3, r2, r3
 800d95c:	683a      	ldr	r2, [r7, #0]
 800d95e:	429a      	cmp	r2, r3
 800d960:	d803      	bhi.n	800d96a <HAL_SPI_Transmit+0x160>
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d968:	d102      	bne.n	800d970 <HAL_SPI_Transmit+0x166>
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	2b00      	cmp	r3, #0
 800d96e:	d109      	bne.n	800d984 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d970:	68fb      	ldr	r3, [r7, #12]
 800d972:	2201      	movs	r2, #1
 800d974:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	2200      	movs	r2, #0
 800d97c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800d980:	2303      	movs	r3, #3
 800d982:	e082      	b.n	800da8a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800d984:	68fb      	ldr	r3, [r7, #12]
 800d986:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d988:	b29b      	uxth	r3, r3
 800d98a:	2b00      	cmp	r3, #0
 800d98c:	d1c7      	bne.n	800d91e <HAL_SPI_Transmit+0x114>
 800d98e:	e053      	b.n	800da38 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	685b      	ldr	r3, [r3, #4]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d002      	beq.n	800d99e <HAL_SPI_Transmit+0x194>
 800d998:	8b7b      	ldrh	r3, [r7, #26]
 800d99a:	2b01      	cmp	r3, #1
 800d99c:	d147      	bne.n	800da2e <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d99e:	68fb      	ldr	r3, [r7, #12]
 800d9a0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d9a2:	68fb      	ldr	r3, [r7, #12]
 800d9a4:	681b      	ldr	r3, [r3, #0]
 800d9a6:	330c      	adds	r3, #12
 800d9a8:	7812      	ldrb	r2, [r2, #0]
 800d9aa:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800d9ac:	68fb      	ldr	r3, [r7, #12]
 800d9ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9b0:	1c5a      	adds	r2, r3, #1
 800d9b2:	68fb      	ldr	r3, [r7, #12]
 800d9b4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800d9b6:	68fb      	ldr	r3, [r7, #12]
 800d9b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d9ba:	b29b      	uxth	r3, r3
 800d9bc:	3b01      	subs	r3, #1
 800d9be:	b29a      	uxth	r2, r3
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800d9c4:	e033      	b.n	800da2e <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	681b      	ldr	r3, [r3, #0]
 800d9ca:	689b      	ldr	r3, [r3, #8]
 800d9cc:	f003 0302 	and.w	r3, r3, #2
 800d9d0:	2b02      	cmp	r3, #2
 800d9d2:	d113      	bne.n	800d9fc <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	330c      	adds	r3, #12
 800d9de:	7812      	ldrb	r2, [r2, #0]
 800d9e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d9e6:	1c5a      	adds	r2, r3, #1
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800d9ec:	68fb      	ldr	r3, [r7, #12]
 800d9ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800d9f0:	b29b      	uxth	r3, r3
 800d9f2:	3b01      	subs	r3, #1
 800d9f4:	b29a      	uxth	r2, r3
 800d9f6:	68fb      	ldr	r3, [r7, #12]
 800d9f8:	86da      	strh	r2, [r3, #54]	@ 0x36
 800d9fa:	e018      	b.n	800da2e <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d9fc:	f7fa fb9e 	bl	800813c <HAL_GetTick>
 800da00:	4602      	mov	r2, r0
 800da02:	69fb      	ldr	r3, [r7, #28]
 800da04:	1ad3      	subs	r3, r2, r3
 800da06:	683a      	ldr	r2, [r7, #0]
 800da08:	429a      	cmp	r2, r3
 800da0a:	d803      	bhi.n	800da14 <HAL_SPI_Transmit+0x20a>
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da12:	d102      	bne.n	800da1a <HAL_SPI_Transmit+0x210>
 800da14:	683b      	ldr	r3, [r7, #0]
 800da16:	2b00      	cmp	r3, #0
 800da18:	d109      	bne.n	800da2e <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800da1a:	68fb      	ldr	r3, [r7, #12]
 800da1c:	2201      	movs	r2, #1
 800da1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	2200      	movs	r2, #0
 800da26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800da2a:	2303      	movs	r3, #3
 800da2c:	e02d      	b.n	800da8a <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800da2e:	68fb      	ldr	r3, [r7, #12]
 800da30:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800da32:	b29b      	uxth	r3, r3
 800da34:	2b00      	cmp	r3, #0
 800da36:	d1c6      	bne.n	800d9c6 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800da38:	69fa      	ldr	r2, [r7, #28]
 800da3a:	6839      	ldr	r1, [r7, #0]
 800da3c:	68f8      	ldr	r0, [r7, #12]
 800da3e:	f000 fbd9 	bl	800e1f4 <SPI_EndRxTxTransaction>
 800da42:	4603      	mov	r3, r0
 800da44:	2b00      	cmp	r3, #0
 800da46:	d002      	beq.n	800da4e <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800da48:	68fb      	ldr	r3, [r7, #12]
 800da4a:	2220      	movs	r2, #32
 800da4c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	689b      	ldr	r3, [r3, #8]
 800da52:	2b00      	cmp	r3, #0
 800da54:	d10a      	bne.n	800da6c <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800da56:	2300      	movs	r3, #0
 800da58:	617b      	str	r3, [r7, #20]
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	681b      	ldr	r3, [r3, #0]
 800da5e:	68db      	ldr	r3, [r3, #12]
 800da60:	617b      	str	r3, [r7, #20]
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	689b      	ldr	r3, [r3, #8]
 800da68:	617b      	str	r3, [r7, #20]
 800da6a:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800da6c:	68fb      	ldr	r3, [r7, #12]
 800da6e:	2201      	movs	r2, #1
 800da70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	2200      	movs	r2, #0
 800da78:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800da7c:	68fb      	ldr	r3, [r7, #12]
 800da7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800da80:	2b00      	cmp	r3, #0
 800da82:	d001      	beq.n	800da88 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800da84:	2301      	movs	r3, #1
 800da86:	e000      	b.n	800da8a <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800da88:	2300      	movs	r3, #0
  }
}
 800da8a:	4618      	mov	r0, r3
 800da8c:	3720      	adds	r7, #32
 800da8e:	46bd      	mov	sp, r7
 800da90:	bd80      	pop	{r7, pc}

0800da92 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800da92:	b580      	push	{r7, lr}
 800da94:	b088      	sub	sp, #32
 800da96:	af02      	add	r7, sp, #8
 800da98:	60f8      	str	r0, [r7, #12]
 800da9a:	60b9      	str	r1, [r7, #8]
 800da9c:	603b      	str	r3, [r7, #0]
 800da9e:	4613      	mov	r3, r2
 800daa0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800daa8:	b2db      	uxtb	r3, r3
 800daaa:	2b01      	cmp	r3, #1
 800daac:	d001      	beq.n	800dab2 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800daae:	2302      	movs	r3, #2
 800dab0:	e104      	b.n	800dcbc <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	685b      	ldr	r3, [r3, #4]
 800dab6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800daba:	d112      	bne.n	800dae2 <HAL_SPI_Receive+0x50>
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	689b      	ldr	r3, [r3, #8]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d10e      	bne.n	800dae2 <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	2204      	movs	r2, #4
 800dac8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800dacc:	88fa      	ldrh	r2, [r7, #6]
 800dace:	683b      	ldr	r3, [r7, #0]
 800dad0:	9300      	str	r3, [sp, #0]
 800dad2:	4613      	mov	r3, r2
 800dad4:	68ba      	ldr	r2, [r7, #8]
 800dad6:	68b9      	ldr	r1, [r7, #8]
 800dad8:	68f8      	ldr	r0, [r7, #12]
 800dada:	f000 f8f3 	bl	800dcc4 <HAL_SPI_TransmitReceive>
 800dade:	4603      	mov	r3, r0
 800dae0:	e0ec      	b.n	800dcbc <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dae2:	f7fa fb2b 	bl	800813c <HAL_GetTick>
 800dae6:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800dae8:	68bb      	ldr	r3, [r7, #8]
 800daea:	2b00      	cmp	r3, #0
 800daec:	d002      	beq.n	800daf4 <HAL_SPI_Receive+0x62>
 800daee:	88fb      	ldrh	r3, [r7, #6]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d101      	bne.n	800daf8 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800daf4:	2301      	movs	r3, #1
 800daf6:	e0e1      	b.n	800dcbc <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800dafe:	2b01      	cmp	r3, #1
 800db00:	d101      	bne.n	800db06 <HAL_SPI_Receive+0x74>
 800db02:	2302      	movs	r3, #2
 800db04:	e0da      	b.n	800dcbc <HAL_SPI_Receive+0x22a>
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	2201      	movs	r2, #1
 800db0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800db0e:	68fb      	ldr	r3, [r7, #12]
 800db10:	2204      	movs	r2, #4
 800db12:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	2200      	movs	r2, #0
 800db1a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800db1c:	68fb      	ldr	r3, [r7, #12]
 800db1e:	68ba      	ldr	r2, [r7, #8]
 800db20:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	88fa      	ldrh	r2, [r7, #6]
 800db26:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800db28:	68fb      	ldr	r3, [r7, #12]
 800db2a:	88fa      	ldrh	r2, [r7, #6]
 800db2c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800db2e:	68fb      	ldr	r3, [r7, #12]
 800db30:	2200      	movs	r2, #0
 800db32:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800db34:	68fb      	ldr	r3, [r7, #12]
 800db36:	2200      	movs	r2, #0
 800db38:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800db3a:	68fb      	ldr	r3, [r7, #12]
 800db3c:	2200      	movs	r2, #0
 800db3e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	2200      	movs	r2, #0
 800db44:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800db46:	68fb      	ldr	r3, [r7, #12]
 800db48:	2200      	movs	r2, #0
 800db4a:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800db4c:	68fb      	ldr	r3, [r7, #12]
 800db4e:	689b      	ldr	r3, [r3, #8]
 800db50:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800db54:	d10f      	bne.n	800db76 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	681a      	ldr	r2, [r3, #0]
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	681b      	ldr	r3, [r3, #0]
 800db60:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800db64:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800db66:	68fb      	ldr	r3, [r7, #12]
 800db68:	681b      	ldr	r3, [r3, #0]
 800db6a:	681a      	ldr	r2, [r3, #0]
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	681b      	ldr	r3, [r3, #0]
 800db70:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800db74:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800db76:	68fb      	ldr	r3, [r7, #12]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	681b      	ldr	r3, [r3, #0]
 800db7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800db80:	2b40      	cmp	r3, #64	@ 0x40
 800db82:	d007      	beq.n	800db94 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	681a      	ldr	r2, [r3, #0]
 800db8a:	68fb      	ldr	r3, [r7, #12]
 800db8c:	681b      	ldr	r3, [r3, #0]
 800db8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800db92:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	68db      	ldr	r3, [r3, #12]
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d170      	bne.n	800dc7e <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800db9c:	e035      	b.n	800dc0a <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800db9e:	68fb      	ldr	r3, [r7, #12]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	689b      	ldr	r3, [r3, #8]
 800dba4:	f003 0301 	and.w	r3, r3, #1
 800dba8:	2b01      	cmp	r3, #1
 800dbaa:	d115      	bne.n	800dbd8 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800dbac:	68fb      	ldr	r3, [r7, #12]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	f103 020c 	add.w	r2, r3, #12
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbb8:	7812      	ldrb	r2, [r2, #0]
 800dbba:	b2d2      	uxtb	r2, r2
 800dbbc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800dbbe:	68fb      	ldr	r3, [r7, #12]
 800dbc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbc2:	1c5a      	adds	r2, r3, #1
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800dbc8:	68fb      	ldr	r3, [r7, #12]
 800dbca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dbcc:	b29b      	uxth	r3, r3
 800dbce:	3b01      	subs	r3, #1
 800dbd0:	b29a      	uxth	r2, r3
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dbd6:	e018      	b.n	800dc0a <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dbd8:	f7fa fab0 	bl	800813c <HAL_GetTick>
 800dbdc:	4602      	mov	r2, r0
 800dbde:	697b      	ldr	r3, [r7, #20]
 800dbe0:	1ad3      	subs	r3, r2, r3
 800dbe2:	683a      	ldr	r2, [r7, #0]
 800dbe4:	429a      	cmp	r2, r3
 800dbe6:	d803      	bhi.n	800dbf0 <HAL_SPI_Receive+0x15e>
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dbee:	d102      	bne.n	800dbf6 <HAL_SPI_Receive+0x164>
 800dbf0:	683b      	ldr	r3, [r7, #0]
 800dbf2:	2b00      	cmp	r3, #0
 800dbf4:	d109      	bne.n	800dc0a <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800dbf6:	68fb      	ldr	r3, [r7, #12]
 800dbf8:	2201      	movs	r2, #1
 800dbfa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800dbfe:	68fb      	ldr	r3, [r7, #12]
 800dc00:	2200      	movs	r2, #0
 800dc02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800dc06:	2303      	movs	r3, #3
 800dc08:	e058      	b.n	800dcbc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800dc0a:	68fb      	ldr	r3, [r7, #12]
 800dc0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc0e:	b29b      	uxth	r3, r3
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d1c4      	bne.n	800db9e <HAL_SPI_Receive+0x10c>
 800dc14:	e038      	b.n	800dc88 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	689b      	ldr	r3, [r3, #8]
 800dc1c:	f003 0301 	and.w	r3, r3, #1
 800dc20:	2b01      	cmp	r3, #1
 800dc22:	d113      	bne.n	800dc4c <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800dc24:	68fb      	ldr	r3, [r7, #12]
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	68da      	ldr	r2, [r3, #12]
 800dc2a:	68fb      	ldr	r3, [r7, #12]
 800dc2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc2e:	b292      	uxth	r2, r2
 800dc30:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800dc32:	68fb      	ldr	r3, [r7, #12]
 800dc34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc36:	1c9a      	adds	r2, r3, #2
 800dc38:	68fb      	ldr	r3, [r7, #12]
 800dc3a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc40:	b29b      	uxth	r3, r3
 800dc42:	3b01      	subs	r3, #1
 800dc44:	b29a      	uxth	r2, r3
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800dc4a:	e018      	b.n	800dc7e <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800dc4c:	f7fa fa76 	bl	800813c <HAL_GetTick>
 800dc50:	4602      	mov	r2, r0
 800dc52:	697b      	ldr	r3, [r7, #20]
 800dc54:	1ad3      	subs	r3, r2, r3
 800dc56:	683a      	ldr	r2, [r7, #0]
 800dc58:	429a      	cmp	r2, r3
 800dc5a:	d803      	bhi.n	800dc64 <HAL_SPI_Receive+0x1d2>
 800dc5c:	683b      	ldr	r3, [r7, #0]
 800dc5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dc62:	d102      	bne.n	800dc6a <HAL_SPI_Receive+0x1d8>
 800dc64:	683b      	ldr	r3, [r7, #0]
 800dc66:	2b00      	cmp	r3, #0
 800dc68:	d109      	bne.n	800dc7e <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	2201      	movs	r2, #1
 800dc6e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800dc72:	68fb      	ldr	r3, [r7, #12]
 800dc74:	2200      	movs	r2, #0
 800dc76:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800dc7a:	2303      	movs	r3, #3
 800dc7c:	e01e      	b.n	800dcbc <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800dc7e:	68fb      	ldr	r3, [r7, #12]
 800dc80:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dc82:	b29b      	uxth	r3, r3
 800dc84:	2b00      	cmp	r3, #0
 800dc86:	d1c6      	bne.n	800dc16 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dc88:	697a      	ldr	r2, [r7, #20]
 800dc8a:	6839      	ldr	r1, [r7, #0]
 800dc8c:	68f8      	ldr	r0, [r7, #12]
 800dc8e:	f000 fa4b 	bl	800e128 <SPI_EndRxTransaction>
 800dc92:	4603      	mov	r3, r0
 800dc94:	2b00      	cmp	r3, #0
 800dc96:	d002      	beq.n	800dc9e <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dc98:	68fb      	ldr	r3, [r7, #12]
 800dc9a:	2220      	movs	r2, #32
 800dc9c:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800dc9e:	68fb      	ldr	r3, [r7, #12]
 800dca0:	2201      	movs	r2, #1
 800dca2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800dca6:	68fb      	ldr	r3, [r7, #12]
 800dca8:	2200      	movs	r2, #0
 800dcaa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d001      	beq.n	800dcba <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800dcb6:	2301      	movs	r3, #1
 800dcb8:	e000      	b.n	800dcbc <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800dcba:	2300      	movs	r3, #0
  }
}
 800dcbc:	4618      	mov	r0, r3
 800dcbe:	3718      	adds	r7, #24
 800dcc0:	46bd      	mov	sp, r7
 800dcc2:	bd80      	pop	{r7, pc}

0800dcc4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800dcc4:	b580      	push	{r7, lr}
 800dcc6:	b08a      	sub	sp, #40	@ 0x28
 800dcc8:	af00      	add	r7, sp, #0
 800dcca:	60f8      	str	r0, [r7, #12]
 800dccc:	60b9      	str	r1, [r7, #8]
 800dcce:	607a      	str	r2, [r7, #4]
 800dcd0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800dcd2:	2301      	movs	r3, #1
 800dcd4:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800dcd6:	f7fa fa31 	bl	800813c <HAL_GetTick>
 800dcda:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800dcdc:	68fb      	ldr	r3, [r7, #12]
 800dcde:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800dce2:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	685b      	ldr	r3, [r3, #4]
 800dce8:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800dcea:	887b      	ldrh	r3, [r7, #2]
 800dcec:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800dcee:	7ffb      	ldrb	r3, [r7, #31]
 800dcf0:	2b01      	cmp	r3, #1
 800dcf2:	d00c      	beq.n	800dd0e <HAL_SPI_TransmitReceive+0x4a>
 800dcf4:	69bb      	ldr	r3, [r7, #24]
 800dcf6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dcfa:	d106      	bne.n	800dd0a <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800dcfc:	68fb      	ldr	r3, [r7, #12]
 800dcfe:	689b      	ldr	r3, [r3, #8]
 800dd00:	2b00      	cmp	r3, #0
 800dd02:	d102      	bne.n	800dd0a <HAL_SPI_TransmitReceive+0x46>
 800dd04:	7ffb      	ldrb	r3, [r7, #31]
 800dd06:	2b04      	cmp	r3, #4
 800dd08:	d001      	beq.n	800dd0e <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 800dd0a:	2302      	movs	r3, #2
 800dd0c:	e17f      	b.n	800e00e <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800dd0e:	68bb      	ldr	r3, [r7, #8]
 800dd10:	2b00      	cmp	r3, #0
 800dd12:	d005      	beq.n	800dd20 <HAL_SPI_TransmitReceive+0x5c>
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d002      	beq.n	800dd20 <HAL_SPI_TransmitReceive+0x5c>
 800dd1a:	887b      	ldrh	r3, [r7, #2]
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d101      	bne.n	800dd24 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800dd20:	2301      	movs	r3, #1
 800dd22:	e174      	b.n	800e00e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800dd24:	68fb      	ldr	r3, [r7, #12]
 800dd26:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800dd2a:	2b01      	cmp	r3, #1
 800dd2c:	d101      	bne.n	800dd32 <HAL_SPI_TransmitReceive+0x6e>
 800dd2e:	2302      	movs	r3, #2
 800dd30:	e16d      	b.n	800e00e <HAL_SPI_TransmitReceive+0x34a>
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	2201      	movs	r2, #1
 800dd36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800dd3a:	68fb      	ldr	r3, [r7, #12]
 800dd3c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800dd40:	b2db      	uxtb	r3, r3
 800dd42:	2b04      	cmp	r3, #4
 800dd44:	d003      	beq.n	800dd4e <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	2205      	movs	r2, #5
 800dd4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	2200      	movs	r2, #0
 800dd52:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	687a      	ldr	r2, [r7, #4]
 800dd58:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800dd5a:	68fb      	ldr	r3, [r7, #12]
 800dd5c:	887a      	ldrh	r2, [r7, #2]
 800dd5e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800dd60:	68fb      	ldr	r3, [r7, #12]
 800dd62:	887a      	ldrh	r2, [r7, #2]
 800dd64:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	68ba      	ldr	r2, [r7, #8]
 800dd6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800dd6c:	68fb      	ldr	r3, [r7, #12]
 800dd6e:	887a      	ldrh	r2, [r7, #2]
 800dd70:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800dd72:	68fb      	ldr	r3, [r7, #12]
 800dd74:	887a      	ldrh	r2, [r7, #2]
 800dd76:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	2200      	movs	r2, #0
 800dd7c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	2200      	movs	r2, #0
 800dd82:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd8e:	2b40      	cmp	r3, #64	@ 0x40
 800dd90:	d007      	beq.n	800dda2 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	681a      	ldr	r2, [r3, #0]
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800dda0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	68db      	ldr	r3, [r3, #12]
 800dda6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ddaa:	d17e      	bne.n	800deaa <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	685b      	ldr	r3, [r3, #4]
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d002      	beq.n	800ddba <HAL_SPI_TransmitReceive+0xf6>
 800ddb4:	8afb      	ldrh	r3, [r7, #22]
 800ddb6:	2b01      	cmp	r3, #1
 800ddb8:	d16c      	bne.n	800de94 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ddba:	68fb      	ldr	r3, [r7, #12]
 800ddbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddbe:	881a      	ldrh	r2, [r3, #0]
 800ddc0:	68fb      	ldr	r3, [r7, #12]
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ddc6:	68fb      	ldr	r3, [r7, #12]
 800ddc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddca:	1c9a      	adds	r2, r3, #2
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ddd0:	68fb      	ldr	r3, [r7, #12]
 800ddd2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ddd4:	b29b      	uxth	r3, r3
 800ddd6:	3b01      	subs	r3, #1
 800ddd8:	b29a      	uxth	r2, r3
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ddde:	e059      	b.n	800de94 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dde0:	68fb      	ldr	r3, [r7, #12]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	689b      	ldr	r3, [r3, #8]
 800dde6:	f003 0302 	and.w	r3, r3, #2
 800ddea:	2b02      	cmp	r3, #2
 800ddec:	d11b      	bne.n	800de26 <HAL_SPI_TransmitReceive+0x162>
 800ddee:	68fb      	ldr	r3, [r7, #12]
 800ddf0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ddf2:	b29b      	uxth	r3, r3
 800ddf4:	2b00      	cmp	r3, #0
 800ddf6:	d016      	beq.n	800de26 <HAL_SPI_TransmitReceive+0x162>
 800ddf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ddfa:	2b01      	cmp	r3, #1
 800ddfc:	d113      	bne.n	800de26 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800ddfe:	68fb      	ldr	r3, [r7, #12]
 800de00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de02:	881a      	ldrh	r2, [r3, #0]
 800de04:	68fb      	ldr	r3, [r7, #12]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de0e:	1c9a      	adds	r2, r3, #2
 800de10:	68fb      	ldr	r3, [r7, #12]
 800de12:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800de18:	b29b      	uxth	r3, r3
 800de1a:	3b01      	subs	r3, #1
 800de1c:	b29a      	uxth	r2, r3
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800de22:	2300      	movs	r3, #0
 800de24:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800de26:	68fb      	ldr	r3, [r7, #12]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	689b      	ldr	r3, [r3, #8]
 800de2c:	f003 0301 	and.w	r3, r3, #1
 800de30:	2b01      	cmp	r3, #1
 800de32:	d119      	bne.n	800de68 <HAL_SPI_TransmitReceive+0x1a4>
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de38:	b29b      	uxth	r3, r3
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d014      	beq.n	800de68 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800de3e:	68fb      	ldr	r3, [r7, #12]
 800de40:	681b      	ldr	r3, [r3, #0]
 800de42:	68da      	ldr	r2, [r3, #12]
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de48:	b292      	uxth	r2, r2
 800de4a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800de4c:	68fb      	ldr	r3, [r7, #12]
 800de4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de50:	1c9a      	adds	r2, r3, #2
 800de52:	68fb      	ldr	r3, [r7, #12]
 800de54:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800de5a:	b29b      	uxth	r3, r3
 800de5c:	3b01      	subs	r3, #1
 800de5e:	b29a      	uxth	r2, r3
 800de60:	68fb      	ldr	r3, [r7, #12]
 800de62:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800de64:	2301      	movs	r3, #1
 800de66:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800de68:	f7fa f968 	bl	800813c <HAL_GetTick>
 800de6c:	4602      	mov	r2, r0
 800de6e:	6a3b      	ldr	r3, [r7, #32]
 800de70:	1ad3      	subs	r3, r2, r3
 800de72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800de74:	429a      	cmp	r2, r3
 800de76:	d80d      	bhi.n	800de94 <HAL_SPI_TransmitReceive+0x1d0>
 800de78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800de7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800de7e:	d009      	beq.n	800de94 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800de80:	68fb      	ldr	r3, [r7, #12]
 800de82:	2201      	movs	r2, #1
 800de84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800de88:	68fb      	ldr	r3, [r7, #12]
 800de8a:	2200      	movs	r2, #0
 800de8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800de90:	2303      	movs	r3, #3
 800de92:	e0bc      	b.n	800e00e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800de98:	b29b      	uxth	r3, r3
 800de9a:	2b00      	cmp	r3, #0
 800de9c:	d1a0      	bne.n	800dde0 <HAL_SPI_TransmitReceive+0x11c>
 800de9e:	68fb      	ldr	r3, [r7, #12]
 800dea0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dea2:	b29b      	uxth	r3, r3
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d19b      	bne.n	800dde0 <HAL_SPI_TransmitReceive+0x11c>
 800dea8:	e082      	b.n	800dfb0 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	685b      	ldr	r3, [r3, #4]
 800deae:	2b00      	cmp	r3, #0
 800deb0:	d002      	beq.n	800deb8 <HAL_SPI_TransmitReceive+0x1f4>
 800deb2:	8afb      	ldrh	r3, [r7, #22]
 800deb4:	2b01      	cmp	r3, #1
 800deb6:	d171      	bne.n	800df9c <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800debc:	68fb      	ldr	r3, [r7, #12]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	330c      	adds	r3, #12
 800dec2:	7812      	ldrb	r2, [r2, #0]
 800dec4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800dec6:	68fb      	ldr	r3, [r7, #12]
 800dec8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800deca:	1c5a      	adds	r2, r3, #1
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800ded0:	68fb      	ldr	r3, [r7, #12]
 800ded2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ded4:	b29b      	uxth	r3, r3
 800ded6:	3b01      	subs	r3, #1
 800ded8:	b29a      	uxth	r2, r3
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dede:	e05d      	b.n	800df9c <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800dee0:	68fb      	ldr	r3, [r7, #12]
 800dee2:	681b      	ldr	r3, [r3, #0]
 800dee4:	689b      	ldr	r3, [r3, #8]
 800dee6:	f003 0302 	and.w	r3, r3, #2
 800deea:	2b02      	cmp	r3, #2
 800deec:	d11c      	bne.n	800df28 <HAL_SPI_TransmitReceive+0x264>
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800def2:	b29b      	uxth	r3, r3
 800def4:	2b00      	cmp	r3, #0
 800def6:	d017      	beq.n	800df28 <HAL_SPI_TransmitReceive+0x264>
 800def8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800defa:	2b01      	cmp	r3, #1
 800defc:	d114      	bne.n	800df28 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800defe:	68fb      	ldr	r3, [r7, #12]
 800df00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800df02:	68fb      	ldr	r3, [r7, #12]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	330c      	adds	r3, #12
 800df08:	7812      	ldrb	r2, [r2, #0]
 800df0a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800df10:	1c5a      	adds	r2, r3, #1
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800df1a:	b29b      	uxth	r3, r3
 800df1c:	3b01      	subs	r3, #1
 800df1e:	b29a      	uxth	r2, r3
 800df20:	68fb      	ldr	r3, [r7, #12]
 800df22:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800df24:	2300      	movs	r3, #0
 800df26:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800df28:	68fb      	ldr	r3, [r7, #12]
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	689b      	ldr	r3, [r3, #8]
 800df2e:	f003 0301 	and.w	r3, r3, #1
 800df32:	2b01      	cmp	r3, #1
 800df34:	d119      	bne.n	800df6a <HAL_SPI_TransmitReceive+0x2a6>
 800df36:	68fb      	ldr	r3, [r7, #12]
 800df38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800df3a:	b29b      	uxth	r3, r3
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d014      	beq.n	800df6a <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	68da      	ldr	r2, [r3, #12]
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df4a:	b2d2      	uxtb	r2, r2
 800df4c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df52:	1c5a      	adds	r2, r3, #1
 800df54:	68fb      	ldr	r3, [r7, #12]
 800df56:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800df5c:	b29b      	uxth	r3, r3
 800df5e:	3b01      	subs	r3, #1
 800df60:	b29a      	uxth	r2, r3
 800df62:	68fb      	ldr	r3, [r7, #12]
 800df64:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800df66:	2301      	movs	r3, #1
 800df68:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800df6a:	f7fa f8e7 	bl	800813c <HAL_GetTick>
 800df6e:	4602      	mov	r2, r0
 800df70:	6a3b      	ldr	r3, [r7, #32]
 800df72:	1ad3      	subs	r3, r2, r3
 800df74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800df76:	429a      	cmp	r2, r3
 800df78:	d803      	bhi.n	800df82 <HAL_SPI_TransmitReceive+0x2be>
 800df7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df80:	d102      	bne.n	800df88 <HAL_SPI_TransmitReceive+0x2c4>
 800df82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800df84:	2b00      	cmp	r3, #0
 800df86:	d109      	bne.n	800df9c <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	2201      	movs	r2, #1
 800df8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800df90:	68fb      	ldr	r3, [r7, #12]
 800df92:	2200      	movs	r2, #0
 800df94:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800df98:	2303      	movs	r3, #3
 800df9a:	e038      	b.n	800e00e <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800df9c:	68fb      	ldr	r3, [r7, #12]
 800df9e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800dfa0:	b29b      	uxth	r3, r3
 800dfa2:	2b00      	cmp	r3, #0
 800dfa4:	d19c      	bne.n	800dee0 <HAL_SPI_TransmitReceive+0x21c>
 800dfa6:	68fb      	ldr	r3, [r7, #12]
 800dfa8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dfaa:	b29b      	uxth	r3, r3
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d197      	bne.n	800dee0 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800dfb0:	6a3a      	ldr	r2, [r7, #32]
 800dfb2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800dfb4:	68f8      	ldr	r0, [r7, #12]
 800dfb6:	f000 f91d 	bl	800e1f4 <SPI_EndRxTxTransaction>
 800dfba:	4603      	mov	r3, r0
 800dfbc:	2b00      	cmp	r3, #0
 800dfbe:	d008      	beq.n	800dfd2 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800dfc0:	68fb      	ldr	r3, [r7, #12]
 800dfc2:	2220      	movs	r2, #32
 800dfc4:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800dfc6:	68fb      	ldr	r3, [r7, #12]
 800dfc8:	2200      	movs	r2, #0
 800dfca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800dfce:	2301      	movs	r3, #1
 800dfd0:	e01d      	b.n	800e00e <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800dfd2:	68fb      	ldr	r3, [r7, #12]
 800dfd4:	689b      	ldr	r3, [r3, #8]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d10a      	bne.n	800dff0 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800dfda:	2300      	movs	r3, #0
 800dfdc:	613b      	str	r3, [r7, #16]
 800dfde:	68fb      	ldr	r3, [r7, #12]
 800dfe0:	681b      	ldr	r3, [r3, #0]
 800dfe2:	68db      	ldr	r3, [r3, #12]
 800dfe4:	613b      	str	r3, [r7, #16]
 800dfe6:	68fb      	ldr	r3, [r7, #12]
 800dfe8:	681b      	ldr	r3, [r3, #0]
 800dfea:	689b      	ldr	r3, [r3, #8]
 800dfec:	613b      	str	r3, [r7, #16]
 800dfee:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800dff0:	68fb      	ldr	r3, [r7, #12]
 800dff2:	2201      	movs	r2, #1
 800dff4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	2200      	movs	r2, #0
 800dffc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e000:	68fb      	ldr	r3, [r7, #12]
 800e002:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e004:	2b00      	cmp	r3, #0
 800e006:	d001      	beq.n	800e00c <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800e008:	2301      	movs	r3, #1
 800e00a:	e000      	b.n	800e00e <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800e00c:	2300      	movs	r3, #0
  }
}
 800e00e:	4618      	mov	r0, r3
 800e010:	3728      	adds	r7, #40	@ 0x28
 800e012:	46bd      	mov	sp, r7
 800e014:	bd80      	pop	{r7, pc}
	...

0800e018 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b088      	sub	sp, #32
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	60f8      	str	r0, [r7, #12]
 800e020:	60b9      	str	r1, [r7, #8]
 800e022:	603b      	str	r3, [r7, #0]
 800e024:	4613      	mov	r3, r2
 800e026:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800e028:	f7fa f888 	bl	800813c <HAL_GetTick>
 800e02c:	4602      	mov	r2, r0
 800e02e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e030:	1a9b      	subs	r3, r3, r2
 800e032:	683a      	ldr	r2, [r7, #0]
 800e034:	4413      	add	r3, r2
 800e036:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800e038:	f7fa f880 	bl	800813c <HAL_GetTick>
 800e03c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800e03e:	4b39      	ldr	r3, [pc, #228]	@ (800e124 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	015b      	lsls	r3, r3, #5
 800e044:	0d1b      	lsrs	r3, r3, #20
 800e046:	69fa      	ldr	r2, [r7, #28]
 800e048:	fb02 f303 	mul.w	r3, r2, r3
 800e04c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e04e:	e054      	b.n	800e0fa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800e050:	683b      	ldr	r3, [r7, #0]
 800e052:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e056:	d050      	beq.n	800e0fa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800e058:	f7fa f870 	bl	800813c <HAL_GetTick>
 800e05c:	4602      	mov	r2, r0
 800e05e:	69bb      	ldr	r3, [r7, #24]
 800e060:	1ad3      	subs	r3, r2, r3
 800e062:	69fa      	ldr	r2, [r7, #28]
 800e064:	429a      	cmp	r2, r3
 800e066:	d902      	bls.n	800e06e <SPI_WaitFlagStateUntilTimeout+0x56>
 800e068:	69fb      	ldr	r3, [r7, #28]
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d13d      	bne.n	800e0ea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	681b      	ldr	r3, [r3, #0]
 800e072:	685a      	ldr	r2, [r3, #4]
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	681b      	ldr	r3, [r3, #0]
 800e078:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800e07c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e07e:	68fb      	ldr	r3, [r7, #12]
 800e080:	685b      	ldr	r3, [r3, #4]
 800e082:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e086:	d111      	bne.n	800e0ac <SPI_WaitFlagStateUntilTimeout+0x94>
 800e088:	68fb      	ldr	r3, [r7, #12]
 800e08a:	689b      	ldr	r3, [r3, #8]
 800e08c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e090:	d004      	beq.n	800e09c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	689b      	ldr	r3, [r3, #8]
 800e096:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e09a:	d107      	bne.n	800e0ac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800e09c:	68fb      	ldr	r3, [r7, #12]
 800e09e:	681b      	ldr	r3, [r3, #0]
 800e0a0:	681a      	ldr	r2, [r3, #0]
 800e0a2:	68fb      	ldr	r3, [r7, #12]
 800e0a4:	681b      	ldr	r3, [r3, #0]
 800e0a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e0aa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800e0ac:	68fb      	ldr	r3, [r7, #12]
 800e0ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e0b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800e0b4:	d10f      	bne.n	800e0d6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800e0b6:	68fb      	ldr	r3, [r7, #12]
 800e0b8:	681b      	ldr	r3, [r3, #0]
 800e0ba:	681a      	ldr	r2, [r3, #0]
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e0c4:	601a      	str	r2, [r3, #0]
 800e0c6:	68fb      	ldr	r3, [r7, #12]
 800e0c8:	681b      	ldr	r3, [r3, #0]
 800e0ca:	681a      	ldr	r2, [r3, #0]
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	681b      	ldr	r3, [r3, #0]
 800e0d0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800e0d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	2201      	movs	r2, #1
 800e0da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800e0de:	68fb      	ldr	r3, [r7, #12]
 800e0e0:	2200      	movs	r2, #0
 800e0e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800e0e6:	2303      	movs	r3, #3
 800e0e8:	e017      	b.n	800e11a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800e0ea:	697b      	ldr	r3, [r7, #20]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	d101      	bne.n	800e0f4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800e0f4:	697b      	ldr	r3, [r7, #20]
 800e0f6:	3b01      	subs	r3, #1
 800e0f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800e0fa:	68fb      	ldr	r3, [r7, #12]
 800e0fc:	681b      	ldr	r3, [r3, #0]
 800e0fe:	689a      	ldr	r2, [r3, #8]
 800e100:	68bb      	ldr	r3, [r7, #8]
 800e102:	4013      	ands	r3, r2
 800e104:	68ba      	ldr	r2, [r7, #8]
 800e106:	429a      	cmp	r2, r3
 800e108:	bf0c      	ite	eq
 800e10a:	2301      	moveq	r3, #1
 800e10c:	2300      	movne	r3, #0
 800e10e:	b2db      	uxtb	r3, r3
 800e110:	461a      	mov	r2, r3
 800e112:	79fb      	ldrb	r3, [r7, #7]
 800e114:	429a      	cmp	r2, r3
 800e116:	d19b      	bne.n	800e050 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800e118:	2300      	movs	r3, #0
}
 800e11a:	4618      	mov	r0, r3
 800e11c:	3720      	adds	r7, #32
 800e11e:	46bd      	mov	sp, r7
 800e120:	bd80      	pop	{r7, pc}
 800e122:	bf00      	nop
 800e124:	20000190 	.word	0x20000190

0800e128 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800e128:	b580      	push	{r7, lr}
 800e12a:	b086      	sub	sp, #24
 800e12c:	af02      	add	r7, sp, #8
 800e12e:	60f8      	str	r0, [r7, #12]
 800e130:	60b9      	str	r1, [r7, #8]
 800e132:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	685b      	ldr	r3, [r3, #4]
 800e138:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e13c:	d111      	bne.n	800e162 <SPI_EndRxTransaction+0x3a>
 800e13e:	68fb      	ldr	r3, [r7, #12]
 800e140:	689b      	ldr	r3, [r3, #8]
 800e142:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e146:	d004      	beq.n	800e152 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800e148:	68fb      	ldr	r3, [r7, #12]
 800e14a:	689b      	ldr	r3, [r3, #8]
 800e14c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e150:	d107      	bne.n	800e162 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	681b      	ldr	r3, [r3, #0]
 800e156:	681a      	ldr	r2, [r3, #0]
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e160:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e162:	68fb      	ldr	r3, [r7, #12]
 800e164:	685b      	ldr	r3, [r3, #4]
 800e166:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e16a:	d12a      	bne.n	800e1c2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800e16c:	68fb      	ldr	r3, [r7, #12]
 800e16e:	689b      	ldr	r3, [r3, #8]
 800e170:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e174:	d012      	beq.n	800e19c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	9300      	str	r3, [sp, #0]
 800e17a:	68bb      	ldr	r3, [r7, #8]
 800e17c:	2200      	movs	r2, #0
 800e17e:	2180      	movs	r1, #128	@ 0x80
 800e180:	68f8      	ldr	r0, [r7, #12]
 800e182:	f7ff ff49 	bl	800e018 <SPI_WaitFlagStateUntilTimeout>
 800e186:	4603      	mov	r3, r0
 800e188:	2b00      	cmp	r3, #0
 800e18a:	d02d      	beq.n	800e1e8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e190:	f043 0220 	orr.w	r2, r3, #32
 800e194:	68fb      	ldr	r3, [r7, #12]
 800e196:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800e198:	2303      	movs	r3, #3
 800e19a:	e026      	b.n	800e1ea <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	9300      	str	r3, [sp, #0]
 800e1a0:	68bb      	ldr	r3, [r7, #8]
 800e1a2:	2200      	movs	r2, #0
 800e1a4:	2101      	movs	r1, #1
 800e1a6:	68f8      	ldr	r0, [r7, #12]
 800e1a8:	f7ff ff36 	bl	800e018 <SPI_WaitFlagStateUntilTimeout>
 800e1ac:	4603      	mov	r3, r0
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d01a      	beq.n	800e1e8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e1b2:	68fb      	ldr	r3, [r7, #12]
 800e1b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e1b6:	f043 0220 	orr.w	r2, r3, #32
 800e1ba:	68fb      	ldr	r3, [r7, #12]
 800e1bc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800e1be:	2303      	movs	r3, #3
 800e1c0:	e013      	b.n	800e1ea <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	9300      	str	r3, [sp, #0]
 800e1c6:	68bb      	ldr	r3, [r7, #8]
 800e1c8:	2200      	movs	r2, #0
 800e1ca:	2101      	movs	r1, #1
 800e1cc:	68f8      	ldr	r0, [r7, #12]
 800e1ce:	f7ff ff23 	bl	800e018 <SPI_WaitFlagStateUntilTimeout>
 800e1d2:	4603      	mov	r3, r0
 800e1d4:	2b00      	cmp	r3, #0
 800e1d6:	d007      	beq.n	800e1e8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e1d8:	68fb      	ldr	r3, [r7, #12]
 800e1da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e1dc:	f043 0220 	orr.w	r2, r3, #32
 800e1e0:	68fb      	ldr	r3, [r7, #12]
 800e1e2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800e1e4:	2303      	movs	r3, #3
 800e1e6:	e000      	b.n	800e1ea <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800e1e8:	2300      	movs	r3, #0
}
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	3710      	adds	r7, #16
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	bd80      	pop	{r7, pc}
	...

0800e1f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800e1f4:	b580      	push	{r7, lr}
 800e1f6:	b088      	sub	sp, #32
 800e1f8:	af02      	add	r7, sp, #8
 800e1fa:	60f8      	str	r0, [r7, #12]
 800e1fc:	60b9      	str	r1, [r7, #8]
 800e1fe:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800e200:	687b      	ldr	r3, [r7, #4]
 800e202:	9300      	str	r3, [sp, #0]
 800e204:	68bb      	ldr	r3, [r7, #8]
 800e206:	2201      	movs	r2, #1
 800e208:	2102      	movs	r1, #2
 800e20a:	68f8      	ldr	r0, [r7, #12]
 800e20c:	f7ff ff04 	bl	800e018 <SPI_WaitFlagStateUntilTimeout>
 800e210:	4603      	mov	r3, r0
 800e212:	2b00      	cmp	r3, #0
 800e214:	d007      	beq.n	800e226 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e216:	68fb      	ldr	r3, [r7, #12]
 800e218:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e21a:	f043 0220 	orr.w	r2, r3, #32
 800e21e:	68fb      	ldr	r3, [r7, #12]
 800e220:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800e222:	2303      	movs	r3, #3
 800e224:	e032      	b.n	800e28c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800e226:	4b1b      	ldr	r3, [pc, #108]	@ (800e294 <SPI_EndRxTxTransaction+0xa0>)
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	4a1b      	ldr	r2, [pc, #108]	@ (800e298 <SPI_EndRxTxTransaction+0xa4>)
 800e22c:	fba2 2303 	umull	r2, r3, r2, r3
 800e230:	0d5b      	lsrs	r3, r3, #21
 800e232:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800e236:	fb02 f303 	mul.w	r3, r2, r3
 800e23a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800e23c:	68fb      	ldr	r3, [r7, #12]
 800e23e:	685b      	ldr	r3, [r3, #4]
 800e240:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e244:	d112      	bne.n	800e26c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	9300      	str	r3, [sp, #0]
 800e24a:	68bb      	ldr	r3, [r7, #8]
 800e24c:	2200      	movs	r2, #0
 800e24e:	2180      	movs	r1, #128	@ 0x80
 800e250:	68f8      	ldr	r0, [r7, #12]
 800e252:	f7ff fee1 	bl	800e018 <SPI_WaitFlagStateUntilTimeout>
 800e256:	4603      	mov	r3, r0
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d016      	beq.n	800e28a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800e25c:	68fb      	ldr	r3, [r7, #12]
 800e25e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e260:	f043 0220 	orr.w	r2, r3, #32
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800e268:	2303      	movs	r3, #3
 800e26a:	e00f      	b.n	800e28c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800e26c:	697b      	ldr	r3, [r7, #20]
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d00a      	beq.n	800e288 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800e272:	697b      	ldr	r3, [r7, #20]
 800e274:	3b01      	subs	r3, #1
 800e276:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	681b      	ldr	r3, [r3, #0]
 800e27c:	689b      	ldr	r3, [r3, #8]
 800e27e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e282:	2b80      	cmp	r3, #128	@ 0x80
 800e284:	d0f2      	beq.n	800e26c <SPI_EndRxTxTransaction+0x78>
 800e286:	e000      	b.n	800e28a <SPI_EndRxTxTransaction+0x96>
        break;
 800e288:	bf00      	nop
  }

  return HAL_OK;
 800e28a:	2300      	movs	r3, #0
}
 800e28c:	4618      	mov	r0, r3
 800e28e:	3718      	adds	r7, #24
 800e290:	46bd      	mov	sp, r7
 800e292:	bd80      	pop	{r7, pc}
 800e294:	20000190 	.word	0x20000190
 800e298:	165e9f81 	.word	0x165e9f81

0800e29c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800e29c:	b580      	push	{r7, lr}
 800e29e:	b082      	sub	sp, #8
 800e2a0:	af00      	add	r7, sp, #0
 800e2a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	2b00      	cmp	r3, #0
 800e2a8:	d101      	bne.n	800e2ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800e2aa:	2301      	movs	r3, #1
 800e2ac:	e041      	b.n	800e332 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e2b4:	b2db      	uxtb	r3, r3
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d106      	bne.n	800e2c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e2ba:	687b      	ldr	r3, [r7, #4]
 800e2bc:	2200      	movs	r2, #0
 800e2be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800e2c2:	6878      	ldr	r0, [r7, #4]
 800e2c4:	f7f8 fe6c 	bl	8006fa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	2202      	movs	r2, #2
 800e2cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681a      	ldr	r2, [r3, #0]
 800e2d4:	687b      	ldr	r3, [r7, #4]
 800e2d6:	3304      	adds	r3, #4
 800e2d8:	4619      	mov	r1, r3
 800e2da:	4610      	mov	r0, r2
 800e2dc:	f000 fc88 	bl	800ebf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	2201      	movs	r2, #1
 800e2e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	2201      	movs	r2, #1
 800e2ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2201      	movs	r2, #1
 800e2f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	2201      	movs	r2, #1
 800e2fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e300:	687b      	ldr	r3, [r7, #4]
 800e302:	2201      	movs	r2, #1
 800e304:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	2201      	movs	r2, #1
 800e30c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	2201      	movs	r2, #1
 800e314:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	2201      	movs	r2, #1
 800e31c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	2201      	movs	r2, #1
 800e324:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	2201      	movs	r2, #1
 800e32c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e330:	2300      	movs	r3, #0
}
 800e332:	4618      	mov	r0, r3
 800e334:	3708      	adds	r7, #8
 800e336:	46bd      	mov	sp, r7
 800e338:	bd80      	pop	{r7, pc}

0800e33a <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800e33a:	b480      	push	{r7}
 800e33c:	b083      	sub	sp, #12
 800e33e:	af00      	add	r7, sp, #0
 800e340:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	6a1a      	ldr	r2, [r3, #32]
 800e348:	f241 1311 	movw	r3, #4369	@ 0x1111
 800e34c:	4013      	ands	r3, r2
 800e34e:	2b00      	cmp	r3, #0
 800e350:	d10f      	bne.n	800e372 <HAL_TIM_Base_Stop+0x38>
 800e352:	687b      	ldr	r3, [r7, #4]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	6a1a      	ldr	r2, [r3, #32]
 800e358:	f240 4344 	movw	r3, #1092	@ 0x444
 800e35c:	4013      	ands	r3, r2
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d107      	bne.n	800e372 <HAL_TIM_Base_Stop+0x38>
 800e362:	687b      	ldr	r3, [r7, #4]
 800e364:	681b      	ldr	r3, [r3, #0]
 800e366:	681a      	ldr	r2, [r3, #0]
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	681b      	ldr	r3, [r3, #0]
 800e36c:	f022 0201 	bic.w	r2, r2, #1
 800e370:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2201      	movs	r2, #1
 800e376:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800e37a:	2300      	movs	r3, #0
}
 800e37c:	4618      	mov	r0, r3
 800e37e:	370c      	adds	r7, #12
 800e380:	46bd      	mov	sp, r7
 800e382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e386:	4770      	bx	lr

0800e388 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800e388:	b480      	push	{r7}
 800e38a:	b085      	sub	sp, #20
 800e38c:	af00      	add	r7, sp, #0
 800e38e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e396:	b2db      	uxtb	r3, r3
 800e398:	2b01      	cmp	r3, #1
 800e39a:	d001      	beq.n	800e3a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800e39c:	2301      	movs	r3, #1
 800e39e:	e04e      	b.n	800e43e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	2202      	movs	r2, #2
 800e3a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	68da      	ldr	r2, [r3, #12]
 800e3ae:	687b      	ldr	r3, [r7, #4]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	f042 0201 	orr.w	r2, r2, #1
 800e3b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	4a23      	ldr	r2, [pc, #140]	@ (800e44c <HAL_TIM_Base_Start_IT+0xc4>)
 800e3be:	4293      	cmp	r3, r2
 800e3c0:	d022      	beq.n	800e408 <HAL_TIM_Base_Start_IT+0x80>
 800e3c2:	687b      	ldr	r3, [r7, #4]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e3ca:	d01d      	beq.n	800e408 <HAL_TIM_Base_Start_IT+0x80>
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	4a1f      	ldr	r2, [pc, #124]	@ (800e450 <HAL_TIM_Base_Start_IT+0xc8>)
 800e3d2:	4293      	cmp	r3, r2
 800e3d4:	d018      	beq.n	800e408 <HAL_TIM_Base_Start_IT+0x80>
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	681b      	ldr	r3, [r3, #0]
 800e3da:	4a1e      	ldr	r2, [pc, #120]	@ (800e454 <HAL_TIM_Base_Start_IT+0xcc>)
 800e3dc:	4293      	cmp	r3, r2
 800e3de:	d013      	beq.n	800e408 <HAL_TIM_Base_Start_IT+0x80>
 800e3e0:	687b      	ldr	r3, [r7, #4]
 800e3e2:	681b      	ldr	r3, [r3, #0]
 800e3e4:	4a1c      	ldr	r2, [pc, #112]	@ (800e458 <HAL_TIM_Base_Start_IT+0xd0>)
 800e3e6:	4293      	cmp	r3, r2
 800e3e8:	d00e      	beq.n	800e408 <HAL_TIM_Base_Start_IT+0x80>
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	681b      	ldr	r3, [r3, #0]
 800e3ee:	4a1b      	ldr	r2, [pc, #108]	@ (800e45c <HAL_TIM_Base_Start_IT+0xd4>)
 800e3f0:	4293      	cmp	r3, r2
 800e3f2:	d009      	beq.n	800e408 <HAL_TIM_Base_Start_IT+0x80>
 800e3f4:	687b      	ldr	r3, [r7, #4]
 800e3f6:	681b      	ldr	r3, [r3, #0]
 800e3f8:	4a19      	ldr	r2, [pc, #100]	@ (800e460 <HAL_TIM_Base_Start_IT+0xd8>)
 800e3fa:	4293      	cmp	r3, r2
 800e3fc:	d004      	beq.n	800e408 <HAL_TIM_Base_Start_IT+0x80>
 800e3fe:	687b      	ldr	r3, [r7, #4]
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	4a18      	ldr	r2, [pc, #96]	@ (800e464 <HAL_TIM_Base_Start_IT+0xdc>)
 800e404:	4293      	cmp	r3, r2
 800e406:	d111      	bne.n	800e42c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	689b      	ldr	r3, [r3, #8]
 800e40e:	f003 0307 	and.w	r3, r3, #7
 800e412:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	2b06      	cmp	r3, #6
 800e418:	d010      	beq.n	800e43c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	681a      	ldr	r2, [r3, #0]
 800e420:	687b      	ldr	r3, [r7, #4]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	f042 0201 	orr.w	r2, r2, #1
 800e428:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e42a:	e007      	b.n	800e43c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	681a      	ldr	r2, [r3, #0]
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	681b      	ldr	r3, [r3, #0]
 800e436:	f042 0201 	orr.w	r2, r2, #1
 800e43a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e43c:	2300      	movs	r3, #0
}
 800e43e:	4618      	mov	r0, r3
 800e440:	3714      	adds	r7, #20
 800e442:	46bd      	mov	sp, r7
 800e444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e448:	4770      	bx	lr
 800e44a:	bf00      	nop
 800e44c:	40010000 	.word	0x40010000
 800e450:	40000400 	.word	0x40000400
 800e454:	40000800 	.word	0x40000800
 800e458:	40000c00 	.word	0x40000c00
 800e45c:	40010400 	.word	0x40010400
 800e460:	40014000 	.word	0x40014000
 800e464:	40001800 	.word	0x40001800

0800e468 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800e468:	b580      	push	{r7, lr}
 800e46a:	b082      	sub	sp, #8
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	2b00      	cmp	r3, #0
 800e474:	d101      	bne.n	800e47a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800e476:	2301      	movs	r3, #1
 800e478:	e041      	b.n	800e4fe <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800e480:	b2db      	uxtb	r3, r3
 800e482:	2b00      	cmp	r3, #0
 800e484:	d106      	bne.n	800e494 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800e486:	687b      	ldr	r3, [r7, #4]
 800e488:	2200      	movs	r2, #0
 800e48a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800e48e:	6878      	ldr	r0, [r7, #4]
 800e490:	f000 f839 	bl	800e506 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	2202      	movs	r2, #2
 800e498:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	681a      	ldr	r2, [r3, #0]
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	3304      	adds	r3, #4
 800e4a4:	4619      	mov	r1, r3
 800e4a6:	4610      	mov	r0, r2
 800e4a8:	f000 fba2 	bl	800ebf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	2201      	movs	r2, #1
 800e4b0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2201      	movs	r2, #1
 800e4b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e4bc:	687b      	ldr	r3, [r7, #4]
 800e4be:	2201      	movs	r2, #1
 800e4c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e4c4:	687b      	ldr	r3, [r7, #4]
 800e4c6:	2201      	movs	r2, #1
 800e4c8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e4cc:	687b      	ldr	r3, [r7, #4]
 800e4ce:	2201      	movs	r2, #1
 800e4d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800e4dc:	687b      	ldr	r3, [r7, #4]
 800e4de:	2201      	movs	r2, #1
 800e4e0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800e4e4:	687b      	ldr	r3, [r7, #4]
 800e4e6:	2201      	movs	r2, #1
 800e4e8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800e4ec:	687b      	ldr	r3, [r7, #4]
 800e4ee:	2201      	movs	r2, #1
 800e4f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	2201      	movs	r2, #1
 800e4f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800e4fc:	2300      	movs	r3, #0
}
 800e4fe:	4618      	mov	r0, r3
 800e500:	3708      	adds	r7, #8
 800e502:	46bd      	mov	sp, r7
 800e504:	bd80      	pop	{r7, pc}

0800e506 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800e506:	b480      	push	{r7}
 800e508:	b083      	sub	sp, #12
 800e50a:	af00      	add	r7, sp, #0
 800e50c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800e50e:	bf00      	nop
 800e510:	370c      	adds	r7, #12
 800e512:	46bd      	mov	sp, r7
 800e514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e518:	4770      	bx	lr
	...

0800e51c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b084      	sub	sp, #16
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
 800e524:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800e526:	683b      	ldr	r3, [r7, #0]
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d109      	bne.n	800e540 <HAL_TIM_PWM_Start+0x24>
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800e532:	b2db      	uxtb	r3, r3
 800e534:	2b01      	cmp	r3, #1
 800e536:	bf14      	ite	ne
 800e538:	2301      	movne	r3, #1
 800e53a:	2300      	moveq	r3, #0
 800e53c:	b2db      	uxtb	r3, r3
 800e53e:	e022      	b.n	800e586 <HAL_TIM_PWM_Start+0x6a>
 800e540:	683b      	ldr	r3, [r7, #0]
 800e542:	2b04      	cmp	r3, #4
 800e544:	d109      	bne.n	800e55a <HAL_TIM_PWM_Start+0x3e>
 800e546:	687b      	ldr	r3, [r7, #4]
 800e548:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800e54c:	b2db      	uxtb	r3, r3
 800e54e:	2b01      	cmp	r3, #1
 800e550:	bf14      	ite	ne
 800e552:	2301      	movne	r3, #1
 800e554:	2300      	moveq	r3, #0
 800e556:	b2db      	uxtb	r3, r3
 800e558:	e015      	b.n	800e586 <HAL_TIM_PWM_Start+0x6a>
 800e55a:	683b      	ldr	r3, [r7, #0]
 800e55c:	2b08      	cmp	r3, #8
 800e55e:	d109      	bne.n	800e574 <HAL_TIM_PWM_Start+0x58>
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800e566:	b2db      	uxtb	r3, r3
 800e568:	2b01      	cmp	r3, #1
 800e56a:	bf14      	ite	ne
 800e56c:	2301      	movne	r3, #1
 800e56e:	2300      	moveq	r3, #0
 800e570:	b2db      	uxtb	r3, r3
 800e572:	e008      	b.n	800e586 <HAL_TIM_PWM_Start+0x6a>
 800e574:	687b      	ldr	r3, [r7, #4]
 800e576:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e57a:	b2db      	uxtb	r3, r3
 800e57c:	2b01      	cmp	r3, #1
 800e57e:	bf14      	ite	ne
 800e580:	2301      	movne	r3, #1
 800e582:	2300      	moveq	r3, #0
 800e584:	b2db      	uxtb	r3, r3
 800e586:	2b00      	cmp	r3, #0
 800e588:	d001      	beq.n	800e58e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800e58a:	2301      	movs	r3, #1
 800e58c:	e07c      	b.n	800e688 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800e58e:	683b      	ldr	r3, [r7, #0]
 800e590:	2b00      	cmp	r3, #0
 800e592:	d104      	bne.n	800e59e <HAL_TIM_PWM_Start+0x82>
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	2202      	movs	r2, #2
 800e598:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800e59c:	e013      	b.n	800e5c6 <HAL_TIM_PWM_Start+0xaa>
 800e59e:	683b      	ldr	r3, [r7, #0]
 800e5a0:	2b04      	cmp	r3, #4
 800e5a2:	d104      	bne.n	800e5ae <HAL_TIM_PWM_Start+0x92>
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	2202      	movs	r2, #2
 800e5a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800e5ac:	e00b      	b.n	800e5c6 <HAL_TIM_PWM_Start+0xaa>
 800e5ae:	683b      	ldr	r3, [r7, #0]
 800e5b0:	2b08      	cmp	r3, #8
 800e5b2:	d104      	bne.n	800e5be <HAL_TIM_PWM_Start+0xa2>
 800e5b4:	687b      	ldr	r3, [r7, #4]
 800e5b6:	2202      	movs	r2, #2
 800e5b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800e5bc:	e003      	b.n	800e5c6 <HAL_TIM_PWM_Start+0xaa>
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	2202      	movs	r2, #2
 800e5c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	681b      	ldr	r3, [r3, #0]
 800e5ca:	2201      	movs	r2, #1
 800e5cc:	6839      	ldr	r1, [r7, #0]
 800e5ce:	4618      	mov	r0, r3
 800e5d0:	f000 fe04 	bl	800f1dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	681b      	ldr	r3, [r3, #0]
 800e5d8:	4a2d      	ldr	r2, [pc, #180]	@ (800e690 <HAL_TIM_PWM_Start+0x174>)
 800e5da:	4293      	cmp	r3, r2
 800e5dc:	d004      	beq.n	800e5e8 <HAL_TIM_PWM_Start+0xcc>
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	4a2c      	ldr	r2, [pc, #176]	@ (800e694 <HAL_TIM_PWM_Start+0x178>)
 800e5e4:	4293      	cmp	r3, r2
 800e5e6:	d101      	bne.n	800e5ec <HAL_TIM_PWM_Start+0xd0>
 800e5e8:	2301      	movs	r3, #1
 800e5ea:	e000      	b.n	800e5ee <HAL_TIM_PWM_Start+0xd2>
 800e5ec:	2300      	movs	r3, #0
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d007      	beq.n	800e602 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	681b      	ldr	r3, [r3, #0]
 800e5f6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e5f8:	687b      	ldr	r3, [r7, #4]
 800e5fa:	681b      	ldr	r3, [r3, #0]
 800e5fc:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800e600:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	681b      	ldr	r3, [r3, #0]
 800e606:	4a22      	ldr	r2, [pc, #136]	@ (800e690 <HAL_TIM_PWM_Start+0x174>)
 800e608:	4293      	cmp	r3, r2
 800e60a:	d022      	beq.n	800e652 <HAL_TIM_PWM_Start+0x136>
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e614:	d01d      	beq.n	800e652 <HAL_TIM_PWM_Start+0x136>
 800e616:	687b      	ldr	r3, [r7, #4]
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	4a1f      	ldr	r2, [pc, #124]	@ (800e698 <HAL_TIM_PWM_Start+0x17c>)
 800e61c:	4293      	cmp	r3, r2
 800e61e:	d018      	beq.n	800e652 <HAL_TIM_PWM_Start+0x136>
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	4a1d      	ldr	r2, [pc, #116]	@ (800e69c <HAL_TIM_PWM_Start+0x180>)
 800e626:	4293      	cmp	r3, r2
 800e628:	d013      	beq.n	800e652 <HAL_TIM_PWM_Start+0x136>
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	4a1c      	ldr	r2, [pc, #112]	@ (800e6a0 <HAL_TIM_PWM_Start+0x184>)
 800e630:	4293      	cmp	r3, r2
 800e632:	d00e      	beq.n	800e652 <HAL_TIM_PWM_Start+0x136>
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	681b      	ldr	r3, [r3, #0]
 800e638:	4a16      	ldr	r2, [pc, #88]	@ (800e694 <HAL_TIM_PWM_Start+0x178>)
 800e63a:	4293      	cmp	r3, r2
 800e63c:	d009      	beq.n	800e652 <HAL_TIM_PWM_Start+0x136>
 800e63e:	687b      	ldr	r3, [r7, #4]
 800e640:	681b      	ldr	r3, [r3, #0]
 800e642:	4a18      	ldr	r2, [pc, #96]	@ (800e6a4 <HAL_TIM_PWM_Start+0x188>)
 800e644:	4293      	cmp	r3, r2
 800e646:	d004      	beq.n	800e652 <HAL_TIM_PWM_Start+0x136>
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	681b      	ldr	r3, [r3, #0]
 800e64c:	4a16      	ldr	r2, [pc, #88]	@ (800e6a8 <HAL_TIM_PWM_Start+0x18c>)
 800e64e:	4293      	cmp	r3, r2
 800e650:	d111      	bne.n	800e676 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	689b      	ldr	r3, [r3, #8]
 800e658:	f003 0307 	and.w	r3, r3, #7
 800e65c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	2b06      	cmp	r3, #6
 800e662:	d010      	beq.n	800e686 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	681a      	ldr	r2, [r3, #0]
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	681b      	ldr	r3, [r3, #0]
 800e66e:	f042 0201 	orr.w	r2, r2, #1
 800e672:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800e674:	e007      	b.n	800e686 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	681a      	ldr	r2, [r3, #0]
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	f042 0201 	orr.w	r2, r2, #1
 800e684:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800e686:	2300      	movs	r3, #0
}
 800e688:	4618      	mov	r0, r3
 800e68a:	3710      	adds	r7, #16
 800e68c:	46bd      	mov	sp, r7
 800e68e:	bd80      	pop	{r7, pc}
 800e690:	40010000 	.word	0x40010000
 800e694:	40010400 	.word	0x40010400
 800e698:	40000400 	.word	0x40000400
 800e69c:	40000800 	.word	0x40000800
 800e6a0:	40000c00 	.word	0x40000c00
 800e6a4:	40014000 	.word	0x40014000
 800e6a8:	40001800 	.word	0x40001800

0800e6ac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800e6ac:	b580      	push	{r7, lr}
 800e6ae:	b084      	sub	sp, #16
 800e6b0:	af00      	add	r7, sp, #0
 800e6b2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	68db      	ldr	r3, [r3, #12]
 800e6ba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	681b      	ldr	r3, [r3, #0]
 800e6c0:	691b      	ldr	r3, [r3, #16]
 800e6c2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800e6c4:	68bb      	ldr	r3, [r7, #8]
 800e6c6:	f003 0302 	and.w	r3, r3, #2
 800e6ca:	2b00      	cmp	r3, #0
 800e6cc:	d020      	beq.n	800e710 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	f003 0302 	and.w	r3, r3, #2
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d01b      	beq.n	800e710 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	681b      	ldr	r3, [r3, #0]
 800e6dc:	f06f 0202 	mvn.w	r2, #2
 800e6e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	2201      	movs	r2, #1
 800e6e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	699b      	ldr	r3, [r3, #24]
 800e6ee:	f003 0303 	and.w	r3, r3, #3
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d003      	beq.n	800e6fe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800e6f6:	6878      	ldr	r0, [r7, #4]
 800e6f8:	f000 fa5b 	bl	800ebb2 <HAL_TIM_IC_CaptureCallback>
 800e6fc:	e005      	b.n	800e70a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800e6fe:	6878      	ldr	r0, [r7, #4]
 800e700:	f000 fa4d 	bl	800eb9e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e704:	6878      	ldr	r0, [r7, #4]
 800e706:	f000 fa5e 	bl	800ebc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	2200      	movs	r2, #0
 800e70e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800e710:	68bb      	ldr	r3, [r7, #8]
 800e712:	f003 0304 	and.w	r3, r3, #4
 800e716:	2b00      	cmp	r3, #0
 800e718:	d020      	beq.n	800e75c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800e71a:	68fb      	ldr	r3, [r7, #12]
 800e71c:	f003 0304 	and.w	r3, r3, #4
 800e720:	2b00      	cmp	r3, #0
 800e722:	d01b      	beq.n	800e75c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	681b      	ldr	r3, [r3, #0]
 800e728:	f06f 0204 	mvn.w	r2, #4
 800e72c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	2202      	movs	r2, #2
 800e732:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	699b      	ldr	r3, [r3, #24]
 800e73a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d003      	beq.n	800e74a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e742:	6878      	ldr	r0, [r7, #4]
 800e744:	f000 fa35 	bl	800ebb2 <HAL_TIM_IC_CaptureCallback>
 800e748:	e005      	b.n	800e756 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e74a:	6878      	ldr	r0, [r7, #4]
 800e74c:	f000 fa27 	bl	800eb9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e750:	6878      	ldr	r0, [r7, #4]
 800e752:	f000 fa38 	bl	800ebc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	2200      	movs	r2, #0
 800e75a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800e75c:	68bb      	ldr	r3, [r7, #8]
 800e75e:	f003 0308 	and.w	r3, r3, #8
 800e762:	2b00      	cmp	r3, #0
 800e764:	d020      	beq.n	800e7a8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800e766:	68fb      	ldr	r3, [r7, #12]
 800e768:	f003 0308 	and.w	r3, r3, #8
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	d01b      	beq.n	800e7a8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	f06f 0208 	mvn.w	r2, #8
 800e778:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800e77a:	687b      	ldr	r3, [r7, #4]
 800e77c:	2204      	movs	r2, #4
 800e77e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800e780:	687b      	ldr	r3, [r7, #4]
 800e782:	681b      	ldr	r3, [r3, #0]
 800e784:	69db      	ldr	r3, [r3, #28]
 800e786:	f003 0303 	and.w	r3, r3, #3
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d003      	beq.n	800e796 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e78e:	6878      	ldr	r0, [r7, #4]
 800e790:	f000 fa0f 	bl	800ebb2 <HAL_TIM_IC_CaptureCallback>
 800e794:	e005      	b.n	800e7a2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e796:	6878      	ldr	r0, [r7, #4]
 800e798:	f000 fa01 	bl	800eb9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e79c:	6878      	ldr	r0, [r7, #4]
 800e79e:	f000 fa12 	bl	800ebc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e7a2:	687b      	ldr	r3, [r7, #4]
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800e7a8:	68bb      	ldr	r3, [r7, #8]
 800e7aa:	f003 0310 	and.w	r3, r3, #16
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	d020      	beq.n	800e7f4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800e7b2:	68fb      	ldr	r3, [r7, #12]
 800e7b4:	f003 0310 	and.w	r3, r3, #16
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d01b      	beq.n	800e7f4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800e7bc:	687b      	ldr	r3, [r7, #4]
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	f06f 0210 	mvn.w	r2, #16
 800e7c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	2208      	movs	r2, #8
 800e7ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	681b      	ldr	r3, [r3, #0]
 800e7d0:	69db      	ldr	r3, [r3, #28]
 800e7d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d003      	beq.n	800e7e2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	f000 f9e9 	bl	800ebb2 <HAL_TIM_IC_CaptureCallback>
 800e7e0:	e005      	b.n	800e7ee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800e7e2:	6878      	ldr	r0, [r7, #4]
 800e7e4:	f000 f9db 	bl	800eb9e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800e7e8:	6878      	ldr	r0, [r7, #4]
 800e7ea:	f000 f9ec 	bl	800ebc6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800e7ee:	687b      	ldr	r3, [r7, #4]
 800e7f0:	2200      	movs	r2, #0
 800e7f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800e7f4:	68bb      	ldr	r3, [r7, #8]
 800e7f6:	f003 0301 	and.w	r3, r3, #1
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d00c      	beq.n	800e818 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800e7fe:	68fb      	ldr	r3, [r7, #12]
 800e800:	f003 0301 	and.w	r3, r3, #1
 800e804:	2b00      	cmp	r3, #0
 800e806:	d007      	beq.n	800e818 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	f06f 0201 	mvn.w	r2, #1
 800e810:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800e812:	6878      	ldr	r0, [r7, #4]
 800e814:	f7f7 f8ca 	bl	80059ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800e818:	68bb      	ldr	r3, [r7, #8]
 800e81a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d00c      	beq.n	800e83c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d007      	beq.n	800e83c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800e82c:	687b      	ldr	r3, [r7, #4]
 800e82e:	681b      	ldr	r3, [r3, #0]
 800e830:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800e834:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800e836:	6878      	ldr	r0, [r7, #4]
 800e838:	f000 fdce 	bl	800f3d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800e83c:	68bb      	ldr	r3, [r7, #8]
 800e83e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e842:	2b00      	cmp	r3, #0
 800e844:	d00c      	beq.n	800e860 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800e846:	68fb      	ldr	r3, [r7, #12]
 800e848:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e84c:	2b00      	cmp	r3, #0
 800e84e:	d007      	beq.n	800e860 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800e850:	687b      	ldr	r3, [r7, #4]
 800e852:	681b      	ldr	r3, [r3, #0]
 800e854:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800e858:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800e85a:	6878      	ldr	r0, [r7, #4]
 800e85c:	f000 f9bd 	bl	800ebda <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800e860:	68bb      	ldr	r3, [r7, #8]
 800e862:	f003 0320 	and.w	r3, r3, #32
 800e866:	2b00      	cmp	r3, #0
 800e868:	d00c      	beq.n	800e884 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800e86a:	68fb      	ldr	r3, [r7, #12]
 800e86c:	f003 0320 	and.w	r3, r3, #32
 800e870:	2b00      	cmp	r3, #0
 800e872:	d007      	beq.n	800e884 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	681b      	ldr	r3, [r3, #0]
 800e878:	f06f 0220 	mvn.w	r2, #32
 800e87c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800e87e:	6878      	ldr	r0, [r7, #4]
 800e880:	f000 fda0 	bl	800f3c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800e884:	bf00      	nop
 800e886:	3710      	adds	r7, #16
 800e888:	46bd      	mov	sp, r7
 800e88a:	bd80      	pop	{r7, pc}

0800e88c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800e88c:	b580      	push	{r7, lr}
 800e88e:	b086      	sub	sp, #24
 800e890:	af00      	add	r7, sp, #0
 800e892:	60f8      	str	r0, [r7, #12]
 800e894:	60b9      	str	r1, [r7, #8]
 800e896:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800e898:	2300      	movs	r3, #0
 800e89a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800e89c:	68fb      	ldr	r3, [r7, #12]
 800e89e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800e8a2:	2b01      	cmp	r3, #1
 800e8a4:	d101      	bne.n	800e8aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 800e8a6:	2302      	movs	r3, #2
 800e8a8:	e0ae      	b.n	800ea08 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	2201      	movs	r2, #1
 800e8ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800e8b2:	687b      	ldr	r3, [r7, #4]
 800e8b4:	2b0c      	cmp	r3, #12
 800e8b6:	f200 809f 	bhi.w	800e9f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800e8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800e8c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800e8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8c0:	0800e8f5 	.word	0x0800e8f5
 800e8c4:	0800e9f9 	.word	0x0800e9f9
 800e8c8:	0800e9f9 	.word	0x0800e9f9
 800e8cc:	0800e9f9 	.word	0x0800e9f9
 800e8d0:	0800e935 	.word	0x0800e935
 800e8d4:	0800e9f9 	.word	0x0800e9f9
 800e8d8:	0800e9f9 	.word	0x0800e9f9
 800e8dc:	0800e9f9 	.word	0x0800e9f9
 800e8e0:	0800e977 	.word	0x0800e977
 800e8e4:	0800e9f9 	.word	0x0800e9f9
 800e8e8:	0800e9f9 	.word	0x0800e9f9
 800e8ec:	0800e9f9 	.word	0x0800e9f9
 800e8f0:	0800e9b7 	.word	0x0800e9b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	681b      	ldr	r3, [r3, #0]
 800e8f8:	68b9      	ldr	r1, [r7, #8]
 800e8fa:	4618      	mov	r0, r3
 800e8fc:	f000 fa24 	bl	800ed48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	699a      	ldr	r2, [r3, #24]
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	f042 0208 	orr.w	r2, r2, #8
 800e90e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	681b      	ldr	r3, [r3, #0]
 800e914:	699a      	ldr	r2, [r3, #24]
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	f022 0204 	bic.w	r2, r2, #4
 800e91e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	681b      	ldr	r3, [r3, #0]
 800e924:	6999      	ldr	r1, [r3, #24]
 800e926:	68bb      	ldr	r3, [r7, #8]
 800e928:	691a      	ldr	r2, [r3, #16]
 800e92a:	68fb      	ldr	r3, [r7, #12]
 800e92c:	681b      	ldr	r3, [r3, #0]
 800e92e:	430a      	orrs	r2, r1
 800e930:	619a      	str	r2, [r3, #24]
      break;
 800e932:	e064      	b.n	800e9fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800e934:	68fb      	ldr	r3, [r7, #12]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	68b9      	ldr	r1, [r7, #8]
 800e93a:	4618      	mov	r0, r3
 800e93c:	f000 fa74 	bl	800ee28 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800e940:	68fb      	ldr	r3, [r7, #12]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	699a      	ldr	r2, [r3, #24]
 800e946:	68fb      	ldr	r3, [r7, #12]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e94e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	699a      	ldr	r2, [r3, #24]
 800e956:	68fb      	ldr	r3, [r7, #12]
 800e958:	681b      	ldr	r3, [r3, #0]
 800e95a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e95e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	6999      	ldr	r1, [r3, #24]
 800e966:	68bb      	ldr	r3, [r7, #8]
 800e968:	691b      	ldr	r3, [r3, #16]
 800e96a:	021a      	lsls	r2, r3, #8
 800e96c:	68fb      	ldr	r3, [r7, #12]
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	430a      	orrs	r2, r1
 800e972:	619a      	str	r2, [r3, #24]
      break;
 800e974:	e043      	b.n	800e9fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800e976:	68fb      	ldr	r3, [r7, #12]
 800e978:	681b      	ldr	r3, [r3, #0]
 800e97a:	68b9      	ldr	r1, [r7, #8]
 800e97c:	4618      	mov	r0, r3
 800e97e:	f000 fac9 	bl	800ef14 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	681b      	ldr	r3, [r3, #0]
 800e986:	69da      	ldr	r2, [r3, #28]
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	f042 0208 	orr.w	r2, r2, #8
 800e990:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	69da      	ldr	r2, [r3, #28]
 800e998:	68fb      	ldr	r3, [r7, #12]
 800e99a:	681b      	ldr	r3, [r3, #0]
 800e99c:	f022 0204 	bic.w	r2, r2, #4
 800e9a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800e9a2:	68fb      	ldr	r3, [r7, #12]
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	69d9      	ldr	r1, [r3, #28]
 800e9a8:	68bb      	ldr	r3, [r7, #8]
 800e9aa:	691a      	ldr	r2, [r3, #16]
 800e9ac:	68fb      	ldr	r3, [r7, #12]
 800e9ae:	681b      	ldr	r3, [r3, #0]
 800e9b0:	430a      	orrs	r2, r1
 800e9b2:	61da      	str	r2, [r3, #28]
      break;
 800e9b4:	e023      	b.n	800e9fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800e9b6:	68fb      	ldr	r3, [r7, #12]
 800e9b8:	681b      	ldr	r3, [r3, #0]
 800e9ba:	68b9      	ldr	r1, [r7, #8]
 800e9bc:	4618      	mov	r0, r3
 800e9be:	f000 fb1d 	bl	800effc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	69da      	ldr	r2, [r3, #28]
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	681b      	ldr	r3, [r3, #0]
 800e9cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800e9d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800e9d2:	68fb      	ldr	r3, [r7, #12]
 800e9d4:	681b      	ldr	r3, [r3, #0]
 800e9d6:	69da      	ldr	r2, [r3, #28]
 800e9d8:	68fb      	ldr	r3, [r7, #12]
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800e9e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	681b      	ldr	r3, [r3, #0]
 800e9e6:	69d9      	ldr	r1, [r3, #28]
 800e9e8:	68bb      	ldr	r3, [r7, #8]
 800e9ea:	691b      	ldr	r3, [r3, #16]
 800e9ec:	021a      	lsls	r2, r3, #8
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	681b      	ldr	r3, [r3, #0]
 800e9f2:	430a      	orrs	r2, r1
 800e9f4:	61da      	str	r2, [r3, #28]
      break;
 800e9f6:	e002      	b.n	800e9fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	75fb      	strb	r3, [r7, #23]
      break;
 800e9fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800e9fe:	68fb      	ldr	r3, [r7, #12]
 800ea00:	2200      	movs	r2, #0
 800ea02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800ea06:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea08:	4618      	mov	r0, r3
 800ea0a:	3718      	adds	r7, #24
 800ea0c:	46bd      	mov	sp, r7
 800ea0e:	bd80      	pop	{r7, pc}

0800ea10 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ea10:	b580      	push	{r7, lr}
 800ea12:	b084      	sub	sp, #16
 800ea14:	af00      	add	r7, sp, #0
 800ea16:	6078      	str	r0, [r7, #4]
 800ea18:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ea1a:	2300      	movs	r3, #0
 800ea1c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ea1e:	687b      	ldr	r3, [r7, #4]
 800ea20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ea24:	2b01      	cmp	r3, #1
 800ea26:	d101      	bne.n	800ea2c <HAL_TIM_ConfigClockSource+0x1c>
 800ea28:	2302      	movs	r3, #2
 800ea2a:	e0b4      	b.n	800eb96 <HAL_TIM_ConfigClockSource+0x186>
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	2201      	movs	r2, #1
 800ea30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	2202      	movs	r2, #2
 800ea38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	681b      	ldr	r3, [r3, #0]
 800ea40:	689b      	ldr	r3, [r3, #8]
 800ea42:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ea44:	68bb      	ldr	r3, [r7, #8]
 800ea46:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800ea4a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ea4c:	68bb      	ldr	r3, [r7, #8]
 800ea4e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ea52:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	68ba      	ldr	r2, [r7, #8]
 800ea5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ea5c:	683b      	ldr	r3, [r7, #0]
 800ea5e:	681b      	ldr	r3, [r3, #0]
 800ea60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ea64:	d03e      	beq.n	800eae4 <HAL_TIM_ConfigClockSource+0xd4>
 800ea66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ea6a:	f200 8087 	bhi.w	800eb7c <HAL_TIM_ConfigClockSource+0x16c>
 800ea6e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea72:	f000 8086 	beq.w	800eb82 <HAL_TIM_ConfigClockSource+0x172>
 800ea76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ea7a:	d87f      	bhi.n	800eb7c <HAL_TIM_ConfigClockSource+0x16c>
 800ea7c:	2b70      	cmp	r3, #112	@ 0x70
 800ea7e:	d01a      	beq.n	800eab6 <HAL_TIM_ConfigClockSource+0xa6>
 800ea80:	2b70      	cmp	r3, #112	@ 0x70
 800ea82:	d87b      	bhi.n	800eb7c <HAL_TIM_ConfigClockSource+0x16c>
 800ea84:	2b60      	cmp	r3, #96	@ 0x60
 800ea86:	d050      	beq.n	800eb2a <HAL_TIM_ConfigClockSource+0x11a>
 800ea88:	2b60      	cmp	r3, #96	@ 0x60
 800ea8a:	d877      	bhi.n	800eb7c <HAL_TIM_ConfigClockSource+0x16c>
 800ea8c:	2b50      	cmp	r3, #80	@ 0x50
 800ea8e:	d03c      	beq.n	800eb0a <HAL_TIM_ConfigClockSource+0xfa>
 800ea90:	2b50      	cmp	r3, #80	@ 0x50
 800ea92:	d873      	bhi.n	800eb7c <HAL_TIM_ConfigClockSource+0x16c>
 800ea94:	2b40      	cmp	r3, #64	@ 0x40
 800ea96:	d058      	beq.n	800eb4a <HAL_TIM_ConfigClockSource+0x13a>
 800ea98:	2b40      	cmp	r3, #64	@ 0x40
 800ea9a:	d86f      	bhi.n	800eb7c <HAL_TIM_ConfigClockSource+0x16c>
 800ea9c:	2b30      	cmp	r3, #48	@ 0x30
 800ea9e:	d064      	beq.n	800eb6a <HAL_TIM_ConfigClockSource+0x15a>
 800eaa0:	2b30      	cmp	r3, #48	@ 0x30
 800eaa2:	d86b      	bhi.n	800eb7c <HAL_TIM_ConfigClockSource+0x16c>
 800eaa4:	2b20      	cmp	r3, #32
 800eaa6:	d060      	beq.n	800eb6a <HAL_TIM_ConfigClockSource+0x15a>
 800eaa8:	2b20      	cmp	r3, #32
 800eaaa:	d867      	bhi.n	800eb7c <HAL_TIM_ConfigClockSource+0x16c>
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	d05c      	beq.n	800eb6a <HAL_TIM_ConfigClockSource+0x15a>
 800eab0:	2b10      	cmp	r3, #16
 800eab2:	d05a      	beq.n	800eb6a <HAL_TIM_ConfigClockSource+0x15a>
 800eab4:	e062      	b.n	800eb7c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800eaba:	683b      	ldr	r3, [r7, #0]
 800eabc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800eabe:	683b      	ldr	r3, [r7, #0]
 800eac0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800eac2:	683b      	ldr	r3, [r7, #0]
 800eac4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800eac6:	f000 fb69 	bl	800f19c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800eaca:	687b      	ldr	r3, [r7, #4]
 800eacc:	681b      	ldr	r3, [r3, #0]
 800eace:	689b      	ldr	r3, [r3, #8]
 800ead0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800ead2:	68bb      	ldr	r3, [r7, #8]
 800ead4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800ead8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800eada:	687b      	ldr	r3, [r7, #4]
 800eadc:	681b      	ldr	r3, [r3, #0]
 800eade:	68ba      	ldr	r2, [r7, #8]
 800eae0:	609a      	str	r2, [r3, #8]
      break;
 800eae2:	e04f      	b.n	800eb84 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800eae4:	687b      	ldr	r3, [r7, #4]
 800eae6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800eae8:	683b      	ldr	r3, [r7, #0]
 800eaea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800eaec:	683b      	ldr	r3, [r7, #0]
 800eaee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800eaf0:	683b      	ldr	r3, [r7, #0]
 800eaf2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800eaf4:	f000 fb52 	bl	800f19c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	681b      	ldr	r3, [r3, #0]
 800eafc:	689a      	ldr	r2, [r3, #8]
 800eafe:	687b      	ldr	r3, [r7, #4]
 800eb00:	681b      	ldr	r3, [r3, #0]
 800eb02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800eb06:	609a      	str	r2, [r3, #8]
      break;
 800eb08:	e03c      	b.n	800eb84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eb0e:	683b      	ldr	r3, [r7, #0]
 800eb10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eb12:	683b      	ldr	r3, [r7, #0]
 800eb14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb16:	461a      	mov	r2, r3
 800eb18:	f000 fac6 	bl	800f0a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	681b      	ldr	r3, [r3, #0]
 800eb20:	2150      	movs	r1, #80	@ 0x50
 800eb22:	4618      	mov	r0, r3
 800eb24:	f000 fb1f 	bl	800f166 <TIM_ITRx_SetConfig>
      break;
 800eb28:	e02c      	b.n	800eb84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800eb2a:	687b      	ldr	r3, [r7, #4]
 800eb2c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eb2e:	683b      	ldr	r3, [r7, #0]
 800eb30:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800eb36:	461a      	mov	r2, r3
 800eb38:	f000 fae5 	bl	800f106 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800eb3c:	687b      	ldr	r3, [r7, #4]
 800eb3e:	681b      	ldr	r3, [r3, #0]
 800eb40:	2160      	movs	r1, #96	@ 0x60
 800eb42:	4618      	mov	r0, r3
 800eb44:	f000 fb0f 	bl	800f166 <TIM_ITRx_SetConfig>
      break;
 800eb48:	e01c      	b.n	800eb84 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb4a:	687b      	ldr	r3, [r7, #4]
 800eb4c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800eb4e:	683b      	ldr	r3, [r7, #0]
 800eb50:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800eb52:	683b      	ldr	r3, [r7, #0]
 800eb54:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800eb56:	461a      	mov	r2, r3
 800eb58:	f000 faa6 	bl	800f0a8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	2140      	movs	r1, #64	@ 0x40
 800eb62:	4618      	mov	r0, r3
 800eb64:	f000 faff 	bl	800f166 <TIM_ITRx_SetConfig>
      break;
 800eb68:	e00c      	b.n	800eb84 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800eb6a:	687b      	ldr	r3, [r7, #4]
 800eb6c:	681a      	ldr	r2, [r3, #0]
 800eb6e:	683b      	ldr	r3, [r7, #0]
 800eb70:	681b      	ldr	r3, [r3, #0]
 800eb72:	4619      	mov	r1, r3
 800eb74:	4610      	mov	r0, r2
 800eb76:	f000 faf6 	bl	800f166 <TIM_ITRx_SetConfig>
      break;
 800eb7a:	e003      	b.n	800eb84 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800eb7c:	2301      	movs	r3, #1
 800eb7e:	73fb      	strb	r3, [r7, #15]
      break;
 800eb80:	e000      	b.n	800eb84 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800eb82:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	2201      	movs	r2, #1
 800eb88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	2200      	movs	r2, #0
 800eb90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800eb94:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb96:	4618      	mov	r0, r3
 800eb98:	3710      	adds	r7, #16
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	bd80      	pop	{r7, pc}

0800eb9e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800eb9e:	b480      	push	{r7}
 800eba0:	b083      	sub	sp, #12
 800eba2:	af00      	add	r7, sp, #0
 800eba4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800eba6:	bf00      	nop
 800eba8:	370c      	adds	r7, #12
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebb0:	4770      	bx	lr

0800ebb2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ebb2:	b480      	push	{r7}
 800ebb4:	b083      	sub	sp, #12
 800ebb6:	af00      	add	r7, sp, #0
 800ebb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ebba:	bf00      	nop
 800ebbc:	370c      	adds	r7, #12
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc4:	4770      	bx	lr

0800ebc6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ebc6:	b480      	push	{r7}
 800ebc8:	b083      	sub	sp, #12
 800ebca:	af00      	add	r7, sp, #0
 800ebcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ebce:	bf00      	nop
 800ebd0:	370c      	adds	r7, #12
 800ebd2:	46bd      	mov	sp, r7
 800ebd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebd8:	4770      	bx	lr

0800ebda <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ebda:	b480      	push	{r7}
 800ebdc:	b083      	sub	sp, #12
 800ebde:	af00      	add	r7, sp, #0
 800ebe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ebe2:	bf00      	nop
 800ebe4:	370c      	adds	r7, #12
 800ebe6:	46bd      	mov	sp, r7
 800ebe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebec:	4770      	bx	lr
	...

0800ebf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ebf0:	b480      	push	{r7}
 800ebf2:	b085      	sub	sp, #20
 800ebf4:	af00      	add	r7, sp, #0
 800ebf6:	6078      	str	r0, [r7, #4]
 800ebf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ec00:	687b      	ldr	r3, [r7, #4]
 800ec02:	4a46      	ldr	r2, [pc, #280]	@ (800ed1c <TIM_Base_SetConfig+0x12c>)
 800ec04:	4293      	cmp	r3, r2
 800ec06:	d013      	beq.n	800ec30 <TIM_Base_SetConfig+0x40>
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec0e:	d00f      	beq.n	800ec30 <TIM_Base_SetConfig+0x40>
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	4a43      	ldr	r2, [pc, #268]	@ (800ed20 <TIM_Base_SetConfig+0x130>)
 800ec14:	4293      	cmp	r3, r2
 800ec16:	d00b      	beq.n	800ec30 <TIM_Base_SetConfig+0x40>
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	4a42      	ldr	r2, [pc, #264]	@ (800ed24 <TIM_Base_SetConfig+0x134>)
 800ec1c:	4293      	cmp	r3, r2
 800ec1e:	d007      	beq.n	800ec30 <TIM_Base_SetConfig+0x40>
 800ec20:	687b      	ldr	r3, [r7, #4]
 800ec22:	4a41      	ldr	r2, [pc, #260]	@ (800ed28 <TIM_Base_SetConfig+0x138>)
 800ec24:	4293      	cmp	r3, r2
 800ec26:	d003      	beq.n	800ec30 <TIM_Base_SetConfig+0x40>
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	4a40      	ldr	r2, [pc, #256]	@ (800ed2c <TIM_Base_SetConfig+0x13c>)
 800ec2c:	4293      	cmp	r3, r2
 800ec2e:	d108      	bne.n	800ec42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ec30:	68fb      	ldr	r3, [r7, #12]
 800ec32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ec38:	683b      	ldr	r3, [r7, #0]
 800ec3a:	685b      	ldr	r3, [r3, #4]
 800ec3c:	68fa      	ldr	r2, [r7, #12]
 800ec3e:	4313      	orrs	r3, r2
 800ec40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ec42:	687b      	ldr	r3, [r7, #4]
 800ec44:	4a35      	ldr	r2, [pc, #212]	@ (800ed1c <TIM_Base_SetConfig+0x12c>)
 800ec46:	4293      	cmp	r3, r2
 800ec48:	d02b      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec4a:	687b      	ldr	r3, [r7, #4]
 800ec4c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ec50:	d027      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	4a32      	ldr	r2, [pc, #200]	@ (800ed20 <TIM_Base_SetConfig+0x130>)
 800ec56:	4293      	cmp	r3, r2
 800ec58:	d023      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec5a:	687b      	ldr	r3, [r7, #4]
 800ec5c:	4a31      	ldr	r2, [pc, #196]	@ (800ed24 <TIM_Base_SetConfig+0x134>)
 800ec5e:	4293      	cmp	r3, r2
 800ec60:	d01f      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec62:	687b      	ldr	r3, [r7, #4]
 800ec64:	4a30      	ldr	r2, [pc, #192]	@ (800ed28 <TIM_Base_SetConfig+0x138>)
 800ec66:	4293      	cmp	r3, r2
 800ec68:	d01b      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	4a2f      	ldr	r2, [pc, #188]	@ (800ed2c <TIM_Base_SetConfig+0x13c>)
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	d017      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	4a2e      	ldr	r2, [pc, #184]	@ (800ed30 <TIM_Base_SetConfig+0x140>)
 800ec76:	4293      	cmp	r3, r2
 800ec78:	d013      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec7a:	687b      	ldr	r3, [r7, #4]
 800ec7c:	4a2d      	ldr	r2, [pc, #180]	@ (800ed34 <TIM_Base_SetConfig+0x144>)
 800ec7e:	4293      	cmp	r3, r2
 800ec80:	d00f      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	4a2c      	ldr	r2, [pc, #176]	@ (800ed38 <TIM_Base_SetConfig+0x148>)
 800ec86:	4293      	cmp	r3, r2
 800ec88:	d00b      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	4a2b      	ldr	r2, [pc, #172]	@ (800ed3c <TIM_Base_SetConfig+0x14c>)
 800ec8e:	4293      	cmp	r3, r2
 800ec90:	d007      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec92:	687b      	ldr	r3, [r7, #4]
 800ec94:	4a2a      	ldr	r2, [pc, #168]	@ (800ed40 <TIM_Base_SetConfig+0x150>)
 800ec96:	4293      	cmp	r3, r2
 800ec98:	d003      	beq.n	800eca2 <TIM_Base_SetConfig+0xb2>
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	4a29      	ldr	r2, [pc, #164]	@ (800ed44 <TIM_Base_SetConfig+0x154>)
 800ec9e:	4293      	cmp	r3, r2
 800eca0:	d108      	bne.n	800ecb4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800eca8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ecaa:	683b      	ldr	r3, [r7, #0]
 800ecac:	68db      	ldr	r3, [r3, #12]
 800ecae:	68fa      	ldr	r2, [r7, #12]
 800ecb0:	4313      	orrs	r3, r2
 800ecb2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ecb4:	68fb      	ldr	r3, [r7, #12]
 800ecb6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ecba:	683b      	ldr	r3, [r7, #0]
 800ecbc:	695b      	ldr	r3, [r3, #20]
 800ecbe:	4313      	orrs	r3, r2
 800ecc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	68fa      	ldr	r2, [r7, #12]
 800ecc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ecc8:	683b      	ldr	r3, [r7, #0]
 800ecca:	689a      	ldr	r2, [r3, #8]
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ecd0:	683b      	ldr	r3, [r7, #0]
 800ecd2:	681a      	ldr	r2, [r3, #0]
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ecd8:	687b      	ldr	r3, [r7, #4]
 800ecda:	4a10      	ldr	r2, [pc, #64]	@ (800ed1c <TIM_Base_SetConfig+0x12c>)
 800ecdc:	4293      	cmp	r3, r2
 800ecde:	d003      	beq.n	800ece8 <TIM_Base_SetConfig+0xf8>
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	4a12      	ldr	r2, [pc, #72]	@ (800ed2c <TIM_Base_SetConfig+0x13c>)
 800ece4:	4293      	cmp	r3, r2
 800ece6:	d103      	bne.n	800ecf0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ece8:	683b      	ldr	r3, [r7, #0]
 800ecea:	691a      	ldr	r2, [r3, #16]
 800ecec:	687b      	ldr	r3, [r7, #4]
 800ecee:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	2201      	movs	r2, #1
 800ecf4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	691b      	ldr	r3, [r3, #16]
 800ecfa:	f003 0301 	and.w	r3, r3, #1
 800ecfe:	2b01      	cmp	r3, #1
 800ed00:	d105      	bne.n	800ed0e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ed02:	687b      	ldr	r3, [r7, #4]
 800ed04:	691b      	ldr	r3, [r3, #16]
 800ed06:	f023 0201 	bic.w	r2, r3, #1
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	611a      	str	r2, [r3, #16]
  }
}
 800ed0e:	bf00      	nop
 800ed10:	3714      	adds	r7, #20
 800ed12:	46bd      	mov	sp, r7
 800ed14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed18:	4770      	bx	lr
 800ed1a:	bf00      	nop
 800ed1c:	40010000 	.word	0x40010000
 800ed20:	40000400 	.word	0x40000400
 800ed24:	40000800 	.word	0x40000800
 800ed28:	40000c00 	.word	0x40000c00
 800ed2c:	40010400 	.word	0x40010400
 800ed30:	40014000 	.word	0x40014000
 800ed34:	40014400 	.word	0x40014400
 800ed38:	40014800 	.word	0x40014800
 800ed3c:	40001800 	.word	0x40001800
 800ed40:	40001c00 	.word	0x40001c00
 800ed44:	40002000 	.word	0x40002000

0800ed48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ed48:	b480      	push	{r7}
 800ed4a:	b087      	sub	sp, #28
 800ed4c:	af00      	add	r7, sp, #0
 800ed4e:	6078      	str	r0, [r7, #4]
 800ed50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	6a1b      	ldr	r3, [r3, #32]
 800ed56:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	6a1b      	ldr	r3, [r3, #32]
 800ed5c:	f023 0201 	bic.w	r2, r3, #1
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	685b      	ldr	r3, [r3, #4]
 800ed68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	699b      	ldr	r3, [r3, #24]
 800ed6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ed70:	68fb      	ldr	r3, [r7, #12]
 800ed72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ed76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ed78:	68fb      	ldr	r3, [r7, #12]
 800ed7a:	f023 0303 	bic.w	r3, r3, #3
 800ed7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ed80:	683b      	ldr	r3, [r7, #0]
 800ed82:	681b      	ldr	r3, [r3, #0]
 800ed84:	68fa      	ldr	r2, [r7, #12]
 800ed86:	4313      	orrs	r3, r2
 800ed88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ed8a:	697b      	ldr	r3, [r7, #20]
 800ed8c:	f023 0302 	bic.w	r3, r3, #2
 800ed90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ed92:	683b      	ldr	r3, [r7, #0]
 800ed94:	689b      	ldr	r3, [r3, #8]
 800ed96:	697a      	ldr	r2, [r7, #20]
 800ed98:	4313      	orrs	r3, r2
 800ed9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	4a20      	ldr	r2, [pc, #128]	@ (800ee20 <TIM_OC1_SetConfig+0xd8>)
 800eda0:	4293      	cmp	r3, r2
 800eda2:	d003      	beq.n	800edac <TIM_OC1_SetConfig+0x64>
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	4a1f      	ldr	r2, [pc, #124]	@ (800ee24 <TIM_OC1_SetConfig+0xdc>)
 800eda8:	4293      	cmp	r3, r2
 800edaa:	d10c      	bne.n	800edc6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800edac:	697b      	ldr	r3, [r7, #20]
 800edae:	f023 0308 	bic.w	r3, r3, #8
 800edb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800edb4:	683b      	ldr	r3, [r7, #0]
 800edb6:	68db      	ldr	r3, [r3, #12]
 800edb8:	697a      	ldr	r2, [r7, #20]
 800edba:	4313      	orrs	r3, r2
 800edbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800edbe:	697b      	ldr	r3, [r7, #20]
 800edc0:	f023 0304 	bic.w	r3, r3, #4
 800edc4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800edc6:	687b      	ldr	r3, [r7, #4]
 800edc8:	4a15      	ldr	r2, [pc, #84]	@ (800ee20 <TIM_OC1_SetConfig+0xd8>)
 800edca:	4293      	cmp	r3, r2
 800edcc:	d003      	beq.n	800edd6 <TIM_OC1_SetConfig+0x8e>
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	4a14      	ldr	r2, [pc, #80]	@ (800ee24 <TIM_OC1_SetConfig+0xdc>)
 800edd2:	4293      	cmp	r3, r2
 800edd4:	d111      	bne.n	800edfa <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800edd6:	693b      	ldr	r3, [r7, #16]
 800edd8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800eddc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800edde:	693b      	ldr	r3, [r7, #16]
 800ede0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ede4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800ede6:	683b      	ldr	r3, [r7, #0]
 800ede8:	695b      	ldr	r3, [r3, #20]
 800edea:	693a      	ldr	r2, [r7, #16]
 800edec:	4313      	orrs	r3, r2
 800edee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800edf0:	683b      	ldr	r3, [r7, #0]
 800edf2:	699b      	ldr	r3, [r3, #24]
 800edf4:	693a      	ldr	r2, [r7, #16]
 800edf6:	4313      	orrs	r3, r2
 800edf8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	693a      	ldr	r2, [r7, #16]
 800edfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ee00:	687b      	ldr	r3, [r7, #4]
 800ee02:	68fa      	ldr	r2, [r7, #12]
 800ee04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800ee06:	683b      	ldr	r3, [r7, #0]
 800ee08:	685a      	ldr	r2, [r3, #4]
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	697a      	ldr	r2, [r7, #20]
 800ee12:	621a      	str	r2, [r3, #32]
}
 800ee14:	bf00      	nop
 800ee16:	371c      	adds	r7, #28
 800ee18:	46bd      	mov	sp, r7
 800ee1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee1e:	4770      	bx	lr
 800ee20:	40010000 	.word	0x40010000
 800ee24:	40010400 	.word	0x40010400

0800ee28 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ee28:	b480      	push	{r7}
 800ee2a:	b087      	sub	sp, #28
 800ee2c:	af00      	add	r7, sp, #0
 800ee2e:	6078      	str	r0, [r7, #4]
 800ee30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	6a1b      	ldr	r3, [r3, #32]
 800ee36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	6a1b      	ldr	r3, [r3, #32]
 800ee3c:	f023 0210 	bic.w	r2, r3, #16
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	685b      	ldr	r3, [r3, #4]
 800ee48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	699b      	ldr	r3, [r3, #24]
 800ee4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800ee50:	68fb      	ldr	r3, [r7, #12]
 800ee52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ee56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800ee58:	68fb      	ldr	r3, [r7, #12]
 800ee5a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ee5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	681b      	ldr	r3, [r3, #0]
 800ee64:	021b      	lsls	r3, r3, #8
 800ee66:	68fa      	ldr	r2, [r7, #12]
 800ee68:	4313      	orrs	r3, r2
 800ee6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800ee6c:	697b      	ldr	r3, [r7, #20]
 800ee6e:	f023 0320 	bic.w	r3, r3, #32
 800ee72:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800ee74:	683b      	ldr	r3, [r7, #0]
 800ee76:	689b      	ldr	r3, [r3, #8]
 800ee78:	011b      	lsls	r3, r3, #4
 800ee7a:	697a      	ldr	r2, [r7, #20]
 800ee7c:	4313      	orrs	r3, r2
 800ee7e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	4a22      	ldr	r2, [pc, #136]	@ (800ef0c <TIM_OC2_SetConfig+0xe4>)
 800ee84:	4293      	cmp	r3, r2
 800ee86:	d003      	beq.n	800ee90 <TIM_OC2_SetConfig+0x68>
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	4a21      	ldr	r2, [pc, #132]	@ (800ef10 <TIM_OC2_SetConfig+0xe8>)
 800ee8c:	4293      	cmp	r3, r2
 800ee8e:	d10d      	bne.n	800eeac <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800ee90:	697b      	ldr	r3, [r7, #20]
 800ee92:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ee96:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800ee98:	683b      	ldr	r3, [r7, #0]
 800ee9a:	68db      	ldr	r3, [r3, #12]
 800ee9c:	011b      	lsls	r3, r3, #4
 800ee9e:	697a      	ldr	r2, [r7, #20]
 800eea0:	4313      	orrs	r3, r2
 800eea2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800eea4:	697b      	ldr	r3, [r7, #20]
 800eea6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eeaa:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	4a17      	ldr	r2, [pc, #92]	@ (800ef0c <TIM_OC2_SetConfig+0xe4>)
 800eeb0:	4293      	cmp	r3, r2
 800eeb2:	d003      	beq.n	800eebc <TIM_OC2_SetConfig+0x94>
 800eeb4:	687b      	ldr	r3, [r7, #4]
 800eeb6:	4a16      	ldr	r2, [pc, #88]	@ (800ef10 <TIM_OC2_SetConfig+0xe8>)
 800eeb8:	4293      	cmp	r3, r2
 800eeba:	d113      	bne.n	800eee4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800eebc:	693b      	ldr	r3, [r7, #16]
 800eebe:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800eec2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800eec4:	693b      	ldr	r3, [r7, #16]
 800eec6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800eeca:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800eecc:	683b      	ldr	r3, [r7, #0]
 800eece:	695b      	ldr	r3, [r3, #20]
 800eed0:	009b      	lsls	r3, r3, #2
 800eed2:	693a      	ldr	r2, [r7, #16]
 800eed4:	4313      	orrs	r3, r2
 800eed6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	699b      	ldr	r3, [r3, #24]
 800eedc:	009b      	lsls	r3, r3, #2
 800eede:	693a      	ldr	r2, [r7, #16]
 800eee0:	4313      	orrs	r3, r2
 800eee2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	693a      	ldr	r2, [r7, #16]
 800eee8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	68fa      	ldr	r2, [r7, #12]
 800eeee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800eef0:	683b      	ldr	r3, [r7, #0]
 800eef2:	685a      	ldr	r2, [r3, #4]
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	697a      	ldr	r2, [r7, #20]
 800eefc:	621a      	str	r2, [r3, #32]
}
 800eefe:	bf00      	nop
 800ef00:	371c      	adds	r7, #28
 800ef02:	46bd      	mov	sp, r7
 800ef04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef08:	4770      	bx	lr
 800ef0a:	bf00      	nop
 800ef0c:	40010000 	.word	0x40010000
 800ef10:	40010400 	.word	0x40010400

0800ef14 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ef14:	b480      	push	{r7}
 800ef16:	b087      	sub	sp, #28
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
 800ef1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	6a1b      	ldr	r3, [r3, #32]
 800ef22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	6a1b      	ldr	r3, [r3, #32]
 800ef28:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ef2c:	687b      	ldr	r3, [r7, #4]
 800ef2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	685b      	ldr	r3, [r3, #4]
 800ef34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	69db      	ldr	r3, [r3, #28]
 800ef3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ef42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	f023 0303 	bic.w	r3, r3, #3
 800ef4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ef4c:	683b      	ldr	r3, [r7, #0]
 800ef4e:	681b      	ldr	r3, [r3, #0]
 800ef50:	68fa      	ldr	r2, [r7, #12]
 800ef52:	4313      	orrs	r3, r2
 800ef54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ef56:	697b      	ldr	r3, [r7, #20]
 800ef58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ef5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ef5e:	683b      	ldr	r3, [r7, #0]
 800ef60:	689b      	ldr	r3, [r3, #8]
 800ef62:	021b      	lsls	r3, r3, #8
 800ef64:	697a      	ldr	r2, [r7, #20]
 800ef66:	4313      	orrs	r3, r2
 800ef68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	4a21      	ldr	r2, [pc, #132]	@ (800eff4 <TIM_OC3_SetConfig+0xe0>)
 800ef6e:	4293      	cmp	r3, r2
 800ef70:	d003      	beq.n	800ef7a <TIM_OC3_SetConfig+0x66>
 800ef72:	687b      	ldr	r3, [r7, #4]
 800ef74:	4a20      	ldr	r2, [pc, #128]	@ (800eff8 <TIM_OC3_SetConfig+0xe4>)
 800ef76:	4293      	cmp	r3, r2
 800ef78:	d10d      	bne.n	800ef96 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800ef7a:	697b      	ldr	r3, [r7, #20]
 800ef7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800ef80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800ef82:	683b      	ldr	r3, [r7, #0]
 800ef84:	68db      	ldr	r3, [r3, #12]
 800ef86:	021b      	lsls	r3, r3, #8
 800ef88:	697a      	ldr	r2, [r7, #20]
 800ef8a:	4313      	orrs	r3, r2
 800ef8c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ef8e:	697b      	ldr	r3, [r7, #20]
 800ef90:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800ef94:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	4a16      	ldr	r2, [pc, #88]	@ (800eff4 <TIM_OC3_SetConfig+0xe0>)
 800ef9a:	4293      	cmp	r3, r2
 800ef9c:	d003      	beq.n	800efa6 <TIM_OC3_SetConfig+0x92>
 800ef9e:	687b      	ldr	r3, [r7, #4]
 800efa0:	4a15      	ldr	r2, [pc, #84]	@ (800eff8 <TIM_OC3_SetConfig+0xe4>)
 800efa2:	4293      	cmp	r3, r2
 800efa4:	d113      	bne.n	800efce <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800efa6:	693b      	ldr	r3, [r7, #16]
 800efa8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800efac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800efae:	693b      	ldr	r3, [r7, #16]
 800efb0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800efb4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800efb6:	683b      	ldr	r3, [r7, #0]
 800efb8:	695b      	ldr	r3, [r3, #20]
 800efba:	011b      	lsls	r3, r3, #4
 800efbc:	693a      	ldr	r2, [r7, #16]
 800efbe:	4313      	orrs	r3, r2
 800efc0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800efc2:	683b      	ldr	r3, [r7, #0]
 800efc4:	699b      	ldr	r3, [r3, #24]
 800efc6:	011b      	lsls	r3, r3, #4
 800efc8:	693a      	ldr	r2, [r7, #16]
 800efca:	4313      	orrs	r3, r2
 800efcc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	693a      	ldr	r2, [r7, #16]
 800efd2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	68fa      	ldr	r2, [r7, #12]
 800efd8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800efda:	683b      	ldr	r3, [r7, #0]
 800efdc:	685a      	ldr	r2, [r3, #4]
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	697a      	ldr	r2, [r7, #20]
 800efe6:	621a      	str	r2, [r3, #32]
}
 800efe8:	bf00      	nop
 800efea:	371c      	adds	r7, #28
 800efec:	46bd      	mov	sp, r7
 800efee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff2:	4770      	bx	lr
 800eff4:	40010000 	.word	0x40010000
 800eff8:	40010400 	.word	0x40010400

0800effc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800effc:	b480      	push	{r7}
 800effe:	b087      	sub	sp, #28
 800f000:	af00      	add	r7, sp, #0
 800f002:	6078      	str	r0, [r7, #4]
 800f004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	6a1b      	ldr	r3, [r3, #32]
 800f00a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	6a1b      	ldr	r3, [r3, #32]
 800f010:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	685b      	ldr	r3, [r3, #4]
 800f01c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	69db      	ldr	r3, [r3, #28]
 800f022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f02a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f02c:	68fb      	ldr	r3, [r7, #12]
 800f02e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f032:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	021b      	lsls	r3, r3, #8
 800f03a:	68fa      	ldr	r2, [r7, #12]
 800f03c:	4313      	orrs	r3, r2
 800f03e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f040:	693b      	ldr	r3, [r7, #16]
 800f042:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f046:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f048:	683b      	ldr	r3, [r7, #0]
 800f04a:	689b      	ldr	r3, [r3, #8]
 800f04c:	031b      	lsls	r3, r3, #12
 800f04e:	693a      	ldr	r2, [r7, #16]
 800f050:	4313      	orrs	r3, r2
 800f052:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	4a12      	ldr	r2, [pc, #72]	@ (800f0a0 <TIM_OC4_SetConfig+0xa4>)
 800f058:	4293      	cmp	r3, r2
 800f05a:	d003      	beq.n	800f064 <TIM_OC4_SetConfig+0x68>
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	4a11      	ldr	r2, [pc, #68]	@ (800f0a4 <TIM_OC4_SetConfig+0xa8>)
 800f060:	4293      	cmp	r3, r2
 800f062:	d109      	bne.n	800f078 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f064:	697b      	ldr	r3, [r7, #20]
 800f066:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f06a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	695b      	ldr	r3, [r3, #20]
 800f070:	019b      	lsls	r3, r3, #6
 800f072:	697a      	ldr	r2, [r7, #20]
 800f074:	4313      	orrs	r3, r2
 800f076:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	697a      	ldr	r2, [r7, #20]
 800f07c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	68fa      	ldr	r2, [r7, #12]
 800f082:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f084:	683b      	ldr	r3, [r7, #0]
 800f086:	685a      	ldr	r2, [r3, #4]
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	693a      	ldr	r2, [r7, #16]
 800f090:	621a      	str	r2, [r3, #32]
}
 800f092:	bf00      	nop
 800f094:	371c      	adds	r7, #28
 800f096:	46bd      	mov	sp, r7
 800f098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f09c:	4770      	bx	lr
 800f09e:	bf00      	nop
 800f0a0:	40010000 	.word	0x40010000
 800f0a4:	40010400 	.word	0x40010400

0800f0a8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b087      	sub	sp, #28
 800f0ac:	af00      	add	r7, sp, #0
 800f0ae:	60f8      	str	r0, [r7, #12]
 800f0b0:	60b9      	str	r1, [r7, #8]
 800f0b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	6a1b      	ldr	r3, [r3, #32]
 800f0b8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f0ba:	68fb      	ldr	r3, [r7, #12]
 800f0bc:	6a1b      	ldr	r3, [r3, #32]
 800f0be:	f023 0201 	bic.w	r2, r3, #1
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f0c6:	68fb      	ldr	r3, [r7, #12]
 800f0c8:	699b      	ldr	r3, [r3, #24]
 800f0ca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f0cc:	693b      	ldr	r3, [r7, #16]
 800f0ce:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f0d2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f0d4:	687b      	ldr	r3, [r7, #4]
 800f0d6:	011b      	lsls	r3, r3, #4
 800f0d8:	693a      	ldr	r2, [r7, #16]
 800f0da:	4313      	orrs	r3, r2
 800f0dc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f0de:	697b      	ldr	r3, [r7, #20]
 800f0e0:	f023 030a 	bic.w	r3, r3, #10
 800f0e4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f0e6:	697a      	ldr	r2, [r7, #20]
 800f0e8:	68bb      	ldr	r3, [r7, #8]
 800f0ea:	4313      	orrs	r3, r2
 800f0ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f0ee:	68fb      	ldr	r3, [r7, #12]
 800f0f0:	693a      	ldr	r2, [r7, #16]
 800f0f2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f0f4:	68fb      	ldr	r3, [r7, #12]
 800f0f6:	697a      	ldr	r2, [r7, #20]
 800f0f8:	621a      	str	r2, [r3, #32]
}
 800f0fa:	bf00      	nop
 800f0fc:	371c      	adds	r7, #28
 800f0fe:	46bd      	mov	sp, r7
 800f100:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f104:	4770      	bx	lr

0800f106 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f106:	b480      	push	{r7}
 800f108:	b087      	sub	sp, #28
 800f10a:	af00      	add	r7, sp, #0
 800f10c:	60f8      	str	r0, [r7, #12]
 800f10e:	60b9      	str	r1, [r7, #8]
 800f110:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	6a1b      	ldr	r3, [r3, #32]
 800f116:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f118:	68fb      	ldr	r3, [r7, #12]
 800f11a:	6a1b      	ldr	r3, [r3, #32]
 800f11c:	f023 0210 	bic.w	r2, r3, #16
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f124:	68fb      	ldr	r3, [r7, #12]
 800f126:	699b      	ldr	r3, [r3, #24]
 800f128:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f12a:	693b      	ldr	r3, [r7, #16]
 800f12c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f130:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f132:	687b      	ldr	r3, [r7, #4]
 800f134:	031b      	lsls	r3, r3, #12
 800f136:	693a      	ldr	r2, [r7, #16]
 800f138:	4313      	orrs	r3, r2
 800f13a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f13c:	697b      	ldr	r3, [r7, #20]
 800f13e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f142:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f144:	68bb      	ldr	r3, [r7, #8]
 800f146:	011b      	lsls	r3, r3, #4
 800f148:	697a      	ldr	r2, [r7, #20]
 800f14a:	4313      	orrs	r3, r2
 800f14c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	693a      	ldr	r2, [r7, #16]
 800f152:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	697a      	ldr	r2, [r7, #20]
 800f158:	621a      	str	r2, [r3, #32]
}
 800f15a:	bf00      	nop
 800f15c:	371c      	adds	r7, #28
 800f15e:	46bd      	mov	sp, r7
 800f160:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f164:	4770      	bx	lr

0800f166 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f166:	b480      	push	{r7}
 800f168:	b085      	sub	sp, #20
 800f16a:	af00      	add	r7, sp, #0
 800f16c:	6078      	str	r0, [r7, #4]
 800f16e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	689b      	ldr	r3, [r3, #8]
 800f174:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f176:	68fb      	ldr	r3, [r7, #12]
 800f178:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f17c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f17e:	683a      	ldr	r2, [r7, #0]
 800f180:	68fb      	ldr	r3, [r7, #12]
 800f182:	4313      	orrs	r3, r2
 800f184:	f043 0307 	orr.w	r3, r3, #7
 800f188:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	68fa      	ldr	r2, [r7, #12]
 800f18e:	609a      	str	r2, [r3, #8]
}
 800f190:	bf00      	nop
 800f192:	3714      	adds	r7, #20
 800f194:	46bd      	mov	sp, r7
 800f196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19a:	4770      	bx	lr

0800f19c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f19c:	b480      	push	{r7}
 800f19e:	b087      	sub	sp, #28
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	60f8      	str	r0, [r7, #12]
 800f1a4:	60b9      	str	r1, [r7, #8]
 800f1a6:	607a      	str	r2, [r7, #4]
 800f1a8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	689b      	ldr	r3, [r3, #8]
 800f1ae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f1b0:	697b      	ldr	r3, [r7, #20]
 800f1b2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f1b6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	021a      	lsls	r2, r3, #8
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	431a      	orrs	r2, r3
 800f1c0:	68bb      	ldr	r3, [r7, #8]
 800f1c2:	4313      	orrs	r3, r2
 800f1c4:	697a      	ldr	r2, [r7, #20]
 800f1c6:	4313      	orrs	r3, r2
 800f1c8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	697a      	ldr	r2, [r7, #20]
 800f1ce:	609a      	str	r2, [r3, #8]
}
 800f1d0:	bf00      	nop
 800f1d2:	371c      	adds	r7, #28
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1da:	4770      	bx	lr

0800f1dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800f1dc:	b480      	push	{r7}
 800f1de:	b087      	sub	sp, #28
 800f1e0:	af00      	add	r7, sp, #0
 800f1e2:	60f8      	str	r0, [r7, #12]
 800f1e4:	60b9      	str	r1, [r7, #8]
 800f1e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800f1e8:	68bb      	ldr	r3, [r7, #8]
 800f1ea:	f003 031f 	and.w	r3, r3, #31
 800f1ee:	2201      	movs	r2, #1
 800f1f0:	fa02 f303 	lsl.w	r3, r2, r3
 800f1f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	6a1a      	ldr	r2, [r3, #32]
 800f1fa:	697b      	ldr	r3, [r7, #20]
 800f1fc:	43db      	mvns	r3, r3
 800f1fe:	401a      	ands	r2, r3
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800f204:	68fb      	ldr	r3, [r7, #12]
 800f206:	6a1a      	ldr	r2, [r3, #32]
 800f208:	68bb      	ldr	r3, [r7, #8]
 800f20a:	f003 031f 	and.w	r3, r3, #31
 800f20e:	6879      	ldr	r1, [r7, #4]
 800f210:	fa01 f303 	lsl.w	r3, r1, r3
 800f214:	431a      	orrs	r2, r3
 800f216:	68fb      	ldr	r3, [r7, #12]
 800f218:	621a      	str	r2, [r3, #32]
}
 800f21a:	bf00      	nop
 800f21c:	371c      	adds	r7, #28
 800f21e:	46bd      	mov	sp, r7
 800f220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f224:	4770      	bx	lr
	...

0800f228 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f228:	b480      	push	{r7}
 800f22a:	b085      	sub	sp, #20
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f238:	2b01      	cmp	r3, #1
 800f23a:	d101      	bne.n	800f240 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f23c:	2302      	movs	r3, #2
 800f23e:	e05a      	b.n	800f2f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800f240:	687b      	ldr	r3, [r7, #4]
 800f242:	2201      	movs	r2, #1
 800f244:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	2202      	movs	r2, #2
 800f24c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	681b      	ldr	r3, [r3, #0]
 800f254:	685b      	ldr	r3, [r3, #4]
 800f256:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	689b      	ldr	r3, [r3, #8]
 800f25e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f260:	68fb      	ldr	r3, [r7, #12]
 800f262:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f266:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f268:	683b      	ldr	r3, [r7, #0]
 800f26a:	681b      	ldr	r3, [r3, #0]
 800f26c:	68fa      	ldr	r2, [r7, #12]
 800f26e:	4313      	orrs	r3, r2
 800f270:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f272:	687b      	ldr	r3, [r7, #4]
 800f274:	681b      	ldr	r3, [r3, #0]
 800f276:	68fa      	ldr	r2, [r7, #12]
 800f278:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f27a:	687b      	ldr	r3, [r7, #4]
 800f27c:	681b      	ldr	r3, [r3, #0]
 800f27e:	4a21      	ldr	r2, [pc, #132]	@ (800f304 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800f280:	4293      	cmp	r3, r2
 800f282:	d022      	beq.n	800f2ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f284:	687b      	ldr	r3, [r7, #4]
 800f286:	681b      	ldr	r3, [r3, #0]
 800f288:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f28c:	d01d      	beq.n	800f2ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f28e:	687b      	ldr	r3, [r7, #4]
 800f290:	681b      	ldr	r3, [r3, #0]
 800f292:	4a1d      	ldr	r2, [pc, #116]	@ (800f308 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800f294:	4293      	cmp	r3, r2
 800f296:	d018      	beq.n	800f2ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	4a1b      	ldr	r2, [pc, #108]	@ (800f30c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800f29e:	4293      	cmp	r3, r2
 800f2a0:	d013      	beq.n	800f2ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f2a2:	687b      	ldr	r3, [r7, #4]
 800f2a4:	681b      	ldr	r3, [r3, #0]
 800f2a6:	4a1a      	ldr	r2, [pc, #104]	@ (800f310 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800f2a8:	4293      	cmp	r3, r2
 800f2aa:	d00e      	beq.n	800f2ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	4a18      	ldr	r2, [pc, #96]	@ (800f314 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800f2b2:	4293      	cmp	r3, r2
 800f2b4:	d009      	beq.n	800f2ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	681b      	ldr	r3, [r3, #0]
 800f2ba:	4a17      	ldr	r2, [pc, #92]	@ (800f318 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800f2bc:	4293      	cmp	r3, r2
 800f2be:	d004      	beq.n	800f2ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800f2c0:	687b      	ldr	r3, [r7, #4]
 800f2c2:	681b      	ldr	r3, [r3, #0]
 800f2c4:	4a15      	ldr	r2, [pc, #84]	@ (800f31c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800f2c6:	4293      	cmp	r3, r2
 800f2c8:	d10c      	bne.n	800f2e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f2ca:	68bb      	ldr	r3, [r7, #8]
 800f2cc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f2d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f2d2:	683b      	ldr	r3, [r7, #0]
 800f2d4:	685b      	ldr	r3, [r3, #4]
 800f2d6:	68ba      	ldr	r2, [r7, #8]
 800f2d8:	4313      	orrs	r3, r2
 800f2da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f2dc:	687b      	ldr	r3, [r7, #4]
 800f2de:	681b      	ldr	r3, [r3, #0]
 800f2e0:	68ba      	ldr	r2, [r7, #8]
 800f2e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f2e4:	687b      	ldr	r3, [r7, #4]
 800f2e6:	2201      	movs	r2, #1
 800f2e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	2200      	movs	r2, #0
 800f2f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f2f4:	2300      	movs	r3, #0
}
 800f2f6:	4618      	mov	r0, r3
 800f2f8:	3714      	adds	r7, #20
 800f2fa:	46bd      	mov	sp, r7
 800f2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f300:	4770      	bx	lr
 800f302:	bf00      	nop
 800f304:	40010000 	.word	0x40010000
 800f308:	40000400 	.word	0x40000400
 800f30c:	40000800 	.word	0x40000800
 800f310:	40000c00 	.word	0x40000c00
 800f314:	40010400 	.word	0x40010400
 800f318:	40014000 	.word	0x40014000
 800f31c:	40001800 	.word	0x40001800

0800f320 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800f320:	b480      	push	{r7}
 800f322:	b085      	sub	sp, #20
 800f324:	af00      	add	r7, sp, #0
 800f326:	6078      	str	r0, [r7, #4]
 800f328:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800f32a:	2300      	movs	r3, #0
 800f32c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f334:	2b01      	cmp	r3, #1
 800f336:	d101      	bne.n	800f33c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800f338:	2302      	movs	r3, #2
 800f33a:	e03d      	b.n	800f3b8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800f33c:	687b      	ldr	r3, [r7, #4]
 800f33e:	2201      	movs	r2, #1
 800f340:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800f344:	68fb      	ldr	r3, [r7, #12]
 800f346:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800f34a:	683b      	ldr	r3, [r7, #0]
 800f34c:	68db      	ldr	r3, [r3, #12]
 800f34e:	4313      	orrs	r3, r2
 800f350:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800f352:	68fb      	ldr	r3, [r7, #12]
 800f354:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800f358:	683b      	ldr	r3, [r7, #0]
 800f35a:	689b      	ldr	r3, [r3, #8]
 800f35c:	4313      	orrs	r3, r2
 800f35e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800f366:	683b      	ldr	r3, [r7, #0]
 800f368:	685b      	ldr	r3, [r3, #4]
 800f36a:	4313      	orrs	r3, r2
 800f36c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800f36e:	68fb      	ldr	r3, [r7, #12]
 800f370:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800f374:	683b      	ldr	r3, [r7, #0]
 800f376:	681b      	ldr	r3, [r3, #0]
 800f378:	4313      	orrs	r3, r2
 800f37a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800f37c:	68fb      	ldr	r3, [r7, #12]
 800f37e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f382:	683b      	ldr	r3, [r7, #0]
 800f384:	691b      	ldr	r3, [r3, #16]
 800f386:	4313      	orrs	r3, r2
 800f388:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800f390:	683b      	ldr	r3, [r7, #0]
 800f392:	695b      	ldr	r3, [r3, #20]
 800f394:	4313      	orrs	r3, r2
 800f396:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800f398:	68fb      	ldr	r3, [r7, #12]
 800f39a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	69db      	ldr	r3, [r3, #28]
 800f3a2:	4313      	orrs	r3, r2
 800f3a4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	681b      	ldr	r3, [r3, #0]
 800f3aa:	68fa      	ldr	r2, [r7, #12]
 800f3ac:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800f3ae:	687b      	ldr	r3, [r7, #4]
 800f3b0:	2200      	movs	r2, #0
 800f3b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f3b6:	2300      	movs	r3, #0
}
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	3714      	adds	r7, #20
 800f3bc:	46bd      	mov	sp, r7
 800f3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3c2:	4770      	bx	lr

0800f3c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800f3c4:	b480      	push	{r7}
 800f3c6:	b083      	sub	sp, #12
 800f3c8:	af00      	add	r7, sp, #0
 800f3ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800f3cc:	bf00      	nop
 800f3ce:	370c      	adds	r7, #12
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d6:	4770      	bx	lr

0800f3d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800f3d8:	b480      	push	{r7}
 800f3da:	b083      	sub	sp, #12
 800f3dc:	af00      	add	r7, sp, #0
 800f3de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800f3e0:	bf00      	nop
 800f3e2:	370c      	adds	r7, #12
 800f3e4:	46bd      	mov	sp, r7
 800f3e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ea:	4770      	bx	lr

0800f3ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b082      	sub	sp, #8
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d101      	bne.n	800f3fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f3fa:	2301      	movs	r3, #1
 800f3fc:	e042      	b.n	800f484 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f404:	b2db      	uxtb	r3, r3
 800f406:	2b00      	cmp	r3, #0
 800f408:	d106      	bne.n	800f418 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	2200      	movs	r2, #0
 800f40e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f412:	6878      	ldr	r0, [r7, #4]
 800f414:	f7f7 fe94 	bl	8007140 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	2224      	movs	r2, #36	@ 0x24
 800f41c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	68da      	ldr	r2, [r3, #12]
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	681b      	ldr	r3, [r3, #0]
 800f42a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800f42e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800f430:	6878      	ldr	r0, [r7, #4]
 800f432:	f000 ff81 	bl	8010338 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	691a      	ldr	r2, [r3, #16]
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	681b      	ldr	r3, [r3, #0]
 800f440:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f444:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	695a      	ldr	r2, [r3, #20]
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	681b      	ldr	r3, [r3, #0]
 800f450:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f454:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800f456:	687b      	ldr	r3, [r7, #4]
 800f458:	681b      	ldr	r3, [r3, #0]
 800f45a:	68da      	ldr	r2, [r3, #12]
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	681b      	ldr	r3, [r3, #0]
 800f460:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800f464:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f466:	687b      	ldr	r3, [r7, #4]
 800f468:	2200      	movs	r2, #0
 800f46a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	2220      	movs	r2, #32
 800f470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	2220      	movs	r2, #32
 800f478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2200      	movs	r2, #0
 800f480:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800f482:	2300      	movs	r3, #0
}
 800f484:	4618      	mov	r0, r3
 800f486:	3708      	adds	r7, #8
 800f488:	46bd      	mov	sp, r7
 800f48a:	bd80      	pop	{r7, pc}

0800f48c <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800f48c:	b580      	push	{r7, lr}
 800f48e:	b08c      	sub	sp, #48	@ 0x30
 800f490:	af00      	add	r7, sp, #0
 800f492:	60f8      	str	r0, [r7, #12]
 800f494:	60b9      	str	r1, [r7, #8]
 800f496:	4613      	mov	r3, r2
 800f498:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f49a:	68fb      	ldr	r3, [r7, #12]
 800f49c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f4a0:	b2db      	uxtb	r3, r3
 800f4a2:	2b20      	cmp	r3, #32
 800f4a4:	d14a      	bne.n	800f53c <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d002      	beq.n	800f4b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800f4ac:	88fb      	ldrh	r3, [r7, #6]
 800f4ae:	2b00      	cmp	r3, #0
 800f4b0:	d101      	bne.n	800f4b6 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800f4b2:	2301      	movs	r3, #1
 800f4b4:	e043      	b.n	800f53e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800f4b6:	68fb      	ldr	r3, [r7, #12]
 800f4b8:	2201      	movs	r2, #1
 800f4ba:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800f4bc:	68fb      	ldr	r3, [r7, #12]
 800f4be:	2200      	movs	r2, #0
 800f4c0:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800f4c2:	88fb      	ldrh	r3, [r7, #6]
 800f4c4:	461a      	mov	r2, r3
 800f4c6:	68b9      	ldr	r1, [r7, #8]
 800f4c8:	68f8      	ldr	r0, [r7, #12]
 800f4ca:	f000 fcd5 	bl	800fe78 <UART_Start_Receive_DMA>
 800f4ce:	4603      	mov	r3, r0
 800f4d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800f4d4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f4d8:	2b00      	cmp	r3, #0
 800f4da:	d12c      	bne.n	800f536 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f4dc:	68fb      	ldr	r3, [r7, #12]
 800f4de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f4e0:	2b01      	cmp	r3, #1
 800f4e2:	d125      	bne.n	800f530 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f4e4:	2300      	movs	r3, #0
 800f4e6:	613b      	str	r3, [r7, #16]
 800f4e8:	68fb      	ldr	r3, [r7, #12]
 800f4ea:	681b      	ldr	r3, [r3, #0]
 800f4ec:	681b      	ldr	r3, [r3, #0]
 800f4ee:	613b      	str	r3, [r7, #16]
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	681b      	ldr	r3, [r3, #0]
 800f4f4:	685b      	ldr	r3, [r3, #4]
 800f4f6:	613b      	str	r3, [r7, #16]
 800f4f8:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800f4fa:	68fb      	ldr	r3, [r7, #12]
 800f4fc:	681b      	ldr	r3, [r3, #0]
 800f4fe:	330c      	adds	r3, #12
 800f500:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f502:	69bb      	ldr	r3, [r7, #24]
 800f504:	e853 3f00 	ldrex	r3, [r3]
 800f508:	617b      	str	r3, [r7, #20]
   return(result);
 800f50a:	697b      	ldr	r3, [r7, #20]
 800f50c:	f043 0310 	orr.w	r3, r3, #16
 800f510:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f512:	68fb      	ldr	r3, [r7, #12]
 800f514:	681b      	ldr	r3, [r3, #0]
 800f516:	330c      	adds	r3, #12
 800f518:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f51a:	627a      	str	r2, [r7, #36]	@ 0x24
 800f51c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f51e:	6a39      	ldr	r1, [r7, #32]
 800f520:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f522:	e841 2300 	strex	r3, r2, [r1]
 800f526:	61fb      	str	r3, [r7, #28]
   return(result);
 800f528:	69fb      	ldr	r3, [r7, #28]
 800f52a:	2b00      	cmp	r3, #0
 800f52c:	d1e5      	bne.n	800f4fa <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 800f52e:	e002      	b.n	800f536 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800f530:	2301      	movs	r3, #1
 800f532:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 800f536:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800f53a:	e000      	b.n	800f53e <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 800f53c:	2302      	movs	r3, #2
  }
}
 800f53e:	4618      	mov	r0, r3
 800f540:	3730      	adds	r7, #48	@ 0x30
 800f542:	46bd      	mov	sp, r7
 800f544:	bd80      	pop	{r7, pc}

0800f546 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800f546:	b580      	push	{r7, lr}
 800f548:	b0a0      	sub	sp, #128	@ 0x80
 800f54a:	af00      	add	r7, sp, #0
 800f54c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE | USART_CR1_TCIE));
 800f54e:	687b      	ldr	r3, [r7, #4]
 800f550:	681b      	ldr	r3, [r3, #0]
 800f552:	330c      	adds	r3, #12
 800f554:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f556:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800f558:	e853 3f00 	ldrex	r3, [r3]
 800f55c:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800f55e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800f560:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800f564:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800f566:	687b      	ldr	r3, [r7, #4]
 800f568:	681b      	ldr	r3, [r3, #0]
 800f56a:	330c      	adds	r3, #12
 800f56c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800f56e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800f570:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f572:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800f574:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800f576:	e841 2300 	strex	r3, r2, [r1]
 800f57a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800f57c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f57e:	2b00      	cmp	r3, #0
 800f580:	d1e5      	bne.n	800f54e <HAL_UART_Abort+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	681b      	ldr	r3, [r3, #0]
 800f586:	3314      	adds	r3, #20
 800f588:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f58a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f58c:	e853 3f00 	ldrex	r3, [r3]
 800f590:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800f592:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f594:	f023 0301 	bic.w	r3, r3, #1
 800f598:	67bb      	str	r3, [r7, #120]	@ 0x78
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	3314      	adds	r3, #20
 800f5a0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800f5a2:	657a      	str	r2, [r7, #84]	@ 0x54
 800f5a4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5a6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f5a8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800f5aa:	e841 2300 	strex	r3, r2, [r1]
 800f5ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800f5b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d1e5      	bne.n	800f582 <HAL_UART_Abort+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f5ba:	2b01      	cmp	r3, #1
 800f5bc:	d119      	bne.n	800f5f2 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800f5be:	687b      	ldr	r3, [r7, #4]
 800f5c0:	681b      	ldr	r3, [r3, #0]
 800f5c2:	330c      	adds	r3, #12
 800f5c4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f5c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5c8:	e853 3f00 	ldrex	r3, [r3]
 800f5cc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800f5ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5d0:	f023 0310 	bic.w	r3, r3, #16
 800f5d4:	677b      	str	r3, [r7, #116]	@ 0x74
 800f5d6:	687b      	ldr	r3, [r7, #4]
 800f5d8:	681b      	ldr	r3, [r3, #0]
 800f5da:	330c      	adds	r3, #12
 800f5dc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800f5de:	643a      	str	r2, [r7, #64]	@ 0x40
 800f5e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f5e2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800f5e4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800f5e6:	e841 2300 	strex	r3, r2, [r1]
 800f5ea:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800f5ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d1e5      	bne.n	800f5be <HAL_UART_Abort+0x78>
  }

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800f5f2:	687b      	ldr	r3, [r7, #4]
 800f5f4:	681b      	ldr	r3, [r3, #0]
 800f5f6:	695b      	ldr	r3, [r3, #20]
 800f5f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f5fc:	2b80      	cmp	r3, #128	@ 0x80
 800f5fe:	d136      	bne.n	800f66e <HAL_UART_Abort+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800f600:	687b      	ldr	r3, [r7, #4]
 800f602:	681b      	ldr	r3, [r3, #0]
 800f604:	3314      	adds	r3, #20
 800f606:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f608:	6a3b      	ldr	r3, [r7, #32]
 800f60a:	e853 3f00 	ldrex	r3, [r3]
 800f60e:	61fb      	str	r3, [r7, #28]
   return(result);
 800f610:	69fb      	ldr	r3, [r7, #28]
 800f612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f616:	673b      	str	r3, [r7, #112]	@ 0x70
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	681b      	ldr	r3, [r3, #0]
 800f61c:	3314      	adds	r3, #20
 800f61e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800f620:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800f622:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f624:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f626:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f628:	e841 2300 	strex	r3, r2, [r1]
 800f62c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800f62e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f630:	2b00      	cmp	r3, #0
 800f632:	d1e5      	bne.n	800f600 <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d018      	beq.n	800f66e <HAL_UART_Abort+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f640:	2200      	movs	r2, #0
 800f642:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f648:	4618      	mov	r0, r3
 800f64a:	f7f9 fc47 	bl	8008edc <HAL_DMA_Abort>
 800f64e:	4603      	mov	r3, r0
 800f650:	2b00      	cmp	r3, #0
 800f652:	d00c      	beq.n	800f66e <HAL_UART_Abort+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f658:	4618      	mov	r0, r3
 800f65a:	f7f9 fe69 	bl	8009330 <HAL_DMA_GetError>
 800f65e:	4603      	mov	r3, r0
 800f660:	2b20      	cmp	r3, #32
 800f662:	d104      	bne.n	800f66e <HAL_UART_Abort+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f664:	687b      	ldr	r3, [r7, #4]
 800f666:	2210      	movs	r2, #16
 800f668:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800f66a:	2303      	movs	r3, #3
 800f66c:	e052      	b.n	800f714 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	695b      	ldr	r3, [r3, #20]
 800f674:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f678:	2b40      	cmp	r3, #64	@ 0x40
 800f67a:	d136      	bne.n	800f6ea <HAL_UART_Abort+0x1a4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f67c:	687b      	ldr	r3, [r7, #4]
 800f67e:	681b      	ldr	r3, [r3, #0]
 800f680:	3314      	adds	r3, #20
 800f682:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f684:	68fb      	ldr	r3, [r7, #12]
 800f686:	e853 3f00 	ldrex	r3, [r3]
 800f68a:	60bb      	str	r3, [r7, #8]
   return(result);
 800f68c:	68bb      	ldr	r3, [r7, #8]
 800f68e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f692:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	681b      	ldr	r3, [r3, #0]
 800f698:	3314      	adds	r3, #20
 800f69a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800f69c:	61ba      	str	r2, [r7, #24]
 800f69e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f6a0:	6979      	ldr	r1, [r7, #20]
 800f6a2:	69ba      	ldr	r2, [r7, #24]
 800f6a4:	e841 2300 	strex	r3, r2, [r1]
 800f6a8:	613b      	str	r3, [r7, #16]
   return(result);
 800f6aa:	693b      	ldr	r3, [r7, #16]
 800f6ac:	2b00      	cmp	r3, #0
 800f6ae:	d1e5      	bne.n	800f67c <HAL_UART_Abort+0x136>

    /* Abort the UART DMA Rx stream: use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d018      	beq.n	800f6ea <HAL_UART_Abort+0x1a4>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6bc:	2200      	movs	r2, #0
 800f6be:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800f6c0:	687b      	ldr	r3, [r7, #4]
 800f6c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6c4:	4618      	mov	r0, r3
 800f6c6:	f7f9 fc09 	bl	8008edc <HAL_DMA_Abort>
 800f6ca:	4603      	mov	r3, r0
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d00c      	beq.n	800f6ea <HAL_UART_Abort+0x1a4>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f6d4:	4618      	mov	r0, r3
 800f6d6:	f7f9 fe2b 	bl	8009330 <HAL_DMA_GetError>
 800f6da:	4603      	mov	r3, r0
 800f6dc:	2b20      	cmp	r3, #32
 800f6de:	d104      	bne.n	800f6ea <HAL_UART_Abort+0x1a4>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	2210      	movs	r2, #16
 800f6e4:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_TIMEOUT;
 800f6e6:	2303      	movs	r3, #3
 800f6e8:	e014      	b.n	800f714 <HAL_UART_Abort+0x1ce>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0x00U;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	2200      	movs	r2, #0
 800f6ee:	84da      	strh	r2, [r3, #38]	@ 0x26
  huart->RxXferCount = 0x00U;
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	2200      	movs	r2, #0
 800f6f4:	85da      	strh	r2, [r3, #46]	@ 0x2e

  /* Reset ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	2200      	movs	r2, #0
 800f6fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Restore huart->RxState and huart->gState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	2220      	movs	r2, #32
 800f700:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->gState = HAL_UART_STATE_READY;
 800f704:	687b      	ldr	r3, [r7, #4]
 800f706:	2220      	movs	r2, #32
 800f708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f70c:	687b      	ldr	r3, [r7, #4]
 800f70e:	2200      	movs	r2, #0
 800f710:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 800f712:	2300      	movs	r3, #0
}
 800f714:	4618      	mov	r0, r3
 800f716:	3780      	adds	r7, #128	@ 0x80
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd80      	pop	{r7, pc}

0800f71c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800f71c:	b580      	push	{r7, lr}
 800f71e:	b0ba      	sub	sp, #232	@ 0xe8
 800f720:	af00      	add	r7, sp, #0
 800f722:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800f724:	687b      	ldr	r3, [r7, #4]
 800f726:	681b      	ldr	r3, [r3, #0]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	681b      	ldr	r3, [r3, #0]
 800f732:	68db      	ldr	r3, [r3, #12]
 800f734:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	681b      	ldr	r3, [r3, #0]
 800f73c:	695b      	ldr	r3, [r3, #20]
 800f73e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800f742:	2300      	movs	r3, #0
 800f744:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800f748:	2300      	movs	r3, #0
 800f74a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800f74e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f752:	f003 030f 	and.w	r3, r3, #15
 800f756:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800f75a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d10f      	bne.n	800f782 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f762:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f766:	f003 0320 	and.w	r3, r3, #32
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d009      	beq.n	800f782 <HAL_UART_IRQHandler+0x66>
 800f76e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f772:	f003 0320 	and.w	r3, r3, #32
 800f776:	2b00      	cmp	r3, #0
 800f778:	d003      	beq.n	800f782 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800f77a:	6878      	ldr	r0, [r7, #4]
 800f77c:	f000 fd1d 	bl	80101ba <UART_Receive_IT>
      return;
 800f780:	e25b      	b.n	800fc3a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800f782:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800f786:	2b00      	cmp	r3, #0
 800f788:	f000 80de 	beq.w	800f948 <HAL_UART_IRQHandler+0x22c>
 800f78c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f790:	f003 0301 	and.w	r3, r3, #1
 800f794:	2b00      	cmp	r3, #0
 800f796:	d106      	bne.n	800f7a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800f798:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f79c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800f7a0:	2b00      	cmp	r3, #0
 800f7a2:	f000 80d1 	beq.w	800f948 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800f7a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7aa:	f003 0301 	and.w	r3, r3, #1
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d00b      	beq.n	800f7ca <HAL_UART_IRQHandler+0xae>
 800f7b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f7b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d005      	beq.n	800f7ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800f7be:	687b      	ldr	r3, [r7, #4]
 800f7c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7c2:	f043 0201 	orr.w	r2, r3, #1
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f7ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7ce:	f003 0304 	and.w	r3, r3, #4
 800f7d2:	2b00      	cmp	r3, #0
 800f7d4:	d00b      	beq.n	800f7ee <HAL_UART_IRQHandler+0xd2>
 800f7d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7da:	f003 0301 	and.w	r3, r3, #1
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d005      	beq.n	800f7ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f7e6:	f043 0202 	orr.w	r2, r3, #2
 800f7ea:	687b      	ldr	r3, [r7, #4]
 800f7ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800f7ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f7f2:	f003 0302 	and.w	r3, r3, #2
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d00b      	beq.n	800f812 <HAL_UART_IRQHandler+0xf6>
 800f7fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f7fe:	f003 0301 	and.w	r3, r3, #1
 800f802:	2b00      	cmp	r3, #0
 800f804:	d005      	beq.n	800f812 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800f806:	687b      	ldr	r3, [r7, #4]
 800f808:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f80a:	f043 0204 	orr.w	r2, r3, #4
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800f812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f816:	f003 0308 	and.w	r3, r3, #8
 800f81a:	2b00      	cmp	r3, #0
 800f81c:	d011      	beq.n	800f842 <HAL_UART_IRQHandler+0x126>
 800f81e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f822:	f003 0320 	and.w	r3, r3, #32
 800f826:	2b00      	cmp	r3, #0
 800f828:	d105      	bne.n	800f836 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800f82a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800f82e:	f003 0301 	and.w	r3, r3, #1
 800f832:	2b00      	cmp	r3, #0
 800f834:	d005      	beq.n	800f842 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f83a:	f043 0208 	orr.w	r2, r3, #8
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f846:	2b00      	cmp	r3, #0
 800f848:	f000 81f2 	beq.w	800fc30 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800f84c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f850:	f003 0320 	and.w	r3, r3, #32
 800f854:	2b00      	cmp	r3, #0
 800f856:	d008      	beq.n	800f86a <HAL_UART_IRQHandler+0x14e>
 800f858:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f85c:	f003 0320 	and.w	r3, r3, #32
 800f860:	2b00      	cmp	r3, #0
 800f862:	d002      	beq.n	800f86a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800f864:	6878      	ldr	r0, [r7, #4]
 800f866:	f000 fca8 	bl	80101ba <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	695b      	ldr	r3, [r3, #20]
 800f870:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f874:	2b40      	cmp	r3, #64	@ 0x40
 800f876:	bf0c      	ite	eq
 800f878:	2301      	moveq	r3, #1
 800f87a:	2300      	movne	r3, #0
 800f87c:	b2db      	uxtb	r3, r3
 800f87e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800f882:	687b      	ldr	r3, [r7, #4]
 800f884:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f886:	f003 0308 	and.w	r3, r3, #8
 800f88a:	2b00      	cmp	r3, #0
 800f88c:	d103      	bne.n	800f896 <HAL_UART_IRQHandler+0x17a>
 800f88e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800f892:	2b00      	cmp	r3, #0
 800f894:	d04f      	beq.n	800f936 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800f896:	6878      	ldr	r0, [r7, #4]
 800f898:	f000 fbb0 	bl	800fffc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	681b      	ldr	r3, [r3, #0]
 800f8a0:	695b      	ldr	r3, [r3, #20]
 800f8a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f8a6:	2b40      	cmp	r3, #64	@ 0x40
 800f8a8:	d141      	bne.n	800f92e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	3314      	adds	r3, #20
 800f8b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f8b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800f8b8:	e853 3f00 	ldrex	r3, [r3]
 800f8bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800f8c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800f8c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f8c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	681b      	ldr	r3, [r3, #0]
 800f8d0:	3314      	adds	r3, #20
 800f8d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800f8d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800f8da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800f8de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800f8e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800f8e6:	e841 2300 	strex	r3, r2, [r1]
 800f8ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800f8ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d1d9      	bne.n	800f8aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f8fa:	2b00      	cmp	r3, #0
 800f8fc:	d013      	beq.n	800f926 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800f8fe:	687b      	ldr	r3, [r7, #4]
 800f900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f902:	4a7e      	ldr	r2, [pc, #504]	@ (800fafc <HAL_UART_IRQHandler+0x3e0>)
 800f904:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800f906:	687b      	ldr	r3, [r7, #4]
 800f908:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f90a:	4618      	mov	r0, r3
 800f90c:	f7f9 fb56 	bl	8008fbc <HAL_DMA_Abort_IT>
 800f910:	4603      	mov	r3, r0
 800f912:	2b00      	cmp	r3, #0
 800f914:	d016      	beq.n	800f944 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800f916:	687b      	ldr	r3, [r7, #4]
 800f918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f91a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f91c:	687a      	ldr	r2, [r7, #4]
 800f91e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800f920:	4610      	mov	r0, r2
 800f922:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f924:	e00e      	b.n	800f944 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800f926:	6878      	ldr	r0, [r7, #4]
 800f928:	f7f8 f872 	bl	8007a10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f92c:	e00a      	b.n	800f944 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800f92e:	6878      	ldr	r0, [r7, #4]
 800f930:	f7f8 f86e 	bl	8007a10 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f934:	e006      	b.n	800f944 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800f936:	6878      	ldr	r0, [r7, #4]
 800f938:	f7f8 f86a 	bl	8007a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f93c:	687b      	ldr	r3, [r7, #4]
 800f93e:	2200      	movs	r2, #0
 800f940:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800f942:	e175      	b.n	800fc30 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f944:	bf00      	nop
    return;
 800f946:	e173      	b.n	800fc30 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f94c:	2b01      	cmp	r3, #1
 800f94e:	f040 814f 	bne.w	800fbf0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800f952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800f956:	f003 0310 	and.w	r3, r3, #16
 800f95a:	2b00      	cmp	r3, #0
 800f95c:	f000 8148 	beq.w	800fbf0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800f960:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800f964:	f003 0310 	and.w	r3, r3, #16
 800f968:	2b00      	cmp	r3, #0
 800f96a:	f000 8141 	beq.w	800fbf0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800f96e:	2300      	movs	r3, #0
 800f970:	60bb      	str	r3, [r7, #8]
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	681b      	ldr	r3, [r3, #0]
 800f978:	60bb      	str	r3, [r7, #8]
 800f97a:	687b      	ldr	r3, [r7, #4]
 800f97c:	681b      	ldr	r3, [r3, #0]
 800f97e:	685b      	ldr	r3, [r3, #4]
 800f980:	60bb      	str	r3, [r7, #8]
 800f982:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	681b      	ldr	r3, [r3, #0]
 800f988:	695b      	ldr	r3, [r3, #20]
 800f98a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f98e:	2b40      	cmp	r3, #64	@ 0x40
 800f990:	f040 80b6 	bne.w	800fb00 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800f994:	687b      	ldr	r3, [r7, #4]
 800f996:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	685b      	ldr	r3, [r3, #4]
 800f99c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800f9a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	f000 8145 	beq.w	800fc34 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800f9aa:	687b      	ldr	r3, [r7, #4]
 800f9ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800f9ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f9b2:	429a      	cmp	r2, r3
 800f9b4:	f080 813e 	bcs.w	800fc34 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800f9be:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800f9c0:	687b      	ldr	r3, [r7, #4]
 800f9c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f9c4:	69db      	ldr	r3, [r3, #28]
 800f9c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800f9ca:	f000 8088 	beq.w	800fade <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	681b      	ldr	r3, [r3, #0]
 800f9d2:	330c      	adds	r3, #12
 800f9d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800f9d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800f9dc:	e853 3f00 	ldrex	r3, [r3]
 800f9e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800f9e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800f9e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f9ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	681b      	ldr	r3, [r3, #0]
 800f9f4:	330c      	adds	r3, #12
 800f9f6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800f9fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800f9fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa02:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800fa06:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800fa0a:	e841 2300 	strex	r3, r2, [r1]
 800fa0e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800fa12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d1d9      	bne.n	800f9ce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	681b      	ldr	r3, [r3, #0]
 800fa1e:	3314      	adds	r3, #20
 800fa20:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa22:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800fa24:	e853 3f00 	ldrex	r3, [r3]
 800fa28:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800fa2a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fa2c:	f023 0301 	bic.w	r3, r3, #1
 800fa30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800fa34:	687b      	ldr	r3, [r7, #4]
 800fa36:	681b      	ldr	r3, [r3, #0]
 800fa38:	3314      	adds	r3, #20
 800fa3a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800fa3e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800fa42:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa44:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800fa46:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800fa4a:	e841 2300 	strex	r3, r2, [r1]
 800fa4e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800fa50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fa52:	2b00      	cmp	r3, #0
 800fa54:	d1e1      	bne.n	800fa1a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fa56:	687b      	ldr	r3, [r7, #4]
 800fa58:	681b      	ldr	r3, [r3, #0]
 800fa5a:	3314      	adds	r3, #20
 800fa5c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fa5e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fa60:	e853 3f00 	ldrex	r3, [r3]
 800fa64:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800fa66:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fa68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fa6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800fa70:	687b      	ldr	r3, [r7, #4]
 800fa72:	681b      	ldr	r3, [r3, #0]
 800fa74:	3314      	adds	r3, #20
 800fa76:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800fa7a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800fa7c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fa7e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fa80:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800fa82:	e841 2300 	strex	r3, r2, [r1]
 800fa86:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800fa88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fa8a:	2b00      	cmp	r3, #0
 800fa8c:	d1e3      	bne.n	800fa56 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	2220      	movs	r2, #32
 800fa92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fa96:	687b      	ldr	r3, [r7, #4]
 800fa98:	2200      	movs	r2, #0
 800fa9a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	330c      	adds	r3, #12
 800faa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800faa4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800faa6:	e853 3f00 	ldrex	r3, [r3]
 800faaa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800faac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800faae:	f023 0310 	bic.w	r3, r3, #16
 800fab2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	681b      	ldr	r3, [r3, #0]
 800faba:	330c      	adds	r3, #12
 800fabc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800fac0:	65ba      	str	r2, [r7, #88]	@ 0x58
 800fac2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fac4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fac6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fac8:	e841 2300 	strex	r3, r2, [r1]
 800facc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800face:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d1e3      	bne.n	800fa9c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fad8:	4618      	mov	r0, r3
 800fada:	f7f9 f9ff 	bl	8008edc <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fade:	687b      	ldr	r3, [r7, #4]
 800fae0:	2202      	movs	r2, #2
 800fae2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800faec:	b29b      	uxth	r3, r3
 800faee:	1ad3      	subs	r3, r2, r3
 800faf0:	b29b      	uxth	r3, r3
 800faf2:	4619      	mov	r1, r3
 800faf4:	6878      	ldr	r0, [r7, #4]
 800faf6:	f7f7 fe41 	bl	800777c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800fafa:	e09b      	b.n	800fc34 <HAL_UART_IRQHandler+0x518>
 800fafc:	080100c3 	.word	0x080100c3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800fb08:	b29b      	uxth	r3, r3
 800fb0a:	1ad3      	subs	r3, r2, r3
 800fb0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800fb10:	687b      	ldr	r3, [r7, #4]
 800fb12:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800fb14:	b29b      	uxth	r3, r3
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	f000 808e 	beq.w	800fc38 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800fb1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fb20:	2b00      	cmp	r3, #0
 800fb22:	f000 8089 	beq.w	800fc38 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	330c      	adds	r3, #12
 800fb2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb30:	e853 3f00 	ldrex	r3, [r3]
 800fb34:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fb36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb38:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fb3c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	681b      	ldr	r3, [r3, #0]
 800fb44:	330c      	adds	r3, #12
 800fb46:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800fb4a:	647a      	str	r2, [r7, #68]	@ 0x44
 800fb4c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb4e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fb50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb52:	e841 2300 	strex	r3, r2, [r1]
 800fb56:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fb58:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fb5a:	2b00      	cmp	r3, #0
 800fb5c:	d1e3      	bne.n	800fb26 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	681b      	ldr	r3, [r3, #0]
 800fb62:	3314      	adds	r3, #20
 800fb64:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fb66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb68:	e853 3f00 	ldrex	r3, [r3]
 800fb6c:	623b      	str	r3, [r7, #32]
   return(result);
 800fb6e:	6a3b      	ldr	r3, [r7, #32]
 800fb70:	f023 0301 	bic.w	r3, r3, #1
 800fb74:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	681b      	ldr	r3, [r3, #0]
 800fb7c:	3314      	adds	r3, #20
 800fb7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800fb82:	633a      	str	r2, [r7, #48]	@ 0x30
 800fb84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fb86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fb88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb8a:	e841 2300 	strex	r3, r2, [r1]
 800fb8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fb90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d1e3      	bne.n	800fb5e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	2220      	movs	r2, #32
 800fb9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	2200      	movs	r2, #0
 800fba2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fba4:	687b      	ldr	r3, [r7, #4]
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	330c      	adds	r3, #12
 800fbaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fbac:	693b      	ldr	r3, [r7, #16]
 800fbae:	e853 3f00 	ldrex	r3, [r3]
 800fbb2:	60fb      	str	r3, [r7, #12]
   return(result);
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	f023 0310 	bic.w	r3, r3, #16
 800fbba:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	681b      	ldr	r3, [r3, #0]
 800fbc2:	330c      	adds	r3, #12
 800fbc4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800fbc8:	61fa      	str	r2, [r7, #28]
 800fbca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fbcc:	69b9      	ldr	r1, [r7, #24]
 800fbce:	69fa      	ldr	r2, [r7, #28]
 800fbd0:	e841 2300 	strex	r3, r2, [r1]
 800fbd4:	617b      	str	r3, [r7, #20]
   return(result);
 800fbd6:	697b      	ldr	r3, [r7, #20]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d1e3      	bne.n	800fba4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	2202      	movs	r2, #2
 800fbe0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800fbe2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800fbe6:	4619      	mov	r1, r3
 800fbe8:	6878      	ldr	r0, [r7, #4]
 800fbea:	f7f7 fdc7 	bl	800777c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800fbee:	e023      	b.n	800fc38 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800fbf0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fbf4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	d009      	beq.n	800fc10 <HAL_UART_IRQHandler+0x4f4>
 800fbfc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d003      	beq.n	800fc10 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800fc08:	6878      	ldr	r0, [r7, #4]
 800fc0a:	f000 fa6e 	bl	80100ea <UART_Transmit_IT>
    return;
 800fc0e:	e014      	b.n	800fc3a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800fc10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800fc14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d00e      	beq.n	800fc3a <HAL_UART_IRQHandler+0x51e>
 800fc1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800fc20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d008      	beq.n	800fc3a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800fc28:	6878      	ldr	r0, [r7, #4]
 800fc2a:	f000 faae 	bl	801018a <UART_EndTransmit_IT>
    return;
 800fc2e:	e004      	b.n	800fc3a <HAL_UART_IRQHandler+0x51e>
    return;
 800fc30:	bf00      	nop
 800fc32:	e002      	b.n	800fc3a <HAL_UART_IRQHandler+0x51e>
      return;
 800fc34:	bf00      	nop
 800fc36:	e000      	b.n	800fc3a <HAL_UART_IRQHandler+0x51e>
      return;
 800fc38:	bf00      	nop
  }
}
 800fc3a:	37e8      	adds	r7, #232	@ 0xe8
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}

0800fc40 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800fc40:	b480      	push	{r7}
 800fc42:	b083      	sub	sp, #12
 800fc44:	af00      	add	r7, sp, #0
 800fc46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800fc48:	bf00      	nop
 800fc4a:	370c      	adds	r7, #12
 800fc4c:	46bd      	mov	sp, r7
 800fc4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc52:	4770      	bx	lr

0800fc54 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800fc54:	b480      	push	{r7}
 800fc56:	b083      	sub	sp, #12
 800fc58:	af00      	add	r7, sp, #0
 800fc5a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800fc5c:	bf00      	nop
 800fc5e:	370c      	adds	r7, #12
 800fc60:	46bd      	mov	sp, r7
 800fc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc66:	4770      	bx	lr

0800fc68 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800fc68:	b480      	push	{r7}
 800fc6a:	b083      	sub	sp, #12
 800fc6c:	af00      	add	r7, sp, #0
 800fc6e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800fc70:	bf00      	nop
 800fc72:	370c      	adds	r7, #12
 800fc74:	46bd      	mov	sp, r7
 800fc76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc7a:	4770      	bx	lr

0800fc7c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800fc7c:	b580      	push	{r7, lr}
 800fc7e:	b09c      	sub	sp, #112	@ 0x70
 800fc80:	af00      	add	r7, sp, #0
 800fc82:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fc84:	687b      	ldr	r3, [r7, #4]
 800fc86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fc88:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800fc8a:	687b      	ldr	r3, [r7, #4]
 800fc8c:	681b      	ldr	r3, [r3, #0]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d172      	bne.n	800fd7e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800fc98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fc9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fca0:	681b      	ldr	r3, [r3, #0]
 800fca2:	330c      	adds	r3, #12
 800fca4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fca6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fca8:	e853 3f00 	ldrex	r3, [r3]
 800fcac:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800fcae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fcb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800fcb4:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fcb6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fcb8:	681b      	ldr	r3, [r3, #0]
 800fcba:	330c      	adds	r3, #12
 800fcbc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800fcbe:	65ba      	str	r2, [r7, #88]	@ 0x58
 800fcc0:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcc2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800fcc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fcc6:	e841 2300 	strex	r3, r2, [r1]
 800fcca:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800fccc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d1e5      	bne.n	800fc9e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800fcd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fcd4:	681b      	ldr	r3, [r3, #0]
 800fcd6:	3314      	adds	r3, #20
 800fcd8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fcda:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fcdc:	e853 3f00 	ldrex	r3, [r3]
 800fce0:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800fce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fce4:	f023 0301 	bic.w	r3, r3, #1
 800fce8:	667b      	str	r3, [r7, #100]	@ 0x64
 800fcea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fcec:	681b      	ldr	r3, [r3, #0]
 800fcee:	3314      	adds	r3, #20
 800fcf0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800fcf2:	647a      	str	r2, [r7, #68]	@ 0x44
 800fcf4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fcf6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800fcf8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fcfa:	e841 2300 	strex	r3, r2, [r1]
 800fcfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800fd00:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fd02:	2b00      	cmp	r3, #0
 800fd04:	d1e5      	bne.n	800fcd2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800fd06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd08:	681b      	ldr	r3, [r3, #0]
 800fd0a:	3314      	adds	r3, #20
 800fd0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd10:	e853 3f00 	ldrex	r3, [r3]
 800fd14:	623b      	str	r3, [r7, #32]
   return(result);
 800fd16:	6a3b      	ldr	r3, [r7, #32]
 800fd18:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fd1c:	663b      	str	r3, [r7, #96]	@ 0x60
 800fd1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	3314      	adds	r3, #20
 800fd24:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800fd26:	633a      	str	r2, [r7, #48]	@ 0x30
 800fd28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800fd2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fd2e:	e841 2300 	strex	r3, r2, [r1]
 800fd32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800fd34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d1e5      	bne.n	800fd06 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800fd3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd3c:	2220      	movs	r2, #32
 800fd3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd42:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd46:	2b01      	cmp	r3, #1
 800fd48:	d119      	bne.n	800fd7e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800fd4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	330c      	adds	r3, #12
 800fd50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800fd52:	693b      	ldr	r3, [r7, #16]
 800fd54:	e853 3f00 	ldrex	r3, [r3]
 800fd58:	60fb      	str	r3, [r7, #12]
   return(result);
 800fd5a:	68fb      	ldr	r3, [r7, #12]
 800fd5c:	f023 0310 	bic.w	r3, r3, #16
 800fd60:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fd62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	330c      	adds	r3, #12
 800fd68:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800fd6a:	61fa      	str	r2, [r7, #28]
 800fd6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800fd6e:	69b9      	ldr	r1, [r7, #24]
 800fd70:	69fa      	ldr	r2, [r7, #28]
 800fd72:	e841 2300 	strex	r3, r2, [r1]
 800fd76:	617b      	str	r3, [r7, #20]
   return(result);
 800fd78:	697b      	ldr	r3, [r7, #20]
 800fd7a:	2b00      	cmp	r3, #0
 800fd7c:	d1e5      	bne.n	800fd4a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800fd7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd80:	2200      	movs	r2, #0
 800fd82:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fd84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fd88:	2b01      	cmp	r3, #1
 800fd8a:	d106      	bne.n	800fd9a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800fd8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fd8e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800fd90:	4619      	mov	r1, r3
 800fd92:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fd94:	f7f7 fcf2 	bl	800777c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fd98:	e002      	b.n	800fda0 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800fd9a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800fd9c:	f7ff ff5a 	bl	800fc54 <HAL_UART_RxCpltCallback>
}
 800fda0:	bf00      	nop
 800fda2:	3770      	adds	r7, #112	@ 0x70
 800fda4:	46bd      	mov	sp, r7
 800fda6:	bd80      	pop	{r7, pc}

0800fda8 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800fda8:	b580      	push	{r7, lr}
 800fdaa:	b084      	sub	sp, #16
 800fdac:	af00      	add	r7, sp, #0
 800fdae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fdb0:	687b      	ldr	r3, [r7, #4]
 800fdb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdb4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	2201      	movs	r2, #1
 800fdba:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800fdc0:	2b01      	cmp	r3, #1
 800fdc2:	d108      	bne.n	800fdd6 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800fdc4:	68fb      	ldr	r3, [r7, #12]
 800fdc6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800fdc8:	085b      	lsrs	r3, r3, #1
 800fdca:	b29b      	uxth	r3, r3
 800fdcc:	4619      	mov	r1, r3
 800fdce:	68f8      	ldr	r0, [r7, #12]
 800fdd0:	f7f7 fcd4 	bl	800777c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800fdd4:	e002      	b.n	800fddc <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800fdd6:	68f8      	ldr	r0, [r7, #12]
 800fdd8:	f7ff ff46 	bl	800fc68 <HAL_UART_RxHalfCpltCallback>
}
 800fddc:	bf00      	nop
 800fdde:	3710      	adds	r7, #16
 800fde0:	46bd      	mov	sp, r7
 800fde2:	bd80      	pop	{r7, pc}

0800fde4 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800fde4:	b580      	push	{r7, lr}
 800fde6:	b084      	sub	sp, #16
 800fde8:	af00      	add	r7, sp, #0
 800fdea:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800fdec:	2300      	movs	r3, #0
 800fdee:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800fdf4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800fdf6:	68bb      	ldr	r3, [r7, #8]
 800fdf8:	681b      	ldr	r3, [r3, #0]
 800fdfa:	695b      	ldr	r3, [r3, #20]
 800fdfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fe00:	2b80      	cmp	r3, #128	@ 0x80
 800fe02:	bf0c      	ite	eq
 800fe04:	2301      	moveq	r3, #1
 800fe06:	2300      	movne	r3, #0
 800fe08:	b2db      	uxtb	r3, r3
 800fe0a:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800fe0c:	68bb      	ldr	r3, [r7, #8]
 800fe0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fe12:	b2db      	uxtb	r3, r3
 800fe14:	2b21      	cmp	r3, #33	@ 0x21
 800fe16:	d108      	bne.n	800fe2a <UART_DMAError+0x46>
 800fe18:	68fb      	ldr	r3, [r7, #12]
 800fe1a:	2b00      	cmp	r3, #0
 800fe1c:	d005      	beq.n	800fe2a <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800fe1e:	68bb      	ldr	r3, [r7, #8]
 800fe20:	2200      	movs	r2, #0
 800fe22:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800fe24:	68b8      	ldr	r0, [r7, #8]
 800fe26:	f000 f8c1 	bl	800ffac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800fe2a:	68bb      	ldr	r3, [r7, #8]
 800fe2c:	681b      	ldr	r3, [r3, #0]
 800fe2e:	695b      	ldr	r3, [r3, #20]
 800fe30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fe34:	2b40      	cmp	r3, #64	@ 0x40
 800fe36:	bf0c      	ite	eq
 800fe38:	2301      	moveq	r3, #1
 800fe3a:	2300      	movne	r3, #0
 800fe3c:	b2db      	uxtb	r3, r3
 800fe3e:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800fe40:	68bb      	ldr	r3, [r7, #8]
 800fe42:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800fe46:	b2db      	uxtb	r3, r3
 800fe48:	2b22      	cmp	r3, #34	@ 0x22
 800fe4a:	d108      	bne.n	800fe5e <UART_DMAError+0x7a>
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	2b00      	cmp	r3, #0
 800fe50:	d005      	beq.n	800fe5e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800fe52:	68bb      	ldr	r3, [r7, #8]
 800fe54:	2200      	movs	r2, #0
 800fe56:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800fe58:	68b8      	ldr	r0, [r7, #8]
 800fe5a:	f000 f8cf 	bl	800fffc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800fe5e:	68bb      	ldr	r3, [r7, #8]
 800fe60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fe62:	f043 0210 	orr.w	r2, r3, #16
 800fe66:	68bb      	ldr	r3, [r7, #8]
 800fe68:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800fe6a:	68b8      	ldr	r0, [r7, #8]
 800fe6c:	f7f7 fdd0 	bl	8007a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800fe70:	bf00      	nop
 800fe72:	3710      	adds	r7, #16
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}

0800fe78 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b098      	sub	sp, #96	@ 0x60
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	60f8      	str	r0, [r7, #12]
 800fe80:	60b9      	str	r1, [r7, #8]
 800fe82:	4613      	mov	r3, r2
 800fe84:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800fe86:	68ba      	ldr	r2, [r7, #8]
 800fe88:	68fb      	ldr	r3, [r7, #12]
 800fe8a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800fe8c:	68fb      	ldr	r3, [r7, #12]
 800fe8e:	88fa      	ldrh	r2, [r7, #6]
 800fe90:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	2200      	movs	r2, #0
 800fe96:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800fe98:	68fb      	ldr	r3, [r7, #12]
 800fe9a:	2222      	movs	r2, #34	@ 0x22
 800fe9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800fea0:	68fb      	ldr	r3, [r7, #12]
 800fea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fea4:	4a3e      	ldr	r2, [pc, #248]	@ (800ffa0 <UART_Start_Receive_DMA+0x128>)
 800fea6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800fea8:	68fb      	ldr	r3, [r7, #12]
 800feaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800feac:	4a3d      	ldr	r2, [pc, #244]	@ (800ffa4 <UART_Start_Receive_DMA+0x12c>)
 800feae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800feb4:	4a3c      	ldr	r2, [pc, #240]	@ (800ffa8 <UART_Start_Receive_DMA+0x130>)
 800feb6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800feb8:	68fb      	ldr	r3, [r7, #12]
 800feba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800febc:	2200      	movs	r2, #0
 800febe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800fec0:	f107 0308 	add.w	r3, r7, #8
 800fec4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	681b      	ldr	r3, [r3, #0]
 800fece:	3304      	adds	r3, #4
 800fed0:	4619      	mov	r1, r3
 800fed2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fed4:	681a      	ldr	r2, [r3, #0]
 800fed6:	88fb      	ldrh	r3, [r7, #6]
 800fed8:	f7f8 ffa8 	bl	8008e2c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800fedc:	2300      	movs	r3, #0
 800fede:	613b      	str	r3, [r7, #16]
 800fee0:	68fb      	ldr	r3, [r7, #12]
 800fee2:	681b      	ldr	r3, [r3, #0]
 800fee4:	681b      	ldr	r3, [r3, #0]
 800fee6:	613b      	str	r3, [r7, #16]
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	685b      	ldr	r3, [r3, #4]
 800feee:	613b      	str	r3, [r7, #16]
 800fef0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800fef2:	68fb      	ldr	r3, [r7, #12]
 800fef4:	691b      	ldr	r3, [r3, #16]
 800fef6:	2b00      	cmp	r3, #0
 800fef8:	d019      	beq.n	800ff2e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800fefa:	68fb      	ldr	r3, [r7, #12]
 800fefc:	681b      	ldr	r3, [r3, #0]
 800fefe:	330c      	adds	r3, #12
 800ff00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ff04:	e853 3f00 	ldrex	r3, [r3]
 800ff08:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ff0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ff0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ff10:	65bb      	str	r3, [r7, #88]	@ 0x58
 800ff12:	68fb      	ldr	r3, [r7, #12]
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	330c      	adds	r3, #12
 800ff18:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ff1a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800ff1c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff1e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800ff20:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ff22:	e841 2300 	strex	r3, r2, [r1]
 800ff26:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800ff28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d1e5      	bne.n	800fefa <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ff2e:	68fb      	ldr	r3, [r7, #12]
 800ff30:	681b      	ldr	r3, [r3, #0]
 800ff32:	3314      	adds	r3, #20
 800ff34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff38:	e853 3f00 	ldrex	r3, [r3]
 800ff3c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ff3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff40:	f043 0301 	orr.w	r3, r3, #1
 800ff44:	657b      	str	r3, [r7, #84]	@ 0x54
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	681b      	ldr	r3, [r3, #0]
 800ff4a:	3314      	adds	r3, #20
 800ff4c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ff4e:	63ba      	str	r2, [r7, #56]	@ 0x38
 800ff50:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff52:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ff54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ff56:	e841 2300 	strex	r3, r2, [r1]
 800ff5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ff5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d1e5      	bne.n	800ff2e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ff62:	68fb      	ldr	r3, [r7, #12]
 800ff64:	681b      	ldr	r3, [r3, #0]
 800ff66:	3314      	adds	r3, #20
 800ff68:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff6a:	69bb      	ldr	r3, [r7, #24]
 800ff6c:	e853 3f00 	ldrex	r3, [r3]
 800ff70:	617b      	str	r3, [r7, #20]
   return(result);
 800ff72:	697b      	ldr	r3, [r7, #20]
 800ff74:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ff78:	653b      	str	r3, [r7, #80]	@ 0x50
 800ff7a:	68fb      	ldr	r3, [r7, #12]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	3314      	adds	r3, #20
 800ff80:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ff82:	627a      	str	r2, [r7, #36]	@ 0x24
 800ff84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff86:	6a39      	ldr	r1, [r7, #32]
 800ff88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ff8a:	e841 2300 	strex	r3, r2, [r1]
 800ff8e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ff90:	69fb      	ldr	r3, [r7, #28]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d1e5      	bne.n	800ff62 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800ff96:	2300      	movs	r3, #0
}
 800ff98:	4618      	mov	r0, r3
 800ff9a:	3760      	adds	r7, #96	@ 0x60
 800ff9c:	46bd      	mov	sp, r7
 800ff9e:	bd80      	pop	{r7, pc}
 800ffa0:	0800fc7d 	.word	0x0800fc7d
 800ffa4:	0800fda9 	.word	0x0800fda9
 800ffa8:	0800fde5 	.word	0x0800fde5

0800ffac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ffac:	b480      	push	{r7}
 800ffae:	b089      	sub	sp, #36	@ 0x24
 800ffb0:	af00      	add	r7, sp, #0
 800ffb2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	681b      	ldr	r3, [r3, #0]
 800ffb8:	330c      	adds	r3, #12
 800ffba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffbc:	68fb      	ldr	r3, [r7, #12]
 800ffbe:	e853 3f00 	ldrex	r3, [r3]
 800ffc2:	60bb      	str	r3, [r7, #8]
   return(result);
 800ffc4:	68bb      	ldr	r3, [r7, #8]
 800ffc6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ffca:	61fb      	str	r3, [r7, #28]
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	330c      	adds	r3, #12
 800ffd2:	69fa      	ldr	r2, [r7, #28]
 800ffd4:	61ba      	str	r2, [r7, #24]
 800ffd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ffd8:	6979      	ldr	r1, [r7, #20]
 800ffda:	69ba      	ldr	r2, [r7, #24]
 800ffdc:	e841 2300 	strex	r3, r2, [r1]
 800ffe0:	613b      	str	r3, [r7, #16]
   return(result);
 800ffe2:	693b      	ldr	r3, [r7, #16]
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d1e5      	bne.n	800ffb4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	2220      	movs	r2, #32
 800ffec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800fff0:	bf00      	nop
 800fff2:	3724      	adds	r7, #36	@ 0x24
 800fff4:	46bd      	mov	sp, r7
 800fff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fffa:	4770      	bx	lr

0800fffc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800fffc:	b480      	push	{r7}
 800fffe:	b095      	sub	sp, #84	@ 0x54
 8010000:	af00      	add	r7, sp, #0
 8010002:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010004:	687b      	ldr	r3, [r7, #4]
 8010006:	681b      	ldr	r3, [r3, #0]
 8010008:	330c      	adds	r3, #12
 801000a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801000c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801000e:	e853 3f00 	ldrex	r3, [r3]
 8010012:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010014:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010016:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801001a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	681b      	ldr	r3, [r3, #0]
 8010020:	330c      	adds	r3, #12
 8010022:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8010024:	643a      	str	r2, [r7, #64]	@ 0x40
 8010026:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010028:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801002a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801002c:	e841 2300 	strex	r3, r2, [r1]
 8010030:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8010032:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010034:	2b00      	cmp	r3, #0
 8010036:	d1e5      	bne.n	8010004 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	681b      	ldr	r3, [r3, #0]
 801003c:	3314      	adds	r3, #20
 801003e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010040:	6a3b      	ldr	r3, [r7, #32]
 8010042:	e853 3f00 	ldrex	r3, [r3]
 8010046:	61fb      	str	r3, [r7, #28]
   return(result);
 8010048:	69fb      	ldr	r3, [r7, #28]
 801004a:	f023 0301 	bic.w	r3, r3, #1
 801004e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010050:	687b      	ldr	r3, [r7, #4]
 8010052:	681b      	ldr	r3, [r3, #0]
 8010054:	3314      	adds	r3, #20
 8010056:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010058:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801005a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801005c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801005e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010060:	e841 2300 	strex	r3, r2, [r1]
 8010064:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8010066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010068:	2b00      	cmp	r3, #0
 801006a:	d1e5      	bne.n	8010038 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010070:	2b01      	cmp	r3, #1
 8010072:	d119      	bne.n	80100a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	681b      	ldr	r3, [r3, #0]
 8010078:	330c      	adds	r3, #12
 801007a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	e853 3f00 	ldrex	r3, [r3]
 8010082:	60bb      	str	r3, [r7, #8]
   return(result);
 8010084:	68bb      	ldr	r3, [r7, #8]
 8010086:	f023 0310 	bic.w	r3, r3, #16
 801008a:	647b      	str	r3, [r7, #68]	@ 0x44
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	330c      	adds	r3, #12
 8010092:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010094:	61ba      	str	r2, [r7, #24]
 8010096:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010098:	6979      	ldr	r1, [r7, #20]
 801009a:	69ba      	ldr	r2, [r7, #24]
 801009c:	e841 2300 	strex	r3, r2, [r1]
 80100a0:	613b      	str	r3, [r7, #16]
   return(result);
 80100a2:	693b      	ldr	r3, [r7, #16]
 80100a4:	2b00      	cmp	r3, #0
 80100a6:	d1e5      	bne.n	8010074 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	2220      	movs	r2, #32
 80100ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	2200      	movs	r2, #0
 80100b4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80100b6:	bf00      	nop
 80100b8:	3754      	adds	r7, #84	@ 0x54
 80100ba:	46bd      	mov	sp, r7
 80100bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100c0:	4770      	bx	lr

080100c2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80100c2:	b580      	push	{r7, lr}
 80100c4:	b084      	sub	sp, #16
 80100c6:	af00      	add	r7, sp, #0
 80100c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80100ca:	687b      	ldr	r3, [r7, #4]
 80100cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80100ce:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80100d0:	68fb      	ldr	r3, [r7, #12]
 80100d2:	2200      	movs	r2, #0
 80100d4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80100d6:	68fb      	ldr	r3, [r7, #12]
 80100d8:	2200      	movs	r2, #0
 80100da:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80100dc:	68f8      	ldr	r0, [r7, #12]
 80100de:	f7f7 fc97 	bl	8007a10 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80100e2:	bf00      	nop
 80100e4:	3710      	adds	r7, #16
 80100e6:	46bd      	mov	sp, r7
 80100e8:	bd80      	pop	{r7, pc}

080100ea <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80100ea:	b480      	push	{r7}
 80100ec:	b085      	sub	sp, #20
 80100ee:	af00      	add	r7, sp, #0
 80100f0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80100f8:	b2db      	uxtb	r3, r3
 80100fa:	2b21      	cmp	r3, #33	@ 0x21
 80100fc:	d13e      	bne.n	801017c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	689b      	ldr	r3, [r3, #8]
 8010102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010106:	d114      	bne.n	8010132 <UART_Transmit_IT+0x48>
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	691b      	ldr	r3, [r3, #16]
 801010c:	2b00      	cmp	r3, #0
 801010e:	d110      	bne.n	8010132 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8010110:	687b      	ldr	r3, [r7, #4]
 8010112:	6a1b      	ldr	r3, [r3, #32]
 8010114:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	881b      	ldrh	r3, [r3, #0]
 801011a:	461a      	mov	r2, r3
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	681b      	ldr	r3, [r3, #0]
 8010120:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8010124:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8010126:	687b      	ldr	r3, [r7, #4]
 8010128:	6a1b      	ldr	r3, [r3, #32]
 801012a:	1c9a      	adds	r2, r3, #2
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	621a      	str	r2, [r3, #32]
 8010130:	e008      	b.n	8010144 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	6a1b      	ldr	r3, [r3, #32]
 8010136:	1c59      	adds	r1, r3, #1
 8010138:	687a      	ldr	r2, [r7, #4]
 801013a:	6211      	str	r1, [r2, #32]
 801013c:	781a      	ldrb	r2, [r3, #0]
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8010144:	687b      	ldr	r3, [r7, #4]
 8010146:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8010148:	b29b      	uxth	r3, r3
 801014a:	3b01      	subs	r3, #1
 801014c:	b29b      	uxth	r3, r3
 801014e:	687a      	ldr	r2, [r7, #4]
 8010150:	4619      	mov	r1, r3
 8010152:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8010154:	2b00      	cmp	r3, #0
 8010156:	d10f      	bne.n	8010178 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	681b      	ldr	r3, [r3, #0]
 801015c:	68da      	ldr	r2, [r3, #12]
 801015e:	687b      	ldr	r3, [r7, #4]
 8010160:	681b      	ldr	r3, [r3, #0]
 8010162:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8010166:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	681b      	ldr	r3, [r3, #0]
 801016c:	68da      	ldr	r2, [r3, #12]
 801016e:	687b      	ldr	r3, [r7, #4]
 8010170:	681b      	ldr	r3, [r3, #0]
 8010172:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010176:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8010178:	2300      	movs	r3, #0
 801017a:	e000      	b.n	801017e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 801017c:	2302      	movs	r3, #2
  }
}
 801017e:	4618      	mov	r0, r3
 8010180:	3714      	adds	r7, #20
 8010182:	46bd      	mov	sp, r7
 8010184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010188:	4770      	bx	lr

0801018a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 801018a:	b580      	push	{r7, lr}
 801018c:	b082      	sub	sp, #8
 801018e:	af00      	add	r7, sp, #0
 8010190:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8010192:	687b      	ldr	r3, [r7, #4]
 8010194:	681b      	ldr	r3, [r3, #0]
 8010196:	68da      	ldr	r2, [r3, #12]
 8010198:	687b      	ldr	r3, [r7, #4]
 801019a:	681b      	ldr	r3, [r3, #0]
 801019c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80101a0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	2220      	movs	r2, #32
 80101a6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f7ff fd48 	bl	800fc40 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80101b0:	2300      	movs	r3, #0
}
 80101b2:	4618      	mov	r0, r3
 80101b4:	3708      	adds	r7, #8
 80101b6:	46bd      	mov	sp, r7
 80101b8:	bd80      	pop	{r7, pc}

080101ba <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80101ba:	b580      	push	{r7, lr}
 80101bc:	b08c      	sub	sp, #48	@ 0x30
 80101be:	af00      	add	r7, sp, #0
 80101c0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80101c2:	687b      	ldr	r3, [r7, #4]
 80101c4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80101c8:	b2db      	uxtb	r3, r3
 80101ca:	2b22      	cmp	r3, #34	@ 0x22
 80101cc:	f040 80ae 	bne.w	801032c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80101d0:	687b      	ldr	r3, [r7, #4]
 80101d2:	689b      	ldr	r3, [r3, #8]
 80101d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80101d8:	d117      	bne.n	801020a <UART_Receive_IT+0x50>
 80101da:	687b      	ldr	r3, [r7, #4]
 80101dc:	691b      	ldr	r3, [r3, #16]
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d113      	bne.n	801020a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80101e2:	2300      	movs	r3, #0
 80101e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80101e6:	687b      	ldr	r3, [r7, #4]
 80101e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80101ea:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80101ec:	687b      	ldr	r3, [r7, #4]
 80101ee:	681b      	ldr	r3, [r3, #0]
 80101f0:	685b      	ldr	r3, [r3, #4]
 80101f2:	b29b      	uxth	r3, r3
 80101f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80101f8:	b29a      	uxth	r2, r3
 80101fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101fc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80101fe:	687b      	ldr	r3, [r7, #4]
 8010200:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010202:	1c9a      	adds	r2, r3, #2
 8010204:	687b      	ldr	r3, [r7, #4]
 8010206:	629a      	str	r2, [r3, #40]	@ 0x28
 8010208:	e026      	b.n	8010258 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801020e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8010210:	2300      	movs	r3, #0
 8010212:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8010214:	687b      	ldr	r3, [r7, #4]
 8010216:	689b      	ldr	r3, [r3, #8]
 8010218:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801021c:	d007      	beq.n	801022e <UART_Receive_IT+0x74>
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	689b      	ldr	r3, [r3, #8]
 8010222:	2b00      	cmp	r3, #0
 8010224:	d10a      	bne.n	801023c <UART_Receive_IT+0x82>
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	691b      	ldr	r3, [r3, #16]
 801022a:	2b00      	cmp	r3, #0
 801022c:	d106      	bne.n	801023c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	681b      	ldr	r3, [r3, #0]
 8010232:	685b      	ldr	r3, [r3, #4]
 8010234:	b2da      	uxtb	r2, r3
 8010236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010238:	701a      	strb	r2, [r3, #0]
 801023a:	e008      	b.n	801024e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 801023c:	687b      	ldr	r3, [r7, #4]
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	685b      	ldr	r3, [r3, #4]
 8010242:	b2db      	uxtb	r3, r3
 8010244:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010248:	b2da      	uxtb	r2, r3
 801024a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801024c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010252:	1c5a      	adds	r2, r3, #1
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 801025c:	b29b      	uxth	r3, r3
 801025e:	3b01      	subs	r3, #1
 8010260:	b29b      	uxth	r3, r3
 8010262:	687a      	ldr	r2, [r7, #4]
 8010264:	4619      	mov	r1, r3
 8010266:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8010268:	2b00      	cmp	r3, #0
 801026a:	d15d      	bne.n	8010328 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	681b      	ldr	r3, [r3, #0]
 8010270:	68da      	ldr	r2, [r3, #12]
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	681b      	ldr	r3, [r3, #0]
 8010276:	f022 0220 	bic.w	r2, r2, #32
 801027a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	68da      	ldr	r2, [r3, #12]
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 801028a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 801028c:	687b      	ldr	r3, [r7, #4]
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	695a      	ldr	r2, [r3, #20]
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	681b      	ldr	r3, [r3, #0]
 8010296:	f022 0201 	bic.w	r2, r2, #1
 801029a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 801029c:	687b      	ldr	r3, [r7, #4]
 801029e:	2220      	movs	r2, #32
 80102a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	2200      	movs	r2, #0
 80102a8:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80102aa:	687b      	ldr	r3, [r7, #4]
 80102ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80102ae:	2b01      	cmp	r3, #1
 80102b0:	d135      	bne.n	801031e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	2200      	movs	r2, #0
 80102b6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	330c      	adds	r3, #12
 80102be:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80102c0:	697b      	ldr	r3, [r7, #20]
 80102c2:	e853 3f00 	ldrex	r3, [r3]
 80102c6:	613b      	str	r3, [r7, #16]
   return(result);
 80102c8:	693b      	ldr	r3, [r7, #16]
 80102ca:	f023 0310 	bic.w	r3, r3, #16
 80102ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	330c      	adds	r3, #12
 80102d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80102d8:	623a      	str	r2, [r7, #32]
 80102da:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80102dc:	69f9      	ldr	r1, [r7, #28]
 80102de:	6a3a      	ldr	r2, [r7, #32]
 80102e0:	e841 2300 	strex	r3, r2, [r1]
 80102e4:	61bb      	str	r3, [r7, #24]
   return(result);
 80102e6:	69bb      	ldr	r3, [r7, #24]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d1e5      	bne.n	80102b8 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	681b      	ldr	r3, [r3, #0]
 80102f0:	681b      	ldr	r3, [r3, #0]
 80102f2:	f003 0310 	and.w	r3, r3, #16
 80102f6:	2b10      	cmp	r3, #16
 80102f8:	d10a      	bne.n	8010310 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80102fa:	2300      	movs	r3, #0
 80102fc:	60fb      	str	r3, [r7, #12]
 80102fe:	687b      	ldr	r3, [r7, #4]
 8010300:	681b      	ldr	r3, [r3, #0]
 8010302:	681b      	ldr	r3, [r3, #0]
 8010304:	60fb      	str	r3, [r7, #12]
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	681b      	ldr	r3, [r3, #0]
 801030a:	685b      	ldr	r3, [r3, #4]
 801030c:	60fb      	str	r3, [r7, #12]
 801030e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8010314:	4619      	mov	r1, r3
 8010316:	6878      	ldr	r0, [r7, #4]
 8010318:	f7f7 fa30 	bl	800777c <HAL_UARTEx_RxEventCallback>
 801031c:	e002      	b.n	8010324 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 801031e:	6878      	ldr	r0, [r7, #4]
 8010320:	f7ff fc98 	bl	800fc54 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8010324:	2300      	movs	r3, #0
 8010326:	e002      	b.n	801032e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8010328:	2300      	movs	r3, #0
 801032a:	e000      	b.n	801032e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 801032c:	2302      	movs	r3, #2
  }
}
 801032e:	4618      	mov	r0, r3
 8010330:	3730      	adds	r7, #48	@ 0x30
 8010332:	46bd      	mov	sp, r7
 8010334:	bd80      	pop	{r7, pc}
	...

08010338 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8010338:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 801033c:	b0c0      	sub	sp, #256	@ 0x100
 801033e:	af00      	add	r7, sp, #0
 8010340:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8010344:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	691b      	ldr	r3, [r3, #16]
 801034c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8010350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010354:	68d9      	ldr	r1, [r3, #12]
 8010356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801035a:	681a      	ldr	r2, [r3, #0]
 801035c:	ea40 0301 	orr.w	r3, r0, r1
 8010360:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8010362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010366:	689a      	ldr	r2, [r3, #8]
 8010368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801036c:	691b      	ldr	r3, [r3, #16]
 801036e:	431a      	orrs	r2, r3
 8010370:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010374:	695b      	ldr	r3, [r3, #20]
 8010376:	431a      	orrs	r2, r3
 8010378:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801037c:	69db      	ldr	r3, [r3, #28]
 801037e:	4313      	orrs	r3, r2
 8010380:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8010384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	68db      	ldr	r3, [r3, #12]
 801038c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8010390:	f021 010c 	bic.w	r1, r1, #12
 8010394:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010398:	681a      	ldr	r2, [r3, #0]
 801039a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 801039e:	430b      	orrs	r3, r1
 80103a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80103a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80103a6:	681b      	ldr	r3, [r3, #0]
 80103a8:	695b      	ldr	r3, [r3, #20]
 80103aa:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80103ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80103b2:	6999      	ldr	r1, [r3, #24]
 80103b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80103b8:	681a      	ldr	r2, [r3, #0]
 80103ba:	ea40 0301 	orr.w	r3, r0, r1
 80103be:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80103c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80103c4:	681a      	ldr	r2, [r3, #0]
 80103c6:	4b8f      	ldr	r3, [pc, #572]	@ (8010604 <UART_SetConfig+0x2cc>)
 80103c8:	429a      	cmp	r2, r3
 80103ca:	d005      	beq.n	80103d8 <UART_SetConfig+0xa0>
 80103cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80103d0:	681a      	ldr	r2, [r3, #0]
 80103d2:	4b8d      	ldr	r3, [pc, #564]	@ (8010608 <UART_SetConfig+0x2d0>)
 80103d4:	429a      	cmp	r2, r3
 80103d6:	d104      	bne.n	80103e2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80103d8:	f7fd f97a 	bl	800d6d0 <HAL_RCC_GetPCLK2Freq>
 80103dc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80103e0:	e003      	b.n	80103ea <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80103e2:	f7fd f961 	bl	800d6a8 <HAL_RCC_GetPCLK1Freq>
 80103e6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80103ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80103ee:	69db      	ldr	r3, [r3, #28]
 80103f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80103f4:	f040 810c 	bne.w	8010610 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80103f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80103fc:	2200      	movs	r2, #0
 80103fe:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8010402:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8010406:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 801040a:	4622      	mov	r2, r4
 801040c:	462b      	mov	r3, r5
 801040e:	1891      	adds	r1, r2, r2
 8010410:	65b9      	str	r1, [r7, #88]	@ 0x58
 8010412:	415b      	adcs	r3, r3
 8010414:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8010416:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 801041a:	4621      	mov	r1, r4
 801041c:	eb12 0801 	adds.w	r8, r2, r1
 8010420:	4629      	mov	r1, r5
 8010422:	eb43 0901 	adc.w	r9, r3, r1
 8010426:	f04f 0200 	mov.w	r2, #0
 801042a:	f04f 0300 	mov.w	r3, #0
 801042e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8010432:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8010436:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 801043a:	4690      	mov	r8, r2
 801043c:	4699      	mov	r9, r3
 801043e:	4623      	mov	r3, r4
 8010440:	eb18 0303 	adds.w	r3, r8, r3
 8010444:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8010448:	462b      	mov	r3, r5
 801044a:	eb49 0303 	adc.w	r3, r9, r3
 801044e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8010452:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010456:	685b      	ldr	r3, [r3, #4]
 8010458:	2200      	movs	r2, #0
 801045a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 801045e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8010462:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8010466:	460b      	mov	r3, r1
 8010468:	18db      	adds	r3, r3, r3
 801046a:	653b      	str	r3, [r7, #80]	@ 0x50
 801046c:	4613      	mov	r3, r2
 801046e:	eb42 0303 	adc.w	r3, r2, r3
 8010472:	657b      	str	r3, [r7, #84]	@ 0x54
 8010474:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8010478:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 801047c:	f7f0 fd22 	bl	8000ec4 <__aeabi_uldivmod>
 8010480:	4602      	mov	r2, r0
 8010482:	460b      	mov	r3, r1
 8010484:	4b61      	ldr	r3, [pc, #388]	@ (801060c <UART_SetConfig+0x2d4>)
 8010486:	fba3 2302 	umull	r2, r3, r3, r2
 801048a:	095b      	lsrs	r3, r3, #5
 801048c:	011c      	lsls	r4, r3, #4
 801048e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010492:	2200      	movs	r2, #0
 8010494:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8010498:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 801049c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80104a0:	4642      	mov	r2, r8
 80104a2:	464b      	mov	r3, r9
 80104a4:	1891      	adds	r1, r2, r2
 80104a6:	64b9      	str	r1, [r7, #72]	@ 0x48
 80104a8:	415b      	adcs	r3, r3
 80104aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80104ac:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80104b0:	4641      	mov	r1, r8
 80104b2:	eb12 0a01 	adds.w	sl, r2, r1
 80104b6:	4649      	mov	r1, r9
 80104b8:	eb43 0b01 	adc.w	fp, r3, r1
 80104bc:	f04f 0200 	mov.w	r2, #0
 80104c0:	f04f 0300 	mov.w	r3, #0
 80104c4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80104c8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80104cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80104d0:	4692      	mov	sl, r2
 80104d2:	469b      	mov	fp, r3
 80104d4:	4643      	mov	r3, r8
 80104d6:	eb1a 0303 	adds.w	r3, sl, r3
 80104da:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80104de:	464b      	mov	r3, r9
 80104e0:	eb4b 0303 	adc.w	r3, fp, r3
 80104e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80104e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80104ec:	685b      	ldr	r3, [r3, #4]
 80104ee:	2200      	movs	r2, #0
 80104f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80104f4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80104f8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80104fc:	460b      	mov	r3, r1
 80104fe:	18db      	adds	r3, r3, r3
 8010500:	643b      	str	r3, [r7, #64]	@ 0x40
 8010502:	4613      	mov	r3, r2
 8010504:	eb42 0303 	adc.w	r3, r2, r3
 8010508:	647b      	str	r3, [r7, #68]	@ 0x44
 801050a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 801050e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8010512:	f7f0 fcd7 	bl	8000ec4 <__aeabi_uldivmod>
 8010516:	4602      	mov	r2, r0
 8010518:	460b      	mov	r3, r1
 801051a:	4611      	mov	r1, r2
 801051c:	4b3b      	ldr	r3, [pc, #236]	@ (801060c <UART_SetConfig+0x2d4>)
 801051e:	fba3 2301 	umull	r2, r3, r3, r1
 8010522:	095b      	lsrs	r3, r3, #5
 8010524:	2264      	movs	r2, #100	@ 0x64
 8010526:	fb02 f303 	mul.w	r3, r2, r3
 801052a:	1acb      	subs	r3, r1, r3
 801052c:	00db      	lsls	r3, r3, #3
 801052e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8010532:	4b36      	ldr	r3, [pc, #216]	@ (801060c <UART_SetConfig+0x2d4>)
 8010534:	fba3 2302 	umull	r2, r3, r3, r2
 8010538:	095b      	lsrs	r3, r3, #5
 801053a:	005b      	lsls	r3, r3, #1
 801053c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8010540:	441c      	add	r4, r3
 8010542:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010546:	2200      	movs	r2, #0
 8010548:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 801054c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8010550:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8010554:	4642      	mov	r2, r8
 8010556:	464b      	mov	r3, r9
 8010558:	1891      	adds	r1, r2, r2
 801055a:	63b9      	str	r1, [r7, #56]	@ 0x38
 801055c:	415b      	adcs	r3, r3
 801055e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8010560:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8010564:	4641      	mov	r1, r8
 8010566:	1851      	adds	r1, r2, r1
 8010568:	6339      	str	r1, [r7, #48]	@ 0x30
 801056a:	4649      	mov	r1, r9
 801056c:	414b      	adcs	r3, r1
 801056e:	637b      	str	r3, [r7, #52]	@ 0x34
 8010570:	f04f 0200 	mov.w	r2, #0
 8010574:	f04f 0300 	mov.w	r3, #0
 8010578:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 801057c:	4659      	mov	r1, fp
 801057e:	00cb      	lsls	r3, r1, #3
 8010580:	4651      	mov	r1, sl
 8010582:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010586:	4651      	mov	r1, sl
 8010588:	00ca      	lsls	r2, r1, #3
 801058a:	4610      	mov	r0, r2
 801058c:	4619      	mov	r1, r3
 801058e:	4603      	mov	r3, r0
 8010590:	4642      	mov	r2, r8
 8010592:	189b      	adds	r3, r3, r2
 8010594:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8010598:	464b      	mov	r3, r9
 801059a:	460a      	mov	r2, r1
 801059c:	eb42 0303 	adc.w	r3, r2, r3
 80105a0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80105a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105a8:	685b      	ldr	r3, [r3, #4]
 80105aa:	2200      	movs	r2, #0
 80105ac:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80105b0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80105b4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80105b8:	460b      	mov	r3, r1
 80105ba:	18db      	adds	r3, r3, r3
 80105bc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80105be:	4613      	mov	r3, r2
 80105c0:	eb42 0303 	adc.w	r3, r2, r3
 80105c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80105c6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80105ca:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80105ce:	f7f0 fc79 	bl	8000ec4 <__aeabi_uldivmod>
 80105d2:	4602      	mov	r2, r0
 80105d4:	460b      	mov	r3, r1
 80105d6:	4b0d      	ldr	r3, [pc, #52]	@ (801060c <UART_SetConfig+0x2d4>)
 80105d8:	fba3 1302 	umull	r1, r3, r3, r2
 80105dc:	095b      	lsrs	r3, r3, #5
 80105de:	2164      	movs	r1, #100	@ 0x64
 80105e0:	fb01 f303 	mul.w	r3, r1, r3
 80105e4:	1ad3      	subs	r3, r2, r3
 80105e6:	00db      	lsls	r3, r3, #3
 80105e8:	3332      	adds	r3, #50	@ 0x32
 80105ea:	4a08      	ldr	r2, [pc, #32]	@ (801060c <UART_SetConfig+0x2d4>)
 80105ec:	fba2 2303 	umull	r2, r3, r2, r3
 80105f0:	095b      	lsrs	r3, r3, #5
 80105f2:	f003 0207 	and.w	r2, r3, #7
 80105f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80105fa:	681b      	ldr	r3, [r3, #0]
 80105fc:	4422      	add	r2, r4
 80105fe:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8010600:	e106      	b.n	8010810 <UART_SetConfig+0x4d8>
 8010602:	bf00      	nop
 8010604:	40011000 	.word	0x40011000
 8010608:	40011400 	.word	0x40011400
 801060c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8010610:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8010614:	2200      	movs	r2, #0
 8010616:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 801061a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 801061e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8010622:	4642      	mov	r2, r8
 8010624:	464b      	mov	r3, r9
 8010626:	1891      	adds	r1, r2, r2
 8010628:	6239      	str	r1, [r7, #32]
 801062a:	415b      	adcs	r3, r3
 801062c:	627b      	str	r3, [r7, #36]	@ 0x24
 801062e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8010632:	4641      	mov	r1, r8
 8010634:	1854      	adds	r4, r2, r1
 8010636:	4649      	mov	r1, r9
 8010638:	eb43 0501 	adc.w	r5, r3, r1
 801063c:	f04f 0200 	mov.w	r2, #0
 8010640:	f04f 0300 	mov.w	r3, #0
 8010644:	00eb      	lsls	r3, r5, #3
 8010646:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 801064a:	00e2      	lsls	r2, r4, #3
 801064c:	4614      	mov	r4, r2
 801064e:	461d      	mov	r5, r3
 8010650:	4643      	mov	r3, r8
 8010652:	18e3      	adds	r3, r4, r3
 8010654:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8010658:	464b      	mov	r3, r9
 801065a:	eb45 0303 	adc.w	r3, r5, r3
 801065e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8010662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010666:	685b      	ldr	r3, [r3, #4]
 8010668:	2200      	movs	r2, #0
 801066a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 801066e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8010672:	f04f 0200 	mov.w	r2, #0
 8010676:	f04f 0300 	mov.w	r3, #0
 801067a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 801067e:	4629      	mov	r1, r5
 8010680:	008b      	lsls	r3, r1, #2
 8010682:	4621      	mov	r1, r4
 8010684:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010688:	4621      	mov	r1, r4
 801068a:	008a      	lsls	r2, r1, #2
 801068c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8010690:	f7f0 fc18 	bl	8000ec4 <__aeabi_uldivmod>
 8010694:	4602      	mov	r2, r0
 8010696:	460b      	mov	r3, r1
 8010698:	4b60      	ldr	r3, [pc, #384]	@ (801081c <UART_SetConfig+0x4e4>)
 801069a:	fba3 2302 	umull	r2, r3, r3, r2
 801069e:	095b      	lsrs	r3, r3, #5
 80106a0:	011c      	lsls	r4, r3, #4
 80106a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80106a6:	2200      	movs	r2, #0
 80106a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80106ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80106b0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80106b4:	4642      	mov	r2, r8
 80106b6:	464b      	mov	r3, r9
 80106b8:	1891      	adds	r1, r2, r2
 80106ba:	61b9      	str	r1, [r7, #24]
 80106bc:	415b      	adcs	r3, r3
 80106be:	61fb      	str	r3, [r7, #28]
 80106c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80106c4:	4641      	mov	r1, r8
 80106c6:	1851      	adds	r1, r2, r1
 80106c8:	6139      	str	r1, [r7, #16]
 80106ca:	4649      	mov	r1, r9
 80106cc:	414b      	adcs	r3, r1
 80106ce:	617b      	str	r3, [r7, #20]
 80106d0:	f04f 0200 	mov.w	r2, #0
 80106d4:	f04f 0300 	mov.w	r3, #0
 80106d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80106dc:	4659      	mov	r1, fp
 80106de:	00cb      	lsls	r3, r1, #3
 80106e0:	4651      	mov	r1, sl
 80106e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80106e6:	4651      	mov	r1, sl
 80106e8:	00ca      	lsls	r2, r1, #3
 80106ea:	4610      	mov	r0, r2
 80106ec:	4619      	mov	r1, r3
 80106ee:	4603      	mov	r3, r0
 80106f0:	4642      	mov	r2, r8
 80106f2:	189b      	adds	r3, r3, r2
 80106f4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80106f8:	464b      	mov	r3, r9
 80106fa:	460a      	mov	r2, r1
 80106fc:	eb42 0303 	adc.w	r3, r2, r3
 8010700:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8010704:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8010708:	685b      	ldr	r3, [r3, #4]
 801070a:	2200      	movs	r2, #0
 801070c:	67bb      	str	r3, [r7, #120]	@ 0x78
 801070e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8010710:	f04f 0200 	mov.w	r2, #0
 8010714:	f04f 0300 	mov.w	r3, #0
 8010718:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 801071c:	4649      	mov	r1, r9
 801071e:	008b      	lsls	r3, r1, #2
 8010720:	4641      	mov	r1, r8
 8010722:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010726:	4641      	mov	r1, r8
 8010728:	008a      	lsls	r2, r1, #2
 801072a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 801072e:	f7f0 fbc9 	bl	8000ec4 <__aeabi_uldivmod>
 8010732:	4602      	mov	r2, r0
 8010734:	460b      	mov	r3, r1
 8010736:	4611      	mov	r1, r2
 8010738:	4b38      	ldr	r3, [pc, #224]	@ (801081c <UART_SetConfig+0x4e4>)
 801073a:	fba3 2301 	umull	r2, r3, r3, r1
 801073e:	095b      	lsrs	r3, r3, #5
 8010740:	2264      	movs	r2, #100	@ 0x64
 8010742:	fb02 f303 	mul.w	r3, r2, r3
 8010746:	1acb      	subs	r3, r1, r3
 8010748:	011b      	lsls	r3, r3, #4
 801074a:	3332      	adds	r3, #50	@ 0x32
 801074c:	4a33      	ldr	r2, [pc, #204]	@ (801081c <UART_SetConfig+0x4e4>)
 801074e:	fba2 2303 	umull	r2, r3, r2, r3
 8010752:	095b      	lsrs	r3, r3, #5
 8010754:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8010758:	441c      	add	r4, r3
 801075a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 801075e:	2200      	movs	r2, #0
 8010760:	673b      	str	r3, [r7, #112]	@ 0x70
 8010762:	677a      	str	r2, [r7, #116]	@ 0x74
 8010764:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8010768:	4642      	mov	r2, r8
 801076a:	464b      	mov	r3, r9
 801076c:	1891      	adds	r1, r2, r2
 801076e:	60b9      	str	r1, [r7, #8]
 8010770:	415b      	adcs	r3, r3
 8010772:	60fb      	str	r3, [r7, #12]
 8010774:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8010778:	4641      	mov	r1, r8
 801077a:	1851      	adds	r1, r2, r1
 801077c:	6039      	str	r1, [r7, #0]
 801077e:	4649      	mov	r1, r9
 8010780:	414b      	adcs	r3, r1
 8010782:	607b      	str	r3, [r7, #4]
 8010784:	f04f 0200 	mov.w	r2, #0
 8010788:	f04f 0300 	mov.w	r3, #0
 801078c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8010790:	4659      	mov	r1, fp
 8010792:	00cb      	lsls	r3, r1, #3
 8010794:	4651      	mov	r1, sl
 8010796:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801079a:	4651      	mov	r1, sl
 801079c:	00ca      	lsls	r2, r1, #3
 801079e:	4610      	mov	r0, r2
 80107a0:	4619      	mov	r1, r3
 80107a2:	4603      	mov	r3, r0
 80107a4:	4642      	mov	r2, r8
 80107a6:	189b      	adds	r3, r3, r2
 80107a8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80107aa:	464b      	mov	r3, r9
 80107ac:	460a      	mov	r2, r1
 80107ae:	eb42 0303 	adc.w	r3, r2, r3
 80107b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80107b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80107b8:	685b      	ldr	r3, [r3, #4]
 80107ba:	2200      	movs	r2, #0
 80107bc:	663b      	str	r3, [r7, #96]	@ 0x60
 80107be:	667a      	str	r2, [r7, #100]	@ 0x64
 80107c0:	f04f 0200 	mov.w	r2, #0
 80107c4:	f04f 0300 	mov.w	r3, #0
 80107c8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80107cc:	4649      	mov	r1, r9
 80107ce:	008b      	lsls	r3, r1, #2
 80107d0:	4641      	mov	r1, r8
 80107d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80107d6:	4641      	mov	r1, r8
 80107d8:	008a      	lsls	r2, r1, #2
 80107da:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80107de:	f7f0 fb71 	bl	8000ec4 <__aeabi_uldivmod>
 80107e2:	4602      	mov	r2, r0
 80107e4:	460b      	mov	r3, r1
 80107e6:	4b0d      	ldr	r3, [pc, #52]	@ (801081c <UART_SetConfig+0x4e4>)
 80107e8:	fba3 1302 	umull	r1, r3, r3, r2
 80107ec:	095b      	lsrs	r3, r3, #5
 80107ee:	2164      	movs	r1, #100	@ 0x64
 80107f0:	fb01 f303 	mul.w	r3, r1, r3
 80107f4:	1ad3      	subs	r3, r2, r3
 80107f6:	011b      	lsls	r3, r3, #4
 80107f8:	3332      	adds	r3, #50	@ 0x32
 80107fa:	4a08      	ldr	r2, [pc, #32]	@ (801081c <UART_SetConfig+0x4e4>)
 80107fc:	fba2 2303 	umull	r2, r3, r2, r3
 8010800:	095b      	lsrs	r3, r3, #5
 8010802:	f003 020f 	and.w	r2, r3, #15
 8010806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 801080a:	681b      	ldr	r3, [r3, #0]
 801080c:	4422      	add	r2, r4
 801080e:	609a      	str	r2, [r3, #8]
}
 8010810:	bf00      	nop
 8010812:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8010816:	46bd      	mov	sp, r7
 8010818:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 801081c:	51eb851f 	.word	0x51eb851f

08010820 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010820:	b084      	sub	sp, #16
 8010822:	b580      	push	{r7, lr}
 8010824:	b084      	sub	sp, #16
 8010826:	af00      	add	r7, sp, #0
 8010828:	6078      	str	r0, [r7, #4]
 801082a:	f107 001c 	add.w	r0, r7, #28
 801082e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010832:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8010836:	2b01      	cmp	r3, #1
 8010838:	d123      	bne.n	8010882 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801083e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8010842:	687b      	ldr	r3, [r7, #4]
 8010844:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	68db      	ldr	r3, [r3, #12]
 801084a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 801084e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010852:	687a      	ldr	r2, [r7, #4]
 8010854:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	68db      	ldr	r3, [r3, #12]
 801085a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801085e:	687b      	ldr	r3, [r7, #4]
 8010860:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8010862:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010866:	2b01      	cmp	r3, #1
 8010868:	d105      	bne.n	8010876 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	68db      	ldr	r3, [r3, #12]
 801086e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8010876:	6878      	ldr	r0, [r7, #4]
 8010878:	f001 fae8 	bl	8011e4c <USB_CoreReset>
 801087c:	4603      	mov	r3, r0
 801087e:	73fb      	strb	r3, [r7, #15]
 8010880:	e01b      	b.n	80108ba <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	68db      	ldr	r3, [r3, #12]
 8010886:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801088e:	6878      	ldr	r0, [r7, #4]
 8010890:	f001 fadc 	bl	8011e4c <USB_CoreReset>
 8010894:	4603      	mov	r3, r0
 8010896:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8010898:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801089c:	2b00      	cmp	r3, #0
 801089e:	d106      	bne.n	80108ae <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108a4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	639a      	str	r2, [r3, #56]	@ 0x38
 80108ac:	e005      	b.n	80108ba <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108b2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80108b6:	687b      	ldr	r3, [r7, #4]
 80108b8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80108ba:	7fbb      	ldrb	r3, [r7, #30]
 80108bc:	2b01      	cmp	r3, #1
 80108be:	d10b      	bne.n	80108d8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80108c0:	687b      	ldr	r3, [r7, #4]
 80108c2:	689b      	ldr	r3, [r3, #8]
 80108c4:	f043 0206 	orr.w	r2, r3, #6
 80108c8:	687b      	ldr	r3, [r7, #4]
 80108ca:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	689b      	ldr	r3, [r3, #8]
 80108d0:	f043 0220 	orr.w	r2, r3, #32
 80108d4:	687b      	ldr	r3, [r7, #4]
 80108d6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80108d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80108da:	4618      	mov	r0, r3
 80108dc:	3710      	adds	r7, #16
 80108de:	46bd      	mov	sp, r7
 80108e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80108e4:	b004      	add	sp, #16
 80108e6:	4770      	bx	lr

080108e8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80108e8:	b480      	push	{r7}
 80108ea:	b087      	sub	sp, #28
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	60f8      	str	r0, [r7, #12]
 80108f0:	60b9      	str	r1, [r7, #8]
 80108f2:	4613      	mov	r3, r2
 80108f4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80108f6:	79fb      	ldrb	r3, [r7, #7]
 80108f8:	2b02      	cmp	r3, #2
 80108fa:	d165      	bne.n	80109c8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80108fc:	68bb      	ldr	r3, [r7, #8]
 80108fe:	4a41      	ldr	r2, [pc, #260]	@ (8010a04 <USB_SetTurnaroundTime+0x11c>)
 8010900:	4293      	cmp	r3, r2
 8010902:	d906      	bls.n	8010912 <USB_SetTurnaroundTime+0x2a>
 8010904:	68bb      	ldr	r3, [r7, #8]
 8010906:	4a40      	ldr	r2, [pc, #256]	@ (8010a08 <USB_SetTurnaroundTime+0x120>)
 8010908:	4293      	cmp	r3, r2
 801090a:	d202      	bcs.n	8010912 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 801090c:	230f      	movs	r3, #15
 801090e:	617b      	str	r3, [r7, #20]
 8010910:	e062      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8010912:	68bb      	ldr	r3, [r7, #8]
 8010914:	4a3c      	ldr	r2, [pc, #240]	@ (8010a08 <USB_SetTurnaroundTime+0x120>)
 8010916:	4293      	cmp	r3, r2
 8010918:	d306      	bcc.n	8010928 <USB_SetTurnaroundTime+0x40>
 801091a:	68bb      	ldr	r3, [r7, #8]
 801091c:	4a3b      	ldr	r2, [pc, #236]	@ (8010a0c <USB_SetTurnaroundTime+0x124>)
 801091e:	4293      	cmp	r3, r2
 8010920:	d202      	bcs.n	8010928 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8010922:	230e      	movs	r3, #14
 8010924:	617b      	str	r3, [r7, #20]
 8010926:	e057      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8010928:	68bb      	ldr	r3, [r7, #8]
 801092a:	4a38      	ldr	r2, [pc, #224]	@ (8010a0c <USB_SetTurnaroundTime+0x124>)
 801092c:	4293      	cmp	r3, r2
 801092e:	d306      	bcc.n	801093e <USB_SetTurnaroundTime+0x56>
 8010930:	68bb      	ldr	r3, [r7, #8]
 8010932:	4a37      	ldr	r2, [pc, #220]	@ (8010a10 <USB_SetTurnaroundTime+0x128>)
 8010934:	4293      	cmp	r3, r2
 8010936:	d202      	bcs.n	801093e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8010938:	230d      	movs	r3, #13
 801093a:	617b      	str	r3, [r7, #20]
 801093c:	e04c      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801093e:	68bb      	ldr	r3, [r7, #8]
 8010940:	4a33      	ldr	r2, [pc, #204]	@ (8010a10 <USB_SetTurnaroundTime+0x128>)
 8010942:	4293      	cmp	r3, r2
 8010944:	d306      	bcc.n	8010954 <USB_SetTurnaroundTime+0x6c>
 8010946:	68bb      	ldr	r3, [r7, #8]
 8010948:	4a32      	ldr	r2, [pc, #200]	@ (8010a14 <USB_SetTurnaroundTime+0x12c>)
 801094a:	4293      	cmp	r3, r2
 801094c:	d802      	bhi.n	8010954 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801094e:	230c      	movs	r3, #12
 8010950:	617b      	str	r3, [r7, #20]
 8010952:	e041      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8010954:	68bb      	ldr	r3, [r7, #8]
 8010956:	4a2f      	ldr	r2, [pc, #188]	@ (8010a14 <USB_SetTurnaroundTime+0x12c>)
 8010958:	4293      	cmp	r3, r2
 801095a:	d906      	bls.n	801096a <USB_SetTurnaroundTime+0x82>
 801095c:	68bb      	ldr	r3, [r7, #8]
 801095e:	4a2e      	ldr	r2, [pc, #184]	@ (8010a18 <USB_SetTurnaroundTime+0x130>)
 8010960:	4293      	cmp	r3, r2
 8010962:	d802      	bhi.n	801096a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8010964:	230b      	movs	r3, #11
 8010966:	617b      	str	r3, [r7, #20]
 8010968:	e036      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801096a:	68bb      	ldr	r3, [r7, #8]
 801096c:	4a2a      	ldr	r2, [pc, #168]	@ (8010a18 <USB_SetTurnaroundTime+0x130>)
 801096e:	4293      	cmp	r3, r2
 8010970:	d906      	bls.n	8010980 <USB_SetTurnaroundTime+0x98>
 8010972:	68bb      	ldr	r3, [r7, #8]
 8010974:	4a29      	ldr	r2, [pc, #164]	@ (8010a1c <USB_SetTurnaroundTime+0x134>)
 8010976:	4293      	cmp	r3, r2
 8010978:	d802      	bhi.n	8010980 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801097a:	230a      	movs	r3, #10
 801097c:	617b      	str	r3, [r7, #20]
 801097e:	e02b      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8010980:	68bb      	ldr	r3, [r7, #8]
 8010982:	4a26      	ldr	r2, [pc, #152]	@ (8010a1c <USB_SetTurnaroundTime+0x134>)
 8010984:	4293      	cmp	r3, r2
 8010986:	d906      	bls.n	8010996 <USB_SetTurnaroundTime+0xae>
 8010988:	68bb      	ldr	r3, [r7, #8]
 801098a:	4a25      	ldr	r2, [pc, #148]	@ (8010a20 <USB_SetTurnaroundTime+0x138>)
 801098c:	4293      	cmp	r3, r2
 801098e:	d202      	bcs.n	8010996 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8010990:	2309      	movs	r3, #9
 8010992:	617b      	str	r3, [r7, #20]
 8010994:	e020      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8010996:	68bb      	ldr	r3, [r7, #8]
 8010998:	4a21      	ldr	r2, [pc, #132]	@ (8010a20 <USB_SetTurnaroundTime+0x138>)
 801099a:	4293      	cmp	r3, r2
 801099c:	d306      	bcc.n	80109ac <USB_SetTurnaroundTime+0xc4>
 801099e:	68bb      	ldr	r3, [r7, #8]
 80109a0:	4a20      	ldr	r2, [pc, #128]	@ (8010a24 <USB_SetTurnaroundTime+0x13c>)
 80109a2:	4293      	cmp	r3, r2
 80109a4:	d802      	bhi.n	80109ac <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80109a6:	2308      	movs	r3, #8
 80109a8:	617b      	str	r3, [r7, #20]
 80109aa:	e015      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80109ac:	68bb      	ldr	r3, [r7, #8]
 80109ae:	4a1d      	ldr	r2, [pc, #116]	@ (8010a24 <USB_SetTurnaroundTime+0x13c>)
 80109b0:	4293      	cmp	r3, r2
 80109b2:	d906      	bls.n	80109c2 <USB_SetTurnaroundTime+0xda>
 80109b4:	68bb      	ldr	r3, [r7, #8]
 80109b6:	4a1c      	ldr	r2, [pc, #112]	@ (8010a28 <USB_SetTurnaroundTime+0x140>)
 80109b8:	4293      	cmp	r3, r2
 80109ba:	d202      	bcs.n	80109c2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80109bc:	2307      	movs	r3, #7
 80109be:	617b      	str	r3, [r7, #20]
 80109c0:	e00a      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80109c2:	2306      	movs	r3, #6
 80109c4:	617b      	str	r3, [r7, #20]
 80109c6:	e007      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80109c8:	79fb      	ldrb	r3, [r7, #7]
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d102      	bne.n	80109d4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80109ce:	2309      	movs	r3, #9
 80109d0:	617b      	str	r3, [r7, #20]
 80109d2:	e001      	b.n	80109d8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80109d4:	2309      	movs	r3, #9
 80109d6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	68db      	ldr	r3, [r3, #12]
 80109dc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80109e4:	68fb      	ldr	r3, [r7, #12]
 80109e6:	68da      	ldr	r2, [r3, #12]
 80109e8:	697b      	ldr	r3, [r7, #20]
 80109ea:	029b      	lsls	r3, r3, #10
 80109ec:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80109f0:	431a      	orrs	r2, r3
 80109f2:	68fb      	ldr	r3, [r7, #12]
 80109f4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80109f6:	2300      	movs	r3, #0
}
 80109f8:	4618      	mov	r0, r3
 80109fa:	371c      	adds	r7, #28
 80109fc:	46bd      	mov	sp, r7
 80109fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a02:	4770      	bx	lr
 8010a04:	00d8acbf 	.word	0x00d8acbf
 8010a08:	00e4e1c0 	.word	0x00e4e1c0
 8010a0c:	00f42400 	.word	0x00f42400
 8010a10:	01067380 	.word	0x01067380
 8010a14:	011a499f 	.word	0x011a499f
 8010a18:	01312cff 	.word	0x01312cff
 8010a1c:	014ca43f 	.word	0x014ca43f
 8010a20:	016e3600 	.word	0x016e3600
 8010a24:	01a6ab1f 	.word	0x01a6ab1f
 8010a28:	01e84800 	.word	0x01e84800

08010a2c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010a2c:	b480      	push	{r7}
 8010a2e:	b083      	sub	sp, #12
 8010a30:	af00      	add	r7, sp, #0
 8010a32:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8010a34:	687b      	ldr	r3, [r7, #4]
 8010a36:	689b      	ldr	r3, [r3, #8]
 8010a38:	f043 0201 	orr.w	r2, r3, #1
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010a40:	2300      	movs	r3, #0
}
 8010a42:	4618      	mov	r0, r3
 8010a44:	370c      	adds	r7, #12
 8010a46:	46bd      	mov	sp, r7
 8010a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4c:	4770      	bx	lr

08010a4e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8010a4e:	b480      	push	{r7}
 8010a50:	b083      	sub	sp, #12
 8010a52:	af00      	add	r7, sp, #0
 8010a54:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	689b      	ldr	r3, [r3, #8]
 8010a5a:	f023 0201 	bic.w	r2, r3, #1
 8010a5e:	687b      	ldr	r3, [r7, #4]
 8010a60:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8010a62:	2300      	movs	r3, #0
}
 8010a64:	4618      	mov	r0, r3
 8010a66:	370c      	adds	r7, #12
 8010a68:	46bd      	mov	sp, r7
 8010a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a6e:	4770      	bx	lr

08010a70 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8010a70:	b580      	push	{r7, lr}
 8010a72:	b084      	sub	sp, #16
 8010a74:	af00      	add	r7, sp, #0
 8010a76:	6078      	str	r0, [r7, #4]
 8010a78:	460b      	mov	r3, r1
 8010a7a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8010a7c:	2300      	movs	r3, #0
 8010a7e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8010a80:	687b      	ldr	r3, [r7, #4]
 8010a82:	68db      	ldr	r3, [r3, #12]
 8010a84:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8010a88:	687b      	ldr	r3, [r7, #4]
 8010a8a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8010a8c:	78fb      	ldrb	r3, [r7, #3]
 8010a8e:	2b01      	cmp	r3, #1
 8010a90:	d115      	bne.n	8010abe <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	68db      	ldr	r3, [r3, #12]
 8010a96:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010a9e:	200a      	movs	r0, #10
 8010aa0:	f7f7 fb58 	bl	8008154 <HAL_Delay>
      ms += 10U;
 8010aa4:	68fb      	ldr	r3, [r7, #12]
 8010aa6:	330a      	adds	r3, #10
 8010aa8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010aaa:	6878      	ldr	r0, [r7, #4]
 8010aac:	f001 f93f 	bl	8011d2e <USB_GetMode>
 8010ab0:	4603      	mov	r3, r0
 8010ab2:	2b01      	cmp	r3, #1
 8010ab4:	d01e      	beq.n	8010af4 <USB_SetCurrentMode+0x84>
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	2bc7      	cmp	r3, #199	@ 0xc7
 8010aba:	d9f0      	bls.n	8010a9e <USB_SetCurrentMode+0x2e>
 8010abc:	e01a      	b.n	8010af4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8010abe:	78fb      	ldrb	r3, [r7, #3]
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d115      	bne.n	8010af0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8010ac4:	687b      	ldr	r3, [r7, #4]
 8010ac6:	68db      	ldr	r3, [r3, #12]
 8010ac8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8010ad0:	200a      	movs	r0, #10
 8010ad2:	f7f7 fb3f 	bl	8008154 <HAL_Delay>
      ms += 10U;
 8010ad6:	68fb      	ldr	r3, [r7, #12]
 8010ad8:	330a      	adds	r3, #10
 8010ada:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8010adc:	6878      	ldr	r0, [r7, #4]
 8010ade:	f001 f926 	bl	8011d2e <USB_GetMode>
 8010ae2:	4603      	mov	r3, r0
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d005      	beq.n	8010af4 <USB_SetCurrentMode+0x84>
 8010ae8:	68fb      	ldr	r3, [r7, #12]
 8010aea:	2bc7      	cmp	r3, #199	@ 0xc7
 8010aec:	d9f0      	bls.n	8010ad0 <USB_SetCurrentMode+0x60>
 8010aee:	e001      	b.n	8010af4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8010af0:	2301      	movs	r3, #1
 8010af2:	e005      	b.n	8010b00 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	2bc8      	cmp	r3, #200	@ 0xc8
 8010af8:	d101      	bne.n	8010afe <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8010afa:	2301      	movs	r3, #1
 8010afc:	e000      	b.n	8010b00 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8010afe:	2300      	movs	r3, #0
}
 8010b00:	4618      	mov	r0, r3
 8010b02:	3710      	adds	r7, #16
 8010b04:	46bd      	mov	sp, r7
 8010b06:	bd80      	pop	{r7, pc}

08010b08 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8010b08:	b084      	sub	sp, #16
 8010b0a:	b580      	push	{r7, lr}
 8010b0c:	b086      	sub	sp, #24
 8010b0e:	af00      	add	r7, sp, #0
 8010b10:	6078      	str	r0, [r7, #4]
 8010b12:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8010b16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8010b1a:	2300      	movs	r3, #0
 8010b1c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8010b22:	2300      	movs	r3, #0
 8010b24:	613b      	str	r3, [r7, #16]
 8010b26:	e009      	b.n	8010b3c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8010b28:	687a      	ldr	r2, [r7, #4]
 8010b2a:	693b      	ldr	r3, [r7, #16]
 8010b2c:	3340      	adds	r3, #64	@ 0x40
 8010b2e:	009b      	lsls	r3, r3, #2
 8010b30:	4413      	add	r3, r2
 8010b32:	2200      	movs	r2, #0
 8010b34:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8010b36:	693b      	ldr	r3, [r7, #16]
 8010b38:	3301      	adds	r3, #1
 8010b3a:	613b      	str	r3, [r7, #16]
 8010b3c:	693b      	ldr	r3, [r7, #16]
 8010b3e:	2b0e      	cmp	r3, #14
 8010b40:	d9f2      	bls.n	8010b28 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8010b42:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010b46:	2b00      	cmp	r3, #0
 8010b48:	d11c      	bne.n	8010b84 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8010b4a:	68fb      	ldr	r3, [r7, #12]
 8010b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010b50:	685b      	ldr	r3, [r3, #4]
 8010b52:	68fa      	ldr	r2, [r7, #12]
 8010b54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010b58:	f043 0302 	orr.w	r3, r3, #2
 8010b5c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8010b5e:	687b      	ldr	r3, [r7, #4]
 8010b60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b62:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8010b66:	687b      	ldr	r3, [r7, #4]
 8010b68:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b6e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b7a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8010b7e:	687b      	ldr	r3, [r7, #4]
 8010b80:	639a      	str	r2, [r3, #56]	@ 0x38
 8010b82:	e00b      	b.n	8010b9c <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8010b84:	687b      	ldr	r3, [r7, #4]
 8010b86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b88:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8010b90:	687b      	ldr	r3, [r7, #4]
 8010b92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b94:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8010b98:	687b      	ldr	r3, [r7, #4]
 8010b9a:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8010b9c:	68fb      	ldr	r3, [r7, #12]
 8010b9e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8010ba2:	461a      	mov	r2, r3
 8010ba4:	2300      	movs	r3, #0
 8010ba6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8010ba8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8010bac:	2b01      	cmp	r3, #1
 8010bae:	d10d      	bne.n	8010bcc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8010bb0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	d104      	bne.n	8010bc2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8010bb8:	2100      	movs	r1, #0
 8010bba:	6878      	ldr	r0, [r7, #4]
 8010bbc:	f000 f968 	bl	8010e90 <USB_SetDevSpeed>
 8010bc0:	e008      	b.n	8010bd4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8010bc2:	2101      	movs	r1, #1
 8010bc4:	6878      	ldr	r0, [r7, #4]
 8010bc6:	f000 f963 	bl	8010e90 <USB_SetDevSpeed>
 8010bca:	e003      	b.n	8010bd4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8010bcc:	2103      	movs	r1, #3
 8010bce:	6878      	ldr	r0, [r7, #4]
 8010bd0:	f000 f95e 	bl	8010e90 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8010bd4:	2110      	movs	r1, #16
 8010bd6:	6878      	ldr	r0, [r7, #4]
 8010bd8:	f000 f8fa 	bl	8010dd0 <USB_FlushTxFifo>
 8010bdc:	4603      	mov	r3, r0
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d001      	beq.n	8010be6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8010be2:	2301      	movs	r3, #1
 8010be4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8010be6:	6878      	ldr	r0, [r7, #4]
 8010be8:	f000 f924 	bl	8010e34 <USB_FlushRxFifo>
 8010bec:	4603      	mov	r3, r0
 8010bee:	2b00      	cmp	r3, #0
 8010bf0:	d001      	beq.n	8010bf6 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8010bf2:	2301      	movs	r3, #1
 8010bf4:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8010bf6:	68fb      	ldr	r3, [r7, #12]
 8010bf8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010bfc:	461a      	mov	r2, r3
 8010bfe:	2300      	movs	r3, #0
 8010c00:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8010c02:	68fb      	ldr	r3, [r7, #12]
 8010c04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c08:	461a      	mov	r2, r3
 8010c0a:	2300      	movs	r3, #0
 8010c0c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8010c0e:	68fb      	ldr	r3, [r7, #12]
 8010c10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010c14:	461a      	mov	r2, r3
 8010c16:	2300      	movs	r3, #0
 8010c18:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010c1a:	2300      	movs	r3, #0
 8010c1c:	613b      	str	r3, [r7, #16]
 8010c1e:	e043      	b.n	8010ca8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8010c20:	693b      	ldr	r3, [r7, #16]
 8010c22:	015a      	lsls	r2, r3, #5
 8010c24:	68fb      	ldr	r3, [r7, #12]
 8010c26:	4413      	add	r3, r2
 8010c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c2c:	681b      	ldr	r3, [r3, #0]
 8010c2e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010c32:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010c36:	d118      	bne.n	8010c6a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8010c38:	693b      	ldr	r3, [r7, #16]
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d10a      	bne.n	8010c54 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8010c3e:	693b      	ldr	r3, [r7, #16]
 8010c40:	015a      	lsls	r2, r3, #5
 8010c42:	68fb      	ldr	r3, [r7, #12]
 8010c44:	4413      	add	r3, r2
 8010c46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c4a:	461a      	mov	r2, r3
 8010c4c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010c50:	6013      	str	r3, [r2, #0]
 8010c52:	e013      	b.n	8010c7c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8010c54:	693b      	ldr	r3, [r7, #16]
 8010c56:	015a      	lsls	r2, r3, #5
 8010c58:	68fb      	ldr	r3, [r7, #12]
 8010c5a:	4413      	add	r3, r2
 8010c5c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c60:	461a      	mov	r2, r3
 8010c62:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8010c66:	6013      	str	r3, [r2, #0]
 8010c68:	e008      	b.n	8010c7c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8010c6a:	693b      	ldr	r3, [r7, #16]
 8010c6c:	015a      	lsls	r2, r3, #5
 8010c6e:	68fb      	ldr	r3, [r7, #12]
 8010c70:	4413      	add	r3, r2
 8010c72:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c76:	461a      	mov	r2, r3
 8010c78:	2300      	movs	r3, #0
 8010c7a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8010c7c:	693b      	ldr	r3, [r7, #16]
 8010c7e:	015a      	lsls	r2, r3, #5
 8010c80:	68fb      	ldr	r3, [r7, #12]
 8010c82:	4413      	add	r3, r2
 8010c84:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c88:	461a      	mov	r2, r3
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8010c8e:	693b      	ldr	r3, [r7, #16]
 8010c90:	015a      	lsls	r2, r3, #5
 8010c92:	68fb      	ldr	r3, [r7, #12]
 8010c94:	4413      	add	r3, r2
 8010c96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010c9a:	461a      	mov	r2, r3
 8010c9c:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010ca0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010ca2:	693b      	ldr	r3, [r7, #16]
 8010ca4:	3301      	adds	r3, #1
 8010ca6:	613b      	str	r3, [r7, #16]
 8010ca8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010cac:	461a      	mov	r2, r3
 8010cae:	693b      	ldr	r3, [r7, #16]
 8010cb0:	4293      	cmp	r3, r2
 8010cb2:	d3b5      	bcc.n	8010c20 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010cb4:	2300      	movs	r3, #0
 8010cb6:	613b      	str	r3, [r7, #16]
 8010cb8:	e043      	b.n	8010d42 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8010cba:	693b      	ldr	r3, [r7, #16]
 8010cbc:	015a      	lsls	r2, r3, #5
 8010cbe:	68fb      	ldr	r3, [r7, #12]
 8010cc0:	4413      	add	r3, r2
 8010cc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010cc6:	681b      	ldr	r3, [r3, #0]
 8010cc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010ccc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8010cd0:	d118      	bne.n	8010d04 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8010cd2:	693b      	ldr	r3, [r7, #16]
 8010cd4:	2b00      	cmp	r3, #0
 8010cd6:	d10a      	bne.n	8010cee <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8010cd8:	693b      	ldr	r3, [r7, #16]
 8010cda:	015a      	lsls	r2, r3, #5
 8010cdc:	68fb      	ldr	r3, [r7, #12]
 8010cde:	4413      	add	r3, r2
 8010ce0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010ce4:	461a      	mov	r2, r3
 8010ce6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8010cea:	6013      	str	r3, [r2, #0]
 8010cec:	e013      	b.n	8010d16 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8010cee:	693b      	ldr	r3, [r7, #16]
 8010cf0:	015a      	lsls	r2, r3, #5
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	4413      	add	r3, r2
 8010cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010cfa:	461a      	mov	r2, r3
 8010cfc:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8010d00:	6013      	str	r3, [r2, #0]
 8010d02:	e008      	b.n	8010d16 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8010d04:	693b      	ldr	r3, [r7, #16]
 8010d06:	015a      	lsls	r2, r3, #5
 8010d08:	68fb      	ldr	r3, [r7, #12]
 8010d0a:	4413      	add	r3, r2
 8010d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010d10:	461a      	mov	r2, r3
 8010d12:	2300      	movs	r3, #0
 8010d14:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8010d16:	693b      	ldr	r3, [r7, #16]
 8010d18:	015a      	lsls	r2, r3, #5
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	4413      	add	r3, r2
 8010d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010d22:	461a      	mov	r2, r3
 8010d24:	2300      	movs	r3, #0
 8010d26:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8010d28:	693b      	ldr	r3, [r7, #16]
 8010d2a:	015a      	lsls	r2, r3, #5
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	4413      	add	r3, r2
 8010d30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010d34:	461a      	mov	r2, r3
 8010d36:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8010d3a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8010d3c:	693b      	ldr	r3, [r7, #16]
 8010d3e:	3301      	adds	r3, #1
 8010d40:	613b      	str	r3, [r7, #16]
 8010d42:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8010d46:	461a      	mov	r2, r3
 8010d48:	693b      	ldr	r3, [r7, #16]
 8010d4a:	4293      	cmp	r3, r2
 8010d4c:	d3b5      	bcc.n	8010cba <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8010d4e:	68fb      	ldr	r3, [r7, #12]
 8010d50:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010d54:	691b      	ldr	r3, [r3, #16]
 8010d56:	68fa      	ldr	r2, [r7, #12]
 8010d58:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8010d5c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010d60:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	2200      	movs	r2, #0
 8010d66:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8010d6e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8010d70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8010d74:	2b00      	cmp	r3, #0
 8010d76:	d105      	bne.n	8010d84 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8010d78:	687b      	ldr	r3, [r7, #4]
 8010d7a:	699b      	ldr	r3, [r3, #24]
 8010d7c:	f043 0210 	orr.w	r2, r3, #16
 8010d80:	687b      	ldr	r3, [r7, #4]
 8010d82:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	699a      	ldr	r2, [r3, #24]
 8010d88:	4b10      	ldr	r3, [pc, #64]	@ (8010dcc <USB_DevInit+0x2c4>)
 8010d8a:	4313      	orrs	r3, r2
 8010d8c:	687a      	ldr	r2, [r7, #4]
 8010d8e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8010d90:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010d94:	2b00      	cmp	r3, #0
 8010d96:	d005      	beq.n	8010da4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	699b      	ldr	r3, [r3, #24]
 8010d9c:	f043 0208 	orr.w	r2, r3, #8
 8010da0:	687b      	ldr	r3, [r7, #4]
 8010da2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8010da4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010da8:	2b01      	cmp	r3, #1
 8010daa:	d107      	bne.n	8010dbc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	699b      	ldr	r3, [r3, #24]
 8010db0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8010db4:	f043 0304 	orr.w	r3, r3, #4
 8010db8:	687a      	ldr	r2, [r7, #4]
 8010dba:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8010dbc:	7dfb      	ldrb	r3, [r7, #23]
}
 8010dbe:	4618      	mov	r0, r3
 8010dc0:	3718      	adds	r7, #24
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010dc8:	b004      	add	sp, #16
 8010dca:	4770      	bx	lr
 8010dcc:	803c3800 	.word	0x803c3800

08010dd0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8010dd0:	b480      	push	{r7}
 8010dd2:	b085      	sub	sp, #20
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	6078      	str	r0, [r7, #4]
 8010dd8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010dde:	68fb      	ldr	r3, [r7, #12]
 8010de0:	3301      	adds	r3, #1
 8010de2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010de4:	68fb      	ldr	r3, [r7, #12]
 8010de6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010dea:	d901      	bls.n	8010df0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8010dec:	2303      	movs	r3, #3
 8010dee:	e01b      	b.n	8010e28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	691b      	ldr	r3, [r3, #16]
 8010df4:	2b00      	cmp	r3, #0
 8010df6:	daf2      	bge.n	8010dde <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8010df8:	2300      	movs	r3, #0
 8010dfa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8010dfc:	683b      	ldr	r3, [r7, #0]
 8010dfe:	019b      	lsls	r3, r3, #6
 8010e00:	f043 0220 	orr.w	r2, r3, #32
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010e08:	68fb      	ldr	r3, [r7, #12]
 8010e0a:	3301      	adds	r3, #1
 8010e0c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010e0e:	68fb      	ldr	r3, [r7, #12]
 8010e10:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010e14:	d901      	bls.n	8010e1a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8010e16:	2303      	movs	r3, #3
 8010e18:	e006      	b.n	8010e28 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	691b      	ldr	r3, [r3, #16]
 8010e1e:	f003 0320 	and.w	r3, r3, #32
 8010e22:	2b20      	cmp	r3, #32
 8010e24:	d0f0      	beq.n	8010e08 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8010e26:	2300      	movs	r3, #0
}
 8010e28:	4618      	mov	r0, r3
 8010e2a:	3714      	adds	r7, #20
 8010e2c:	46bd      	mov	sp, r7
 8010e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e32:	4770      	bx	lr

08010e34 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8010e34:	b480      	push	{r7}
 8010e36:	b085      	sub	sp, #20
 8010e38:	af00      	add	r7, sp, #0
 8010e3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	3301      	adds	r3, #1
 8010e44:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010e4c:	d901      	bls.n	8010e52 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8010e4e:	2303      	movs	r3, #3
 8010e50:	e018      	b.n	8010e84 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8010e52:	687b      	ldr	r3, [r7, #4]
 8010e54:	691b      	ldr	r3, [r3, #16]
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	daf2      	bge.n	8010e40 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	2210      	movs	r2, #16
 8010e62:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	3301      	adds	r3, #1
 8010e68:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8010e6a:	68fb      	ldr	r3, [r7, #12]
 8010e6c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8010e70:	d901      	bls.n	8010e76 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8010e72:	2303      	movs	r3, #3
 8010e74:	e006      	b.n	8010e84 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	691b      	ldr	r3, [r3, #16]
 8010e7a:	f003 0310 	and.w	r3, r3, #16
 8010e7e:	2b10      	cmp	r3, #16
 8010e80:	d0f0      	beq.n	8010e64 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8010e82:	2300      	movs	r3, #0
}
 8010e84:	4618      	mov	r0, r3
 8010e86:	3714      	adds	r7, #20
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e8e:	4770      	bx	lr

08010e90 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8010e90:	b480      	push	{r7}
 8010e92:	b085      	sub	sp, #20
 8010e94:	af00      	add	r7, sp, #0
 8010e96:	6078      	str	r0, [r7, #4]
 8010e98:	460b      	mov	r3, r1
 8010e9a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010ea6:	681a      	ldr	r2, [r3, #0]
 8010ea8:	78fb      	ldrb	r3, [r7, #3]
 8010eaa:	68f9      	ldr	r1, [r7, #12]
 8010eac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010eb0:	4313      	orrs	r3, r2
 8010eb2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8010eb4:	2300      	movs	r3, #0
}
 8010eb6:	4618      	mov	r0, r3
 8010eb8:	3714      	adds	r7, #20
 8010eba:	46bd      	mov	sp, r7
 8010ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec0:	4770      	bx	lr

08010ec2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8010ec2:	b480      	push	{r7}
 8010ec4:	b087      	sub	sp, #28
 8010ec6:	af00      	add	r7, sp, #0
 8010ec8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8010ece:	693b      	ldr	r3, [r7, #16]
 8010ed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010ed4:	689b      	ldr	r3, [r3, #8]
 8010ed6:	f003 0306 	and.w	r3, r3, #6
 8010eda:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8010edc:	68fb      	ldr	r3, [r7, #12]
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d102      	bne.n	8010ee8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8010ee2:	2300      	movs	r3, #0
 8010ee4:	75fb      	strb	r3, [r7, #23]
 8010ee6:	e00a      	b.n	8010efe <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8010ee8:	68fb      	ldr	r3, [r7, #12]
 8010eea:	2b02      	cmp	r3, #2
 8010eec:	d002      	beq.n	8010ef4 <USB_GetDevSpeed+0x32>
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	2b06      	cmp	r3, #6
 8010ef2:	d102      	bne.n	8010efa <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8010ef4:	2302      	movs	r3, #2
 8010ef6:	75fb      	strb	r3, [r7, #23]
 8010ef8:	e001      	b.n	8010efe <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8010efa:	230f      	movs	r3, #15
 8010efc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8010efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8010f00:	4618      	mov	r0, r3
 8010f02:	371c      	adds	r7, #28
 8010f04:	46bd      	mov	sp, r7
 8010f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f0a:	4770      	bx	lr

08010f0c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8010f0c:	b480      	push	{r7}
 8010f0e:	b085      	sub	sp, #20
 8010f10:	af00      	add	r7, sp, #0
 8010f12:	6078      	str	r0, [r7, #4]
 8010f14:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8010f1a:	683b      	ldr	r3, [r7, #0]
 8010f1c:	781b      	ldrb	r3, [r3, #0]
 8010f1e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8010f20:	683b      	ldr	r3, [r7, #0]
 8010f22:	785b      	ldrb	r3, [r3, #1]
 8010f24:	2b01      	cmp	r3, #1
 8010f26:	d13a      	bne.n	8010f9e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010f2e:	69da      	ldr	r2, [r3, #28]
 8010f30:	683b      	ldr	r3, [r7, #0]
 8010f32:	781b      	ldrb	r3, [r3, #0]
 8010f34:	f003 030f 	and.w	r3, r3, #15
 8010f38:	2101      	movs	r1, #1
 8010f3a:	fa01 f303 	lsl.w	r3, r1, r3
 8010f3e:	b29b      	uxth	r3, r3
 8010f40:	68f9      	ldr	r1, [r7, #12]
 8010f42:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010f46:	4313      	orrs	r3, r2
 8010f48:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8010f4a:	68bb      	ldr	r3, [r7, #8]
 8010f4c:	015a      	lsls	r2, r3, #5
 8010f4e:	68fb      	ldr	r3, [r7, #12]
 8010f50:	4413      	add	r3, r2
 8010f52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010f5c:	2b00      	cmp	r3, #0
 8010f5e:	d155      	bne.n	801100c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010f60:	68bb      	ldr	r3, [r7, #8]
 8010f62:	015a      	lsls	r2, r3, #5
 8010f64:	68fb      	ldr	r3, [r7, #12]
 8010f66:	4413      	add	r3, r2
 8010f68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8010f6c:	681a      	ldr	r2, [r3, #0]
 8010f6e:	683b      	ldr	r3, [r7, #0]
 8010f70:	689b      	ldr	r3, [r3, #8]
 8010f72:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010f76:	683b      	ldr	r3, [r7, #0]
 8010f78:	791b      	ldrb	r3, [r3, #4]
 8010f7a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010f7c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8010f7e:	68bb      	ldr	r3, [r7, #8]
 8010f80:	059b      	lsls	r3, r3, #22
 8010f82:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8010f84:	4313      	orrs	r3, r2
 8010f86:	68ba      	ldr	r2, [r7, #8]
 8010f88:	0151      	lsls	r1, r2, #5
 8010f8a:	68fa      	ldr	r2, [r7, #12]
 8010f8c:	440a      	add	r2, r1
 8010f8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8010f92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8010f96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010f9a:	6013      	str	r3, [r2, #0]
 8010f9c:	e036      	b.n	801100c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8010fa4:	69da      	ldr	r2, [r3, #28]
 8010fa6:	683b      	ldr	r3, [r7, #0]
 8010fa8:	781b      	ldrb	r3, [r3, #0]
 8010faa:	f003 030f 	and.w	r3, r3, #15
 8010fae:	2101      	movs	r1, #1
 8010fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8010fb4:	041b      	lsls	r3, r3, #16
 8010fb6:	68f9      	ldr	r1, [r7, #12]
 8010fb8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8010fbc:	4313      	orrs	r3, r2
 8010fbe:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8010fc0:	68bb      	ldr	r3, [r7, #8]
 8010fc2:	015a      	lsls	r2, r3, #5
 8010fc4:	68fb      	ldr	r3, [r7, #12]
 8010fc6:	4413      	add	r3, r2
 8010fc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010fcc:	681b      	ldr	r3, [r3, #0]
 8010fce:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8010fd2:	2b00      	cmp	r3, #0
 8010fd4:	d11a      	bne.n	801100c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010fd6:	68bb      	ldr	r3, [r7, #8]
 8010fd8:	015a      	lsls	r2, r3, #5
 8010fda:	68fb      	ldr	r3, [r7, #12]
 8010fdc:	4413      	add	r3, r2
 8010fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8010fe2:	681a      	ldr	r2, [r3, #0]
 8010fe4:	683b      	ldr	r3, [r7, #0]
 8010fe6:	689b      	ldr	r3, [r3, #8]
 8010fe8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8010fec:	683b      	ldr	r3, [r7, #0]
 8010fee:	791b      	ldrb	r3, [r3, #4]
 8010ff0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8010ff2:	430b      	orrs	r3, r1
 8010ff4:	4313      	orrs	r3, r2
 8010ff6:	68ba      	ldr	r2, [r7, #8]
 8010ff8:	0151      	lsls	r1, r2, #5
 8010ffa:	68fa      	ldr	r2, [r7, #12]
 8010ffc:	440a      	add	r2, r1
 8010ffe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011002:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011006:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801100a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801100c:	2300      	movs	r3, #0
}
 801100e:	4618      	mov	r0, r3
 8011010:	3714      	adds	r7, #20
 8011012:	46bd      	mov	sp, r7
 8011014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011018:	4770      	bx	lr
	...

0801101c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801101c:	b480      	push	{r7}
 801101e:	b085      	sub	sp, #20
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
 8011024:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801102a:	683b      	ldr	r3, [r7, #0]
 801102c:	781b      	ldrb	r3, [r3, #0]
 801102e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8011030:	683b      	ldr	r3, [r7, #0]
 8011032:	785b      	ldrb	r3, [r3, #1]
 8011034:	2b01      	cmp	r3, #1
 8011036:	d161      	bne.n	80110fc <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8011038:	68bb      	ldr	r3, [r7, #8]
 801103a:	015a      	lsls	r2, r3, #5
 801103c:	68fb      	ldr	r3, [r7, #12]
 801103e:	4413      	add	r3, r2
 8011040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011044:	681b      	ldr	r3, [r3, #0]
 8011046:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801104a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801104e:	d11f      	bne.n	8011090 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8011050:	68bb      	ldr	r3, [r7, #8]
 8011052:	015a      	lsls	r2, r3, #5
 8011054:	68fb      	ldr	r3, [r7, #12]
 8011056:	4413      	add	r3, r2
 8011058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	68ba      	ldr	r2, [r7, #8]
 8011060:	0151      	lsls	r1, r2, #5
 8011062:	68fa      	ldr	r2, [r7, #12]
 8011064:	440a      	add	r2, r1
 8011066:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801106a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801106e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8011070:	68bb      	ldr	r3, [r7, #8]
 8011072:	015a      	lsls	r2, r3, #5
 8011074:	68fb      	ldr	r3, [r7, #12]
 8011076:	4413      	add	r3, r2
 8011078:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	68ba      	ldr	r2, [r7, #8]
 8011080:	0151      	lsls	r1, r2, #5
 8011082:	68fa      	ldr	r2, [r7, #12]
 8011084:	440a      	add	r2, r1
 8011086:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801108a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801108e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8011090:	68fb      	ldr	r3, [r7, #12]
 8011092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011096:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8011098:	683b      	ldr	r3, [r7, #0]
 801109a:	781b      	ldrb	r3, [r3, #0]
 801109c:	f003 030f 	and.w	r3, r3, #15
 80110a0:	2101      	movs	r1, #1
 80110a2:	fa01 f303 	lsl.w	r3, r1, r3
 80110a6:	b29b      	uxth	r3, r3
 80110a8:	43db      	mvns	r3, r3
 80110aa:	68f9      	ldr	r1, [r7, #12]
 80110ac:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80110b0:	4013      	ands	r3, r2
 80110b2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80110b4:	68fb      	ldr	r3, [r7, #12]
 80110b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80110ba:	69da      	ldr	r2, [r3, #28]
 80110bc:	683b      	ldr	r3, [r7, #0]
 80110be:	781b      	ldrb	r3, [r3, #0]
 80110c0:	f003 030f 	and.w	r3, r3, #15
 80110c4:	2101      	movs	r1, #1
 80110c6:	fa01 f303 	lsl.w	r3, r1, r3
 80110ca:	b29b      	uxth	r3, r3
 80110cc:	43db      	mvns	r3, r3
 80110ce:	68f9      	ldr	r1, [r7, #12]
 80110d0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80110d4:	4013      	ands	r3, r2
 80110d6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80110d8:	68bb      	ldr	r3, [r7, #8]
 80110da:	015a      	lsls	r2, r3, #5
 80110dc:	68fb      	ldr	r3, [r7, #12]
 80110de:	4413      	add	r3, r2
 80110e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110e4:	681a      	ldr	r2, [r3, #0]
 80110e6:	68bb      	ldr	r3, [r7, #8]
 80110e8:	0159      	lsls	r1, r3, #5
 80110ea:	68fb      	ldr	r3, [r7, #12]
 80110ec:	440b      	add	r3, r1
 80110ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80110f2:	4619      	mov	r1, r3
 80110f4:	4b35      	ldr	r3, [pc, #212]	@ (80111cc <USB_DeactivateEndpoint+0x1b0>)
 80110f6:	4013      	ands	r3, r2
 80110f8:	600b      	str	r3, [r1, #0]
 80110fa:	e060      	b.n	80111be <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80110fc:	68bb      	ldr	r3, [r7, #8]
 80110fe:	015a      	lsls	r2, r3, #5
 8011100:	68fb      	ldr	r3, [r7, #12]
 8011102:	4413      	add	r3, r2
 8011104:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801110e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011112:	d11f      	bne.n	8011154 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8011114:	68bb      	ldr	r3, [r7, #8]
 8011116:	015a      	lsls	r2, r3, #5
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	4413      	add	r3, r2
 801111c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011120:	681b      	ldr	r3, [r3, #0]
 8011122:	68ba      	ldr	r2, [r7, #8]
 8011124:	0151      	lsls	r1, r2, #5
 8011126:	68fa      	ldr	r2, [r7, #12]
 8011128:	440a      	add	r2, r1
 801112a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801112e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011132:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8011134:	68bb      	ldr	r3, [r7, #8]
 8011136:	015a      	lsls	r2, r3, #5
 8011138:	68fb      	ldr	r3, [r7, #12]
 801113a:	4413      	add	r3, r2
 801113c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011140:	681b      	ldr	r3, [r3, #0]
 8011142:	68ba      	ldr	r2, [r7, #8]
 8011144:	0151      	lsls	r1, r2, #5
 8011146:	68fa      	ldr	r2, [r7, #12]
 8011148:	440a      	add	r2, r1
 801114a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801114e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011152:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011154:	68fb      	ldr	r3, [r7, #12]
 8011156:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801115a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801115c:	683b      	ldr	r3, [r7, #0]
 801115e:	781b      	ldrb	r3, [r3, #0]
 8011160:	f003 030f 	and.w	r3, r3, #15
 8011164:	2101      	movs	r1, #1
 8011166:	fa01 f303 	lsl.w	r3, r1, r3
 801116a:	041b      	lsls	r3, r3, #16
 801116c:	43db      	mvns	r3, r3
 801116e:	68f9      	ldr	r1, [r7, #12]
 8011170:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011174:	4013      	ands	r3, r2
 8011176:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801117e:	69da      	ldr	r2, [r3, #28]
 8011180:	683b      	ldr	r3, [r7, #0]
 8011182:	781b      	ldrb	r3, [r3, #0]
 8011184:	f003 030f 	and.w	r3, r3, #15
 8011188:	2101      	movs	r1, #1
 801118a:	fa01 f303 	lsl.w	r3, r1, r3
 801118e:	041b      	lsls	r3, r3, #16
 8011190:	43db      	mvns	r3, r3
 8011192:	68f9      	ldr	r1, [r7, #12]
 8011194:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011198:	4013      	ands	r3, r2
 801119a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801119c:	68bb      	ldr	r3, [r7, #8]
 801119e:	015a      	lsls	r2, r3, #5
 80111a0:	68fb      	ldr	r3, [r7, #12]
 80111a2:	4413      	add	r3, r2
 80111a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80111a8:	681a      	ldr	r2, [r3, #0]
 80111aa:	68bb      	ldr	r3, [r7, #8]
 80111ac:	0159      	lsls	r1, r3, #5
 80111ae:	68fb      	ldr	r3, [r7, #12]
 80111b0:	440b      	add	r3, r1
 80111b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80111b6:	4619      	mov	r1, r3
 80111b8:	4b05      	ldr	r3, [pc, #20]	@ (80111d0 <USB_DeactivateEndpoint+0x1b4>)
 80111ba:	4013      	ands	r3, r2
 80111bc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80111be:	2300      	movs	r3, #0
}
 80111c0:	4618      	mov	r0, r3
 80111c2:	3714      	adds	r7, #20
 80111c4:	46bd      	mov	sp, r7
 80111c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111ca:	4770      	bx	lr
 80111cc:	ec337800 	.word	0xec337800
 80111d0:	eff37800 	.word	0xeff37800

080111d4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80111d4:	b580      	push	{r7, lr}
 80111d6:	b08a      	sub	sp, #40	@ 0x28
 80111d8:	af02      	add	r7, sp, #8
 80111da:	60f8      	str	r0, [r7, #12]
 80111dc:	60b9      	str	r1, [r7, #8]
 80111de:	4613      	mov	r3, r2
 80111e0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80111e6:	68bb      	ldr	r3, [r7, #8]
 80111e8:	781b      	ldrb	r3, [r3, #0]
 80111ea:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80111ec:	68bb      	ldr	r3, [r7, #8]
 80111ee:	785b      	ldrb	r3, [r3, #1]
 80111f0:	2b01      	cmp	r3, #1
 80111f2:	f040 817f 	bne.w	80114f4 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80111f6:	68bb      	ldr	r3, [r7, #8]
 80111f8:	691b      	ldr	r3, [r3, #16]
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d132      	bne.n	8011264 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80111fe:	69bb      	ldr	r3, [r7, #24]
 8011200:	015a      	lsls	r2, r3, #5
 8011202:	69fb      	ldr	r3, [r7, #28]
 8011204:	4413      	add	r3, r2
 8011206:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801120a:	691b      	ldr	r3, [r3, #16]
 801120c:	69ba      	ldr	r2, [r7, #24]
 801120e:	0151      	lsls	r1, r2, #5
 8011210:	69fa      	ldr	r2, [r7, #28]
 8011212:	440a      	add	r2, r1
 8011214:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011218:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 801121c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8011220:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8011222:	69bb      	ldr	r3, [r7, #24]
 8011224:	015a      	lsls	r2, r3, #5
 8011226:	69fb      	ldr	r3, [r7, #28]
 8011228:	4413      	add	r3, r2
 801122a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801122e:	691b      	ldr	r3, [r3, #16]
 8011230:	69ba      	ldr	r2, [r7, #24]
 8011232:	0151      	lsls	r1, r2, #5
 8011234:	69fa      	ldr	r2, [r7, #28]
 8011236:	440a      	add	r2, r1
 8011238:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801123c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011240:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011242:	69bb      	ldr	r3, [r7, #24]
 8011244:	015a      	lsls	r2, r3, #5
 8011246:	69fb      	ldr	r3, [r7, #28]
 8011248:	4413      	add	r3, r2
 801124a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801124e:	691b      	ldr	r3, [r3, #16]
 8011250:	69ba      	ldr	r2, [r7, #24]
 8011252:	0151      	lsls	r1, r2, #5
 8011254:	69fa      	ldr	r2, [r7, #28]
 8011256:	440a      	add	r2, r1
 8011258:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801125c:	0cdb      	lsrs	r3, r3, #19
 801125e:	04db      	lsls	r3, r3, #19
 8011260:	6113      	str	r3, [r2, #16]
 8011262:	e097      	b.n	8011394 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8011264:	69bb      	ldr	r3, [r7, #24]
 8011266:	015a      	lsls	r2, r3, #5
 8011268:	69fb      	ldr	r3, [r7, #28]
 801126a:	4413      	add	r3, r2
 801126c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011270:	691b      	ldr	r3, [r3, #16]
 8011272:	69ba      	ldr	r2, [r7, #24]
 8011274:	0151      	lsls	r1, r2, #5
 8011276:	69fa      	ldr	r2, [r7, #28]
 8011278:	440a      	add	r2, r1
 801127a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801127e:	0cdb      	lsrs	r3, r3, #19
 8011280:	04db      	lsls	r3, r3, #19
 8011282:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8011284:	69bb      	ldr	r3, [r7, #24]
 8011286:	015a      	lsls	r2, r3, #5
 8011288:	69fb      	ldr	r3, [r7, #28]
 801128a:	4413      	add	r3, r2
 801128c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011290:	691b      	ldr	r3, [r3, #16]
 8011292:	69ba      	ldr	r2, [r7, #24]
 8011294:	0151      	lsls	r1, r2, #5
 8011296:	69fa      	ldr	r2, [r7, #28]
 8011298:	440a      	add	r2, r1
 801129a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801129e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80112a2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80112a6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 80112a8:	69bb      	ldr	r3, [r7, #24]
 80112aa:	2b00      	cmp	r3, #0
 80112ac:	d11a      	bne.n	80112e4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80112ae:	68bb      	ldr	r3, [r7, #8]
 80112b0:	691a      	ldr	r2, [r3, #16]
 80112b2:	68bb      	ldr	r3, [r7, #8]
 80112b4:	689b      	ldr	r3, [r3, #8]
 80112b6:	429a      	cmp	r2, r3
 80112b8:	d903      	bls.n	80112c2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80112ba:	68bb      	ldr	r3, [r7, #8]
 80112bc:	689a      	ldr	r2, [r3, #8]
 80112be:	68bb      	ldr	r3, [r7, #8]
 80112c0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80112c2:	69bb      	ldr	r3, [r7, #24]
 80112c4:	015a      	lsls	r2, r3, #5
 80112c6:	69fb      	ldr	r3, [r7, #28]
 80112c8:	4413      	add	r3, r2
 80112ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80112ce:	691b      	ldr	r3, [r3, #16]
 80112d0:	69ba      	ldr	r2, [r7, #24]
 80112d2:	0151      	lsls	r1, r2, #5
 80112d4:	69fa      	ldr	r2, [r7, #28]
 80112d6:	440a      	add	r2, r1
 80112d8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80112dc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80112e0:	6113      	str	r3, [r2, #16]
 80112e2:	e044      	b.n	801136e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80112e4:	68bb      	ldr	r3, [r7, #8]
 80112e6:	691a      	ldr	r2, [r3, #16]
 80112e8:	68bb      	ldr	r3, [r7, #8]
 80112ea:	689b      	ldr	r3, [r3, #8]
 80112ec:	4413      	add	r3, r2
 80112ee:	1e5a      	subs	r2, r3, #1
 80112f0:	68bb      	ldr	r3, [r7, #8]
 80112f2:	689b      	ldr	r3, [r3, #8]
 80112f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80112f8:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (pktcnt << 19));
 80112fa:	69bb      	ldr	r3, [r7, #24]
 80112fc:	015a      	lsls	r2, r3, #5
 80112fe:	69fb      	ldr	r3, [r7, #28]
 8011300:	4413      	add	r3, r2
 8011302:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011306:	691a      	ldr	r2, [r3, #16]
 8011308:	8afb      	ldrh	r3, [r7, #22]
 801130a:	04d9      	lsls	r1, r3, #19
 801130c:	4ba4      	ldr	r3, [pc, #656]	@ (80115a0 <USB_EPStartXfer+0x3cc>)
 801130e:	400b      	ands	r3, r1
 8011310:	69b9      	ldr	r1, [r7, #24]
 8011312:	0148      	lsls	r0, r1, #5
 8011314:	69f9      	ldr	r1, [r7, #28]
 8011316:	4401      	add	r1, r0
 8011318:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801131c:	4313      	orrs	r3, r2
 801131e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8011320:	68bb      	ldr	r3, [r7, #8]
 8011322:	791b      	ldrb	r3, [r3, #4]
 8011324:	2b01      	cmp	r3, #1
 8011326:	d122      	bne.n	801136e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8011328:	69bb      	ldr	r3, [r7, #24]
 801132a:	015a      	lsls	r2, r3, #5
 801132c:	69fb      	ldr	r3, [r7, #28]
 801132e:	4413      	add	r3, r2
 8011330:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011334:	691b      	ldr	r3, [r3, #16]
 8011336:	69ba      	ldr	r2, [r7, #24]
 8011338:	0151      	lsls	r1, r2, #5
 801133a:	69fa      	ldr	r2, [r7, #28]
 801133c:	440a      	add	r2, r1
 801133e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011342:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8011346:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (pktcnt << 29));
 8011348:	69bb      	ldr	r3, [r7, #24]
 801134a:	015a      	lsls	r2, r3, #5
 801134c:	69fb      	ldr	r3, [r7, #28]
 801134e:	4413      	add	r3, r2
 8011350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011354:	691a      	ldr	r2, [r3, #16]
 8011356:	8afb      	ldrh	r3, [r7, #22]
 8011358:	075b      	lsls	r3, r3, #29
 801135a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 801135e:	69b9      	ldr	r1, [r7, #24]
 8011360:	0148      	lsls	r0, r1, #5
 8011362:	69f9      	ldr	r1, [r7, #28]
 8011364:	4401      	add	r1, r0
 8011366:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801136a:	4313      	orrs	r3, r2
 801136c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801136e:	69bb      	ldr	r3, [r7, #24]
 8011370:	015a      	lsls	r2, r3, #5
 8011372:	69fb      	ldr	r3, [r7, #28]
 8011374:	4413      	add	r3, r2
 8011376:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801137a:	691a      	ldr	r2, [r3, #16]
 801137c:	68bb      	ldr	r3, [r7, #8]
 801137e:	691b      	ldr	r3, [r3, #16]
 8011380:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011384:	69b9      	ldr	r1, [r7, #24]
 8011386:	0148      	lsls	r0, r1, #5
 8011388:	69f9      	ldr	r1, [r7, #28]
 801138a:	4401      	add	r1, r0
 801138c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8011390:	4313      	orrs	r3, r2
 8011392:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8011394:	79fb      	ldrb	r3, [r7, #7]
 8011396:	2b01      	cmp	r3, #1
 8011398:	d14b      	bne.n	8011432 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801139a:	68bb      	ldr	r3, [r7, #8]
 801139c:	69db      	ldr	r3, [r3, #28]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d009      	beq.n	80113b6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80113a2:	69bb      	ldr	r3, [r7, #24]
 80113a4:	015a      	lsls	r2, r3, #5
 80113a6:	69fb      	ldr	r3, [r7, #28]
 80113a8:	4413      	add	r3, r2
 80113aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80113ae:	461a      	mov	r2, r3
 80113b0:	68bb      	ldr	r3, [r7, #8]
 80113b2:	69db      	ldr	r3, [r3, #28]
 80113b4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80113b6:	68bb      	ldr	r3, [r7, #8]
 80113b8:	791b      	ldrb	r3, [r3, #4]
 80113ba:	2b01      	cmp	r3, #1
 80113bc:	d128      	bne.n	8011410 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80113be:	69fb      	ldr	r3, [r7, #28]
 80113c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80113c4:	689b      	ldr	r3, [r3, #8]
 80113c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80113ca:	2b00      	cmp	r3, #0
 80113cc:	d110      	bne.n	80113f0 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80113ce:	69bb      	ldr	r3, [r7, #24]
 80113d0:	015a      	lsls	r2, r3, #5
 80113d2:	69fb      	ldr	r3, [r7, #28]
 80113d4:	4413      	add	r3, r2
 80113d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80113da:	681b      	ldr	r3, [r3, #0]
 80113dc:	69ba      	ldr	r2, [r7, #24]
 80113de:	0151      	lsls	r1, r2, #5
 80113e0:	69fa      	ldr	r2, [r7, #28]
 80113e2:	440a      	add	r2, r1
 80113e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80113e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80113ec:	6013      	str	r3, [r2, #0]
 80113ee:	e00f      	b.n	8011410 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80113f0:	69bb      	ldr	r3, [r7, #24]
 80113f2:	015a      	lsls	r2, r3, #5
 80113f4:	69fb      	ldr	r3, [r7, #28]
 80113f6:	4413      	add	r3, r2
 80113f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80113fc:	681b      	ldr	r3, [r3, #0]
 80113fe:	69ba      	ldr	r2, [r7, #24]
 8011400:	0151      	lsls	r1, r2, #5
 8011402:	69fa      	ldr	r2, [r7, #28]
 8011404:	440a      	add	r2, r1
 8011406:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801140a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801140e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011410:	69bb      	ldr	r3, [r7, #24]
 8011412:	015a      	lsls	r2, r3, #5
 8011414:	69fb      	ldr	r3, [r7, #28]
 8011416:	4413      	add	r3, r2
 8011418:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801141c:	681b      	ldr	r3, [r3, #0]
 801141e:	69ba      	ldr	r2, [r7, #24]
 8011420:	0151      	lsls	r1, r2, #5
 8011422:	69fa      	ldr	r2, [r7, #28]
 8011424:	440a      	add	r2, r1
 8011426:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801142a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801142e:	6013      	str	r3, [r2, #0]
 8011430:	e166      	b.n	8011700 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8011432:	69bb      	ldr	r3, [r7, #24]
 8011434:	015a      	lsls	r2, r3, #5
 8011436:	69fb      	ldr	r3, [r7, #28]
 8011438:	4413      	add	r3, r2
 801143a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801143e:	681b      	ldr	r3, [r3, #0]
 8011440:	69ba      	ldr	r2, [r7, #24]
 8011442:	0151      	lsls	r1, r2, #5
 8011444:	69fa      	ldr	r2, [r7, #28]
 8011446:	440a      	add	r2, r1
 8011448:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801144c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8011450:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8011452:	68bb      	ldr	r3, [r7, #8]
 8011454:	791b      	ldrb	r3, [r3, #4]
 8011456:	2b01      	cmp	r3, #1
 8011458:	d015      	beq.n	8011486 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801145a:	68bb      	ldr	r3, [r7, #8]
 801145c:	691b      	ldr	r3, [r3, #16]
 801145e:	2b00      	cmp	r3, #0
 8011460:	f000 814e 	beq.w	8011700 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8011464:	69fb      	ldr	r3, [r7, #28]
 8011466:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801146a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801146c:	68bb      	ldr	r3, [r7, #8]
 801146e:	781b      	ldrb	r3, [r3, #0]
 8011470:	f003 030f 	and.w	r3, r3, #15
 8011474:	2101      	movs	r1, #1
 8011476:	fa01 f303 	lsl.w	r3, r1, r3
 801147a:	69f9      	ldr	r1, [r7, #28]
 801147c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011480:	4313      	orrs	r3, r2
 8011482:	634b      	str	r3, [r1, #52]	@ 0x34
 8011484:	e13c      	b.n	8011700 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8011486:	69fb      	ldr	r3, [r7, #28]
 8011488:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801148c:	689b      	ldr	r3, [r3, #8]
 801148e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011492:	2b00      	cmp	r3, #0
 8011494:	d110      	bne.n	80114b8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8011496:	69bb      	ldr	r3, [r7, #24]
 8011498:	015a      	lsls	r2, r3, #5
 801149a:	69fb      	ldr	r3, [r7, #28]
 801149c:	4413      	add	r3, r2
 801149e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114a2:	681b      	ldr	r3, [r3, #0]
 80114a4:	69ba      	ldr	r2, [r7, #24]
 80114a6:	0151      	lsls	r1, r2, #5
 80114a8:	69fa      	ldr	r2, [r7, #28]
 80114aa:	440a      	add	r2, r1
 80114ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80114b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80114b4:	6013      	str	r3, [r2, #0]
 80114b6:	e00f      	b.n	80114d8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80114b8:	69bb      	ldr	r3, [r7, #24]
 80114ba:	015a      	lsls	r2, r3, #5
 80114bc:	69fb      	ldr	r3, [r7, #28]
 80114be:	4413      	add	r3, r2
 80114c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80114c4:	681b      	ldr	r3, [r3, #0]
 80114c6:	69ba      	ldr	r2, [r7, #24]
 80114c8:	0151      	lsls	r1, r2, #5
 80114ca:	69fa      	ldr	r2, [r7, #28]
 80114cc:	440a      	add	r2, r1
 80114ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80114d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80114d6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80114d8:	68bb      	ldr	r3, [r7, #8]
 80114da:	68d9      	ldr	r1, [r3, #12]
 80114dc:	68bb      	ldr	r3, [r7, #8]
 80114de:	781a      	ldrb	r2, [r3, #0]
 80114e0:	68bb      	ldr	r3, [r7, #8]
 80114e2:	691b      	ldr	r3, [r3, #16]
 80114e4:	b298      	uxth	r0, r3
 80114e6:	79fb      	ldrb	r3, [r7, #7]
 80114e8:	9300      	str	r3, [sp, #0]
 80114ea:	4603      	mov	r3, r0
 80114ec:	68f8      	ldr	r0, [r7, #12]
 80114ee:	f000 f9b9 	bl	8011864 <USB_WritePacket>
 80114f2:	e105      	b.n	8011700 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80114f4:	69bb      	ldr	r3, [r7, #24]
 80114f6:	015a      	lsls	r2, r3, #5
 80114f8:	69fb      	ldr	r3, [r7, #28]
 80114fa:	4413      	add	r3, r2
 80114fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011500:	691b      	ldr	r3, [r3, #16]
 8011502:	69ba      	ldr	r2, [r7, #24]
 8011504:	0151      	lsls	r1, r2, #5
 8011506:	69fa      	ldr	r2, [r7, #28]
 8011508:	440a      	add	r2, r1
 801150a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801150e:	0cdb      	lsrs	r3, r3, #19
 8011510:	04db      	lsls	r3, r3, #19
 8011512:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8011514:	69bb      	ldr	r3, [r7, #24]
 8011516:	015a      	lsls	r2, r3, #5
 8011518:	69fb      	ldr	r3, [r7, #28]
 801151a:	4413      	add	r3, r2
 801151c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011520:	691b      	ldr	r3, [r3, #16]
 8011522:	69ba      	ldr	r2, [r7, #24]
 8011524:	0151      	lsls	r1, r2, #5
 8011526:	69fa      	ldr	r2, [r7, #28]
 8011528:	440a      	add	r2, r1
 801152a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801152e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8011532:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8011536:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8011538:	69bb      	ldr	r3, [r7, #24]
 801153a:	2b00      	cmp	r3, #0
 801153c:	d132      	bne.n	80115a4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 801153e:	68bb      	ldr	r3, [r7, #8]
 8011540:	691b      	ldr	r3, [r3, #16]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d003      	beq.n	801154e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8011546:	68bb      	ldr	r3, [r7, #8]
 8011548:	689a      	ldr	r2, [r3, #8]
 801154a:	68bb      	ldr	r3, [r7, #8]
 801154c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801154e:	68bb      	ldr	r3, [r7, #8]
 8011550:	689a      	ldr	r2, [r3, #8]
 8011552:	68bb      	ldr	r3, [r7, #8]
 8011554:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8011556:	69bb      	ldr	r3, [r7, #24]
 8011558:	015a      	lsls	r2, r3, #5
 801155a:	69fb      	ldr	r3, [r7, #28]
 801155c:	4413      	add	r3, r2
 801155e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011562:	691a      	ldr	r2, [r3, #16]
 8011564:	68bb      	ldr	r3, [r7, #8]
 8011566:	6a1b      	ldr	r3, [r3, #32]
 8011568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801156c:	69b9      	ldr	r1, [r7, #24]
 801156e:	0148      	lsls	r0, r1, #5
 8011570:	69f9      	ldr	r1, [r7, #28]
 8011572:	4401      	add	r1, r0
 8011574:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011578:	4313      	orrs	r3, r2
 801157a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801157c:	69bb      	ldr	r3, [r7, #24]
 801157e:	015a      	lsls	r2, r3, #5
 8011580:	69fb      	ldr	r3, [r7, #28]
 8011582:	4413      	add	r3, r2
 8011584:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011588:	691b      	ldr	r3, [r3, #16]
 801158a:	69ba      	ldr	r2, [r7, #24]
 801158c:	0151      	lsls	r1, r2, #5
 801158e:	69fa      	ldr	r2, [r7, #28]
 8011590:	440a      	add	r2, r1
 8011592:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011596:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801159a:	6113      	str	r3, [r2, #16]
 801159c:	e062      	b.n	8011664 <USB_EPStartXfer+0x490>
 801159e:	bf00      	nop
 80115a0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 80115a4:	68bb      	ldr	r3, [r7, #8]
 80115a6:	691b      	ldr	r3, [r3, #16]
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d123      	bne.n	80115f4 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 80115ac:	69bb      	ldr	r3, [r7, #24]
 80115ae:	015a      	lsls	r2, r3, #5
 80115b0:	69fb      	ldr	r3, [r7, #28]
 80115b2:	4413      	add	r3, r2
 80115b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80115b8:	691a      	ldr	r2, [r3, #16]
 80115ba:	68bb      	ldr	r3, [r7, #8]
 80115bc:	689b      	ldr	r3, [r3, #8]
 80115be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80115c2:	69b9      	ldr	r1, [r7, #24]
 80115c4:	0148      	lsls	r0, r1, #5
 80115c6:	69f9      	ldr	r1, [r7, #28]
 80115c8:	4401      	add	r1, r0
 80115ca:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80115ce:	4313      	orrs	r3, r2
 80115d0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80115d2:	69bb      	ldr	r3, [r7, #24]
 80115d4:	015a      	lsls	r2, r3, #5
 80115d6:	69fb      	ldr	r3, [r7, #28]
 80115d8:	4413      	add	r3, r2
 80115da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80115de:	691b      	ldr	r3, [r3, #16]
 80115e0:	69ba      	ldr	r2, [r7, #24]
 80115e2:	0151      	lsls	r1, r2, #5
 80115e4:	69fa      	ldr	r2, [r7, #28]
 80115e6:	440a      	add	r2, r1
 80115e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80115ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80115f0:	6113      	str	r3, [r2, #16]
 80115f2:	e037      	b.n	8011664 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80115f4:	68bb      	ldr	r3, [r7, #8]
 80115f6:	691a      	ldr	r2, [r3, #16]
 80115f8:	68bb      	ldr	r3, [r7, #8]
 80115fa:	689b      	ldr	r3, [r3, #8]
 80115fc:	4413      	add	r3, r2
 80115fe:	1e5a      	subs	r2, r3, #1
 8011600:	68bb      	ldr	r3, [r7, #8]
 8011602:	689b      	ldr	r3, [r3, #8]
 8011604:	fbb2 f3f3 	udiv	r3, r2, r3
 8011608:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 801160a:	68bb      	ldr	r3, [r7, #8]
 801160c:	689b      	ldr	r3, [r3, #8]
 801160e:	8afa      	ldrh	r2, [r7, #22]
 8011610:	fb03 f202 	mul.w	r2, r3, r2
 8011614:	68bb      	ldr	r3, [r7, #8]
 8011616:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8011618:	69bb      	ldr	r3, [r7, #24]
 801161a:	015a      	lsls	r2, r3, #5
 801161c:	69fb      	ldr	r3, [r7, #28]
 801161e:	4413      	add	r3, r2
 8011620:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011624:	691a      	ldr	r2, [r3, #16]
 8011626:	8afb      	ldrh	r3, [r7, #22]
 8011628:	04d9      	lsls	r1, r3, #19
 801162a:	4b38      	ldr	r3, [pc, #224]	@ (801170c <USB_EPStartXfer+0x538>)
 801162c:	400b      	ands	r3, r1
 801162e:	69b9      	ldr	r1, [r7, #24]
 8011630:	0148      	lsls	r0, r1, #5
 8011632:	69f9      	ldr	r1, [r7, #28]
 8011634:	4401      	add	r1, r0
 8011636:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801163a:	4313      	orrs	r3, r2
 801163c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801163e:	69bb      	ldr	r3, [r7, #24]
 8011640:	015a      	lsls	r2, r3, #5
 8011642:	69fb      	ldr	r3, [r7, #28]
 8011644:	4413      	add	r3, r2
 8011646:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801164a:	691a      	ldr	r2, [r3, #16]
 801164c:	68bb      	ldr	r3, [r7, #8]
 801164e:	6a1b      	ldr	r3, [r3, #32]
 8011650:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8011654:	69b9      	ldr	r1, [r7, #24]
 8011656:	0148      	lsls	r0, r1, #5
 8011658:	69f9      	ldr	r1, [r7, #28]
 801165a:	4401      	add	r1, r0
 801165c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8011660:	4313      	orrs	r3, r2
 8011662:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8011664:	79fb      	ldrb	r3, [r7, #7]
 8011666:	2b01      	cmp	r3, #1
 8011668:	d10d      	bne.n	8011686 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801166a:	68bb      	ldr	r3, [r7, #8]
 801166c:	68db      	ldr	r3, [r3, #12]
 801166e:	2b00      	cmp	r3, #0
 8011670:	d009      	beq.n	8011686 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8011672:	68bb      	ldr	r3, [r7, #8]
 8011674:	68d9      	ldr	r1, [r3, #12]
 8011676:	69bb      	ldr	r3, [r7, #24]
 8011678:	015a      	lsls	r2, r3, #5
 801167a:	69fb      	ldr	r3, [r7, #28]
 801167c:	4413      	add	r3, r2
 801167e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011682:	460a      	mov	r2, r1
 8011684:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8011686:	68bb      	ldr	r3, [r7, #8]
 8011688:	791b      	ldrb	r3, [r3, #4]
 801168a:	2b01      	cmp	r3, #1
 801168c:	d128      	bne.n	80116e0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801168e:	69fb      	ldr	r3, [r7, #28]
 8011690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011694:	689b      	ldr	r3, [r3, #8]
 8011696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801169a:	2b00      	cmp	r3, #0
 801169c:	d110      	bne.n	80116c0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801169e:	69bb      	ldr	r3, [r7, #24]
 80116a0:	015a      	lsls	r2, r3, #5
 80116a2:	69fb      	ldr	r3, [r7, #28]
 80116a4:	4413      	add	r3, r2
 80116a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80116aa:	681b      	ldr	r3, [r3, #0]
 80116ac:	69ba      	ldr	r2, [r7, #24]
 80116ae:	0151      	lsls	r1, r2, #5
 80116b0:	69fa      	ldr	r2, [r7, #28]
 80116b2:	440a      	add	r2, r1
 80116b4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80116b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80116bc:	6013      	str	r3, [r2, #0]
 80116be:	e00f      	b.n	80116e0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80116c0:	69bb      	ldr	r3, [r7, #24]
 80116c2:	015a      	lsls	r2, r3, #5
 80116c4:	69fb      	ldr	r3, [r7, #28]
 80116c6:	4413      	add	r3, r2
 80116c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	69ba      	ldr	r2, [r7, #24]
 80116d0:	0151      	lsls	r1, r2, #5
 80116d2:	69fa      	ldr	r2, [r7, #28]
 80116d4:	440a      	add	r2, r1
 80116d6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80116da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80116de:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80116e0:	69bb      	ldr	r3, [r7, #24]
 80116e2:	015a      	lsls	r2, r3, #5
 80116e4:	69fb      	ldr	r3, [r7, #28]
 80116e6:	4413      	add	r3, r2
 80116e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80116ec:	681b      	ldr	r3, [r3, #0]
 80116ee:	69ba      	ldr	r2, [r7, #24]
 80116f0:	0151      	lsls	r1, r2, #5
 80116f2:	69fa      	ldr	r2, [r7, #28]
 80116f4:	440a      	add	r2, r1
 80116f6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80116fa:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80116fe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011700:	2300      	movs	r3, #0
}
 8011702:	4618      	mov	r0, r3
 8011704:	3720      	adds	r7, #32
 8011706:	46bd      	mov	sp, r7
 8011708:	bd80      	pop	{r7, pc}
 801170a:	bf00      	nop
 801170c:	1ff80000 	.word	0x1ff80000

08011710 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8011710:	b480      	push	{r7}
 8011712:	b087      	sub	sp, #28
 8011714:	af00      	add	r7, sp, #0
 8011716:	6078      	str	r0, [r7, #4]
 8011718:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801171a:	2300      	movs	r3, #0
 801171c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801171e:	2300      	movs	r3, #0
 8011720:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011722:	687b      	ldr	r3, [r7, #4]
 8011724:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8011726:	683b      	ldr	r3, [r7, #0]
 8011728:	785b      	ldrb	r3, [r3, #1]
 801172a:	2b01      	cmp	r3, #1
 801172c:	d14a      	bne.n	80117c4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801172e:	683b      	ldr	r3, [r7, #0]
 8011730:	781b      	ldrb	r3, [r3, #0]
 8011732:	015a      	lsls	r2, r3, #5
 8011734:	693b      	ldr	r3, [r7, #16]
 8011736:	4413      	add	r3, r2
 8011738:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801173c:	681b      	ldr	r3, [r3, #0]
 801173e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011742:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011746:	f040 8086 	bne.w	8011856 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801174a:	683b      	ldr	r3, [r7, #0]
 801174c:	781b      	ldrb	r3, [r3, #0]
 801174e:	015a      	lsls	r2, r3, #5
 8011750:	693b      	ldr	r3, [r7, #16]
 8011752:	4413      	add	r3, r2
 8011754:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011758:	681b      	ldr	r3, [r3, #0]
 801175a:	683a      	ldr	r2, [r7, #0]
 801175c:	7812      	ldrb	r2, [r2, #0]
 801175e:	0151      	lsls	r1, r2, #5
 8011760:	693a      	ldr	r2, [r7, #16]
 8011762:	440a      	add	r2, r1
 8011764:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011768:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801176c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801176e:	683b      	ldr	r3, [r7, #0]
 8011770:	781b      	ldrb	r3, [r3, #0]
 8011772:	015a      	lsls	r2, r3, #5
 8011774:	693b      	ldr	r3, [r7, #16]
 8011776:	4413      	add	r3, r2
 8011778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801177c:	681b      	ldr	r3, [r3, #0]
 801177e:	683a      	ldr	r2, [r7, #0]
 8011780:	7812      	ldrb	r2, [r2, #0]
 8011782:	0151      	lsls	r1, r2, #5
 8011784:	693a      	ldr	r2, [r7, #16]
 8011786:	440a      	add	r2, r1
 8011788:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801178c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011790:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8011792:	68fb      	ldr	r3, [r7, #12]
 8011794:	3301      	adds	r3, #1
 8011796:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8011798:	68fb      	ldr	r3, [r7, #12]
 801179a:	f242 7210 	movw	r2, #10000	@ 0x2710
 801179e:	4293      	cmp	r3, r2
 80117a0:	d902      	bls.n	80117a8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80117a2:	2301      	movs	r3, #1
 80117a4:	75fb      	strb	r3, [r7, #23]
          break;
 80117a6:	e056      	b.n	8011856 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80117a8:	683b      	ldr	r3, [r7, #0]
 80117aa:	781b      	ldrb	r3, [r3, #0]
 80117ac:	015a      	lsls	r2, r3, #5
 80117ae:	693b      	ldr	r3, [r7, #16]
 80117b0:	4413      	add	r3, r2
 80117b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80117b6:	681b      	ldr	r3, [r3, #0]
 80117b8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80117bc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80117c0:	d0e7      	beq.n	8011792 <USB_EPStopXfer+0x82>
 80117c2:	e048      	b.n	8011856 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80117c4:	683b      	ldr	r3, [r7, #0]
 80117c6:	781b      	ldrb	r3, [r3, #0]
 80117c8:	015a      	lsls	r2, r3, #5
 80117ca:	693b      	ldr	r3, [r7, #16]
 80117cc:	4413      	add	r3, r2
 80117ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117d2:	681b      	ldr	r3, [r3, #0]
 80117d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80117d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80117dc:	d13b      	bne.n	8011856 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80117de:	683b      	ldr	r3, [r7, #0]
 80117e0:	781b      	ldrb	r3, [r3, #0]
 80117e2:	015a      	lsls	r2, r3, #5
 80117e4:	693b      	ldr	r3, [r7, #16]
 80117e6:	4413      	add	r3, r2
 80117e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	683a      	ldr	r2, [r7, #0]
 80117f0:	7812      	ldrb	r2, [r2, #0]
 80117f2:	0151      	lsls	r1, r2, #5
 80117f4:	693a      	ldr	r2, [r7, #16]
 80117f6:	440a      	add	r2, r1
 80117f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80117fc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8011800:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8011802:	683b      	ldr	r3, [r7, #0]
 8011804:	781b      	ldrb	r3, [r3, #0]
 8011806:	015a      	lsls	r2, r3, #5
 8011808:	693b      	ldr	r3, [r7, #16]
 801180a:	4413      	add	r3, r2
 801180c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011810:	681b      	ldr	r3, [r3, #0]
 8011812:	683a      	ldr	r2, [r7, #0]
 8011814:	7812      	ldrb	r2, [r2, #0]
 8011816:	0151      	lsls	r1, r2, #5
 8011818:	693a      	ldr	r2, [r7, #16]
 801181a:	440a      	add	r2, r1
 801181c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011820:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011824:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	3301      	adds	r3, #1
 801182a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801182c:	68fb      	ldr	r3, [r7, #12]
 801182e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8011832:	4293      	cmp	r3, r2
 8011834:	d902      	bls.n	801183c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8011836:	2301      	movs	r3, #1
 8011838:	75fb      	strb	r3, [r7, #23]
          break;
 801183a:	e00c      	b.n	8011856 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801183c:	683b      	ldr	r3, [r7, #0]
 801183e:	781b      	ldrb	r3, [r3, #0]
 8011840:	015a      	lsls	r2, r3, #5
 8011842:	693b      	ldr	r3, [r7, #16]
 8011844:	4413      	add	r3, r2
 8011846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801184a:	681b      	ldr	r3, [r3, #0]
 801184c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011850:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011854:	d0e7      	beq.n	8011826 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8011856:	7dfb      	ldrb	r3, [r7, #23]
}
 8011858:	4618      	mov	r0, r3
 801185a:	371c      	adds	r7, #28
 801185c:	46bd      	mov	sp, r7
 801185e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011862:	4770      	bx	lr

08011864 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8011864:	b480      	push	{r7}
 8011866:	b089      	sub	sp, #36	@ 0x24
 8011868:	af00      	add	r7, sp, #0
 801186a:	60f8      	str	r0, [r7, #12]
 801186c:	60b9      	str	r1, [r7, #8]
 801186e:	4611      	mov	r1, r2
 8011870:	461a      	mov	r2, r3
 8011872:	460b      	mov	r3, r1
 8011874:	71fb      	strb	r3, [r7, #7]
 8011876:	4613      	mov	r3, r2
 8011878:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801187a:	68fb      	ldr	r3, [r7, #12]
 801187c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801187e:	68bb      	ldr	r3, [r7, #8]
 8011880:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8011882:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011886:	2b00      	cmp	r3, #0
 8011888:	d123      	bne.n	80118d2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801188a:	88bb      	ldrh	r3, [r7, #4]
 801188c:	3303      	adds	r3, #3
 801188e:	089b      	lsrs	r3, r3, #2
 8011890:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8011892:	2300      	movs	r3, #0
 8011894:	61bb      	str	r3, [r7, #24]
 8011896:	e018      	b.n	80118ca <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011898:	79fb      	ldrb	r3, [r7, #7]
 801189a:	031a      	lsls	r2, r3, #12
 801189c:	697b      	ldr	r3, [r7, #20]
 801189e:	4413      	add	r3, r2
 80118a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80118a4:	461a      	mov	r2, r3
 80118a6:	69fb      	ldr	r3, [r7, #28]
 80118a8:	681b      	ldr	r3, [r3, #0]
 80118aa:	6013      	str	r3, [r2, #0]
      pSrc++;
 80118ac:	69fb      	ldr	r3, [r7, #28]
 80118ae:	3301      	adds	r3, #1
 80118b0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80118b2:	69fb      	ldr	r3, [r7, #28]
 80118b4:	3301      	adds	r3, #1
 80118b6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80118b8:	69fb      	ldr	r3, [r7, #28]
 80118ba:	3301      	adds	r3, #1
 80118bc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80118be:	69fb      	ldr	r3, [r7, #28]
 80118c0:	3301      	adds	r3, #1
 80118c2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80118c4:	69bb      	ldr	r3, [r7, #24]
 80118c6:	3301      	adds	r3, #1
 80118c8:	61bb      	str	r3, [r7, #24]
 80118ca:	69ba      	ldr	r2, [r7, #24]
 80118cc:	693b      	ldr	r3, [r7, #16]
 80118ce:	429a      	cmp	r2, r3
 80118d0:	d3e2      	bcc.n	8011898 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80118d2:	2300      	movs	r3, #0
}
 80118d4:	4618      	mov	r0, r3
 80118d6:	3724      	adds	r7, #36	@ 0x24
 80118d8:	46bd      	mov	sp, r7
 80118da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118de:	4770      	bx	lr

080118e0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80118e0:	b480      	push	{r7}
 80118e2:	b08b      	sub	sp, #44	@ 0x2c
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	60f8      	str	r0, [r7, #12]
 80118e8:	60b9      	str	r1, [r7, #8]
 80118ea:	4613      	mov	r3, r2
 80118ec:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80118ee:	68fb      	ldr	r3, [r7, #12]
 80118f0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80118f2:	68bb      	ldr	r3, [r7, #8]
 80118f4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80118f6:	88fb      	ldrh	r3, [r7, #6]
 80118f8:	089b      	lsrs	r3, r3, #2
 80118fa:	b29b      	uxth	r3, r3
 80118fc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80118fe:	88fb      	ldrh	r3, [r7, #6]
 8011900:	f003 0303 	and.w	r3, r3, #3
 8011904:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8011906:	2300      	movs	r3, #0
 8011908:	623b      	str	r3, [r7, #32]
 801190a:	e014      	b.n	8011936 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801190c:	69bb      	ldr	r3, [r7, #24]
 801190e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011912:	681a      	ldr	r2, [r3, #0]
 8011914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011916:	601a      	str	r2, [r3, #0]
    pDest++;
 8011918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801191a:	3301      	adds	r3, #1
 801191c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801191e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011920:	3301      	adds	r3, #1
 8011922:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8011924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011926:	3301      	adds	r3, #1
 8011928:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801192a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801192c:	3301      	adds	r3, #1
 801192e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8011930:	6a3b      	ldr	r3, [r7, #32]
 8011932:	3301      	adds	r3, #1
 8011934:	623b      	str	r3, [r7, #32]
 8011936:	6a3a      	ldr	r2, [r7, #32]
 8011938:	697b      	ldr	r3, [r7, #20]
 801193a:	429a      	cmp	r2, r3
 801193c:	d3e6      	bcc.n	801190c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801193e:	8bfb      	ldrh	r3, [r7, #30]
 8011940:	2b00      	cmp	r3, #0
 8011942:	d01e      	beq.n	8011982 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8011944:	2300      	movs	r3, #0
 8011946:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8011948:	69bb      	ldr	r3, [r7, #24]
 801194a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801194e:	461a      	mov	r2, r3
 8011950:	f107 0310 	add.w	r3, r7, #16
 8011954:	6812      	ldr	r2, [r2, #0]
 8011956:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8011958:	693a      	ldr	r2, [r7, #16]
 801195a:	6a3b      	ldr	r3, [r7, #32]
 801195c:	b2db      	uxtb	r3, r3
 801195e:	00db      	lsls	r3, r3, #3
 8011960:	fa22 f303 	lsr.w	r3, r2, r3
 8011964:	b2da      	uxtb	r2, r3
 8011966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011968:	701a      	strb	r2, [r3, #0]
      i++;
 801196a:	6a3b      	ldr	r3, [r7, #32]
 801196c:	3301      	adds	r3, #1
 801196e:	623b      	str	r3, [r7, #32]
      pDest++;
 8011970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011972:	3301      	adds	r3, #1
 8011974:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8011976:	8bfb      	ldrh	r3, [r7, #30]
 8011978:	3b01      	subs	r3, #1
 801197a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801197c:	8bfb      	ldrh	r3, [r7, #30]
 801197e:	2b00      	cmp	r3, #0
 8011980:	d1ea      	bne.n	8011958 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8011982:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011984:	4618      	mov	r0, r3
 8011986:	372c      	adds	r7, #44	@ 0x2c
 8011988:	46bd      	mov	sp, r7
 801198a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801198e:	4770      	bx	lr

08011990 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011990:	b480      	push	{r7}
 8011992:	b085      	sub	sp, #20
 8011994:	af00      	add	r7, sp, #0
 8011996:	6078      	str	r0, [r7, #4]
 8011998:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801199a:	687b      	ldr	r3, [r7, #4]
 801199c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801199e:	683b      	ldr	r3, [r7, #0]
 80119a0:	781b      	ldrb	r3, [r3, #0]
 80119a2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80119a4:	683b      	ldr	r3, [r7, #0]
 80119a6:	785b      	ldrb	r3, [r3, #1]
 80119a8:	2b01      	cmp	r3, #1
 80119aa:	d12c      	bne.n	8011a06 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80119ac:	68bb      	ldr	r3, [r7, #8]
 80119ae:	015a      	lsls	r2, r3, #5
 80119b0:	68fb      	ldr	r3, [r7, #12]
 80119b2:	4413      	add	r3, r2
 80119b4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80119b8:	681b      	ldr	r3, [r3, #0]
 80119ba:	2b00      	cmp	r3, #0
 80119bc:	db12      	blt.n	80119e4 <USB_EPSetStall+0x54>
 80119be:	68bb      	ldr	r3, [r7, #8]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d00f      	beq.n	80119e4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80119c4:	68bb      	ldr	r3, [r7, #8]
 80119c6:	015a      	lsls	r2, r3, #5
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	4413      	add	r3, r2
 80119cc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80119d0:	681b      	ldr	r3, [r3, #0]
 80119d2:	68ba      	ldr	r2, [r7, #8]
 80119d4:	0151      	lsls	r1, r2, #5
 80119d6:	68fa      	ldr	r2, [r7, #12]
 80119d8:	440a      	add	r2, r1
 80119da:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80119de:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80119e2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80119e4:	68bb      	ldr	r3, [r7, #8]
 80119e6:	015a      	lsls	r2, r3, #5
 80119e8:	68fb      	ldr	r3, [r7, #12]
 80119ea:	4413      	add	r3, r2
 80119ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80119f0:	681b      	ldr	r3, [r3, #0]
 80119f2:	68ba      	ldr	r2, [r7, #8]
 80119f4:	0151      	lsls	r1, r2, #5
 80119f6:	68fa      	ldr	r2, [r7, #12]
 80119f8:	440a      	add	r2, r1
 80119fa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80119fe:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011a02:	6013      	str	r3, [r2, #0]
 8011a04:	e02b      	b.n	8011a5e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8011a06:	68bb      	ldr	r3, [r7, #8]
 8011a08:	015a      	lsls	r2, r3, #5
 8011a0a:	68fb      	ldr	r3, [r7, #12]
 8011a0c:	4413      	add	r3, r2
 8011a0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	2b00      	cmp	r3, #0
 8011a16:	db12      	blt.n	8011a3e <USB_EPSetStall+0xae>
 8011a18:	68bb      	ldr	r3, [r7, #8]
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d00f      	beq.n	8011a3e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8011a1e:	68bb      	ldr	r3, [r7, #8]
 8011a20:	015a      	lsls	r2, r3, #5
 8011a22:	68fb      	ldr	r3, [r7, #12]
 8011a24:	4413      	add	r3, r2
 8011a26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	68ba      	ldr	r2, [r7, #8]
 8011a2e:	0151      	lsls	r1, r2, #5
 8011a30:	68fa      	ldr	r2, [r7, #12]
 8011a32:	440a      	add	r2, r1
 8011a34:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011a38:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8011a3c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8011a3e:	68bb      	ldr	r3, [r7, #8]
 8011a40:	015a      	lsls	r2, r3, #5
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	4413      	add	r3, r2
 8011a46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011a4a:	681b      	ldr	r3, [r3, #0]
 8011a4c:	68ba      	ldr	r2, [r7, #8]
 8011a4e:	0151      	lsls	r1, r2, #5
 8011a50:	68fa      	ldr	r2, [r7, #12]
 8011a52:	440a      	add	r2, r1
 8011a54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011a58:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8011a5c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011a5e:	2300      	movs	r3, #0
}
 8011a60:	4618      	mov	r0, r3
 8011a62:	3714      	adds	r7, #20
 8011a64:	46bd      	mov	sp, r7
 8011a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a6a:	4770      	bx	lr

08011a6c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8011a6c:	b480      	push	{r7}
 8011a6e:	b085      	sub	sp, #20
 8011a70:	af00      	add	r7, sp, #0
 8011a72:	6078      	str	r0, [r7, #4]
 8011a74:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a76:	687b      	ldr	r3, [r7, #4]
 8011a78:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8011a7a:	683b      	ldr	r3, [r7, #0]
 8011a7c:	781b      	ldrb	r3, [r3, #0]
 8011a7e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8011a80:	683b      	ldr	r3, [r7, #0]
 8011a82:	785b      	ldrb	r3, [r3, #1]
 8011a84:	2b01      	cmp	r3, #1
 8011a86:	d128      	bne.n	8011ada <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8011a88:	68bb      	ldr	r3, [r7, #8]
 8011a8a:	015a      	lsls	r2, r3, #5
 8011a8c:	68fb      	ldr	r3, [r7, #12]
 8011a8e:	4413      	add	r3, r2
 8011a90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	68ba      	ldr	r2, [r7, #8]
 8011a98:	0151      	lsls	r1, r2, #5
 8011a9a:	68fa      	ldr	r2, [r7, #12]
 8011a9c:	440a      	add	r2, r1
 8011a9e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011aa2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011aa6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011aa8:	683b      	ldr	r3, [r7, #0]
 8011aaa:	791b      	ldrb	r3, [r3, #4]
 8011aac:	2b03      	cmp	r3, #3
 8011aae:	d003      	beq.n	8011ab8 <USB_EPClearStall+0x4c>
 8011ab0:	683b      	ldr	r3, [r7, #0]
 8011ab2:	791b      	ldrb	r3, [r3, #4]
 8011ab4:	2b02      	cmp	r3, #2
 8011ab6:	d138      	bne.n	8011b2a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8011ab8:	68bb      	ldr	r3, [r7, #8]
 8011aba:	015a      	lsls	r2, r3, #5
 8011abc:	68fb      	ldr	r3, [r7, #12]
 8011abe:	4413      	add	r3, r2
 8011ac0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	68ba      	ldr	r2, [r7, #8]
 8011ac8:	0151      	lsls	r1, r2, #5
 8011aca:	68fa      	ldr	r2, [r7, #12]
 8011acc:	440a      	add	r2, r1
 8011ace:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011ad2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011ad6:	6013      	str	r3, [r2, #0]
 8011ad8:	e027      	b.n	8011b2a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8011ada:	68bb      	ldr	r3, [r7, #8]
 8011adc:	015a      	lsls	r2, r3, #5
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	4413      	add	r3, r2
 8011ae2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ae6:	681b      	ldr	r3, [r3, #0]
 8011ae8:	68ba      	ldr	r2, [r7, #8]
 8011aea:	0151      	lsls	r1, r2, #5
 8011aec:	68fa      	ldr	r2, [r7, #12]
 8011aee:	440a      	add	r2, r1
 8011af0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011af4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8011af8:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8011afa:	683b      	ldr	r3, [r7, #0]
 8011afc:	791b      	ldrb	r3, [r3, #4]
 8011afe:	2b03      	cmp	r3, #3
 8011b00:	d003      	beq.n	8011b0a <USB_EPClearStall+0x9e>
 8011b02:	683b      	ldr	r3, [r7, #0]
 8011b04:	791b      	ldrb	r3, [r3, #4]
 8011b06:	2b02      	cmp	r3, #2
 8011b08:	d10f      	bne.n	8011b2a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8011b0a:	68bb      	ldr	r3, [r7, #8]
 8011b0c:	015a      	lsls	r2, r3, #5
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	4413      	add	r3, r2
 8011b12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011b16:	681b      	ldr	r3, [r3, #0]
 8011b18:	68ba      	ldr	r2, [r7, #8]
 8011b1a:	0151      	lsls	r1, r2, #5
 8011b1c:	68fa      	ldr	r2, [r7, #12]
 8011b1e:	440a      	add	r2, r1
 8011b20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011b24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8011b28:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8011b2a:	2300      	movs	r3, #0
}
 8011b2c:	4618      	mov	r0, r3
 8011b2e:	3714      	adds	r7, #20
 8011b30:	46bd      	mov	sp, r7
 8011b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b36:	4770      	bx	lr

08011b38 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8011b38:	b480      	push	{r7}
 8011b3a:	b085      	sub	sp, #20
 8011b3c:	af00      	add	r7, sp, #0
 8011b3e:	6078      	str	r0, [r7, #4]
 8011b40:	460b      	mov	r3, r1
 8011b42:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8011b48:	68fb      	ldr	r3, [r7, #12]
 8011b4a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	68fa      	ldr	r2, [r7, #12]
 8011b52:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011b56:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8011b5a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8011b5c:	68fb      	ldr	r3, [r7, #12]
 8011b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011b62:	681a      	ldr	r2, [r3, #0]
 8011b64:	78fb      	ldrb	r3, [r7, #3]
 8011b66:	011b      	lsls	r3, r3, #4
 8011b68:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8011b6c:	68f9      	ldr	r1, [r7, #12]
 8011b6e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8011b72:	4313      	orrs	r3, r2
 8011b74:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8011b76:	2300      	movs	r3, #0
}
 8011b78:	4618      	mov	r0, r3
 8011b7a:	3714      	adds	r7, #20
 8011b7c:	46bd      	mov	sp, r7
 8011b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b82:	4770      	bx	lr

08011b84 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011b84:	b480      	push	{r7}
 8011b86:	b085      	sub	sp, #20
 8011b88:	af00      	add	r7, sp, #0
 8011b8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b8c:	687b      	ldr	r3, [r7, #4]
 8011b8e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8011b90:	68fb      	ldr	r3, [r7, #12]
 8011b92:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011b96:	681b      	ldr	r3, [r3, #0]
 8011b98:	68fa      	ldr	r2, [r7, #12]
 8011b9a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011b9e:	f023 0303 	bic.w	r3, r3, #3
 8011ba2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8011ba4:	68fb      	ldr	r3, [r7, #12]
 8011ba6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011baa:	685b      	ldr	r3, [r3, #4]
 8011bac:	68fa      	ldr	r2, [r7, #12]
 8011bae:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011bb2:	f023 0302 	bic.w	r3, r3, #2
 8011bb6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011bb8:	2300      	movs	r3, #0
}
 8011bba:	4618      	mov	r0, r3
 8011bbc:	3714      	adds	r7, #20
 8011bbe:	46bd      	mov	sp, r7
 8011bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bc4:	4770      	bx	lr

08011bc6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8011bc6:	b480      	push	{r7}
 8011bc8:	b085      	sub	sp, #20
 8011bca:	af00      	add	r7, sp, #0
 8011bcc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011bce:	687b      	ldr	r3, [r7, #4]
 8011bd0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8011bd2:	68fb      	ldr	r3, [r7, #12]
 8011bd4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011bd8:	681b      	ldr	r3, [r3, #0]
 8011bda:	68fa      	ldr	r2, [r7, #12]
 8011bdc:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8011be0:	f023 0303 	bic.w	r3, r3, #3
 8011be4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8011be6:	68fb      	ldr	r3, [r7, #12]
 8011be8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011bec:	685b      	ldr	r3, [r3, #4]
 8011bee:	68fa      	ldr	r2, [r7, #12]
 8011bf0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011bf4:	f043 0302 	orr.w	r3, r3, #2
 8011bf8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011bfa:	2300      	movs	r3, #0
}
 8011bfc:	4618      	mov	r0, r3
 8011bfe:	3714      	adds	r7, #20
 8011c00:	46bd      	mov	sp, r7
 8011c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c06:	4770      	bx	lr

08011c08 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8011c08:	b480      	push	{r7}
 8011c0a:	b085      	sub	sp, #20
 8011c0c:	af00      	add	r7, sp, #0
 8011c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011c10:	687b      	ldr	r3, [r7, #4]
 8011c12:	695b      	ldr	r3, [r3, #20]
 8011c14:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8011c16:	687b      	ldr	r3, [r7, #4]
 8011c18:	699b      	ldr	r3, [r3, #24]
 8011c1a:	68fa      	ldr	r2, [r7, #12]
 8011c1c:	4013      	ands	r3, r2
 8011c1e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8011c20:	68fb      	ldr	r3, [r7, #12]
}
 8011c22:	4618      	mov	r0, r3
 8011c24:	3714      	adds	r7, #20
 8011c26:	46bd      	mov	sp, r7
 8011c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c2c:	4770      	bx	lr

08011c2e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8011c2e:	b480      	push	{r7}
 8011c30:	b085      	sub	sp, #20
 8011c32:	af00      	add	r7, sp, #0
 8011c34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011c36:	687b      	ldr	r3, [r7, #4]
 8011c38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8011c3a:	68fb      	ldr	r3, [r7, #12]
 8011c3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011c40:	699b      	ldr	r3, [r3, #24]
 8011c42:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011c44:	68fb      	ldr	r3, [r7, #12]
 8011c46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011c4a:	69db      	ldr	r3, [r3, #28]
 8011c4c:	68ba      	ldr	r2, [r7, #8]
 8011c4e:	4013      	ands	r3, r2
 8011c50:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8011c52:	68bb      	ldr	r3, [r7, #8]
 8011c54:	0c1b      	lsrs	r3, r3, #16
}
 8011c56:	4618      	mov	r0, r3
 8011c58:	3714      	adds	r7, #20
 8011c5a:	46bd      	mov	sp, r7
 8011c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c60:	4770      	bx	lr

08011c62 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8011c62:	b480      	push	{r7}
 8011c64:	b085      	sub	sp, #20
 8011c66:	af00      	add	r7, sp, #0
 8011c68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011c6a:	687b      	ldr	r3, [r7, #4]
 8011c6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8011c6e:	68fb      	ldr	r3, [r7, #12]
 8011c70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011c74:	699b      	ldr	r3, [r3, #24]
 8011c76:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8011c78:	68fb      	ldr	r3, [r7, #12]
 8011c7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011c7e:	69db      	ldr	r3, [r3, #28]
 8011c80:	68ba      	ldr	r2, [r7, #8]
 8011c82:	4013      	ands	r3, r2
 8011c84:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8011c86:	68bb      	ldr	r3, [r7, #8]
 8011c88:	b29b      	uxth	r3, r3
}
 8011c8a:	4618      	mov	r0, r3
 8011c8c:	3714      	adds	r7, #20
 8011c8e:	46bd      	mov	sp, r7
 8011c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c94:	4770      	bx	lr

08011c96 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8011c96:	b480      	push	{r7}
 8011c98:	b085      	sub	sp, #20
 8011c9a:	af00      	add	r7, sp, #0
 8011c9c:	6078      	str	r0, [r7, #4]
 8011c9e:	460b      	mov	r3, r1
 8011ca0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8011ca6:	78fb      	ldrb	r3, [r7, #3]
 8011ca8:	015a      	lsls	r2, r3, #5
 8011caa:	68fb      	ldr	r3, [r7, #12]
 8011cac:	4413      	add	r3, r2
 8011cae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011cb2:	689b      	ldr	r3, [r3, #8]
 8011cb4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8011cb6:	68fb      	ldr	r3, [r7, #12]
 8011cb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011cbc:	695b      	ldr	r3, [r3, #20]
 8011cbe:	68ba      	ldr	r2, [r7, #8]
 8011cc0:	4013      	ands	r3, r2
 8011cc2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011cc4:	68bb      	ldr	r3, [r7, #8]
}
 8011cc6:	4618      	mov	r0, r3
 8011cc8:	3714      	adds	r7, #20
 8011cca:	46bd      	mov	sp, r7
 8011ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011cd0:	4770      	bx	lr

08011cd2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8011cd2:	b480      	push	{r7}
 8011cd4:	b087      	sub	sp, #28
 8011cd6:	af00      	add	r7, sp, #0
 8011cd8:	6078      	str	r0, [r7, #4]
 8011cda:	460b      	mov	r3, r1
 8011cdc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011cde:	687b      	ldr	r3, [r7, #4]
 8011ce0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8011ce2:	697b      	ldr	r3, [r7, #20]
 8011ce4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011ce8:	691b      	ldr	r3, [r3, #16]
 8011cea:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8011cec:	697b      	ldr	r3, [r7, #20]
 8011cee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011cf2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cf4:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8011cf6:	78fb      	ldrb	r3, [r7, #3]
 8011cf8:	f003 030f 	and.w	r3, r3, #15
 8011cfc:	68fa      	ldr	r2, [r7, #12]
 8011cfe:	fa22 f303 	lsr.w	r3, r2, r3
 8011d02:	01db      	lsls	r3, r3, #7
 8011d04:	b2db      	uxtb	r3, r3
 8011d06:	693a      	ldr	r2, [r7, #16]
 8011d08:	4313      	orrs	r3, r2
 8011d0a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8011d0c:	78fb      	ldrb	r3, [r7, #3]
 8011d0e:	015a      	lsls	r2, r3, #5
 8011d10:	697b      	ldr	r3, [r7, #20]
 8011d12:	4413      	add	r3, r2
 8011d14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d18:	689b      	ldr	r3, [r3, #8]
 8011d1a:	693a      	ldr	r2, [r7, #16]
 8011d1c:	4013      	ands	r3, r2
 8011d1e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011d20:	68bb      	ldr	r3, [r7, #8]
}
 8011d22:	4618      	mov	r0, r3
 8011d24:	371c      	adds	r7, #28
 8011d26:	46bd      	mov	sp, r7
 8011d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d2c:	4770      	bx	lr

08011d2e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011d2e:	b480      	push	{r7}
 8011d30:	b083      	sub	sp, #12
 8011d32:	af00      	add	r7, sp, #0
 8011d34:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8011d36:	687b      	ldr	r3, [r7, #4]
 8011d38:	695b      	ldr	r3, [r3, #20]
 8011d3a:	f003 0301 	and.w	r3, r3, #1
}
 8011d3e:	4618      	mov	r0, r3
 8011d40:	370c      	adds	r7, #12
 8011d42:	46bd      	mov	sp, r7
 8011d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d48:	4770      	bx	lr

08011d4a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8011d4a:	b480      	push	{r7}
 8011d4c:	b085      	sub	sp, #20
 8011d4e:	af00      	add	r7, sp, #0
 8011d50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8011d5c:	681b      	ldr	r3, [r3, #0]
 8011d5e:	68fa      	ldr	r2, [r7, #12]
 8011d60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8011d64:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8011d68:	f023 0307 	bic.w	r3, r3, #7
 8011d6c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8011d74:	685b      	ldr	r3, [r3, #4]
 8011d76:	68fa      	ldr	r2, [r7, #12]
 8011d78:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8011d7c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011d80:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8011d82:	2300      	movs	r3, #0
}
 8011d84:	4618      	mov	r0, r3
 8011d86:	3714      	adds	r7, #20
 8011d88:	46bd      	mov	sp, r7
 8011d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d8e:	4770      	bx	lr

08011d90 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8011d90:	b480      	push	{r7}
 8011d92:	b087      	sub	sp, #28
 8011d94:	af00      	add	r7, sp, #0
 8011d96:	60f8      	str	r0, [r7, #12]
 8011d98:	460b      	mov	r3, r1
 8011d9a:	607a      	str	r2, [r7, #4]
 8011d9c:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8011da2:	68fb      	ldr	r3, [r7, #12]
 8011da4:	333c      	adds	r3, #60	@ 0x3c
 8011da6:	3304      	adds	r3, #4
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8011dac:	693b      	ldr	r3, [r7, #16]
 8011dae:	4a26      	ldr	r2, [pc, #152]	@ (8011e48 <USB_EP0_OutStart+0xb8>)
 8011db0:	4293      	cmp	r3, r2
 8011db2:	d90a      	bls.n	8011dca <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8011db4:	697b      	ldr	r3, [r7, #20]
 8011db6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011dba:	681b      	ldr	r3, [r3, #0]
 8011dbc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8011dc0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8011dc4:	d101      	bne.n	8011dca <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8011dc6:	2300      	movs	r3, #0
 8011dc8:	e037      	b.n	8011e3a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8011dca:	697b      	ldr	r3, [r7, #20]
 8011dcc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011dd0:	461a      	mov	r2, r3
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8011dd6:	697b      	ldr	r3, [r7, #20]
 8011dd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011ddc:	691b      	ldr	r3, [r3, #16]
 8011dde:	697a      	ldr	r2, [r7, #20]
 8011de0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011de4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8011de8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8011dea:	697b      	ldr	r3, [r7, #20]
 8011dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011df0:	691b      	ldr	r3, [r3, #16]
 8011df2:	697a      	ldr	r2, [r7, #20]
 8011df4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011df8:	f043 0318 	orr.w	r3, r3, #24
 8011dfc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8011dfe:	697b      	ldr	r3, [r7, #20]
 8011e00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011e04:	691b      	ldr	r3, [r3, #16]
 8011e06:	697a      	ldr	r2, [r7, #20]
 8011e08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011e0c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8011e10:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8011e12:	7afb      	ldrb	r3, [r7, #11]
 8011e14:	2b01      	cmp	r3, #1
 8011e16:	d10f      	bne.n	8011e38 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8011e18:	697b      	ldr	r3, [r7, #20]
 8011e1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011e1e:	461a      	mov	r2, r3
 8011e20:	687b      	ldr	r3, [r7, #4]
 8011e22:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8011e24:	697b      	ldr	r3, [r7, #20]
 8011e26:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8011e2a:	681b      	ldr	r3, [r3, #0]
 8011e2c:	697a      	ldr	r2, [r7, #20]
 8011e2e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8011e32:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 8011e36:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8011e38:	2300      	movs	r3, #0
}
 8011e3a:	4618      	mov	r0, r3
 8011e3c:	371c      	adds	r7, #28
 8011e3e:	46bd      	mov	sp, r7
 8011e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e44:	4770      	bx	lr
 8011e46:	bf00      	nop
 8011e48:	4f54300a 	.word	0x4f54300a

08011e4c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011e4c:	b480      	push	{r7}
 8011e4e:	b085      	sub	sp, #20
 8011e50:	af00      	add	r7, sp, #0
 8011e52:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011e54:	2300      	movs	r3, #0
 8011e56:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	3301      	adds	r3, #1
 8011e5c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011e5e:	68fb      	ldr	r3, [r7, #12]
 8011e60:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011e64:	d901      	bls.n	8011e6a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8011e66:	2303      	movs	r3, #3
 8011e68:	e01b      	b.n	8011ea2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	691b      	ldr	r3, [r3, #16]
 8011e6e:	2b00      	cmp	r3, #0
 8011e70:	daf2      	bge.n	8011e58 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8011e72:	2300      	movs	r3, #0
 8011e74:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8011e76:	687b      	ldr	r3, [r7, #4]
 8011e78:	691b      	ldr	r3, [r3, #16]
 8011e7a:	f043 0201 	orr.w	r2, r3, #1
 8011e7e:	687b      	ldr	r3, [r7, #4]
 8011e80:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011e82:	68fb      	ldr	r3, [r7, #12]
 8011e84:	3301      	adds	r3, #1
 8011e86:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011e88:	68fb      	ldr	r3, [r7, #12]
 8011e8a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011e8e:	d901      	bls.n	8011e94 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8011e90:	2303      	movs	r3, #3
 8011e92:	e006      	b.n	8011ea2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8011e94:	687b      	ldr	r3, [r7, #4]
 8011e96:	691b      	ldr	r3, [r3, #16]
 8011e98:	f003 0301 	and.w	r3, r3, #1
 8011e9c:	2b01      	cmp	r3, #1
 8011e9e:	d0f0      	beq.n	8011e82 <USB_CoreReset+0x36>

  return HAL_OK;
 8011ea0:	2300      	movs	r3, #0
}
 8011ea2:	4618      	mov	r0, r3
 8011ea4:	3714      	adds	r7, #20
 8011ea6:	46bd      	mov	sp, r7
 8011ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eac:	4770      	bx	lr
	...

08011eb0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8011eb0:	b580      	push	{r7, lr}
 8011eb2:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8011eb4:	4904      	ldr	r1, [pc, #16]	@ (8011ec8 <MX_FATFS_Init+0x18>)
 8011eb6:	4805      	ldr	r0, [pc, #20]	@ (8011ecc <MX_FATFS_Init+0x1c>)
 8011eb8:	f005 f80a 	bl	8016ed0 <FATFS_LinkDriver>
 8011ebc:	4603      	mov	r3, r0
 8011ebe:	461a      	mov	r2, r3
 8011ec0:	4b03      	ldr	r3, [pc, #12]	@ (8011ed0 <MX_FATFS_Init+0x20>)
 8011ec2:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8011ec4:	bf00      	nop
 8011ec6:	bd80      	pop	{r7, pc}
 8011ec8:	20007428 	.word	0x20007428
 8011ecc:	200001b8 	.word	0x200001b8
 8011ed0:	20007424 	.word	0x20007424

08011ed4 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8011ed4:	b480      	push	{r7}
 8011ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8011ed8:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 8011eda:	4618      	mov	r0, r3
 8011edc:	46bd      	mov	sp, r7
 8011ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ee2:	4770      	bx	lr

08011ee4 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	b082      	sub	sp, #8
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	4603      	mov	r3, r0
 8011eec:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return SD_disk_initialize(pdrv);
 8011eee:	79fb      	ldrb	r3, [r7, #7]
 8011ef0:	4618      	mov	r0, r3
 8011ef2:	f7ef fb63 	bl	80015bc <SD_disk_initialize>
 8011ef6:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8011ef8:	4618      	mov	r0, r3
 8011efa:	3708      	adds	r7, #8
 8011efc:	46bd      	mov	sp, r7
 8011efe:	bd80      	pop	{r7, pc}

08011f00 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8011f00:	b580      	push	{r7, lr}
 8011f02:	b082      	sub	sp, #8
 8011f04:	af00      	add	r7, sp, #0
 8011f06:	4603      	mov	r3, r0
 8011f08:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return SD_disk_status(pdrv);
 8011f0a:	79fb      	ldrb	r3, [r7, #7]
 8011f0c:	4618      	mov	r0, r3
 8011f0e:	f7ef fc3b 	bl	8001788 <SD_disk_status>
 8011f12:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8011f14:	4618      	mov	r0, r3
 8011f16:	3708      	adds	r7, #8
 8011f18:	46bd      	mov	sp, r7
 8011f1a:	bd80      	pop	{r7, pc}

08011f1c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8011f1c:	b580      	push	{r7, lr}
 8011f1e:	b084      	sub	sp, #16
 8011f20:	af00      	add	r7, sp, #0
 8011f22:	60b9      	str	r1, [r7, #8]
 8011f24:	607a      	str	r2, [r7, #4]
 8011f26:	603b      	str	r3, [r7, #0]
 8011f28:	4603      	mov	r3, r0
 8011f2a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return SD_disk_read(pdrv, buff, sector, count);
 8011f2c:	7bf8      	ldrb	r0, [r7, #15]
 8011f2e:	683b      	ldr	r3, [r7, #0]
 8011f30:	687a      	ldr	r2, [r7, #4]
 8011f32:	68b9      	ldr	r1, [r7, #8]
 8011f34:	f7ef fc3e 	bl	80017b4 <SD_disk_read>
 8011f38:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 8011f3a:	4618      	mov	r0, r3
 8011f3c:	3710      	adds	r7, #16
 8011f3e:	46bd      	mov	sp, r7
 8011f40:	bd80      	pop	{r7, pc}

08011f42 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8011f42:	b580      	push	{r7, lr}
 8011f44:	b084      	sub	sp, #16
 8011f46:	af00      	add	r7, sp, #0
 8011f48:	60b9      	str	r1, [r7, #8]
 8011f4a:	607a      	str	r2, [r7, #4]
 8011f4c:	603b      	str	r3, [r7, #0]
 8011f4e:	4603      	mov	r3, r0
 8011f50:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return SD_disk_write(pdrv, buff, sector, count);
 8011f52:	7bf8      	ldrb	r0, [r7, #15]
 8011f54:	683b      	ldr	r3, [r7, #0]
 8011f56:	687a      	ldr	r2, [r7, #4]
 8011f58:	68b9      	ldr	r1, [r7, #8]
 8011f5a:	f7ef fc95 	bl	8001888 <SD_disk_write>
 8011f5e:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 8011f60:	4618      	mov	r0, r3
 8011f62:	3710      	adds	r7, #16
 8011f64:	46bd      	mov	sp, r7
 8011f66:	bd80      	pop	{r7, pc}

08011f68 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8011f68:	b580      	push	{r7, lr}
 8011f6a:	b082      	sub	sp, #8
 8011f6c:	af00      	add	r7, sp, #0
 8011f6e:	4603      	mov	r3, r0
 8011f70:	603a      	str	r2, [r7, #0]
 8011f72:	71fb      	strb	r3, [r7, #7]
 8011f74:	460b      	mov	r3, r1
 8011f76:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return SD_disk_ioctl(pdrv, cmd, buff);
 8011f78:	79b9      	ldrb	r1, [r7, #6]
 8011f7a:	79fb      	ldrb	r3, [r7, #7]
 8011f7c:	683a      	ldr	r2, [r7, #0]
 8011f7e:	4618      	mov	r0, r3
 8011f80:	f7ef fd06 	bl	8001990 <SD_disk_ioctl>
 8011f84:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 8011f86:	4618      	mov	r0, r3
 8011f88:	3708      	adds	r7, #8
 8011f8a:	46bd      	mov	sp, r7
 8011f8c:	bd80      	pop	{r7, pc}
	...

08011f90 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8011f90:	b580      	push	{r7, lr}
 8011f92:	b084      	sub	sp, #16
 8011f94:	af00      	add	r7, sp, #0
 8011f96:	6078      	str	r0, [r7, #4]
 8011f98:	460b      	mov	r3, r1
 8011f9a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8011f9c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8011fa0:	f005 fd1c 	bl	80179dc <USBD_static_malloc>
 8011fa4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8011fa6:	68fb      	ldr	r3, [r7, #12]
 8011fa8:	2b00      	cmp	r3, #0
 8011faa:	d109      	bne.n	8011fc0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	32b0      	adds	r2, #176	@ 0xb0
 8011fb6:	2100      	movs	r1, #0
 8011fb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8011fbc:	2302      	movs	r3, #2
 8011fbe:	e0d4      	b.n	801216a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8011fc0:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8011fc4:	2100      	movs	r1, #0
 8011fc6:	68f8      	ldr	r0, [r7, #12]
 8011fc8:	f007 faa9 	bl	801951e <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8011fcc:	687b      	ldr	r3, [r7, #4]
 8011fce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	32b0      	adds	r2, #176	@ 0xb0
 8011fd6:	68f9      	ldr	r1, [r7, #12]
 8011fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8011fdc:	687b      	ldr	r3, [r7, #4]
 8011fde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	32b0      	adds	r2, #176	@ 0xb0
 8011fe6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8011fea:	687b      	ldr	r3, [r7, #4]
 8011fec:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	7c1b      	ldrb	r3, [r3, #16]
 8011ff4:	2b00      	cmp	r3, #0
 8011ff6:	d138      	bne.n	801206a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8011ff8:	4b5e      	ldr	r3, [pc, #376]	@ (8012174 <USBD_CDC_Init+0x1e4>)
 8011ffa:	7819      	ldrb	r1, [r3, #0]
 8011ffc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012000:	2202      	movs	r2, #2
 8012002:	6878      	ldr	r0, [r7, #4]
 8012004:	f005 fbc7 	bl	8017796 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8012008:	4b5a      	ldr	r3, [pc, #360]	@ (8012174 <USBD_CDC_Init+0x1e4>)
 801200a:	781b      	ldrb	r3, [r3, #0]
 801200c:	f003 020f 	and.w	r2, r3, #15
 8012010:	6879      	ldr	r1, [r7, #4]
 8012012:	4613      	mov	r3, r2
 8012014:	009b      	lsls	r3, r3, #2
 8012016:	4413      	add	r3, r2
 8012018:	009b      	lsls	r3, r3, #2
 801201a:	440b      	add	r3, r1
 801201c:	3324      	adds	r3, #36	@ 0x24
 801201e:	2201      	movs	r2, #1
 8012020:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8012022:	4b55      	ldr	r3, [pc, #340]	@ (8012178 <USBD_CDC_Init+0x1e8>)
 8012024:	7819      	ldrb	r1, [r3, #0]
 8012026:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801202a:	2202      	movs	r2, #2
 801202c:	6878      	ldr	r0, [r7, #4]
 801202e:	f005 fbb2 	bl	8017796 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8012032:	4b51      	ldr	r3, [pc, #324]	@ (8012178 <USBD_CDC_Init+0x1e8>)
 8012034:	781b      	ldrb	r3, [r3, #0]
 8012036:	f003 020f 	and.w	r2, r3, #15
 801203a:	6879      	ldr	r1, [r7, #4]
 801203c:	4613      	mov	r3, r2
 801203e:	009b      	lsls	r3, r3, #2
 8012040:	4413      	add	r3, r2
 8012042:	009b      	lsls	r3, r3, #2
 8012044:	440b      	add	r3, r1
 8012046:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801204a:	2201      	movs	r2, #1
 801204c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801204e:	4b4b      	ldr	r3, [pc, #300]	@ (801217c <USBD_CDC_Init+0x1ec>)
 8012050:	781b      	ldrb	r3, [r3, #0]
 8012052:	f003 020f 	and.w	r2, r3, #15
 8012056:	6879      	ldr	r1, [r7, #4]
 8012058:	4613      	mov	r3, r2
 801205a:	009b      	lsls	r3, r3, #2
 801205c:	4413      	add	r3, r2
 801205e:	009b      	lsls	r3, r3, #2
 8012060:	440b      	add	r3, r1
 8012062:	3326      	adds	r3, #38	@ 0x26
 8012064:	2210      	movs	r2, #16
 8012066:	801a      	strh	r2, [r3, #0]
 8012068:	e035      	b.n	80120d6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801206a:	4b42      	ldr	r3, [pc, #264]	@ (8012174 <USBD_CDC_Init+0x1e4>)
 801206c:	7819      	ldrb	r1, [r3, #0]
 801206e:	2340      	movs	r3, #64	@ 0x40
 8012070:	2202      	movs	r2, #2
 8012072:	6878      	ldr	r0, [r7, #4]
 8012074:	f005 fb8f 	bl	8017796 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8012078:	4b3e      	ldr	r3, [pc, #248]	@ (8012174 <USBD_CDC_Init+0x1e4>)
 801207a:	781b      	ldrb	r3, [r3, #0]
 801207c:	f003 020f 	and.w	r2, r3, #15
 8012080:	6879      	ldr	r1, [r7, #4]
 8012082:	4613      	mov	r3, r2
 8012084:	009b      	lsls	r3, r3, #2
 8012086:	4413      	add	r3, r2
 8012088:	009b      	lsls	r3, r3, #2
 801208a:	440b      	add	r3, r1
 801208c:	3324      	adds	r3, #36	@ 0x24
 801208e:	2201      	movs	r2, #1
 8012090:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8012092:	4b39      	ldr	r3, [pc, #228]	@ (8012178 <USBD_CDC_Init+0x1e8>)
 8012094:	7819      	ldrb	r1, [r3, #0]
 8012096:	2340      	movs	r3, #64	@ 0x40
 8012098:	2202      	movs	r2, #2
 801209a:	6878      	ldr	r0, [r7, #4]
 801209c:	f005 fb7b 	bl	8017796 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80120a0:	4b35      	ldr	r3, [pc, #212]	@ (8012178 <USBD_CDC_Init+0x1e8>)
 80120a2:	781b      	ldrb	r3, [r3, #0]
 80120a4:	f003 020f 	and.w	r2, r3, #15
 80120a8:	6879      	ldr	r1, [r7, #4]
 80120aa:	4613      	mov	r3, r2
 80120ac:	009b      	lsls	r3, r3, #2
 80120ae:	4413      	add	r3, r2
 80120b0:	009b      	lsls	r3, r3, #2
 80120b2:	440b      	add	r3, r1
 80120b4:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80120b8:	2201      	movs	r2, #1
 80120ba:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80120bc:	4b2f      	ldr	r3, [pc, #188]	@ (801217c <USBD_CDC_Init+0x1ec>)
 80120be:	781b      	ldrb	r3, [r3, #0]
 80120c0:	f003 020f 	and.w	r2, r3, #15
 80120c4:	6879      	ldr	r1, [r7, #4]
 80120c6:	4613      	mov	r3, r2
 80120c8:	009b      	lsls	r3, r3, #2
 80120ca:	4413      	add	r3, r2
 80120cc:	009b      	lsls	r3, r3, #2
 80120ce:	440b      	add	r3, r1
 80120d0:	3326      	adds	r3, #38	@ 0x26
 80120d2:	2210      	movs	r2, #16
 80120d4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80120d6:	4b29      	ldr	r3, [pc, #164]	@ (801217c <USBD_CDC_Init+0x1ec>)
 80120d8:	7819      	ldrb	r1, [r3, #0]
 80120da:	2308      	movs	r3, #8
 80120dc:	2203      	movs	r2, #3
 80120de:	6878      	ldr	r0, [r7, #4]
 80120e0:	f005 fb59 	bl	8017796 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80120e4:	4b25      	ldr	r3, [pc, #148]	@ (801217c <USBD_CDC_Init+0x1ec>)
 80120e6:	781b      	ldrb	r3, [r3, #0]
 80120e8:	f003 020f 	and.w	r2, r3, #15
 80120ec:	6879      	ldr	r1, [r7, #4]
 80120ee:	4613      	mov	r3, r2
 80120f0:	009b      	lsls	r3, r3, #2
 80120f2:	4413      	add	r3, r2
 80120f4:	009b      	lsls	r3, r3, #2
 80120f6:	440b      	add	r3, r1
 80120f8:	3324      	adds	r3, #36	@ 0x24
 80120fa:	2201      	movs	r2, #1
 80120fc:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80120fe:	68fb      	ldr	r3, [r7, #12]
 8012100:	2200      	movs	r2, #0
 8012102:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8012106:	687b      	ldr	r3, [r7, #4]
 8012108:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801210c:	687a      	ldr	r2, [r7, #4]
 801210e:	33b0      	adds	r3, #176	@ 0xb0
 8012110:	009b      	lsls	r3, r3, #2
 8012112:	4413      	add	r3, r2
 8012114:	685b      	ldr	r3, [r3, #4]
 8012116:	681b      	ldr	r3, [r3, #0]
 8012118:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801211a:	68fb      	ldr	r3, [r7, #12]
 801211c:	2200      	movs	r2, #0
 801211e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8012122:	68fb      	ldr	r3, [r7, #12]
 8012124:	2200      	movs	r2, #0
 8012126:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801212a:	68fb      	ldr	r3, [r7, #12]
 801212c:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8012130:	2b00      	cmp	r3, #0
 8012132:	d101      	bne.n	8012138 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8012134:	2302      	movs	r3, #2
 8012136:	e018      	b.n	801216a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012138:	687b      	ldr	r3, [r7, #4]
 801213a:	7c1b      	ldrb	r3, [r3, #16]
 801213c:	2b00      	cmp	r3, #0
 801213e:	d10a      	bne.n	8012156 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012140:	4b0d      	ldr	r3, [pc, #52]	@ (8012178 <USBD_CDC_Init+0x1e8>)
 8012142:	7819      	ldrb	r1, [r3, #0]
 8012144:	68fb      	ldr	r3, [r7, #12]
 8012146:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801214a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801214e:	6878      	ldr	r0, [r7, #4]
 8012150:	f005 fc10 	bl	8017974 <USBD_LL_PrepareReceive>
 8012154:	e008      	b.n	8012168 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012156:	4b08      	ldr	r3, [pc, #32]	@ (8012178 <USBD_CDC_Init+0x1e8>)
 8012158:	7819      	ldrb	r1, [r3, #0]
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012160:	2340      	movs	r3, #64	@ 0x40
 8012162:	6878      	ldr	r0, [r7, #4]
 8012164:	f005 fc06 	bl	8017974 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8012168:	2300      	movs	r3, #0
}
 801216a:	4618      	mov	r0, r3
 801216c:	3710      	adds	r7, #16
 801216e:	46bd      	mov	sp, r7
 8012170:	bd80      	pop	{r7, pc}
 8012172:	bf00      	nop
 8012174:	20000253 	.word	0x20000253
 8012178:	20000254 	.word	0x20000254
 801217c:	20000255 	.word	0x20000255

08012180 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012180:	b580      	push	{r7, lr}
 8012182:	b082      	sub	sp, #8
 8012184:	af00      	add	r7, sp, #0
 8012186:	6078      	str	r0, [r7, #4]
 8012188:	460b      	mov	r3, r1
 801218a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 801218c:	4b3a      	ldr	r3, [pc, #232]	@ (8012278 <USBD_CDC_DeInit+0xf8>)
 801218e:	781b      	ldrb	r3, [r3, #0]
 8012190:	4619      	mov	r1, r3
 8012192:	6878      	ldr	r0, [r7, #4]
 8012194:	f005 fb25 	bl	80177e2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8012198:	4b37      	ldr	r3, [pc, #220]	@ (8012278 <USBD_CDC_DeInit+0xf8>)
 801219a:	781b      	ldrb	r3, [r3, #0]
 801219c:	f003 020f 	and.w	r2, r3, #15
 80121a0:	6879      	ldr	r1, [r7, #4]
 80121a2:	4613      	mov	r3, r2
 80121a4:	009b      	lsls	r3, r3, #2
 80121a6:	4413      	add	r3, r2
 80121a8:	009b      	lsls	r3, r3, #2
 80121aa:	440b      	add	r3, r1
 80121ac:	3324      	adds	r3, #36	@ 0x24
 80121ae:	2200      	movs	r2, #0
 80121b0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80121b2:	4b32      	ldr	r3, [pc, #200]	@ (801227c <USBD_CDC_DeInit+0xfc>)
 80121b4:	781b      	ldrb	r3, [r3, #0]
 80121b6:	4619      	mov	r1, r3
 80121b8:	6878      	ldr	r0, [r7, #4]
 80121ba:	f005 fb12 	bl	80177e2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80121be:	4b2f      	ldr	r3, [pc, #188]	@ (801227c <USBD_CDC_DeInit+0xfc>)
 80121c0:	781b      	ldrb	r3, [r3, #0]
 80121c2:	f003 020f 	and.w	r2, r3, #15
 80121c6:	6879      	ldr	r1, [r7, #4]
 80121c8:	4613      	mov	r3, r2
 80121ca:	009b      	lsls	r3, r3, #2
 80121cc:	4413      	add	r3, r2
 80121ce:	009b      	lsls	r3, r3, #2
 80121d0:	440b      	add	r3, r1
 80121d2:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80121d6:	2200      	movs	r2, #0
 80121d8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80121da:	4b29      	ldr	r3, [pc, #164]	@ (8012280 <USBD_CDC_DeInit+0x100>)
 80121dc:	781b      	ldrb	r3, [r3, #0]
 80121de:	4619      	mov	r1, r3
 80121e0:	6878      	ldr	r0, [r7, #4]
 80121e2:	f005 fafe 	bl	80177e2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80121e6:	4b26      	ldr	r3, [pc, #152]	@ (8012280 <USBD_CDC_DeInit+0x100>)
 80121e8:	781b      	ldrb	r3, [r3, #0]
 80121ea:	f003 020f 	and.w	r2, r3, #15
 80121ee:	6879      	ldr	r1, [r7, #4]
 80121f0:	4613      	mov	r3, r2
 80121f2:	009b      	lsls	r3, r3, #2
 80121f4:	4413      	add	r3, r2
 80121f6:	009b      	lsls	r3, r3, #2
 80121f8:	440b      	add	r3, r1
 80121fa:	3324      	adds	r3, #36	@ 0x24
 80121fc:	2200      	movs	r2, #0
 80121fe:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8012200:	4b1f      	ldr	r3, [pc, #124]	@ (8012280 <USBD_CDC_DeInit+0x100>)
 8012202:	781b      	ldrb	r3, [r3, #0]
 8012204:	f003 020f 	and.w	r2, r3, #15
 8012208:	6879      	ldr	r1, [r7, #4]
 801220a:	4613      	mov	r3, r2
 801220c:	009b      	lsls	r3, r3, #2
 801220e:	4413      	add	r3, r2
 8012210:	009b      	lsls	r3, r3, #2
 8012212:	440b      	add	r3, r1
 8012214:	3326      	adds	r3, #38	@ 0x26
 8012216:	2200      	movs	r2, #0
 8012218:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012220:	687b      	ldr	r3, [r7, #4]
 8012222:	32b0      	adds	r2, #176	@ 0xb0
 8012224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012228:	2b00      	cmp	r3, #0
 801222a:	d01f      	beq.n	801226c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 801222c:	687b      	ldr	r3, [r7, #4]
 801222e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012232:	687a      	ldr	r2, [r7, #4]
 8012234:	33b0      	adds	r3, #176	@ 0xb0
 8012236:	009b      	lsls	r3, r3, #2
 8012238:	4413      	add	r3, r2
 801223a:	685b      	ldr	r3, [r3, #4]
 801223c:	685b      	ldr	r3, [r3, #4]
 801223e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012246:	687b      	ldr	r3, [r7, #4]
 8012248:	32b0      	adds	r2, #176	@ 0xb0
 801224a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801224e:	4618      	mov	r0, r3
 8012250:	f005 fbd2 	bl	80179f8 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801225a:	687b      	ldr	r3, [r7, #4]
 801225c:	32b0      	adds	r2, #176	@ 0xb0
 801225e:	2100      	movs	r1, #0
 8012260:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	2200      	movs	r2, #0
 8012268:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801226c:	2300      	movs	r3, #0
}
 801226e:	4618      	mov	r0, r3
 8012270:	3708      	adds	r7, #8
 8012272:	46bd      	mov	sp, r7
 8012274:	bd80      	pop	{r7, pc}
 8012276:	bf00      	nop
 8012278:	20000253 	.word	0x20000253
 801227c:	20000254 	.word	0x20000254
 8012280:	20000255 	.word	0x20000255

08012284 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8012284:	b580      	push	{r7, lr}
 8012286:	b086      	sub	sp, #24
 8012288:	af00      	add	r7, sp, #0
 801228a:	6078      	str	r0, [r7, #4]
 801228c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801228e:	687b      	ldr	r3, [r7, #4]
 8012290:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012294:	687b      	ldr	r3, [r7, #4]
 8012296:	32b0      	adds	r2, #176	@ 0xb0
 8012298:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801229c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801229e:	2300      	movs	r3, #0
 80122a0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80122a2:	2300      	movs	r3, #0
 80122a4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80122a6:	2300      	movs	r3, #0
 80122a8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80122aa:	693b      	ldr	r3, [r7, #16]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	d101      	bne.n	80122b4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80122b0:	2303      	movs	r3, #3
 80122b2:	e0bf      	b.n	8012434 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80122b4:	683b      	ldr	r3, [r7, #0]
 80122b6:	781b      	ldrb	r3, [r3, #0]
 80122b8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80122bc:	2b00      	cmp	r3, #0
 80122be:	d050      	beq.n	8012362 <USBD_CDC_Setup+0xde>
 80122c0:	2b20      	cmp	r3, #32
 80122c2:	f040 80af 	bne.w	8012424 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80122c6:	683b      	ldr	r3, [r7, #0]
 80122c8:	88db      	ldrh	r3, [r3, #6]
 80122ca:	2b00      	cmp	r3, #0
 80122cc:	d03a      	beq.n	8012344 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80122ce:	683b      	ldr	r3, [r7, #0]
 80122d0:	781b      	ldrb	r3, [r3, #0]
 80122d2:	b25b      	sxtb	r3, r3
 80122d4:	2b00      	cmp	r3, #0
 80122d6:	da1b      	bge.n	8012310 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80122de:	687a      	ldr	r2, [r7, #4]
 80122e0:	33b0      	adds	r3, #176	@ 0xb0
 80122e2:	009b      	lsls	r3, r3, #2
 80122e4:	4413      	add	r3, r2
 80122e6:	685b      	ldr	r3, [r3, #4]
 80122e8:	689b      	ldr	r3, [r3, #8]
 80122ea:	683a      	ldr	r2, [r7, #0]
 80122ec:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80122ee:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80122f0:	683a      	ldr	r2, [r7, #0]
 80122f2:	88d2      	ldrh	r2, [r2, #6]
 80122f4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80122f6:	683b      	ldr	r3, [r7, #0]
 80122f8:	88db      	ldrh	r3, [r3, #6]
 80122fa:	2b07      	cmp	r3, #7
 80122fc:	bf28      	it	cs
 80122fe:	2307      	movcs	r3, #7
 8012300:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8012302:	693b      	ldr	r3, [r7, #16]
 8012304:	89fa      	ldrh	r2, [r7, #14]
 8012306:	4619      	mov	r1, r3
 8012308:	6878      	ldr	r0, [r7, #4]
 801230a:	f001 fd53 	bl	8013db4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801230e:	e090      	b.n	8012432 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8012310:	683b      	ldr	r3, [r7, #0]
 8012312:	785a      	ldrb	r2, [r3, #1]
 8012314:	693b      	ldr	r3, [r7, #16]
 8012316:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801231a:	683b      	ldr	r3, [r7, #0]
 801231c:	88db      	ldrh	r3, [r3, #6]
 801231e:	2b3f      	cmp	r3, #63	@ 0x3f
 8012320:	d803      	bhi.n	801232a <USBD_CDC_Setup+0xa6>
 8012322:	683b      	ldr	r3, [r7, #0]
 8012324:	88db      	ldrh	r3, [r3, #6]
 8012326:	b2da      	uxtb	r2, r3
 8012328:	e000      	b.n	801232c <USBD_CDC_Setup+0xa8>
 801232a:	2240      	movs	r2, #64	@ 0x40
 801232c:	693b      	ldr	r3, [r7, #16]
 801232e:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8012332:	6939      	ldr	r1, [r7, #16]
 8012334:	693b      	ldr	r3, [r7, #16]
 8012336:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 801233a:	461a      	mov	r2, r3
 801233c:	6878      	ldr	r0, [r7, #4]
 801233e:	f001 fd65 	bl	8013e0c <USBD_CtlPrepareRx>
      break;
 8012342:	e076      	b.n	8012432 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8012344:	687b      	ldr	r3, [r7, #4]
 8012346:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801234a:	687a      	ldr	r2, [r7, #4]
 801234c:	33b0      	adds	r3, #176	@ 0xb0
 801234e:	009b      	lsls	r3, r3, #2
 8012350:	4413      	add	r3, r2
 8012352:	685b      	ldr	r3, [r3, #4]
 8012354:	689b      	ldr	r3, [r3, #8]
 8012356:	683a      	ldr	r2, [r7, #0]
 8012358:	7850      	ldrb	r0, [r2, #1]
 801235a:	2200      	movs	r2, #0
 801235c:	6839      	ldr	r1, [r7, #0]
 801235e:	4798      	blx	r3
      break;
 8012360:	e067      	b.n	8012432 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012362:	683b      	ldr	r3, [r7, #0]
 8012364:	785b      	ldrb	r3, [r3, #1]
 8012366:	2b0b      	cmp	r3, #11
 8012368:	d851      	bhi.n	801240e <USBD_CDC_Setup+0x18a>
 801236a:	a201      	add	r2, pc, #4	@ (adr r2, 8012370 <USBD_CDC_Setup+0xec>)
 801236c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012370:	080123a1 	.word	0x080123a1
 8012374:	0801241d 	.word	0x0801241d
 8012378:	0801240f 	.word	0x0801240f
 801237c:	0801240f 	.word	0x0801240f
 8012380:	0801240f 	.word	0x0801240f
 8012384:	0801240f 	.word	0x0801240f
 8012388:	0801240f 	.word	0x0801240f
 801238c:	0801240f 	.word	0x0801240f
 8012390:	0801240f 	.word	0x0801240f
 8012394:	0801240f 	.word	0x0801240f
 8012398:	080123cb 	.word	0x080123cb
 801239c:	080123f5 	.word	0x080123f5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80123a6:	b2db      	uxtb	r3, r3
 80123a8:	2b03      	cmp	r3, #3
 80123aa:	d107      	bne.n	80123bc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80123ac:	f107 030a 	add.w	r3, r7, #10
 80123b0:	2202      	movs	r2, #2
 80123b2:	4619      	mov	r1, r3
 80123b4:	6878      	ldr	r0, [r7, #4]
 80123b6:	f001 fcfd 	bl	8013db4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80123ba:	e032      	b.n	8012422 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80123bc:	6839      	ldr	r1, [r7, #0]
 80123be:	6878      	ldr	r0, [r7, #4]
 80123c0:	f001 fc7b 	bl	8013cba <USBD_CtlError>
            ret = USBD_FAIL;
 80123c4:	2303      	movs	r3, #3
 80123c6:	75fb      	strb	r3, [r7, #23]
          break;
 80123c8:	e02b      	b.n	8012422 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80123ca:	687b      	ldr	r3, [r7, #4]
 80123cc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80123d0:	b2db      	uxtb	r3, r3
 80123d2:	2b03      	cmp	r3, #3
 80123d4:	d107      	bne.n	80123e6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80123d6:	f107 030d 	add.w	r3, r7, #13
 80123da:	2201      	movs	r2, #1
 80123dc:	4619      	mov	r1, r3
 80123de:	6878      	ldr	r0, [r7, #4]
 80123e0:	f001 fce8 	bl	8013db4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80123e4:	e01d      	b.n	8012422 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80123e6:	6839      	ldr	r1, [r7, #0]
 80123e8:	6878      	ldr	r0, [r7, #4]
 80123ea:	f001 fc66 	bl	8013cba <USBD_CtlError>
            ret = USBD_FAIL;
 80123ee:	2303      	movs	r3, #3
 80123f0:	75fb      	strb	r3, [r7, #23]
          break;
 80123f2:	e016      	b.n	8012422 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80123fa:	b2db      	uxtb	r3, r3
 80123fc:	2b03      	cmp	r3, #3
 80123fe:	d00f      	beq.n	8012420 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8012400:	6839      	ldr	r1, [r7, #0]
 8012402:	6878      	ldr	r0, [r7, #4]
 8012404:	f001 fc59 	bl	8013cba <USBD_CtlError>
            ret = USBD_FAIL;
 8012408:	2303      	movs	r3, #3
 801240a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801240c:	e008      	b.n	8012420 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801240e:	6839      	ldr	r1, [r7, #0]
 8012410:	6878      	ldr	r0, [r7, #4]
 8012412:	f001 fc52 	bl	8013cba <USBD_CtlError>
          ret = USBD_FAIL;
 8012416:	2303      	movs	r3, #3
 8012418:	75fb      	strb	r3, [r7, #23]
          break;
 801241a:	e002      	b.n	8012422 <USBD_CDC_Setup+0x19e>
          break;
 801241c:	bf00      	nop
 801241e:	e008      	b.n	8012432 <USBD_CDC_Setup+0x1ae>
          break;
 8012420:	bf00      	nop
      }
      break;
 8012422:	e006      	b.n	8012432 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8012424:	6839      	ldr	r1, [r7, #0]
 8012426:	6878      	ldr	r0, [r7, #4]
 8012428:	f001 fc47 	bl	8013cba <USBD_CtlError>
      ret = USBD_FAIL;
 801242c:	2303      	movs	r3, #3
 801242e:	75fb      	strb	r3, [r7, #23]
      break;
 8012430:	bf00      	nop
  }

  return (uint8_t)ret;
 8012432:	7dfb      	ldrb	r3, [r7, #23]
}
 8012434:	4618      	mov	r0, r3
 8012436:	3718      	adds	r7, #24
 8012438:	46bd      	mov	sp, r7
 801243a:	bd80      	pop	{r7, pc}

0801243c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801243c:	b580      	push	{r7, lr}
 801243e:	b084      	sub	sp, #16
 8012440:	af00      	add	r7, sp, #0
 8012442:	6078      	str	r0, [r7, #4]
 8012444:	460b      	mov	r3, r1
 8012446:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801244e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012450:	687b      	ldr	r3, [r7, #4]
 8012452:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	32b0      	adds	r2, #176	@ 0xb0
 801245a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801245e:	2b00      	cmp	r3, #0
 8012460:	d101      	bne.n	8012466 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8012462:	2303      	movs	r3, #3
 8012464:	e065      	b.n	8012532 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801246c:	687b      	ldr	r3, [r7, #4]
 801246e:	32b0      	adds	r2, #176	@ 0xb0
 8012470:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012474:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8012476:	78fb      	ldrb	r3, [r7, #3]
 8012478:	f003 020f 	and.w	r2, r3, #15
 801247c:	6879      	ldr	r1, [r7, #4]
 801247e:	4613      	mov	r3, r2
 8012480:	009b      	lsls	r3, r3, #2
 8012482:	4413      	add	r3, r2
 8012484:	009b      	lsls	r3, r3, #2
 8012486:	440b      	add	r3, r1
 8012488:	3318      	adds	r3, #24
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	2b00      	cmp	r3, #0
 801248e:	d02f      	beq.n	80124f0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8012490:	78fb      	ldrb	r3, [r7, #3]
 8012492:	f003 020f 	and.w	r2, r3, #15
 8012496:	6879      	ldr	r1, [r7, #4]
 8012498:	4613      	mov	r3, r2
 801249a:	009b      	lsls	r3, r3, #2
 801249c:	4413      	add	r3, r2
 801249e:	009b      	lsls	r3, r3, #2
 80124a0:	440b      	add	r3, r1
 80124a2:	3318      	adds	r3, #24
 80124a4:	681a      	ldr	r2, [r3, #0]
 80124a6:	78fb      	ldrb	r3, [r7, #3]
 80124a8:	f003 010f 	and.w	r1, r3, #15
 80124ac:	68f8      	ldr	r0, [r7, #12]
 80124ae:	460b      	mov	r3, r1
 80124b0:	00db      	lsls	r3, r3, #3
 80124b2:	440b      	add	r3, r1
 80124b4:	009b      	lsls	r3, r3, #2
 80124b6:	4403      	add	r3, r0
 80124b8:	331c      	adds	r3, #28
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	fbb2 f1f3 	udiv	r1, r2, r3
 80124c0:	fb01 f303 	mul.w	r3, r1, r3
 80124c4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d112      	bne.n	80124f0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80124ca:	78fb      	ldrb	r3, [r7, #3]
 80124cc:	f003 020f 	and.w	r2, r3, #15
 80124d0:	6879      	ldr	r1, [r7, #4]
 80124d2:	4613      	mov	r3, r2
 80124d4:	009b      	lsls	r3, r3, #2
 80124d6:	4413      	add	r3, r2
 80124d8:	009b      	lsls	r3, r3, #2
 80124da:	440b      	add	r3, r1
 80124dc:	3318      	adds	r3, #24
 80124de:	2200      	movs	r2, #0
 80124e0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80124e2:	78f9      	ldrb	r1, [r7, #3]
 80124e4:	2300      	movs	r3, #0
 80124e6:	2200      	movs	r2, #0
 80124e8:	6878      	ldr	r0, [r7, #4]
 80124ea:	f005 fa22 	bl	8017932 <USBD_LL_Transmit>
 80124ee:	e01f      	b.n	8012530 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80124f0:	68bb      	ldr	r3, [r7, #8]
 80124f2:	2200      	movs	r2, #0
 80124f4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80124f8:	687b      	ldr	r3, [r7, #4]
 80124fa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80124fe:	687a      	ldr	r2, [r7, #4]
 8012500:	33b0      	adds	r3, #176	@ 0xb0
 8012502:	009b      	lsls	r3, r3, #2
 8012504:	4413      	add	r3, r2
 8012506:	685b      	ldr	r3, [r3, #4]
 8012508:	691b      	ldr	r3, [r3, #16]
 801250a:	2b00      	cmp	r3, #0
 801250c:	d010      	beq.n	8012530 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801250e:	687b      	ldr	r3, [r7, #4]
 8012510:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012514:	687a      	ldr	r2, [r7, #4]
 8012516:	33b0      	adds	r3, #176	@ 0xb0
 8012518:	009b      	lsls	r3, r3, #2
 801251a:	4413      	add	r3, r2
 801251c:	685b      	ldr	r3, [r3, #4]
 801251e:	691b      	ldr	r3, [r3, #16]
 8012520:	68ba      	ldr	r2, [r7, #8]
 8012522:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8012526:	68ba      	ldr	r2, [r7, #8]
 8012528:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 801252c:	78fa      	ldrb	r2, [r7, #3]
 801252e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8012530:	2300      	movs	r3, #0
}
 8012532:	4618      	mov	r0, r3
 8012534:	3710      	adds	r7, #16
 8012536:	46bd      	mov	sp, r7
 8012538:	bd80      	pop	{r7, pc}

0801253a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801253a:	b580      	push	{r7, lr}
 801253c:	b084      	sub	sp, #16
 801253e:	af00      	add	r7, sp, #0
 8012540:	6078      	str	r0, [r7, #4]
 8012542:	460b      	mov	r3, r1
 8012544:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801254c:	687b      	ldr	r3, [r7, #4]
 801254e:	32b0      	adds	r2, #176	@ 0xb0
 8012550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012554:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8012556:	687b      	ldr	r3, [r7, #4]
 8012558:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801255c:	687b      	ldr	r3, [r7, #4]
 801255e:	32b0      	adds	r2, #176	@ 0xb0
 8012560:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012564:	2b00      	cmp	r3, #0
 8012566:	d101      	bne.n	801256c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8012568:	2303      	movs	r3, #3
 801256a:	e01a      	b.n	80125a2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801256c:	78fb      	ldrb	r3, [r7, #3]
 801256e:	4619      	mov	r1, r3
 8012570:	6878      	ldr	r0, [r7, #4]
 8012572:	f005 fa20 	bl	80179b6 <USBD_LL_GetRxDataSize>
 8012576:	4602      	mov	r2, r0
 8012578:	68fb      	ldr	r3, [r7, #12]
 801257a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801257e:	687b      	ldr	r3, [r7, #4]
 8012580:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012584:	687a      	ldr	r2, [r7, #4]
 8012586:	33b0      	adds	r3, #176	@ 0xb0
 8012588:	009b      	lsls	r3, r3, #2
 801258a:	4413      	add	r3, r2
 801258c:	685b      	ldr	r3, [r3, #4]
 801258e:	68db      	ldr	r3, [r3, #12]
 8012590:	68fa      	ldr	r2, [r7, #12]
 8012592:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8012596:	68fa      	ldr	r2, [r7, #12]
 8012598:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801259c:	4611      	mov	r1, r2
 801259e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80125a0:	2300      	movs	r3, #0
}
 80125a2:	4618      	mov	r0, r3
 80125a4:	3710      	adds	r7, #16
 80125a6:	46bd      	mov	sp, r7
 80125a8:	bd80      	pop	{r7, pc}

080125aa <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80125aa:	b580      	push	{r7, lr}
 80125ac:	b084      	sub	sp, #16
 80125ae:	af00      	add	r7, sp, #0
 80125b0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80125b8:	687b      	ldr	r3, [r7, #4]
 80125ba:	32b0      	adds	r2, #176	@ 0xb0
 80125bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80125c0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80125c2:	68fb      	ldr	r3, [r7, #12]
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	d101      	bne.n	80125cc <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80125c8:	2303      	movs	r3, #3
 80125ca:	e024      	b.n	8012616 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80125d2:	687a      	ldr	r2, [r7, #4]
 80125d4:	33b0      	adds	r3, #176	@ 0xb0
 80125d6:	009b      	lsls	r3, r3, #2
 80125d8:	4413      	add	r3, r2
 80125da:	685b      	ldr	r3, [r3, #4]
 80125dc:	2b00      	cmp	r3, #0
 80125de:	d019      	beq.n	8012614 <USBD_CDC_EP0_RxReady+0x6a>
 80125e0:	68fb      	ldr	r3, [r7, #12]
 80125e2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80125e6:	2bff      	cmp	r3, #255	@ 0xff
 80125e8:	d014      	beq.n	8012614 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80125ea:	687b      	ldr	r3, [r7, #4]
 80125ec:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80125f0:	687a      	ldr	r2, [r7, #4]
 80125f2:	33b0      	adds	r3, #176	@ 0xb0
 80125f4:	009b      	lsls	r3, r3, #2
 80125f6:	4413      	add	r3, r2
 80125f8:	685b      	ldr	r3, [r3, #4]
 80125fa:	689b      	ldr	r3, [r3, #8]
 80125fc:	68fa      	ldr	r2, [r7, #12]
 80125fe:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8012602:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8012604:	68fa      	ldr	r2, [r7, #12]
 8012606:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801260a:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801260c:	68fb      	ldr	r3, [r7, #12]
 801260e:	22ff      	movs	r2, #255	@ 0xff
 8012610:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8012614:	2300      	movs	r3, #0
}
 8012616:	4618      	mov	r0, r3
 8012618:	3710      	adds	r7, #16
 801261a:	46bd      	mov	sp, r7
 801261c:	bd80      	pop	{r7, pc}
	...

08012620 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8012620:	b580      	push	{r7, lr}
 8012622:	b086      	sub	sp, #24
 8012624:	af00      	add	r7, sp, #0
 8012626:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8012628:	2182      	movs	r1, #130	@ 0x82
 801262a:	4818      	ldr	r0, [pc, #96]	@ (801268c <USBD_CDC_GetFSCfgDesc+0x6c>)
 801262c:	f000 fd0f 	bl	801304e <USBD_GetEpDesc>
 8012630:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012632:	2101      	movs	r1, #1
 8012634:	4815      	ldr	r0, [pc, #84]	@ (801268c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8012636:	f000 fd0a 	bl	801304e <USBD_GetEpDesc>
 801263a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801263c:	2181      	movs	r1, #129	@ 0x81
 801263e:	4813      	ldr	r0, [pc, #76]	@ (801268c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8012640:	f000 fd05 	bl	801304e <USBD_GetEpDesc>
 8012644:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8012646:	697b      	ldr	r3, [r7, #20]
 8012648:	2b00      	cmp	r3, #0
 801264a:	d002      	beq.n	8012652 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801264c:	697b      	ldr	r3, [r7, #20]
 801264e:	2210      	movs	r2, #16
 8012650:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8012652:	693b      	ldr	r3, [r7, #16]
 8012654:	2b00      	cmp	r3, #0
 8012656:	d006      	beq.n	8012666 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012658:	693b      	ldr	r3, [r7, #16]
 801265a:	2200      	movs	r2, #0
 801265c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012660:	711a      	strb	r2, [r3, #4]
 8012662:	2200      	movs	r2, #0
 8012664:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8012666:	68fb      	ldr	r3, [r7, #12]
 8012668:	2b00      	cmp	r3, #0
 801266a:	d006      	beq.n	801267a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801266c:	68fb      	ldr	r3, [r7, #12]
 801266e:	2200      	movs	r2, #0
 8012670:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012674:	711a      	strb	r2, [r3, #4]
 8012676:	2200      	movs	r2, #0
 8012678:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801267a:	687b      	ldr	r3, [r7, #4]
 801267c:	2243      	movs	r2, #67	@ 0x43
 801267e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012680:	4b02      	ldr	r3, [pc, #8]	@ (801268c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8012682:	4618      	mov	r0, r3
 8012684:	3718      	adds	r7, #24
 8012686:	46bd      	mov	sp, r7
 8012688:	bd80      	pop	{r7, pc}
 801268a:	bf00      	nop
 801268c:	20000210 	.word	0x20000210

08012690 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8012690:	b580      	push	{r7, lr}
 8012692:	b086      	sub	sp, #24
 8012694:	af00      	add	r7, sp, #0
 8012696:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8012698:	2182      	movs	r1, #130	@ 0x82
 801269a:	4818      	ldr	r0, [pc, #96]	@ (80126fc <USBD_CDC_GetHSCfgDesc+0x6c>)
 801269c:	f000 fcd7 	bl	801304e <USBD_GetEpDesc>
 80126a0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80126a2:	2101      	movs	r1, #1
 80126a4:	4815      	ldr	r0, [pc, #84]	@ (80126fc <USBD_CDC_GetHSCfgDesc+0x6c>)
 80126a6:	f000 fcd2 	bl	801304e <USBD_GetEpDesc>
 80126aa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80126ac:	2181      	movs	r1, #129	@ 0x81
 80126ae:	4813      	ldr	r0, [pc, #76]	@ (80126fc <USBD_CDC_GetHSCfgDesc+0x6c>)
 80126b0:	f000 fccd 	bl	801304e <USBD_GetEpDesc>
 80126b4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80126b6:	697b      	ldr	r3, [r7, #20]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d002      	beq.n	80126c2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80126bc:	697b      	ldr	r3, [r7, #20]
 80126be:	2210      	movs	r2, #16
 80126c0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80126c2:	693b      	ldr	r3, [r7, #16]
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d006      	beq.n	80126d6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80126c8:	693b      	ldr	r3, [r7, #16]
 80126ca:	2200      	movs	r2, #0
 80126cc:	711a      	strb	r2, [r3, #4]
 80126ce:	2200      	movs	r2, #0
 80126d0:	f042 0202 	orr.w	r2, r2, #2
 80126d4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80126d6:	68fb      	ldr	r3, [r7, #12]
 80126d8:	2b00      	cmp	r3, #0
 80126da:	d006      	beq.n	80126ea <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80126dc:	68fb      	ldr	r3, [r7, #12]
 80126de:	2200      	movs	r2, #0
 80126e0:	711a      	strb	r2, [r3, #4]
 80126e2:	2200      	movs	r2, #0
 80126e4:	f042 0202 	orr.w	r2, r2, #2
 80126e8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	2243      	movs	r2, #67	@ 0x43
 80126ee:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80126f0:	4b02      	ldr	r3, [pc, #8]	@ (80126fc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80126f2:	4618      	mov	r0, r3
 80126f4:	3718      	adds	r7, #24
 80126f6:	46bd      	mov	sp, r7
 80126f8:	bd80      	pop	{r7, pc}
 80126fa:	bf00      	nop
 80126fc:	20000210 	.word	0x20000210

08012700 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8012700:	b580      	push	{r7, lr}
 8012702:	b086      	sub	sp, #24
 8012704:	af00      	add	r7, sp, #0
 8012706:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8012708:	2182      	movs	r1, #130	@ 0x82
 801270a:	4818      	ldr	r0, [pc, #96]	@ (801276c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801270c:	f000 fc9f 	bl	801304e <USBD_GetEpDesc>
 8012710:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8012712:	2101      	movs	r1, #1
 8012714:	4815      	ldr	r0, [pc, #84]	@ (801276c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8012716:	f000 fc9a 	bl	801304e <USBD_GetEpDesc>
 801271a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801271c:	2181      	movs	r1, #129	@ 0x81
 801271e:	4813      	ldr	r0, [pc, #76]	@ (801276c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8012720:	f000 fc95 	bl	801304e <USBD_GetEpDesc>
 8012724:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8012726:	697b      	ldr	r3, [r7, #20]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d002      	beq.n	8012732 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801272c:	697b      	ldr	r3, [r7, #20]
 801272e:	2210      	movs	r2, #16
 8012730:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8012732:	693b      	ldr	r3, [r7, #16]
 8012734:	2b00      	cmp	r3, #0
 8012736:	d006      	beq.n	8012746 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8012738:	693b      	ldr	r3, [r7, #16]
 801273a:	2200      	movs	r2, #0
 801273c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012740:	711a      	strb	r2, [r3, #4]
 8012742:	2200      	movs	r2, #0
 8012744:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8012746:	68fb      	ldr	r3, [r7, #12]
 8012748:	2b00      	cmp	r3, #0
 801274a:	d006      	beq.n	801275a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801274c:	68fb      	ldr	r3, [r7, #12]
 801274e:	2200      	movs	r2, #0
 8012750:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8012754:	711a      	strb	r2, [r3, #4]
 8012756:	2200      	movs	r2, #0
 8012758:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	2243      	movs	r2, #67	@ 0x43
 801275e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8012760:	4b02      	ldr	r3, [pc, #8]	@ (801276c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8012762:	4618      	mov	r0, r3
 8012764:	3718      	adds	r7, #24
 8012766:	46bd      	mov	sp, r7
 8012768:	bd80      	pop	{r7, pc}
 801276a:	bf00      	nop
 801276c:	20000210 	.word	0x20000210

08012770 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8012770:	b480      	push	{r7}
 8012772:	b083      	sub	sp, #12
 8012774:	af00      	add	r7, sp, #0
 8012776:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8012778:	687b      	ldr	r3, [r7, #4]
 801277a:	220a      	movs	r2, #10
 801277c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801277e:	4b03      	ldr	r3, [pc, #12]	@ (801278c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8012780:	4618      	mov	r0, r3
 8012782:	370c      	adds	r7, #12
 8012784:	46bd      	mov	sp, r7
 8012786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801278a:	4770      	bx	lr
 801278c:	200001cc 	.word	0x200001cc

08012790 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8012790:	b480      	push	{r7}
 8012792:	b083      	sub	sp, #12
 8012794:	af00      	add	r7, sp, #0
 8012796:	6078      	str	r0, [r7, #4]
 8012798:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801279a:	683b      	ldr	r3, [r7, #0]
 801279c:	2b00      	cmp	r3, #0
 801279e:	d101      	bne.n	80127a4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80127a0:	2303      	movs	r3, #3
 80127a2:	e009      	b.n	80127b8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80127aa:	687a      	ldr	r2, [r7, #4]
 80127ac:	33b0      	adds	r3, #176	@ 0xb0
 80127ae:	009b      	lsls	r3, r3, #2
 80127b0:	4413      	add	r3, r2
 80127b2:	683a      	ldr	r2, [r7, #0]
 80127b4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80127b6:	2300      	movs	r3, #0
}
 80127b8:	4618      	mov	r0, r3
 80127ba:	370c      	adds	r7, #12
 80127bc:	46bd      	mov	sp, r7
 80127be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127c2:	4770      	bx	lr

080127c4 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80127c4:	b480      	push	{r7}
 80127c6:	b087      	sub	sp, #28
 80127c8:	af00      	add	r7, sp, #0
 80127ca:	60f8      	str	r0, [r7, #12]
 80127cc:	60b9      	str	r1, [r7, #8]
 80127ce:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80127d0:	68fb      	ldr	r3, [r7, #12]
 80127d2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80127d6:	68fb      	ldr	r3, [r7, #12]
 80127d8:	32b0      	adds	r2, #176	@ 0xb0
 80127da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80127de:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80127e0:	697b      	ldr	r3, [r7, #20]
 80127e2:	2b00      	cmp	r3, #0
 80127e4:	d101      	bne.n	80127ea <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80127e6:	2303      	movs	r3, #3
 80127e8:	e008      	b.n	80127fc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80127ea:	697b      	ldr	r3, [r7, #20]
 80127ec:	68ba      	ldr	r2, [r7, #8]
 80127ee:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80127f2:	697b      	ldr	r3, [r7, #20]
 80127f4:	687a      	ldr	r2, [r7, #4]
 80127f6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80127fa:	2300      	movs	r3, #0
}
 80127fc:	4618      	mov	r0, r3
 80127fe:	371c      	adds	r7, #28
 8012800:	46bd      	mov	sp, r7
 8012802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012806:	4770      	bx	lr

08012808 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8012808:	b480      	push	{r7}
 801280a:	b085      	sub	sp, #20
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
 8012810:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012818:	687b      	ldr	r3, [r7, #4]
 801281a:	32b0      	adds	r2, #176	@ 0xb0
 801281c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012820:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8012822:	68fb      	ldr	r3, [r7, #12]
 8012824:	2b00      	cmp	r3, #0
 8012826:	d101      	bne.n	801282c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8012828:	2303      	movs	r3, #3
 801282a:	e004      	b.n	8012836 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 801282c:	68fb      	ldr	r3, [r7, #12]
 801282e:	683a      	ldr	r2, [r7, #0]
 8012830:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8012834:	2300      	movs	r3, #0
}
 8012836:	4618      	mov	r0, r3
 8012838:	3714      	adds	r7, #20
 801283a:	46bd      	mov	sp, r7
 801283c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012840:	4770      	bx	lr
	...

08012844 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8012844:	b580      	push	{r7, lr}
 8012846:	b084      	sub	sp, #16
 8012848:	af00      	add	r7, sp, #0
 801284a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801284c:	687b      	ldr	r3, [r7, #4]
 801284e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	32b0      	adds	r2, #176	@ 0xb0
 8012856:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801285a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801285c:	687b      	ldr	r3, [r7, #4]
 801285e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012862:	687b      	ldr	r3, [r7, #4]
 8012864:	32b0      	adds	r2, #176	@ 0xb0
 8012866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801286a:	2b00      	cmp	r3, #0
 801286c:	d101      	bne.n	8012872 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801286e:	2303      	movs	r3, #3
 8012870:	e018      	b.n	80128a4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	7c1b      	ldrb	r3, [r3, #16]
 8012876:	2b00      	cmp	r3, #0
 8012878:	d10a      	bne.n	8012890 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801287a:	4b0c      	ldr	r3, [pc, #48]	@ (80128ac <USBD_CDC_ReceivePacket+0x68>)
 801287c:	7819      	ldrb	r1, [r3, #0]
 801287e:	68fb      	ldr	r3, [r7, #12]
 8012880:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8012884:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012888:	6878      	ldr	r0, [r7, #4]
 801288a:	f005 f873 	bl	8017974 <USBD_LL_PrepareReceive>
 801288e:	e008      	b.n	80128a2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8012890:	4b06      	ldr	r3, [pc, #24]	@ (80128ac <USBD_CDC_ReceivePacket+0x68>)
 8012892:	7819      	ldrb	r1, [r3, #0]
 8012894:	68fb      	ldr	r3, [r7, #12]
 8012896:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801289a:	2340      	movs	r3, #64	@ 0x40
 801289c:	6878      	ldr	r0, [r7, #4]
 801289e:	f005 f869 	bl	8017974 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80128a2:	2300      	movs	r3, #0
}
 80128a4:	4618      	mov	r0, r3
 80128a6:	3710      	adds	r7, #16
 80128a8:	46bd      	mov	sp, r7
 80128aa:	bd80      	pop	{r7, pc}
 80128ac:	20000254 	.word	0x20000254

080128b0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80128b0:	b580      	push	{r7, lr}
 80128b2:	b086      	sub	sp, #24
 80128b4:	af00      	add	r7, sp, #0
 80128b6:	60f8      	str	r0, [r7, #12]
 80128b8:	60b9      	str	r1, [r7, #8]
 80128ba:	4613      	mov	r3, r2
 80128bc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80128be:	68fb      	ldr	r3, [r7, #12]
 80128c0:	2b00      	cmp	r3, #0
 80128c2:	d101      	bne.n	80128c8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80128c4:	2303      	movs	r3, #3
 80128c6:	e01f      	b.n	8012908 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80128c8:	68fb      	ldr	r3, [r7, #12]
 80128ca:	2200      	movs	r2, #0
 80128cc:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80128d0:	68fb      	ldr	r3, [r7, #12]
 80128d2:	2200      	movs	r2, #0
 80128d4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80128d8:	68fb      	ldr	r3, [r7, #12]
 80128da:	2200      	movs	r2, #0
 80128dc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80128e0:	68bb      	ldr	r3, [r7, #8]
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d003      	beq.n	80128ee <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80128e6:	68fb      	ldr	r3, [r7, #12]
 80128e8:	68ba      	ldr	r2, [r7, #8]
 80128ea:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80128ee:	68fb      	ldr	r3, [r7, #12]
 80128f0:	2201      	movs	r2, #1
 80128f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80128f6:	68fb      	ldr	r3, [r7, #12]
 80128f8:	79fa      	ldrb	r2, [r7, #7]
 80128fa:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80128fc:	68f8      	ldr	r0, [r7, #12]
 80128fe:	f004 fee3 	bl	80176c8 <USBD_LL_Init>
 8012902:	4603      	mov	r3, r0
 8012904:	75fb      	strb	r3, [r7, #23]

  return ret;
 8012906:	7dfb      	ldrb	r3, [r7, #23]
}
 8012908:	4618      	mov	r0, r3
 801290a:	3718      	adds	r7, #24
 801290c:	46bd      	mov	sp, r7
 801290e:	bd80      	pop	{r7, pc}

08012910 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8012910:	b580      	push	{r7, lr}
 8012912:	b084      	sub	sp, #16
 8012914:	af00      	add	r7, sp, #0
 8012916:	6078      	str	r0, [r7, #4]
 8012918:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801291a:	2300      	movs	r3, #0
 801291c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801291e:	683b      	ldr	r3, [r7, #0]
 8012920:	2b00      	cmp	r3, #0
 8012922:	d101      	bne.n	8012928 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8012924:	2303      	movs	r3, #3
 8012926:	e025      	b.n	8012974 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8012928:	687b      	ldr	r3, [r7, #4]
 801292a:	683a      	ldr	r2, [r7, #0]
 801292c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8012930:	687b      	ldr	r3, [r7, #4]
 8012932:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012936:	687b      	ldr	r3, [r7, #4]
 8012938:	32ae      	adds	r2, #174	@ 0xae
 801293a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801293e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012940:	2b00      	cmp	r3, #0
 8012942:	d00f      	beq.n	8012964 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8012944:	687b      	ldr	r3, [r7, #4]
 8012946:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801294a:	687b      	ldr	r3, [r7, #4]
 801294c:	32ae      	adds	r2, #174	@ 0xae
 801294e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012954:	f107 020e 	add.w	r2, r7, #14
 8012958:	4610      	mov	r0, r2
 801295a:	4798      	blx	r3
 801295c:	4602      	mov	r2, r0
 801295e:	687b      	ldr	r3, [r7, #4]
 8012960:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8012964:	687b      	ldr	r3, [r7, #4]
 8012966:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801296a:	1c5a      	adds	r2, r3, #1
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8012972:	2300      	movs	r3, #0
}
 8012974:	4618      	mov	r0, r3
 8012976:	3710      	adds	r7, #16
 8012978:	46bd      	mov	sp, r7
 801297a:	bd80      	pop	{r7, pc}

0801297c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801297c:	b580      	push	{r7, lr}
 801297e:	b082      	sub	sp, #8
 8012980:	af00      	add	r7, sp, #0
 8012982:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8012984:	6878      	ldr	r0, [r7, #4]
 8012986:	f004 feeb 	bl	8017760 <USBD_LL_Start>
 801298a:	4603      	mov	r3, r0
}
 801298c:	4618      	mov	r0, r3
 801298e:	3708      	adds	r7, #8
 8012990:	46bd      	mov	sp, r7
 8012992:	bd80      	pop	{r7, pc}

08012994 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8012994:	b480      	push	{r7}
 8012996:	b083      	sub	sp, #12
 8012998:	af00      	add	r7, sp, #0
 801299a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801299c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801299e:	4618      	mov	r0, r3
 80129a0:	370c      	adds	r7, #12
 80129a2:	46bd      	mov	sp, r7
 80129a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80129a8:	4770      	bx	lr

080129aa <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80129aa:	b580      	push	{r7, lr}
 80129ac:	b084      	sub	sp, #16
 80129ae:	af00      	add	r7, sp, #0
 80129b0:	6078      	str	r0, [r7, #4]
 80129b2:	460b      	mov	r3, r1
 80129b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80129b6:	2300      	movs	r3, #0
 80129b8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80129ba:	687b      	ldr	r3, [r7, #4]
 80129bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129c0:	2b00      	cmp	r3, #0
 80129c2:	d009      	beq.n	80129d8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 80129c4:	687b      	ldr	r3, [r7, #4]
 80129c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129ca:	681b      	ldr	r3, [r3, #0]
 80129cc:	78fa      	ldrb	r2, [r7, #3]
 80129ce:	4611      	mov	r1, r2
 80129d0:	6878      	ldr	r0, [r7, #4]
 80129d2:	4798      	blx	r3
 80129d4:	4603      	mov	r3, r0
 80129d6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80129d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80129da:	4618      	mov	r0, r3
 80129dc:	3710      	adds	r7, #16
 80129de:	46bd      	mov	sp, r7
 80129e0:	bd80      	pop	{r7, pc}

080129e2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80129e2:	b580      	push	{r7, lr}
 80129e4:	b084      	sub	sp, #16
 80129e6:	af00      	add	r7, sp, #0
 80129e8:	6078      	str	r0, [r7, #4]
 80129ea:	460b      	mov	r3, r1
 80129ec:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80129ee:	2300      	movs	r3, #0
 80129f0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80129f2:	687b      	ldr	r3, [r7, #4]
 80129f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80129f8:	685b      	ldr	r3, [r3, #4]
 80129fa:	78fa      	ldrb	r2, [r7, #3]
 80129fc:	4611      	mov	r1, r2
 80129fe:	6878      	ldr	r0, [r7, #4]
 8012a00:	4798      	blx	r3
 8012a02:	4603      	mov	r3, r0
 8012a04:	2b00      	cmp	r3, #0
 8012a06:	d001      	beq.n	8012a0c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8012a08:	2303      	movs	r3, #3
 8012a0a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8012a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8012a0e:	4618      	mov	r0, r3
 8012a10:	3710      	adds	r7, #16
 8012a12:	46bd      	mov	sp, r7
 8012a14:	bd80      	pop	{r7, pc}

08012a16 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8012a16:	b580      	push	{r7, lr}
 8012a18:	b084      	sub	sp, #16
 8012a1a:	af00      	add	r7, sp, #0
 8012a1c:	6078      	str	r0, [r7, #4]
 8012a1e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012a26:	6839      	ldr	r1, [r7, #0]
 8012a28:	4618      	mov	r0, r3
 8012a2a:	f001 f90c 	bl	8013c46 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8012a2e:	687b      	ldr	r3, [r7, #4]
 8012a30:	2201      	movs	r2, #1
 8012a32:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8012a36:	687b      	ldr	r3, [r7, #4]
 8012a38:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8012a3c:	461a      	mov	r2, r3
 8012a3e:	687b      	ldr	r3, [r7, #4]
 8012a40:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8012a44:	687b      	ldr	r3, [r7, #4]
 8012a46:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012a4a:	f003 031f 	and.w	r3, r3, #31
 8012a4e:	2b02      	cmp	r3, #2
 8012a50:	d01a      	beq.n	8012a88 <USBD_LL_SetupStage+0x72>
 8012a52:	2b02      	cmp	r3, #2
 8012a54:	d822      	bhi.n	8012a9c <USBD_LL_SetupStage+0x86>
 8012a56:	2b00      	cmp	r3, #0
 8012a58:	d002      	beq.n	8012a60 <USBD_LL_SetupStage+0x4a>
 8012a5a:	2b01      	cmp	r3, #1
 8012a5c:	d00a      	beq.n	8012a74 <USBD_LL_SetupStage+0x5e>
 8012a5e:	e01d      	b.n	8012a9c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012a60:	687b      	ldr	r3, [r7, #4]
 8012a62:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012a66:	4619      	mov	r1, r3
 8012a68:	6878      	ldr	r0, [r7, #4]
 8012a6a:	f000 fb63 	bl	8013134 <USBD_StdDevReq>
 8012a6e:	4603      	mov	r3, r0
 8012a70:	73fb      	strb	r3, [r7, #15]
      break;
 8012a72:	e020      	b.n	8012ab6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012a7a:	4619      	mov	r1, r3
 8012a7c:	6878      	ldr	r0, [r7, #4]
 8012a7e:	f000 fbcb 	bl	8013218 <USBD_StdItfReq>
 8012a82:	4603      	mov	r3, r0
 8012a84:	73fb      	strb	r3, [r7, #15]
      break;
 8012a86:	e016      	b.n	8012ab6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012a8e:	4619      	mov	r1, r3
 8012a90:	6878      	ldr	r0, [r7, #4]
 8012a92:	f000 fc2d 	bl	80132f0 <USBD_StdEPReq>
 8012a96:	4603      	mov	r3, r0
 8012a98:	73fb      	strb	r3, [r7, #15]
      break;
 8012a9a:	e00c      	b.n	8012ab6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012a9c:	687b      	ldr	r3, [r7, #4]
 8012a9e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012aa2:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8012aa6:	b2db      	uxtb	r3, r3
 8012aa8:	4619      	mov	r1, r3
 8012aaa:	6878      	ldr	r0, [r7, #4]
 8012aac:	f004 feb8 	bl	8017820 <USBD_LL_StallEP>
 8012ab0:	4603      	mov	r3, r0
 8012ab2:	73fb      	strb	r3, [r7, #15]
      break;
 8012ab4:	bf00      	nop
  }

  return ret;
 8012ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ab8:	4618      	mov	r0, r3
 8012aba:	3710      	adds	r7, #16
 8012abc:	46bd      	mov	sp, r7
 8012abe:	bd80      	pop	{r7, pc}

08012ac0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012ac0:	b580      	push	{r7, lr}
 8012ac2:	b086      	sub	sp, #24
 8012ac4:	af00      	add	r7, sp, #0
 8012ac6:	60f8      	str	r0, [r7, #12]
 8012ac8:	460b      	mov	r3, r1
 8012aca:	607a      	str	r2, [r7, #4]
 8012acc:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8012ace:	2300      	movs	r3, #0
 8012ad0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8012ad2:	7afb      	ldrb	r3, [r7, #11]
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d16e      	bne.n	8012bb6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8012ad8:	68fb      	ldr	r3, [r7, #12]
 8012ada:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012ade:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012ae0:	68fb      	ldr	r3, [r7, #12]
 8012ae2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012ae6:	2b03      	cmp	r3, #3
 8012ae8:	f040 8098 	bne.w	8012c1c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8012aec:	693b      	ldr	r3, [r7, #16]
 8012aee:	689a      	ldr	r2, [r3, #8]
 8012af0:	693b      	ldr	r3, [r7, #16]
 8012af2:	68db      	ldr	r3, [r3, #12]
 8012af4:	429a      	cmp	r2, r3
 8012af6:	d913      	bls.n	8012b20 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8012af8:	693b      	ldr	r3, [r7, #16]
 8012afa:	689a      	ldr	r2, [r3, #8]
 8012afc:	693b      	ldr	r3, [r7, #16]
 8012afe:	68db      	ldr	r3, [r3, #12]
 8012b00:	1ad2      	subs	r2, r2, r3
 8012b02:	693b      	ldr	r3, [r7, #16]
 8012b04:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8012b06:	693b      	ldr	r3, [r7, #16]
 8012b08:	68da      	ldr	r2, [r3, #12]
 8012b0a:	693b      	ldr	r3, [r7, #16]
 8012b0c:	689b      	ldr	r3, [r3, #8]
 8012b0e:	4293      	cmp	r3, r2
 8012b10:	bf28      	it	cs
 8012b12:	4613      	movcs	r3, r2
 8012b14:	461a      	mov	r2, r3
 8012b16:	6879      	ldr	r1, [r7, #4]
 8012b18:	68f8      	ldr	r0, [r7, #12]
 8012b1a:	f001 f994 	bl	8013e46 <USBD_CtlContinueRx>
 8012b1e:	e07d      	b.n	8012c1c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8012b20:	68fb      	ldr	r3, [r7, #12]
 8012b22:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012b26:	f003 031f 	and.w	r3, r3, #31
 8012b2a:	2b02      	cmp	r3, #2
 8012b2c:	d014      	beq.n	8012b58 <USBD_LL_DataOutStage+0x98>
 8012b2e:	2b02      	cmp	r3, #2
 8012b30:	d81d      	bhi.n	8012b6e <USBD_LL_DataOutStage+0xae>
 8012b32:	2b00      	cmp	r3, #0
 8012b34:	d002      	beq.n	8012b3c <USBD_LL_DataOutStage+0x7c>
 8012b36:	2b01      	cmp	r3, #1
 8012b38:	d003      	beq.n	8012b42 <USBD_LL_DataOutStage+0x82>
 8012b3a:	e018      	b.n	8012b6e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	75bb      	strb	r3, [r7, #22]
            break;
 8012b40:	e018      	b.n	8012b74 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8012b42:	68fb      	ldr	r3, [r7, #12]
 8012b44:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012b48:	b2db      	uxtb	r3, r3
 8012b4a:	4619      	mov	r1, r3
 8012b4c:	68f8      	ldr	r0, [r7, #12]
 8012b4e:	f000 fa64 	bl	801301a <USBD_CoreFindIF>
 8012b52:	4603      	mov	r3, r0
 8012b54:	75bb      	strb	r3, [r7, #22]
            break;
 8012b56:	e00d      	b.n	8012b74 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8012b58:	68fb      	ldr	r3, [r7, #12]
 8012b5a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012b5e:	b2db      	uxtb	r3, r3
 8012b60:	4619      	mov	r1, r3
 8012b62:	68f8      	ldr	r0, [r7, #12]
 8012b64:	f000 fa66 	bl	8013034 <USBD_CoreFindEP>
 8012b68:	4603      	mov	r3, r0
 8012b6a:	75bb      	strb	r3, [r7, #22]
            break;
 8012b6c:	e002      	b.n	8012b74 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8012b6e:	2300      	movs	r3, #0
 8012b70:	75bb      	strb	r3, [r7, #22]
            break;
 8012b72:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8012b74:	7dbb      	ldrb	r3, [r7, #22]
 8012b76:	2b00      	cmp	r3, #0
 8012b78:	d119      	bne.n	8012bae <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b7a:	68fb      	ldr	r3, [r7, #12]
 8012b7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b80:	b2db      	uxtb	r3, r3
 8012b82:	2b03      	cmp	r3, #3
 8012b84:	d113      	bne.n	8012bae <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8012b86:	7dba      	ldrb	r2, [r7, #22]
 8012b88:	68fb      	ldr	r3, [r7, #12]
 8012b8a:	32ae      	adds	r2, #174	@ 0xae
 8012b8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b90:	691b      	ldr	r3, [r3, #16]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d00b      	beq.n	8012bae <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8012b96:	7dba      	ldrb	r2, [r7, #22]
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8012b9e:	7dba      	ldrb	r2, [r7, #22]
 8012ba0:	68fb      	ldr	r3, [r7, #12]
 8012ba2:	32ae      	adds	r2, #174	@ 0xae
 8012ba4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012ba8:	691b      	ldr	r3, [r3, #16]
 8012baa:	68f8      	ldr	r0, [r7, #12]
 8012bac:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012bae:	68f8      	ldr	r0, [r7, #12]
 8012bb0:	f001 f95a 	bl	8013e68 <USBD_CtlSendStatus>
 8012bb4:	e032      	b.n	8012c1c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8012bb6:	7afb      	ldrb	r3, [r7, #11]
 8012bb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012bbc:	b2db      	uxtb	r3, r3
 8012bbe:	4619      	mov	r1, r3
 8012bc0:	68f8      	ldr	r0, [r7, #12]
 8012bc2:	f000 fa37 	bl	8013034 <USBD_CoreFindEP>
 8012bc6:	4603      	mov	r3, r0
 8012bc8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012bca:	7dbb      	ldrb	r3, [r7, #22]
 8012bcc:	2bff      	cmp	r3, #255	@ 0xff
 8012bce:	d025      	beq.n	8012c1c <USBD_LL_DataOutStage+0x15c>
 8012bd0:	7dbb      	ldrb	r3, [r7, #22]
 8012bd2:	2b00      	cmp	r3, #0
 8012bd4:	d122      	bne.n	8012c1c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012bd6:	68fb      	ldr	r3, [r7, #12]
 8012bd8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012bdc:	b2db      	uxtb	r3, r3
 8012bde:	2b03      	cmp	r3, #3
 8012be0:	d117      	bne.n	8012c12 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8012be2:	7dba      	ldrb	r2, [r7, #22]
 8012be4:	68fb      	ldr	r3, [r7, #12]
 8012be6:	32ae      	adds	r2, #174	@ 0xae
 8012be8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012bec:	699b      	ldr	r3, [r3, #24]
 8012bee:	2b00      	cmp	r3, #0
 8012bf0:	d00f      	beq.n	8012c12 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8012bf2:	7dba      	ldrb	r2, [r7, #22]
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8012bfa:	7dba      	ldrb	r2, [r7, #22]
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	32ae      	adds	r2, #174	@ 0xae
 8012c00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012c04:	699b      	ldr	r3, [r3, #24]
 8012c06:	7afa      	ldrb	r2, [r7, #11]
 8012c08:	4611      	mov	r1, r2
 8012c0a:	68f8      	ldr	r0, [r7, #12]
 8012c0c:	4798      	blx	r3
 8012c0e:	4603      	mov	r3, r0
 8012c10:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8012c12:	7dfb      	ldrb	r3, [r7, #23]
 8012c14:	2b00      	cmp	r3, #0
 8012c16:	d001      	beq.n	8012c1c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8012c18:	7dfb      	ldrb	r3, [r7, #23]
 8012c1a:	e000      	b.n	8012c1e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8012c1c:	2300      	movs	r3, #0
}
 8012c1e:	4618      	mov	r0, r3
 8012c20:	3718      	adds	r7, #24
 8012c22:	46bd      	mov	sp, r7
 8012c24:	bd80      	pop	{r7, pc}

08012c26 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8012c26:	b580      	push	{r7, lr}
 8012c28:	b086      	sub	sp, #24
 8012c2a:	af00      	add	r7, sp, #0
 8012c2c:	60f8      	str	r0, [r7, #12]
 8012c2e:	460b      	mov	r3, r1
 8012c30:	607a      	str	r2, [r7, #4]
 8012c32:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8012c34:	7afb      	ldrb	r3, [r7, #11]
 8012c36:	2b00      	cmp	r3, #0
 8012c38:	d16f      	bne.n	8012d1a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8012c3a:	68fb      	ldr	r3, [r7, #12]
 8012c3c:	3314      	adds	r3, #20
 8012c3e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012c40:	68fb      	ldr	r3, [r7, #12]
 8012c42:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012c46:	2b02      	cmp	r3, #2
 8012c48:	d15a      	bne.n	8012d00 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8012c4a:	693b      	ldr	r3, [r7, #16]
 8012c4c:	689a      	ldr	r2, [r3, #8]
 8012c4e:	693b      	ldr	r3, [r7, #16]
 8012c50:	68db      	ldr	r3, [r3, #12]
 8012c52:	429a      	cmp	r2, r3
 8012c54:	d914      	bls.n	8012c80 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8012c56:	693b      	ldr	r3, [r7, #16]
 8012c58:	689a      	ldr	r2, [r3, #8]
 8012c5a:	693b      	ldr	r3, [r7, #16]
 8012c5c:	68db      	ldr	r3, [r3, #12]
 8012c5e:	1ad2      	subs	r2, r2, r3
 8012c60:	693b      	ldr	r3, [r7, #16]
 8012c62:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8012c64:	693b      	ldr	r3, [r7, #16]
 8012c66:	689b      	ldr	r3, [r3, #8]
 8012c68:	461a      	mov	r2, r3
 8012c6a:	6879      	ldr	r1, [r7, #4]
 8012c6c:	68f8      	ldr	r0, [r7, #12]
 8012c6e:	f001 f8bc 	bl	8013dea <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012c72:	2300      	movs	r3, #0
 8012c74:	2200      	movs	r2, #0
 8012c76:	2100      	movs	r1, #0
 8012c78:	68f8      	ldr	r0, [r7, #12]
 8012c7a:	f004 fe7b 	bl	8017974 <USBD_LL_PrepareReceive>
 8012c7e:	e03f      	b.n	8012d00 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012c80:	693b      	ldr	r3, [r7, #16]
 8012c82:	68da      	ldr	r2, [r3, #12]
 8012c84:	693b      	ldr	r3, [r7, #16]
 8012c86:	689b      	ldr	r3, [r3, #8]
 8012c88:	429a      	cmp	r2, r3
 8012c8a:	d11c      	bne.n	8012cc6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8012c8c:	693b      	ldr	r3, [r7, #16]
 8012c8e:	685a      	ldr	r2, [r3, #4]
 8012c90:	693b      	ldr	r3, [r7, #16]
 8012c92:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012c94:	429a      	cmp	r2, r3
 8012c96:	d316      	bcc.n	8012cc6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8012c98:	693b      	ldr	r3, [r7, #16]
 8012c9a:	685a      	ldr	r2, [r3, #4]
 8012c9c:	68fb      	ldr	r3, [r7, #12]
 8012c9e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012ca2:	429a      	cmp	r2, r3
 8012ca4:	d20f      	bcs.n	8012cc6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012ca6:	2200      	movs	r2, #0
 8012ca8:	2100      	movs	r1, #0
 8012caa:	68f8      	ldr	r0, [r7, #12]
 8012cac:	f001 f89d 	bl	8013dea <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012cb0:	68fb      	ldr	r3, [r7, #12]
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012cb8:	2300      	movs	r3, #0
 8012cba:	2200      	movs	r2, #0
 8012cbc:	2100      	movs	r1, #0
 8012cbe:	68f8      	ldr	r0, [r7, #12]
 8012cc0:	f004 fe58 	bl	8017974 <USBD_LL_PrepareReceive>
 8012cc4:	e01c      	b.n	8012d00 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012cc6:	68fb      	ldr	r3, [r7, #12]
 8012cc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ccc:	b2db      	uxtb	r3, r3
 8012cce:	2b03      	cmp	r3, #3
 8012cd0:	d10f      	bne.n	8012cf2 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8012cd2:	68fb      	ldr	r3, [r7, #12]
 8012cd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cd8:	68db      	ldr	r3, [r3, #12]
 8012cda:	2b00      	cmp	r3, #0
 8012cdc:	d009      	beq.n	8012cf2 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8012cde:	68fb      	ldr	r3, [r7, #12]
 8012ce0:	2200      	movs	r2, #0
 8012ce2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cec:	68db      	ldr	r3, [r3, #12]
 8012cee:	68f8      	ldr	r0, [r7, #12]
 8012cf0:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012cf2:	2180      	movs	r1, #128	@ 0x80
 8012cf4:	68f8      	ldr	r0, [r7, #12]
 8012cf6:	f004 fd93 	bl	8017820 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012cfa:	68f8      	ldr	r0, [r7, #12]
 8012cfc:	f001 f8c7 	bl	8013e8e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8012d06:	2b00      	cmp	r3, #0
 8012d08:	d03a      	beq.n	8012d80 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8012d0a:	68f8      	ldr	r0, [r7, #12]
 8012d0c:	f7ff fe42 	bl	8012994 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012d10:	68fb      	ldr	r3, [r7, #12]
 8012d12:	2200      	movs	r2, #0
 8012d14:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8012d18:	e032      	b.n	8012d80 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8012d1a:	7afb      	ldrb	r3, [r7, #11]
 8012d1c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012d20:	b2db      	uxtb	r3, r3
 8012d22:	4619      	mov	r1, r3
 8012d24:	68f8      	ldr	r0, [r7, #12]
 8012d26:	f000 f985 	bl	8013034 <USBD_CoreFindEP>
 8012d2a:	4603      	mov	r3, r0
 8012d2c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012d2e:	7dfb      	ldrb	r3, [r7, #23]
 8012d30:	2bff      	cmp	r3, #255	@ 0xff
 8012d32:	d025      	beq.n	8012d80 <USBD_LL_DataInStage+0x15a>
 8012d34:	7dfb      	ldrb	r3, [r7, #23]
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	d122      	bne.n	8012d80 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012d40:	b2db      	uxtb	r3, r3
 8012d42:	2b03      	cmp	r3, #3
 8012d44:	d11c      	bne.n	8012d80 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8012d46:	7dfa      	ldrb	r2, [r7, #23]
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	32ae      	adds	r2, #174	@ 0xae
 8012d4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d50:	695b      	ldr	r3, [r3, #20]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d014      	beq.n	8012d80 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8012d56:	7dfa      	ldrb	r2, [r7, #23]
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8012d5e:	7dfa      	ldrb	r2, [r7, #23]
 8012d60:	68fb      	ldr	r3, [r7, #12]
 8012d62:	32ae      	adds	r2, #174	@ 0xae
 8012d64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012d68:	695b      	ldr	r3, [r3, #20]
 8012d6a:	7afa      	ldrb	r2, [r7, #11]
 8012d6c:	4611      	mov	r1, r2
 8012d6e:	68f8      	ldr	r0, [r7, #12]
 8012d70:	4798      	blx	r3
 8012d72:	4603      	mov	r3, r0
 8012d74:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8012d76:	7dbb      	ldrb	r3, [r7, #22]
 8012d78:	2b00      	cmp	r3, #0
 8012d7a:	d001      	beq.n	8012d80 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8012d7c:	7dbb      	ldrb	r3, [r7, #22]
 8012d7e:	e000      	b.n	8012d82 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8012d80:	2300      	movs	r3, #0
}
 8012d82:	4618      	mov	r0, r3
 8012d84:	3718      	adds	r7, #24
 8012d86:	46bd      	mov	sp, r7
 8012d88:	bd80      	pop	{r7, pc}

08012d8a <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012d8a:	b580      	push	{r7, lr}
 8012d8c:	b084      	sub	sp, #16
 8012d8e:	af00      	add	r7, sp, #0
 8012d90:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8012d92:	2300      	movs	r3, #0
 8012d94:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012d96:	687b      	ldr	r3, [r7, #4]
 8012d98:	2201      	movs	r2, #1
 8012d9a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012d9e:	687b      	ldr	r3, [r7, #4]
 8012da0:	2200      	movs	r2, #0
 8012da2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	2200      	movs	r2, #0
 8012daa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012dac:	687b      	ldr	r3, [r7, #4]
 8012dae:	2200      	movs	r2, #0
 8012db0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8012db4:	687b      	ldr	r3, [r7, #4]
 8012db6:	2200      	movs	r2, #0
 8012db8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8012dbc:	687b      	ldr	r3, [r7, #4]
 8012dbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012dc2:	2b00      	cmp	r3, #0
 8012dc4:	d014      	beq.n	8012df0 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8012dc6:	687b      	ldr	r3, [r7, #4]
 8012dc8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012dcc:	685b      	ldr	r3, [r3, #4]
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	d00e      	beq.n	8012df0 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8012dd2:	687b      	ldr	r3, [r7, #4]
 8012dd4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012dd8:	685b      	ldr	r3, [r3, #4]
 8012dda:	687a      	ldr	r2, [r7, #4]
 8012ddc:	6852      	ldr	r2, [r2, #4]
 8012dde:	b2d2      	uxtb	r2, r2
 8012de0:	4611      	mov	r1, r2
 8012de2:	6878      	ldr	r0, [r7, #4]
 8012de4:	4798      	blx	r3
 8012de6:	4603      	mov	r3, r0
 8012de8:	2b00      	cmp	r3, #0
 8012dea:	d001      	beq.n	8012df0 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8012dec:	2303      	movs	r3, #3
 8012dee:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012df0:	2340      	movs	r3, #64	@ 0x40
 8012df2:	2200      	movs	r2, #0
 8012df4:	2100      	movs	r1, #0
 8012df6:	6878      	ldr	r0, [r7, #4]
 8012df8:	f004 fccd 	bl	8017796 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	2201      	movs	r2, #1
 8012e00:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012e04:	687b      	ldr	r3, [r7, #4]
 8012e06:	2240      	movs	r2, #64	@ 0x40
 8012e08:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012e0c:	2340      	movs	r3, #64	@ 0x40
 8012e0e:	2200      	movs	r2, #0
 8012e10:	2180      	movs	r1, #128	@ 0x80
 8012e12:	6878      	ldr	r0, [r7, #4]
 8012e14:	f004 fcbf 	bl	8017796 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	2201      	movs	r2, #1
 8012e1c:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	2240      	movs	r2, #64	@ 0x40
 8012e22:	621a      	str	r2, [r3, #32]

  return ret;
 8012e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8012e26:	4618      	mov	r0, r3
 8012e28:	3710      	adds	r7, #16
 8012e2a:	46bd      	mov	sp, r7
 8012e2c:	bd80      	pop	{r7, pc}

08012e2e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012e2e:	b480      	push	{r7}
 8012e30:	b083      	sub	sp, #12
 8012e32:	af00      	add	r7, sp, #0
 8012e34:	6078      	str	r0, [r7, #4]
 8012e36:	460b      	mov	r3, r1
 8012e38:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012e3a:	687b      	ldr	r3, [r7, #4]
 8012e3c:	78fa      	ldrb	r2, [r7, #3]
 8012e3e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012e40:	2300      	movs	r3, #0
}
 8012e42:	4618      	mov	r0, r3
 8012e44:	370c      	adds	r7, #12
 8012e46:	46bd      	mov	sp, r7
 8012e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e4c:	4770      	bx	lr

08012e4e <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012e4e:	b480      	push	{r7}
 8012e50:	b083      	sub	sp, #12
 8012e52:	af00      	add	r7, sp, #0
 8012e54:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8012e56:	687b      	ldr	r3, [r7, #4]
 8012e58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e5c:	b2db      	uxtb	r3, r3
 8012e5e:	2b04      	cmp	r3, #4
 8012e60:	d006      	beq.n	8012e70 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e68:	b2da      	uxtb	r2, r3
 8012e6a:	687b      	ldr	r3, [r7, #4]
 8012e6c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012e70:	687b      	ldr	r3, [r7, #4]
 8012e72:	2204      	movs	r2, #4
 8012e74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012e78:	2300      	movs	r3, #0
}
 8012e7a:	4618      	mov	r0, r3
 8012e7c:	370c      	adds	r7, #12
 8012e7e:	46bd      	mov	sp, r7
 8012e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e84:	4770      	bx	lr

08012e86 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012e86:	b480      	push	{r7}
 8012e88:	b083      	sub	sp, #12
 8012e8a:	af00      	add	r7, sp, #0
 8012e8c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012e94:	b2db      	uxtb	r3, r3
 8012e96:	2b04      	cmp	r3, #4
 8012e98:	d106      	bne.n	8012ea8 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012ea0:	b2da      	uxtb	r2, r3
 8012ea2:	687b      	ldr	r3, [r7, #4]
 8012ea4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012ea8:	2300      	movs	r3, #0
}
 8012eaa:	4618      	mov	r0, r3
 8012eac:	370c      	adds	r7, #12
 8012eae:	46bd      	mov	sp, r7
 8012eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012eb4:	4770      	bx	lr

08012eb6 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012eb6:	b580      	push	{r7, lr}
 8012eb8:	b082      	sub	sp, #8
 8012eba:	af00      	add	r7, sp, #0
 8012ebc:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ec4:	b2db      	uxtb	r3, r3
 8012ec6:	2b03      	cmp	r3, #3
 8012ec8:	d110      	bne.n	8012eec <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8012eca:	687b      	ldr	r3, [r7, #4]
 8012ecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d00b      	beq.n	8012eec <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012eda:	69db      	ldr	r3, [r3, #28]
 8012edc:	2b00      	cmp	r3, #0
 8012ede:	d005      	beq.n	8012eec <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8012ee0:	687b      	ldr	r3, [r7, #4]
 8012ee2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ee6:	69db      	ldr	r3, [r3, #28]
 8012ee8:	6878      	ldr	r0, [r7, #4]
 8012eea:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8012eec:	2300      	movs	r3, #0
}
 8012eee:	4618      	mov	r0, r3
 8012ef0:	3708      	adds	r7, #8
 8012ef2:	46bd      	mov	sp, r7
 8012ef4:	bd80      	pop	{r7, pc}

08012ef6 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8012ef6:	b580      	push	{r7, lr}
 8012ef8:	b082      	sub	sp, #8
 8012efa:	af00      	add	r7, sp, #0
 8012efc:	6078      	str	r0, [r7, #4]
 8012efe:	460b      	mov	r3, r1
 8012f00:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8012f02:	687b      	ldr	r3, [r7, #4]
 8012f04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012f08:	687b      	ldr	r3, [r7, #4]
 8012f0a:	32ae      	adds	r2, #174	@ 0xae
 8012f0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	d101      	bne.n	8012f18 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8012f14:	2303      	movs	r3, #3
 8012f16:	e01c      	b.n	8012f52 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012f18:	687b      	ldr	r3, [r7, #4]
 8012f1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f1e:	b2db      	uxtb	r3, r3
 8012f20:	2b03      	cmp	r3, #3
 8012f22:	d115      	bne.n	8012f50 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8012f24:	687b      	ldr	r3, [r7, #4]
 8012f26:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012f2a:	687b      	ldr	r3, [r7, #4]
 8012f2c:	32ae      	adds	r2, #174	@ 0xae
 8012f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f32:	6a1b      	ldr	r3, [r3, #32]
 8012f34:	2b00      	cmp	r3, #0
 8012f36:	d00b      	beq.n	8012f50 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8012f38:	687b      	ldr	r3, [r7, #4]
 8012f3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	32ae      	adds	r2, #174	@ 0xae
 8012f42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f46:	6a1b      	ldr	r3, [r3, #32]
 8012f48:	78fa      	ldrb	r2, [r7, #3]
 8012f4a:	4611      	mov	r1, r2
 8012f4c:	6878      	ldr	r0, [r7, #4]
 8012f4e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012f50:	2300      	movs	r3, #0
}
 8012f52:	4618      	mov	r0, r3
 8012f54:	3708      	adds	r7, #8
 8012f56:	46bd      	mov	sp, r7
 8012f58:	bd80      	pop	{r7, pc}

08012f5a <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8012f5a:	b580      	push	{r7, lr}
 8012f5c:	b082      	sub	sp, #8
 8012f5e:	af00      	add	r7, sp, #0
 8012f60:	6078      	str	r0, [r7, #4]
 8012f62:	460b      	mov	r3, r1
 8012f64:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	32ae      	adds	r2, #174	@ 0xae
 8012f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d101      	bne.n	8012f7c <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8012f78:	2303      	movs	r3, #3
 8012f7a:	e01c      	b.n	8012fb6 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012f7c:	687b      	ldr	r3, [r7, #4]
 8012f7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012f82:	b2db      	uxtb	r3, r3
 8012f84:	2b03      	cmp	r3, #3
 8012f86:	d115      	bne.n	8012fb4 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8012f88:	687b      	ldr	r3, [r7, #4]
 8012f8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012f8e:	687b      	ldr	r3, [r7, #4]
 8012f90:	32ae      	adds	r2, #174	@ 0xae
 8012f92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012f98:	2b00      	cmp	r3, #0
 8012f9a:	d00b      	beq.n	8012fb4 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8012f9c:	687b      	ldr	r3, [r7, #4]
 8012f9e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	32ae      	adds	r2, #174	@ 0xae
 8012fa6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8012fac:	78fa      	ldrb	r2, [r7, #3]
 8012fae:	4611      	mov	r1, r2
 8012fb0:	6878      	ldr	r0, [r7, #4]
 8012fb2:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8012fb4:	2300      	movs	r3, #0
}
 8012fb6:	4618      	mov	r0, r3
 8012fb8:	3708      	adds	r7, #8
 8012fba:	46bd      	mov	sp, r7
 8012fbc:	bd80      	pop	{r7, pc}

08012fbe <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8012fbe:	b480      	push	{r7}
 8012fc0:	b083      	sub	sp, #12
 8012fc2:	af00      	add	r7, sp, #0
 8012fc4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012fc6:	2300      	movs	r3, #0
}
 8012fc8:	4618      	mov	r0, r3
 8012fca:	370c      	adds	r7, #12
 8012fcc:	46bd      	mov	sp, r7
 8012fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fd2:	4770      	bx	lr

08012fd4 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8012fd4:	b580      	push	{r7, lr}
 8012fd6:	b084      	sub	sp, #16
 8012fd8:	af00      	add	r7, sp, #0
 8012fda:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8012fdc:	2300      	movs	r3, #0
 8012fde:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	2201      	movs	r2, #1
 8012fe4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8012fe8:	687b      	ldr	r3, [r7, #4]
 8012fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012fee:	2b00      	cmp	r3, #0
 8012ff0:	d00e      	beq.n	8013010 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ff8:	685b      	ldr	r3, [r3, #4]
 8012ffa:	687a      	ldr	r2, [r7, #4]
 8012ffc:	6852      	ldr	r2, [r2, #4]
 8012ffe:	b2d2      	uxtb	r2, r2
 8013000:	4611      	mov	r1, r2
 8013002:	6878      	ldr	r0, [r7, #4]
 8013004:	4798      	blx	r3
 8013006:	4603      	mov	r3, r0
 8013008:	2b00      	cmp	r3, #0
 801300a:	d001      	beq.n	8013010 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 801300c:	2303      	movs	r3, #3
 801300e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8013010:	7bfb      	ldrb	r3, [r7, #15]
}
 8013012:	4618      	mov	r0, r3
 8013014:	3710      	adds	r7, #16
 8013016:	46bd      	mov	sp, r7
 8013018:	bd80      	pop	{r7, pc}

0801301a <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801301a:	b480      	push	{r7}
 801301c:	b083      	sub	sp, #12
 801301e:	af00      	add	r7, sp, #0
 8013020:	6078      	str	r0, [r7, #4]
 8013022:	460b      	mov	r3, r1
 8013024:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013026:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013028:	4618      	mov	r0, r3
 801302a:	370c      	adds	r7, #12
 801302c:	46bd      	mov	sp, r7
 801302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013032:	4770      	bx	lr

08013034 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8013034:	b480      	push	{r7}
 8013036:	b083      	sub	sp, #12
 8013038:	af00      	add	r7, sp, #0
 801303a:	6078      	str	r0, [r7, #4]
 801303c:	460b      	mov	r3, r1
 801303e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8013040:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8013042:	4618      	mov	r0, r3
 8013044:	370c      	adds	r7, #12
 8013046:	46bd      	mov	sp, r7
 8013048:	f85d 7b04 	ldr.w	r7, [sp], #4
 801304c:	4770      	bx	lr

0801304e <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801304e:	b580      	push	{r7, lr}
 8013050:	b086      	sub	sp, #24
 8013052:	af00      	add	r7, sp, #0
 8013054:	6078      	str	r0, [r7, #4]
 8013056:	460b      	mov	r3, r1
 8013058:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8013062:	2300      	movs	r3, #0
 8013064:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	885b      	ldrh	r3, [r3, #2]
 801306a:	b29b      	uxth	r3, r3
 801306c:	68fa      	ldr	r2, [r7, #12]
 801306e:	7812      	ldrb	r2, [r2, #0]
 8013070:	4293      	cmp	r3, r2
 8013072:	d91f      	bls.n	80130b4 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8013074:	68fb      	ldr	r3, [r7, #12]
 8013076:	781b      	ldrb	r3, [r3, #0]
 8013078:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801307a:	e013      	b.n	80130a4 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801307c:	f107 030a 	add.w	r3, r7, #10
 8013080:	4619      	mov	r1, r3
 8013082:	6978      	ldr	r0, [r7, #20]
 8013084:	f000 f81b 	bl	80130be <USBD_GetNextDesc>
 8013088:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801308a:	697b      	ldr	r3, [r7, #20]
 801308c:	785b      	ldrb	r3, [r3, #1]
 801308e:	2b05      	cmp	r3, #5
 8013090:	d108      	bne.n	80130a4 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8013092:	697b      	ldr	r3, [r7, #20]
 8013094:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8013096:	693b      	ldr	r3, [r7, #16]
 8013098:	789b      	ldrb	r3, [r3, #2]
 801309a:	78fa      	ldrb	r2, [r7, #3]
 801309c:	429a      	cmp	r2, r3
 801309e:	d008      	beq.n	80130b2 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 80130a0:	2300      	movs	r3, #0
 80130a2:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	885b      	ldrh	r3, [r3, #2]
 80130a8:	b29a      	uxth	r2, r3
 80130aa:	897b      	ldrh	r3, [r7, #10]
 80130ac:	429a      	cmp	r2, r3
 80130ae:	d8e5      	bhi.n	801307c <USBD_GetEpDesc+0x2e>
 80130b0:	e000      	b.n	80130b4 <USBD_GetEpDesc+0x66>
          break;
 80130b2:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80130b4:	693b      	ldr	r3, [r7, #16]
}
 80130b6:	4618      	mov	r0, r3
 80130b8:	3718      	adds	r7, #24
 80130ba:	46bd      	mov	sp, r7
 80130bc:	bd80      	pop	{r7, pc}

080130be <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80130be:	b480      	push	{r7}
 80130c0:	b085      	sub	sp, #20
 80130c2:	af00      	add	r7, sp, #0
 80130c4:	6078      	str	r0, [r7, #4]
 80130c6:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80130cc:	683b      	ldr	r3, [r7, #0]
 80130ce:	881b      	ldrh	r3, [r3, #0]
 80130d0:	68fa      	ldr	r2, [r7, #12]
 80130d2:	7812      	ldrb	r2, [r2, #0]
 80130d4:	4413      	add	r3, r2
 80130d6:	b29a      	uxth	r2, r3
 80130d8:	683b      	ldr	r3, [r7, #0]
 80130da:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	781b      	ldrb	r3, [r3, #0]
 80130e0:	461a      	mov	r2, r3
 80130e2:	687b      	ldr	r3, [r7, #4]
 80130e4:	4413      	add	r3, r2
 80130e6:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80130e8:	68fb      	ldr	r3, [r7, #12]
}
 80130ea:	4618      	mov	r0, r3
 80130ec:	3714      	adds	r7, #20
 80130ee:	46bd      	mov	sp, r7
 80130f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80130f4:	4770      	bx	lr

080130f6 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80130f6:	b480      	push	{r7}
 80130f8:	b087      	sub	sp, #28
 80130fa:	af00      	add	r7, sp, #0
 80130fc:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8013102:	697b      	ldr	r3, [r7, #20]
 8013104:	781b      	ldrb	r3, [r3, #0]
 8013106:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8013108:	697b      	ldr	r3, [r7, #20]
 801310a:	3301      	adds	r3, #1
 801310c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801310e:	697b      	ldr	r3, [r7, #20]
 8013110:	781b      	ldrb	r3, [r3, #0]
 8013112:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8013114:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8013118:	021b      	lsls	r3, r3, #8
 801311a:	b21a      	sxth	r2, r3
 801311c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013120:	4313      	orrs	r3, r2
 8013122:	b21b      	sxth	r3, r3
 8013124:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8013126:	89fb      	ldrh	r3, [r7, #14]
}
 8013128:	4618      	mov	r0, r3
 801312a:	371c      	adds	r7, #28
 801312c:	46bd      	mov	sp, r7
 801312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013132:	4770      	bx	lr

08013134 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013134:	b580      	push	{r7, lr}
 8013136:	b084      	sub	sp, #16
 8013138:	af00      	add	r7, sp, #0
 801313a:	6078      	str	r0, [r7, #4]
 801313c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801313e:	2300      	movs	r3, #0
 8013140:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013142:	683b      	ldr	r3, [r7, #0]
 8013144:	781b      	ldrb	r3, [r3, #0]
 8013146:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801314a:	2b40      	cmp	r3, #64	@ 0x40
 801314c:	d005      	beq.n	801315a <USBD_StdDevReq+0x26>
 801314e:	2b40      	cmp	r3, #64	@ 0x40
 8013150:	d857      	bhi.n	8013202 <USBD_StdDevReq+0xce>
 8013152:	2b00      	cmp	r3, #0
 8013154:	d00f      	beq.n	8013176 <USBD_StdDevReq+0x42>
 8013156:	2b20      	cmp	r3, #32
 8013158:	d153      	bne.n	8013202 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801315a:	687b      	ldr	r3, [r7, #4]
 801315c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8013160:	687b      	ldr	r3, [r7, #4]
 8013162:	32ae      	adds	r2, #174	@ 0xae
 8013164:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013168:	689b      	ldr	r3, [r3, #8]
 801316a:	6839      	ldr	r1, [r7, #0]
 801316c:	6878      	ldr	r0, [r7, #4]
 801316e:	4798      	blx	r3
 8013170:	4603      	mov	r3, r0
 8013172:	73fb      	strb	r3, [r7, #15]
      break;
 8013174:	e04a      	b.n	801320c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013176:	683b      	ldr	r3, [r7, #0]
 8013178:	785b      	ldrb	r3, [r3, #1]
 801317a:	2b09      	cmp	r3, #9
 801317c:	d83b      	bhi.n	80131f6 <USBD_StdDevReq+0xc2>
 801317e:	a201      	add	r2, pc, #4	@ (adr r2, 8013184 <USBD_StdDevReq+0x50>)
 8013180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013184:	080131d9 	.word	0x080131d9
 8013188:	080131ed 	.word	0x080131ed
 801318c:	080131f7 	.word	0x080131f7
 8013190:	080131e3 	.word	0x080131e3
 8013194:	080131f7 	.word	0x080131f7
 8013198:	080131b7 	.word	0x080131b7
 801319c:	080131ad 	.word	0x080131ad
 80131a0:	080131f7 	.word	0x080131f7
 80131a4:	080131cf 	.word	0x080131cf
 80131a8:	080131c1 	.word	0x080131c1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80131ac:	6839      	ldr	r1, [r7, #0]
 80131ae:	6878      	ldr	r0, [r7, #4]
 80131b0:	f000 fa3c 	bl	801362c <USBD_GetDescriptor>
          break;
 80131b4:	e024      	b.n	8013200 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80131b6:	6839      	ldr	r1, [r7, #0]
 80131b8:	6878      	ldr	r0, [r7, #4]
 80131ba:	f000 fba1 	bl	8013900 <USBD_SetAddress>
          break;
 80131be:	e01f      	b.n	8013200 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80131c0:	6839      	ldr	r1, [r7, #0]
 80131c2:	6878      	ldr	r0, [r7, #4]
 80131c4:	f000 fbe0 	bl	8013988 <USBD_SetConfig>
 80131c8:	4603      	mov	r3, r0
 80131ca:	73fb      	strb	r3, [r7, #15]
          break;
 80131cc:	e018      	b.n	8013200 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80131ce:	6839      	ldr	r1, [r7, #0]
 80131d0:	6878      	ldr	r0, [r7, #4]
 80131d2:	f000 fc83 	bl	8013adc <USBD_GetConfig>
          break;
 80131d6:	e013      	b.n	8013200 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80131d8:	6839      	ldr	r1, [r7, #0]
 80131da:	6878      	ldr	r0, [r7, #4]
 80131dc:	f000 fcb4 	bl	8013b48 <USBD_GetStatus>
          break;
 80131e0:	e00e      	b.n	8013200 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80131e2:	6839      	ldr	r1, [r7, #0]
 80131e4:	6878      	ldr	r0, [r7, #4]
 80131e6:	f000 fce3 	bl	8013bb0 <USBD_SetFeature>
          break;
 80131ea:	e009      	b.n	8013200 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80131ec:	6839      	ldr	r1, [r7, #0]
 80131ee:	6878      	ldr	r0, [r7, #4]
 80131f0:	f000 fd07 	bl	8013c02 <USBD_ClrFeature>
          break;
 80131f4:	e004      	b.n	8013200 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80131f6:	6839      	ldr	r1, [r7, #0]
 80131f8:	6878      	ldr	r0, [r7, #4]
 80131fa:	f000 fd5e 	bl	8013cba <USBD_CtlError>
          break;
 80131fe:	bf00      	nop
      }
      break;
 8013200:	e004      	b.n	801320c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8013202:	6839      	ldr	r1, [r7, #0]
 8013204:	6878      	ldr	r0, [r7, #4]
 8013206:	f000 fd58 	bl	8013cba <USBD_CtlError>
      break;
 801320a:	bf00      	nop
  }

  return ret;
 801320c:	7bfb      	ldrb	r3, [r7, #15]
}
 801320e:	4618      	mov	r0, r3
 8013210:	3710      	adds	r7, #16
 8013212:	46bd      	mov	sp, r7
 8013214:	bd80      	pop	{r7, pc}
 8013216:	bf00      	nop

08013218 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013218:	b580      	push	{r7, lr}
 801321a:	b084      	sub	sp, #16
 801321c:	af00      	add	r7, sp, #0
 801321e:	6078      	str	r0, [r7, #4]
 8013220:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013222:	2300      	movs	r3, #0
 8013224:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013226:	683b      	ldr	r3, [r7, #0]
 8013228:	781b      	ldrb	r3, [r3, #0]
 801322a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801322e:	2b40      	cmp	r3, #64	@ 0x40
 8013230:	d005      	beq.n	801323e <USBD_StdItfReq+0x26>
 8013232:	2b40      	cmp	r3, #64	@ 0x40
 8013234:	d852      	bhi.n	80132dc <USBD_StdItfReq+0xc4>
 8013236:	2b00      	cmp	r3, #0
 8013238:	d001      	beq.n	801323e <USBD_StdItfReq+0x26>
 801323a:	2b20      	cmp	r3, #32
 801323c:	d14e      	bne.n	80132dc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013244:	b2db      	uxtb	r3, r3
 8013246:	3b01      	subs	r3, #1
 8013248:	2b02      	cmp	r3, #2
 801324a:	d840      	bhi.n	80132ce <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801324c:	683b      	ldr	r3, [r7, #0]
 801324e:	889b      	ldrh	r3, [r3, #4]
 8013250:	b2db      	uxtb	r3, r3
 8013252:	2b01      	cmp	r3, #1
 8013254:	d836      	bhi.n	80132c4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8013256:	683b      	ldr	r3, [r7, #0]
 8013258:	889b      	ldrh	r3, [r3, #4]
 801325a:	b2db      	uxtb	r3, r3
 801325c:	4619      	mov	r1, r3
 801325e:	6878      	ldr	r0, [r7, #4]
 8013260:	f7ff fedb 	bl	801301a <USBD_CoreFindIF>
 8013264:	4603      	mov	r3, r0
 8013266:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013268:	7bbb      	ldrb	r3, [r7, #14]
 801326a:	2bff      	cmp	r3, #255	@ 0xff
 801326c:	d01d      	beq.n	80132aa <USBD_StdItfReq+0x92>
 801326e:	7bbb      	ldrb	r3, [r7, #14]
 8013270:	2b00      	cmp	r3, #0
 8013272:	d11a      	bne.n	80132aa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8013274:	7bba      	ldrb	r2, [r7, #14]
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	32ae      	adds	r2, #174	@ 0xae
 801327a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801327e:	689b      	ldr	r3, [r3, #8]
 8013280:	2b00      	cmp	r3, #0
 8013282:	d00f      	beq.n	80132a4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8013284:	7bba      	ldrb	r2, [r7, #14]
 8013286:	687b      	ldr	r3, [r7, #4]
 8013288:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801328c:	7bba      	ldrb	r2, [r7, #14]
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	32ae      	adds	r2, #174	@ 0xae
 8013292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013296:	689b      	ldr	r3, [r3, #8]
 8013298:	6839      	ldr	r1, [r7, #0]
 801329a:	6878      	ldr	r0, [r7, #4]
 801329c:	4798      	blx	r3
 801329e:	4603      	mov	r3, r0
 80132a0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80132a2:	e004      	b.n	80132ae <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80132a4:	2303      	movs	r3, #3
 80132a6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80132a8:	e001      	b.n	80132ae <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80132aa:	2303      	movs	r3, #3
 80132ac:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80132ae:	683b      	ldr	r3, [r7, #0]
 80132b0:	88db      	ldrh	r3, [r3, #6]
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	d110      	bne.n	80132d8 <USBD_StdItfReq+0xc0>
 80132b6:	7bfb      	ldrb	r3, [r7, #15]
 80132b8:	2b00      	cmp	r3, #0
 80132ba:	d10d      	bne.n	80132d8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80132bc:	6878      	ldr	r0, [r7, #4]
 80132be:	f000 fdd3 	bl	8013e68 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80132c2:	e009      	b.n	80132d8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80132c4:	6839      	ldr	r1, [r7, #0]
 80132c6:	6878      	ldr	r0, [r7, #4]
 80132c8:	f000 fcf7 	bl	8013cba <USBD_CtlError>
          break;
 80132cc:	e004      	b.n	80132d8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80132ce:	6839      	ldr	r1, [r7, #0]
 80132d0:	6878      	ldr	r0, [r7, #4]
 80132d2:	f000 fcf2 	bl	8013cba <USBD_CtlError>
          break;
 80132d6:	e000      	b.n	80132da <USBD_StdItfReq+0xc2>
          break;
 80132d8:	bf00      	nop
      }
      break;
 80132da:	e004      	b.n	80132e6 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80132dc:	6839      	ldr	r1, [r7, #0]
 80132de:	6878      	ldr	r0, [r7, #4]
 80132e0:	f000 fceb 	bl	8013cba <USBD_CtlError>
      break;
 80132e4:	bf00      	nop
  }

  return ret;
 80132e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80132e8:	4618      	mov	r0, r3
 80132ea:	3710      	adds	r7, #16
 80132ec:	46bd      	mov	sp, r7
 80132ee:	bd80      	pop	{r7, pc}

080132f0 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80132f0:	b580      	push	{r7, lr}
 80132f2:	b084      	sub	sp, #16
 80132f4:	af00      	add	r7, sp, #0
 80132f6:	6078      	str	r0, [r7, #4]
 80132f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80132fa:	2300      	movs	r3, #0
 80132fc:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80132fe:	683b      	ldr	r3, [r7, #0]
 8013300:	889b      	ldrh	r3, [r3, #4]
 8013302:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8013304:	683b      	ldr	r3, [r7, #0]
 8013306:	781b      	ldrb	r3, [r3, #0]
 8013308:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801330c:	2b40      	cmp	r3, #64	@ 0x40
 801330e:	d007      	beq.n	8013320 <USBD_StdEPReq+0x30>
 8013310:	2b40      	cmp	r3, #64	@ 0x40
 8013312:	f200 817f 	bhi.w	8013614 <USBD_StdEPReq+0x324>
 8013316:	2b00      	cmp	r3, #0
 8013318:	d02a      	beq.n	8013370 <USBD_StdEPReq+0x80>
 801331a:	2b20      	cmp	r3, #32
 801331c:	f040 817a 	bne.w	8013614 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8013320:	7bbb      	ldrb	r3, [r7, #14]
 8013322:	4619      	mov	r1, r3
 8013324:	6878      	ldr	r0, [r7, #4]
 8013326:	f7ff fe85 	bl	8013034 <USBD_CoreFindEP>
 801332a:	4603      	mov	r3, r0
 801332c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801332e:	7b7b      	ldrb	r3, [r7, #13]
 8013330:	2bff      	cmp	r3, #255	@ 0xff
 8013332:	f000 8174 	beq.w	801361e <USBD_StdEPReq+0x32e>
 8013336:	7b7b      	ldrb	r3, [r7, #13]
 8013338:	2b00      	cmp	r3, #0
 801333a:	f040 8170 	bne.w	801361e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801333e:	7b7a      	ldrb	r2, [r7, #13]
 8013340:	687b      	ldr	r3, [r7, #4]
 8013342:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8013346:	7b7a      	ldrb	r2, [r7, #13]
 8013348:	687b      	ldr	r3, [r7, #4]
 801334a:	32ae      	adds	r2, #174	@ 0xae
 801334c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013350:	689b      	ldr	r3, [r3, #8]
 8013352:	2b00      	cmp	r3, #0
 8013354:	f000 8163 	beq.w	801361e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8013358:	7b7a      	ldrb	r2, [r7, #13]
 801335a:	687b      	ldr	r3, [r7, #4]
 801335c:	32ae      	adds	r2, #174	@ 0xae
 801335e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013362:	689b      	ldr	r3, [r3, #8]
 8013364:	6839      	ldr	r1, [r7, #0]
 8013366:	6878      	ldr	r0, [r7, #4]
 8013368:	4798      	blx	r3
 801336a:	4603      	mov	r3, r0
 801336c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801336e:	e156      	b.n	801361e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013370:	683b      	ldr	r3, [r7, #0]
 8013372:	785b      	ldrb	r3, [r3, #1]
 8013374:	2b03      	cmp	r3, #3
 8013376:	d008      	beq.n	801338a <USBD_StdEPReq+0x9a>
 8013378:	2b03      	cmp	r3, #3
 801337a:	f300 8145 	bgt.w	8013608 <USBD_StdEPReq+0x318>
 801337e:	2b00      	cmp	r3, #0
 8013380:	f000 809b 	beq.w	80134ba <USBD_StdEPReq+0x1ca>
 8013384:	2b01      	cmp	r3, #1
 8013386:	d03c      	beq.n	8013402 <USBD_StdEPReq+0x112>
 8013388:	e13e      	b.n	8013608 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013390:	b2db      	uxtb	r3, r3
 8013392:	2b02      	cmp	r3, #2
 8013394:	d002      	beq.n	801339c <USBD_StdEPReq+0xac>
 8013396:	2b03      	cmp	r3, #3
 8013398:	d016      	beq.n	80133c8 <USBD_StdEPReq+0xd8>
 801339a:	e02c      	b.n	80133f6 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801339c:	7bbb      	ldrb	r3, [r7, #14]
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d00d      	beq.n	80133be <USBD_StdEPReq+0xce>
 80133a2:	7bbb      	ldrb	r3, [r7, #14]
 80133a4:	2b80      	cmp	r3, #128	@ 0x80
 80133a6:	d00a      	beq.n	80133be <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80133a8:	7bbb      	ldrb	r3, [r7, #14]
 80133aa:	4619      	mov	r1, r3
 80133ac:	6878      	ldr	r0, [r7, #4]
 80133ae:	f004 fa37 	bl	8017820 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80133b2:	2180      	movs	r1, #128	@ 0x80
 80133b4:	6878      	ldr	r0, [r7, #4]
 80133b6:	f004 fa33 	bl	8017820 <USBD_LL_StallEP>
 80133ba:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80133bc:	e020      	b.n	8013400 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80133be:	6839      	ldr	r1, [r7, #0]
 80133c0:	6878      	ldr	r0, [r7, #4]
 80133c2:	f000 fc7a 	bl	8013cba <USBD_CtlError>
              break;
 80133c6:	e01b      	b.n	8013400 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80133c8:	683b      	ldr	r3, [r7, #0]
 80133ca:	885b      	ldrh	r3, [r3, #2]
 80133cc:	2b00      	cmp	r3, #0
 80133ce:	d10e      	bne.n	80133ee <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80133d0:	7bbb      	ldrb	r3, [r7, #14]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d00b      	beq.n	80133ee <USBD_StdEPReq+0xfe>
 80133d6:	7bbb      	ldrb	r3, [r7, #14]
 80133d8:	2b80      	cmp	r3, #128	@ 0x80
 80133da:	d008      	beq.n	80133ee <USBD_StdEPReq+0xfe>
 80133dc:	683b      	ldr	r3, [r7, #0]
 80133de:	88db      	ldrh	r3, [r3, #6]
 80133e0:	2b00      	cmp	r3, #0
 80133e2:	d104      	bne.n	80133ee <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80133e4:	7bbb      	ldrb	r3, [r7, #14]
 80133e6:	4619      	mov	r1, r3
 80133e8:	6878      	ldr	r0, [r7, #4]
 80133ea:	f004 fa19 	bl	8017820 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80133ee:	6878      	ldr	r0, [r7, #4]
 80133f0:	f000 fd3a 	bl	8013e68 <USBD_CtlSendStatus>

              break;
 80133f4:	e004      	b.n	8013400 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80133f6:	6839      	ldr	r1, [r7, #0]
 80133f8:	6878      	ldr	r0, [r7, #4]
 80133fa:	f000 fc5e 	bl	8013cba <USBD_CtlError>
              break;
 80133fe:	bf00      	nop
          }
          break;
 8013400:	e107      	b.n	8013612 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013408:	b2db      	uxtb	r3, r3
 801340a:	2b02      	cmp	r3, #2
 801340c:	d002      	beq.n	8013414 <USBD_StdEPReq+0x124>
 801340e:	2b03      	cmp	r3, #3
 8013410:	d016      	beq.n	8013440 <USBD_StdEPReq+0x150>
 8013412:	e04b      	b.n	80134ac <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013414:	7bbb      	ldrb	r3, [r7, #14]
 8013416:	2b00      	cmp	r3, #0
 8013418:	d00d      	beq.n	8013436 <USBD_StdEPReq+0x146>
 801341a:	7bbb      	ldrb	r3, [r7, #14]
 801341c:	2b80      	cmp	r3, #128	@ 0x80
 801341e:	d00a      	beq.n	8013436 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013420:	7bbb      	ldrb	r3, [r7, #14]
 8013422:	4619      	mov	r1, r3
 8013424:	6878      	ldr	r0, [r7, #4]
 8013426:	f004 f9fb 	bl	8017820 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801342a:	2180      	movs	r1, #128	@ 0x80
 801342c:	6878      	ldr	r0, [r7, #4]
 801342e:	f004 f9f7 	bl	8017820 <USBD_LL_StallEP>
 8013432:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013434:	e040      	b.n	80134b8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8013436:	6839      	ldr	r1, [r7, #0]
 8013438:	6878      	ldr	r0, [r7, #4]
 801343a:	f000 fc3e 	bl	8013cba <USBD_CtlError>
              break;
 801343e:	e03b      	b.n	80134b8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013440:	683b      	ldr	r3, [r7, #0]
 8013442:	885b      	ldrh	r3, [r3, #2]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d136      	bne.n	80134b6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013448:	7bbb      	ldrb	r3, [r7, #14]
 801344a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801344e:	2b00      	cmp	r3, #0
 8013450:	d004      	beq.n	801345c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8013452:	7bbb      	ldrb	r3, [r7, #14]
 8013454:	4619      	mov	r1, r3
 8013456:	6878      	ldr	r0, [r7, #4]
 8013458:	f004 fa01 	bl	801785e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801345c:	6878      	ldr	r0, [r7, #4]
 801345e:	f000 fd03 	bl	8013e68 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8013462:	7bbb      	ldrb	r3, [r7, #14]
 8013464:	4619      	mov	r1, r3
 8013466:	6878      	ldr	r0, [r7, #4]
 8013468:	f7ff fde4 	bl	8013034 <USBD_CoreFindEP>
 801346c:	4603      	mov	r3, r0
 801346e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013470:	7b7b      	ldrb	r3, [r7, #13]
 8013472:	2bff      	cmp	r3, #255	@ 0xff
 8013474:	d01f      	beq.n	80134b6 <USBD_StdEPReq+0x1c6>
 8013476:	7b7b      	ldrb	r3, [r7, #13]
 8013478:	2b00      	cmp	r3, #0
 801347a:	d11c      	bne.n	80134b6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 801347c:	7b7a      	ldrb	r2, [r7, #13]
 801347e:	687b      	ldr	r3, [r7, #4]
 8013480:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8013484:	7b7a      	ldrb	r2, [r7, #13]
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	32ae      	adds	r2, #174	@ 0xae
 801348a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801348e:	689b      	ldr	r3, [r3, #8]
 8013490:	2b00      	cmp	r3, #0
 8013492:	d010      	beq.n	80134b6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8013494:	7b7a      	ldrb	r2, [r7, #13]
 8013496:	687b      	ldr	r3, [r7, #4]
 8013498:	32ae      	adds	r2, #174	@ 0xae
 801349a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801349e:	689b      	ldr	r3, [r3, #8]
 80134a0:	6839      	ldr	r1, [r7, #0]
 80134a2:	6878      	ldr	r0, [r7, #4]
 80134a4:	4798      	blx	r3
 80134a6:	4603      	mov	r3, r0
 80134a8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80134aa:	e004      	b.n	80134b6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80134ac:	6839      	ldr	r1, [r7, #0]
 80134ae:	6878      	ldr	r0, [r7, #4]
 80134b0:	f000 fc03 	bl	8013cba <USBD_CtlError>
              break;
 80134b4:	e000      	b.n	80134b8 <USBD_StdEPReq+0x1c8>
              break;
 80134b6:	bf00      	nop
          }
          break;
 80134b8:	e0ab      	b.n	8013612 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80134ba:	687b      	ldr	r3, [r7, #4]
 80134bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80134c0:	b2db      	uxtb	r3, r3
 80134c2:	2b02      	cmp	r3, #2
 80134c4:	d002      	beq.n	80134cc <USBD_StdEPReq+0x1dc>
 80134c6:	2b03      	cmp	r3, #3
 80134c8:	d032      	beq.n	8013530 <USBD_StdEPReq+0x240>
 80134ca:	e097      	b.n	80135fc <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80134cc:	7bbb      	ldrb	r3, [r7, #14]
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d007      	beq.n	80134e2 <USBD_StdEPReq+0x1f2>
 80134d2:	7bbb      	ldrb	r3, [r7, #14]
 80134d4:	2b80      	cmp	r3, #128	@ 0x80
 80134d6:	d004      	beq.n	80134e2 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80134d8:	6839      	ldr	r1, [r7, #0]
 80134da:	6878      	ldr	r0, [r7, #4]
 80134dc:	f000 fbed 	bl	8013cba <USBD_CtlError>
                break;
 80134e0:	e091      	b.n	8013606 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80134e2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	da0b      	bge.n	8013502 <USBD_StdEPReq+0x212>
 80134ea:	7bbb      	ldrb	r3, [r7, #14]
 80134ec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80134f0:	4613      	mov	r3, r2
 80134f2:	009b      	lsls	r3, r3, #2
 80134f4:	4413      	add	r3, r2
 80134f6:	009b      	lsls	r3, r3, #2
 80134f8:	3310      	adds	r3, #16
 80134fa:	687a      	ldr	r2, [r7, #4]
 80134fc:	4413      	add	r3, r2
 80134fe:	3304      	adds	r3, #4
 8013500:	e00b      	b.n	801351a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8013502:	7bbb      	ldrb	r3, [r7, #14]
 8013504:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013508:	4613      	mov	r3, r2
 801350a:	009b      	lsls	r3, r3, #2
 801350c:	4413      	add	r3, r2
 801350e:	009b      	lsls	r3, r3, #2
 8013510:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8013514:	687a      	ldr	r2, [r7, #4]
 8013516:	4413      	add	r3, r2
 8013518:	3304      	adds	r3, #4
 801351a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801351c:	68bb      	ldr	r3, [r7, #8]
 801351e:	2200      	movs	r2, #0
 8013520:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8013522:	68bb      	ldr	r3, [r7, #8]
 8013524:	2202      	movs	r2, #2
 8013526:	4619      	mov	r1, r3
 8013528:	6878      	ldr	r0, [r7, #4]
 801352a:	f000 fc43 	bl	8013db4 <USBD_CtlSendData>
              break;
 801352e:	e06a      	b.n	8013606 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8013530:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013534:	2b00      	cmp	r3, #0
 8013536:	da11      	bge.n	801355c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8013538:	7bbb      	ldrb	r3, [r7, #14]
 801353a:	f003 020f 	and.w	r2, r3, #15
 801353e:	6879      	ldr	r1, [r7, #4]
 8013540:	4613      	mov	r3, r2
 8013542:	009b      	lsls	r3, r3, #2
 8013544:	4413      	add	r3, r2
 8013546:	009b      	lsls	r3, r3, #2
 8013548:	440b      	add	r3, r1
 801354a:	3324      	adds	r3, #36	@ 0x24
 801354c:	881b      	ldrh	r3, [r3, #0]
 801354e:	2b00      	cmp	r3, #0
 8013550:	d117      	bne.n	8013582 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8013552:	6839      	ldr	r1, [r7, #0]
 8013554:	6878      	ldr	r0, [r7, #4]
 8013556:	f000 fbb0 	bl	8013cba <USBD_CtlError>
                  break;
 801355a:	e054      	b.n	8013606 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801355c:	7bbb      	ldrb	r3, [r7, #14]
 801355e:	f003 020f 	and.w	r2, r3, #15
 8013562:	6879      	ldr	r1, [r7, #4]
 8013564:	4613      	mov	r3, r2
 8013566:	009b      	lsls	r3, r3, #2
 8013568:	4413      	add	r3, r2
 801356a:	009b      	lsls	r3, r3, #2
 801356c:	440b      	add	r3, r1
 801356e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8013572:	881b      	ldrh	r3, [r3, #0]
 8013574:	2b00      	cmp	r3, #0
 8013576:	d104      	bne.n	8013582 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8013578:	6839      	ldr	r1, [r7, #0]
 801357a:	6878      	ldr	r0, [r7, #4]
 801357c:	f000 fb9d 	bl	8013cba <USBD_CtlError>
                  break;
 8013580:	e041      	b.n	8013606 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013582:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013586:	2b00      	cmp	r3, #0
 8013588:	da0b      	bge.n	80135a2 <USBD_StdEPReq+0x2b2>
 801358a:	7bbb      	ldrb	r3, [r7, #14]
 801358c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8013590:	4613      	mov	r3, r2
 8013592:	009b      	lsls	r3, r3, #2
 8013594:	4413      	add	r3, r2
 8013596:	009b      	lsls	r3, r3, #2
 8013598:	3310      	adds	r3, #16
 801359a:	687a      	ldr	r2, [r7, #4]
 801359c:	4413      	add	r3, r2
 801359e:	3304      	adds	r3, #4
 80135a0:	e00b      	b.n	80135ba <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80135a2:	7bbb      	ldrb	r3, [r7, #14]
 80135a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80135a8:	4613      	mov	r3, r2
 80135aa:	009b      	lsls	r3, r3, #2
 80135ac:	4413      	add	r3, r2
 80135ae:	009b      	lsls	r3, r3, #2
 80135b0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80135b4:	687a      	ldr	r2, [r7, #4]
 80135b6:	4413      	add	r3, r2
 80135b8:	3304      	adds	r3, #4
 80135ba:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80135bc:	7bbb      	ldrb	r3, [r7, #14]
 80135be:	2b00      	cmp	r3, #0
 80135c0:	d002      	beq.n	80135c8 <USBD_StdEPReq+0x2d8>
 80135c2:	7bbb      	ldrb	r3, [r7, #14]
 80135c4:	2b80      	cmp	r3, #128	@ 0x80
 80135c6:	d103      	bne.n	80135d0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80135c8:	68bb      	ldr	r3, [r7, #8]
 80135ca:	2200      	movs	r2, #0
 80135cc:	601a      	str	r2, [r3, #0]
 80135ce:	e00e      	b.n	80135ee <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80135d0:	7bbb      	ldrb	r3, [r7, #14]
 80135d2:	4619      	mov	r1, r3
 80135d4:	6878      	ldr	r0, [r7, #4]
 80135d6:	f004 f961 	bl	801789c <USBD_LL_IsStallEP>
 80135da:	4603      	mov	r3, r0
 80135dc:	2b00      	cmp	r3, #0
 80135de:	d003      	beq.n	80135e8 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80135e0:	68bb      	ldr	r3, [r7, #8]
 80135e2:	2201      	movs	r2, #1
 80135e4:	601a      	str	r2, [r3, #0]
 80135e6:	e002      	b.n	80135ee <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80135e8:	68bb      	ldr	r3, [r7, #8]
 80135ea:	2200      	movs	r2, #0
 80135ec:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80135ee:	68bb      	ldr	r3, [r7, #8]
 80135f0:	2202      	movs	r2, #2
 80135f2:	4619      	mov	r1, r3
 80135f4:	6878      	ldr	r0, [r7, #4]
 80135f6:	f000 fbdd 	bl	8013db4 <USBD_CtlSendData>
              break;
 80135fa:	e004      	b.n	8013606 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80135fc:	6839      	ldr	r1, [r7, #0]
 80135fe:	6878      	ldr	r0, [r7, #4]
 8013600:	f000 fb5b 	bl	8013cba <USBD_CtlError>
              break;
 8013604:	bf00      	nop
          }
          break;
 8013606:	e004      	b.n	8013612 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8013608:	6839      	ldr	r1, [r7, #0]
 801360a:	6878      	ldr	r0, [r7, #4]
 801360c:	f000 fb55 	bl	8013cba <USBD_CtlError>
          break;
 8013610:	bf00      	nop
      }
      break;
 8013612:	e005      	b.n	8013620 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8013614:	6839      	ldr	r1, [r7, #0]
 8013616:	6878      	ldr	r0, [r7, #4]
 8013618:	f000 fb4f 	bl	8013cba <USBD_CtlError>
      break;
 801361c:	e000      	b.n	8013620 <USBD_StdEPReq+0x330>
      break;
 801361e:	bf00      	nop
  }

  return ret;
 8013620:	7bfb      	ldrb	r3, [r7, #15]
}
 8013622:	4618      	mov	r0, r3
 8013624:	3710      	adds	r7, #16
 8013626:	46bd      	mov	sp, r7
 8013628:	bd80      	pop	{r7, pc}
	...

0801362c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801362c:	b580      	push	{r7, lr}
 801362e:	b084      	sub	sp, #16
 8013630:	af00      	add	r7, sp, #0
 8013632:	6078      	str	r0, [r7, #4]
 8013634:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8013636:	2300      	movs	r3, #0
 8013638:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801363a:	2300      	movs	r3, #0
 801363c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801363e:	2300      	movs	r3, #0
 8013640:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8013642:	683b      	ldr	r3, [r7, #0]
 8013644:	885b      	ldrh	r3, [r3, #2]
 8013646:	0a1b      	lsrs	r3, r3, #8
 8013648:	b29b      	uxth	r3, r3
 801364a:	3b01      	subs	r3, #1
 801364c:	2b06      	cmp	r3, #6
 801364e:	f200 8128 	bhi.w	80138a2 <USBD_GetDescriptor+0x276>
 8013652:	a201      	add	r2, pc, #4	@ (adr r2, 8013658 <USBD_GetDescriptor+0x2c>)
 8013654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013658:	08013675 	.word	0x08013675
 801365c:	0801368d 	.word	0x0801368d
 8013660:	080136cd 	.word	0x080136cd
 8013664:	080138a3 	.word	0x080138a3
 8013668:	080138a3 	.word	0x080138a3
 801366c:	08013843 	.word	0x08013843
 8013670:	0801386f 	.word	0x0801386f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013674:	687b      	ldr	r3, [r7, #4]
 8013676:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801367a:	681b      	ldr	r3, [r3, #0]
 801367c:	687a      	ldr	r2, [r7, #4]
 801367e:	7c12      	ldrb	r2, [r2, #16]
 8013680:	f107 0108 	add.w	r1, r7, #8
 8013684:	4610      	mov	r0, r2
 8013686:	4798      	blx	r3
 8013688:	60f8      	str	r0, [r7, #12]
      break;
 801368a:	e112      	b.n	80138b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	7c1b      	ldrb	r3, [r3, #16]
 8013690:	2b00      	cmp	r3, #0
 8013692:	d10d      	bne.n	80136b0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8013694:	687b      	ldr	r3, [r7, #4]
 8013696:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801369c:	f107 0208 	add.w	r2, r7, #8
 80136a0:	4610      	mov	r0, r2
 80136a2:	4798      	blx	r3
 80136a4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80136a6:	68fb      	ldr	r3, [r7, #12]
 80136a8:	3301      	adds	r3, #1
 80136aa:	2202      	movs	r2, #2
 80136ac:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80136ae:	e100      	b.n	80138b2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80136b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80136b8:	f107 0208 	add.w	r2, r7, #8
 80136bc:	4610      	mov	r0, r2
 80136be:	4798      	blx	r3
 80136c0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80136c2:	68fb      	ldr	r3, [r7, #12]
 80136c4:	3301      	adds	r3, #1
 80136c6:	2202      	movs	r2, #2
 80136c8:	701a      	strb	r2, [r3, #0]
      break;
 80136ca:	e0f2      	b.n	80138b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80136cc:	683b      	ldr	r3, [r7, #0]
 80136ce:	885b      	ldrh	r3, [r3, #2]
 80136d0:	b2db      	uxtb	r3, r3
 80136d2:	2b05      	cmp	r3, #5
 80136d4:	f200 80ac 	bhi.w	8013830 <USBD_GetDescriptor+0x204>
 80136d8:	a201      	add	r2, pc, #4	@ (adr r2, 80136e0 <USBD_GetDescriptor+0xb4>)
 80136da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80136de:	bf00      	nop
 80136e0:	080136f9 	.word	0x080136f9
 80136e4:	0801372d 	.word	0x0801372d
 80136e8:	08013761 	.word	0x08013761
 80136ec:	08013795 	.word	0x08013795
 80136f0:	080137c9 	.word	0x080137c9
 80136f4:	080137fd 	.word	0x080137fd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80136fe:	685b      	ldr	r3, [r3, #4]
 8013700:	2b00      	cmp	r3, #0
 8013702:	d00b      	beq.n	801371c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013704:	687b      	ldr	r3, [r7, #4]
 8013706:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801370a:	685b      	ldr	r3, [r3, #4]
 801370c:	687a      	ldr	r2, [r7, #4]
 801370e:	7c12      	ldrb	r2, [r2, #16]
 8013710:	f107 0108 	add.w	r1, r7, #8
 8013714:	4610      	mov	r0, r2
 8013716:	4798      	blx	r3
 8013718:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801371a:	e091      	b.n	8013840 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 801371c:	6839      	ldr	r1, [r7, #0]
 801371e:	6878      	ldr	r0, [r7, #4]
 8013720:	f000 facb 	bl	8013cba <USBD_CtlError>
            err++;
 8013724:	7afb      	ldrb	r3, [r7, #11]
 8013726:	3301      	adds	r3, #1
 8013728:	72fb      	strb	r3, [r7, #11]
          break;
 801372a:	e089      	b.n	8013840 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801372c:	687b      	ldr	r3, [r7, #4]
 801372e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013732:	689b      	ldr	r3, [r3, #8]
 8013734:	2b00      	cmp	r3, #0
 8013736:	d00b      	beq.n	8013750 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801373e:	689b      	ldr	r3, [r3, #8]
 8013740:	687a      	ldr	r2, [r7, #4]
 8013742:	7c12      	ldrb	r2, [r2, #16]
 8013744:	f107 0108 	add.w	r1, r7, #8
 8013748:	4610      	mov	r0, r2
 801374a:	4798      	blx	r3
 801374c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801374e:	e077      	b.n	8013840 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013750:	6839      	ldr	r1, [r7, #0]
 8013752:	6878      	ldr	r0, [r7, #4]
 8013754:	f000 fab1 	bl	8013cba <USBD_CtlError>
            err++;
 8013758:	7afb      	ldrb	r3, [r7, #11]
 801375a:	3301      	adds	r3, #1
 801375c:	72fb      	strb	r3, [r7, #11]
          break;
 801375e:	e06f      	b.n	8013840 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013766:	68db      	ldr	r3, [r3, #12]
 8013768:	2b00      	cmp	r3, #0
 801376a:	d00b      	beq.n	8013784 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801376c:	687b      	ldr	r3, [r7, #4]
 801376e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013772:	68db      	ldr	r3, [r3, #12]
 8013774:	687a      	ldr	r2, [r7, #4]
 8013776:	7c12      	ldrb	r2, [r2, #16]
 8013778:	f107 0108 	add.w	r1, r7, #8
 801377c:	4610      	mov	r0, r2
 801377e:	4798      	blx	r3
 8013780:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013782:	e05d      	b.n	8013840 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013784:	6839      	ldr	r1, [r7, #0]
 8013786:	6878      	ldr	r0, [r7, #4]
 8013788:	f000 fa97 	bl	8013cba <USBD_CtlError>
            err++;
 801378c:	7afb      	ldrb	r3, [r7, #11]
 801378e:	3301      	adds	r3, #1
 8013790:	72fb      	strb	r3, [r7, #11]
          break;
 8013792:	e055      	b.n	8013840 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8013794:	687b      	ldr	r3, [r7, #4]
 8013796:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801379a:	691b      	ldr	r3, [r3, #16]
 801379c:	2b00      	cmp	r3, #0
 801379e:	d00b      	beq.n	80137b8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80137a0:	687b      	ldr	r3, [r7, #4]
 80137a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137a6:	691b      	ldr	r3, [r3, #16]
 80137a8:	687a      	ldr	r2, [r7, #4]
 80137aa:	7c12      	ldrb	r2, [r2, #16]
 80137ac:	f107 0108 	add.w	r1, r7, #8
 80137b0:	4610      	mov	r0, r2
 80137b2:	4798      	blx	r3
 80137b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80137b6:	e043      	b.n	8013840 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80137b8:	6839      	ldr	r1, [r7, #0]
 80137ba:	6878      	ldr	r0, [r7, #4]
 80137bc:	f000 fa7d 	bl	8013cba <USBD_CtlError>
            err++;
 80137c0:	7afb      	ldrb	r3, [r7, #11]
 80137c2:	3301      	adds	r3, #1
 80137c4:	72fb      	strb	r3, [r7, #11]
          break;
 80137c6:	e03b      	b.n	8013840 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137ce:	695b      	ldr	r3, [r3, #20]
 80137d0:	2b00      	cmp	r3, #0
 80137d2:	d00b      	beq.n	80137ec <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80137da:	695b      	ldr	r3, [r3, #20]
 80137dc:	687a      	ldr	r2, [r7, #4]
 80137de:	7c12      	ldrb	r2, [r2, #16]
 80137e0:	f107 0108 	add.w	r1, r7, #8
 80137e4:	4610      	mov	r0, r2
 80137e6:	4798      	blx	r3
 80137e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80137ea:	e029      	b.n	8013840 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80137ec:	6839      	ldr	r1, [r7, #0]
 80137ee:	6878      	ldr	r0, [r7, #4]
 80137f0:	f000 fa63 	bl	8013cba <USBD_CtlError>
            err++;
 80137f4:	7afb      	ldrb	r3, [r7, #11]
 80137f6:	3301      	adds	r3, #1
 80137f8:	72fb      	strb	r3, [r7, #11]
          break;
 80137fa:	e021      	b.n	8013840 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013802:	699b      	ldr	r3, [r3, #24]
 8013804:	2b00      	cmp	r3, #0
 8013806:	d00b      	beq.n	8013820 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801380e:	699b      	ldr	r3, [r3, #24]
 8013810:	687a      	ldr	r2, [r7, #4]
 8013812:	7c12      	ldrb	r2, [r2, #16]
 8013814:	f107 0108 	add.w	r1, r7, #8
 8013818:	4610      	mov	r0, r2
 801381a:	4798      	blx	r3
 801381c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801381e:	e00f      	b.n	8013840 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8013820:	6839      	ldr	r1, [r7, #0]
 8013822:	6878      	ldr	r0, [r7, #4]
 8013824:	f000 fa49 	bl	8013cba <USBD_CtlError>
            err++;
 8013828:	7afb      	ldrb	r3, [r7, #11]
 801382a:	3301      	adds	r3, #1
 801382c:	72fb      	strb	r3, [r7, #11]
          break;
 801382e:	e007      	b.n	8013840 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013830:	6839      	ldr	r1, [r7, #0]
 8013832:	6878      	ldr	r0, [r7, #4]
 8013834:	f000 fa41 	bl	8013cba <USBD_CtlError>
          err++;
 8013838:	7afb      	ldrb	r3, [r7, #11]
 801383a:	3301      	adds	r3, #1
 801383c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801383e:	bf00      	nop
      }
      break;
 8013840:	e037      	b.n	80138b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	7c1b      	ldrb	r3, [r3, #16]
 8013846:	2b00      	cmp	r3, #0
 8013848:	d109      	bne.n	801385e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801384a:	687b      	ldr	r3, [r7, #4]
 801384c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013850:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013852:	f107 0208 	add.w	r2, r7, #8
 8013856:	4610      	mov	r0, r2
 8013858:	4798      	blx	r3
 801385a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801385c:	e029      	b.n	80138b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 801385e:	6839      	ldr	r1, [r7, #0]
 8013860:	6878      	ldr	r0, [r7, #4]
 8013862:	f000 fa2a 	bl	8013cba <USBD_CtlError>
        err++;
 8013866:	7afb      	ldrb	r3, [r7, #11]
 8013868:	3301      	adds	r3, #1
 801386a:	72fb      	strb	r3, [r7, #11]
      break;
 801386c:	e021      	b.n	80138b2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801386e:	687b      	ldr	r3, [r7, #4]
 8013870:	7c1b      	ldrb	r3, [r3, #16]
 8013872:	2b00      	cmp	r3, #0
 8013874:	d10d      	bne.n	8013892 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8013876:	687b      	ldr	r3, [r7, #4]
 8013878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801387c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801387e:	f107 0208 	add.w	r2, r7, #8
 8013882:	4610      	mov	r0, r2
 8013884:	4798      	blx	r3
 8013886:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013888:	68fb      	ldr	r3, [r7, #12]
 801388a:	3301      	adds	r3, #1
 801388c:	2207      	movs	r2, #7
 801388e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013890:	e00f      	b.n	80138b2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8013892:	6839      	ldr	r1, [r7, #0]
 8013894:	6878      	ldr	r0, [r7, #4]
 8013896:	f000 fa10 	bl	8013cba <USBD_CtlError>
        err++;
 801389a:	7afb      	ldrb	r3, [r7, #11]
 801389c:	3301      	adds	r3, #1
 801389e:	72fb      	strb	r3, [r7, #11]
      break;
 80138a0:	e007      	b.n	80138b2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80138a2:	6839      	ldr	r1, [r7, #0]
 80138a4:	6878      	ldr	r0, [r7, #4]
 80138a6:	f000 fa08 	bl	8013cba <USBD_CtlError>
      err++;
 80138aa:	7afb      	ldrb	r3, [r7, #11]
 80138ac:	3301      	adds	r3, #1
 80138ae:	72fb      	strb	r3, [r7, #11]
      break;
 80138b0:	bf00      	nop
  }

  if (err != 0U)
 80138b2:	7afb      	ldrb	r3, [r7, #11]
 80138b4:	2b00      	cmp	r3, #0
 80138b6:	d11e      	bne.n	80138f6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 80138b8:	683b      	ldr	r3, [r7, #0]
 80138ba:	88db      	ldrh	r3, [r3, #6]
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d016      	beq.n	80138ee <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 80138c0:	893b      	ldrh	r3, [r7, #8]
 80138c2:	2b00      	cmp	r3, #0
 80138c4:	d00e      	beq.n	80138e4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 80138c6:	683b      	ldr	r3, [r7, #0]
 80138c8:	88da      	ldrh	r2, [r3, #6]
 80138ca:	893b      	ldrh	r3, [r7, #8]
 80138cc:	4293      	cmp	r3, r2
 80138ce:	bf28      	it	cs
 80138d0:	4613      	movcs	r3, r2
 80138d2:	b29b      	uxth	r3, r3
 80138d4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80138d6:	893b      	ldrh	r3, [r7, #8]
 80138d8:	461a      	mov	r2, r3
 80138da:	68f9      	ldr	r1, [r7, #12]
 80138dc:	6878      	ldr	r0, [r7, #4]
 80138de:	f000 fa69 	bl	8013db4 <USBD_CtlSendData>
 80138e2:	e009      	b.n	80138f8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80138e4:	6839      	ldr	r1, [r7, #0]
 80138e6:	6878      	ldr	r0, [r7, #4]
 80138e8:	f000 f9e7 	bl	8013cba <USBD_CtlError>
 80138ec:	e004      	b.n	80138f8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80138ee:	6878      	ldr	r0, [r7, #4]
 80138f0:	f000 faba 	bl	8013e68 <USBD_CtlSendStatus>
 80138f4:	e000      	b.n	80138f8 <USBD_GetDescriptor+0x2cc>
    return;
 80138f6:	bf00      	nop
  }
}
 80138f8:	3710      	adds	r7, #16
 80138fa:	46bd      	mov	sp, r7
 80138fc:	bd80      	pop	{r7, pc}
 80138fe:	bf00      	nop

08013900 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013900:	b580      	push	{r7, lr}
 8013902:	b084      	sub	sp, #16
 8013904:	af00      	add	r7, sp, #0
 8013906:	6078      	str	r0, [r7, #4]
 8013908:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801390a:	683b      	ldr	r3, [r7, #0]
 801390c:	889b      	ldrh	r3, [r3, #4]
 801390e:	2b00      	cmp	r3, #0
 8013910:	d131      	bne.n	8013976 <USBD_SetAddress+0x76>
 8013912:	683b      	ldr	r3, [r7, #0]
 8013914:	88db      	ldrh	r3, [r3, #6]
 8013916:	2b00      	cmp	r3, #0
 8013918:	d12d      	bne.n	8013976 <USBD_SetAddress+0x76>
 801391a:	683b      	ldr	r3, [r7, #0]
 801391c:	885b      	ldrh	r3, [r3, #2]
 801391e:	2b7f      	cmp	r3, #127	@ 0x7f
 8013920:	d829      	bhi.n	8013976 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013922:	683b      	ldr	r3, [r7, #0]
 8013924:	885b      	ldrh	r3, [r3, #2]
 8013926:	b2db      	uxtb	r3, r3
 8013928:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801392c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801392e:	687b      	ldr	r3, [r7, #4]
 8013930:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013934:	b2db      	uxtb	r3, r3
 8013936:	2b03      	cmp	r3, #3
 8013938:	d104      	bne.n	8013944 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801393a:	6839      	ldr	r1, [r7, #0]
 801393c:	6878      	ldr	r0, [r7, #4]
 801393e:	f000 f9bc 	bl	8013cba <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013942:	e01d      	b.n	8013980 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	7bfa      	ldrb	r2, [r7, #15]
 8013948:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801394c:	7bfb      	ldrb	r3, [r7, #15]
 801394e:	4619      	mov	r1, r3
 8013950:	6878      	ldr	r0, [r7, #4]
 8013952:	f003 ffcf 	bl	80178f4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8013956:	6878      	ldr	r0, [r7, #4]
 8013958:	f000 fa86 	bl	8013e68 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801395c:	7bfb      	ldrb	r3, [r7, #15]
 801395e:	2b00      	cmp	r3, #0
 8013960:	d004      	beq.n	801396c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	2202      	movs	r2, #2
 8013966:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801396a:	e009      	b.n	8013980 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	2201      	movs	r2, #1
 8013970:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013974:	e004      	b.n	8013980 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8013976:	6839      	ldr	r1, [r7, #0]
 8013978:	6878      	ldr	r0, [r7, #4]
 801397a:	f000 f99e 	bl	8013cba <USBD_CtlError>
  }
}
 801397e:	bf00      	nop
 8013980:	bf00      	nop
 8013982:	3710      	adds	r7, #16
 8013984:	46bd      	mov	sp, r7
 8013986:	bd80      	pop	{r7, pc}

08013988 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013988:	b580      	push	{r7, lr}
 801398a:	b084      	sub	sp, #16
 801398c:	af00      	add	r7, sp, #0
 801398e:	6078      	str	r0, [r7, #4]
 8013990:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8013992:	2300      	movs	r3, #0
 8013994:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8013996:	683b      	ldr	r3, [r7, #0]
 8013998:	885b      	ldrh	r3, [r3, #2]
 801399a:	b2da      	uxtb	r2, r3
 801399c:	4b4e      	ldr	r3, [pc, #312]	@ (8013ad8 <USBD_SetConfig+0x150>)
 801399e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80139a0:	4b4d      	ldr	r3, [pc, #308]	@ (8013ad8 <USBD_SetConfig+0x150>)
 80139a2:	781b      	ldrb	r3, [r3, #0]
 80139a4:	2b01      	cmp	r3, #1
 80139a6:	d905      	bls.n	80139b4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80139a8:	6839      	ldr	r1, [r7, #0]
 80139aa:	6878      	ldr	r0, [r7, #4]
 80139ac:	f000 f985 	bl	8013cba <USBD_CtlError>
    return USBD_FAIL;
 80139b0:	2303      	movs	r3, #3
 80139b2:	e08c      	b.n	8013ace <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80139ba:	b2db      	uxtb	r3, r3
 80139bc:	2b02      	cmp	r3, #2
 80139be:	d002      	beq.n	80139c6 <USBD_SetConfig+0x3e>
 80139c0:	2b03      	cmp	r3, #3
 80139c2:	d029      	beq.n	8013a18 <USBD_SetConfig+0x90>
 80139c4:	e075      	b.n	8013ab2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80139c6:	4b44      	ldr	r3, [pc, #272]	@ (8013ad8 <USBD_SetConfig+0x150>)
 80139c8:	781b      	ldrb	r3, [r3, #0]
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d020      	beq.n	8013a10 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80139ce:	4b42      	ldr	r3, [pc, #264]	@ (8013ad8 <USBD_SetConfig+0x150>)
 80139d0:	781b      	ldrb	r3, [r3, #0]
 80139d2:	461a      	mov	r2, r3
 80139d4:	687b      	ldr	r3, [r7, #4]
 80139d6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80139d8:	4b3f      	ldr	r3, [pc, #252]	@ (8013ad8 <USBD_SetConfig+0x150>)
 80139da:	781b      	ldrb	r3, [r3, #0]
 80139dc:	4619      	mov	r1, r3
 80139de:	6878      	ldr	r0, [r7, #4]
 80139e0:	f7fe ffe3 	bl	80129aa <USBD_SetClassConfig>
 80139e4:	4603      	mov	r3, r0
 80139e6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80139e8:	7bfb      	ldrb	r3, [r7, #15]
 80139ea:	2b00      	cmp	r3, #0
 80139ec:	d008      	beq.n	8013a00 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80139ee:	6839      	ldr	r1, [r7, #0]
 80139f0:	6878      	ldr	r0, [r7, #4]
 80139f2:	f000 f962 	bl	8013cba <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	2202      	movs	r2, #2
 80139fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80139fe:	e065      	b.n	8013acc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8013a00:	6878      	ldr	r0, [r7, #4]
 8013a02:	f000 fa31 	bl	8013e68 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013a06:	687b      	ldr	r3, [r7, #4]
 8013a08:	2203      	movs	r2, #3
 8013a0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013a0e:	e05d      	b.n	8013acc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8013a10:	6878      	ldr	r0, [r7, #4]
 8013a12:	f000 fa29 	bl	8013e68 <USBD_CtlSendStatus>
      break;
 8013a16:	e059      	b.n	8013acc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013a18:	4b2f      	ldr	r3, [pc, #188]	@ (8013ad8 <USBD_SetConfig+0x150>)
 8013a1a:	781b      	ldrb	r3, [r3, #0]
 8013a1c:	2b00      	cmp	r3, #0
 8013a1e:	d112      	bne.n	8013a46 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013a20:	687b      	ldr	r3, [r7, #4]
 8013a22:	2202      	movs	r2, #2
 8013a24:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013a28:	4b2b      	ldr	r3, [pc, #172]	@ (8013ad8 <USBD_SetConfig+0x150>)
 8013a2a:	781b      	ldrb	r3, [r3, #0]
 8013a2c:	461a      	mov	r2, r3
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013a32:	4b29      	ldr	r3, [pc, #164]	@ (8013ad8 <USBD_SetConfig+0x150>)
 8013a34:	781b      	ldrb	r3, [r3, #0]
 8013a36:	4619      	mov	r1, r3
 8013a38:	6878      	ldr	r0, [r7, #4]
 8013a3a:	f7fe ffd2 	bl	80129e2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8013a3e:	6878      	ldr	r0, [r7, #4]
 8013a40:	f000 fa12 	bl	8013e68 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013a44:	e042      	b.n	8013acc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8013a46:	4b24      	ldr	r3, [pc, #144]	@ (8013ad8 <USBD_SetConfig+0x150>)
 8013a48:	781b      	ldrb	r3, [r3, #0]
 8013a4a:	461a      	mov	r2, r3
 8013a4c:	687b      	ldr	r3, [r7, #4]
 8013a4e:	685b      	ldr	r3, [r3, #4]
 8013a50:	429a      	cmp	r2, r3
 8013a52:	d02a      	beq.n	8013aaa <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013a54:	687b      	ldr	r3, [r7, #4]
 8013a56:	685b      	ldr	r3, [r3, #4]
 8013a58:	b2db      	uxtb	r3, r3
 8013a5a:	4619      	mov	r1, r3
 8013a5c:	6878      	ldr	r0, [r7, #4]
 8013a5e:	f7fe ffc0 	bl	80129e2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013a62:	4b1d      	ldr	r3, [pc, #116]	@ (8013ad8 <USBD_SetConfig+0x150>)
 8013a64:	781b      	ldrb	r3, [r3, #0]
 8013a66:	461a      	mov	r2, r3
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8013a6c:	4b1a      	ldr	r3, [pc, #104]	@ (8013ad8 <USBD_SetConfig+0x150>)
 8013a6e:	781b      	ldrb	r3, [r3, #0]
 8013a70:	4619      	mov	r1, r3
 8013a72:	6878      	ldr	r0, [r7, #4]
 8013a74:	f7fe ff99 	bl	80129aa <USBD_SetClassConfig>
 8013a78:	4603      	mov	r3, r0
 8013a7a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8013a7c:	7bfb      	ldrb	r3, [r7, #15]
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	d00f      	beq.n	8013aa2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8013a82:	6839      	ldr	r1, [r7, #0]
 8013a84:	6878      	ldr	r0, [r7, #4]
 8013a86:	f000 f918 	bl	8013cba <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	685b      	ldr	r3, [r3, #4]
 8013a8e:	b2db      	uxtb	r3, r3
 8013a90:	4619      	mov	r1, r3
 8013a92:	6878      	ldr	r0, [r7, #4]
 8013a94:	f7fe ffa5 	bl	80129e2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013a98:	687b      	ldr	r3, [r7, #4]
 8013a9a:	2202      	movs	r2, #2
 8013a9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8013aa0:	e014      	b.n	8013acc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8013aa2:	6878      	ldr	r0, [r7, #4]
 8013aa4:	f000 f9e0 	bl	8013e68 <USBD_CtlSendStatus>
      break;
 8013aa8:	e010      	b.n	8013acc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8013aaa:	6878      	ldr	r0, [r7, #4]
 8013aac:	f000 f9dc 	bl	8013e68 <USBD_CtlSendStatus>
      break;
 8013ab0:	e00c      	b.n	8013acc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8013ab2:	6839      	ldr	r1, [r7, #0]
 8013ab4:	6878      	ldr	r0, [r7, #4]
 8013ab6:	f000 f900 	bl	8013cba <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013aba:	4b07      	ldr	r3, [pc, #28]	@ (8013ad8 <USBD_SetConfig+0x150>)
 8013abc:	781b      	ldrb	r3, [r3, #0]
 8013abe:	4619      	mov	r1, r3
 8013ac0:	6878      	ldr	r0, [r7, #4]
 8013ac2:	f7fe ff8e 	bl	80129e2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8013ac6:	2303      	movs	r3, #3
 8013ac8:	73fb      	strb	r3, [r7, #15]
      break;
 8013aca:	bf00      	nop
  }

  return ret;
 8013acc:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ace:	4618      	mov	r0, r3
 8013ad0:	3710      	adds	r7, #16
 8013ad2:	46bd      	mov	sp, r7
 8013ad4:	bd80      	pop	{r7, pc}
 8013ad6:	bf00      	nop
 8013ad8:	2000742c 	.word	0x2000742c

08013adc <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013adc:	b580      	push	{r7, lr}
 8013ade:	b082      	sub	sp, #8
 8013ae0:	af00      	add	r7, sp, #0
 8013ae2:	6078      	str	r0, [r7, #4]
 8013ae4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8013ae6:	683b      	ldr	r3, [r7, #0]
 8013ae8:	88db      	ldrh	r3, [r3, #6]
 8013aea:	2b01      	cmp	r3, #1
 8013aec:	d004      	beq.n	8013af8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8013aee:	6839      	ldr	r1, [r7, #0]
 8013af0:	6878      	ldr	r0, [r7, #4]
 8013af2:	f000 f8e2 	bl	8013cba <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013af6:	e023      	b.n	8013b40 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013af8:	687b      	ldr	r3, [r7, #4]
 8013afa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013afe:	b2db      	uxtb	r3, r3
 8013b00:	2b02      	cmp	r3, #2
 8013b02:	dc02      	bgt.n	8013b0a <USBD_GetConfig+0x2e>
 8013b04:	2b00      	cmp	r3, #0
 8013b06:	dc03      	bgt.n	8013b10 <USBD_GetConfig+0x34>
 8013b08:	e015      	b.n	8013b36 <USBD_GetConfig+0x5a>
 8013b0a:	2b03      	cmp	r3, #3
 8013b0c:	d00b      	beq.n	8013b26 <USBD_GetConfig+0x4a>
 8013b0e:	e012      	b.n	8013b36 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	2200      	movs	r2, #0
 8013b14:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	3308      	adds	r3, #8
 8013b1a:	2201      	movs	r2, #1
 8013b1c:	4619      	mov	r1, r3
 8013b1e:	6878      	ldr	r0, [r7, #4]
 8013b20:	f000 f948 	bl	8013db4 <USBD_CtlSendData>
        break;
 8013b24:	e00c      	b.n	8013b40 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	3304      	adds	r3, #4
 8013b2a:	2201      	movs	r2, #1
 8013b2c:	4619      	mov	r1, r3
 8013b2e:	6878      	ldr	r0, [r7, #4]
 8013b30:	f000 f940 	bl	8013db4 <USBD_CtlSendData>
        break;
 8013b34:	e004      	b.n	8013b40 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8013b36:	6839      	ldr	r1, [r7, #0]
 8013b38:	6878      	ldr	r0, [r7, #4]
 8013b3a:	f000 f8be 	bl	8013cba <USBD_CtlError>
        break;
 8013b3e:	bf00      	nop
}
 8013b40:	bf00      	nop
 8013b42:	3708      	adds	r7, #8
 8013b44:	46bd      	mov	sp, r7
 8013b46:	bd80      	pop	{r7, pc}

08013b48 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013b48:	b580      	push	{r7, lr}
 8013b4a:	b082      	sub	sp, #8
 8013b4c:	af00      	add	r7, sp, #0
 8013b4e:	6078      	str	r0, [r7, #4]
 8013b50:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013b58:	b2db      	uxtb	r3, r3
 8013b5a:	3b01      	subs	r3, #1
 8013b5c:	2b02      	cmp	r3, #2
 8013b5e:	d81e      	bhi.n	8013b9e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013b60:	683b      	ldr	r3, [r7, #0]
 8013b62:	88db      	ldrh	r3, [r3, #6]
 8013b64:	2b02      	cmp	r3, #2
 8013b66:	d004      	beq.n	8013b72 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013b68:	6839      	ldr	r1, [r7, #0]
 8013b6a:	6878      	ldr	r0, [r7, #4]
 8013b6c:	f000 f8a5 	bl	8013cba <USBD_CtlError>
        break;
 8013b70:	e01a      	b.n	8013ba8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	2201      	movs	r2, #1
 8013b76:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8013b78:	687b      	ldr	r3, [r7, #4]
 8013b7a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d005      	beq.n	8013b8e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013b82:	687b      	ldr	r3, [r7, #4]
 8013b84:	68db      	ldr	r3, [r3, #12]
 8013b86:	f043 0202 	orr.w	r2, r3, #2
 8013b8a:	687b      	ldr	r3, [r7, #4]
 8013b8c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	330c      	adds	r3, #12
 8013b92:	2202      	movs	r2, #2
 8013b94:	4619      	mov	r1, r3
 8013b96:	6878      	ldr	r0, [r7, #4]
 8013b98:	f000 f90c 	bl	8013db4 <USBD_CtlSendData>
      break;
 8013b9c:	e004      	b.n	8013ba8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8013b9e:	6839      	ldr	r1, [r7, #0]
 8013ba0:	6878      	ldr	r0, [r7, #4]
 8013ba2:	f000 f88a 	bl	8013cba <USBD_CtlError>
      break;
 8013ba6:	bf00      	nop
  }
}
 8013ba8:	bf00      	nop
 8013baa:	3708      	adds	r7, #8
 8013bac:	46bd      	mov	sp, r7
 8013bae:	bd80      	pop	{r7, pc}

08013bb0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013bb0:	b580      	push	{r7, lr}
 8013bb2:	b082      	sub	sp, #8
 8013bb4:	af00      	add	r7, sp, #0
 8013bb6:	6078      	str	r0, [r7, #4]
 8013bb8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013bba:	683b      	ldr	r3, [r7, #0]
 8013bbc:	885b      	ldrh	r3, [r3, #2]
 8013bbe:	2b01      	cmp	r3, #1
 8013bc0:	d107      	bne.n	8013bd2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8013bc2:	687b      	ldr	r3, [r7, #4]
 8013bc4:	2201      	movs	r2, #1
 8013bc6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8013bca:	6878      	ldr	r0, [r7, #4]
 8013bcc:	f000 f94c 	bl	8013e68 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8013bd0:	e013      	b.n	8013bfa <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8013bd2:	683b      	ldr	r3, [r7, #0]
 8013bd4:	885b      	ldrh	r3, [r3, #2]
 8013bd6:	2b02      	cmp	r3, #2
 8013bd8:	d10b      	bne.n	8013bf2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8013bda:	683b      	ldr	r3, [r7, #0]
 8013bdc:	889b      	ldrh	r3, [r3, #4]
 8013bde:	0a1b      	lsrs	r3, r3, #8
 8013be0:	b29b      	uxth	r3, r3
 8013be2:	b2da      	uxtb	r2, r3
 8013be4:	687b      	ldr	r3, [r7, #4]
 8013be6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8013bea:	6878      	ldr	r0, [r7, #4]
 8013bec:	f000 f93c 	bl	8013e68 <USBD_CtlSendStatus>
}
 8013bf0:	e003      	b.n	8013bfa <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8013bf2:	6839      	ldr	r1, [r7, #0]
 8013bf4:	6878      	ldr	r0, [r7, #4]
 8013bf6:	f000 f860 	bl	8013cba <USBD_CtlError>
}
 8013bfa:	bf00      	nop
 8013bfc:	3708      	adds	r7, #8
 8013bfe:	46bd      	mov	sp, r7
 8013c00:	bd80      	pop	{r7, pc}

08013c02 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013c02:	b580      	push	{r7, lr}
 8013c04:	b082      	sub	sp, #8
 8013c06:	af00      	add	r7, sp, #0
 8013c08:	6078      	str	r0, [r7, #4]
 8013c0a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013c12:	b2db      	uxtb	r3, r3
 8013c14:	3b01      	subs	r3, #1
 8013c16:	2b02      	cmp	r3, #2
 8013c18:	d80b      	bhi.n	8013c32 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8013c1a:	683b      	ldr	r3, [r7, #0]
 8013c1c:	885b      	ldrh	r3, [r3, #2]
 8013c1e:	2b01      	cmp	r3, #1
 8013c20:	d10c      	bne.n	8013c3c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013c22:	687b      	ldr	r3, [r7, #4]
 8013c24:	2200      	movs	r2, #0
 8013c26:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8013c2a:	6878      	ldr	r0, [r7, #4]
 8013c2c:	f000 f91c 	bl	8013e68 <USBD_CtlSendStatus>
      }
      break;
 8013c30:	e004      	b.n	8013c3c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013c32:	6839      	ldr	r1, [r7, #0]
 8013c34:	6878      	ldr	r0, [r7, #4]
 8013c36:	f000 f840 	bl	8013cba <USBD_CtlError>
      break;
 8013c3a:	e000      	b.n	8013c3e <USBD_ClrFeature+0x3c>
      break;
 8013c3c:	bf00      	nop
  }
}
 8013c3e:	bf00      	nop
 8013c40:	3708      	adds	r7, #8
 8013c42:	46bd      	mov	sp, r7
 8013c44:	bd80      	pop	{r7, pc}

08013c46 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013c46:	b580      	push	{r7, lr}
 8013c48:	b084      	sub	sp, #16
 8013c4a:	af00      	add	r7, sp, #0
 8013c4c:	6078      	str	r0, [r7, #4]
 8013c4e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013c50:	683b      	ldr	r3, [r7, #0]
 8013c52:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013c54:	68fb      	ldr	r3, [r7, #12]
 8013c56:	781a      	ldrb	r2, [r3, #0]
 8013c58:	687b      	ldr	r3, [r7, #4]
 8013c5a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8013c5c:	68fb      	ldr	r3, [r7, #12]
 8013c5e:	3301      	adds	r3, #1
 8013c60:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	781a      	ldrb	r2, [r3, #0]
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	3301      	adds	r3, #1
 8013c6e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013c70:	68f8      	ldr	r0, [r7, #12]
 8013c72:	f7ff fa40 	bl	80130f6 <SWAPBYTE>
 8013c76:	4603      	mov	r3, r0
 8013c78:	461a      	mov	r2, r3
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8013c7e:	68fb      	ldr	r3, [r7, #12]
 8013c80:	3301      	adds	r3, #1
 8013c82:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013c84:	68fb      	ldr	r3, [r7, #12]
 8013c86:	3301      	adds	r3, #1
 8013c88:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8013c8a:	68f8      	ldr	r0, [r7, #12]
 8013c8c:	f7ff fa33 	bl	80130f6 <SWAPBYTE>
 8013c90:	4603      	mov	r3, r0
 8013c92:	461a      	mov	r2, r3
 8013c94:	687b      	ldr	r3, [r7, #4]
 8013c96:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8013c98:	68fb      	ldr	r3, [r7, #12]
 8013c9a:	3301      	adds	r3, #1
 8013c9c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	3301      	adds	r3, #1
 8013ca2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8013ca4:	68f8      	ldr	r0, [r7, #12]
 8013ca6:	f7ff fa26 	bl	80130f6 <SWAPBYTE>
 8013caa:	4603      	mov	r3, r0
 8013cac:	461a      	mov	r2, r3
 8013cae:	687b      	ldr	r3, [r7, #4]
 8013cb0:	80da      	strh	r2, [r3, #6]
}
 8013cb2:	bf00      	nop
 8013cb4:	3710      	adds	r7, #16
 8013cb6:	46bd      	mov	sp, r7
 8013cb8:	bd80      	pop	{r7, pc}

08013cba <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013cba:	b580      	push	{r7, lr}
 8013cbc:	b082      	sub	sp, #8
 8013cbe:	af00      	add	r7, sp, #0
 8013cc0:	6078      	str	r0, [r7, #4]
 8013cc2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8013cc4:	2180      	movs	r1, #128	@ 0x80
 8013cc6:	6878      	ldr	r0, [r7, #4]
 8013cc8:	f003 fdaa 	bl	8017820 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8013ccc:	2100      	movs	r1, #0
 8013cce:	6878      	ldr	r0, [r7, #4]
 8013cd0:	f003 fda6 	bl	8017820 <USBD_LL_StallEP>
}
 8013cd4:	bf00      	nop
 8013cd6:	3708      	adds	r7, #8
 8013cd8:	46bd      	mov	sp, r7
 8013cda:	bd80      	pop	{r7, pc}

08013cdc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8013cdc:	b580      	push	{r7, lr}
 8013cde:	b086      	sub	sp, #24
 8013ce0:	af00      	add	r7, sp, #0
 8013ce2:	60f8      	str	r0, [r7, #12]
 8013ce4:	60b9      	str	r1, [r7, #8]
 8013ce6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8013ce8:	2300      	movs	r3, #0
 8013cea:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8013cec:	68fb      	ldr	r3, [r7, #12]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d042      	beq.n	8013d78 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8013cf2:	68fb      	ldr	r3, [r7, #12]
 8013cf4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8013cf6:	6938      	ldr	r0, [r7, #16]
 8013cf8:	f000 f842 	bl	8013d80 <USBD_GetLen>
 8013cfc:	4603      	mov	r3, r0
 8013cfe:	3301      	adds	r3, #1
 8013d00:	005b      	lsls	r3, r3, #1
 8013d02:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013d06:	d808      	bhi.n	8013d1a <USBD_GetString+0x3e>
 8013d08:	6938      	ldr	r0, [r7, #16]
 8013d0a:	f000 f839 	bl	8013d80 <USBD_GetLen>
 8013d0e:	4603      	mov	r3, r0
 8013d10:	3301      	adds	r3, #1
 8013d12:	b29b      	uxth	r3, r3
 8013d14:	005b      	lsls	r3, r3, #1
 8013d16:	b29a      	uxth	r2, r3
 8013d18:	e001      	b.n	8013d1e <USBD_GetString+0x42>
 8013d1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013d22:	7dfb      	ldrb	r3, [r7, #23]
 8013d24:	68ba      	ldr	r2, [r7, #8]
 8013d26:	4413      	add	r3, r2
 8013d28:	687a      	ldr	r2, [r7, #4]
 8013d2a:	7812      	ldrb	r2, [r2, #0]
 8013d2c:	701a      	strb	r2, [r3, #0]
  idx++;
 8013d2e:	7dfb      	ldrb	r3, [r7, #23]
 8013d30:	3301      	adds	r3, #1
 8013d32:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013d34:	7dfb      	ldrb	r3, [r7, #23]
 8013d36:	68ba      	ldr	r2, [r7, #8]
 8013d38:	4413      	add	r3, r2
 8013d3a:	2203      	movs	r2, #3
 8013d3c:	701a      	strb	r2, [r3, #0]
  idx++;
 8013d3e:	7dfb      	ldrb	r3, [r7, #23]
 8013d40:	3301      	adds	r3, #1
 8013d42:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013d44:	e013      	b.n	8013d6e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8013d46:	7dfb      	ldrb	r3, [r7, #23]
 8013d48:	68ba      	ldr	r2, [r7, #8]
 8013d4a:	4413      	add	r3, r2
 8013d4c:	693a      	ldr	r2, [r7, #16]
 8013d4e:	7812      	ldrb	r2, [r2, #0]
 8013d50:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013d52:	693b      	ldr	r3, [r7, #16]
 8013d54:	3301      	adds	r3, #1
 8013d56:	613b      	str	r3, [r7, #16]
    idx++;
 8013d58:	7dfb      	ldrb	r3, [r7, #23]
 8013d5a:	3301      	adds	r3, #1
 8013d5c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013d5e:	7dfb      	ldrb	r3, [r7, #23]
 8013d60:	68ba      	ldr	r2, [r7, #8]
 8013d62:	4413      	add	r3, r2
 8013d64:	2200      	movs	r2, #0
 8013d66:	701a      	strb	r2, [r3, #0]
    idx++;
 8013d68:	7dfb      	ldrb	r3, [r7, #23]
 8013d6a:	3301      	adds	r3, #1
 8013d6c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013d6e:	693b      	ldr	r3, [r7, #16]
 8013d70:	781b      	ldrb	r3, [r3, #0]
 8013d72:	2b00      	cmp	r3, #0
 8013d74:	d1e7      	bne.n	8013d46 <USBD_GetString+0x6a>
 8013d76:	e000      	b.n	8013d7a <USBD_GetString+0x9e>
    return;
 8013d78:	bf00      	nop
  }
}
 8013d7a:	3718      	adds	r7, #24
 8013d7c:	46bd      	mov	sp, r7
 8013d7e:	bd80      	pop	{r7, pc}

08013d80 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013d80:	b480      	push	{r7}
 8013d82:	b085      	sub	sp, #20
 8013d84:	af00      	add	r7, sp, #0
 8013d86:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013d88:	2300      	movs	r3, #0
 8013d8a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013d8c:	687b      	ldr	r3, [r7, #4]
 8013d8e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013d90:	e005      	b.n	8013d9e <USBD_GetLen+0x1e>
  {
    len++;
 8013d92:	7bfb      	ldrb	r3, [r7, #15]
 8013d94:	3301      	adds	r3, #1
 8013d96:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013d98:	68bb      	ldr	r3, [r7, #8]
 8013d9a:	3301      	adds	r3, #1
 8013d9c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013d9e:	68bb      	ldr	r3, [r7, #8]
 8013da0:	781b      	ldrb	r3, [r3, #0]
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d1f5      	bne.n	8013d92 <USBD_GetLen+0x12>
  }

  return len;
 8013da6:	7bfb      	ldrb	r3, [r7, #15]
}
 8013da8:	4618      	mov	r0, r3
 8013daa:	3714      	adds	r7, #20
 8013dac:	46bd      	mov	sp, r7
 8013dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013db2:	4770      	bx	lr

08013db4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013db4:	b580      	push	{r7, lr}
 8013db6:	b084      	sub	sp, #16
 8013db8:	af00      	add	r7, sp, #0
 8013dba:	60f8      	str	r0, [r7, #12]
 8013dbc:	60b9      	str	r1, [r7, #8]
 8013dbe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	2202      	movs	r2, #2
 8013dc4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013dc8:	68fb      	ldr	r3, [r7, #12]
 8013dca:	687a      	ldr	r2, [r7, #4]
 8013dcc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013dce:	68fb      	ldr	r3, [r7, #12]
 8013dd0:	687a      	ldr	r2, [r7, #4]
 8013dd2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013dd4:	687b      	ldr	r3, [r7, #4]
 8013dd6:	68ba      	ldr	r2, [r7, #8]
 8013dd8:	2100      	movs	r1, #0
 8013dda:	68f8      	ldr	r0, [r7, #12]
 8013ddc:	f003 fda9 	bl	8017932 <USBD_LL_Transmit>

  return USBD_OK;
 8013de0:	2300      	movs	r3, #0
}
 8013de2:	4618      	mov	r0, r3
 8013de4:	3710      	adds	r7, #16
 8013de6:	46bd      	mov	sp, r7
 8013de8:	bd80      	pop	{r7, pc}

08013dea <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013dea:	b580      	push	{r7, lr}
 8013dec:	b084      	sub	sp, #16
 8013dee:	af00      	add	r7, sp, #0
 8013df0:	60f8      	str	r0, [r7, #12]
 8013df2:	60b9      	str	r1, [r7, #8]
 8013df4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	68ba      	ldr	r2, [r7, #8]
 8013dfa:	2100      	movs	r1, #0
 8013dfc:	68f8      	ldr	r0, [r7, #12]
 8013dfe:	f003 fd98 	bl	8017932 <USBD_LL_Transmit>

  return USBD_OK;
 8013e02:	2300      	movs	r3, #0
}
 8013e04:	4618      	mov	r0, r3
 8013e06:	3710      	adds	r7, #16
 8013e08:	46bd      	mov	sp, r7
 8013e0a:	bd80      	pop	{r7, pc}

08013e0c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8013e0c:	b580      	push	{r7, lr}
 8013e0e:	b084      	sub	sp, #16
 8013e10:	af00      	add	r7, sp, #0
 8013e12:	60f8      	str	r0, [r7, #12]
 8013e14:	60b9      	str	r1, [r7, #8]
 8013e16:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8013e18:	68fb      	ldr	r3, [r7, #12]
 8013e1a:	2203      	movs	r2, #3
 8013e1c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8013e20:	68fb      	ldr	r3, [r7, #12]
 8013e22:	687a      	ldr	r2, [r7, #4]
 8013e24:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8013e28:	68fb      	ldr	r3, [r7, #12]
 8013e2a:	687a      	ldr	r2, [r7, #4]
 8013e2c:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013e30:	687b      	ldr	r3, [r7, #4]
 8013e32:	68ba      	ldr	r2, [r7, #8]
 8013e34:	2100      	movs	r1, #0
 8013e36:	68f8      	ldr	r0, [r7, #12]
 8013e38:	f003 fd9c 	bl	8017974 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013e3c:	2300      	movs	r3, #0
}
 8013e3e:	4618      	mov	r0, r3
 8013e40:	3710      	adds	r7, #16
 8013e42:	46bd      	mov	sp, r7
 8013e44:	bd80      	pop	{r7, pc}

08013e46 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013e46:	b580      	push	{r7, lr}
 8013e48:	b084      	sub	sp, #16
 8013e4a:	af00      	add	r7, sp, #0
 8013e4c:	60f8      	str	r0, [r7, #12]
 8013e4e:	60b9      	str	r1, [r7, #8]
 8013e50:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013e52:	687b      	ldr	r3, [r7, #4]
 8013e54:	68ba      	ldr	r2, [r7, #8]
 8013e56:	2100      	movs	r1, #0
 8013e58:	68f8      	ldr	r0, [r7, #12]
 8013e5a:	f003 fd8b 	bl	8017974 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013e5e:	2300      	movs	r3, #0
}
 8013e60:	4618      	mov	r0, r3
 8013e62:	3710      	adds	r7, #16
 8013e64:	46bd      	mov	sp, r7
 8013e66:	bd80      	pop	{r7, pc}

08013e68 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013e68:	b580      	push	{r7, lr}
 8013e6a:	b082      	sub	sp, #8
 8013e6c:	af00      	add	r7, sp, #0
 8013e6e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013e70:	687b      	ldr	r3, [r7, #4]
 8013e72:	2204      	movs	r2, #4
 8013e74:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013e78:	2300      	movs	r3, #0
 8013e7a:	2200      	movs	r2, #0
 8013e7c:	2100      	movs	r1, #0
 8013e7e:	6878      	ldr	r0, [r7, #4]
 8013e80:	f003 fd57 	bl	8017932 <USBD_LL_Transmit>

  return USBD_OK;
 8013e84:	2300      	movs	r3, #0
}
 8013e86:	4618      	mov	r0, r3
 8013e88:	3708      	adds	r7, #8
 8013e8a:	46bd      	mov	sp, r7
 8013e8c:	bd80      	pop	{r7, pc}

08013e8e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013e8e:	b580      	push	{r7, lr}
 8013e90:	b082      	sub	sp, #8
 8013e92:	af00      	add	r7, sp, #0
 8013e94:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013e96:	687b      	ldr	r3, [r7, #4]
 8013e98:	2205      	movs	r2, #5
 8013e9a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013e9e:	2300      	movs	r3, #0
 8013ea0:	2200      	movs	r2, #0
 8013ea2:	2100      	movs	r1, #0
 8013ea4:	6878      	ldr	r0, [r7, #4]
 8013ea6:	f003 fd65 	bl	8017974 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013eaa:	2300      	movs	r3, #0
}
 8013eac:	4618      	mov	r0, r3
 8013eae:	3708      	adds	r7, #8
 8013eb0:	46bd      	mov	sp, r7
 8013eb2:	bd80      	pop	{r7, pc}

08013eb4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8013eb4:	b580      	push	{r7, lr}
 8013eb6:	b084      	sub	sp, #16
 8013eb8:	af00      	add	r7, sp, #0
 8013eba:	4603      	mov	r3, r0
 8013ebc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8013ebe:	79fb      	ldrb	r3, [r7, #7]
 8013ec0:	4a08      	ldr	r2, [pc, #32]	@ (8013ee4 <disk_status+0x30>)
 8013ec2:	009b      	lsls	r3, r3, #2
 8013ec4:	4413      	add	r3, r2
 8013ec6:	685b      	ldr	r3, [r3, #4]
 8013ec8:	685b      	ldr	r3, [r3, #4]
 8013eca:	79fa      	ldrb	r2, [r7, #7]
 8013ecc:	4905      	ldr	r1, [pc, #20]	@ (8013ee4 <disk_status+0x30>)
 8013ece:	440a      	add	r2, r1
 8013ed0:	7a12      	ldrb	r2, [r2, #8]
 8013ed2:	4610      	mov	r0, r2
 8013ed4:	4798      	blx	r3
 8013ed6:	4603      	mov	r3, r0
 8013ed8:	73fb      	strb	r3, [r7, #15]
  return stat;
 8013eda:	7bfb      	ldrb	r3, [r7, #15]
}
 8013edc:	4618      	mov	r0, r3
 8013ede:	3710      	adds	r7, #16
 8013ee0:	46bd      	mov	sp, r7
 8013ee2:	bd80      	pop	{r7, pc}
 8013ee4:	20007658 	.word	0x20007658

08013ee8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8013ee8:	b580      	push	{r7, lr}
 8013eea:	b084      	sub	sp, #16
 8013eec:	af00      	add	r7, sp, #0
 8013eee:	4603      	mov	r3, r0
 8013ef0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8013ef2:	2300      	movs	r3, #0
 8013ef4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8013ef6:	79fb      	ldrb	r3, [r7, #7]
 8013ef8:	4a0e      	ldr	r2, [pc, #56]	@ (8013f34 <disk_initialize+0x4c>)
 8013efa:	5cd3      	ldrb	r3, [r2, r3]
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d114      	bne.n	8013f2a <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8013f00:	79fb      	ldrb	r3, [r7, #7]
 8013f02:	4a0c      	ldr	r2, [pc, #48]	@ (8013f34 <disk_initialize+0x4c>)
 8013f04:	009b      	lsls	r3, r3, #2
 8013f06:	4413      	add	r3, r2
 8013f08:	685b      	ldr	r3, [r3, #4]
 8013f0a:	681b      	ldr	r3, [r3, #0]
 8013f0c:	79fa      	ldrb	r2, [r7, #7]
 8013f0e:	4909      	ldr	r1, [pc, #36]	@ (8013f34 <disk_initialize+0x4c>)
 8013f10:	440a      	add	r2, r1
 8013f12:	7a12      	ldrb	r2, [r2, #8]
 8013f14:	4610      	mov	r0, r2
 8013f16:	4798      	blx	r3
 8013f18:	4603      	mov	r3, r0
 8013f1a:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 8013f1c:	7bfb      	ldrb	r3, [r7, #15]
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d103      	bne.n	8013f2a <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 8013f22:	79fb      	ldrb	r3, [r7, #7]
 8013f24:	4a03      	ldr	r2, [pc, #12]	@ (8013f34 <disk_initialize+0x4c>)
 8013f26:	2101      	movs	r1, #1
 8013f28:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 8013f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f2c:	4618      	mov	r0, r3
 8013f2e:	3710      	adds	r7, #16
 8013f30:	46bd      	mov	sp, r7
 8013f32:	bd80      	pop	{r7, pc}
 8013f34:	20007658 	.word	0x20007658

08013f38 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8013f38:	b590      	push	{r4, r7, lr}
 8013f3a:	b087      	sub	sp, #28
 8013f3c:	af00      	add	r7, sp, #0
 8013f3e:	60b9      	str	r1, [r7, #8]
 8013f40:	607a      	str	r2, [r7, #4]
 8013f42:	603b      	str	r3, [r7, #0]
 8013f44:	4603      	mov	r3, r0
 8013f46:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8013f48:	7bfb      	ldrb	r3, [r7, #15]
 8013f4a:	4a0a      	ldr	r2, [pc, #40]	@ (8013f74 <disk_read+0x3c>)
 8013f4c:	009b      	lsls	r3, r3, #2
 8013f4e:	4413      	add	r3, r2
 8013f50:	685b      	ldr	r3, [r3, #4]
 8013f52:	689c      	ldr	r4, [r3, #8]
 8013f54:	7bfb      	ldrb	r3, [r7, #15]
 8013f56:	4a07      	ldr	r2, [pc, #28]	@ (8013f74 <disk_read+0x3c>)
 8013f58:	4413      	add	r3, r2
 8013f5a:	7a18      	ldrb	r0, [r3, #8]
 8013f5c:	683b      	ldr	r3, [r7, #0]
 8013f5e:	687a      	ldr	r2, [r7, #4]
 8013f60:	68b9      	ldr	r1, [r7, #8]
 8013f62:	47a0      	blx	r4
 8013f64:	4603      	mov	r3, r0
 8013f66:	75fb      	strb	r3, [r7, #23]
  return res;
 8013f68:	7dfb      	ldrb	r3, [r7, #23]
}
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	371c      	adds	r7, #28
 8013f6e:	46bd      	mov	sp, r7
 8013f70:	bd90      	pop	{r4, r7, pc}
 8013f72:	bf00      	nop
 8013f74:	20007658 	.word	0x20007658

08013f78 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8013f78:	b590      	push	{r4, r7, lr}
 8013f7a:	b087      	sub	sp, #28
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	60b9      	str	r1, [r7, #8]
 8013f80:	607a      	str	r2, [r7, #4]
 8013f82:	603b      	str	r3, [r7, #0]
 8013f84:	4603      	mov	r3, r0
 8013f86:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8013f88:	7bfb      	ldrb	r3, [r7, #15]
 8013f8a:	4a0a      	ldr	r2, [pc, #40]	@ (8013fb4 <disk_write+0x3c>)
 8013f8c:	009b      	lsls	r3, r3, #2
 8013f8e:	4413      	add	r3, r2
 8013f90:	685b      	ldr	r3, [r3, #4]
 8013f92:	68dc      	ldr	r4, [r3, #12]
 8013f94:	7bfb      	ldrb	r3, [r7, #15]
 8013f96:	4a07      	ldr	r2, [pc, #28]	@ (8013fb4 <disk_write+0x3c>)
 8013f98:	4413      	add	r3, r2
 8013f9a:	7a18      	ldrb	r0, [r3, #8]
 8013f9c:	683b      	ldr	r3, [r7, #0]
 8013f9e:	687a      	ldr	r2, [r7, #4]
 8013fa0:	68b9      	ldr	r1, [r7, #8]
 8013fa2:	47a0      	blx	r4
 8013fa4:	4603      	mov	r3, r0
 8013fa6:	75fb      	strb	r3, [r7, #23]
  return res;
 8013fa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8013faa:	4618      	mov	r0, r3
 8013fac:	371c      	adds	r7, #28
 8013fae:	46bd      	mov	sp, r7
 8013fb0:	bd90      	pop	{r4, r7, pc}
 8013fb2:	bf00      	nop
 8013fb4:	20007658 	.word	0x20007658

08013fb8 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8013fb8:	b580      	push	{r7, lr}
 8013fba:	b084      	sub	sp, #16
 8013fbc:	af00      	add	r7, sp, #0
 8013fbe:	4603      	mov	r3, r0
 8013fc0:	603a      	str	r2, [r7, #0]
 8013fc2:	71fb      	strb	r3, [r7, #7]
 8013fc4:	460b      	mov	r3, r1
 8013fc6:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8013fc8:	79fb      	ldrb	r3, [r7, #7]
 8013fca:	4a09      	ldr	r2, [pc, #36]	@ (8013ff0 <disk_ioctl+0x38>)
 8013fcc:	009b      	lsls	r3, r3, #2
 8013fce:	4413      	add	r3, r2
 8013fd0:	685b      	ldr	r3, [r3, #4]
 8013fd2:	691b      	ldr	r3, [r3, #16]
 8013fd4:	79fa      	ldrb	r2, [r7, #7]
 8013fd6:	4906      	ldr	r1, [pc, #24]	@ (8013ff0 <disk_ioctl+0x38>)
 8013fd8:	440a      	add	r2, r1
 8013fda:	7a10      	ldrb	r0, [r2, #8]
 8013fdc:	79b9      	ldrb	r1, [r7, #6]
 8013fde:	683a      	ldr	r2, [r7, #0]
 8013fe0:	4798      	blx	r3
 8013fe2:	4603      	mov	r3, r0
 8013fe4:	73fb      	strb	r3, [r7, #15]
  return res;
 8013fe6:	7bfb      	ldrb	r3, [r7, #15]
}
 8013fe8:	4618      	mov	r0, r3
 8013fea:	3710      	adds	r7, #16
 8013fec:	46bd      	mov	sp, r7
 8013fee:	bd80      	pop	{r7, pc}
 8013ff0:	20007658 	.word	0x20007658

08013ff4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8013ff4:	b480      	push	{r7}
 8013ff6:	b085      	sub	sp, #20
 8013ff8:	af00      	add	r7, sp, #0
 8013ffa:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8013ffc:	687b      	ldr	r3, [r7, #4]
 8013ffe:	3301      	adds	r3, #1
 8014000:	781b      	ldrb	r3, [r3, #0]
 8014002:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8014004:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8014008:	021b      	lsls	r3, r3, #8
 801400a:	b21a      	sxth	r2, r3
 801400c:	687b      	ldr	r3, [r7, #4]
 801400e:	781b      	ldrb	r3, [r3, #0]
 8014010:	b21b      	sxth	r3, r3
 8014012:	4313      	orrs	r3, r2
 8014014:	b21b      	sxth	r3, r3
 8014016:	81fb      	strh	r3, [r7, #14]
	return rv;
 8014018:	89fb      	ldrh	r3, [r7, #14]
}
 801401a:	4618      	mov	r0, r3
 801401c:	3714      	adds	r7, #20
 801401e:	46bd      	mov	sp, r7
 8014020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014024:	4770      	bx	lr

08014026 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8014026:	b480      	push	{r7}
 8014028:	b085      	sub	sp, #20
 801402a:	af00      	add	r7, sp, #0
 801402c:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 801402e:	687b      	ldr	r3, [r7, #4]
 8014030:	3303      	adds	r3, #3
 8014032:	781b      	ldrb	r3, [r3, #0]
 8014034:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8014036:	68fb      	ldr	r3, [r7, #12]
 8014038:	021b      	lsls	r3, r3, #8
 801403a:	687a      	ldr	r2, [r7, #4]
 801403c:	3202      	adds	r2, #2
 801403e:	7812      	ldrb	r2, [r2, #0]
 8014040:	4313      	orrs	r3, r2
 8014042:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8014044:	68fb      	ldr	r3, [r7, #12]
 8014046:	021b      	lsls	r3, r3, #8
 8014048:	687a      	ldr	r2, [r7, #4]
 801404a:	3201      	adds	r2, #1
 801404c:	7812      	ldrb	r2, [r2, #0]
 801404e:	4313      	orrs	r3, r2
 8014050:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8014052:	68fb      	ldr	r3, [r7, #12]
 8014054:	021b      	lsls	r3, r3, #8
 8014056:	687a      	ldr	r2, [r7, #4]
 8014058:	7812      	ldrb	r2, [r2, #0]
 801405a:	4313      	orrs	r3, r2
 801405c:	60fb      	str	r3, [r7, #12]
	return rv;
 801405e:	68fb      	ldr	r3, [r7, #12]
}
 8014060:	4618      	mov	r0, r3
 8014062:	3714      	adds	r7, #20
 8014064:	46bd      	mov	sp, r7
 8014066:	f85d 7b04 	ldr.w	r7, [sp], #4
 801406a:	4770      	bx	lr

0801406c <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 801406c:	b480      	push	{r7}
 801406e:	b083      	sub	sp, #12
 8014070:	af00      	add	r7, sp, #0
 8014072:	6078      	str	r0, [r7, #4]
 8014074:	460b      	mov	r3, r1
 8014076:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8014078:	687b      	ldr	r3, [r7, #4]
 801407a:	1c5a      	adds	r2, r3, #1
 801407c:	607a      	str	r2, [r7, #4]
 801407e:	887a      	ldrh	r2, [r7, #2]
 8014080:	b2d2      	uxtb	r2, r2
 8014082:	701a      	strb	r2, [r3, #0]
 8014084:	887b      	ldrh	r3, [r7, #2]
 8014086:	0a1b      	lsrs	r3, r3, #8
 8014088:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 801408a:	687b      	ldr	r3, [r7, #4]
 801408c:	1c5a      	adds	r2, r3, #1
 801408e:	607a      	str	r2, [r7, #4]
 8014090:	887a      	ldrh	r2, [r7, #2]
 8014092:	b2d2      	uxtb	r2, r2
 8014094:	701a      	strb	r2, [r3, #0]
}
 8014096:	bf00      	nop
 8014098:	370c      	adds	r7, #12
 801409a:	46bd      	mov	sp, r7
 801409c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140a0:	4770      	bx	lr

080140a2 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80140a2:	b480      	push	{r7}
 80140a4:	b083      	sub	sp, #12
 80140a6:	af00      	add	r7, sp, #0
 80140a8:	6078      	str	r0, [r7, #4]
 80140aa:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80140ac:	687b      	ldr	r3, [r7, #4]
 80140ae:	1c5a      	adds	r2, r3, #1
 80140b0:	607a      	str	r2, [r7, #4]
 80140b2:	683a      	ldr	r2, [r7, #0]
 80140b4:	b2d2      	uxtb	r2, r2
 80140b6:	701a      	strb	r2, [r3, #0]
 80140b8:	683b      	ldr	r3, [r7, #0]
 80140ba:	0a1b      	lsrs	r3, r3, #8
 80140bc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	1c5a      	adds	r2, r3, #1
 80140c2:	607a      	str	r2, [r7, #4]
 80140c4:	683a      	ldr	r2, [r7, #0]
 80140c6:	b2d2      	uxtb	r2, r2
 80140c8:	701a      	strb	r2, [r3, #0]
 80140ca:	683b      	ldr	r3, [r7, #0]
 80140cc:	0a1b      	lsrs	r3, r3, #8
 80140ce:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80140d0:	687b      	ldr	r3, [r7, #4]
 80140d2:	1c5a      	adds	r2, r3, #1
 80140d4:	607a      	str	r2, [r7, #4]
 80140d6:	683a      	ldr	r2, [r7, #0]
 80140d8:	b2d2      	uxtb	r2, r2
 80140da:	701a      	strb	r2, [r3, #0]
 80140dc:	683b      	ldr	r3, [r7, #0]
 80140de:	0a1b      	lsrs	r3, r3, #8
 80140e0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80140e2:	687b      	ldr	r3, [r7, #4]
 80140e4:	1c5a      	adds	r2, r3, #1
 80140e6:	607a      	str	r2, [r7, #4]
 80140e8:	683a      	ldr	r2, [r7, #0]
 80140ea:	b2d2      	uxtb	r2, r2
 80140ec:	701a      	strb	r2, [r3, #0]
}
 80140ee:	bf00      	nop
 80140f0:	370c      	adds	r7, #12
 80140f2:	46bd      	mov	sp, r7
 80140f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80140f8:	4770      	bx	lr

080140fa <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80140fa:	b480      	push	{r7}
 80140fc:	b087      	sub	sp, #28
 80140fe:	af00      	add	r7, sp, #0
 8014100:	60f8      	str	r0, [r7, #12]
 8014102:	60b9      	str	r1, [r7, #8]
 8014104:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014106:	68fb      	ldr	r3, [r7, #12]
 8014108:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 801410a:	68bb      	ldr	r3, [r7, #8]
 801410c:	613b      	str	r3, [r7, #16]

	if (cnt) {
 801410e:	687b      	ldr	r3, [r7, #4]
 8014110:	2b00      	cmp	r3, #0
 8014112:	d00d      	beq.n	8014130 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 8014114:	693a      	ldr	r2, [r7, #16]
 8014116:	1c53      	adds	r3, r2, #1
 8014118:	613b      	str	r3, [r7, #16]
 801411a:	697b      	ldr	r3, [r7, #20]
 801411c:	1c59      	adds	r1, r3, #1
 801411e:	6179      	str	r1, [r7, #20]
 8014120:	7812      	ldrb	r2, [r2, #0]
 8014122:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	3b01      	subs	r3, #1
 8014128:	607b      	str	r3, [r7, #4]
 801412a:	687b      	ldr	r3, [r7, #4]
 801412c:	2b00      	cmp	r3, #0
 801412e:	d1f1      	bne.n	8014114 <mem_cpy+0x1a>
	}
}
 8014130:	bf00      	nop
 8014132:	371c      	adds	r7, #28
 8014134:	46bd      	mov	sp, r7
 8014136:	f85d 7b04 	ldr.w	r7, [sp], #4
 801413a:	4770      	bx	lr

0801413c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 801413c:	b480      	push	{r7}
 801413e:	b087      	sub	sp, #28
 8014140:	af00      	add	r7, sp, #0
 8014142:	60f8      	str	r0, [r7, #12]
 8014144:	60b9      	str	r1, [r7, #8]
 8014146:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 801414c:	697b      	ldr	r3, [r7, #20]
 801414e:	1c5a      	adds	r2, r3, #1
 8014150:	617a      	str	r2, [r7, #20]
 8014152:	68ba      	ldr	r2, [r7, #8]
 8014154:	b2d2      	uxtb	r2, r2
 8014156:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	3b01      	subs	r3, #1
 801415c:	607b      	str	r3, [r7, #4]
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	2b00      	cmp	r3, #0
 8014162:	d1f3      	bne.n	801414c <mem_set+0x10>
}
 8014164:	bf00      	nop
 8014166:	bf00      	nop
 8014168:	371c      	adds	r7, #28
 801416a:	46bd      	mov	sp, r7
 801416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014170:	4770      	bx	lr

08014172 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8014172:	b480      	push	{r7}
 8014174:	b089      	sub	sp, #36	@ 0x24
 8014176:	af00      	add	r7, sp, #0
 8014178:	60f8      	str	r0, [r7, #12]
 801417a:	60b9      	str	r1, [r7, #8]
 801417c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 801417e:	68fb      	ldr	r3, [r7, #12]
 8014180:	61fb      	str	r3, [r7, #28]
 8014182:	68bb      	ldr	r3, [r7, #8]
 8014184:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8014186:	2300      	movs	r3, #0
 8014188:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 801418a:	69fb      	ldr	r3, [r7, #28]
 801418c:	1c5a      	adds	r2, r3, #1
 801418e:	61fa      	str	r2, [r7, #28]
 8014190:	781b      	ldrb	r3, [r3, #0]
 8014192:	4619      	mov	r1, r3
 8014194:	69bb      	ldr	r3, [r7, #24]
 8014196:	1c5a      	adds	r2, r3, #1
 8014198:	61ba      	str	r2, [r7, #24]
 801419a:	781b      	ldrb	r3, [r3, #0]
 801419c:	1acb      	subs	r3, r1, r3
 801419e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	3b01      	subs	r3, #1
 80141a4:	607b      	str	r3, [r7, #4]
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	2b00      	cmp	r3, #0
 80141aa:	d002      	beq.n	80141b2 <mem_cmp+0x40>
 80141ac:	697b      	ldr	r3, [r7, #20]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d0eb      	beq.n	801418a <mem_cmp+0x18>

	return r;
 80141b2:	697b      	ldr	r3, [r7, #20]
}
 80141b4:	4618      	mov	r0, r3
 80141b6:	3724      	adds	r7, #36	@ 0x24
 80141b8:	46bd      	mov	sp, r7
 80141ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141be:	4770      	bx	lr

080141c0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80141c0:	b480      	push	{r7}
 80141c2:	b083      	sub	sp, #12
 80141c4:	af00      	add	r7, sp, #0
 80141c6:	6078      	str	r0, [r7, #4]
 80141c8:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80141ca:	e002      	b.n	80141d2 <chk_chr+0x12>
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	3301      	adds	r3, #1
 80141d0:	607b      	str	r3, [r7, #4]
 80141d2:	687b      	ldr	r3, [r7, #4]
 80141d4:	781b      	ldrb	r3, [r3, #0]
 80141d6:	2b00      	cmp	r3, #0
 80141d8:	d005      	beq.n	80141e6 <chk_chr+0x26>
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	781b      	ldrb	r3, [r3, #0]
 80141de:	461a      	mov	r2, r3
 80141e0:	683b      	ldr	r3, [r7, #0]
 80141e2:	4293      	cmp	r3, r2
 80141e4:	d1f2      	bne.n	80141cc <chk_chr+0xc>
	return *str;
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	781b      	ldrb	r3, [r3, #0]
}
 80141ea:	4618      	mov	r0, r3
 80141ec:	370c      	adds	r7, #12
 80141ee:	46bd      	mov	sp, r7
 80141f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141f4:	4770      	bx	lr
	...

080141f8 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80141f8:	b480      	push	{r7}
 80141fa:	b085      	sub	sp, #20
 80141fc:	af00      	add	r7, sp, #0
 80141fe:	6078      	str	r0, [r7, #4]
 8014200:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8014202:	2300      	movs	r3, #0
 8014204:	60bb      	str	r3, [r7, #8]
 8014206:	68bb      	ldr	r3, [r7, #8]
 8014208:	60fb      	str	r3, [r7, #12]
 801420a:	e029      	b.n	8014260 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 801420c:	4a27      	ldr	r2, [pc, #156]	@ (80142ac <chk_lock+0xb4>)
 801420e:	68fb      	ldr	r3, [r7, #12]
 8014210:	011b      	lsls	r3, r3, #4
 8014212:	4413      	add	r3, r2
 8014214:	681b      	ldr	r3, [r3, #0]
 8014216:	2b00      	cmp	r3, #0
 8014218:	d01d      	beq.n	8014256 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801421a:	4a24      	ldr	r2, [pc, #144]	@ (80142ac <chk_lock+0xb4>)
 801421c:	68fb      	ldr	r3, [r7, #12]
 801421e:	011b      	lsls	r3, r3, #4
 8014220:	4413      	add	r3, r2
 8014222:	681a      	ldr	r2, [r3, #0]
 8014224:	687b      	ldr	r3, [r7, #4]
 8014226:	681b      	ldr	r3, [r3, #0]
 8014228:	429a      	cmp	r2, r3
 801422a:	d116      	bne.n	801425a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 801422c:	4a1f      	ldr	r2, [pc, #124]	@ (80142ac <chk_lock+0xb4>)
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	011b      	lsls	r3, r3, #4
 8014232:	4413      	add	r3, r2
 8014234:	3304      	adds	r3, #4
 8014236:	681a      	ldr	r2, [r3, #0]
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 801423c:	429a      	cmp	r2, r3
 801423e:	d10c      	bne.n	801425a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014240:	4a1a      	ldr	r2, [pc, #104]	@ (80142ac <chk_lock+0xb4>)
 8014242:	68fb      	ldr	r3, [r7, #12]
 8014244:	011b      	lsls	r3, r3, #4
 8014246:	4413      	add	r3, r2
 8014248:	3308      	adds	r3, #8
 801424a:	681a      	ldr	r2, [r3, #0]
 801424c:	687b      	ldr	r3, [r7, #4]
 801424e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8014250:	429a      	cmp	r2, r3
 8014252:	d102      	bne.n	801425a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8014254:	e007      	b.n	8014266 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 8014256:	2301      	movs	r3, #1
 8014258:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 801425a:	68fb      	ldr	r3, [r7, #12]
 801425c:	3301      	adds	r3, #1
 801425e:	60fb      	str	r3, [r7, #12]
 8014260:	68fb      	ldr	r3, [r7, #12]
 8014262:	2b01      	cmp	r3, #1
 8014264:	d9d2      	bls.n	801420c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 8014266:	68fb      	ldr	r3, [r7, #12]
 8014268:	2b02      	cmp	r3, #2
 801426a:	d109      	bne.n	8014280 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 801426c:	68bb      	ldr	r3, [r7, #8]
 801426e:	2b00      	cmp	r3, #0
 8014270:	d102      	bne.n	8014278 <chk_lock+0x80>
 8014272:	683b      	ldr	r3, [r7, #0]
 8014274:	2b02      	cmp	r3, #2
 8014276:	d101      	bne.n	801427c <chk_lock+0x84>
 8014278:	2300      	movs	r3, #0
 801427a:	e010      	b.n	801429e <chk_lock+0xa6>
 801427c:	2312      	movs	r3, #18
 801427e:	e00e      	b.n	801429e <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8014280:	683b      	ldr	r3, [r7, #0]
 8014282:	2b00      	cmp	r3, #0
 8014284:	d108      	bne.n	8014298 <chk_lock+0xa0>
 8014286:	4a09      	ldr	r2, [pc, #36]	@ (80142ac <chk_lock+0xb4>)
 8014288:	68fb      	ldr	r3, [r7, #12]
 801428a:	011b      	lsls	r3, r3, #4
 801428c:	4413      	add	r3, r2
 801428e:	330c      	adds	r3, #12
 8014290:	881b      	ldrh	r3, [r3, #0]
 8014292:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014296:	d101      	bne.n	801429c <chk_lock+0xa4>
 8014298:	2310      	movs	r3, #16
 801429a:	e000      	b.n	801429e <chk_lock+0xa6>
 801429c:	2300      	movs	r3, #0
}
 801429e:	4618      	mov	r0, r3
 80142a0:	3714      	adds	r7, #20
 80142a2:	46bd      	mov	sp, r7
 80142a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142a8:	4770      	bx	lr
 80142aa:	bf00      	nop
 80142ac:	20007438 	.word	0x20007438

080142b0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80142b0:	b480      	push	{r7}
 80142b2:	b083      	sub	sp, #12
 80142b4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80142b6:	2300      	movs	r3, #0
 80142b8:	607b      	str	r3, [r7, #4]
 80142ba:	e002      	b.n	80142c2 <enq_lock+0x12>
 80142bc:	687b      	ldr	r3, [r7, #4]
 80142be:	3301      	adds	r3, #1
 80142c0:	607b      	str	r3, [r7, #4]
 80142c2:	687b      	ldr	r3, [r7, #4]
 80142c4:	2b01      	cmp	r3, #1
 80142c6:	d806      	bhi.n	80142d6 <enq_lock+0x26>
 80142c8:	4a09      	ldr	r2, [pc, #36]	@ (80142f0 <enq_lock+0x40>)
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	011b      	lsls	r3, r3, #4
 80142ce:	4413      	add	r3, r2
 80142d0:	681b      	ldr	r3, [r3, #0]
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	d1f2      	bne.n	80142bc <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80142d6:	687b      	ldr	r3, [r7, #4]
 80142d8:	2b02      	cmp	r3, #2
 80142da:	bf14      	ite	ne
 80142dc:	2301      	movne	r3, #1
 80142de:	2300      	moveq	r3, #0
 80142e0:	b2db      	uxtb	r3, r3
}
 80142e2:	4618      	mov	r0, r3
 80142e4:	370c      	adds	r7, #12
 80142e6:	46bd      	mov	sp, r7
 80142e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142ec:	4770      	bx	lr
 80142ee:	bf00      	nop
 80142f0:	20007438 	.word	0x20007438

080142f4 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80142f4:	b480      	push	{r7}
 80142f6:	b085      	sub	sp, #20
 80142f8:	af00      	add	r7, sp, #0
 80142fa:	6078      	str	r0, [r7, #4]
 80142fc:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80142fe:	2300      	movs	r3, #0
 8014300:	60fb      	str	r3, [r7, #12]
 8014302:	e01f      	b.n	8014344 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 8014304:	4a41      	ldr	r2, [pc, #260]	@ (801440c <inc_lock+0x118>)
 8014306:	68fb      	ldr	r3, [r7, #12]
 8014308:	011b      	lsls	r3, r3, #4
 801430a:	4413      	add	r3, r2
 801430c:	681a      	ldr	r2, [r3, #0]
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	681b      	ldr	r3, [r3, #0]
 8014312:	429a      	cmp	r2, r3
 8014314:	d113      	bne.n	801433e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 8014316:	4a3d      	ldr	r2, [pc, #244]	@ (801440c <inc_lock+0x118>)
 8014318:	68fb      	ldr	r3, [r7, #12]
 801431a:	011b      	lsls	r3, r3, #4
 801431c:	4413      	add	r3, r2
 801431e:	3304      	adds	r3, #4
 8014320:	681a      	ldr	r2, [r3, #0]
 8014322:	687b      	ldr	r3, [r7, #4]
 8014324:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 8014326:	429a      	cmp	r2, r3
 8014328:	d109      	bne.n	801433e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 801432a:	4a38      	ldr	r2, [pc, #224]	@ (801440c <inc_lock+0x118>)
 801432c:	68fb      	ldr	r3, [r7, #12]
 801432e:	011b      	lsls	r3, r3, #4
 8014330:	4413      	add	r3, r2
 8014332:	3308      	adds	r3, #8
 8014334:	681a      	ldr	r2, [r3, #0]
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 801433a:	429a      	cmp	r2, r3
 801433c:	d006      	beq.n	801434c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	3301      	adds	r3, #1
 8014342:	60fb      	str	r3, [r7, #12]
 8014344:	68fb      	ldr	r3, [r7, #12]
 8014346:	2b01      	cmp	r3, #1
 8014348:	d9dc      	bls.n	8014304 <inc_lock+0x10>
 801434a:	e000      	b.n	801434e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 801434c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 801434e:	68fb      	ldr	r3, [r7, #12]
 8014350:	2b02      	cmp	r3, #2
 8014352:	d132      	bne.n	80143ba <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8014354:	2300      	movs	r3, #0
 8014356:	60fb      	str	r3, [r7, #12]
 8014358:	e002      	b.n	8014360 <inc_lock+0x6c>
 801435a:	68fb      	ldr	r3, [r7, #12]
 801435c:	3301      	adds	r3, #1
 801435e:	60fb      	str	r3, [r7, #12]
 8014360:	68fb      	ldr	r3, [r7, #12]
 8014362:	2b01      	cmp	r3, #1
 8014364:	d806      	bhi.n	8014374 <inc_lock+0x80>
 8014366:	4a29      	ldr	r2, [pc, #164]	@ (801440c <inc_lock+0x118>)
 8014368:	68fb      	ldr	r3, [r7, #12]
 801436a:	011b      	lsls	r3, r3, #4
 801436c:	4413      	add	r3, r2
 801436e:	681b      	ldr	r3, [r3, #0]
 8014370:	2b00      	cmp	r3, #0
 8014372:	d1f2      	bne.n	801435a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8014374:	68fb      	ldr	r3, [r7, #12]
 8014376:	2b02      	cmp	r3, #2
 8014378:	d101      	bne.n	801437e <inc_lock+0x8a>
 801437a:	2300      	movs	r3, #0
 801437c:	e040      	b.n	8014400 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 801437e:	687b      	ldr	r3, [r7, #4]
 8014380:	681a      	ldr	r2, [r3, #0]
 8014382:	4922      	ldr	r1, [pc, #136]	@ (801440c <inc_lock+0x118>)
 8014384:	68fb      	ldr	r3, [r7, #12]
 8014386:	011b      	lsls	r3, r3, #4
 8014388:	440b      	add	r3, r1
 801438a:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 801438c:	687b      	ldr	r3, [r7, #4]
 801438e:	689a      	ldr	r2, [r3, #8]
 8014390:	491e      	ldr	r1, [pc, #120]	@ (801440c <inc_lock+0x118>)
 8014392:	68fb      	ldr	r3, [r7, #12]
 8014394:	011b      	lsls	r3, r3, #4
 8014396:	440b      	add	r3, r1
 8014398:	3304      	adds	r3, #4
 801439a:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 801439c:	687b      	ldr	r3, [r7, #4]
 801439e:	695a      	ldr	r2, [r3, #20]
 80143a0:	491a      	ldr	r1, [pc, #104]	@ (801440c <inc_lock+0x118>)
 80143a2:	68fb      	ldr	r3, [r7, #12]
 80143a4:	011b      	lsls	r3, r3, #4
 80143a6:	440b      	add	r3, r1
 80143a8:	3308      	adds	r3, #8
 80143aa:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80143ac:	4a17      	ldr	r2, [pc, #92]	@ (801440c <inc_lock+0x118>)
 80143ae:	68fb      	ldr	r3, [r7, #12]
 80143b0:	011b      	lsls	r3, r3, #4
 80143b2:	4413      	add	r3, r2
 80143b4:	330c      	adds	r3, #12
 80143b6:	2200      	movs	r2, #0
 80143b8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80143ba:	683b      	ldr	r3, [r7, #0]
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d009      	beq.n	80143d4 <inc_lock+0xe0>
 80143c0:	4a12      	ldr	r2, [pc, #72]	@ (801440c <inc_lock+0x118>)
 80143c2:	68fb      	ldr	r3, [r7, #12]
 80143c4:	011b      	lsls	r3, r3, #4
 80143c6:	4413      	add	r3, r2
 80143c8:	330c      	adds	r3, #12
 80143ca:	881b      	ldrh	r3, [r3, #0]
 80143cc:	2b00      	cmp	r3, #0
 80143ce:	d001      	beq.n	80143d4 <inc_lock+0xe0>
 80143d0:	2300      	movs	r3, #0
 80143d2:	e015      	b.n	8014400 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80143d4:	683b      	ldr	r3, [r7, #0]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d108      	bne.n	80143ec <inc_lock+0xf8>
 80143da:	4a0c      	ldr	r2, [pc, #48]	@ (801440c <inc_lock+0x118>)
 80143dc:	68fb      	ldr	r3, [r7, #12]
 80143de:	011b      	lsls	r3, r3, #4
 80143e0:	4413      	add	r3, r2
 80143e2:	330c      	adds	r3, #12
 80143e4:	881b      	ldrh	r3, [r3, #0]
 80143e6:	3301      	adds	r3, #1
 80143e8:	b29a      	uxth	r2, r3
 80143ea:	e001      	b.n	80143f0 <inc_lock+0xfc>
 80143ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80143f0:	4906      	ldr	r1, [pc, #24]	@ (801440c <inc_lock+0x118>)
 80143f2:	68fb      	ldr	r3, [r7, #12]
 80143f4:	011b      	lsls	r3, r3, #4
 80143f6:	440b      	add	r3, r1
 80143f8:	330c      	adds	r3, #12
 80143fa:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80143fc:	68fb      	ldr	r3, [r7, #12]
 80143fe:	3301      	adds	r3, #1
}
 8014400:	4618      	mov	r0, r3
 8014402:	3714      	adds	r7, #20
 8014404:	46bd      	mov	sp, r7
 8014406:	f85d 7b04 	ldr.w	r7, [sp], #4
 801440a:	4770      	bx	lr
 801440c:	20007438 	.word	0x20007438

08014410 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8014410:	b480      	push	{r7}
 8014412:	b085      	sub	sp, #20
 8014414:	af00      	add	r7, sp, #0
 8014416:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8014418:	687b      	ldr	r3, [r7, #4]
 801441a:	3b01      	subs	r3, #1
 801441c:	607b      	str	r3, [r7, #4]
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	2b01      	cmp	r3, #1
 8014422:	d825      	bhi.n	8014470 <dec_lock+0x60>
		n = Files[i].ctr;
 8014424:	4a17      	ldr	r2, [pc, #92]	@ (8014484 <dec_lock+0x74>)
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	011b      	lsls	r3, r3, #4
 801442a:	4413      	add	r3, r2
 801442c:	330c      	adds	r3, #12
 801442e:	881b      	ldrh	r3, [r3, #0]
 8014430:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8014432:	89fb      	ldrh	r3, [r7, #14]
 8014434:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8014438:	d101      	bne.n	801443e <dec_lock+0x2e>
 801443a:	2300      	movs	r3, #0
 801443c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 801443e:	89fb      	ldrh	r3, [r7, #14]
 8014440:	2b00      	cmp	r3, #0
 8014442:	d002      	beq.n	801444a <dec_lock+0x3a>
 8014444:	89fb      	ldrh	r3, [r7, #14]
 8014446:	3b01      	subs	r3, #1
 8014448:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 801444a:	4a0e      	ldr	r2, [pc, #56]	@ (8014484 <dec_lock+0x74>)
 801444c:	687b      	ldr	r3, [r7, #4]
 801444e:	011b      	lsls	r3, r3, #4
 8014450:	4413      	add	r3, r2
 8014452:	330c      	adds	r3, #12
 8014454:	89fa      	ldrh	r2, [r7, #14]
 8014456:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8014458:	89fb      	ldrh	r3, [r7, #14]
 801445a:	2b00      	cmp	r3, #0
 801445c:	d105      	bne.n	801446a <dec_lock+0x5a>
 801445e:	4a09      	ldr	r2, [pc, #36]	@ (8014484 <dec_lock+0x74>)
 8014460:	687b      	ldr	r3, [r7, #4]
 8014462:	011b      	lsls	r3, r3, #4
 8014464:	4413      	add	r3, r2
 8014466:	2200      	movs	r2, #0
 8014468:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 801446a:	2300      	movs	r3, #0
 801446c:	737b      	strb	r3, [r7, #13]
 801446e:	e001      	b.n	8014474 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8014470:	2302      	movs	r3, #2
 8014472:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8014474:	7b7b      	ldrb	r3, [r7, #13]
}
 8014476:	4618      	mov	r0, r3
 8014478:	3714      	adds	r7, #20
 801447a:	46bd      	mov	sp, r7
 801447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014480:	4770      	bx	lr
 8014482:	bf00      	nop
 8014484:	20007438 	.word	0x20007438

08014488 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8014488:	b480      	push	{r7}
 801448a:	b085      	sub	sp, #20
 801448c:	af00      	add	r7, sp, #0
 801448e:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8014490:	2300      	movs	r3, #0
 8014492:	60fb      	str	r3, [r7, #12]
 8014494:	e010      	b.n	80144b8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8014496:	4a0d      	ldr	r2, [pc, #52]	@ (80144cc <clear_lock+0x44>)
 8014498:	68fb      	ldr	r3, [r7, #12]
 801449a:	011b      	lsls	r3, r3, #4
 801449c:	4413      	add	r3, r2
 801449e:	681b      	ldr	r3, [r3, #0]
 80144a0:	687a      	ldr	r2, [r7, #4]
 80144a2:	429a      	cmp	r2, r3
 80144a4:	d105      	bne.n	80144b2 <clear_lock+0x2a>
 80144a6:	4a09      	ldr	r2, [pc, #36]	@ (80144cc <clear_lock+0x44>)
 80144a8:	68fb      	ldr	r3, [r7, #12]
 80144aa:	011b      	lsls	r3, r3, #4
 80144ac:	4413      	add	r3, r2
 80144ae:	2200      	movs	r2, #0
 80144b0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 80144b2:	68fb      	ldr	r3, [r7, #12]
 80144b4:	3301      	adds	r3, #1
 80144b6:	60fb      	str	r3, [r7, #12]
 80144b8:	68fb      	ldr	r3, [r7, #12]
 80144ba:	2b01      	cmp	r3, #1
 80144bc:	d9eb      	bls.n	8014496 <clear_lock+0xe>
	}
}
 80144be:	bf00      	nop
 80144c0:	bf00      	nop
 80144c2:	3714      	adds	r7, #20
 80144c4:	46bd      	mov	sp, r7
 80144c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80144ca:	4770      	bx	lr
 80144cc:	20007438 	.word	0x20007438

080144d0 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80144d0:	b580      	push	{r7, lr}
 80144d2:	b086      	sub	sp, #24
 80144d4:	af00      	add	r7, sp, #0
 80144d6:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80144d8:	2300      	movs	r3, #0
 80144da:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80144dc:	687b      	ldr	r3, [r7, #4]
 80144de:	78db      	ldrb	r3, [r3, #3]
 80144e0:	2b00      	cmp	r3, #0
 80144e2:	d034      	beq.n	801454e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80144e8:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	7858      	ldrb	r0, [r3, #1]
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80144f4:	2301      	movs	r3, #1
 80144f6:	697a      	ldr	r2, [r7, #20]
 80144f8:	f7ff fd3e 	bl	8013f78 <disk_write>
 80144fc:	4603      	mov	r3, r0
 80144fe:	2b00      	cmp	r3, #0
 8014500:	d002      	beq.n	8014508 <sync_window+0x38>
			res = FR_DISK_ERR;
 8014502:	2301      	movs	r3, #1
 8014504:	73fb      	strb	r3, [r7, #15]
 8014506:	e022      	b.n	801454e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	2200      	movs	r2, #0
 801450c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014512:	697a      	ldr	r2, [r7, #20]
 8014514:	1ad2      	subs	r2, r2, r3
 8014516:	687b      	ldr	r3, [r7, #4]
 8014518:	6a1b      	ldr	r3, [r3, #32]
 801451a:	429a      	cmp	r2, r3
 801451c:	d217      	bcs.n	801454e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	789b      	ldrb	r3, [r3, #2]
 8014522:	613b      	str	r3, [r7, #16]
 8014524:	e010      	b.n	8014548 <sync_window+0x78>
					wsect += fs->fsize;
 8014526:	687b      	ldr	r3, [r7, #4]
 8014528:	6a1b      	ldr	r3, [r3, #32]
 801452a:	697a      	ldr	r2, [r7, #20]
 801452c:	4413      	add	r3, r2
 801452e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8014530:	687b      	ldr	r3, [r7, #4]
 8014532:	7858      	ldrb	r0, [r3, #1]
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801453a:	2301      	movs	r3, #1
 801453c:	697a      	ldr	r2, [r7, #20]
 801453e:	f7ff fd1b 	bl	8013f78 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8014542:	693b      	ldr	r3, [r7, #16]
 8014544:	3b01      	subs	r3, #1
 8014546:	613b      	str	r3, [r7, #16]
 8014548:	693b      	ldr	r3, [r7, #16]
 801454a:	2b01      	cmp	r3, #1
 801454c:	d8eb      	bhi.n	8014526 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 801454e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014550:	4618      	mov	r0, r3
 8014552:	3718      	adds	r7, #24
 8014554:	46bd      	mov	sp, r7
 8014556:	bd80      	pop	{r7, pc}

08014558 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8014558:	b580      	push	{r7, lr}
 801455a:	b084      	sub	sp, #16
 801455c:	af00      	add	r7, sp, #0
 801455e:	6078      	str	r0, [r7, #4]
 8014560:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8014562:	2300      	movs	r3, #0
 8014564:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801456a:	683a      	ldr	r2, [r7, #0]
 801456c:	429a      	cmp	r2, r3
 801456e:	d01b      	beq.n	80145a8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8014570:	6878      	ldr	r0, [r7, #4]
 8014572:	f7ff ffad 	bl	80144d0 <sync_window>
 8014576:	4603      	mov	r3, r0
 8014578:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 801457a:	7bfb      	ldrb	r3, [r7, #15]
 801457c:	2b00      	cmp	r3, #0
 801457e:	d113      	bne.n	80145a8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8014580:	687b      	ldr	r3, [r7, #4]
 8014582:	7858      	ldrb	r0, [r3, #1]
 8014584:	687b      	ldr	r3, [r7, #4]
 8014586:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801458a:	2301      	movs	r3, #1
 801458c:	683a      	ldr	r2, [r7, #0]
 801458e:	f7ff fcd3 	bl	8013f38 <disk_read>
 8014592:	4603      	mov	r3, r0
 8014594:	2b00      	cmp	r3, #0
 8014596:	d004      	beq.n	80145a2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8014598:	f04f 33ff 	mov.w	r3, #4294967295
 801459c:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 801459e:	2301      	movs	r3, #1
 80145a0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 80145a2:	687b      	ldr	r3, [r7, #4]
 80145a4:	683a      	ldr	r2, [r7, #0]
 80145a6:	635a      	str	r2, [r3, #52]	@ 0x34
		}
	}
	return res;
 80145a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80145aa:	4618      	mov	r0, r3
 80145ac:	3710      	adds	r7, #16
 80145ae:	46bd      	mov	sp, r7
 80145b0:	bd80      	pop	{r7, pc}
	...

080145b4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 80145b4:	b580      	push	{r7, lr}
 80145b6:	b084      	sub	sp, #16
 80145b8:	af00      	add	r7, sp, #0
 80145ba:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 80145bc:	6878      	ldr	r0, [r7, #4]
 80145be:	f7ff ff87 	bl	80144d0 <sync_window>
 80145c2:	4603      	mov	r3, r0
 80145c4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 80145c6:	7bfb      	ldrb	r3, [r7, #15]
 80145c8:	2b00      	cmp	r3, #0
 80145ca:	d159      	bne.n	8014680 <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80145cc:	687b      	ldr	r3, [r7, #4]
 80145ce:	781b      	ldrb	r3, [r3, #0]
 80145d0:	2b03      	cmp	r3, #3
 80145d2:	d149      	bne.n	8014668 <sync_fs+0xb4>
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	791b      	ldrb	r3, [r3, #4]
 80145d8:	2b01      	cmp	r3, #1
 80145da:	d145      	bne.n	8014668 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80145dc:	687b      	ldr	r3, [r7, #4]
 80145de:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 80145e2:	687b      	ldr	r3, [r7, #4]
 80145e4:	899b      	ldrh	r3, [r3, #12]
 80145e6:	461a      	mov	r2, r3
 80145e8:	2100      	movs	r1, #0
 80145ea:	f7ff fda7 	bl	801413c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	3338      	adds	r3, #56	@ 0x38
 80145f2:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 80145f6:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 80145fa:	4618      	mov	r0, r3
 80145fc:	f7ff fd36 	bl	801406c <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8014600:	687b      	ldr	r3, [r7, #4]
 8014602:	3338      	adds	r3, #56	@ 0x38
 8014604:	4921      	ldr	r1, [pc, #132]	@ (801468c <sync_fs+0xd8>)
 8014606:	4618      	mov	r0, r3
 8014608:	f7ff fd4b 	bl	80140a2 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 801460c:	687b      	ldr	r3, [r7, #4]
 801460e:	3338      	adds	r3, #56	@ 0x38
 8014610:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8014614:	491e      	ldr	r1, [pc, #120]	@ (8014690 <sync_fs+0xdc>)
 8014616:	4618      	mov	r0, r3
 8014618:	f7ff fd43 	bl	80140a2 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	3338      	adds	r3, #56	@ 0x38
 8014620:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 8014624:	687b      	ldr	r3, [r7, #4]
 8014626:	699b      	ldr	r3, [r3, #24]
 8014628:	4619      	mov	r1, r3
 801462a:	4610      	mov	r0, r2
 801462c:	f7ff fd39 	bl	80140a2 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8014630:	687b      	ldr	r3, [r7, #4]
 8014632:	3338      	adds	r3, #56	@ 0x38
 8014634:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 8014638:	687b      	ldr	r3, [r7, #4]
 801463a:	695b      	ldr	r3, [r3, #20]
 801463c:	4619      	mov	r1, r3
 801463e:	4610      	mov	r0, r2
 8014640:	f7ff fd2f 	bl	80140a2 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8014644:	687b      	ldr	r3, [r7, #4]
 8014646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014648:	1c5a      	adds	r2, r3, #1
 801464a:	687b      	ldr	r3, [r7, #4]
 801464c:	635a      	str	r2, [r3, #52]	@ 0x34
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	7858      	ldrb	r0, [r3, #1]
 8014652:	687b      	ldr	r3, [r7, #4]
 8014654:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014658:	687b      	ldr	r3, [r7, #4]
 801465a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801465c:	2301      	movs	r3, #1
 801465e:	f7ff fc8b 	bl	8013f78 <disk_write>
			fs->fsi_flag = 0;
 8014662:	687b      	ldr	r3, [r7, #4]
 8014664:	2200      	movs	r2, #0
 8014666:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8014668:	687b      	ldr	r3, [r7, #4]
 801466a:	785b      	ldrb	r3, [r3, #1]
 801466c:	2200      	movs	r2, #0
 801466e:	2100      	movs	r1, #0
 8014670:	4618      	mov	r0, r3
 8014672:	f7ff fca1 	bl	8013fb8 <disk_ioctl>
 8014676:	4603      	mov	r3, r0
 8014678:	2b00      	cmp	r3, #0
 801467a:	d001      	beq.n	8014680 <sync_fs+0xcc>
 801467c:	2301      	movs	r3, #1
 801467e:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8014680:	7bfb      	ldrb	r3, [r7, #15]
}
 8014682:	4618      	mov	r0, r3
 8014684:	3710      	adds	r7, #16
 8014686:	46bd      	mov	sp, r7
 8014688:	bd80      	pop	{r7, pc}
 801468a:	bf00      	nop
 801468c:	41615252 	.word	0x41615252
 8014690:	61417272 	.word	0x61417272

08014694 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8014694:	b480      	push	{r7}
 8014696:	b083      	sub	sp, #12
 8014698:	af00      	add	r7, sp, #0
 801469a:	6078      	str	r0, [r7, #4]
 801469c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 801469e:	683b      	ldr	r3, [r7, #0]
 80146a0:	3b02      	subs	r3, #2
 80146a2:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 80146a4:	687b      	ldr	r3, [r7, #4]
 80146a6:	69db      	ldr	r3, [r3, #28]
 80146a8:	3b02      	subs	r3, #2
 80146aa:	683a      	ldr	r2, [r7, #0]
 80146ac:	429a      	cmp	r2, r3
 80146ae:	d301      	bcc.n	80146b4 <clust2sect+0x20>
 80146b0:	2300      	movs	r3, #0
 80146b2:	e008      	b.n	80146c6 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	895b      	ldrh	r3, [r3, #10]
 80146b8:	461a      	mov	r2, r3
 80146ba:	683b      	ldr	r3, [r7, #0]
 80146bc:	fb03 f202 	mul.w	r2, r3, r2
 80146c0:	687b      	ldr	r3, [r7, #4]
 80146c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80146c4:	4413      	add	r3, r2
}
 80146c6:	4618      	mov	r0, r3
 80146c8:	370c      	adds	r7, #12
 80146ca:	46bd      	mov	sp, r7
 80146cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146d0:	4770      	bx	lr

080146d2 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80146d2:	b580      	push	{r7, lr}
 80146d4:	b086      	sub	sp, #24
 80146d6:	af00      	add	r7, sp, #0
 80146d8:	6078      	str	r0, [r7, #4]
 80146da:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80146dc:	687b      	ldr	r3, [r7, #4]
 80146de:	681b      	ldr	r3, [r3, #0]
 80146e0:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80146e2:	683b      	ldr	r3, [r7, #0]
 80146e4:	2b01      	cmp	r3, #1
 80146e6:	d904      	bls.n	80146f2 <get_fat+0x20>
 80146e8:	693b      	ldr	r3, [r7, #16]
 80146ea:	69db      	ldr	r3, [r3, #28]
 80146ec:	683a      	ldr	r2, [r7, #0]
 80146ee:	429a      	cmp	r2, r3
 80146f0:	d302      	bcc.n	80146f8 <get_fat+0x26>
		val = 1;	/* Internal error */
 80146f2:	2301      	movs	r3, #1
 80146f4:	617b      	str	r3, [r7, #20]
 80146f6:	e0ba      	b.n	801486e <get_fat+0x19c>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80146f8:	f04f 33ff 	mov.w	r3, #4294967295
 80146fc:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80146fe:	693b      	ldr	r3, [r7, #16]
 8014700:	781b      	ldrb	r3, [r3, #0]
 8014702:	2b03      	cmp	r3, #3
 8014704:	f000 8082 	beq.w	801480c <get_fat+0x13a>
 8014708:	2b03      	cmp	r3, #3
 801470a:	f300 80a6 	bgt.w	801485a <get_fat+0x188>
 801470e:	2b01      	cmp	r3, #1
 8014710:	d002      	beq.n	8014718 <get_fat+0x46>
 8014712:	2b02      	cmp	r3, #2
 8014714:	d055      	beq.n	80147c2 <get_fat+0xf0>
 8014716:	e0a0      	b.n	801485a <get_fat+0x188>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8014718:	683b      	ldr	r3, [r7, #0]
 801471a:	60fb      	str	r3, [r7, #12]
 801471c:	68fb      	ldr	r3, [r7, #12]
 801471e:	085b      	lsrs	r3, r3, #1
 8014720:	68fa      	ldr	r2, [r7, #12]
 8014722:	4413      	add	r3, r2
 8014724:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014726:	693b      	ldr	r3, [r7, #16]
 8014728:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801472a:	693b      	ldr	r3, [r7, #16]
 801472c:	899b      	ldrh	r3, [r3, #12]
 801472e:	4619      	mov	r1, r3
 8014730:	68fb      	ldr	r3, [r7, #12]
 8014732:	fbb3 f3f1 	udiv	r3, r3, r1
 8014736:	4413      	add	r3, r2
 8014738:	4619      	mov	r1, r3
 801473a:	6938      	ldr	r0, [r7, #16]
 801473c:	f7ff ff0c 	bl	8014558 <move_window>
 8014740:	4603      	mov	r3, r0
 8014742:	2b00      	cmp	r3, #0
 8014744:	f040 808c 	bne.w	8014860 <get_fat+0x18e>
			wc = fs->win[bc++ % SS(fs)];
 8014748:	68fb      	ldr	r3, [r7, #12]
 801474a:	1c5a      	adds	r2, r3, #1
 801474c:	60fa      	str	r2, [r7, #12]
 801474e:	693a      	ldr	r2, [r7, #16]
 8014750:	8992      	ldrh	r2, [r2, #12]
 8014752:	fbb3 f1f2 	udiv	r1, r3, r2
 8014756:	fb01 f202 	mul.w	r2, r1, r2
 801475a:	1a9b      	subs	r3, r3, r2
 801475c:	693a      	ldr	r2, [r7, #16]
 801475e:	4413      	add	r3, r2
 8014760:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8014764:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014766:	693b      	ldr	r3, [r7, #16]
 8014768:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 801476a:	693b      	ldr	r3, [r7, #16]
 801476c:	899b      	ldrh	r3, [r3, #12]
 801476e:	4619      	mov	r1, r3
 8014770:	68fb      	ldr	r3, [r7, #12]
 8014772:	fbb3 f3f1 	udiv	r3, r3, r1
 8014776:	4413      	add	r3, r2
 8014778:	4619      	mov	r1, r3
 801477a:	6938      	ldr	r0, [r7, #16]
 801477c:	f7ff feec 	bl	8014558 <move_window>
 8014780:	4603      	mov	r3, r0
 8014782:	2b00      	cmp	r3, #0
 8014784:	d16e      	bne.n	8014864 <get_fat+0x192>
			wc |= fs->win[bc % SS(fs)] << 8;
 8014786:	693b      	ldr	r3, [r7, #16]
 8014788:	899b      	ldrh	r3, [r3, #12]
 801478a:	461a      	mov	r2, r3
 801478c:	68fb      	ldr	r3, [r7, #12]
 801478e:	fbb3 f1f2 	udiv	r1, r3, r2
 8014792:	fb01 f202 	mul.w	r2, r1, r2
 8014796:	1a9b      	subs	r3, r3, r2
 8014798:	693a      	ldr	r2, [r7, #16]
 801479a:	4413      	add	r3, r2
 801479c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80147a0:	021b      	lsls	r3, r3, #8
 80147a2:	68ba      	ldr	r2, [r7, #8]
 80147a4:	4313      	orrs	r3, r2
 80147a6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80147a8:	683b      	ldr	r3, [r7, #0]
 80147aa:	f003 0301 	and.w	r3, r3, #1
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d002      	beq.n	80147b8 <get_fat+0xe6>
 80147b2:	68bb      	ldr	r3, [r7, #8]
 80147b4:	091b      	lsrs	r3, r3, #4
 80147b6:	e002      	b.n	80147be <get_fat+0xec>
 80147b8:	68bb      	ldr	r3, [r7, #8]
 80147ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80147be:	617b      	str	r3, [r7, #20]
			break;
 80147c0:	e055      	b.n	801486e <get_fat+0x19c>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80147c2:	693b      	ldr	r3, [r7, #16]
 80147c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80147c6:	693b      	ldr	r3, [r7, #16]
 80147c8:	899b      	ldrh	r3, [r3, #12]
 80147ca:	085b      	lsrs	r3, r3, #1
 80147cc:	b29b      	uxth	r3, r3
 80147ce:	4619      	mov	r1, r3
 80147d0:	683b      	ldr	r3, [r7, #0]
 80147d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80147d6:	4413      	add	r3, r2
 80147d8:	4619      	mov	r1, r3
 80147da:	6938      	ldr	r0, [r7, #16]
 80147dc:	f7ff febc 	bl	8014558 <move_window>
 80147e0:	4603      	mov	r3, r0
 80147e2:	2b00      	cmp	r3, #0
 80147e4:	d140      	bne.n	8014868 <get_fat+0x196>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80147e6:	693b      	ldr	r3, [r7, #16]
 80147e8:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80147ec:	683b      	ldr	r3, [r7, #0]
 80147ee:	005b      	lsls	r3, r3, #1
 80147f0:	693a      	ldr	r2, [r7, #16]
 80147f2:	8992      	ldrh	r2, [r2, #12]
 80147f4:	fbb3 f0f2 	udiv	r0, r3, r2
 80147f8:	fb00 f202 	mul.w	r2, r0, r2
 80147fc:	1a9b      	subs	r3, r3, r2
 80147fe:	440b      	add	r3, r1
 8014800:	4618      	mov	r0, r3
 8014802:	f7ff fbf7 	bl	8013ff4 <ld_word>
 8014806:	4603      	mov	r3, r0
 8014808:	617b      	str	r3, [r7, #20]
			break;
 801480a:	e030      	b.n	801486e <get_fat+0x19c>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801480c:	693b      	ldr	r3, [r7, #16]
 801480e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014810:	693b      	ldr	r3, [r7, #16]
 8014812:	899b      	ldrh	r3, [r3, #12]
 8014814:	089b      	lsrs	r3, r3, #2
 8014816:	b29b      	uxth	r3, r3
 8014818:	4619      	mov	r1, r3
 801481a:	683b      	ldr	r3, [r7, #0]
 801481c:	fbb3 f3f1 	udiv	r3, r3, r1
 8014820:	4413      	add	r3, r2
 8014822:	4619      	mov	r1, r3
 8014824:	6938      	ldr	r0, [r7, #16]
 8014826:	f7ff fe97 	bl	8014558 <move_window>
 801482a:	4603      	mov	r3, r0
 801482c:	2b00      	cmp	r3, #0
 801482e:	d11d      	bne.n	801486c <get_fat+0x19a>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8014830:	693b      	ldr	r3, [r7, #16]
 8014832:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014836:	683b      	ldr	r3, [r7, #0]
 8014838:	009b      	lsls	r3, r3, #2
 801483a:	693a      	ldr	r2, [r7, #16]
 801483c:	8992      	ldrh	r2, [r2, #12]
 801483e:	fbb3 f0f2 	udiv	r0, r3, r2
 8014842:	fb00 f202 	mul.w	r2, r0, r2
 8014846:	1a9b      	subs	r3, r3, r2
 8014848:	440b      	add	r3, r1
 801484a:	4618      	mov	r0, r3
 801484c:	f7ff fbeb 	bl	8014026 <ld_dword>
 8014850:	4603      	mov	r3, r0
 8014852:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8014856:	617b      	str	r3, [r7, #20]
			break;
 8014858:	e009      	b.n	801486e <get_fat+0x19c>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 801485a:	2301      	movs	r3, #1
 801485c:	617b      	str	r3, [r7, #20]
 801485e:	e006      	b.n	801486e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014860:	bf00      	nop
 8014862:	e004      	b.n	801486e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8014864:	bf00      	nop
 8014866:	e002      	b.n	801486e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8014868:	bf00      	nop
 801486a:	e000      	b.n	801486e <get_fat+0x19c>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 801486c:	bf00      	nop
		}
	}

	return val;
 801486e:	697b      	ldr	r3, [r7, #20]
}
 8014870:	4618      	mov	r0, r3
 8014872:	3718      	adds	r7, #24
 8014874:	46bd      	mov	sp, r7
 8014876:	bd80      	pop	{r7, pc}

08014878 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8014878:	b590      	push	{r4, r7, lr}
 801487a:	b089      	sub	sp, #36	@ 0x24
 801487c:	af00      	add	r7, sp, #0
 801487e:	60f8      	str	r0, [r7, #12]
 8014880:	60b9      	str	r1, [r7, #8]
 8014882:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8014884:	2302      	movs	r3, #2
 8014886:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8014888:	68bb      	ldr	r3, [r7, #8]
 801488a:	2b01      	cmp	r3, #1
 801488c:	f240 8109 	bls.w	8014aa2 <put_fat+0x22a>
 8014890:	68fb      	ldr	r3, [r7, #12]
 8014892:	69db      	ldr	r3, [r3, #28]
 8014894:	68ba      	ldr	r2, [r7, #8]
 8014896:	429a      	cmp	r2, r3
 8014898:	f080 8103 	bcs.w	8014aa2 <put_fat+0x22a>
		switch (fs->fs_type) {
 801489c:	68fb      	ldr	r3, [r7, #12]
 801489e:	781b      	ldrb	r3, [r3, #0]
 80148a0:	2b03      	cmp	r3, #3
 80148a2:	f000 80b6 	beq.w	8014a12 <put_fat+0x19a>
 80148a6:	2b03      	cmp	r3, #3
 80148a8:	f300 80fb 	bgt.w	8014aa2 <put_fat+0x22a>
 80148ac:	2b01      	cmp	r3, #1
 80148ae:	d003      	beq.n	80148b8 <put_fat+0x40>
 80148b0:	2b02      	cmp	r3, #2
 80148b2:	f000 8083 	beq.w	80149bc <put_fat+0x144>
 80148b6:	e0f4      	b.n	8014aa2 <put_fat+0x22a>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 80148b8:	68bb      	ldr	r3, [r7, #8]
 80148ba:	61bb      	str	r3, [r7, #24]
 80148bc:	69bb      	ldr	r3, [r7, #24]
 80148be:	085b      	lsrs	r3, r3, #1
 80148c0:	69ba      	ldr	r2, [r7, #24]
 80148c2:	4413      	add	r3, r2
 80148c4:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80148c6:	68fb      	ldr	r3, [r7, #12]
 80148c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80148ca:	68fb      	ldr	r3, [r7, #12]
 80148cc:	899b      	ldrh	r3, [r3, #12]
 80148ce:	4619      	mov	r1, r3
 80148d0:	69bb      	ldr	r3, [r7, #24]
 80148d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80148d6:	4413      	add	r3, r2
 80148d8:	4619      	mov	r1, r3
 80148da:	68f8      	ldr	r0, [r7, #12]
 80148dc:	f7ff fe3c 	bl	8014558 <move_window>
 80148e0:	4603      	mov	r3, r0
 80148e2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80148e4:	7ffb      	ldrb	r3, [r7, #31]
 80148e6:	2b00      	cmp	r3, #0
 80148e8:	f040 80d4 	bne.w	8014a94 <put_fat+0x21c>
			p = fs->win + bc++ % SS(fs);
 80148ec:	68fb      	ldr	r3, [r7, #12]
 80148ee:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80148f2:	69bb      	ldr	r3, [r7, #24]
 80148f4:	1c5a      	adds	r2, r3, #1
 80148f6:	61ba      	str	r2, [r7, #24]
 80148f8:	68fa      	ldr	r2, [r7, #12]
 80148fa:	8992      	ldrh	r2, [r2, #12]
 80148fc:	fbb3 f0f2 	udiv	r0, r3, r2
 8014900:	fb00 f202 	mul.w	r2, r0, r2
 8014904:	1a9b      	subs	r3, r3, r2
 8014906:	440b      	add	r3, r1
 8014908:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 801490a:	68bb      	ldr	r3, [r7, #8]
 801490c:	f003 0301 	and.w	r3, r3, #1
 8014910:	2b00      	cmp	r3, #0
 8014912:	d00d      	beq.n	8014930 <put_fat+0xb8>
 8014914:	697b      	ldr	r3, [r7, #20]
 8014916:	781b      	ldrb	r3, [r3, #0]
 8014918:	b25b      	sxtb	r3, r3
 801491a:	f003 030f 	and.w	r3, r3, #15
 801491e:	b25a      	sxtb	r2, r3
 8014920:	687b      	ldr	r3, [r7, #4]
 8014922:	b25b      	sxtb	r3, r3
 8014924:	011b      	lsls	r3, r3, #4
 8014926:	b25b      	sxtb	r3, r3
 8014928:	4313      	orrs	r3, r2
 801492a:	b25b      	sxtb	r3, r3
 801492c:	b2db      	uxtb	r3, r3
 801492e:	e001      	b.n	8014934 <put_fat+0xbc>
 8014930:	687b      	ldr	r3, [r7, #4]
 8014932:	b2db      	uxtb	r3, r3
 8014934:	697a      	ldr	r2, [r7, #20]
 8014936:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8014938:	68fb      	ldr	r3, [r7, #12]
 801493a:	2201      	movs	r2, #1
 801493c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	899b      	ldrh	r3, [r3, #12]
 8014946:	4619      	mov	r1, r3
 8014948:	69bb      	ldr	r3, [r7, #24]
 801494a:	fbb3 f3f1 	udiv	r3, r3, r1
 801494e:	4413      	add	r3, r2
 8014950:	4619      	mov	r1, r3
 8014952:	68f8      	ldr	r0, [r7, #12]
 8014954:	f7ff fe00 	bl	8014558 <move_window>
 8014958:	4603      	mov	r3, r0
 801495a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 801495c:	7ffb      	ldrb	r3, [r7, #31]
 801495e:	2b00      	cmp	r3, #0
 8014960:	f040 809a 	bne.w	8014a98 <put_fat+0x220>
			p = fs->win + bc % SS(fs);
 8014964:	68fb      	ldr	r3, [r7, #12]
 8014966:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 801496a:	68fb      	ldr	r3, [r7, #12]
 801496c:	899b      	ldrh	r3, [r3, #12]
 801496e:	461a      	mov	r2, r3
 8014970:	69bb      	ldr	r3, [r7, #24]
 8014972:	fbb3 f0f2 	udiv	r0, r3, r2
 8014976:	fb00 f202 	mul.w	r2, r0, r2
 801497a:	1a9b      	subs	r3, r3, r2
 801497c:	440b      	add	r3, r1
 801497e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8014980:	68bb      	ldr	r3, [r7, #8]
 8014982:	f003 0301 	and.w	r3, r3, #1
 8014986:	2b00      	cmp	r3, #0
 8014988:	d003      	beq.n	8014992 <put_fat+0x11a>
 801498a:	687b      	ldr	r3, [r7, #4]
 801498c:	091b      	lsrs	r3, r3, #4
 801498e:	b2db      	uxtb	r3, r3
 8014990:	e00e      	b.n	80149b0 <put_fat+0x138>
 8014992:	697b      	ldr	r3, [r7, #20]
 8014994:	781b      	ldrb	r3, [r3, #0]
 8014996:	b25b      	sxtb	r3, r3
 8014998:	f023 030f 	bic.w	r3, r3, #15
 801499c:	b25a      	sxtb	r2, r3
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	0a1b      	lsrs	r3, r3, #8
 80149a2:	b25b      	sxtb	r3, r3
 80149a4:	f003 030f 	and.w	r3, r3, #15
 80149a8:	b25b      	sxtb	r3, r3
 80149aa:	4313      	orrs	r3, r2
 80149ac:	b25b      	sxtb	r3, r3
 80149ae:	b2db      	uxtb	r3, r3
 80149b0:	697a      	ldr	r2, [r7, #20]
 80149b2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80149b4:	68fb      	ldr	r3, [r7, #12]
 80149b6:	2201      	movs	r2, #1
 80149b8:	70da      	strb	r2, [r3, #3]
			break;
 80149ba:	e072      	b.n	8014aa2 <put_fat+0x22a>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80149bc:	68fb      	ldr	r3, [r7, #12]
 80149be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80149c0:	68fb      	ldr	r3, [r7, #12]
 80149c2:	899b      	ldrh	r3, [r3, #12]
 80149c4:	085b      	lsrs	r3, r3, #1
 80149c6:	b29b      	uxth	r3, r3
 80149c8:	4619      	mov	r1, r3
 80149ca:	68bb      	ldr	r3, [r7, #8]
 80149cc:	fbb3 f3f1 	udiv	r3, r3, r1
 80149d0:	4413      	add	r3, r2
 80149d2:	4619      	mov	r1, r3
 80149d4:	68f8      	ldr	r0, [r7, #12]
 80149d6:	f7ff fdbf 	bl	8014558 <move_window>
 80149da:	4603      	mov	r3, r0
 80149dc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80149de:	7ffb      	ldrb	r3, [r7, #31]
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	d15b      	bne.n	8014a9c <put_fat+0x224>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80149e4:	68fb      	ldr	r3, [r7, #12]
 80149e6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80149ea:	68bb      	ldr	r3, [r7, #8]
 80149ec:	005b      	lsls	r3, r3, #1
 80149ee:	68fa      	ldr	r2, [r7, #12]
 80149f0:	8992      	ldrh	r2, [r2, #12]
 80149f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80149f6:	fb00 f202 	mul.w	r2, r0, r2
 80149fa:	1a9b      	subs	r3, r3, r2
 80149fc:	440b      	add	r3, r1
 80149fe:	687a      	ldr	r2, [r7, #4]
 8014a00:	b292      	uxth	r2, r2
 8014a02:	4611      	mov	r1, r2
 8014a04:	4618      	mov	r0, r3
 8014a06:	f7ff fb31 	bl	801406c <st_word>
			fs->wflag = 1;
 8014a0a:	68fb      	ldr	r3, [r7, #12]
 8014a0c:	2201      	movs	r2, #1
 8014a0e:	70da      	strb	r2, [r3, #3]
			break;
 8014a10:	e047      	b.n	8014aa2 <put_fat+0x22a>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8014a12:	68fb      	ldr	r3, [r7, #12]
 8014a14:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8014a16:	68fb      	ldr	r3, [r7, #12]
 8014a18:	899b      	ldrh	r3, [r3, #12]
 8014a1a:	089b      	lsrs	r3, r3, #2
 8014a1c:	b29b      	uxth	r3, r3
 8014a1e:	4619      	mov	r1, r3
 8014a20:	68bb      	ldr	r3, [r7, #8]
 8014a22:	fbb3 f3f1 	udiv	r3, r3, r1
 8014a26:	4413      	add	r3, r2
 8014a28:	4619      	mov	r1, r3
 8014a2a:	68f8      	ldr	r0, [r7, #12]
 8014a2c:	f7ff fd94 	bl	8014558 <move_window>
 8014a30:	4603      	mov	r3, r0
 8014a32:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8014a34:	7ffb      	ldrb	r3, [r7, #31]
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d132      	bne.n	8014aa0 <put_fat+0x228>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8014a40:	68fb      	ldr	r3, [r7, #12]
 8014a42:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014a46:	68bb      	ldr	r3, [r7, #8]
 8014a48:	009b      	lsls	r3, r3, #2
 8014a4a:	68fa      	ldr	r2, [r7, #12]
 8014a4c:	8992      	ldrh	r2, [r2, #12]
 8014a4e:	fbb3 f0f2 	udiv	r0, r3, r2
 8014a52:	fb00 f202 	mul.w	r2, r0, r2
 8014a56:	1a9b      	subs	r3, r3, r2
 8014a58:	440b      	add	r3, r1
 8014a5a:	4618      	mov	r0, r3
 8014a5c:	f7ff fae3 	bl	8014026 <ld_dword>
 8014a60:	4603      	mov	r3, r0
 8014a62:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8014a66:	4323      	orrs	r3, r4
 8014a68:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8014a6a:	68fb      	ldr	r3, [r7, #12]
 8014a6c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014a70:	68bb      	ldr	r3, [r7, #8]
 8014a72:	009b      	lsls	r3, r3, #2
 8014a74:	68fa      	ldr	r2, [r7, #12]
 8014a76:	8992      	ldrh	r2, [r2, #12]
 8014a78:	fbb3 f0f2 	udiv	r0, r3, r2
 8014a7c:	fb00 f202 	mul.w	r2, r0, r2
 8014a80:	1a9b      	subs	r3, r3, r2
 8014a82:	440b      	add	r3, r1
 8014a84:	6879      	ldr	r1, [r7, #4]
 8014a86:	4618      	mov	r0, r3
 8014a88:	f7ff fb0b 	bl	80140a2 <st_dword>
			fs->wflag = 1;
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	2201      	movs	r2, #1
 8014a90:	70da      	strb	r2, [r3, #3]
			break;
 8014a92:	e006      	b.n	8014aa2 <put_fat+0x22a>
			if (res != FR_OK) break;
 8014a94:	bf00      	nop
 8014a96:	e004      	b.n	8014aa2 <put_fat+0x22a>
			if (res != FR_OK) break;
 8014a98:	bf00      	nop
 8014a9a:	e002      	b.n	8014aa2 <put_fat+0x22a>
			if (res != FR_OK) break;
 8014a9c:	bf00      	nop
 8014a9e:	e000      	b.n	8014aa2 <put_fat+0x22a>
			if (res != FR_OK) break;
 8014aa0:	bf00      	nop
		}
	}
	return res;
 8014aa2:	7ffb      	ldrb	r3, [r7, #31]
}
 8014aa4:	4618      	mov	r0, r3
 8014aa6:	3724      	adds	r7, #36	@ 0x24
 8014aa8:	46bd      	mov	sp, r7
 8014aaa:	bd90      	pop	{r4, r7, pc}

08014aac <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8014aac:	b580      	push	{r7, lr}
 8014aae:	b088      	sub	sp, #32
 8014ab0:	af00      	add	r7, sp, #0
 8014ab2:	60f8      	str	r0, [r7, #12]
 8014ab4:	60b9      	str	r1, [r7, #8]
 8014ab6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8014ab8:	2300      	movs	r3, #0
 8014aba:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8014abc:	68fb      	ldr	r3, [r7, #12]
 8014abe:	681b      	ldr	r3, [r3, #0]
 8014ac0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8014ac2:	68bb      	ldr	r3, [r7, #8]
 8014ac4:	2b01      	cmp	r3, #1
 8014ac6:	d904      	bls.n	8014ad2 <remove_chain+0x26>
 8014ac8:	69bb      	ldr	r3, [r7, #24]
 8014aca:	69db      	ldr	r3, [r3, #28]
 8014acc:	68ba      	ldr	r2, [r7, #8]
 8014ace:	429a      	cmp	r2, r3
 8014ad0:	d301      	bcc.n	8014ad6 <remove_chain+0x2a>
 8014ad2:	2302      	movs	r3, #2
 8014ad4:	e04b      	b.n	8014b6e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	2b00      	cmp	r3, #0
 8014ada:	d00c      	beq.n	8014af6 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8014adc:	f04f 32ff 	mov.w	r2, #4294967295
 8014ae0:	6879      	ldr	r1, [r7, #4]
 8014ae2:	69b8      	ldr	r0, [r7, #24]
 8014ae4:	f7ff fec8 	bl	8014878 <put_fat>
 8014ae8:	4603      	mov	r3, r0
 8014aea:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8014aec:	7ffb      	ldrb	r3, [r7, #31]
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d001      	beq.n	8014af6 <remove_chain+0x4a>
 8014af2:	7ffb      	ldrb	r3, [r7, #31]
 8014af4:	e03b      	b.n	8014b6e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8014af6:	68b9      	ldr	r1, [r7, #8]
 8014af8:	68f8      	ldr	r0, [r7, #12]
 8014afa:	f7ff fdea 	bl	80146d2 <get_fat>
 8014afe:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8014b00:	697b      	ldr	r3, [r7, #20]
 8014b02:	2b00      	cmp	r3, #0
 8014b04:	d031      	beq.n	8014b6a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8014b06:	697b      	ldr	r3, [r7, #20]
 8014b08:	2b01      	cmp	r3, #1
 8014b0a:	d101      	bne.n	8014b10 <remove_chain+0x64>
 8014b0c:	2302      	movs	r3, #2
 8014b0e:	e02e      	b.n	8014b6e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8014b10:	697b      	ldr	r3, [r7, #20]
 8014b12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b16:	d101      	bne.n	8014b1c <remove_chain+0x70>
 8014b18:	2301      	movs	r3, #1
 8014b1a:	e028      	b.n	8014b6e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8014b1c:	2200      	movs	r2, #0
 8014b1e:	68b9      	ldr	r1, [r7, #8]
 8014b20:	69b8      	ldr	r0, [r7, #24]
 8014b22:	f7ff fea9 	bl	8014878 <put_fat>
 8014b26:	4603      	mov	r3, r0
 8014b28:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8014b2a:	7ffb      	ldrb	r3, [r7, #31]
 8014b2c:	2b00      	cmp	r3, #0
 8014b2e:	d001      	beq.n	8014b34 <remove_chain+0x88>
 8014b30:	7ffb      	ldrb	r3, [r7, #31]
 8014b32:	e01c      	b.n	8014b6e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8014b34:	69bb      	ldr	r3, [r7, #24]
 8014b36:	699a      	ldr	r2, [r3, #24]
 8014b38:	69bb      	ldr	r3, [r7, #24]
 8014b3a:	69db      	ldr	r3, [r3, #28]
 8014b3c:	3b02      	subs	r3, #2
 8014b3e:	429a      	cmp	r2, r3
 8014b40:	d20b      	bcs.n	8014b5a <remove_chain+0xae>
			fs->free_clst++;
 8014b42:	69bb      	ldr	r3, [r7, #24]
 8014b44:	699b      	ldr	r3, [r3, #24]
 8014b46:	1c5a      	adds	r2, r3, #1
 8014b48:	69bb      	ldr	r3, [r7, #24]
 8014b4a:	619a      	str	r2, [r3, #24]
			fs->fsi_flag |= 1;
 8014b4c:	69bb      	ldr	r3, [r7, #24]
 8014b4e:	791b      	ldrb	r3, [r3, #4]
 8014b50:	f043 0301 	orr.w	r3, r3, #1
 8014b54:	b2da      	uxtb	r2, r3
 8014b56:	69bb      	ldr	r3, [r7, #24]
 8014b58:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8014b5a:	697b      	ldr	r3, [r7, #20]
 8014b5c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8014b5e:	69bb      	ldr	r3, [r7, #24]
 8014b60:	69db      	ldr	r3, [r3, #28]
 8014b62:	68ba      	ldr	r2, [r7, #8]
 8014b64:	429a      	cmp	r2, r3
 8014b66:	d3c6      	bcc.n	8014af6 <remove_chain+0x4a>
 8014b68:	e000      	b.n	8014b6c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8014b6a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8014b6c:	2300      	movs	r3, #0
}
 8014b6e:	4618      	mov	r0, r3
 8014b70:	3720      	adds	r7, #32
 8014b72:	46bd      	mov	sp, r7
 8014b74:	bd80      	pop	{r7, pc}

08014b76 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8014b76:	b580      	push	{r7, lr}
 8014b78:	b088      	sub	sp, #32
 8014b7a:	af00      	add	r7, sp, #0
 8014b7c:	6078      	str	r0, [r7, #4]
 8014b7e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	681b      	ldr	r3, [r3, #0]
 8014b84:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8014b86:	683b      	ldr	r3, [r7, #0]
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d10d      	bne.n	8014ba8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8014b8c:	693b      	ldr	r3, [r7, #16]
 8014b8e:	695b      	ldr	r3, [r3, #20]
 8014b90:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8014b92:	69bb      	ldr	r3, [r7, #24]
 8014b94:	2b00      	cmp	r3, #0
 8014b96:	d004      	beq.n	8014ba2 <create_chain+0x2c>
 8014b98:	693b      	ldr	r3, [r7, #16]
 8014b9a:	69db      	ldr	r3, [r3, #28]
 8014b9c:	69ba      	ldr	r2, [r7, #24]
 8014b9e:	429a      	cmp	r2, r3
 8014ba0:	d31b      	bcc.n	8014bda <create_chain+0x64>
 8014ba2:	2301      	movs	r3, #1
 8014ba4:	61bb      	str	r3, [r7, #24]
 8014ba6:	e018      	b.n	8014bda <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8014ba8:	6839      	ldr	r1, [r7, #0]
 8014baa:	6878      	ldr	r0, [r7, #4]
 8014bac:	f7ff fd91 	bl	80146d2 <get_fat>
 8014bb0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8014bb2:	68fb      	ldr	r3, [r7, #12]
 8014bb4:	2b01      	cmp	r3, #1
 8014bb6:	d801      	bhi.n	8014bbc <create_chain+0x46>
 8014bb8:	2301      	movs	r3, #1
 8014bba:	e070      	b.n	8014c9e <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8014bbc:	68fb      	ldr	r3, [r7, #12]
 8014bbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014bc2:	d101      	bne.n	8014bc8 <create_chain+0x52>
 8014bc4:	68fb      	ldr	r3, [r7, #12]
 8014bc6:	e06a      	b.n	8014c9e <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8014bc8:	693b      	ldr	r3, [r7, #16]
 8014bca:	69db      	ldr	r3, [r3, #28]
 8014bcc:	68fa      	ldr	r2, [r7, #12]
 8014bce:	429a      	cmp	r2, r3
 8014bd0:	d201      	bcs.n	8014bd6 <create_chain+0x60>
 8014bd2:	68fb      	ldr	r3, [r7, #12]
 8014bd4:	e063      	b.n	8014c9e <create_chain+0x128>
		scl = clst;
 8014bd6:	683b      	ldr	r3, [r7, #0]
 8014bd8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8014bda:	69bb      	ldr	r3, [r7, #24]
 8014bdc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8014bde:	69fb      	ldr	r3, [r7, #28]
 8014be0:	3301      	adds	r3, #1
 8014be2:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8014be4:	693b      	ldr	r3, [r7, #16]
 8014be6:	69db      	ldr	r3, [r3, #28]
 8014be8:	69fa      	ldr	r2, [r7, #28]
 8014bea:	429a      	cmp	r2, r3
 8014bec:	d307      	bcc.n	8014bfe <create_chain+0x88>
				ncl = 2;
 8014bee:	2302      	movs	r3, #2
 8014bf0:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8014bf2:	69fa      	ldr	r2, [r7, #28]
 8014bf4:	69bb      	ldr	r3, [r7, #24]
 8014bf6:	429a      	cmp	r2, r3
 8014bf8:	d901      	bls.n	8014bfe <create_chain+0x88>
 8014bfa:	2300      	movs	r3, #0
 8014bfc:	e04f      	b.n	8014c9e <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8014bfe:	69f9      	ldr	r1, [r7, #28]
 8014c00:	6878      	ldr	r0, [r7, #4]
 8014c02:	f7ff fd66 	bl	80146d2 <get_fat>
 8014c06:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8014c08:	68fb      	ldr	r3, [r7, #12]
 8014c0a:	2b00      	cmp	r3, #0
 8014c0c:	d00e      	beq.n	8014c2c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8014c0e:	68fb      	ldr	r3, [r7, #12]
 8014c10:	2b01      	cmp	r3, #1
 8014c12:	d003      	beq.n	8014c1c <create_chain+0xa6>
 8014c14:	68fb      	ldr	r3, [r7, #12]
 8014c16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014c1a:	d101      	bne.n	8014c20 <create_chain+0xaa>
 8014c1c:	68fb      	ldr	r3, [r7, #12]
 8014c1e:	e03e      	b.n	8014c9e <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8014c20:	69fa      	ldr	r2, [r7, #28]
 8014c22:	69bb      	ldr	r3, [r7, #24]
 8014c24:	429a      	cmp	r2, r3
 8014c26:	d1da      	bne.n	8014bde <create_chain+0x68>
 8014c28:	2300      	movs	r3, #0
 8014c2a:	e038      	b.n	8014c9e <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8014c2c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8014c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8014c32:	69f9      	ldr	r1, [r7, #28]
 8014c34:	6938      	ldr	r0, [r7, #16]
 8014c36:	f7ff fe1f 	bl	8014878 <put_fat>
 8014c3a:	4603      	mov	r3, r0
 8014c3c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8014c3e:	7dfb      	ldrb	r3, [r7, #23]
 8014c40:	2b00      	cmp	r3, #0
 8014c42:	d109      	bne.n	8014c58 <create_chain+0xe2>
 8014c44:	683b      	ldr	r3, [r7, #0]
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d006      	beq.n	8014c58 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8014c4a:	69fa      	ldr	r2, [r7, #28]
 8014c4c:	6839      	ldr	r1, [r7, #0]
 8014c4e:	6938      	ldr	r0, [r7, #16]
 8014c50:	f7ff fe12 	bl	8014878 <put_fat>
 8014c54:	4603      	mov	r3, r0
 8014c56:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8014c58:	7dfb      	ldrb	r3, [r7, #23]
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	d116      	bne.n	8014c8c <create_chain+0x116>
		fs->last_clst = ncl;
 8014c5e:	693b      	ldr	r3, [r7, #16]
 8014c60:	69fa      	ldr	r2, [r7, #28]
 8014c62:	615a      	str	r2, [r3, #20]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8014c64:	693b      	ldr	r3, [r7, #16]
 8014c66:	699a      	ldr	r2, [r3, #24]
 8014c68:	693b      	ldr	r3, [r7, #16]
 8014c6a:	69db      	ldr	r3, [r3, #28]
 8014c6c:	3b02      	subs	r3, #2
 8014c6e:	429a      	cmp	r2, r3
 8014c70:	d804      	bhi.n	8014c7c <create_chain+0x106>
 8014c72:	693b      	ldr	r3, [r7, #16]
 8014c74:	699b      	ldr	r3, [r3, #24]
 8014c76:	1e5a      	subs	r2, r3, #1
 8014c78:	693b      	ldr	r3, [r7, #16]
 8014c7a:	619a      	str	r2, [r3, #24]
		fs->fsi_flag |= 1;
 8014c7c:	693b      	ldr	r3, [r7, #16]
 8014c7e:	791b      	ldrb	r3, [r3, #4]
 8014c80:	f043 0301 	orr.w	r3, r3, #1
 8014c84:	b2da      	uxtb	r2, r3
 8014c86:	693b      	ldr	r3, [r7, #16]
 8014c88:	711a      	strb	r2, [r3, #4]
 8014c8a:	e007      	b.n	8014c9c <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8014c8c:	7dfb      	ldrb	r3, [r7, #23]
 8014c8e:	2b01      	cmp	r3, #1
 8014c90:	d102      	bne.n	8014c98 <create_chain+0x122>
 8014c92:	f04f 33ff 	mov.w	r3, #4294967295
 8014c96:	e000      	b.n	8014c9a <create_chain+0x124>
 8014c98:	2301      	movs	r3, #1
 8014c9a:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8014c9c:	69fb      	ldr	r3, [r7, #28]
}
 8014c9e:	4618      	mov	r0, r3
 8014ca0:	3720      	adds	r7, #32
 8014ca2:	46bd      	mov	sp, r7
 8014ca4:	bd80      	pop	{r7, pc}

08014ca6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8014ca6:	b480      	push	{r7}
 8014ca8:	b087      	sub	sp, #28
 8014caa:	af00      	add	r7, sp, #0
 8014cac:	6078      	str	r0, [r7, #4]
 8014cae:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	681b      	ldr	r3, [r3, #0]
 8014cb4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014cba:	3304      	adds	r3, #4
 8014cbc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8014cbe:	68fb      	ldr	r3, [r7, #12]
 8014cc0:	899b      	ldrh	r3, [r3, #12]
 8014cc2:	461a      	mov	r2, r3
 8014cc4:	683b      	ldr	r3, [r7, #0]
 8014cc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8014cca:	68fa      	ldr	r2, [r7, #12]
 8014ccc:	8952      	ldrh	r2, [r2, #10]
 8014cce:	fbb3 f3f2 	udiv	r3, r3, r2
 8014cd2:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014cd4:	693b      	ldr	r3, [r7, #16]
 8014cd6:	1d1a      	adds	r2, r3, #4
 8014cd8:	613a      	str	r2, [r7, #16]
 8014cda:	681b      	ldr	r3, [r3, #0]
 8014cdc:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8014cde:	68bb      	ldr	r3, [r7, #8]
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	d101      	bne.n	8014ce8 <clmt_clust+0x42>
 8014ce4:	2300      	movs	r3, #0
 8014ce6:	e010      	b.n	8014d0a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 8014ce8:	697a      	ldr	r2, [r7, #20]
 8014cea:	68bb      	ldr	r3, [r7, #8]
 8014cec:	429a      	cmp	r2, r3
 8014cee:	d307      	bcc.n	8014d00 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 8014cf0:	697a      	ldr	r2, [r7, #20]
 8014cf2:	68bb      	ldr	r3, [r7, #8]
 8014cf4:	1ad3      	subs	r3, r2, r3
 8014cf6:	617b      	str	r3, [r7, #20]
 8014cf8:	693b      	ldr	r3, [r7, #16]
 8014cfa:	3304      	adds	r3, #4
 8014cfc:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8014cfe:	e7e9      	b.n	8014cd4 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 8014d00:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8014d02:	693b      	ldr	r3, [r7, #16]
 8014d04:	681a      	ldr	r2, [r3, #0]
 8014d06:	697b      	ldr	r3, [r7, #20]
 8014d08:	4413      	add	r3, r2
}
 8014d0a:	4618      	mov	r0, r3
 8014d0c:	371c      	adds	r7, #28
 8014d0e:	46bd      	mov	sp, r7
 8014d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014d14:	4770      	bx	lr

08014d16 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8014d16:	b580      	push	{r7, lr}
 8014d18:	b086      	sub	sp, #24
 8014d1a:	af00      	add	r7, sp, #0
 8014d1c:	6078      	str	r0, [r7, #4]
 8014d1e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8014d20:	687b      	ldr	r3, [r7, #4]
 8014d22:	681b      	ldr	r3, [r3, #0]
 8014d24:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8014d26:	683b      	ldr	r3, [r7, #0]
 8014d28:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014d2c:	d204      	bcs.n	8014d38 <dir_sdi+0x22>
 8014d2e:	683b      	ldr	r3, [r7, #0]
 8014d30:	f003 031f 	and.w	r3, r3, #31
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d001      	beq.n	8014d3c <dir_sdi+0x26>
		return FR_INT_ERR;
 8014d38:	2302      	movs	r3, #2
 8014d3a:	e071      	b.n	8014e20 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 8014d3c:	687b      	ldr	r3, [r7, #4]
 8014d3e:	683a      	ldr	r2, [r7, #0]
 8014d40:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8014d42:	687b      	ldr	r3, [r7, #4]
 8014d44:	689b      	ldr	r3, [r3, #8]
 8014d46:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8014d48:	697b      	ldr	r3, [r7, #20]
 8014d4a:	2b00      	cmp	r3, #0
 8014d4c:	d106      	bne.n	8014d5c <dir_sdi+0x46>
 8014d4e:	693b      	ldr	r3, [r7, #16]
 8014d50:	781b      	ldrb	r3, [r3, #0]
 8014d52:	2b02      	cmp	r3, #2
 8014d54:	d902      	bls.n	8014d5c <dir_sdi+0x46>
		clst = fs->dirbase;
 8014d56:	693b      	ldr	r3, [r7, #16]
 8014d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014d5a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8014d5c:	697b      	ldr	r3, [r7, #20]
 8014d5e:	2b00      	cmp	r3, #0
 8014d60:	d10c      	bne.n	8014d7c <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8014d62:	683b      	ldr	r3, [r7, #0]
 8014d64:	095b      	lsrs	r3, r3, #5
 8014d66:	693a      	ldr	r2, [r7, #16]
 8014d68:	8912      	ldrh	r2, [r2, #8]
 8014d6a:	4293      	cmp	r3, r2
 8014d6c:	d301      	bcc.n	8014d72 <dir_sdi+0x5c>
 8014d6e:	2302      	movs	r3, #2
 8014d70:	e056      	b.n	8014e20 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 8014d72:	693b      	ldr	r3, [r7, #16]
 8014d74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014d76:	687b      	ldr	r3, [r7, #4]
 8014d78:	61da      	str	r2, [r3, #28]
 8014d7a:	e02d      	b.n	8014dd8 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8014d7c:	693b      	ldr	r3, [r7, #16]
 8014d7e:	895b      	ldrh	r3, [r3, #10]
 8014d80:	461a      	mov	r2, r3
 8014d82:	693b      	ldr	r3, [r7, #16]
 8014d84:	899b      	ldrh	r3, [r3, #12]
 8014d86:	fb02 f303 	mul.w	r3, r2, r3
 8014d8a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014d8c:	e019      	b.n	8014dc2 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8014d8e:	687b      	ldr	r3, [r7, #4]
 8014d90:	6979      	ldr	r1, [r7, #20]
 8014d92:	4618      	mov	r0, r3
 8014d94:	f7ff fc9d 	bl	80146d2 <get_fat>
 8014d98:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014d9a:	697b      	ldr	r3, [r7, #20]
 8014d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014da0:	d101      	bne.n	8014da6 <dir_sdi+0x90>
 8014da2:	2301      	movs	r3, #1
 8014da4:	e03c      	b.n	8014e20 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8014da6:	697b      	ldr	r3, [r7, #20]
 8014da8:	2b01      	cmp	r3, #1
 8014daa:	d904      	bls.n	8014db6 <dir_sdi+0xa0>
 8014dac:	693b      	ldr	r3, [r7, #16]
 8014dae:	69db      	ldr	r3, [r3, #28]
 8014db0:	697a      	ldr	r2, [r7, #20]
 8014db2:	429a      	cmp	r2, r3
 8014db4:	d301      	bcc.n	8014dba <dir_sdi+0xa4>
 8014db6:	2302      	movs	r3, #2
 8014db8:	e032      	b.n	8014e20 <dir_sdi+0x10a>
			ofs -= csz;
 8014dba:	683a      	ldr	r2, [r7, #0]
 8014dbc:	68fb      	ldr	r3, [r7, #12]
 8014dbe:	1ad3      	subs	r3, r2, r3
 8014dc0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8014dc2:	683a      	ldr	r2, [r7, #0]
 8014dc4:	68fb      	ldr	r3, [r7, #12]
 8014dc6:	429a      	cmp	r2, r3
 8014dc8:	d2e1      	bcs.n	8014d8e <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 8014dca:	6979      	ldr	r1, [r7, #20]
 8014dcc:	6938      	ldr	r0, [r7, #16]
 8014dce:	f7ff fc61 	bl	8014694 <clust2sect>
 8014dd2:	4602      	mov	r2, r0
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8014dd8:	687b      	ldr	r3, [r7, #4]
 8014dda:	697a      	ldr	r2, [r7, #20]
 8014ddc:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	69db      	ldr	r3, [r3, #28]
 8014de2:	2b00      	cmp	r3, #0
 8014de4:	d101      	bne.n	8014dea <dir_sdi+0xd4>
 8014de6:	2302      	movs	r3, #2
 8014de8:	e01a      	b.n	8014e20 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8014dea:	687b      	ldr	r3, [r7, #4]
 8014dec:	69da      	ldr	r2, [r3, #28]
 8014dee:	693b      	ldr	r3, [r7, #16]
 8014df0:	899b      	ldrh	r3, [r3, #12]
 8014df2:	4619      	mov	r1, r3
 8014df4:	683b      	ldr	r3, [r7, #0]
 8014df6:	fbb3 f3f1 	udiv	r3, r3, r1
 8014dfa:	441a      	add	r2, r3
 8014dfc:	687b      	ldr	r3, [r7, #4]
 8014dfe:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8014e00:	693b      	ldr	r3, [r7, #16]
 8014e02:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014e06:	693b      	ldr	r3, [r7, #16]
 8014e08:	899b      	ldrh	r3, [r3, #12]
 8014e0a:	461a      	mov	r2, r3
 8014e0c:	683b      	ldr	r3, [r7, #0]
 8014e0e:	fbb3 f0f2 	udiv	r0, r3, r2
 8014e12:	fb00 f202 	mul.w	r2, r0, r2
 8014e16:	1a9b      	subs	r3, r3, r2
 8014e18:	18ca      	adds	r2, r1, r3
 8014e1a:	687b      	ldr	r3, [r7, #4]
 8014e1c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014e1e:	2300      	movs	r3, #0
}
 8014e20:	4618      	mov	r0, r3
 8014e22:	3718      	adds	r7, #24
 8014e24:	46bd      	mov	sp, r7
 8014e26:	bd80      	pop	{r7, pc}

08014e28 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8014e28:	b580      	push	{r7, lr}
 8014e2a:	b086      	sub	sp, #24
 8014e2c:	af00      	add	r7, sp, #0
 8014e2e:	6078      	str	r0, [r7, #4]
 8014e30:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8014e32:	687b      	ldr	r3, [r7, #4]
 8014e34:	681b      	ldr	r3, [r3, #0]
 8014e36:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8014e38:	687b      	ldr	r3, [r7, #4]
 8014e3a:	695b      	ldr	r3, [r3, #20]
 8014e3c:	3320      	adds	r3, #32
 8014e3e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8014e40:	687b      	ldr	r3, [r7, #4]
 8014e42:	69db      	ldr	r3, [r3, #28]
 8014e44:	2b00      	cmp	r3, #0
 8014e46:	d003      	beq.n	8014e50 <dir_next+0x28>
 8014e48:	68bb      	ldr	r3, [r7, #8]
 8014e4a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8014e4e:	d301      	bcc.n	8014e54 <dir_next+0x2c>
 8014e50:	2304      	movs	r3, #4
 8014e52:	e0bb      	b.n	8014fcc <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8014e54:	68fb      	ldr	r3, [r7, #12]
 8014e56:	899b      	ldrh	r3, [r3, #12]
 8014e58:	461a      	mov	r2, r3
 8014e5a:	68bb      	ldr	r3, [r7, #8]
 8014e5c:	fbb3 f1f2 	udiv	r1, r3, r2
 8014e60:	fb01 f202 	mul.w	r2, r1, r2
 8014e64:	1a9b      	subs	r3, r3, r2
 8014e66:	2b00      	cmp	r3, #0
 8014e68:	f040 809d 	bne.w	8014fa6 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 8014e6c:	687b      	ldr	r3, [r7, #4]
 8014e6e:	69db      	ldr	r3, [r3, #28]
 8014e70:	1c5a      	adds	r2, r3, #1
 8014e72:	687b      	ldr	r3, [r7, #4]
 8014e74:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	699b      	ldr	r3, [r3, #24]
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d10b      	bne.n	8014e96 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8014e7e:	68bb      	ldr	r3, [r7, #8]
 8014e80:	095b      	lsrs	r3, r3, #5
 8014e82:	68fa      	ldr	r2, [r7, #12]
 8014e84:	8912      	ldrh	r2, [r2, #8]
 8014e86:	4293      	cmp	r3, r2
 8014e88:	f0c0 808d 	bcc.w	8014fa6 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	2200      	movs	r2, #0
 8014e90:	61da      	str	r2, [r3, #28]
 8014e92:	2304      	movs	r3, #4
 8014e94:	e09a      	b.n	8014fcc <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8014e96:	68fb      	ldr	r3, [r7, #12]
 8014e98:	899b      	ldrh	r3, [r3, #12]
 8014e9a:	461a      	mov	r2, r3
 8014e9c:	68bb      	ldr	r3, [r7, #8]
 8014e9e:	fbb3 f3f2 	udiv	r3, r3, r2
 8014ea2:	68fa      	ldr	r2, [r7, #12]
 8014ea4:	8952      	ldrh	r2, [r2, #10]
 8014ea6:	3a01      	subs	r2, #1
 8014ea8:	4013      	ands	r3, r2
 8014eaa:	2b00      	cmp	r3, #0
 8014eac:	d17b      	bne.n	8014fa6 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8014eae:	687a      	ldr	r2, [r7, #4]
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	699b      	ldr	r3, [r3, #24]
 8014eb4:	4619      	mov	r1, r3
 8014eb6:	4610      	mov	r0, r2
 8014eb8:	f7ff fc0b 	bl	80146d2 <get_fat>
 8014ebc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8014ebe:	697b      	ldr	r3, [r7, #20]
 8014ec0:	2b01      	cmp	r3, #1
 8014ec2:	d801      	bhi.n	8014ec8 <dir_next+0xa0>
 8014ec4:	2302      	movs	r3, #2
 8014ec6:	e081      	b.n	8014fcc <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8014ec8:	697b      	ldr	r3, [r7, #20]
 8014eca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ece:	d101      	bne.n	8014ed4 <dir_next+0xac>
 8014ed0:	2301      	movs	r3, #1
 8014ed2:	e07b      	b.n	8014fcc <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8014ed4:	68fb      	ldr	r3, [r7, #12]
 8014ed6:	69db      	ldr	r3, [r3, #28]
 8014ed8:	697a      	ldr	r2, [r7, #20]
 8014eda:	429a      	cmp	r2, r3
 8014edc:	d359      	bcc.n	8014f92 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8014ede:	683b      	ldr	r3, [r7, #0]
 8014ee0:	2b00      	cmp	r3, #0
 8014ee2:	d104      	bne.n	8014eee <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	2200      	movs	r2, #0
 8014ee8:	61da      	str	r2, [r3, #28]
 8014eea:	2304      	movs	r3, #4
 8014eec:	e06e      	b.n	8014fcc <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8014eee:	687a      	ldr	r2, [r7, #4]
 8014ef0:	687b      	ldr	r3, [r7, #4]
 8014ef2:	699b      	ldr	r3, [r3, #24]
 8014ef4:	4619      	mov	r1, r3
 8014ef6:	4610      	mov	r0, r2
 8014ef8:	f7ff fe3d 	bl	8014b76 <create_chain>
 8014efc:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8014efe:	697b      	ldr	r3, [r7, #20]
 8014f00:	2b00      	cmp	r3, #0
 8014f02:	d101      	bne.n	8014f08 <dir_next+0xe0>
 8014f04:	2307      	movs	r3, #7
 8014f06:	e061      	b.n	8014fcc <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8014f08:	697b      	ldr	r3, [r7, #20]
 8014f0a:	2b01      	cmp	r3, #1
 8014f0c:	d101      	bne.n	8014f12 <dir_next+0xea>
 8014f0e:	2302      	movs	r3, #2
 8014f10:	e05c      	b.n	8014fcc <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8014f12:	697b      	ldr	r3, [r7, #20]
 8014f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f18:	d101      	bne.n	8014f1e <dir_next+0xf6>
 8014f1a:	2301      	movs	r3, #1
 8014f1c:	e056      	b.n	8014fcc <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8014f1e:	68f8      	ldr	r0, [r7, #12]
 8014f20:	f7ff fad6 	bl	80144d0 <sync_window>
 8014f24:	4603      	mov	r3, r0
 8014f26:	2b00      	cmp	r3, #0
 8014f28:	d001      	beq.n	8014f2e <dir_next+0x106>
 8014f2a:	2301      	movs	r3, #1
 8014f2c:	e04e      	b.n	8014fcc <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8014f2e:	68fb      	ldr	r3, [r7, #12]
 8014f30:	f103 0038 	add.w	r0, r3, #56	@ 0x38
 8014f34:	68fb      	ldr	r3, [r7, #12]
 8014f36:	899b      	ldrh	r3, [r3, #12]
 8014f38:	461a      	mov	r2, r3
 8014f3a:	2100      	movs	r1, #0
 8014f3c:	f7ff f8fe 	bl	801413c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014f40:	2300      	movs	r3, #0
 8014f42:	613b      	str	r3, [r7, #16]
 8014f44:	6979      	ldr	r1, [r7, #20]
 8014f46:	68f8      	ldr	r0, [r7, #12]
 8014f48:	f7ff fba4 	bl	8014694 <clust2sect>
 8014f4c:	4602      	mov	r2, r0
 8014f4e:	68fb      	ldr	r3, [r7, #12]
 8014f50:	635a      	str	r2, [r3, #52]	@ 0x34
 8014f52:	e012      	b.n	8014f7a <dir_next+0x152>
						fs->wflag = 1;
 8014f54:	68fb      	ldr	r3, [r7, #12]
 8014f56:	2201      	movs	r2, #1
 8014f58:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8014f5a:	68f8      	ldr	r0, [r7, #12]
 8014f5c:	f7ff fab8 	bl	80144d0 <sync_window>
 8014f60:	4603      	mov	r3, r0
 8014f62:	2b00      	cmp	r3, #0
 8014f64:	d001      	beq.n	8014f6a <dir_next+0x142>
 8014f66:	2301      	movs	r3, #1
 8014f68:	e030      	b.n	8014fcc <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8014f6a:	693b      	ldr	r3, [r7, #16]
 8014f6c:	3301      	adds	r3, #1
 8014f6e:	613b      	str	r3, [r7, #16]
 8014f70:	68fb      	ldr	r3, [r7, #12]
 8014f72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014f74:	1c5a      	adds	r2, r3, #1
 8014f76:	68fb      	ldr	r3, [r7, #12]
 8014f78:	635a      	str	r2, [r3, #52]	@ 0x34
 8014f7a:	68fb      	ldr	r3, [r7, #12]
 8014f7c:	895b      	ldrh	r3, [r3, #10]
 8014f7e:	461a      	mov	r2, r3
 8014f80:	693b      	ldr	r3, [r7, #16]
 8014f82:	4293      	cmp	r3, r2
 8014f84:	d3e6      	bcc.n	8014f54 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 8014f86:	68fb      	ldr	r3, [r7, #12]
 8014f88:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014f8a:	693b      	ldr	r3, [r7, #16]
 8014f8c:	1ad2      	subs	r2, r2, r3
 8014f8e:	68fb      	ldr	r3, [r7, #12]
 8014f90:	635a      	str	r2, [r3, #52]	@ 0x34
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	697a      	ldr	r2, [r7, #20]
 8014f96:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8014f98:	6979      	ldr	r1, [r7, #20]
 8014f9a:	68f8      	ldr	r0, [r7, #12]
 8014f9c:	f7ff fb7a 	bl	8014694 <clust2sect>
 8014fa0:	4602      	mov	r2, r0
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8014fa6:	687b      	ldr	r3, [r7, #4]
 8014fa8:	68ba      	ldr	r2, [r7, #8]
 8014faa:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8014fac:	68fb      	ldr	r3, [r7, #12]
 8014fae:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	899b      	ldrh	r3, [r3, #12]
 8014fb6:	461a      	mov	r2, r3
 8014fb8:	68bb      	ldr	r3, [r7, #8]
 8014fba:	fbb3 f0f2 	udiv	r0, r3, r2
 8014fbe:	fb00 f202 	mul.w	r2, r0, r2
 8014fc2:	1a9b      	subs	r3, r3, r2
 8014fc4:	18ca      	adds	r2, r1, r3
 8014fc6:	687b      	ldr	r3, [r7, #4]
 8014fc8:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8014fca:	2300      	movs	r3, #0
}
 8014fcc:	4618      	mov	r0, r3
 8014fce:	3718      	adds	r7, #24
 8014fd0:	46bd      	mov	sp, r7
 8014fd2:	bd80      	pop	{r7, pc}

08014fd4 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8014fd4:	b580      	push	{r7, lr}
 8014fd6:	b086      	sub	sp, #24
 8014fd8:	af00      	add	r7, sp, #0
 8014fda:	6078      	str	r0, [r7, #4]
 8014fdc:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8014fde:	687b      	ldr	r3, [r7, #4]
 8014fe0:	681b      	ldr	r3, [r3, #0]
 8014fe2:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8014fe4:	2100      	movs	r1, #0
 8014fe6:	6878      	ldr	r0, [r7, #4]
 8014fe8:	f7ff fe95 	bl	8014d16 <dir_sdi>
 8014fec:	4603      	mov	r3, r0
 8014fee:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8014ff0:	7dfb      	ldrb	r3, [r7, #23]
 8014ff2:	2b00      	cmp	r3, #0
 8014ff4:	d12b      	bne.n	801504e <dir_alloc+0x7a>
		n = 0;
 8014ff6:	2300      	movs	r3, #0
 8014ff8:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	69db      	ldr	r3, [r3, #28]
 8014ffe:	4619      	mov	r1, r3
 8015000:	68f8      	ldr	r0, [r7, #12]
 8015002:	f7ff faa9 	bl	8014558 <move_window>
 8015006:	4603      	mov	r3, r0
 8015008:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 801500a:	7dfb      	ldrb	r3, [r7, #23]
 801500c:	2b00      	cmp	r3, #0
 801500e:	d11d      	bne.n	801504c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8015010:	687b      	ldr	r3, [r7, #4]
 8015012:	6a1b      	ldr	r3, [r3, #32]
 8015014:	781b      	ldrb	r3, [r3, #0]
 8015016:	2be5      	cmp	r3, #229	@ 0xe5
 8015018:	d004      	beq.n	8015024 <dir_alloc+0x50>
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	6a1b      	ldr	r3, [r3, #32]
 801501e:	781b      	ldrb	r3, [r3, #0]
 8015020:	2b00      	cmp	r3, #0
 8015022:	d107      	bne.n	8015034 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8015024:	693b      	ldr	r3, [r7, #16]
 8015026:	3301      	adds	r3, #1
 8015028:	613b      	str	r3, [r7, #16]
 801502a:	693a      	ldr	r2, [r7, #16]
 801502c:	683b      	ldr	r3, [r7, #0]
 801502e:	429a      	cmp	r2, r3
 8015030:	d102      	bne.n	8015038 <dir_alloc+0x64>
 8015032:	e00c      	b.n	801504e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8015034:	2300      	movs	r3, #0
 8015036:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8015038:	2101      	movs	r1, #1
 801503a:	6878      	ldr	r0, [r7, #4]
 801503c:	f7ff fef4 	bl	8014e28 <dir_next>
 8015040:	4603      	mov	r3, r0
 8015042:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8015044:	7dfb      	ldrb	r3, [r7, #23]
 8015046:	2b00      	cmp	r3, #0
 8015048:	d0d7      	beq.n	8014ffa <dir_alloc+0x26>
 801504a:	e000      	b.n	801504e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 801504c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 801504e:	7dfb      	ldrb	r3, [r7, #23]
 8015050:	2b04      	cmp	r3, #4
 8015052:	d101      	bne.n	8015058 <dir_alloc+0x84>
 8015054:	2307      	movs	r3, #7
 8015056:	75fb      	strb	r3, [r7, #23]
	return res;
 8015058:	7dfb      	ldrb	r3, [r7, #23]
}
 801505a:	4618      	mov	r0, r3
 801505c:	3718      	adds	r7, #24
 801505e:	46bd      	mov	sp, r7
 8015060:	bd80      	pop	{r7, pc}

08015062 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8015062:	b580      	push	{r7, lr}
 8015064:	b084      	sub	sp, #16
 8015066:	af00      	add	r7, sp, #0
 8015068:	6078      	str	r0, [r7, #4]
 801506a:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 801506c:	683b      	ldr	r3, [r7, #0]
 801506e:	331a      	adds	r3, #26
 8015070:	4618      	mov	r0, r3
 8015072:	f7fe ffbf 	bl	8013ff4 <ld_word>
 8015076:	4603      	mov	r3, r0
 8015078:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 801507a:	687b      	ldr	r3, [r7, #4]
 801507c:	781b      	ldrb	r3, [r3, #0]
 801507e:	2b03      	cmp	r3, #3
 8015080:	d109      	bne.n	8015096 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8015082:	683b      	ldr	r3, [r7, #0]
 8015084:	3314      	adds	r3, #20
 8015086:	4618      	mov	r0, r3
 8015088:	f7fe ffb4 	bl	8013ff4 <ld_word>
 801508c:	4603      	mov	r3, r0
 801508e:	041b      	lsls	r3, r3, #16
 8015090:	68fa      	ldr	r2, [r7, #12]
 8015092:	4313      	orrs	r3, r2
 8015094:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8015096:	68fb      	ldr	r3, [r7, #12]
}
 8015098:	4618      	mov	r0, r3
 801509a:	3710      	adds	r7, #16
 801509c:	46bd      	mov	sp, r7
 801509e:	bd80      	pop	{r7, pc}

080150a0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80150a0:	b580      	push	{r7, lr}
 80150a2:	b084      	sub	sp, #16
 80150a4:	af00      	add	r7, sp, #0
 80150a6:	60f8      	str	r0, [r7, #12]
 80150a8:	60b9      	str	r1, [r7, #8]
 80150aa:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80150ac:	68bb      	ldr	r3, [r7, #8]
 80150ae:	331a      	adds	r3, #26
 80150b0:	687a      	ldr	r2, [r7, #4]
 80150b2:	b292      	uxth	r2, r2
 80150b4:	4611      	mov	r1, r2
 80150b6:	4618      	mov	r0, r3
 80150b8:	f7fe ffd8 	bl	801406c <st_word>
	if (fs->fs_type == FS_FAT32) {
 80150bc:	68fb      	ldr	r3, [r7, #12]
 80150be:	781b      	ldrb	r3, [r3, #0]
 80150c0:	2b03      	cmp	r3, #3
 80150c2:	d109      	bne.n	80150d8 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80150c4:	68bb      	ldr	r3, [r7, #8]
 80150c6:	f103 0214 	add.w	r2, r3, #20
 80150ca:	687b      	ldr	r3, [r7, #4]
 80150cc:	0c1b      	lsrs	r3, r3, #16
 80150ce:	b29b      	uxth	r3, r3
 80150d0:	4619      	mov	r1, r3
 80150d2:	4610      	mov	r0, r2
 80150d4:	f7fe ffca 	bl	801406c <st_word>
	}
}
 80150d8:	bf00      	nop
 80150da:	3710      	adds	r7, #16
 80150dc:	46bd      	mov	sp, r7
 80150de:	bd80      	pop	{r7, pc}

080150e0 <cmp_lfn>:
static
int cmp_lfn (				/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN working buffer to be compared */
	BYTE* dir				/* Pointer to the directory entry containing the part of LFN */
)
{
 80150e0:	b590      	push	{r4, r7, lr}
 80150e2:	b087      	sub	sp, #28
 80150e4:	af00      	add	r7, sp, #0
 80150e6:	6078      	str	r0, [r7, #4]
 80150e8:	6039      	str	r1, [r7, #0]
	UINT i, s;
	WCHAR wc, uc;


	if (ld_word(dir + LDIR_FstClusLO) != 0) return 0;	/* Check LDIR_FstClusLO */
 80150ea:	683b      	ldr	r3, [r7, #0]
 80150ec:	331a      	adds	r3, #26
 80150ee:	4618      	mov	r0, r3
 80150f0:	f7fe ff80 	bl	8013ff4 <ld_word>
 80150f4:	4603      	mov	r3, r0
 80150f6:	2b00      	cmp	r3, #0
 80150f8:	d001      	beq.n	80150fe <cmp_lfn+0x1e>
 80150fa:	2300      	movs	r3, #0
 80150fc:	e059      	b.n	80151b2 <cmp_lfn+0xd2>

	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
 80150fe:	683b      	ldr	r3, [r7, #0]
 8015100:	781b      	ldrb	r3, [r3, #0]
 8015102:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8015106:	1e5a      	subs	r2, r3, #1
 8015108:	4613      	mov	r3, r2
 801510a:	005b      	lsls	r3, r3, #1
 801510c:	4413      	add	r3, r2
 801510e:	009b      	lsls	r3, r3, #2
 8015110:	4413      	add	r3, r2
 8015112:	617b      	str	r3, [r7, #20]

	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015114:	2301      	movs	r3, #1
 8015116:	81fb      	strh	r3, [r7, #14]
 8015118:	2300      	movs	r3, #0
 801511a:	613b      	str	r3, [r7, #16]
 801511c:	e033      	b.n	8015186 <cmp_lfn+0xa6>
		uc = ld_word(dir + LfnOfs[s]);		/* Pick an LFN character */
 801511e:	4a27      	ldr	r2, [pc, #156]	@ (80151bc <cmp_lfn+0xdc>)
 8015120:	693b      	ldr	r3, [r7, #16]
 8015122:	4413      	add	r3, r2
 8015124:	781b      	ldrb	r3, [r3, #0]
 8015126:	461a      	mov	r2, r3
 8015128:	683b      	ldr	r3, [r7, #0]
 801512a:	4413      	add	r3, r2
 801512c:	4618      	mov	r0, r3
 801512e:	f7fe ff61 	bl	8013ff4 <ld_word>
 8015132:	4603      	mov	r3, r0
 8015134:	81bb      	strh	r3, [r7, #12]
		if (wc) {
 8015136:	89fb      	ldrh	r3, [r7, #14]
 8015138:	2b00      	cmp	r3, #0
 801513a:	d01a      	beq.n	8015172 <cmp_lfn+0x92>
			if (i >= _MAX_LFN || ff_wtoupper(uc) != ff_wtoupper(lfnbuf[i++])) {	/* Compare it */
 801513c:	697b      	ldr	r3, [r7, #20]
 801513e:	2bfe      	cmp	r3, #254	@ 0xfe
 8015140:	d812      	bhi.n	8015168 <cmp_lfn+0x88>
 8015142:	89bb      	ldrh	r3, [r7, #12]
 8015144:	4618      	mov	r0, r3
 8015146:	f001 ff0f 	bl	8016f68 <ff_wtoupper>
 801514a:	4603      	mov	r3, r0
 801514c:	461c      	mov	r4, r3
 801514e:	697b      	ldr	r3, [r7, #20]
 8015150:	1c5a      	adds	r2, r3, #1
 8015152:	617a      	str	r2, [r7, #20]
 8015154:	005b      	lsls	r3, r3, #1
 8015156:	687a      	ldr	r2, [r7, #4]
 8015158:	4413      	add	r3, r2
 801515a:	881b      	ldrh	r3, [r3, #0]
 801515c:	4618      	mov	r0, r3
 801515e:	f001 ff03 	bl	8016f68 <ff_wtoupper>
 8015162:	4603      	mov	r3, r0
 8015164:	429c      	cmp	r4, r3
 8015166:	d001      	beq.n	801516c <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8015168:	2300      	movs	r3, #0
 801516a:	e022      	b.n	80151b2 <cmp_lfn+0xd2>
			}
			wc = uc;
 801516c:	89bb      	ldrh	r3, [r7, #12]
 801516e:	81fb      	strh	r3, [r7, #14]
 8015170:	e006      	b.n	8015180 <cmp_lfn+0xa0>
		} else {
			if (uc != 0xFFFF) return 0;		/* Check filler */
 8015172:	89bb      	ldrh	r3, [r7, #12]
 8015174:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015178:	4293      	cmp	r3, r2
 801517a:	d001      	beq.n	8015180 <cmp_lfn+0xa0>
 801517c:	2300      	movs	r3, #0
 801517e:	e018      	b.n	80151b2 <cmp_lfn+0xd2>
	for (wc = 1, s = 0; s < 13; s++) {		/* Process all characters in the entry */
 8015180:	693b      	ldr	r3, [r7, #16]
 8015182:	3301      	adds	r3, #1
 8015184:	613b      	str	r3, [r7, #16]
 8015186:	693b      	ldr	r3, [r7, #16]
 8015188:	2b0c      	cmp	r3, #12
 801518a:	d9c8      	bls.n	801511e <cmp_lfn+0x3e>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && wc && lfnbuf[i]) return 0;	/* Last segment matched but different length */
 801518c:	683b      	ldr	r3, [r7, #0]
 801518e:	781b      	ldrb	r3, [r3, #0]
 8015190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015194:	2b00      	cmp	r3, #0
 8015196:	d00b      	beq.n	80151b0 <cmp_lfn+0xd0>
 8015198:	89fb      	ldrh	r3, [r7, #14]
 801519a:	2b00      	cmp	r3, #0
 801519c:	d008      	beq.n	80151b0 <cmp_lfn+0xd0>
 801519e:	697b      	ldr	r3, [r7, #20]
 80151a0:	005b      	lsls	r3, r3, #1
 80151a2:	687a      	ldr	r2, [r7, #4]
 80151a4:	4413      	add	r3, r2
 80151a6:	881b      	ldrh	r3, [r3, #0]
 80151a8:	2b00      	cmp	r3, #0
 80151aa:	d001      	beq.n	80151b0 <cmp_lfn+0xd0>
 80151ac:	2300      	movs	r3, #0
 80151ae:	e000      	b.n	80151b2 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 80151b0:	2301      	movs	r3, #1
}
 80151b2:	4618      	mov	r0, r3
 80151b4:	371c      	adds	r7, #28
 80151b6:	46bd      	mov	sp, r7
 80151b8:	bd90      	pop	{r4, r7, pc}
 80151ba:	bf00      	nop
 80151bc:	0801ce28 	.word	0x0801ce28

080151c0 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 80151c0:	b580      	push	{r7, lr}
 80151c2:	b088      	sub	sp, #32
 80151c4:	af00      	add	r7, sp, #0
 80151c6:	60f8      	str	r0, [r7, #12]
 80151c8:	60b9      	str	r1, [r7, #8]
 80151ca:	4611      	mov	r1, r2
 80151cc:	461a      	mov	r2, r3
 80151ce:	460b      	mov	r3, r1
 80151d0:	71fb      	strb	r3, [r7, #7]
 80151d2:	4613      	mov	r3, r2
 80151d4:	71bb      	strb	r3, [r7, #6]
	UINT i, s;
	WCHAR wc;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 80151d6:	68bb      	ldr	r3, [r7, #8]
 80151d8:	330d      	adds	r3, #13
 80151da:	79ba      	ldrb	r2, [r7, #6]
 80151dc:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
 80151de:	68bb      	ldr	r3, [r7, #8]
 80151e0:	330b      	adds	r3, #11
 80151e2:	220f      	movs	r2, #15
 80151e4:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 80151e6:	68bb      	ldr	r3, [r7, #8]
 80151e8:	330c      	adds	r3, #12
 80151ea:	2200      	movs	r2, #0
 80151ec:	701a      	strb	r2, [r3, #0]
	st_word(dir + LDIR_FstClusLO, 0);
 80151ee:	68bb      	ldr	r3, [r7, #8]
 80151f0:	331a      	adds	r3, #26
 80151f2:	2100      	movs	r1, #0
 80151f4:	4618      	mov	r0, r3
 80151f6:	f7fe ff39 	bl	801406c <st_word>

	i = (ord - 1) * 13;				/* Get offset in the LFN working buffer */
 80151fa:	79fb      	ldrb	r3, [r7, #7]
 80151fc:	1e5a      	subs	r2, r3, #1
 80151fe:	4613      	mov	r3, r2
 8015200:	005b      	lsls	r3, r3, #1
 8015202:	4413      	add	r3, r2
 8015204:	009b      	lsls	r3, r3, #2
 8015206:	4413      	add	r3, r2
 8015208:	61fb      	str	r3, [r7, #28]
	s = wc = 0;
 801520a:	2300      	movs	r3, #0
 801520c:	82fb      	strh	r3, [r7, #22]
 801520e:	2300      	movs	r3, #0
 8015210:	61bb      	str	r3, [r7, #24]
	do {
		if (wc != 0xFFFF) wc = lfn[i++];	/* Get an effective character */
 8015212:	8afb      	ldrh	r3, [r7, #22]
 8015214:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015218:	4293      	cmp	r3, r2
 801521a:	d007      	beq.n	801522c <put_lfn+0x6c>
 801521c:	69fb      	ldr	r3, [r7, #28]
 801521e:	1c5a      	adds	r2, r3, #1
 8015220:	61fa      	str	r2, [r7, #28]
 8015222:	005b      	lsls	r3, r3, #1
 8015224:	68fa      	ldr	r2, [r7, #12]
 8015226:	4413      	add	r3, r2
 8015228:	881b      	ldrh	r3, [r3, #0]
 801522a:	82fb      	strh	r3, [r7, #22]
		st_word(dir + LfnOfs[s], wc);		/* Put it */
 801522c:	4a17      	ldr	r2, [pc, #92]	@ (801528c <put_lfn+0xcc>)
 801522e:	69bb      	ldr	r3, [r7, #24]
 8015230:	4413      	add	r3, r2
 8015232:	781b      	ldrb	r3, [r3, #0]
 8015234:	461a      	mov	r2, r3
 8015236:	68bb      	ldr	r3, [r7, #8]
 8015238:	4413      	add	r3, r2
 801523a:	8afa      	ldrh	r2, [r7, #22]
 801523c:	4611      	mov	r1, r2
 801523e:	4618      	mov	r0, r3
 8015240:	f7fe ff14 	bl	801406c <st_word>
		if (wc == 0) wc = 0xFFFF;		/* Padding characters for left locations */
 8015244:	8afb      	ldrh	r3, [r7, #22]
 8015246:	2b00      	cmp	r3, #0
 8015248:	d102      	bne.n	8015250 <put_lfn+0x90>
 801524a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801524e:	82fb      	strh	r3, [r7, #22]
	} while (++s < 13);
 8015250:	69bb      	ldr	r3, [r7, #24]
 8015252:	3301      	adds	r3, #1
 8015254:	61bb      	str	r3, [r7, #24]
 8015256:	69bb      	ldr	r3, [r7, #24]
 8015258:	2b0c      	cmp	r3, #12
 801525a:	d9da      	bls.n	8015212 <put_lfn+0x52>
	if (wc == 0xFFFF || !lfn[i]) ord |= LLEF;	/* Last LFN part is the start of LFN sequence */
 801525c:	8afb      	ldrh	r3, [r7, #22]
 801525e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8015262:	4293      	cmp	r3, r2
 8015264:	d006      	beq.n	8015274 <put_lfn+0xb4>
 8015266:	69fb      	ldr	r3, [r7, #28]
 8015268:	005b      	lsls	r3, r3, #1
 801526a:	68fa      	ldr	r2, [r7, #12]
 801526c:	4413      	add	r3, r2
 801526e:	881b      	ldrh	r3, [r3, #0]
 8015270:	2b00      	cmp	r3, #0
 8015272:	d103      	bne.n	801527c <put_lfn+0xbc>
 8015274:	79fb      	ldrb	r3, [r7, #7]
 8015276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801527a:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
 801527c:	68bb      	ldr	r3, [r7, #8]
 801527e:	79fa      	ldrb	r2, [r7, #7]
 8015280:	701a      	strb	r2, [r3, #0]
}
 8015282:	bf00      	nop
 8015284:	3720      	adds	r7, #32
 8015286:	46bd      	mov	sp, r7
 8015288:	bd80      	pop	{r7, pc}
 801528a:	bf00      	nop
 801528c:	0801ce28 	.word	0x0801ce28

08015290 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN */
	const WCHAR* lfn,	/* Pointer to LFN */
	UINT seq			/* Sequence number */
)
{
 8015290:	b580      	push	{r7, lr}
 8015292:	b08c      	sub	sp, #48	@ 0x30
 8015294:	af00      	add	r7, sp, #0
 8015296:	60f8      	str	r0, [r7, #12]
 8015298:	60b9      	str	r1, [r7, #8]
 801529a:	607a      	str	r2, [r7, #4]
 801529c:	603b      	str	r3, [r7, #0]
	UINT i, j;
	WCHAR wc;
	DWORD sr;


	mem_cpy(dst, src, 11);
 801529e:	220b      	movs	r2, #11
 80152a0:	68b9      	ldr	r1, [r7, #8]
 80152a2:	68f8      	ldr	r0, [r7, #12]
 80152a4:	f7fe ff29 	bl	80140fa <mem_cpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 80152a8:	683b      	ldr	r3, [r7, #0]
 80152aa:	2b05      	cmp	r3, #5
 80152ac:	d92b      	bls.n	8015306 <gen_numname+0x76>
		sr = seq;
 80152ae:	683b      	ldr	r3, [r7, #0]
 80152b0:	61fb      	str	r3, [r7, #28]
		while (*lfn) {	/* Create a CRC */
 80152b2:	e022      	b.n	80152fa <gen_numname+0x6a>
			wc = *lfn++;
 80152b4:	687b      	ldr	r3, [r7, #4]
 80152b6:	1c9a      	adds	r2, r3, #2
 80152b8:	607a      	str	r2, [r7, #4]
 80152ba:	881b      	ldrh	r3, [r3, #0]
 80152bc:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 80152be:	2300      	movs	r3, #0
 80152c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80152c2:	e017      	b.n	80152f4 <gen_numname+0x64>
				sr = (sr << 1) + (wc & 1);
 80152c4:	69fb      	ldr	r3, [r7, #28]
 80152c6:	005a      	lsls	r2, r3, #1
 80152c8:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80152ca:	f003 0301 	and.w	r3, r3, #1
 80152ce:	4413      	add	r3, r2
 80152d0:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 80152d2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80152d4:	085b      	lsrs	r3, r3, #1
 80152d6:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (sr & 0x10000) sr ^= 0x11021;
 80152d8:	69fb      	ldr	r3, [r7, #28]
 80152da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80152de:	2b00      	cmp	r3, #0
 80152e0:	d005      	beq.n	80152ee <gen_numname+0x5e>
 80152e2:	69fb      	ldr	r3, [r7, #28]
 80152e4:	f483 3388 	eor.w	r3, r3, #69632	@ 0x11000
 80152e8:	f083 0321 	eor.w	r3, r3, #33	@ 0x21
 80152ec:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 80152ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152f0:	3301      	adds	r3, #1
 80152f2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80152f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80152f6:	2b0f      	cmp	r3, #15
 80152f8:	d9e4      	bls.n	80152c4 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC */
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	881b      	ldrh	r3, [r3, #0]
 80152fe:	2b00      	cmp	r3, #0
 8015300:	d1d8      	bne.n	80152b4 <gen_numname+0x24>
			}
		}
		seq = (UINT)sr;
 8015302:	69fb      	ldr	r3, [r7, #28]
 8015304:	603b      	str	r3, [r7, #0]
	}

	/* itoa (hexdecimal) */
	i = 7;
 8015306:	2307      	movs	r3, #7
 8015308:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0');
 801530a:	683b      	ldr	r3, [r7, #0]
 801530c:	b2db      	uxtb	r3, r3
 801530e:	f003 030f 	and.w	r3, r3, #15
 8015312:	b2db      	uxtb	r3, r3
 8015314:	3330      	adds	r3, #48	@ 0x30
 8015316:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (c > '9') c += 7;
 801531a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801531e:	2b39      	cmp	r3, #57	@ 0x39
 8015320:	d904      	bls.n	801532c <gen_numname+0x9c>
 8015322:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015326:	3307      	adds	r3, #7
 8015328:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 801532c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801532e:	1e5a      	subs	r2, r3, #1
 8015330:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015332:	3330      	adds	r3, #48	@ 0x30
 8015334:	443b      	add	r3, r7
 8015336:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 801533a:	f803 2c1c 	strb.w	r2, [r3, #-28]
		seq /= 16;
 801533e:	683b      	ldr	r3, [r7, #0]
 8015340:	091b      	lsrs	r3, r3, #4
 8015342:	603b      	str	r3, [r7, #0]
	} while (seq);
 8015344:	683b      	ldr	r3, [r7, #0]
 8015346:	2b00      	cmp	r3, #0
 8015348:	d1df      	bne.n	801530a <gen_numname+0x7a>
	ns[i] = '~';
 801534a:	f107 0214 	add.w	r2, r7, #20
 801534e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015350:	4413      	add	r3, r2
 8015352:	227e      	movs	r2, #126	@ 0x7e
 8015354:	701a      	strb	r2, [r3, #0]

	/* Append the number */
	for (j = 0; j < i && dst[j] != ' '; j++) {
 8015356:	2300      	movs	r3, #0
 8015358:	627b      	str	r3, [r7, #36]	@ 0x24
 801535a:	e002      	b.n	8015362 <gen_numname+0xd2>
 801535c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801535e:	3301      	adds	r3, #1
 8015360:	627b      	str	r3, [r7, #36]	@ 0x24
 8015362:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015366:	429a      	cmp	r2, r3
 8015368:	d205      	bcs.n	8015376 <gen_numname+0xe6>
 801536a:	68fa      	ldr	r2, [r7, #12]
 801536c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801536e:	4413      	add	r3, r2
 8015370:	781b      	ldrb	r3, [r3, #0]
 8015372:	2b20      	cmp	r3, #32
 8015374:	d1f2      	bne.n	801535c <gen_numname+0xcc>
			if (j == i - 1) break;
			j++;
		}
	}
	do {
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 8015376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015378:	2b07      	cmp	r3, #7
 801537a:	d807      	bhi.n	801538c <gen_numname+0xfc>
 801537c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801537e:	1c5a      	adds	r2, r3, #1
 8015380:	62ba      	str	r2, [r7, #40]	@ 0x28
 8015382:	3330      	adds	r3, #48	@ 0x30
 8015384:	443b      	add	r3, r7
 8015386:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 801538a:	e000      	b.n	801538e <gen_numname+0xfe>
 801538c:	2120      	movs	r1, #32
 801538e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015390:	1c5a      	adds	r2, r3, #1
 8015392:	627a      	str	r2, [r7, #36]	@ 0x24
 8015394:	68fa      	ldr	r2, [r7, #12]
 8015396:	4413      	add	r3, r2
 8015398:	460a      	mov	r2, r1
 801539a:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 801539c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801539e:	2b07      	cmp	r3, #7
 80153a0:	d9e9      	bls.n	8015376 <gen_numname+0xe6>
}
 80153a2:	bf00      	nop
 80153a4:	bf00      	nop
 80153a6:	3730      	adds	r7, #48	@ 0x30
 80153a8:	46bd      	mov	sp, r7
 80153aa:	bd80      	pop	{r7, pc}

080153ac <sum_sfn>:

static
BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 80153ac:	b480      	push	{r7}
 80153ae:	b085      	sub	sp, #20
 80153b0:	af00      	add	r7, sp, #0
 80153b2:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 80153b4:	2300      	movs	r3, #0
 80153b6:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 80153b8:	230b      	movs	r3, #11
 80153ba:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 80153bc:	7bfb      	ldrb	r3, [r7, #15]
 80153be:	b2da      	uxtb	r2, r3
 80153c0:	0852      	lsrs	r2, r2, #1
 80153c2:	01db      	lsls	r3, r3, #7
 80153c4:	4313      	orrs	r3, r2
 80153c6:	b2da      	uxtb	r2, r3
 80153c8:	687b      	ldr	r3, [r7, #4]
 80153ca:	1c59      	adds	r1, r3, #1
 80153cc:	6079      	str	r1, [r7, #4]
 80153ce:	781b      	ldrb	r3, [r3, #0]
 80153d0:	4413      	add	r3, r2
 80153d2:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 80153d4:	68bb      	ldr	r3, [r7, #8]
 80153d6:	3b01      	subs	r3, #1
 80153d8:	60bb      	str	r3, [r7, #8]
 80153da:	68bb      	ldr	r3, [r7, #8]
 80153dc:	2b00      	cmp	r3, #0
 80153de:	d1ed      	bne.n	80153bc <sum_sfn+0x10>
	return sum;
 80153e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80153e2:	4618      	mov	r0, r3
 80153e4:	3714      	adds	r7, #20
 80153e6:	46bd      	mov	sp, r7
 80153e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ec:	4770      	bx	lr

080153ee <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80153ee:	b580      	push	{r7, lr}
 80153f0:	b086      	sub	sp, #24
 80153f2:	af00      	add	r7, sp, #0
 80153f4:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	681b      	ldr	r3, [r3, #0]
 80153fa:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80153fc:	2100      	movs	r1, #0
 80153fe:	6878      	ldr	r0, [r7, #4]
 8015400:	f7ff fc89 	bl	8014d16 <dir_sdi>
 8015404:	4603      	mov	r3, r0
 8015406:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 8015408:	7dfb      	ldrb	r3, [r7, #23]
 801540a:	2b00      	cmp	r3, #0
 801540c:	d001      	beq.n	8015412 <dir_find+0x24>
 801540e:	7dfb      	ldrb	r3, [r7, #23]
 8015410:	e0a9      	b.n	8015566 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015412:	23ff      	movs	r3, #255	@ 0xff
 8015414:	753b      	strb	r3, [r7, #20]
 8015416:	7d3b      	ldrb	r3, [r7, #20]
 8015418:	757b      	strb	r3, [r7, #21]
 801541a:	687b      	ldr	r3, [r7, #4]
 801541c:	f04f 32ff 	mov.w	r2, #4294967295
 8015420:	631a      	str	r2, [r3, #48]	@ 0x30
#endif
	do {
		res = move_window(fs, dp->sect);
 8015422:	687b      	ldr	r3, [r7, #4]
 8015424:	69db      	ldr	r3, [r3, #28]
 8015426:	4619      	mov	r1, r3
 8015428:	6938      	ldr	r0, [r7, #16]
 801542a:	f7ff f895 	bl	8014558 <move_window>
 801542e:	4603      	mov	r3, r0
 8015430:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8015432:	7dfb      	ldrb	r3, [r7, #23]
 8015434:	2b00      	cmp	r3, #0
 8015436:	f040 8090 	bne.w	801555a <dir_find+0x16c>
		c = dp->dir[DIR_Name];
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	6a1b      	ldr	r3, [r3, #32]
 801543e:	781b      	ldrb	r3, [r3, #0]
 8015440:	75bb      	strb	r3, [r7, #22]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8015442:	7dbb      	ldrb	r3, [r7, #22]
 8015444:	2b00      	cmp	r3, #0
 8015446:	d102      	bne.n	801544e <dir_find+0x60>
 8015448:	2304      	movs	r3, #4
 801544a:	75fb      	strb	r3, [r7, #23]
 801544c:	e08a      	b.n	8015564 <dir_find+0x176>
#if _USE_LFN != 0	/* LFN configuration */
		dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;
 801544e:	687b      	ldr	r3, [r7, #4]
 8015450:	6a1b      	ldr	r3, [r3, #32]
 8015452:	330b      	adds	r3, #11
 8015454:	781b      	ldrb	r3, [r3, #0]
 8015456:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801545a:	73fb      	strb	r3, [r7, #15]
 801545c:	687b      	ldr	r3, [r7, #4]
 801545e:	7bfa      	ldrb	r2, [r7, #15]
 8015460:	719a      	strb	r2, [r3, #6]
		if (c == DDEM || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
 8015462:	7dbb      	ldrb	r3, [r7, #22]
 8015464:	2be5      	cmp	r3, #229	@ 0xe5
 8015466:	d007      	beq.n	8015478 <dir_find+0x8a>
 8015468:	7bfb      	ldrb	r3, [r7, #15]
 801546a:	f003 0308 	and.w	r3, r3, #8
 801546e:	2b00      	cmp	r3, #0
 8015470:	d009      	beq.n	8015486 <dir_find+0x98>
 8015472:	7bfb      	ldrb	r3, [r7, #15]
 8015474:	2b0f      	cmp	r3, #15
 8015476:	d006      	beq.n	8015486 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015478:	23ff      	movs	r3, #255	@ 0xff
 801547a:	757b      	strb	r3, [r7, #21]
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	f04f 32ff 	mov.w	r2, #4294967295
 8015482:	631a      	str	r2, [r3, #48]	@ 0x30
 8015484:	e05e      	b.n	8015544 <dir_find+0x156>
		} else {
			if (a == AM_LFN) {			/* An LFN entry is found */
 8015486:	7bfb      	ldrb	r3, [r7, #15]
 8015488:	2b0f      	cmp	r3, #15
 801548a:	d136      	bne.n	80154fa <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015492:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8015496:	2b00      	cmp	r3, #0
 8015498:	d154      	bne.n	8015544 <dir_find+0x156>
					if (c & LLEF) {		/* Is it start of LFN sequence? */
 801549a:	7dbb      	ldrb	r3, [r7, #22]
 801549c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80154a0:	2b00      	cmp	r3, #0
 80154a2:	d00d      	beq.n	80154c0 <dir_find+0xd2>
						sum = dp->dir[LDIR_Chksum];
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	6a1b      	ldr	r3, [r3, #32]
 80154a8:	7b5b      	ldrb	r3, [r3, #13]
 80154aa:	753b      	strb	r3, [r7, #20]
						c &= (BYTE)~LLEF; ord = c;	/* LFN start order */
 80154ac:	7dbb      	ldrb	r3, [r7, #22]
 80154ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80154b2:	75bb      	strb	r3, [r7, #22]
 80154b4:	7dbb      	ldrb	r3, [r7, #22]
 80154b6:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;	/* Start offset of LFN */
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	695a      	ldr	r2, [r3, #20]
 80154bc:	687b      	ldr	r3, [r7, #4]
 80154be:	631a      	str	r2, [r3, #48]	@ 0x30
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (c == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 80154c0:	7dba      	ldrb	r2, [r7, #22]
 80154c2:	7d7b      	ldrb	r3, [r7, #21]
 80154c4:	429a      	cmp	r2, r3
 80154c6:	d115      	bne.n	80154f4 <dir_find+0x106>
 80154c8:	687b      	ldr	r3, [r7, #4]
 80154ca:	6a1b      	ldr	r3, [r3, #32]
 80154cc:	330d      	adds	r3, #13
 80154ce:	781b      	ldrb	r3, [r3, #0]
 80154d0:	7d3a      	ldrb	r2, [r7, #20]
 80154d2:	429a      	cmp	r2, r3
 80154d4:	d10e      	bne.n	80154f4 <dir_find+0x106>
 80154d6:	693b      	ldr	r3, [r7, #16]
 80154d8:	691a      	ldr	r2, [r3, #16]
 80154da:	687b      	ldr	r3, [r7, #4]
 80154dc:	6a1b      	ldr	r3, [r3, #32]
 80154de:	4619      	mov	r1, r3
 80154e0:	4610      	mov	r0, r2
 80154e2:	f7ff fdfd 	bl	80150e0 <cmp_lfn>
 80154e6:	4603      	mov	r3, r0
 80154e8:	2b00      	cmp	r3, #0
 80154ea:	d003      	beq.n	80154f4 <dir_find+0x106>
 80154ec:	7d7b      	ldrb	r3, [r7, #21]
 80154ee:	3b01      	subs	r3, #1
 80154f0:	b2db      	uxtb	r3, r3
 80154f2:	e000      	b.n	80154f6 <dir_find+0x108>
 80154f4:	23ff      	movs	r3, #255	@ 0xff
 80154f6:	757b      	strb	r3, [r7, #21]
 80154f8:	e024      	b.n	8015544 <dir_find+0x156>
				}
			} else {					/* An SFN entry is found */
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 80154fa:	7d7b      	ldrb	r3, [r7, #21]
 80154fc:	2b00      	cmp	r3, #0
 80154fe:	d109      	bne.n	8015514 <dir_find+0x126>
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	6a1b      	ldr	r3, [r3, #32]
 8015504:	4618      	mov	r0, r3
 8015506:	f7ff ff51 	bl	80153ac <sum_sfn>
 801550a:	4603      	mov	r3, r0
 801550c:	461a      	mov	r2, r3
 801550e:	7d3b      	ldrb	r3, [r7, #20]
 8015510:	4293      	cmp	r3, r2
 8015512:	d024      	beq.n	801555e <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015514:	687b      	ldr	r3, [r7, #4]
 8015516:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801551a:	f003 0301 	and.w	r3, r3, #1
 801551e:	2b00      	cmp	r3, #0
 8015520:	d10a      	bne.n	8015538 <dir_find+0x14a>
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	6a18      	ldr	r0, [r3, #32]
 8015526:	687b      	ldr	r3, [r7, #4]
 8015528:	3324      	adds	r3, #36	@ 0x24
 801552a:	220b      	movs	r2, #11
 801552c:	4619      	mov	r1, r3
 801552e:	f7fe fe20 	bl	8014172 <mem_cmp>
 8015532:	4603      	mov	r3, r0
 8015534:	2b00      	cmp	r3, #0
 8015536:	d014      	beq.n	8015562 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 8015538:	23ff      	movs	r3, #255	@ 0xff
 801553a:	757b      	strb	r3, [r7, #21]
 801553c:	687b      	ldr	r3, [r7, #4]
 801553e:	f04f 32ff 	mov.w	r2, #4294967295
 8015542:	631a      	str	r2, [r3, #48]	@ 0x30
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 8015544:	2100      	movs	r1, #0
 8015546:	6878      	ldr	r0, [r7, #4]
 8015548:	f7ff fc6e 	bl	8014e28 <dir_next>
 801554c:	4603      	mov	r3, r0
 801554e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8015550:	7dfb      	ldrb	r3, [r7, #23]
 8015552:	2b00      	cmp	r3, #0
 8015554:	f43f af65 	beq.w	8015422 <dir_find+0x34>
 8015558:	e004      	b.n	8015564 <dir_find+0x176>
		if (res != FR_OK) break;
 801555a:	bf00      	nop
 801555c:	e002      	b.n	8015564 <dir_find+0x176>
				if (!ord && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 801555e:	bf00      	nop
 8015560:	e000      	b.n	8015564 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 8015562:	bf00      	nop

	return res;
 8015564:	7dfb      	ldrb	r3, [r7, #23]
}
 8015566:	4618      	mov	r0, r3
 8015568:	3718      	adds	r7, #24
 801556a:	46bd      	mov	sp, r7
 801556c:	bd80      	pop	{r7, pc}
	...

08015570 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8015570:	b580      	push	{r7, lr}
 8015572:	b08c      	sub	sp, #48	@ 0x30
 8015574:	af00      	add	r7, sp, #0
 8015576:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8015578:	687b      	ldr	r3, [r7, #4]
 801557a:	681b      	ldr	r3, [r3, #0]
 801557c:	61fb      	str	r3, [r7, #28]
#if _USE_LFN != 0	/* LFN configuration */
	UINT n, nlen, nent;
	BYTE sn[12], sum;


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 801557e:	687b      	ldr	r3, [r7, #4]
 8015580:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015584:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8015588:	2b00      	cmp	r3, #0
 801558a:	d001      	beq.n	8015590 <dir_register+0x20>
 801558c:	2306      	movs	r3, #6
 801558e:	e0e0      	b.n	8015752 <dir_register+0x1e2>
	for (nlen = 0; fs->lfnbuf[nlen]; nlen++) ;	/* Get lfn length */
 8015590:	2300      	movs	r3, #0
 8015592:	627b      	str	r3, [r7, #36]	@ 0x24
 8015594:	e002      	b.n	801559c <dir_register+0x2c>
 8015596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015598:	3301      	adds	r3, #1
 801559a:	627b      	str	r3, [r7, #36]	@ 0x24
 801559c:	69fb      	ldr	r3, [r7, #28]
 801559e:	691a      	ldr	r2, [r3, #16]
 80155a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80155a2:	005b      	lsls	r3, r3, #1
 80155a4:	4413      	add	r3, r2
 80155a6:	881b      	ldrh	r3, [r3, #0]
 80155a8:	2b00      	cmp	r3, #0
 80155aa:	d1f4      	bne.n	8015596 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT12/16/32 volume */
	mem_cpy(sn, dp->fn, 12);
 80155ac:	687b      	ldr	r3, [r7, #4]
 80155ae:	f103 0124 	add.w	r1, r3, #36	@ 0x24
 80155b2:	f107 030c 	add.w	r3, r7, #12
 80155b6:	220c      	movs	r2, #12
 80155b8:	4618      	mov	r0, r3
 80155ba:	f7fe fd9e 	bl	80140fa <mem_cpy>
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 80155be:	7dfb      	ldrb	r3, [r7, #23]
 80155c0:	f003 0301 	and.w	r3, r3, #1
 80155c4:	2b00      	cmp	r3, #0
 80155c6:	d032      	beq.n	801562e <dir_register+0xbe>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 80155c8:	687b      	ldr	r3, [r7, #4]
 80155ca:	2240      	movs	r2, #64	@ 0x40
 80155cc:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		for (n = 1; n < 100; n++) {
 80155d0:	2301      	movs	r3, #1
 80155d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80155d4:	e016      	b.n	8015604 <dir_register+0x94>
			gen_numname(dp->fn, sn, fs->lfnbuf, n);	/* Generate a numbered name */
 80155d6:	687b      	ldr	r3, [r7, #4]
 80155d8:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80155dc:	69fb      	ldr	r3, [r7, #28]
 80155de:	691a      	ldr	r2, [r3, #16]
 80155e0:	f107 010c 	add.w	r1, r7, #12
 80155e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80155e6:	f7ff fe53 	bl	8015290 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 80155ea:	6878      	ldr	r0, [r7, #4]
 80155ec:	f7ff feff 	bl	80153ee <dir_find>
 80155f0:	4603      	mov	r3, r0
 80155f2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 80155f6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d106      	bne.n	801560c <dir_register+0x9c>
		for (n = 1; n < 100; n++) {
 80155fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015600:	3301      	adds	r3, #1
 8015602:	62bb      	str	r3, [r7, #40]	@ 0x28
 8015604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015606:	2b63      	cmp	r3, #99	@ 0x63
 8015608:	d9e5      	bls.n	80155d6 <dir_register+0x66>
 801560a:	e000      	b.n	801560e <dir_register+0x9e>
			if (res != FR_OK) break;
 801560c:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 801560e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015610:	2b64      	cmp	r3, #100	@ 0x64
 8015612:	d101      	bne.n	8015618 <dir_register+0xa8>
 8015614:	2307      	movs	r3, #7
 8015616:	e09c      	b.n	8015752 <dir_register+0x1e2>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 8015618:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801561c:	2b04      	cmp	r3, #4
 801561e:	d002      	beq.n	8015626 <dir_register+0xb6>
 8015620:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015624:	e095      	b.n	8015752 <dir_register+0x1e2>
		dp->fn[NSFLAG] = sn[NSFLAG];
 8015626:	7dfa      	ldrb	r2, [r7, #23]
 8015628:	687b      	ldr	r3, [r7, #4]
 801562a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
	}

	/* Create an SFN with/without LFNs. */
	nent = (sn[NSFLAG] & NS_LFN) ? (nlen + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 801562e:	7dfb      	ldrb	r3, [r7, #23]
 8015630:	f003 0302 	and.w	r3, r3, #2
 8015634:	2b00      	cmp	r3, #0
 8015636:	d007      	beq.n	8015648 <dir_register+0xd8>
 8015638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801563a:	330c      	adds	r3, #12
 801563c:	4a47      	ldr	r2, [pc, #284]	@ (801575c <dir_register+0x1ec>)
 801563e:	fba2 2303 	umull	r2, r3, r2, r3
 8015642:	089b      	lsrs	r3, r3, #2
 8015644:	3301      	adds	r3, #1
 8015646:	e000      	b.n	801564a <dir_register+0xda>
 8015648:	2301      	movs	r3, #1
 801564a:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, nent);		/* Allocate entries */
 801564c:	6a39      	ldr	r1, [r7, #32]
 801564e:	6878      	ldr	r0, [r7, #4]
 8015650:	f7ff fcc0 	bl	8014fd4 <dir_alloc>
 8015654:	4603      	mov	r3, r0
 8015656:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --nent) {	/* Set LFN entry if needed */
 801565a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801565e:	2b00      	cmp	r3, #0
 8015660:	d148      	bne.n	80156f4 <dir_register+0x184>
 8015662:	6a3b      	ldr	r3, [r7, #32]
 8015664:	3b01      	subs	r3, #1
 8015666:	623b      	str	r3, [r7, #32]
 8015668:	6a3b      	ldr	r3, [r7, #32]
 801566a:	2b00      	cmp	r3, #0
 801566c:	d042      	beq.n	80156f4 <dir_register+0x184>
		res = dir_sdi(dp, dp->dptr - nent * SZDIRE);
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	695a      	ldr	r2, [r3, #20]
 8015672:	6a3b      	ldr	r3, [r7, #32]
 8015674:	015b      	lsls	r3, r3, #5
 8015676:	1ad3      	subs	r3, r2, r3
 8015678:	4619      	mov	r1, r3
 801567a:	6878      	ldr	r0, [r7, #4]
 801567c:	f7ff fb4b 	bl	8014d16 <dir_sdi>
 8015680:	4603      	mov	r3, r0
 8015682:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 8015686:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801568a:	2b00      	cmp	r3, #0
 801568c:	d132      	bne.n	80156f4 <dir_register+0x184>
			sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 801568e:	687b      	ldr	r3, [r7, #4]
 8015690:	3324      	adds	r3, #36	@ 0x24
 8015692:	4618      	mov	r0, r3
 8015694:	f7ff fe8a 	bl	80153ac <sum_sfn>
 8015698:	4603      	mov	r3, r0
 801569a:	76fb      	strb	r3, [r7, #27]
			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 801569c:	687b      	ldr	r3, [r7, #4]
 801569e:	69db      	ldr	r3, [r3, #28]
 80156a0:	4619      	mov	r1, r3
 80156a2:	69f8      	ldr	r0, [r7, #28]
 80156a4:	f7fe ff58 	bl	8014558 <move_window>
 80156a8:	4603      	mov	r3, r0
 80156aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 80156ae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d11d      	bne.n	80156f2 <dir_register+0x182>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)nent, sum);
 80156b6:	69fb      	ldr	r3, [r7, #28]
 80156b8:	6918      	ldr	r0, [r3, #16]
 80156ba:	687b      	ldr	r3, [r7, #4]
 80156bc:	6a19      	ldr	r1, [r3, #32]
 80156be:	6a3b      	ldr	r3, [r7, #32]
 80156c0:	b2da      	uxtb	r2, r3
 80156c2:	7efb      	ldrb	r3, [r7, #27]
 80156c4:	f7ff fd7c 	bl	80151c0 <put_lfn>
				fs->wflag = 1;
 80156c8:	69fb      	ldr	r3, [r7, #28]
 80156ca:	2201      	movs	r2, #1
 80156cc:	70da      	strb	r2, [r3, #3]
				res = dir_next(dp, 0);	/* Next entry */
 80156ce:	2100      	movs	r1, #0
 80156d0:	6878      	ldr	r0, [r7, #4]
 80156d2:	f7ff fba9 	bl	8014e28 <dir_next>
 80156d6:	4603      	mov	r3, r0
 80156d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --nent);
 80156dc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80156e0:	2b00      	cmp	r3, #0
 80156e2:	d107      	bne.n	80156f4 <dir_register+0x184>
 80156e4:	6a3b      	ldr	r3, [r7, #32]
 80156e6:	3b01      	subs	r3, #1
 80156e8:	623b      	str	r3, [r7, #32]
 80156ea:	6a3b      	ldr	r3, [r7, #32]
 80156ec:	2b00      	cmp	r3, #0
 80156ee:	d1d5      	bne.n	801569c <dir_register+0x12c>
 80156f0:	e000      	b.n	80156f4 <dir_register+0x184>
				if (res != FR_OK) break;
 80156f2:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 80156f4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80156f8:	2b00      	cmp	r3, #0
 80156fa:	d128      	bne.n	801574e <dir_register+0x1de>
		res = move_window(fs, dp->sect);
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	69db      	ldr	r3, [r3, #28]
 8015700:	4619      	mov	r1, r3
 8015702:	69f8      	ldr	r0, [r7, #28]
 8015704:	f7fe ff28 	bl	8014558 <move_window>
 8015708:	4603      	mov	r3, r0
 801570a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 801570e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8015712:	2b00      	cmp	r3, #0
 8015714:	d11b      	bne.n	801574e <dir_register+0x1de>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8015716:	687b      	ldr	r3, [r7, #4]
 8015718:	6a1b      	ldr	r3, [r3, #32]
 801571a:	2220      	movs	r2, #32
 801571c:	2100      	movs	r1, #0
 801571e:	4618      	mov	r0, r3
 8015720:	f7fe fd0c 	bl	801413c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8015724:	687b      	ldr	r3, [r7, #4]
 8015726:	6a18      	ldr	r0, [r3, #32]
 8015728:	687b      	ldr	r3, [r7, #4]
 801572a:	3324      	adds	r3, #36	@ 0x24
 801572c:	220b      	movs	r2, #11
 801572e:	4619      	mov	r1, r3
 8015730:	f7fe fce3 	bl	80140fa <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
 8015734:	687b      	ldr	r3, [r7, #4]
 8015736:	f893 202f 	ldrb.w	r2, [r3, #47]	@ 0x2f
 801573a:	687b      	ldr	r3, [r7, #4]
 801573c:	6a1b      	ldr	r3, [r3, #32]
 801573e:	330c      	adds	r3, #12
 8015740:	f002 0218 	and.w	r2, r2, #24
 8015744:	b2d2      	uxtb	r2, r2
 8015746:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 8015748:	69fb      	ldr	r3, [r7, #28]
 801574a:	2201      	movs	r2, #1
 801574c:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 801574e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8015752:	4618      	mov	r0, r3
 8015754:	3730      	adds	r7, #48	@ 0x30
 8015756:	46bd      	mov	sp, r7
 8015758:	bd80      	pop	{r7, pc}
 801575a:	bf00      	nop
 801575c:	4ec4ec4f 	.word	0x4ec4ec4f

08015760 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8015760:	b580      	push	{r7, lr}
 8015762:	b08a      	sub	sp, #40	@ 0x28
 8015764:	af00      	add	r7, sp, #0
 8015766:	6078      	str	r0, [r7, #4]
 8015768:	6039      	str	r1, [r7, #0]
	WCHAR w, *lfn;
	UINT i, ni, si, di;
	const TCHAR *p;

	/* Create LFN in Unicode */
	p = *path; lfn = dp->obj.fs->lfnbuf; si = di = 0;
 801576a:	683b      	ldr	r3, [r7, #0]
 801576c:	681b      	ldr	r3, [r3, #0]
 801576e:	613b      	str	r3, [r7, #16]
 8015770:	687b      	ldr	r3, [r7, #4]
 8015772:	681b      	ldr	r3, [r3, #0]
 8015774:	691b      	ldr	r3, [r3, #16]
 8015776:	60fb      	str	r3, [r7, #12]
 8015778:	2300      	movs	r3, #0
 801577a:	617b      	str	r3, [r7, #20]
 801577c:	697b      	ldr	r3, [r7, #20]
 801577e:	61bb      	str	r3, [r7, #24]
	for (;;) {
		w = p[si++];					/* Get a character */
 8015780:	69bb      	ldr	r3, [r7, #24]
 8015782:	1c5a      	adds	r2, r3, #1
 8015784:	61ba      	str	r2, [r7, #24]
 8015786:	693a      	ldr	r2, [r7, #16]
 8015788:	4413      	add	r3, r2
 801578a:	781b      	ldrb	r3, [r3, #0]
 801578c:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w < ' ') break;				/* Break if end of the path name */
 801578e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015790:	2b1f      	cmp	r3, #31
 8015792:	d940      	bls.n	8015816 <create_name+0xb6>
		if (w == '/' || w == '\\') {	/* Break if a separator is found */
 8015794:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015796:	2b2f      	cmp	r3, #47	@ 0x2f
 8015798:	d006      	beq.n	80157a8 <create_name+0x48>
 801579a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801579c:	2b5c      	cmp	r3, #92	@ 0x5c
 801579e:	d110      	bne.n	80157c2 <create_name+0x62>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80157a0:	e002      	b.n	80157a8 <create_name+0x48>
 80157a2:	69bb      	ldr	r3, [r7, #24]
 80157a4:	3301      	adds	r3, #1
 80157a6:	61bb      	str	r3, [r7, #24]
 80157a8:	693a      	ldr	r2, [r7, #16]
 80157aa:	69bb      	ldr	r3, [r7, #24]
 80157ac:	4413      	add	r3, r2
 80157ae:	781b      	ldrb	r3, [r3, #0]
 80157b0:	2b2f      	cmp	r3, #47	@ 0x2f
 80157b2:	d0f6      	beq.n	80157a2 <create_name+0x42>
 80157b4:	693a      	ldr	r2, [r7, #16]
 80157b6:	69bb      	ldr	r3, [r7, #24]
 80157b8:	4413      	add	r3, r2
 80157ba:	781b      	ldrb	r3, [r3, #0]
 80157bc:	2b5c      	cmp	r3, #92	@ 0x5c
 80157be:	d0f0      	beq.n	80157a2 <create_name+0x42>
			break;
 80157c0:	e02a      	b.n	8015818 <create_name+0xb8>
		}
		if (di >= _MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 80157c2:	697b      	ldr	r3, [r7, #20]
 80157c4:	2bfe      	cmp	r3, #254	@ 0xfe
 80157c6:	d901      	bls.n	80157cc <create_name+0x6c>
 80157c8:	2306      	movs	r3, #6
 80157ca:	e17d      	b.n	8015ac8 <create_name+0x368>
#if !_LFN_UNICODE
		w &= 0xFF;
 80157cc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157ce:	b2db      	uxtb	r3, r3
 80157d0:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (IsDBCS1(w)) {				/* Check if it is a DBC 1st byte (always false on SBCS cfg) */
			b = (BYTE)p[si++];			/* Get 2nd byte */
			w = (w << 8) + b;			/* Create a DBC */
			if (!IsDBCS2(b)) return FR_INVALID_NAME;	/* Reject invalid sequence */
		}
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
 80157d2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157d4:	2101      	movs	r1, #1
 80157d6:	4618      	mov	r0, r3
 80157d8:	f001 fb8a 	bl	8016ef0 <ff_convert>
 80157dc:	4603      	mov	r3, r0
 80157de:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
 80157e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d101      	bne.n	80157ea <create_name+0x8a>
 80157e6:	2306      	movs	r3, #6
 80157e8:	e16e      	b.n	8015ac8 <create_name+0x368>
#endif
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 80157ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157ec:	2b7f      	cmp	r3, #127	@ 0x7f
 80157ee:	d809      	bhi.n	8015804 <create_name+0xa4>
 80157f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80157f2:	4619      	mov	r1, r3
 80157f4:	488d      	ldr	r0, [pc, #564]	@ (8015a2c <create_name+0x2cc>)
 80157f6:	f7fe fce3 	bl	80141c0 <chk_chr>
 80157fa:	4603      	mov	r3, r0
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	d001      	beq.n	8015804 <create_name+0xa4>
 8015800:	2306      	movs	r3, #6
 8015802:	e161      	b.n	8015ac8 <create_name+0x368>
		lfn[di++] = w;					/* Store the Unicode character */
 8015804:	697b      	ldr	r3, [r7, #20]
 8015806:	1c5a      	adds	r2, r3, #1
 8015808:	617a      	str	r2, [r7, #20]
 801580a:	005b      	lsls	r3, r3, #1
 801580c:	68fa      	ldr	r2, [r7, #12]
 801580e:	4413      	add	r3, r2
 8015810:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015812:	801a      	strh	r2, [r3, #0]
		w = p[si++];					/* Get a character */
 8015814:	e7b4      	b.n	8015780 <create_name+0x20>
		if (w < ' ') break;				/* Break if end of the path name */
 8015816:	bf00      	nop
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8015818:	693a      	ldr	r2, [r7, #16]
 801581a:	69bb      	ldr	r3, [r7, #24]
 801581c:	441a      	add	r2, r3
 801581e:	683b      	ldr	r3, [r7, #0]
 8015820:	601a      	str	r2, [r3, #0]
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8015822:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015824:	2b1f      	cmp	r3, #31
 8015826:	d801      	bhi.n	801582c <create_name+0xcc>
 8015828:	2304      	movs	r3, #4
 801582a:	e000      	b.n	801582e <create_name+0xce>
 801582c:	2300      	movs	r3, #0
 801582e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			dp->fn[i] = (i < di) ? '.' : ' ';
		dp->fn[i] = cf | NS_DOT;		/* This is a dot entry */
		return FR_OK;
	}
#endif
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015832:	e011      	b.n	8015858 <create_name+0xf8>
		w = lfn[di - 1];
 8015834:	697b      	ldr	r3, [r7, #20]
 8015836:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801583a:	3b01      	subs	r3, #1
 801583c:	005b      	lsls	r3, r3, #1
 801583e:	68fa      	ldr	r2, [r7, #12]
 8015840:	4413      	add	r3, r2
 8015842:	881b      	ldrh	r3, [r3, #0]
 8015844:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (w != ' ' && w != '.') break;
 8015846:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015848:	2b20      	cmp	r3, #32
 801584a:	d002      	beq.n	8015852 <create_name+0xf2>
 801584c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801584e:	2b2e      	cmp	r3, #46	@ 0x2e
 8015850:	d106      	bne.n	8015860 <create_name+0x100>
		di--;
 8015852:	697b      	ldr	r3, [r7, #20]
 8015854:	3b01      	subs	r3, #1
 8015856:	617b      	str	r3, [r7, #20]
	while (di) {						/* Snip off trailing spaces and dots if exist */
 8015858:	697b      	ldr	r3, [r7, #20]
 801585a:	2b00      	cmp	r3, #0
 801585c:	d1ea      	bne.n	8015834 <create_name+0xd4>
 801585e:	e000      	b.n	8015862 <create_name+0x102>
		if (w != ' ' && w != '.') break;
 8015860:	bf00      	nop
	}
	lfn[di] = 0;						/* LFN is created */
 8015862:	697b      	ldr	r3, [r7, #20]
 8015864:	005b      	lsls	r3, r3, #1
 8015866:	68fa      	ldr	r2, [r7, #12]
 8015868:	4413      	add	r3, r2
 801586a:	2200      	movs	r2, #0
 801586c:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject nul name */
 801586e:	697b      	ldr	r3, [r7, #20]
 8015870:	2b00      	cmp	r3, #0
 8015872:	d101      	bne.n	8015878 <create_name+0x118>
 8015874:	2306      	movs	r3, #6
 8015876:	e127      	b.n	8015ac8 <create_name+0x368>

	/* Create SFN in directory form */
	mem_set(dp->fn, ' ', 11);
 8015878:	687b      	ldr	r3, [r7, #4]
 801587a:	3324      	adds	r3, #36	@ 0x24
 801587c:	220b      	movs	r2, #11
 801587e:	2120      	movs	r1, #32
 8015880:	4618      	mov	r0, r3
 8015882:	f7fe fc5b 	bl	801413c <mem_set>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
 8015886:	2300      	movs	r3, #0
 8015888:	61bb      	str	r3, [r7, #24]
 801588a:	e002      	b.n	8015892 <create_name+0x132>
 801588c:	69bb      	ldr	r3, [r7, #24]
 801588e:	3301      	adds	r3, #1
 8015890:	61bb      	str	r3, [r7, #24]
 8015892:	69bb      	ldr	r3, [r7, #24]
 8015894:	005b      	lsls	r3, r3, #1
 8015896:	68fa      	ldr	r2, [r7, #12]
 8015898:	4413      	add	r3, r2
 801589a:	881b      	ldrh	r3, [r3, #0]
 801589c:	2b20      	cmp	r3, #32
 801589e:	d0f5      	beq.n	801588c <create_name+0x12c>
 80158a0:	69bb      	ldr	r3, [r7, #24]
 80158a2:	005b      	lsls	r3, r3, #1
 80158a4:	68fa      	ldr	r2, [r7, #12]
 80158a6:	4413      	add	r3, r2
 80158a8:	881b      	ldrh	r3, [r3, #0]
 80158aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80158ac:	d0ee      	beq.n	801588c <create_name+0x12c>
	if (si) cf |= NS_LOSS | NS_LFN;
 80158ae:	69bb      	ldr	r3, [r7, #24]
 80158b0:	2b00      	cmp	r3, #0
 80158b2:	d009      	beq.n	80158c8 <create_name+0x168>
 80158b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80158b8:	f043 0303 	orr.w	r3, r3, #3
 80158bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
 80158c0:	e002      	b.n	80158c8 <create_name+0x168>
 80158c2:	697b      	ldr	r3, [r7, #20]
 80158c4:	3b01      	subs	r3, #1
 80158c6:	617b      	str	r3, [r7, #20]
 80158c8:	697b      	ldr	r3, [r7, #20]
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d009      	beq.n	80158e2 <create_name+0x182>
 80158ce:	697b      	ldr	r3, [r7, #20]
 80158d0:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80158d4:	3b01      	subs	r3, #1
 80158d6:	005b      	lsls	r3, r3, #1
 80158d8:	68fa      	ldr	r2, [r7, #12]
 80158da:	4413      	add	r3, r2
 80158dc:	881b      	ldrh	r3, [r3, #0]
 80158de:	2b2e      	cmp	r3, #46	@ 0x2e
 80158e0:	d1ef      	bne.n	80158c2 <create_name+0x162>

	i = b = 0; ni = 8;
 80158e2:	2300      	movs	r3, #0
 80158e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80158e8:	2300      	movs	r3, #0
 80158ea:	623b      	str	r3, [r7, #32]
 80158ec:	2308      	movs	r3, #8
 80158ee:	61fb      	str	r3, [r7, #28]
	for (;;) {
		w = lfn[si++];					/* Get an LFN character */
 80158f0:	69bb      	ldr	r3, [r7, #24]
 80158f2:	1c5a      	adds	r2, r3, #1
 80158f4:	61ba      	str	r2, [r7, #24]
 80158f6:	005b      	lsls	r3, r3, #1
 80158f8:	68fa      	ldr	r2, [r7, #12]
 80158fa:	4413      	add	r3, r2
 80158fc:	881b      	ldrh	r3, [r3, #0]
 80158fe:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (!w) break;					/* Break on end of the LFN */
 8015900:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015902:	2b00      	cmp	r3, #0
 8015904:	f000 8090 	beq.w	8015a28 <create_name+0x2c8>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
 8015908:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801590a:	2b20      	cmp	r3, #32
 801590c:	d006      	beq.n	801591c <create_name+0x1bc>
 801590e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015910:	2b2e      	cmp	r3, #46	@ 0x2e
 8015912:	d10a      	bne.n	801592a <create_name+0x1ca>
 8015914:	69ba      	ldr	r2, [r7, #24]
 8015916:	697b      	ldr	r3, [r7, #20]
 8015918:	429a      	cmp	r2, r3
 801591a:	d006      	beq.n	801592a <create_name+0x1ca>
			cf |= NS_LOSS | NS_LFN; continue;
 801591c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015920:	f043 0303 	orr.w	r3, r3, #3
 8015924:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8015928:	e07d      	b.n	8015a26 <create_name+0x2c6>
		}

		if (i >= ni || si == di) {		/* Extension or end of SFN */
 801592a:	6a3a      	ldr	r2, [r7, #32]
 801592c:	69fb      	ldr	r3, [r7, #28]
 801592e:	429a      	cmp	r2, r3
 8015930:	d203      	bcs.n	801593a <create_name+0x1da>
 8015932:	69ba      	ldr	r2, [r7, #24]
 8015934:	697b      	ldr	r3, [r7, #20]
 8015936:	429a      	cmp	r2, r3
 8015938:	d123      	bne.n	8015982 <create_name+0x222>
			if (ni == 11) {				/* Long extension */
 801593a:	69fb      	ldr	r3, [r7, #28]
 801593c:	2b0b      	cmp	r3, #11
 801593e:	d106      	bne.n	801594e <create_name+0x1ee>
				cf |= NS_LOSS | NS_LFN; break;
 8015940:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015944:	f043 0303 	orr.w	r3, r3, #3
 8015948:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801594c:	e075      	b.n	8015a3a <create_name+0x2da>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
 801594e:	69ba      	ldr	r2, [r7, #24]
 8015950:	697b      	ldr	r3, [r7, #20]
 8015952:	429a      	cmp	r2, r3
 8015954:	d005      	beq.n	8015962 <create_name+0x202>
 8015956:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801595a:	f043 0303 	orr.w	r3, r3, #3
 801595e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (si > di) break;			/* No extension */
 8015962:	69ba      	ldr	r2, [r7, #24]
 8015964:	697b      	ldr	r3, [r7, #20]
 8015966:	429a      	cmp	r2, r3
 8015968:	d866      	bhi.n	8015a38 <create_name+0x2d8>
			si = di; i = 8; ni = 11;	/* Enter extension section */
 801596a:	697b      	ldr	r3, [r7, #20]
 801596c:	61bb      	str	r3, [r7, #24]
 801596e:	2308      	movs	r3, #8
 8015970:	623b      	str	r3, [r7, #32]
 8015972:	230b      	movs	r3, #11
 8015974:	61fb      	str	r3, [r7, #28]
			b <<= 2; continue;
 8015976:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801597a:	009b      	lsls	r3, r3, #2
 801597c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015980:	e051      	b.n	8015a26 <create_name+0x2c6>
		}

		if (w >= 0x80) {				/* Non ASCII character */
 8015982:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015984:	2b7f      	cmp	r3, #127	@ 0x7f
 8015986:	d914      	bls.n	80159b2 <create_name+0x252>
#ifdef _EXCVT
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
 8015988:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801598a:	2100      	movs	r1, #0
 801598c:	4618      	mov	r0, r3
 801598e:	f001 faaf 	bl	8016ef0 <ff_convert>
 8015992:	4603      	mov	r3, r0
 8015994:	84bb      	strh	r3, [r7, #36]	@ 0x24
			if (w) w = ExCvt[w - 0x80];	/* Convert extended character to upper (SBCS) */
 8015996:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015998:	2b00      	cmp	r3, #0
 801599a:	d004      	beq.n	80159a6 <create_name+0x246>
 801599c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801599e:	3b80      	subs	r3, #128	@ 0x80
 80159a0:	4a23      	ldr	r2, [pc, #140]	@ (8015a30 <create_name+0x2d0>)
 80159a2:	5cd3      	ldrb	r3, [r2, r3]
 80159a4:	84bb      	strh	r3, [r7, #36]	@ 0x24
#else
			w = ff_convert(ff_wtoupper(w), 0);	/* Upper converted Unicode -> OEM code */
#endif
			cf |= NS_LFN;				/* Force create LFN entry */
 80159a6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159aa:	f043 0302 	orr.w	r3, r3, #2
 80159ae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (i >= ni - 1) {
				cf |= NS_LOSS | NS_LFN; i = ni; continue;
			}
			dp->fn[i++] = (BYTE)(w >> 8);
		} else {						/* SBC */
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal characters for SFN */
 80159b2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159b4:	2b00      	cmp	r3, #0
 80159b6:	d007      	beq.n	80159c8 <create_name+0x268>
 80159b8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159ba:	4619      	mov	r1, r3
 80159bc:	481d      	ldr	r0, [pc, #116]	@ (8015a34 <create_name+0x2d4>)
 80159be:	f7fe fbff 	bl	80141c0 <chk_chr>
 80159c2:	4603      	mov	r3, r0
 80159c4:	2b00      	cmp	r3, #0
 80159c6:	d008      	beq.n	80159da <create_name+0x27a>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 80159c8:	235f      	movs	r3, #95	@ 0x5f
 80159ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80159cc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80159d0:	f043 0303 	orr.w	r3, r3, #3
 80159d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80159d8:	e01b      	b.n	8015a12 <create_name+0x2b2>
			} else {
				if (IsUpper(w)) {		/* ASCII large capital */
 80159da:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159dc:	2b40      	cmp	r3, #64	@ 0x40
 80159de:	d909      	bls.n	80159f4 <create_name+0x294>
 80159e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159e2:	2b5a      	cmp	r3, #90	@ 0x5a
 80159e4:	d806      	bhi.n	80159f4 <create_name+0x294>
					b |= 2;
 80159e6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80159ea:	f043 0302 	orr.w	r3, r3, #2
 80159ee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80159f2:	e00e      	b.n	8015a12 <create_name+0x2b2>
				} else {
					if (IsLower(w)) {	/* ASCII small capital */
 80159f4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159f6:	2b60      	cmp	r3, #96	@ 0x60
 80159f8:	d90b      	bls.n	8015a12 <create_name+0x2b2>
 80159fa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80159fc:	2b7a      	cmp	r3, #122	@ 0x7a
 80159fe:	d808      	bhi.n	8015a12 <create_name+0x2b2>
						b |= 1; w -= 0x20;
 8015a00:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a04:	f043 0301 	orr.w	r3, r3, #1
 8015a08:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8015a0c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8015a0e:	3b20      	subs	r3, #32
 8015a10:	84bb      	strh	r3, [r7, #36]	@ 0x24
					}
				}
			}
		}
		dp->fn[i++] = (BYTE)w;
 8015a12:	6a3b      	ldr	r3, [r7, #32]
 8015a14:	1c5a      	adds	r2, r3, #1
 8015a16:	623a      	str	r2, [r7, #32]
 8015a18:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8015a1a:	b2d1      	uxtb	r1, r2
 8015a1c:	687a      	ldr	r2, [r7, #4]
 8015a1e:	4413      	add	r3, r2
 8015a20:	460a      	mov	r2, r1
 8015a22:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		w = lfn[si++];					/* Get an LFN character */
 8015a26:	e763      	b.n	80158f0 <create_name+0x190>
		if (!w) break;					/* Break on end of the LFN */
 8015a28:	bf00      	nop
 8015a2a:	e006      	b.n	8015a3a <create_name+0x2da>
 8015a2c:	0801ccf8 	.word	0x0801ccf8
 8015a30:	0801cda8 	.word	0x0801cda8
 8015a34:	0801cd04 	.word	0x0801cd04
			if (si > di) break;			/* No extension */
 8015a38:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8015a40:	2be5      	cmp	r3, #229	@ 0xe5
 8015a42:	d103      	bne.n	8015a4c <create_name+0x2ec>
 8015a44:	687b      	ldr	r3, [r7, #4]
 8015a46:	2205      	movs	r2, #5
 8015a48:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	if (ni == 8) b <<= 2;
 8015a4c:	69fb      	ldr	r3, [r7, #28]
 8015a4e:	2b08      	cmp	r3, #8
 8015a50:	d104      	bne.n	8015a5c <create_name+0x2fc>
 8015a52:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a56:	009b      	lsls	r3, r3, #2
 8015a58:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* Create LFN entry when there are composite capitals */
 8015a5c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a60:	f003 030c 	and.w	r3, r3, #12
 8015a64:	2b0c      	cmp	r3, #12
 8015a66:	d005      	beq.n	8015a74 <create_name+0x314>
 8015a68:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a6c:	f003 0303 	and.w	r3, r3, #3
 8015a70:	2b03      	cmp	r3, #3
 8015a72:	d105      	bne.n	8015a80 <create_name+0x320>
 8015a74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a78:	f043 0302 	orr.w	r3, r3, #2
 8015a7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended character, NT flags are created */
 8015a80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a84:	f003 0302 	and.w	r3, r3, #2
 8015a88:	2b00      	cmp	r3, #0
 8015a8a:	d117      	bne.n	8015abc <create_name+0x35c>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
 8015a8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015a90:	f003 0303 	and.w	r3, r3, #3
 8015a94:	2b01      	cmp	r3, #1
 8015a96:	d105      	bne.n	8015aa4 <create_name+0x344>
 8015a98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015a9c:	f043 0310 	orr.w	r3, r3, #16
 8015aa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
 8015aa4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8015aa8:	f003 030c 	and.w	r3, r3, #12
 8015aac:	2b04      	cmp	r3, #4
 8015aae:	d105      	bne.n	8015abc <create_name+0x35c>
 8015ab0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015ab4:	f043 0308 	orr.w	r3, r3, #8
 8015ab8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created */
 8015abc:	687b      	ldr	r3, [r7, #4]
 8015abe:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8015ac2:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f

	return FR_OK;
 8015ac6:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* _USE_LFN != 0 */
}
 8015ac8:	4618      	mov	r0, r3
 8015aca:	3728      	adds	r7, #40	@ 0x28
 8015acc:	46bd      	mov	sp, r7
 8015ace:	bd80      	pop	{r7, pc}

08015ad0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 8015ad0:	b580      	push	{r7, lr}
 8015ad2:	b086      	sub	sp, #24
 8015ad4:	af00      	add	r7, sp, #0
 8015ad6:	6078      	str	r0, [r7, #4]
 8015ad8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 8015ada:	687b      	ldr	r3, [r7, #4]
 8015adc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 8015ade:	693b      	ldr	r3, [r7, #16]
 8015ae0:	681b      	ldr	r3, [r3, #0]
 8015ae2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8015ae4:	e002      	b.n	8015aec <follow_path+0x1c>
 8015ae6:	683b      	ldr	r3, [r7, #0]
 8015ae8:	3301      	adds	r3, #1
 8015aea:	603b      	str	r3, [r7, #0]
 8015aec:	683b      	ldr	r3, [r7, #0]
 8015aee:	781b      	ldrb	r3, [r3, #0]
 8015af0:	2b2f      	cmp	r3, #47	@ 0x2f
 8015af2:	d0f8      	beq.n	8015ae6 <follow_path+0x16>
 8015af4:	683b      	ldr	r3, [r7, #0]
 8015af6:	781b      	ldrb	r3, [r3, #0]
 8015af8:	2b5c      	cmp	r3, #92	@ 0x5c
 8015afa:	d0f4      	beq.n	8015ae6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 8015afc:	693b      	ldr	r3, [r7, #16]
 8015afe:	2200      	movs	r2, #0
 8015b00:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8015b02:	683b      	ldr	r3, [r7, #0]
 8015b04:	781b      	ldrb	r3, [r3, #0]
 8015b06:	2b1f      	cmp	r3, #31
 8015b08:	d80a      	bhi.n	8015b20 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 8015b0a:	687b      	ldr	r3, [r7, #4]
 8015b0c:	2280      	movs	r2, #128	@ 0x80
 8015b0e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 8015b12:	2100      	movs	r1, #0
 8015b14:	6878      	ldr	r0, [r7, #4]
 8015b16:	f7ff f8fe 	bl	8014d16 <dir_sdi>
 8015b1a:	4603      	mov	r3, r0
 8015b1c:	75fb      	strb	r3, [r7, #23]
 8015b1e:	e048      	b.n	8015bb2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015b20:	463b      	mov	r3, r7
 8015b22:	4619      	mov	r1, r3
 8015b24:	6878      	ldr	r0, [r7, #4]
 8015b26:	f7ff fe1b 	bl	8015760 <create_name>
 8015b2a:	4603      	mov	r3, r0
 8015b2c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8015b2e:	7dfb      	ldrb	r3, [r7, #23]
 8015b30:	2b00      	cmp	r3, #0
 8015b32:	d139      	bne.n	8015ba8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 8015b34:	6878      	ldr	r0, [r7, #4]
 8015b36:	f7ff fc5a 	bl	80153ee <dir_find>
 8015b3a:	4603      	mov	r3, r0
 8015b3c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8015b3e:	687b      	ldr	r3, [r7, #4]
 8015b40:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8015b44:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8015b46:	7dfb      	ldrb	r3, [r7, #23]
 8015b48:	2b00      	cmp	r3, #0
 8015b4a:	d00a      	beq.n	8015b62 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8015b4c:	7dfb      	ldrb	r3, [r7, #23]
 8015b4e:	2b04      	cmp	r3, #4
 8015b50:	d12c      	bne.n	8015bac <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8015b52:	7afb      	ldrb	r3, [r7, #11]
 8015b54:	f003 0304 	and.w	r3, r3, #4
 8015b58:	2b00      	cmp	r3, #0
 8015b5a:	d127      	bne.n	8015bac <follow_path+0xdc>
 8015b5c:	2305      	movs	r3, #5
 8015b5e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8015b60:	e024      	b.n	8015bac <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015b62:	7afb      	ldrb	r3, [r7, #11]
 8015b64:	f003 0304 	and.w	r3, r3, #4
 8015b68:	2b00      	cmp	r3, #0
 8015b6a:	d121      	bne.n	8015bb0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8015b6c:	693b      	ldr	r3, [r7, #16]
 8015b6e:	799b      	ldrb	r3, [r3, #6]
 8015b70:	f003 0310 	and.w	r3, r3, #16
 8015b74:	2b00      	cmp	r3, #0
 8015b76:	d102      	bne.n	8015b7e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8015b78:	2305      	movs	r3, #5
 8015b7a:	75fb      	strb	r3, [r7, #23]
 8015b7c:	e019      	b.n	8015bb2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8015b7e:	68fb      	ldr	r3, [r7, #12]
 8015b80:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8015b84:	687b      	ldr	r3, [r7, #4]
 8015b86:	695b      	ldr	r3, [r3, #20]
 8015b88:	68fa      	ldr	r2, [r7, #12]
 8015b8a:	8992      	ldrh	r2, [r2, #12]
 8015b8c:	fbb3 f0f2 	udiv	r0, r3, r2
 8015b90:	fb00 f202 	mul.w	r2, r0, r2
 8015b94:	1a9b      	subs	r3, r3, r2
 8015b96:	440b      	add	r3, r1
 8015b98:	4619      	mov	r1, r3
 8015b9a:	68f8      	ldr	r0, [r7, #12]
 8015b9c:	f7ff fa61 	bl	8015062 <ld_clust>
 8015ba0:	4602      	mov	r2, r0
 8015ba2:	693b      	ldr	r3, [r7, #16]
 8015ba4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8015ba6:	e7bb      	b.n	8015b20 <follow_path+0x50>
			if (res != FR_OK) break;
 8015ba8:	bf00      	nop
 8015baa:	e002      	b.n	8015bb2 <follow_path+0xe2>
				break;
 8015bac:	bf00      	nop
 8015bae:	e000      	b.n	8015bb2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8015bb0:	bf00      	nop
			}
		}
	}

	return res;
 8015bb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8015bb4:	4618      	mov	r0, r3
 8015bb6:	3718      	adds	r7, #24
 8015bb8:	46bd      	mov	sp, r7
 8015bba:	bd80      	pop	{r7, pc}

08015bbc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8015bbc:	b480      	push	{r7}
 8015bbe:	b087      	sub	sp, #28
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8015bc4:	f04f 33ff 	mov.w	r3, #4294967295
 8015bc8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8015bca:	687b      	ldr	r3, [r7, #4]
 8015bcc:	681b      	ldr	r3, [r3, #0]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d031      	beq.n	8015c36 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8015bd2:	687b      	ldr	r3, [r7, #4]
 8015bd4:	681b      	ldr	r3, [r3, #0]
 8015bd6:	617b      	str	r3, [r7, #20]
 8015bd8:	e002      	b.n	8015be0 <get_ldnumber+0x24>
 8015bda:	697b      	ldr	r3, [r7, #20]
 8015bdc:	3301      	adds	r3, #1
 8015bde:	617b      	str	r3, [r7, #20]
 8015be0:	697b      	ldr	r3, [r7, #20]
 8015be2:	781b      	ldrb	r3, [r3, #0]
 8015be4:	2b1f      	cmp	r3, #31
 8015be6:	d903      	bls.n	8015bf0 <get_ldnumber+0x34>
 8015be8:	697b      	ldr	r3, [r7, #20]
 8015bea:	781b      	ldrb	r3, [r3, #0]
 8015bec:	2b3a      	cmp	r3, #58	@ 0x3a
 8015bee:	d1f4      	bne.n	8015bda <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8015bf0:	697b      	ldr	r3, [r7, #20]
 8015bf2:	781b      	ldrb	r3, [r3, #0]
 8015bf4:	2b3a      	cmp	r3, #58	@ 0x3a
 8015bf6:	d11c      	bne.n	8015c32 <get_ldnumber+0x76>
			tp = *path;
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	681b      	ldr	r3, [r3, #0]
 8015bfc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8015bfe:	68fb      	ldr	r3, [r7, #12]
 8015c00:	1c5a      	adds	r2, r3, #1
 8015c02:	60fa      	str	r2, [r7, #12]
 8015c04:	781b      	ldrb	r3, [r3, #0]
 8015c06:	3b30      	subs	r3, #48	@ 0x30
 8015c08:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8015c0a:	68bb      	ldr	r3, [r7, #8]
 8015c0c:	2b09      	cmp	r3, #9
 8015c0e:	d80e      	bhi.n	8015c2e <get_ldnumber+0x72>
 8015c10:	68fa      	ldr	r2, [r7, #12]
 8015c12:	697b      	ldr	r3, [r7, #20]
 8015c14:	429a      	cmp	r2, r3
 8015c16:	d10a      	bne.n	8015c2e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8015c18:	68bb      	ldr	r3, [r7, #8]
 8015c1a:	2b00      	cmp	r3, #0
 8015c1c:	d107      	bne.n	8015c2e <get_ldnumber+0x72>
					vol = (int)i;
 8015c1e:	68bb      	ldr	r3, [r7, #8]
 8015c20:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8015c22:	697b      	ldr	r3, [r7, #20]
 8015c24:	3301      	adds	r3, #1
 8015c26:	617b      	str	r3, [r7, #20]
 8015c28:	687b      	ldr	r3, [r7, #4]
 8015c2a:	697a      	ldr	r2, [r7, #20]
 8015c2c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8015c2e:	693b      	ldr	r3, [r7, #16]
 8015c30:	e002      	b.n	8015c38 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8015c32:	2300      	movs	r3, #0
 8015c34:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8015c36:	693b      	ldr	r3, [r7, #16]
}
 8015c38:	4618      	mov	r0, r3
 8015c3a:	371c      	adds	r7, #28
 8015c3c:	46bd      	mov	sp, r7
 8015c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c42:	4770      	bx	lr

08015c44 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8015c44:	b580      	push	{r7, lr}
 8015c46:	b082      	sub	sp, #8
 8015c48:	af00      	add	r7, sp, #0
 8015c4a:	6078      	str	r0, [r7, #4]
 8015c4c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8015c4e:	687b      	ldr	r3, [r7, #4]
 8015c50:	2200      	movs	r2, #0
 8015c52:	70da      	strb	r2, [r3, #3]
 8015c54:	687b      	ldr	r3, [r7, #4]
 8015c56:	f04f 32ff 	mov.w	r2, #4294967295
 8015c5a:	635a      	str	r2, [r3, #52]	@ 0x34
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8015c5c:	6839      	ldr	r1, [r7, #0]
 8015c5e:	6878      	ldr	r0, [r7, #4]
 8015c60:	f7fe fc7a 	bl	8014558 <move_window>
 8015c64:	4603      	mov	r3, r0
 8015c66:	2b00      	cmp	r3, #0
 8015c68:	d001      	beq.n	8015c6e <check_fs+0x2a>
 8015c6a:	2304      	movs	r3, #4
 8015c6c:	e038      	b.n	8015ce0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8015c6e:	687b      	ldr	r3, [r7, #4]
 8015c70:	3338      	adds	r3, #56	@ 0x38
 8015c72:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8015c76:	4618      	mov	r0, r3
 8015c78:	f7fe f9bc 	bl	8013ff4 <ld_word>
 8015c7c:	4603      	mov	r3, r0
 8015c7e:	461a      	mov	r2, r3
 8015c80:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8015c84:	429a      	cmp	r2, r3
 8015c86:	d001      	beq.n	8015c8c <check_fs+0x48>
 8015c88:	2303      	movs	r3, #3
 8015c8a:	e029      	b.n	8015ce0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015c92:	2be9      	cmp	r3, #233	@ 0xe9
 8015c94:	d009      	beq.n	8015caa <check_fs+0x66>
 8015c96:	687b      	ldr	r3, [r7, #4]
 8015c98:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8015c9c:	2beb      	cmp	r3, #235	@ 0xeb
 8015c9e:	d11e      	bne.n	8015cde <check_fs+0x9a>
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8015ca6:	2b90      	cmp	r3, #144	@ 0x90
 8015ca8:	d119      	bne.n	8015cde <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8015caa:	687b      	ldr	r3, [r7, #4]
 8015cac:	3338      	adds	r3, #56	@ 0x38
 8015cae:	3336      	adds	r3, #54	@ 0x36
 8015cb0:	4618      	mov	r0, r3
 8015cb2:	f7fe f9b8 	bl	8014026 <ld_dword>
 8015cb6:	4603      	mov	r3, r0
 8015cb8:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8015cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8015ce8 <check_fs+0xa4>)
 8015cbe:	4293      	cmp	r3, r2
 8015cc0:	d101      	bne.n	8015cc6 <check_fs+0x82>
 8015cc2:	2300      	movs	r3, #0
 8015cc4:	e00c      	b.n	8015ce0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8015cc6:	687b      	ldr	r3, [r7, #4]
 8015cc8:	3338      	adds	r3, #56	@ 0x38
 8015cca:	3352      	adds	r3, #82	@ 0x52
 8015ccc:	4618      	mov	r0, r3
 8015cce:	f7fe f9aa 	bl	8014026 <ld_dword>
 8015cd2:	4603      	mov	r3, r0
 8015cd4:	4a05      	ldr	r2, [pc, #20]	@ (8015cec <check_fs+0xa8>)
 8015cd6:	4293      	cmp	r3, r2
 8015cd8:	d101      	bne.n	8015cde <check_fs+0x9a>
 8015cda:	2300      	movs	r3, #0
 8015cdc:	e000      	b.n	8015ce0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8015cde:	2302      	movs	r3, #2
}
 8015ce0:	4618      	mov	r0, r3
 8015ce2:	3708      	adds	r7, #8
 8015ce4:	46bd      	mov	sp, r7
 8015ce6:	bd80      	pop	{r7, pc}
 8015ce8:	00544146 	.word	0x00544146
 8015cec:	33544146 	.word	0x33544146

08015cf0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8015cf0:	b580      	push	{r7, lr}
 8015cf2:	b096      	sub	sp, #88	@ 0x58
 8015cf4:	af00      	add	r7, sp, #0
 8015cf6:	60f8      	str	r0, [r7, #12]
 8015cf8:	60b9      	str	r1, [r7, #8]
 8015cfa:	4613      	mov	r3, r2
 8015cfc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8015cfe:	68bb      	ldr	r3, [r7, #8]
 8015d00:	2200      	movs	r2, #0
 8015d02:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8015d04:	68f8      	ldr	r0, [r7, #12]
 8015d06:	f7ff ff59 	bl	8015bbc <get_ldnumber>
 8015d0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8015d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015d0e:	2b00      	cmp	r3, #0
 8015d10:	da01      	bge.n	8015d16 <find_volume+0x26>
 8015d12:	230b      	movs	r3, #11
 8015d14:	e265      	b.n	80161e2 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8015d16:	4a9f      	ldr	r2, [pc, #636]	@ (8015f94 <find_volume+0x2a4>)
 8015d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015d1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015d1e:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8015d20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d22:	2b00      	cmp	r3, #0
 8015d24:	d101      	bne.n	8015d2a <find_volume+0x3a>
 8015d26:	230c      	movs	r3, #12
 8015d28:	e25b      	b.n	80161e2 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8015d2a:	68bb      	ldr	r3, [r7, #8]
 8015d2c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015d2e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8015d30:	79fb      	ldrb	r3, [r7, #7]
 8015d32:	f023 0301 	bic.w	r3, r3, #1
 8015d36:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8015d38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d3a:	781b      	ldrb	r3, [r3, #0]
 8015d3c:	2b00      	cmp	r3, #0
 8015d3e:	d01a      	beq.n	8015d76 <find_volume+0x86>
		stat = disk_status(fs->drv);
 8015d40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d42:	785b      	ldrb	r3, [r3, #1]
 8015d44:	4618      	mov	r0, r3
 8015d46:	f7fe f8b5 	bl	8013eb4 <disk_status>
 8015d4a:	4603      	mov	r3, r0
 8015d4c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8015d50:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015d54:	f003 0301 	and.w	r3, r3, #1
 8015d58:	2b00      	cmp	r3, #0
 8015d5a:	d10c      	bne.n	8015d76 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8015d5c:	79fb      	ldrb	r3, [r7, #7]
 8015d5e:	2b00      	cmp	r3, #0
 8015d60:	d007      	beq.n	8015d72 <find_volume+0x82>
 8015d62:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015d66:	f003 0304 	and.w	r3, r3, #4
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d001      	beq.n	8015d72 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8015d6e:	230a      	movs	r3, #10
 8015d70:	e237      	b.n	80161e2 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 8015d72:	2300      	movs	r3, #0
 8015d74:	e235      	b.n	80161e2 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8015d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d78:	2200      	movs	r2, #0
 8015d7a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8015d7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8015d7e:	b2da      	uxtb	r2, r3
 8015d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d82:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8015d84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015d86:	785b      	ldrb	r3, [r3, #1]
 8015d88:	4618      	mov	r0, r3
 8015d8a:	f7fe f8ad 	bl	8013ee8 <disk_initialize>
 8015d8e:	4603      	mov	r3, r0
 8015d90:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8015d94:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015d98:	f003 0301 	and.w	r3, r3, #1
 8015d9c:	2b00      	cmp	r3, #0
 8015d9e:	d001      	beq.n	8015da4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8015da0:	2303      	movs	r3, #3
 8015da2:	e21e      	b.n	80161e2 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8015da4:	79fb      	ldrb	r3, [r7, #7]
 8015da6:	2b00      	cmp	r3, #0
 8015da8:	d007      	beq.n	8015dba <find_volume+0xca>
 8015daa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8015dae:	f003 0304 	and.w	r3, r3, #4
 8015db2:	2b00      	cmp	r3, #0
 8015db4:	d001      	beq.n	8015dba <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8015db6:	230a      	movs	r3, #10
 8015db8:	e213      	b.n	80161e2 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8015dba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dbc:	7858      	ldrb	r0, [r3, #1]
 8015dbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dc0:	330c      	adds	r3, #12
 8015dc2:	461a      	mov	r2, r3
 8015dc4:	2102      	movs	r1, #2
 8015dc6:	f7fe f8f7 	bl	8013fb8 <disk_ioctl>
 8015dca:	4603      	mov	r3, r0
 8015dcc:	2b00      	cmp	r3, #0
 8015dce:	d001      	beq.n	8015dd4 <find_volume+0xe4>
 8015dd0:	2301      	movs	r3, #1
 8015dd2:	e206      	b.n	80161e2 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8015dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dd6:	899b      	ldrh	r3, [r3, #12]
 8015dd8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015ddc:	d80d      	bhi.n	8015dfa <find_volume+0x10a>
 8015dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015de0:	899b      	ldrh	r3, [r3, #12]
 8015de2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015de6:	d308      	bcc.n	8015dfa <find_volume+0x10a>
 8015de8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015dea:	899b      	ldrh	r3, [r3, #12]
 8015dec:	461a      	mov	r2, r3
 8015dee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015df0:	899b      	ldrh	r3, [r3, #12]
 8015df2:	3b01      	subs	r3, #1
 8015df4:	4013      	ands	r3, r2
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d001      	beq.n	8015dfe <find_volume+0x10e>
 8015dfa:	2301      	movs	r3, #1
 8015dfc:	e1f1      	b.n	80161e2 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8015dfe:	2300      	movs	r3, #0
 8015e00:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8015e02:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015e04:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015e06:	f7ff ff1d 	bl	8015c44 <check_fs>
 8015e0a:	4603      	mov	r3, r0
 8015e0c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8015e10:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015e14:	2b02      	cmp	r3, #2
 8015e16:	d149      	bne.n	8015eac <find_volume+0x1bc>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015e18:	2300      	movs	r3, #0
 8015e1a:	643b      	str	r3, [r7, #64]	@ 0x40
 8015e1c:	e01e      	b.n	8015e5c <find_volume+0x16c>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8015e1e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015e20:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8015e24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e26:	011b      	lsls	r3, r3, #4
 8015e28:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 8015e2c:	4413      	add	r3, r2
 8015e2e:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8015e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e32:	3304      	adds	r3, #4
 8015e34:	781b      	ldrb	r3, [r3, #0]
 8015e36:	2b00      	cmp	r3, #0
 8015e38:	d006      	beq.n	8015e48 <find_volume+0x158>
 8015e3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015e3c:	3308      	adds	r3, #8
 8015e3e:	4618      	mov	r0, r3
 8015e40:	f7fe f8f1 	bl	8014026 <ld_dword>
 8015e44:	4602      	mov	r2, r0
 8015e46:	e000      	b.n	8015e4a <find_volume+0x15a>
 8015e48:	2200      	movs	r2, #0
 8015e4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e4c:	009b      	lsls	r3, r3, #2
 8015e4e:	3358      	adds	r3, #88	@ 0x58
 8015e50:	443b      	add	r3, r7
 8015e52:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8015e56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e58:	3301      	adds	r3, #1
 8015e5a:	643b      	str	r3, [r7, #64]	@ 0x40
 8015e5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e5e:	2b03      	cmp	r3, #3
 8015e60:	d9dd      	bls.n	8015e1e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8015e62:	2300      	movs	r3, #0
 8015e64:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 8015e66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d002      	beq.n	8015e72 <find_volume+0x182>
 8015e6c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e6e:	3b01      	subs	r3, #1
 8015e70:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8015e72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015e74:	009b      	lsls	r3, r3, #2
 8015e76:	3358      	adds	r3, #88	@ 0x58
 8015e78:	443b      	add	r3, r7
 8015e7a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8015e7e:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8015e80:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8015e82:	2b00      	cmp	r3, #0
 8015e84:	d005      	beq.n	8015e92 <find_volume+0x1a2>
 8015e86:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8015e88:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8015e8a:	f7ff fedb 	bl	8015c44 <check_fs>
 8015e8e:	4603      	mov	r3, r0
 8015e90:	e000      	b.n	8015e94 <find_volume+0x1a4>
 8015e92:	2303      	movs	r3, #3
 8015e94:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8015e98:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015e9c:	2b01      	cmp	r3, #1
 8015e9e:	d905      	bls.n	8015eac <find_volume+0x1bc>
 8015ea0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015ea2:	3301      	adds	r3, #1
 8015ea4:	643b      	str	r3, [r7, #64]	@ 0x40
 8015ea6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8015ea8:	2b03      	cmp	r3, #3
 8015eaa:	d9e2      	bls.n	8015e72 <find_volume+0x182>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8015eac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015eb0:	2b04      	cmp	r3, #4
 8015eb2:	d101      	bne.n	8015eb8 <find_volume+0x1c8>
 8015eb4:	2301      	movs	r3, #1
 8015eb6:	e194      	b.n	80161e2 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8015eb8:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8015ebc:	2b01      	cmp	r3, #1
 8015ebe:	d901      	bls.n	8015ec4 <find_volume+0x1d4>
 8015ec0:	230d      	movs	r3, #13
 8015ec2:	e18e      	b.n	80161e2 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8015ec4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ec6:	3338      	adds	r3, #56	@ 0x38
 8015ec8:	330b      	adds	r3, #11
 8015eca:	4618      	mov	r0, r3
 8015ecc:	f7fe f892 	bl	8013ff4 <ld_word>
 8015ed0:	4603      	mov	r3, r0
 8015ed2:	461a      	mov	r2, r3
 8015ed4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ed6:	899b      	ldrh	r3, [r3, #12]
 8015ed8:	429a      	cmp	r2, r3
 8015eda:	d001      	beq.n	8015ee0 <find_volume+0x1f0>
 8015edc:	230d      	movs	r3, #13
 8015ede:	e180      	b.n	80161e2 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8015ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ee2:	3338      	adds	r3, #56	@ 0x38
 8015ee4:	3316      	adds	r3, #22
 8015ee6:	4618      	mov	r0, r3
 8015ee8:	f7fe f884 	bl	8013ff4 <ld_word>
 8015eec:	4603      	mov	r3, r0
 8015eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8015ef0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015ef2:	2b00      	cmp	r3, #0
 8015ef4:	d106      	bne.n	8015f04 <find_volume+0x214>
 8015ef6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ef8:	3338      	adds	r3, #56	@ 0x38
 8015efa:	3324      	adds	r3, #36	@ 0x24
 8015efc:	4618      	mov	r0, r3
 8015efe:	f7fe f892 	bl	8014026 <ld_dword>
 8015f02:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 8015f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8015f08:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8015f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f0c:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 8015f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f12:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8015f14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f16:	789b      	ldrb	r3, [r3, #2]
 8015f18:	2b01      	cmp	r3, #1
 8015f1a:	d005      	beq.n	8015f28 <find_volume+0x238>
 8015f1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f1e:	789b      	ldrb	r3, [r3, #2]
 8015f20:	2b02      	cmp	r3, #2
 8015f22:	d001      	beq.n	8015f28 <find_volume+0x238>
 8015f24:	230d      	movs	r3, #13
 8015f26:	e15c      	b.n	80161e2 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8015f28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f2a:	789b      	ldrb	r3, [r3, #2]
 8015f2c:	461a      	mov	r2, r3
 8015f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015f30:	fb02 f303 	mul.w	r3, r2, r3
 8015f34:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8015f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f38:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015f3c:	461a      	mov	r2, r3
 8015f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f40:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8015f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f44:	895b      	ldrh	r3, [r3, #10]
 8015f46:	2b00      	cmp	r3, #0
 8015f48:	d008      	beq.n	8015f5c <find_volume+0x26c>
 8015f4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f4c:	895b      	ldrh	r3, [r3, #10]
 8015f4e:	461a      	mov	r2, r3
 8015f50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f52:	895b      	ldrh	r3, [r3, #10]
 8015f54:	3b01      	subs	r3, #1
 8015f56:	4013      	ands	r3, r2
 8015f58:	2b00      	cmp	r3, #0
 8015f5a:	d001      	beq.n	8015f60 <find_volume+0x270>
 8015f5c:	230d      	movs	r3, #13
 8015f5e:	e140      	b.n	80161e2 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8015f60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f62:	3338      	adds	r3, #56	@ 0x38
 8015f64:	3311      	adds	r3, #17
 8015f66:	4618      	mov	r0, r3
 8015f68:	f7fe f844 	bl	8013ff4 <ld_word>
 8015f6c:	4603      	mov	r3, r0
 8015f6e:	461a      	mov	r2, r3
 8015f70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f72:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8015f74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f76:	891b      	ldrh	r3, [r3, #8]
 8015f78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015f7a:	8992      	ldrh	r2, [r2, #12]
 8015f7c:	0952      	lsrs	r2, r2, #5
 8015f7e:	b292      	uxth	r2, r2
 8015f80:	fbb3 f1f2 	udiv	r1, r3, r2
 8015f84:	fb01 f202 	mul.w	r2, r1, r2
 8015f88:	1a9b      	subs	r3, r3, r2
 8015f8a:	b29b      	uxth	r3, r3
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d003      	beq.n	8015f98 <find_volume+0x2a8>
 8015f90:	230d      	movs	r3, #13
 8015f92:	e126      	b.n	80161e2 <find_volume+0x4f2>
 8015f94:	20007430 	.word	0x20007430

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8015f98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015f9a:	3338      	adds	r3, #56	@ 0x38
 8015f9c:	3313      	adds	r3, #19
 8015f9e:	4618      	mov	r0, r3
 8015fa0:	f7fe f828 	bl	8013ff4 <ld_word>
 8015fa4:	4603      	mov	r3, r0
 8015fa6:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8015fa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8015faa:	2b00      	cmp	r3, #0
 8015fac:	d106      	bne.n	8015fbc <find_volume+0x2cc>
 8015fae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fb0:	3338      	adds	r3, #56	@ 0x38
 8015fb2:	3320      	adds	r3, #32
 8015fb4:	4618      	mov	r0, r3
 8015fb6:	f7fe f836 	bl	8014026 <ld_dword>
 8015fba:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8015fbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fbe:	3338      	adds	r3, #56	@ 0x38
 8015fc0:	330e      	adds	r3, #14
 8015fc2:	4618      	mov	r0, r3
 8015fc4:	f7fe f816 	bl	8013ff4 <ld_word>
 8015fc8:	4603      	mov	r3, r0
 8015fca:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8015fcc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d101      	bne.n	8015fd6 <find_volume+0x2e6>
 8015fd2:	230d      	movs	r3, #13
 8015fd4:	e105      	b.n	80161e2 <find_volume+0x4f2>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8015fd6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8015fd8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015fda:	4413      	add	r3, r2
 8015fdc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015fde:	8911      	ldrh	r1, [r2, #8]
 8015fe0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8015fe2:	8992      	ldrh	r2, [r2, #12]
 8015fe4:	0952      	lsrs	r2, r2, #5
 8015fe6:	b292      	uxth	r2, r2
 8015fe8:	fbb1 f2f2 	udiv	r2, r1, r2
 8015fec:	b292      	uxth	r2, r2
 8015fee:	4413      	add	r3, r2
 8015ff0:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8015ff2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8015ff4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ff6:	429a      	cmp	r2, r3
 8015ff8:	d201      	bcs.n	8015ffe <find_volume+0x30e>
 8015ffa:	230d      	movs	r3, #13
 8015ffc:	e0f1      	b.n	80161e2 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8015ffe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8016000:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016002:	1ad3      	subs	r3, r2, r3
 8016004:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016006:	8952      	ldrh	r2, [r2, #10]
 8016008:	fbb3 f3f2 	udiv	r3, r3, r2
 801600c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 801600e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016010:	2b00      	cmp	r3, #0
 8016012:	d101      	bne.n	8016018 <find_volume+0x328>
 8016014:	230d      	movs	r3, #13
 8016016:	e0e4      	b.n	80161e2 <find_volume+0x4f2>
		fmt = FS_FAT32;
 8016018:	2303      	movs	r3, #3
 801601a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 801601e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016020:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 8016024:	4293      	cmp	r3, r2
 8016026:	d802      	bhi.n	801602e <find_volume+0x33e>
 8016028:	2302      	movs	r3, #2
 801602a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 801602e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016030:	f640 72f5 	movw	r2, #4085	@ 0xff5
 8016034:	4293      	cmp	r3, r2
 8016036:	d802      	bhi.n	801603e <find_volume+0x34e>
 8016038:	2301      	movs	r3, #1
 801603a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 801603e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016040:	1c9a      	adds	r2, r3, #2
 8016042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016044:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 8016046:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016048:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801604a:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 801604c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801604e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016050:	441a      	add	r2, r3
 8016052:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016054:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->database = bsect + sysect;					/* Data start sector */
 8016056:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8016058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801605a:	441a      	add	r2, r3
 801605c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801605e:	631a      	str	r2, [r3, #48]	@ 0x30
		if (fmt == FS_FAT32) {
 8016060:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016064:	2b03      	cmp	r3, #3
 8016066:	d11e      	bne.n	80160a6 <find_volume+0x3b6>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8016068:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801606a:	3338      	adds	r3, #56	@ 0x38
 801606c:	332a      	adds	r3, #42	@ 0x2a
 801606e:	4618      	mov	r0, r3
 8016070:	f7fd ffc0 	bl	8013ff4 <ld_word>
 8016074:	4603      	mov	r3, r0
 8016076:	2b00      	cmp	r3, #0
 8016078:	d001      	beq.n	801607e <find_volume+0x38e>
 801607a:	230d      	movs	r3, #13
 801607c:	e0b1      	b.n	80161e2 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 801607e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016080:	891b      	ldrh	r3, [r3, #8]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d001      	beq.n	801608a <find_volume+0x39a>
 8016086:	230d      	movs	r3, #13
 8016088:	e0ab      	b.n	80161e2 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 801608a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801608c:	3338      	adds	r3, #56	@ 0x38
 801608e:	332c      	adds	r3, #44	@ 0x2c
 8016090:	4618      	mov	r0, r3
 8016092:	f7fd ffc8 	bl	8014026 <ld_dword>
 8016096:	4602      	mov	r2, r0
 8016098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801609a:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 801609c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801609e:	69db      	ldr	r3, [r3, #28]
 80160a0:	009b      	lsls	r3, r3, #2
 80160a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80160a4:	e01f      	b.n	80160e6 <find_volume+0x3f6>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 80160a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160a8:	891b      	ldrh	r3, [r3, #8]
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d101      	bne.n	80160b2 <find_volume+0x3c2>
 80160ae:	230d      	movs	r3, #13
 80160b0:	e097      	b.n	80161e2 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 80160b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160b4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80160b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80160b8:	441a      	add	r2, r3
 80160ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160bc:	62da      	str	r2, [r3, #44]	@ 0x2c
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 80160be:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 80160c2:	2b02      	cmp	r3, #2
 80160c4:	d103      	bne.n	80160ce <find_volume+0x3de>
 80160c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160c8:	69db      	ldr	r3, [r3, #28]
 80160ca:	005b      	lsls	r3, r3, #1
 80160cc:	e00a      	b.n	80160e4 <find_volume+0x3f4>
 80160ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160d0:	69da      	ldr	r2, [r3, #28]
 80160d2:	4613      	mov	r3, r2
 80160d4:	005b      	lsls	r3, r3, #1
 80160d6:	4413      	add	r3, r2
 80160d8:	085a      	lsrs	r2, r3, #1
 80160da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160dc:	69db      	ldr	r3, [r3, #28]
 80160de:	f003 0301 	and.w	r3, r3, #1
 80160e2:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 80160e4:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80160e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160e8:	6a1a      	ldr	r2, [r3, #32]
 80160ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80160ec:	899b      	ldrh	r3, [r3, #12]
 80160ee:	4619      	mov	r1, r3
 80160f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80160f2:	440b      	add	r3, r1
 80160f4:	3b01      	subs	r3, #1
 80160f6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80160f8:	8989      	ldrh	r1, [r1, #12]
 80160fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80160fe:	429a      	cmp	r2, r3
 8016100:	d201      	bcs.n	8016106 <find_volume+0x416>
 8016102:	230d      	movs	r3, #13
 8016104:	e06d      	b.n	80161e2 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8016106:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016108:	f04f 32ff 	mov.w	r2, #4294967295
 801610c:	619a      	str	r2, [r3, #24]
 801610e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016110:	699a      	ldr	r2, [r3, #24]
 8016112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016114:	615a      	str	r2, [r3, #20]
		fs->fsi_flag = 0x80;
 8016116:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016118:	2280      	movs	r2, #128	@ 0x80
 801611a:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 801611c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 8016120:	2b03      	cmp	r3, #3
 8016122:	d149      	bne.n	80161b8 <find_volume+0x4c8>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8016124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016126:	3338      	adds	r3, #56	@ 0x38
 8016128:	3330      	adds	r3, #48	@ 0x30
 801612a:	4618      	mov	r0, r3
 801612c:	f7fd ff62 	bl	8013ff4 <ld_word>
 8016130:	4603      	mov	r3, r0
 8016132:	2b01      	cmp	r3, #1
 8016134:	d140      	bne.n	80161b8 <find_volume+0x4c8>
			&& move_window(fs, bsect + 1) == FR_OK)
 8016136:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8016138:	3301      	adds	r3, #1
 801613a:	4619      	mov	r1, r3
 801613c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801613e:	f7fe fa0b 	bl	8014558 <move_window>
 8016142:	4603      	mov	r3, r0
 8016144:	2b00      	cmp	r3, #0
 8016146:	d137      	bne.n	80161b8 <find_volume+0x4c8>
		{
			fs->fsi_flag = 0;
 8016148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801614a:	2200      	movs	r2, #0
 801614c:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 801614e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016150:	3338      	adds	r3, #56	@ 0x38
 8016152:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 8016156:	4618      	mov	r0, r3
 8016158:	f7fd ff4c 	bl	8013ff4 <ld_word>
 801615c:	4603      	mov	r3, r0
 801615e:	461a      	mov	r2, r3
 8016160:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 8016164:	429a      	cmp	r2, r3
 8016166:	d127      	bne.n	80161b8 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8016168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801616a:	3338      	adds	r3, #56	@ 0x38
 801616c:	4618      	mov	r0, r3
 801616e:	f7fd ff5a 	bl	8014026 <ld_dword>
 8016172:	4603      	mov	r3, r0
 8016174:	4a1d      	ldr	r2, [pc, #116]	@ (80161ec <find_volume+0x4fc>)
 8016176:	4293      	cmp	r3, r2
 8016178:	d11e      	bne.n	80161b8 <find_volume+0x4c8>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 801617a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801617c:	3338      	adds	r3, #56	@ 0x38
 801617e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 8016182:	4618      	mov	r0, r3
 8016184:	f7fd ff4f 	bl	8014026 <ld_dword>
 8016188:	4603      	mov	r3, r0
 801618a:	4a19      	ldr	r2, [pc, #100]	@ (80161f0 <find_volume+0x500>)
 801618c:	4293      	cmp	r3, r2
 801618e:	d113      	bne.n	80161b8 <find_volume+0x4c8>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8016190:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016192:	3338      	adds	r3, #56	@ 0x38
 8016194:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 8016198:	4618      	mov	r0, r3
 801619a:	f7fd ff44 	bl	8014026 <ld_dword>
 801619e:	4602      	mov	r2, r0
 80161a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161a2:	619a      	str	r2, [r3, #24]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 80161a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161a6:	3338      	adds	r3, #56	@ 0x38
 80161a8:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 80161ac:	4618      	mov	r0, r3
 80161ae:	f7fd ff3a 	bl	8014026 <ld_dword>
 80161b2:	4602      	mov	r2, r0
 80161b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161b6:	615a      	str	r2, [r3, #20]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 80161b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161ba:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 80161be:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 80161c0:	4b0c      	ldr	r3, [pc, #48]	@ (80161f4 <find_volume+0x504>)
 80161c2:	881b      	ldrh	r3, [r3, #0]
 80161c4:	3301      	adds	r3, #1
 80161c6:	b29a      	uxth	r2, r3
 80161c8:	4b0a      	ldr	r3, [pc, #40]	@ (80161f4 <find_volume+0x504>)
 80161ca:	801a      	strh	r2, [r3, #0]
 80161cc:	4b09      	ldr	r3, [pc, #36]	@ (80161f4 <find_volume+0x504>)
 80161ce:	881a      	ldrh	r2, [r3, #0]
 80161d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161d2:	80da      	strh	r2, [r3, #6]
#if _USE_LFN == 1
	fs->lfnbuf = LfnBuf;	/* Static LFN working buffer */
 80161d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80161d6:	4a08      	ldr	r2, [pc, #32]	@ (80161f8 <find_volume+0x508>)
 80161d8:	611a      	str	r2, [r3, #16]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 80161da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80161dc:	f7fe f954 	bl	8014488 <clear_lock>
#endif
	return FR_OK;
 80161e0:	2300      	movs	r3, #0
}
 80161e2:	4618      	mov	r0, r3
 80161e4:	3758      	adds	r7, #88	@ 0x58
 80161e6:	46bd      	mov	sp, r7
 80161e8:	bd80      	pop	{r7, pc}
 80161ea:	bf00      	nop
 80161ec:	41615252 	.word	0x41615252
 80161f0:	61417272 	.word	0x61417272
 80161f4:	20007434 	.word	0x20007434
 80161f8:	20007458 	.word	0x20007458

080161fc <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80161fc:	b580      	push	{r7, lr}
 80161fe:	b084      	sub	sp, #16
 8016200:	af00      	add	r7, sp, #0
 8016202:	6078      	str	r0, [r7, #4]
 8016204:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8016206:	2309      	movs	r3, #9
 8016208:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 801620a:	687b      	ldr	r3, [r7, #4]
 801620c:	2b00      	cmp	r3, #0
 801620e:	d01c      	beq.n	801624a <validate+0x4e>
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	681b      	ldr	r3, [r3, #0]
 8016214:	2b00      	cmp	r3, #0
 8016216:	d018      	beq.n	801624a <validate+0x4e>
 8016218:	687b      	ldr	r3, [r7, #4]
 801621a:	681b      	ldr	r3, [r3, #0]
 801621c:	781b      	ldrb	r3, [r3, #0]
 801621e:	2b00      	cmp	r3, #0
 8016220:	d013      	beq.n	801624a <validate+0x4e>
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	889a      	ldrh	r2, [r3, #4]
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	681b      	ldr	r3, [r3, #0]
 801622a:	88db      	ldrh	r3, [r3, #6]
 801622c:	429a      	cmp	r2, r3
 801622e:	d10c      	bne.n	801624a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8016230:	687b      	ldr	r3, [r7, #4]
 8016232:	681b      	ldr	r3, [r3, #0]
 8016234:	785b      	ldrb	r3, [r3, #1]
 8016236:	4618      	mov	r0, r3
 8016238:	f7fd fe3c 	bl	8013eb4 <disk_status>
 801623c:	4603      	mov	r3, r0
 801623e:	f003 0301 	and.w	r3, r3, #1
 8016242:	2b00      	cmp	r3, #0
 8016244:	d101      	bne.n	801624a <validate+0x4e>
			res = FR_OK;
 8016246:	2300      	movs	r3, #0
 8016248:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 801624a:	7bfb      	ldrb	r3, [r7, #15]
 801624c:	2b00      	cmp	r3, #0
 801624e:	d102      	bne.n	8016256 <validate+0x5a>
 8016250:	687b      	ldr	r3, [r7, #4]
 8016252:	681b      	ldr	r3, [r3, #0]
 8016254:	e000      	b.n	8016258 <validate+0x5c>
 8016256:	2300      	movs	r3, #0
 8016258:	683a      	ldr	r2, [r7, #0]
 801625a:	6013      	str	r3, [r2, #0]
	return res;
 801625c:	7bfb      	ldrb	r3, [r7, #15]
}
 801625e:	4618      	mov	r0, r3
 8016260:	3710      	adds	r7, #16
 8016262:	46bd      	mov	sp, r7
 8016264:	bd80      	pop	{r7, pc}
	...

08016268 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8016268:	b580      	push	{r7, lr}
 801626a:	b088      	sub	sp, #32
 801626c:	af00      	add	r7, sp, #0
 801626e:	60f8      	str	r0, [r7, #12]
 8016270:	60b9      	str	r1, [r7, #8]
 8016272:	4613      	mov	r3, r2
 8016274:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8016276:	68bb      	ldr	r3, [r7, #8]
 8016278:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 801627a:	f107 0310 	add.w	r3, r7, #16
 801627e:	4618      	mov	r0, r3
 8016280:	f7ff fc9c 	bl	8015bbc <get_ldnumber>
 8016284:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8016286:	69fb      	ldr	r3, [r7, #28]
 8016288:	2b00      	cmp	r3, #0
 801628a:	da01      	bge.n	8016290 <f_mount+0x28>
 801628c:	230b      	movs	r3, #11
 801628e:	e02b      	b.n	80162e8 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8016290:	4a17      	ldr	r2, [pc, #92]	@ (80162f0 <f_mount+0x88>)
 8016292:	69fb      	ldr	r3, [r7, #28]
 8016294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8016298:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 801629a:	69bb      	ldr	r3, [r7, #24]
 801629c:	2b00      	cmp	r3, #0
 801629e:	d005      	beq.n	80162ac <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80162a0:	69b8      	ldr	r0, [r7, #24]
 80162a2:	f7fe f8f1 	bl	8014488 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80162a6:	69bb      	ldr	r3, [r7, #24]
 80162a8:	2200      	movs	r2, #0
 80162aa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80162ac:	68fb      	ldr	r3, [r7, #12]
 80162ae:	2b00      	cmp	r3, #0
 80162b0:	d002      	beq.n	80162b8 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 80162b2:	68fb      	ldr	r3, [r7, #12]
 80162b4:	2200      	movs	r2, #0
 80162b6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 80162b8:	68fa      	ldr	r2, [r7, #12]
 80162ba:	490d      	ldr	r1, [pc, #52]	@ (80162f0 <f_mount+0x88>)
 80162bc:	69fb      	ldr	r3, [r7, #28]
 80162be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 80162c2:	68fb      	ldr	r3, [r7, #12]
 80162c4:	2b00      	cmp	r3, #0
 80162c6:	d002      	beq.n	80162ce <f_mount+0x66>
 80162c8:	79fb      	ldrb	r3, [r7, #7]
 80162ca:	2b01      	cmp	r3, #1
 80162cc:	d001      	beq.n	80162d2 <f_mount+0x6a>
 80162ce:	2300      	movs	r3, #0
 80162d0:	e00a      	b.n	80162e8 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 80162d2:	f107 010c 	add.w	r1, r7, #12
 80162d6:	f107 0308 	add.w	r3, r7, #8
 80162da:	2200      	movs	r2, #0
 80162dc:	4618      	mov	r0, r3
 80162de:	f7ff fd07 	bl	8015cf0 <find_volume>
 80162e2:	4603      	mov	r3, r0
 80162e4:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 80162e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80162e8:	4618      	mov	r0, r3
 80162ea:	3720      	adds	r7, #32
 80162ec:	46bd      	mov	sp, r7
 80162ee:	bd80      	pop	{r7, pc}
 80162f0:	20007430 	.word	0x20007430

080162f4 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80162f4:	b580      	push	{r7, lr}
 80162f6:	b09a      	sub	sp, #104	@ 0x68
 80162f8:	af00      	add	r7, sp, #0
 80162fa:	60f8      	str	r0, [r7, #12]
 80162fc:	60b9      	str	r1, [r7, #8]
 80162fe:	4613      	mov	r3, r2
 8016300:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8016302:	68fb      	ldr	r3, [r7, #12]
 8016304:	2b00      	cmp	r3, #0
 8016306:	d101      	bne.n	801630c <f_open+0x18>
 8016308:	2309      	movs	r3, #9
 801630a:	e1b7      	b.n	801667c <f_open+0x388>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 801630c:	79fb      	ldrb	r3, [r7, #7]
 801630e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8016312:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8016314:	79fa      	ldrb	r2, [r7, #7]
 8016316:	f107 0114 	add.w	r1, r7, #20
 801631a:	f107 0308 	add.w	r3, r7, #8
 801631e:	4618      	mov	r0, r3
 8016320:	f7ff fce6 	bl	8015cf0 <find_volume>
 8016324:	4603      	mov	r3, r0
 8016326:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	if (res == FR_OK) {
 801632a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801632e:	2b00      	cmp	r3, #0
 8016330:	f040 819b 	bne.w	801666a <f_open+0x376>
		dj.obj.fs = fs;
 8016334:	697b      	ldr	r3, [r7, #20]
 8016336:	61bb      	str	r3, [r7, #24]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8016338:	68ba      	ldr	r2, [r7, #8]
 801633a:	f107 0318 	add.w	r3, r7, #24
 801633e:	4611      	mov	r1, r2
 8016340:	4618      	mov	r0, r3
 8016342:	f7ff fbc5 	bl	8015ad0 <follow_path>
 8016346:	4603      	mov	r3, r0
 8016348:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 801634c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016350:	2b00      	cmp	r3, #0
 8016352:	d118      	bne.n	8016386 <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8016354:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8016358:	b25b      	sxtb	r3, r3
 801635a:	2b00      	cmp	r3, #0
 801635c:	da03      	bge.n	8016366 <f_open+0x72>
				res = FR_INVALID_NAME;
 801635e:	2306      	movs	r3, #6
 8016360:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016364:	e00f      	b.n	8016386 <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8016366:	79fb      	ldrb	r3, [r7, #7]
 8016368:	2b01      	cmp	r3, #1
 801636a:	bf8c      	ite	hi
 801636c:	2301      	movhi	r3, #1
 801636e:	2300      	movls	r3, #0
 8016370:	b2db      	uxtb	r3, r3
 8016372:	461a      	mov	r2, r3
 8016374:	f107 0318 	add.w	r3, r7, #24
 8016378:	4611      	mov	r1, r2
 801637a:	4618      	mov	r0, r3
 801637c:	f7fd ff3c 	bl	80141f8 <chk_lock>
 8016380:	4603      	mov	r3, r0
 8016382:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8016386:	79fb      	ldrb	r3, [r7, #7]
 8016388:	f003 031c 	and.w	r3, r3, #28
 801638c:	2b00      	cmp	r3, #0
 801638e:	d07f      	beq.n	8016490 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 8016390:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016394:	2b00      	cmp	r3, #0
 8016396:	d017      	beq.n	80163c8 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8016398:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801639c:	2b04      	cmp	r3, #4
 801639e:	d10e      	bne.n	80163be <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80163a0:	f7fd ff86 	bl	80142b0 <enq_lock>
 80163a4:	4603      	mov	r3, r0
 80163a6:	2b00      	cmp	r3, #0
 80163a8:	d006      	beq.n	80163b8 <f_open+0xc4>
 80163aa:	f107 0318 	add.w	r3, r7, #24
 80163ae:	4618      	mov	r0, r3
 80163b0:	f7ff f8de 	bl	8015570 <dir_register>
 80163b4:	4603      	mov	r3, r0
 80163b6:	e000      	b.n	80163ba <f_open+0xc6>
 80163b8:	2312      	movs	r3, #18
 80163ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80163be:	79fb      	ldrb	r3, [r7, #7]
 80163c0:	f043 0308 	orr.w	r3, r3, #8
 80163c4:	71fb      	strb	r3, [r7, #7]
 80163c6:	e010      	b.n	80163ea <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80163c8:	7fbb      	ldrb	r3, [r7, #30]
 80163ca:	f003 0311 	and.w	r3, r3, #17
 80163ce:	2b00      	cmp	r3, #0
 80163d0:	d003      	beq.n	80163da <f_open+0xe6>
					res = FR_DENIED;
 80163d2:	2307      	movs	r3, #7
 80163d4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80163d8:	e007      	b.n	80163ea <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 80163da:	79fb      	ldrb	r3, [r7, #7]
 80163dc:	f003 0304 	and.w	r3, r3, #4
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	d002      	beq.n	80163ea <f_open+0xf6>
 80163e4:	2308      	movs	r3, #8
 80163e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80163ea:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80163ee:	2b00      	cmp	r3, #0
 80163f0:	d168      	bne.n	80164c4 <f_open+0x1d0>
 80163f2:	79fb      	ldrb	r3, [r7, #7]
 80163f4:	f003 0308 	and.w	r3, r3, #8
 80163f8:	2b00      	cmp	r3, #0
 80163fa:	d063      	beq.n	80164c4 <f_open+0x1d0>
				dw = GET_FATTIME();
 80163fc:	f7fb fd6a 	bl	8011ed4 <get_fattime>
 8016400:	65b8      	str	r0, [r7, #88]	@ 0x58
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8016402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016404:	330e      	adds	r3, #14
 8016406:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016408:	4618      	mov	r0, r3
 801640a:	f7fd fe4a 	bl	80140a2 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 801640e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016410:	3316      	adds	r3, #22
 8016412:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8016414:	4618      	mov	r0, r3
 8016416:	f7fd fe44 	bl	80140a2 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 801641a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801641c:	330b      	adds	r3, #11
 801641e:	2220      	movs	r2, #32
 8016420:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8016422:	697b      	ldr	r3, [r7, #20]
 8016424:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016426:	4611      	mov	r1, r2
 8016428:	4618      	mov	r0, r3
 801642a:	f7fe fe1a 	bl	8015062 <ld_clust>
 801642e:	6578      	str	r0, [r7, #84]	@ 0x54
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8016430:	697b      	ldr	r3, [r7, #20]
 8016432:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8016434:	2200      	movs	r2, #0
 8016436:	4618      	mov	r0, r3
 8016438:	f7fe fe32 	bl	80150a0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 801643c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801643e:	331c      	adds	r3, #28
 8016440:	2100      	movs	r1, #0
 8016442:	4618      	mov	r0, r3
 8016444:	f7fd fe2d 	bl	80140a2 <st_dword>
					fs->wflag = 1;
 8016448:	697b      	ldr	r3, [r7, #20]
 801644a:	2201      	movs	r2, #1
 801644c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 801644e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8016450:	2b00      	cmp	r3, #0
 8016452:	d037      	beq.n	80164c4 <f_open+0x1d0>
						dw = fs->winsect;
 8016454:	697b      	ldr	r3, [r7, #20]
 8016456:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8016458:	65bb      	str	r3, [r7, #88]	@ 0x58
						res = remove_chain(&dj.obj, cl, 0);
 801645a:	f107 0318 	add.w	r3, r7, #24
 801645e:	2200      	movs	r2, #0
 8016460:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8016462:	4618      	mov	r0, r3
 8016464:	f7fe fb22 	bl	8014aac <remove_chain>
 8016468:	4603      	mov	r3, r0
 801646a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 801646e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016472:	2b00      	cmp	r3, #0
 8016474:	d126      	bne.n	80164c4 <f_open+0x1d0>
							res = move_window(fs, dw);
 8016476:	697b      	ldr	r3, [r7, #20]
 8016478:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 801647a:	4618      	mov	r0, r3
 801647c:	f7fe f86c 	bl	8014558 <move_window>
 8016480:	4603      	mov	r3, r0
 8016482:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8016486:	697b      	ldr	r3, [r7, #20]
 8016488:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801648a:	3a01      	subs	r2, #1
 801648c:	615a      	str	r2, [r3, #20]
 801648e:	e019      	b.n	80164c4 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8016490:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016494:	2b00      	cmp	r3, #0
 8016496:	d115      	bne.n	80164c4 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8016498:	7fbb      	ldrb	r3, [r7, #30]
 801649a:	f003 0310 	and.w	r3, r3, #16
 801649e:	2b00      	cmp	r3, #0
 80164a0:	d003      	beq.n	80164aa <f_open+0x1b6>
					res = FR_NO_FILE;
 80164a2:	2304      	movs	r3, #4
 80164a4:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80164a8:	e00c      	b.n	80164c4 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80164aa:	79fb      	ldrb	r3, [r7, #7]
 80164ac:	f003 0302 	and.w	r3, r3, #2
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	d007      	beq.n	80164c4 <f_open+0x1d0>
 80164b4:	7fbb      	ldrb	r3, [r7, #30]
 80164b6:	f003 0301 	and.w	r3, r3, #1
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	d002      	beq.n	80164c4 <f_open+0x1d0>
						res = FR_DENIED;
 80164be:	2307      	movs	r3, #7
 80164c0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 80164c4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d126      	bne.n	801651a <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80164cc:	79fb      	ldrb	r3, [r7, #7]
 80164ce:	f003 0308 	and.w	r3, r3, #8
 80164d2:	2b00      	cmp	r3, #0
 80164d4:	d003      	beq.n	80164de <f_open+0x1ea>
				mode |= FA_MODIFIED;
 80164d6:	79fb      	ldrb	r3, [r7, #7]
 80164d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80164dc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80164de:	697b      	ldr	r3, [r7, #20]
 80164e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80164e2:	68fb      	ldr	r3, [r7, #12]
 80164e4:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 80164e6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80164e8:	68fb      	ldr	r3, [r7, #12]
 80164ea:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80164ec:	79fb      	ldrb	r3, [r7, #7]
 80164ee:	2b01      	cmp	r3, #1
 80164f0:	bf8c      	ite	hi
 80164f2:	2301      	movhi	r3, #1
 80164f4:	2300      	movls	r3, #0
 80164f6:	b2db      	uxtb	r3, r3
 80164f8:	461a      	mov	r2, r3
 80164fa:	f107 0318 	add.w	r3, r7, #24
 80164fe:	4611      	mov	r1, r2
 8016500:	4618      	mov	r0, r3
 8016502:	f7fd fef7 	bl	80142f4 <inc_lock>
 8016506:	4602      	mov	r2, r0
 8016508:	68fb      	ldr	r3, [r7, #12]
 801650a:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 801650c:	68fb      	ldr	r3, [r7, #12]
 801650e:	691b      	ldr	r3, [r3, #16]
 8016510:	2b00      	cmp	r3, #0
 8016512:	d102      	bne.n	801651a <f_open+0x226>
 8016514:	2302      	movs	r3, #2
 8016516:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
		}
#endif

		if (res == FR_OK) {
 801651a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801651e:	2b00      	cmp	r3, #0
 8016520:	f040 80a3 	bne.w	801666a <f_open+0x376>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8016524:	697b      	ldr	r3, [r7, #20]
 8016526:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8016528:	4611      	mov	r1, r2
 801652a:	4618      	mov	r0, r3
 801652c:	f7fe fd99 	bl	8015062 <ld_clust>
 8016530:	4602      	mov	r2, r0
 8016532:	68fb      	ldr	r3, [r7, #12]
 8016534:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8016536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016538:	331c      	adds	r3, #28
 801653a:	4618      	mov	r0, r3
 801653c:	f7fd fd73 	bl	8014026 <ld_dword>
 8016540:	4602      	mov	r2, r0
 8016542:	68fb      	ldr	r3, [r7, #12]
 8016544:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8016546:	68fb      	ldr	r3, [r7, #12]
 8016548:	2200      	movs	r2, #0
 801654a:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 801654c:	697a      	ldr	r2, [r7, #20]
 801654e:	68fb      	ldr	r3, [r7, #12]
 8016550:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8016552:	697b      	ldr	r3, [r7, #20]
 8016554:	88da      	ldrh	r2, [r3, #6]
 8016556:	68fb      	ldr	r3, [r7, #12]
 8016558:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 801655a:	68fb      	ldr	r3, [r7, #12]
 801655c:	79fa      	ldrb	r2, [r7, #7]
 801655e:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8016560:	68fb      	ldr	r3, [r7, #12]
 8016562:	2200      	movs	r2, #0
 8016564:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8016566:	68fb      	ldr	r3, [r7, #12]
 8016568:	2200      	movs	r2, #0
 801656a:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 801656c:	68fb      	ldr	r3, [r7, #12]
 801656e:	2200      	movs	r2, #0
 8016570:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8016572:	68fb      	ldr	r3, [r7, #12]
 8016574:	3330      	adds	r3, #48	@ 0x30
 8016576:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 801657a:	2100      	movs	r1, #0
 801657c:	4618      	mov	r0, r3
 801657e:	f7fd fddd 	bl	801413c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8016582:	79fb      	ldrb	r3, [r7, #7]
 8016584:	f003 0320 	and.w	r3, r3, #32
 8016588:	2b00      	cmp	r3, #0
 801658a:	d06e      	beq.n	801666a <f_open+0x376>
 801658c:	68fb      	ldr	r3, [r7, #12]
 801658e:	68db      	ldr	r3, [r3, #12]
 8016590:	2b00      	cmp	r3, #0
 8016592:	d06a      	beq.n	801666a <f_open+0x376>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8016594:	68fb      	ldr	r3, [r7, #12]
 8016596:	68da      	ldr	r2, [r3, #12]
 8016598:	68fb      	ldr	r3, [r7, #12]
 801659a:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 801659c:	697b      	ldr	r3, [r7, #20]
 801659e:	895b      	ldrh	r3, [r3, #10]
 80165a0:	461a      	mov	r2, r3
 80165a2:	697b      	ldr	r3, [r7, #20]
 80165a4:	899b      	ldrh	r3, [r3, #12]
 80165a6:	fb02 f303 	mul.w	r3, r2, r3
 80165aa:	653b      	str	r3, [r7, #80]	@ 0x50
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80165ac:	68fb      	ldr	r3, [r7, #12]
 80165ae:	689b      	ldr	r3, [r3, #8]
 80165b0:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80165b2:	68fb      	ldr	r3, [r7, #12]
 80165b4:	68db      	ldr	r3, [r3, #12]
 80165b6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80165b8:	e016      	b.n	80165e8 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 80165ba:	68fb      	ldr	r3, [r7, #12]
 80165bc:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 80165be:	4618      	mov	r0, r3
 80165c0:	f7fe f887 	bl	80146d2 <get_fat>
 80165c4:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 80165c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80165c8:	2b01      	cmp	r3, #1
 80165ca:	d802      	bhi.n	80165d2 <f_open+0x2de>
 80165cc:	2302      	movs	r3, #2
 80165ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 80165d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80165d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80165d8:	d102      	bne.n	80165e0 <f_open+0x2ec>
 80165da:	2301      	movs	r3, #1
 80165dc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 80165e0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80165e2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80165e4:	1ad3      	subs	r3, r2, r3
 80165e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80165e8:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 80165ec:	2b00      	cmp	r3, #0
 80165ee:	d103      	bne.n	80165f8 <f_open+0x304>
 80165f0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80165f2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80165f4:	429a      	cmp	r2, r3
 80165f6:	d8e0      	bhi.n	80165ba <f_open+0x2c6>
				}
				fp->clust = clst;
 80165f8:	68fb      	ldr	r3, [r7, #12]
 80165fa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80165fc:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 80165fe:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8016602:	2b00      	cmp	r3, #0
 8016604:	d131      	bne.n	801666a <f_open+0x376>
 8016606:	697b      	ldr	r3, [r7, #20]
 8016608:	899b      	ldrh	r3, [r3, #12]
 801660a:	461a      	mov	r2, r3
 801660c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801660e:	fbb3 f1f2 	udiv	r1, r3, r2
 8016612:	fb01 f202 	mul.w	r2, r1, r2
 8016616:	1a9b      	subs	r3, r3, r2
 8016618:	2b00      	cmp	r3, #0
 801661a:	d026      	beq.n	801666a <f_open+0x376>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801661c:	697b      	ldr	r3, [r7, #20]
 801661e:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8016620:	4618      	mov	r0, r3
 8016622:	f7fe f837 	bl	8014694 <clust2sect>
 8016626:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8016628:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801662a:	2b00      	cmp	r3, #0
 801662c:	d103      	bne.n	8016636 <f_open+0x342>
						res = FR_INT_ERR;
 801662e:	2302      	movs	r3, #2
 8016630:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8016634:	e019      	b.n	801666a <f_open+0x376>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8016636:	697b      	ldr	r3, [r7, #20]
 8016638:	899b      	ldrh	r3, [r3, #12]
 801663a:	461a      	mov	r2, r3
 801663c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801663e:	fbb3 f2f2 	udiv	r2, r3, r2
 8016642:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8016644:	441a      	add	r2, r3
 8016646:	68fb      	ldr	r3, [r7, #12]
 8016648:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801664a:	697b      	ldr	r3, [r7, #20]
 801664c:	7858      	ldrb	r0, [r3, #1]
 801664e:	68fb      	ldr	r3, [r7, #12]
 8016650:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016654:	68fb      	ldr	r3, [r7, #12]
 8016656:	6a1a      	ldr	r2, [r3, #32]
 8016658:	2301      	movs	r3, #1
 801665a:	f7fd fc6d 	bl	8013f38 <disk_read>
 801665e:	4603      	mov	r3, r0
 8016660:	2b00      	cmp	r3, #0
 8016662:	d002      	beq.n	801666a <f_open+0x376>
 8016664:	2301      	movs	r3, #1
 8016666:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801666a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 801666e:	2b00      	cmp	r3, #0
 8016670:	d002      	beq.n	8016678 <f_open+0x384>
 8016672:	68fb      	ldr	r3, [r7, #12]
 8016674:	2200      	movs	r2, #0
 8016676:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8016678:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 801667c:	4618      	mov	r0, r3
 801667e:	3768      	adds	r7, #104	@ 0x68
 8016680:	46bd      	mov	sp, r7
 8016682:	bd80      	pop	{r7, pc}

08016684 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8016684:	b580      	push	{r7, lr}
 8016686:	b08e      	sub	sp, #56	@ 0x38
 8016688:	af00      	add	r7, sp, #0
 801668a:	60f8      	str	r0, [r7, #12]
 801668c:	60b9      	str	r1, [r7, #8]
 801668e:	607a      	str	r2, [r7, #4]
 8016690:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8016692:	68bb      	ldr	r3, [r7, #8]
 8016694:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 8016696:	683b      	ldr	r3, [r7, #0]
 8016698:	2200      	movs	r2, #0
 801669a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 801669c:	68fb      	ldr	r3, [r7, #12]
 801669e:	f107 0214 	add.w	r2, r7, #20
 80166a2:	4611      	mov	r1, r2
 80166a4:	4618      	mov	r0, r3
 80166a6:	f7ff fda9 	bl	80161fc <validate>
 80166aa:	4603      	mov	r3, r0
 80166ac:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80166b0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	d107      	bne.n	80166c8 <f_read+0x44>
 80166b8:	68fb      	ldr	r3, [r7, #12]
 80166ba:	7d5b      	ldrb	r3, [r3, #21]
 80166bc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 80166c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80166c4:	2b00      	cmp	r3, #0
 80166c6:	d002      	beq.n	80166ce <f_read+0x4a>
 80166c8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80166cc:	e135      	b.n	801693a <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80166ce:	68fb      	ldr	r3, [r7, #12]
 80166d0:	7d1b      	ldrb	r3, [r3, #20]
 80166d2:	f003 0301 	and.w	r3, r3, #1
 80166d6:	2b00      	cmp	r3, #0
 80166d8:	d101      	bne.n	80166de <f_read+0x5a>
 80166da:	2307      	movs	r3, #7
 80166dc:	e12d      	b.n	801693a <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80166de:	68fb      	ldr	r3, [r7, #12]
 80166e0:	68da      	ldr	r2, [r3, #12]
 80166e2:	68fb      	ldr	r3, [r7, #12]
 80166e4:	699b      	ldr	r3, [r3, #24]
 80166e6:	1ad3      	subs	r3, r2, r3
 80166e8:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80166ea:	687a      	ldr	r2, [r7, #4]
 80166ec:	6a3b      	ldr	r3, [r7, #32]
 80166ee:	429a      	cmp	r2, r3
 80166f0:	f240 811e 	bls.w	8016930 <f_read+0x2ac>
 80166f4:	6a3b      	ldr	r3, [r7, #32]
 80166f6:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80166f8:	e11a      	b.n	8016930 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80166fa:	68fb      	ldr	r3, [r7, #12]
 80166fc:	699b      	ldr	r3, [r3, #24]
 80166fe:	697a      	ldr	r2, [r7, #20]
 8016700:	8992      	ldrh	r2, [r2, #12]
 8016702:	fbb3 f1f2 	udiv	r1, r3, r2
 8016706:	fb01 f202 	mul.w	r2, r1, r2
 801670a:	1a9b      	subs	r3, r3, r2
 801670c:	2b00      	cmp	r3, #0
 801670e:	f040 80d5 	bne.w	80168bc <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8016712:	68fb      	ldr	r3, [r7, #12]
 8016714:	699b      	ldr	r3, [r3, #24]
 8016716:	697a      	ldr	r2, [r7, #20]
 8016718:	8992      	ldrh	r2, [r2, #12]
 801671a:	fbb3 f3f2 	udiv	r3, r3, r2
 801671e:	697a      	ldr	r2, [r7, #20]
 8016720:	8952      	ldrh	r2, [r2, #10]
 8016722:	3a01      	subs	r2, #1
 8016724:	4013      	ands	r3, r2
 8016726:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8016728:	69fb      	ldr	r3, [r7, #28]
 801672a:	2b00      	cmp	r3, #0
 801672c:	d12f      	bne.n	801678e <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 801672e:	68fb      	ldr	r3, [r7, #12]
 8016730:	699b      	ldr	r3, [r3, #24]
 8016732:	2b00      	cmp	r3, #0
 8016734:	d103      	bne.n	801673e <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8016736:	68fb      	ldr	r3, [r7, #12]
 8016738:	689b      	ldr	r3, [r3, #8]
 801673a:	633b      	str	r3, [r7, #48]	@ 0x30
 801673c:	e013      	b.n	8016766 <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801673e:	68fb      	ldr	r3, [r7, #12]
 8016740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016742:	2b00      	cmp	r3, #0
 8016744:	d007      	beq.n	8016756 <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8016746:	68fb      	ldr	r3, [r7, #12]
 8016748:	699b      	ldr	r3, [r3, #24]
 801674a:	4619      	mov	r1, r3
 801674c:	68f8      	ldr	r0, [r7, #12]
 801674e:	f7fe faaa 	bl	8014ca6 <clmt_clust>
 8016752:	6338      	str	r0, [r7, #48]	@ 0x30
 8016754:	e007      	b.n	8016766 <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8016756:	68fa      	ldr	r2, [r7, #12]
 8016758:	68fb      	ldr	r3, [r7, #12]
 801675a:	69db      	ldr	r3, [r3, #28]
 801675c:	4619      	mov	r1, r3
 801675e:	4610      	mov	r0, r2
 8016760:	f7fd ffb7 	bl	80146d2 <get_fat>
 8016764:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8016766:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016768:	2b01      	cmp	r3, #1
 801676a:	d804      	bhi.n	8016776 <f_read+0xf2>
 801676c:	68fb      	ldr	r3, [r7, #12]
 801676e:	2202      	movs	r2, #2
 8016770:	755a      	strb	r2, [r3, #21]
 8016772:	2302      	movs	r3, #2
 8016774:	e0e1      	b.n	801693a <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016778:	f1b3 3fff 	cmp.w	r3, #4294967295
 801677c:	d104      	bne.n	8016788 <f_read+0x104>
 801677e:	68fb      	ldr	r3, [r7, #12]
 8016780:	2201      	movs	r2, #1
 8016782:	755a      	strb	r2, [r3, #21]
 8016784:	2301      	movs	r3, #1
 8016786:	e0d8      	b.n	801693a <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 8016788:	68fb      	ldr	r3, [r7, #12]
 801678a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801678c:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801678e:	697a      	ldr	r2, [r7, #20]
 8016790:	68fb      	ldr	r3, [r7, #12]
 8016792:	69db      	ldr	r3, [r3, #28]
 8016794:	4619      	mov	r1, r3
 8016796:	4610      	mov	r0, r2
 8016798:	f7fd ff7c 	bl	8014694 <clust2sect>
 801679c:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801679e:	69bb      	ldr	r3, [r7, #24]
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	d104      	bne.n	80167ae <f_read+0x12a>
 80167a4:	68fb      	ldr	r3, [r7, #12]
 80167a6:	2202      	movs	r2, #2
 80167a8:	755a      	strb	r2, [r3, #21]
 80167aa:	2302      	movs	r3, #2
 80167ac:	e0c5      	b.n	801693a <f_read+0x2b6>
			sect += csect;
 80167ae:	69ba      	ldr	r2, [r7, #24]
 80167b0:	69fb      	ldr	r3, [r7, #28]
 80167b2:	4413      	add	r3, r2
 80167b4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80167b6:	697b      	ldr	r3, [r7, #20]
 80167b8:	899b      	ldrh	r3, [r3, #12]
 80167ba:	461a      	mov	r2, r3
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	fbb3 f3f2 	udiv	r3, r3, r2
 80167c2:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80167c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167c6:	2b00      	cmp	r3, #0
 80167c8:	d041      	beq.n	801684e <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80167ca:	69fa      	ldr	r2, [r7, #28]
 80167cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167ce:	4413      	add	r3, r2
 80167d0:	697a      	ldr	r2, [r7, #20]
 80167d2:	8952      	ldrh	r2, [r2, #10]
 80167d4:	4293      	cmp	r3, r2
 80167d6:	d905      	bls.n	80167e4 <f_read+0x160>
					cc = fs->csize - csect;
 80167d8:	697b      	ldr	r3, [r7, #20]
 80167da:	895b      	ldrh	r3, [r3, #10]
 80167dc:	461a      	mov	r2, r3
 80167de:	69fb      	ldr	r3, [r7, #28]
 80167e0:	1ad3      	subs	r3, r2, r3
 80167e2:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80167e4:	697b      	ldr	r3, [r7, #20]
 80167e6:	7858      	ldrb	r0, [r3, #1]
 80167e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80167ea:	69ba      	ldr	r2, [r7, #24]
 80167ec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80167ee:	f7fd fba3 	bl	8013f38 <disk_read>
 80167f2:	4603      	mov	r3, r0
 80167f4:	2b00      	cmp	r3, #0
 80167f6:	d004      	beq.n	8016802 <f_read+0x17e>
 80167f8:	68fb      	ldr	r3, [r7, #12]
 80167fa:	2201      	movs	r2, #1
 80167fc:	755a      	strb	r2, [r3, #21]
 80167fe:	2301      	movs	r3, #1
 8016800:	e09b      	b.n	801693a <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	7d1b      	ldrb	r3, [r3, #20]
 8016806:	b25b      	sxtb	r3, r3
 8016808:	2b00      	cmp	r3, #0
 801680a:	da18      	bge.n	801683e <f_read+0x1ba>
 801680c:	68fb      	ldr	r3, [r7, #12]
 801680e:	6a1a      	ldr	r2, [r3, #32]
 8016810:	69bb      	ldr	r3, [r7, #24]
 8016812:	1ad3      	subs	r3, r2, r3
 8016814:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016816:	429a      	cmp	r2, r3
 8016818:	d911      	bls.n	801683e <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801681a:	68fb      	ldr	r3, [r7, #12]
 801681c:	6a1a      	ldr	r2, [r3, #32]
 801681e:	69bb      	ldr	r3, [r7, #24]
 8016820:	1ad3      	subs	r3, r2, r3
 8016822:	697a      	ldr	r2, [r7, #20]
 8016824:	8992      	ldrh	r2, [r2, #12]
 8016826:	fb02 f303 	mul.w	r3, r2, r3
 801682a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801682c:	18d0      	adds	r0, r2, r3
 801682e:	68fb      	ldr	r3, [r7, #12]
 8016830:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016834:	697b      	ldr	r3, [r7, #20]
 8016836:	899b      	ldrh	r3, [r3, #12]
 8016838:	461a      	mov	r2, r3
 801683a:	f7fd fc5e 	bl	80140fa <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 801683e:	697b      	ldr	r3, [r7, #20]
 8016840:	899b      	ldrh	r3, [r3, #12]
 8016842:	461a      	mov	r2, r3
 8016844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016846:	fb02 f303 	mul.w	r3, r2, r3
 801684a:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 801684c:	e05c      	b.n	8016908 <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 801684e:	68fb      	ldr	r3, [r7, #12]
 8016850:	6a1b      	ldr	r3, [r3, #32]
 8016852:	69ba      	ldr	r2, [r7, #24]
 8016854:	429a      	cmp	r2, r3
 8016856:	d02e      	beq.n	80168b6 <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8016858:	68fb      	ldr	r3, [r7, #12]
 801685a:	7d1b      	ldrb	r3, [r3, #20]
 801685c:	b25b      	sxtb	r3, r3
 801685e:	2b00      	cmp	r3, #0
 8016860:	da18      	bge.n	8016894 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016862:	697b      	ldr	r3, [r7, #20]
 8016864:	7858      	ldrb	r0, [r3, #1]
 8016866:	68fb      	ldr	r3, [r7, #12]
 8016868:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801686c:	68fb      	ldr	r3, [r7, #12]
 801686e:	6a1a      	ldr	r2, [r3, #32]
 8016870:	2301      	movs	r3, #1
 8016872:	f7fd fb81 	bl	8013f78 <disk_write>
 8016876:	4603      	mov	r3, r0
 8016878:	2b00      	cmp	r3, #0
 801687a:	d004      	beq.n	8016886 <f_read+0x202>
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	2201      	movs	r2, #1
 8016880:	755a      	strb	r2, [r3, #21]
 8016882:	2301      	movs	r3, #1
 8016884:	e059      	b.n	801693a <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 8016886:	68fb      	ldr	r3, [r7, #12]
 8016888:	7d1b      	ldrb	r3, [r3, #20]
 801688a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801688e:	b2da      	uxtb	r2, r3
 8016890:	68fb      	ldr	r3, [r7, #12]
 8016892:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8016894:	697b      	ldr	r3, [r7, #20]
 8016896:	7858      	ldrb	r0, [r3, #1]
 8016898:	68fb      	ldr	r3, [r7, #12]
 801689a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801689e:	2301      	movs	r3, #1
 80168a0:	69ba      	ldr	r2, [r7, #24]
 80168a2:	f7fd fb49 	bl	8013f38 <disk_read>
 80168a6:	4603      	mov	r3, r0
 80168a8:	2b00      	cmp	r3, #0
 80168aa:	d004      	beq.n	80168b6 <f_read+0x232>
 80168ac:	68fb      	ldr	r3, [r7, #12]
 80168ae:	2201      	movs	r2, #1
 80168b0:	755a      	strb	r2, [r3, #21]
 80168b2:	2301      	movs	r3, #1
 80168b4:	e041      	b.n	801693a <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80168b6:	68fb      	ldr	r3, [r7, #12]
 80168b8:	69ba      	ldr	r2, [r7, #24]
 80168ba:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80168bc:	697b      	ldr	r3, [r7, #20]
 80168be:	899b      	ldrh	r3, [r3, #12]
 80168c0:	4618      	mov	r0, r3
 80168c2:	68fb      	ldr	r3, [r7, #12]
 80168c4:	699b      	ldr	r3, [r3, #24]
 80168c6:	697a      	ldr	r2, [r7, #20]
 80168c8:	8992      	ldrh	r2, [r2, #12]
 80168ca:	fbb3 f1f2 	udiv	r1, r3, r2
 80168ce:	fb01 f202 	mul.w	r2, r1, r2
 80168d2:	1a9b      	subs	r3, r3, r2
 80168d4:	1ac3      	subs	r3, r0, r3
 80168d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80168d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80168da:	687b      	ldr	r3, [r7, #4]
 80168dc:	429a      	cmp	r2, r3
 80168de:	d901      	bls.n	80168e4 <f_read+0x260>
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80168e4:	68fb      	ldr	r3, [r7, #12]
 80168e6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80168ea:	68fb      	ldr	r3, [r7, #12]
 80168ec:	699b      	ldr	r3, [r3, #24]
 80168ee:	697a      	ldr	r2, [r7, #20]
 80168f0:	8992      	ldrh	r2, [r2, #12]
 80168f2:	fbb3 f0f2 	udiv	r0, r3, r2
 80168f6:	fb00 f202 	mul.w	r2, r0, r2
 80168fa:	1a9b      	subs	r3, r3, r2
 80168fc:	440b      	add	r3, r1
 80168fe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8016900:	4619      	mov	r1, r3
 8016902:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016904:	f7fd fbf9 	bl	80140fa <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8016908:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801690a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801690c:	4413      	add	r3, r2
 801690e:	627b      	str	r3, [r7, #36]	@ 0x24
 8016910:	68fb      	ldr	r3, [r7, #12]
 8016912:	699a      	ldr	r2, [r3, #24]
 8016914:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016916:	441a      	add	r2, r3
 8016918:	68fb      	ldr	r3, [r7, #12]
 801691a:	619a      	str	r2, [r3, #24]
 801691c:	683b      	ldr	r3, [r7, #0]
 801691e:	681a      	ldr	r2, [r3, #0]
 8016920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8016922:	441a      	add	r2, r3
 8016924:	683b      	ldr	r3, [r7, #0]
 8016926:	601a      	str	r2, [r3, #0]
 8016928:	687a      	ldr	r2, [r7, #4]
 801692a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801692c:	1ad3      	subs	r3, r2, r3
 801692e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	2b00      	cmp	r3, #0
 8016934:	f47f aee1 	bne.w	80166fa <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8016938:	2300      	movs	r3, #0
}
 801693a:	4618      	mov	r0, r3
 801693c:	3738      	adds	r7, #56	@ 0x38
 801693e:	46bd      	mov	sp, r7
 8016940:	bd80      	pop	{r7, pc}

08016942 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8016942:	b580      	push	{r7, lr}
 8016944:	b08c      	sub	sp, #48	@ 0x30
 8016946:	af00      	add	r7, sp, #0
 8016948:	60f8      	str	r0, [r7, #12]
 801694a:	60b9      	str	r1, [r7, #8]
 801694c:	607a      	str	r2, [r7, #4]
 801694e:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8016950:	68bb      	ldr	r3, [r7, #8]
 8016952:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8016954:	683b      	ldr	r3, [r7, #0]
 8016956:	2200      	movs	r2, #0
 8016958:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801695a:	68fb      	ldr	r3, [r7, #12]
 801695c:	f107 0210 	add.w	r2, r7, #16
 8016960:	4611      	mov	r1, r2
 8016962:	4618      	mov	r0, r3
 8016964:	f7ff fc4a 	bl	80161fc <validate>
 8016968:	4603      	mov	r3, r0
 801696a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 801696e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016972:	2b00      	cmp	r3, #0
 8016974:	d107      	bne.n	8016986 <f_write+0x44>
 8016976:	68fb      	ldr	r3, [r7, #12]
 8016978:	7d5b      	ldrb	r3, [r3, #21]
 801697a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 801697e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8016982:	2b00      	cmp	r3, #0
 8016984:	d002      	beq.n	801698c <f_write+0x4a>
 8016986:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 801698a:	e16a      	b.n	8016c62 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 801698c:	68fb      	ldr	r3, [r7, #12]
 801698e:	7d1b      	ldrb	r3, [r3, #20]
 8016990:	f003 0302 	and.w	r3, r3, #2
 8016994:	2b00      	cmp	r3, #0
 8016996:	d101      	bne.n	801699c <f_write+0x5a>
 8016998:	2307      	movs	r3, #7
 801699a:	e162      	b.n	8016c62 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801699c:	68fb      	ldr	r3, [r7, #12]
 801699e:	699a      	ldr	r2, [r3, #24]
 80169a0:	687b      	ldr	r3, [r7, #4]
 80169a2:	441a      	add	r2, r3
 80169a4:	68fb      	ldr	r3, [r7, #12]
 80169a6:	699b      	ldr	r3, [r3, #24]
 80169a8:	429a      	cmp	r2, r3
 80169aa:	f080 814c 	bcs.w	8016c46 <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80169ae:	68fb      	ldr	r3, [r7, #12]
 80169b0:	699b      	ldr	r3, [r3, #24]
 80169b2:	43db      	mvns	r3, r3
 80169b4:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80169b6:	e146      	b.n	8016c46 <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80169b8:	68fb      	ldr	r3, [r7, #12]
 80169ba:	699b      	ldr	r3, [r3, #24]
 80169bc:	693a      	ldr	r2, [r7, #16]
 80169be:	8992      	ldrh	r2, [r2, #12]
 80169c0:	fbb3 f1f2 	udiv	r1, r3, r2
 80169c4:	fb01 f202 	mul.w	r2, r1, r2
 80169c8:	1a9b      	subs	r3, r3, r2
 80169ca:	2b00      	cmp	r3, #0
 80169cc:	f040 80f1 	bne.w	8016bb2 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80169d0:	68fb      	ldr	r3, [r7, #12]
 80169d2:	699b      	ldr	r3, [r3, #24]
 80169d4:	693a      	ldr	r2, [r7, #16]
 80169d6:	8992      	ldrh	r2, [r2, #12]
 80169d8:	fbb3 f3f2 	udiv	r3, r3, r2
 80169dc:	693a      	ldr	r2, [r7, #16]
 80169de:	8952      	ldrh	r2, [r2, #10]
 80169e0:	3a01      	subs	r2, #1
 80169e2:	4013      	ands	r3, r2
 80169e4:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80169e6:	69bb      	ldr	r3, [r7, #24]
 80169e8:	2b00      	cmp	r3, #0
 80169ea:	d143      	bne.n	8016a74 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80169ec:	68fb      	ldr	r3, [r7, #12]
 80169ee:	699b      	ldr	r3, [r3, #24]
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	d10c      	bne.n	8016a0e <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80169f4:	68fb      	ldr	r3, [r7, #12]
 80169f6:	689b      	ldr	r3, [r3, #8]
 80169f8:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80169fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169fc:	2b00      	cmp	r3, #0
 80169fe:	d11a      	bne.n	8016a36 <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8016a00:	68fb      	ldr	r3, [r7, #12]
 8016a02:	2100      	movs	r1, #0
 8016a04:	4618      	mov	r0, r3
 8016a06:	f7fe f8b6 	bl	8014b76 <create_chain>
 8016a0a:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016a0c:	e013      	b.n	8016a36 <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8016a0e:	68fb      	ldr	r3, [r7, #12]
 8016a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016a12:	2b00      	cmp	r3, #0
 8016a14:	d007      	beq.n	8016a26 <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8016a16:	68fb      	ldr	r3, [r7, #12]
 8016a18:	699b      	ldr	r3, [r3, #24]
 8016a1a:	4619      	mov	r1, r3
 8016a1c:	68f8      	ldr	r0, [r7, #12]
 8016a1e:	f7fe f942 	bl	8014ca6 <clmt_clust>
 8016a22:	62b8      	str	r0, [r7, #40]	@ 0x28
 8016a24:	e007      	b.n	8016a36 <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8016a26:	68fa      	ldr	r2, [r7, #12]
 8016a28:	68fb      	ldr	r3, [r7, #12]
 8016a2a:	69db      	ldr	r3, [r3, #28]
 8016a2c:	4619      	mov	r1, r3
 8016a2e:	4610      	mov	r0, r2
 8016a30:	f7fe f8a1 	bl	8014b76 <create_chain>
 8016a34:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a38:	2b00      	cmp	r3, #0
 8016a3a:	f000 8109 	beq.w	8016c50 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8016a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a40:	2b01      	cmp	r3, #1
 8016a42:	d104      	bne.n	8016a4e <f_write+0x10c>
 8016a44:	68fb      	ldr	r3, [r7, #12]
 8016a46:	2202      	movs	r2, #2
 8016a48:	755a      	strb	r2, [r3, #21]
 8016a4a:	2302      	movs	r3, #2
 8016a4c:	e109      	b.n	8016c62 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8016a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016a50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8016a54:	d104      	bne.n	8016a60 <f_write+0x11e>
 8016a56:	68fb      	ldr	r3, [r7, #12]
 8016a58:	2201      	movs	r2, #1
 8016a5a:	755a      	strb	r2, [r3, #21]
 8016a5c:	2301      	movs	r3, #1
 8016a5e:	e100      	b.n	8016c62 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8016a60:	68fb      	ldr	r3, [r7, #12]
 8016a62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016a64:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	689b      	ldr	r3, [r3, #8]
 8016a6a:	2b00      	cmp	r3, #0
 8016a6c:	d102      	bne.n	8016a74 <f_write+0x132>
 8016a6e:	68fb      	ldr	r3, [r7, #12]
 8016a70:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016a72:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8016a74:	68fb      	ldr	r3, [r7, #12]
 8016a76:	7d1b      	ldrb	r3, [r3, #20]
 8016a78:	b25b      	sxtb	r3, r3
 8016a7a:	2b00      	cmp	r3, #0
 8016a7c:	da18      	bge.n	8016ab0 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016a7e:	693b      	ldr	r3, [r7, #16]
 8016a80:	7858      	ldrb	r0, [r3, #1]
 8016a82:	68fb      	ldr	r3, [r7, #12]
 8016a84:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016a88:	68fb      	ldr	r3, [r7, #12]
 8016a8a:	6a1a      	ldr	r2, [r3, #32]
 8016a8c:	2301      	movs	r3, #1
 8016a8e:	f7fd fa73 	bl	8013f78 <disk_write>
 8016a92:	4603      	mov	r3, r0
 8016a94:	2b00      	cmp	r3, #0
 8016a96:	d004      	beq.n	8016aa2 <f_write+0x160>
 8016a98:	68fb      	ldr	r3, [r7, #12]
 8016a9a:	2201      	movs	r2, #1
 8016a9c:	755a      	strb	r2, [r3, #21]
 8016a9e:	2301      	movs	r3, #1
 8016aa0:	e0df      	b.n	8016c62 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016aa2:	68fb      	ldr	r3, [r7, #12]
 8016aa4:	7d1b      	ldrb	r3, [r3, #20]
 8016aa6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016aaa:	b2da      	uxtb	r2, r3
 8016aac:	68fb      	ldr	r3, [r7, #12]
 8016aae:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8016ab0:	693a      	ldr	r2, [r7, #16]
 8016ab2:	68fb      	ldr	r3, [r7, #12]
 8016ab4:	69db      	ldr	r3, [r3, #28]
 8016ab6:	4619      	mov	r1, r3
 8016ab8:	4610      	mov	r0, r2
 8016aba:	f7fd fdeb 	bl	8014694 <clust2sect>
 8016abe:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8016ac0:	697b      	ldr	r3, [r7, #20]
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d104      	bne.n	8016ad0 <f_write+0x18e>
 8016ac6:	68fb      	ldr	r3, [r7, #12]
 8016ac8:	2202      	movs	r2, #2
 8016aca:	755a      	strb	r2, [r3, #21]
 8016acc:	2302      	movs	r3, #2
 8016ace:	e0c8      	b.n	8016c62 <f_write+0x320>
			sect += csect;
 8016ad0:	697a      	ldr	r2, [r7, #20]
 8016ad2:	69bb      	ldr	r3, [r7, #24]
 8016ad4:	4413      	add	r3, r2
 8016ad6:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8016ad8:	693b      	ldr	r3, [r7, #16]
 8016ada:	899b      	ldrh	r3, [r3, #12]
 8016adc:	461a      	mov	r2, r3
 8016ade:	687b      	ldr	r3, [r7, #4]
 8016ae0:	fbb3 f3f2 	udiv	r3, r3, r2
 8016ae4:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8016ae6:	6a3b      	ldr	r3, [r7, #32]
 8016ae8:	2b00      	cmp	r3, #0
 8016aea:	d043      	beq.n	8016b74 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8016aec:	69ba      	ldr	r2, [r7, #24]
 8016aee:	6a3b      	ldr	r3, [r7, #32]
 8016af0:	4413      	add	r3, r2
 8016af2:	693a      	ldr	r2, [r7, #16]
 8016af4:	8952      	ldrh	r2, [r2, #10]
 8016af6:	4293      	cmp	r3, r2
 8016af8:	d905      	bls.n	8016b06 <f_write+0x1c4>
					cc = fs->csize - csect;
 8016afa:	693b      	ldr	r3, [r7, #16]
 8016afc:	895b      	ldrh	r3, [r3, #10]
 8016afe:	461a      	mov	r2, r3
 8016b00:	69bb      	ldr	r3, [r7, #24]
 8016b02:	1ad3      	subs	r3, r2, r3
 8016b04:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8016b06:	693b      	ldr	r3, [r7, #16]
 8016b08:	7858      	ldrb	r0, [r3, #1]
 8016b0a:	6a3b      	ldr	r3, [r7, #32]
 8016b0c:	697a      	ldr	r2, [r7, #20]
 8016b0e:	69f9      	ldr	r1, [r7, #28]
 8016b10:	f7fd fa32 	bl	8013f78 <disk_write>
 8016b14:	4603      	mov	r3, r0
 8016b16:	2b00      	cmp	r3, #0
 8016b18:	d004      	beq.n	8016b24 <f_write+0x1e2>
 8016b1a:	68fb      	ldr	r3, [r7, #12]
 8016b1c:	2201      	movs	r2, #1
 8016b1e:	755a      	strb	r2, [r3, #21]
 8016b20:	2301      	movs	r3, #1
 8016b22:	e09e      	b.n	8016c62 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8016b24:	68fb      	ldr	r3, [r7, #12]
 8016b26:	6a1a      	ldr	r2, [r3, #32]
 8016b28:	697b      	ldr	r3, [r7, #20]
 8016b2a:	1ad3      	subs	r3, r2, r3
 8016b2c:	6a3a      	ldr	r2, [r7, #32]
 8016b2e:	429a      	cmp	r2, r3
 8016b30:	d918      	bls.n	8016b64 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8016b32:	68fb      	ldr	r3, [r7, #12]
 8016b34:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8016b38:	68fb      	ldr	r3, [r7, #12]
 8016b3a:	6a1a      	ldr	r2, [r3, #32]
 8016b3c:	697b      	ldr	r3, [r7, #20]
 8016b3e:	1ad3      	subs	r3, r2, r3
 8016b40:	693a      	ldr	r2, [r7, #16]
 8016b42:	8992      	ldrh	r2, [r2, #12]
 8016b44:	fb02 f303 	mul.w	r3, r2, r3
 8016b48:	69fa      	ldr	r2, [r7, #28]
 8016b4a:	18d1      	adds	r1, r2, r3
 8016b4c:	693b      	ldr	r3, [r7, #16]
 8016b4e:	899b      	ldrh	r3, [r3, #12]
 8016b50:	461a      	mov	r2, r3
 8016b52:	f7fd fad2 	bl	80140fa <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8016b56:	68fb      	ldr	r3, [r7, #12]
 8016b58:	7d1b      	ldrb	r3, [r3, #20]
 8016b5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016b5e:	b2da      	uxtb	r2, r3
 8016b60:	68fb      	ldr	r3, [r7, #12]
 8016b62:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8016b64:	693b      	ldr	r3, [r7, #16]
 8016b66:	899b      	ldrh	r3, [r3, #12]
 8016b68:	461a      	mov	r2, r3
 8016b6a:	6a3b      	ldr	r3, [r7, #32]
 8016b6c:	fb02 f303 	mul.w	r3, r2, r3
 8016b70:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 8016b72:	e04b      	b.n	8016c0c <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016b74:	68fb      	ldr	r3, [r7, #12]
 8016b76:	6a1b      	ldr	r3, [r3, #32]
 8016b78:	697a      	ldr	r2, [r7, #20]
 8016b7a:	429a      	cmp	r2, r3
 8016b7c:	d016      	beq.n	8016bac <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8016b7e:	68fb      	ldr	r3, [r7, #12]
 8016b80:	699a      	ldr	r2, [r3, #24]
 8016b82:	68fb      	ldr	r3, [r7, #12]
 8016b84:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8016b86:	429a      	cmp	r2, r3
 8016b88:	d210      	bcs.n	8016bac <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8016b8a:	693b      	ldr	r3, [r7, #16]
 8016b8c:	7858      	ldrb	r0, [r3, #1]
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016b94:	2301      	movs	r3, #1
 8016b96:	697a      	ldr	r2, [r7, #20]
 8016b98:	f7fd f9ce 	bl	8013f38 <disk_read>
 8016b9c:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	d004      	beq.n	8016bac <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 8016ba2:	68fb      	ldr	r3, [r7, #12]
 8016ba4:	2201      	movs	r2, #1
 8016ba6:	755a      	strb	r2, [r3, #21]
 8016ba8:	2301      	movs	r3, #1
 8016baa:	e05a      	b.n	8016c62 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 8016bac:	68fb      	ldr	r3, [r7, #12]
 8016bae:	697a      	ldr	r2, [r7, #20]
 8016bb0:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8016bb2:	693b      	ldr	r3, [r7, #16]
 8016bb4:	899b      	ldrh	r3, [r3, #12]
 8016bb6:	4618      	mov	r0, r3
 8016bb8:	68fb      	ldr	r3, [r7, #12]
 8016bba:	699b      	ldr	r3, [r3, #24]
 8016bbc:	693a      	ldr	r2, [r7, #16]
 8016bbe:	8992      	ldrh	r2, [r2, #12]
 8016bc0:	fbb3 f1f2 	udiv	r1, r3, r2
 8016bc4:	fb01 f202 	mul.w	r2, r1, r2
 8016bc8:	1a9b      	subs	r3, r3, r2
 8016bca:	1ac3      	subs	r3, r0, r3
 8016bcc:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8016bce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016bd0:	687b      	ldr	r3, [r7, #4]
 8016bd2:	429a      	cmp	r2, r3
 8016bd4:	d901      	bls.n	8016bda <f_write+0x298>
 8016bd6:	687b      	ldr	r3, [r7, #4]
 8016bd8:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8016bda:	68fb      	ldr	r3, [r7, #12]
 8016bdc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016be0:	68fb      	ldr	r3, [r7, #12]
 8016be2:	699b      	ldr	r3, [r3, #24]
 8016be4:	693a      	ldr	r2, [r7, #16]
 8016be6:	8992      	ldrh	r2, [r2, #12]
 8016be8:	fbb3 f0f2 	udiv	r0, r3, r2
 8016bec:	fb00 f202 	mul.w	r2, r0, r2
 8016bf0:	1a9b      	subs	r3, r3, r2
 8016bf2:	440b      	add	r3, r1
 8016bf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016bf6:	69f9      	ldr	r1, [r7, #28]
 8016bf8:	4618      	mov	r0, r3
 8016bfa:	f7fd fa7e 	bl	80140fa <mem_cpy>
		fp->flag |= FA_DIRTY;
 8016bfe:	68fb      	ldr	r3, [r7, #12]
 8016c00:	7d1b      	ldrb	r3, [r3, #20]
 8016c02:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8016c06:	b2da      	uxtb	r2, r3
 8016c08:	68fb      	ldr	r3, [r7, #12]
 8016c0a:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8016c0c:	69fa      	ldr	r2, [r7, #28]
 8016c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c10:	4413      	add	r3, r2
 8016c12:	61fb      	str	r3, [r7, #28]
 8016c14:	68fb      	ldr	r3, [r7, #12]
 8016c16:	699a      	ldr	r2, [r3, #24]
 8016c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c1a:	441a      	add	r2, r3
 8016c1c:	68fb      	ldr	r3, [r7, #12]
 8016c1e:	619a      	str	r2, [r3, #24]
 8016c20:	68fb      	ldr	r3, [r7, #12]
 8016c22:	68da      	ldr	r2, [r3, #12]
 8016c24:	68fb      	ldr	r3, [r7, #12]
 8016c26:	699b      	ldr	r3, [r3, #24]
 8016c28:	429a      	cmp	r2, r3
 8016c2a:	bf38      	it	cc
 8016c2c:	461a      	movcc	r2, r3
 8016c2e:	68fb      	ldr	r3, [r7, #12]
 8016c30:	60da      	str	r2, [r3, #12]
 8016c32:	683b      	ldr	r3, [r7, #0]
 8016c34:	681a      	ldr	r2, [r3, #0]
 8016c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c38:	441a      	add	r2, r3
 8016c3a:	683b      	ldr	r3, [r7, #0]
 8016c3c:	601a      	str	r2, [r3, #0]
 8016c3e:	687a      	ldr	r2, [r7, #4]
 8016c40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016c42:	1ad3      	subs	r3, r2, r3
 8016c44:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8016c46:	687b      	ldr	r3, [r7, #4]
 8016c48:	2b00      	cmp	r3, #0
 8016c4a:	f47f aeb5 	bne.w	80169b8 <f_write+0x76>
 8016c4e:	e000      	b.n	8016c52 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8016c50:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8016c52:	68fb      	ldr	r3, [r7, #12]
 8016c54:	7d1b      	ldrb	r3, [r3, #20]
 8016c56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8016c5a:	b2da      	uxtb	r2, r3
 8016c5c:	68fb      	ldr	r3, [r7, #12]
 8016c5e:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8016c60:	2300      	movs	r3, #0
}
 8016c62:	4618      	mov	r0, r3
 8016c64:	3730      	adds	r7, #48	@ 0x30
 8016c66:	46bd      	mov	sp, r7
 8016c68:	bd80      	pop	{r7, pc}

08016c6a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8016c6a:	b580      	push	{r7, lr}
 8016c6c:	b086      	sub	sp, #24
 8016c6e:	af00      	add	r7, sp, #0
 8016c70:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8016c72:	687b      	ldr	r3, [r7, #4]
 8016c74:	f107 0208 	add.w	r2, r7, #8
 8016c78:	4611      	mov	r1, r2
 8016c7a:	4618      	mov	r0, r3
 8016c7c:	f7ff fabe 	bl	80161fc <validate>
 8016c80:	4603      	mov	r3, r0
 8016c82:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8016c84:	7dfb      	ldrb	r3, [r7, #23]
 8016c86:	2b00      	cmp	r3, #0
 8016c88:	d168      	bne.n	8016d5c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	7d1b      	ldrb	r3, [r3, #20]
 8016c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8016c92:	2b00      	cmp	r3, #0
 8016c94:	d062      	beq.n	8016d5c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8016c96:	687b      	ldr	r3, [r7, #4]
 8016c98:	7d1b      	ldrb	r3, [r3, #20]
 8016c9a:	b25b      	sxtb	r3, r3
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	da15      	bge.n	8016ccc <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8016ca0:	68bb      	ldr	r3, [r7, #8]
 8016ca2:	7858      	ldrb	r0, [r3, #1]
 8016ca4:	687b      	ldr	r3, [r7, #4]
 8016ca6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 8016caa:	687b      	ldr	r3, [r7, #4]
 8016cac:	6a1a      	ldr	r2, [r3, #32]
 8016cae:	2301      	movs	r3, #1
 8016cb0:	f7fd f962 	bl	8013f78 <disk_write>
 8016cb4:	4603      	mov	r3, r0
 8016cb6:	2b00      	cmp	r3, #0
 8016cb8:	d001      	beq.n	8016cbe <f_sync+0x54>
 8016cba:	2301      	movs	r3, #1
 8016cbc:	e04f      	b.n	8016d5e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8016cbe:	687b      	ldr	r3, [r7, #4]
 8016cc0:	7d1b      	ldrb	r3, [r3, #20]
 8016cc2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8016cc6:	b2da      	uxtb	r2, r3
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8016ccc:	f7fb f902 	bl	8011ed4 <get_fattime>
 8016cd0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8016cd2:	68ba      	ldr	r2, [r7, #8]
 8016cd4:	687b      	ldr	r3, [r7, #4]
 8016cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8016cd8:	4619      	mov	r1, r3
 8016cda:	4610      	mov	r0, r2
 8016cdc:	f7fd fc3c 	bl	8014558 <move_window>
 8016ce0:	4603      	mov	r3, r0
 8016ce2:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8016ce4:	7dfb      	ldrb	r3, [r7, #23]
 8016ce6:	2b00      	cmp	r3, #0
 8016ce8:	d138      	bne.n	8016d5c <f_sync+0xf2>
					dir = fp->dir_ptr;
 8016cea:	687b      	ldr	r3, [r7, #4]
 8016cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016cee:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8016cf0:	68fb      	ldr	r3, [r7, #12]
 8016cf2:	330b      	adds	r3, #11
 8016cf4:	781a      	ldrb	r2, [r3, #0]
 8016cf6:	68fb      	ldr	r3, [r7, #12]
 8016cf8:	330b      	adds	r3, #11
 8016cfa:	f042 0220 	orr.w	r2, r2, #32
 8016cfe:	b2d2      	uxtb	r2, r2
 8016d00:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	6818      	ldr	r0, [r3, #0]
 8016d06:	687b      	ldr	r3, [r7, #4]
 8016d08:	689b      	ldr	r3, [r3, #8]
 8016d0a:	461a      	mov	r2, r3
 8016d0c:	68f9      	ldr	r1, [r7, #12]
 8016d0e:	f7fe f9c7 	bl	80150a0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8016d12:	68fb      	ldr	r3, [r7, #12]
 8016d14:	f103 021c 	add.w	r2, r3, #28
 8016d18:	687b      	ldr	r3, [r7, #4]
 8016d1a:	68db      	ldr	r3, [r3, #12]
 8016d1c:	4619      	mov	r1, r3
 8016d1e:	4610      	mov	r0, r2
 8016d20:	f7fd f9bf 	bl	80140a2 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8016d24:	68fb      	ldr	r3, [r7, #12]
 8016d26:	3316      	adds	r3, #22
 8016d28:	6939      	ldr	r1, [r7, #16]
 8016d2a:	4618      	mov	r0, r3
 8016d2c:	f7fd f9b9 	bl	80140a2 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8016d30:	68fb      	ldr	r3, [r7, #12]
 8016d32:	3312      	adds	r3, #18
 8016d34:	2100      	movs	r1, #0
 8016d36:	4618      	mov	r0, r3
 8016d38:	f7fd f998 	bl	801406c <st_word>
					fs->wflag = 1;
 8016d3c:	68bb      	ldr	r3, [r7, #8]
 8016d3e:	2201      	movs	r2, #1
 8016d40:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8016d42:	68bb      	ldr	r3, [r7, #8]
 8016d44:	4618      	mov	r0, r3
 8016d46:	f7fd fc35 	bl	80145b4 <sync_fs>
 8016d4a:	4603      	mov	r3, r0
 8016d4c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8016d4e:	687b      	ldr	r3, [r7, #4]
 8016d50:	7d1b      	ldrb	r3, [r3, #20]
 8016d52:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8016d56:	b2da      	uxtb	r2, r3
 8016d58:	687b      	ldr	r3, [r7, #4]
 8016d5a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8016d5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8016d5e:	4618      	mov	r0, r3
 8016d60:	3718      	adds	r7, #24
 8016d62:	46bd      	mov	sp, r7
 8016d64:	bd80      	pop	{r7, pc}

08016d66 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8016d66:	b580      	push	{r7, lr}
 8016d68:	b084      	sub	sp, #16
 8016d6a:	af00      	add	r7, sp, #0
 8016d6c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8016d6e:	6878      	ldr	r0, [r7, #4]
 8016d70:	f7ff ff7b 	bl	8016c6a <f_sync>
 8016d74:	4603      	mov	r3, r0
 8016d76:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8016d78:	7bfb      	ldrb	r3, [r7, #15]
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	d118      	bne.n	8016db0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8016d7e:	687b      	ldr	r3, [r7, #4]
 8016d80:	f107 0208 	add.w	r2, r7, #8
 8016d84:	4611      	mov	r1, r2
 8016d86:	4618      	mov	r0, r3
 8016d88:	f7ff fa38 	bl	80161fc <validate>
 8016d8c:	4603      	mov	r3, r0
 8016d8e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8016d90:	7bfb      	ldrb	r3, [r7, #15]
 8016d92:	2b00      	cmp	r3, #0
 8016d94:	d10c      	bne.n	8016db0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8016d96:	687b      	ldr	r3, [r7, #4]
 8016d98:	691b      	ldr	r3, [r3, #16]
 8016d9a:	4618      	mov	r0, r3
 8016d9c:	f7fd fb38 	bl	8014410 <dec_lock>
 8016da0:	4603      	mov	r3, r0
 8016da2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8016da4:	7bfb      	ldrb	r3, [r7, #15]
 8016da6:	2b00      	cmp	r3, #0
 8016da8:	d102      	bne.n	8016db0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8016daa:	687b      	ldr	r3, [r7, #4]
 8016dac:	2200      	movs	r2, #0
 8016dae:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8016db0:	7bfb      	ldrb	r3, [r7, #15]
}
 8016db2:	4618      	mov	r0, r3
 8016db4:	3710      	adds	r7, #16
 8016db6:	46bd      	mov	sp, r7
 8016db8:	bd80      	pop	{r7, pc}

08016dba <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8016dba:	b580      	push	{r7, lr}
 8016dbc:	b088      	sub	sp, #32
 8016dbe:	af00      	add	r7, sp, #0
 8016dc0:	60f8      	str	r0, [r7, #12]
 8016dc2:	60b9      	str	r1, [r7, #8]
 8016dc4:	607a      	str	r2, [r7, #4]
	int n = 0;
 8016dc6:	2300      	movs	r3, #0
 8016dc8:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8016dca:	68fb      	ldr	r3, [r7, #12]
 8016dcc:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8016dce:	e01c      	b.n	8016e0a <f_gets+0x50>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8016dd0:	f107 0310 	add.w	r3, r7, #16
 8016dd4:	f107 0114 	add.w	r1, r7, #20
 8016dd8:	2201      	movs	r2, #1
 8016dda:	6878      	ldr	r0, [r7, #4]
 8016ddc:	f7ff fc52 	bl	8016684 <f_read>
		if (rc != 1) break;
 8016de0:	693b      	ldr	r3, [r7, #16]
 8016de2:	2b01      	cmp	r3, #1
 8016de4:	d117      	bne.n	8016e16 <f_gets+0x5c>
		c = s[0];
 8016de6:	7d3b      	ldrb	r3, [r7, #20]
 8016de8:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8016dea:	7dfb      	ldrb	r3, [r7, #23]
 8016dec:	2b0d      	cmp	r3, #13
 8016dee:	d00b      	beq.n	8016e08 <f_gets+0x4e>
		*p++ = c;
 8016df0:	69bb      	ldr	r3, [r7, #24]
 8016df2:	1c5a      	adds	r2, r3, #1
 8016df4:	61ba      	str	r2, [r7, #24]
 8016df6:	7dfa      	ldrb	r2, [r7, #23]
 8016df8:	701a      	strb	r2, [r3, #0]
		n++;
 8016dfa:	69fb      	ldr	r3, [r7, #28]
 8016dfc:	3301      	adds	r3, #1
 8016dfe:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8016e00:	7dfb      	ldrb	r3, [r7, #23]
 8016e02:	2b0a      	cmp	r3, #10
 8016e04:	d009      	beq.n	8016e1a <f_gets+0x60>
 8016e06:	e000      	b.n	8016e0a <f_gets+0x50>
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8016e08:	bf00      	nop
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8016e0a:	68bb      	ldr	r3, [r7, #8]
 8016e0c:	3b01      	subs	r3, #1
 8016e0e:	69fa      	ldr	r2, [r7, #28]
 8016e10:	429a      	cmp	r2, r3
 8016e12:	dbdd      	blt.n	8016dd0 <f_gets+0x16>
 8016e14:	e002      	b.n	8016e1c <f_gets+0x62>
		if (rc != 1) break;
 8016e16:	bf00      	nop
 8016e18:	e000      	b.n	8016e1c <f_gets+0x62>
		if (c == '\n') break;		/* Break on EOL */
 8016e1a:	bf00      	nop
	}
	*p = 0;
 8016e1c:	69bb      	ldr	r3, [r7, #24]
 8016e1e:	2200      	movs	r2, #0
 8016e20:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8016e22:	69fb      	ldr	r3, [r7, #28]
 8016e24:	2b00      	cmp	r3, #0
 8016e26:	d001      	beq.n	8016e2c <f_gets+0x72>
 8016e28:	68fb      	ldr	r3, [r7, #12]
 8016e2a:	e000      	b.n	8016e2e <f_gets+0x74>
 8016e2c:	2300      	movs	r3, #0
}
 8016e2e:	4618      	mov	r0, r3
 8016e30:	3720      	adds	r7, #32
 8016e32:	46bd      	mov	sp, r7
 8016e34:	bd80      	pop	{r7, pc}
	...

08016e38 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8016e38:	b480      	push	{r7}
 8016e3a:	b087      	sub	sp, #28
 8016e3c:	af00      	add	r7, sp, #0
 8016e3e:	60f8      	str	r0, [r7, #12]
 8016e40:	60b9      	str	r1, [r7, #8]
 8016e42:	4613      	mov	r3, r2
 8016e44:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8016e46:	2301      	movs	r3, #1
 8016e48:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8016e4a:	2300      	movs	r3, #0
 8016e4c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8016e4e:	4b1f      	ldr	r3, [pc, #124]	@ (8016ecc <FATFS_LinkDriverEx+0x94>)
 8016e50:	7a5b      	ldrb	r3, [r3, #9]
 8016e52:	b2db      	uxtb	r3, r3
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	d131      	bne.n	8016ebc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8016e58:	4b1c      	ldr	r3, [pc, #112]	@ (8016ecc <FATFS_LinkDriverEx+0x94>)
 8016e5a:	7a5b      	ldrb	r3, [r3, #9]
 8016e5c:	b2db      	uxtb	r3, r3
 8016e5e:	461a      	mov	r2, r3
 8016e60:	4b1a      	ldr	r3, [pc, #104]	@ (8016ecc <FATFS_LinkDriverEx+0x94>)
 8016e62:	2100      	movs	r1, #0
 8016e64:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8016e66:	4b19      	ldr	r3, [pc, #100]	@ (8016ecc <FATFS_LinkDriverEx+0x94>)
 8016e68:	7a5b      	ldrb	r3, [r3, #9]
 8016e6a:	b2db      	uxtb	r3, r3
 8016e6c:	4a17      	ldr	r2, [pc, #92]	@ (8016ecc <FATFS_LinkDriverEx+0x94>)
 8016e6e:	009b      	lsls	r3, r3, #2
 8016e70:	4413      	add	r3, r2
 8016e72:	68fa      	ldr	r2, [r7, #12]
 8016e74:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8016e76:	4b15      	ldr	r3, [pc, #84]	@ (8016ecc <FATFS_LinkDriverEx+0x94>)
 8016e78:	7a5b      	ldrb	r3, [r3, #9]
 8016e7a:	b2db      	uxtb	r3, r3
 8016e7c:	461a      	mov	r2, r3
 8016e7e:	4b13      	ldr	r3, [pc, #76]	@ (8016ecc <FATFS_LinkDriverEx+0x94>)
 8016e80:	4413      	add	r3, r2
 8016e82:	79fa      	ldrb	r2, [r7, #7]
 8016e84:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8016e86:	4b11      	ldr	r3, [pc, #68]	@ (8016ecc <FATFS_LinkDriverEx+0x94>)
 8016e88:	7a5b      	ldrb	r3, [r3, #9]
 8016e8a:	b2db      	uxtb	r3, r3
 8016e8c:	1c5a      	adds	r2, r3, #1
 8016e8e:	b2d1      	uxtb	r1, r2
 8016e90:	4a0e      	ldr	r2, [pc, #56]	@ (8016ecc <FATFS_LinkDriverEx+0x94>)
 8016e92:	7251      	strb	r1, [r2, #9]
 8016e94:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8016e96:	7dbb      	ldrb	r3, [r7, #22]
 8016e98:	3330      	adds	r3, #48	@ 0x30
 8016e9a:	b2da      	uxtb	r2, r3
 8016e9c:	68bb      	ldr	r3, [r7, #8]
 8016e9e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8016ea0:	68bb      	ldr	r3, [r7, #8]
 8016ea2:	3301      	adds	r3, #1
 8016ea4:	223a      	movs	r2, #58	@ 0x3a
 8016ea6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8016ea8:	68bb      	ldr	r3, [r7, #8]
 8016eaa:	3302      	adds	r3, #2
 8016eac:	222f      	movs	r2, #47	@ 0x2f
 8016eae:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8016eb0:	68bb      	ldr	r3, [r7, #8]
 8016eb2:	3303      	adds	r3, #3
 8016eb4:	2200      	movs	r2, #0
 8016eb6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8016eb8:	2300      	movs	r3, #0
 8016eba:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8016ebc:	7dfb      	ldrb	r3, [r7, #23]
}
 8016ebe:	4618      	mov	r0, r3
 8016ec0:	371c      	adds	r7, #28
 8016ec2:	46bd      	mov	sp, r7
 8016ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ec8:	4770      	bx	lr
 8016eca:	bf00      	nop
 8016ecc:	20007658 	.word	0x20007658

08016ed0 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8016ed0:	b580      	push	{r7, lr}
 8016ed2:	b082      	sub	sp, #8
 8016ed4:	af00      	add	r7, sp, #0
 8016ed6:	6078      	str	r0, [r7, #4]
 8016ed8:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8016eda:	2200      	movs	r2, #0
 8016edc:	6839      	ldr	r1, [r7, #0]
 8016ede:	6878      	ldr	r0, [r7, #4]
 8016ee0:	f7ff ffaa 	bl	8016e38 <FATFS_LinkDriverEx>
 8016ee4:	4603      	mov	r3, r0
}
 8016ee6:	4618      	mov	r0, r3
 8016ee8:	3708      	adds	r7, #8
 8016eea:	46bd      	mov	sp, r7
 8016eec:	bd80      	pop	{r7, pc}
	...

08016ef0 <ff_convert>:

WCHAR ff_convert (	/* Converted character, Returns zero on error */
	WCHAR	chr,	/* Character code to be converted */
	UINT	dir		/* 0: Unicode to OEM code, 1: OEM code to Unicode */
)
{
 8016ef0:	b480      	push	{r7}
 8016ef2:	b085      	sub	sp, #20
 8016ef4:	af00      	add	r7, sp, #0
 8016ef6:	4603      	mov	r3, r0
 8016ef8:	6039      	str	r1, [r7, #0]
 8016efa:	80fb      	strh	r3, [r7, #6]
	WCHAR c;


	if (chr < 0x80) {	/* ASCII */
 8016efc:	88fb      	ldrh	r3, [r7, #6]
 8016efe:	2b7f      	cmp	r3, #127	@ 0x7f
 8016f00:	d802      	bhi.n	8016f08 <ff_convert+0x18>
		c = chr;
 8016f02:	88fb      	ldrh	r3, [r7, #6]
 8016f04:	81fb      	strh	r3, [r7, #14]
 8016f06:	e025      	b.n	8016f54 <ff_convert+0x64>

	} else {
		if (dir) {		/* OEM code to Unicode */
 8016f08:	683b      	ldr	r3, [r7, #0]
 8016f0a:	2b00      	cmp	r3, #0
 8016f0c:	d00b      	beq.n	8016f26 <ff_convert+0x36>
			c = (chr >= 0x100) ? 0 : Tbl[chr - 0x80];
 8016f0e:	88fb      	ldrh	r3, [r7, #6]
 8016f10:	2bff      	cmp	r3, #255	@ 0xff
 8016f12:	d805      	bhi.n	8016f20 <ff_convert+0x30>
 8016f14:	88fb      	ldrh	r3, [r7, #6]
 8016f16:	3b80      	subs	r3, #128	@ 0x80
 8016f18:	4a12      	ldr	r2, [pc, #72]	@ (8016f64 <ff_convert+0x74>)
 8016f1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016f1e:	e000      	b.n	8016f22 <ff_convert+0x32>
 8016f20:	2300      	movs	r3, #0
 8016f22:	81fb      	strh	r3, [r7, #14]
 8016f24:	e016      	b.n	8016f54 <ff_convert+0x64>

		} else {		/* Unicode to OEM code */
			for (c = 0; c < 0x80; c++) {
 8016f26:	2300      	movs	r3, #0
 8016f28:	81fb      	strh	r3, [r7, #14]
 8016f2a:	e009      	b.n	8016f40 <ff_convert+0x50>
				if (chr == Tbl[c]) break;
 8016f2c:	89fb      	ldrh	r3, [r7, #14]
 8016f2e:	4a0d      	ldr	r2, [pc, #52]	@ (8016f64 <ff_convert+0x74>)
 8016f30:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8016f34:	88fa      	ldrh	r2, [r7, #6]
 8016f36:	429a      	cmp	r2, r3
 8016f38:	d006      	beq.n	8016f48 <ff_convert+0x58>
			for (c = 0; c < 0x80; c++) {
 8016f3a:	89fb      	ldrh	r3, [r7, #14]
 8016f3c:	3301      	adds	r3, #1
 8016f3e:	81fb      	strh	r3, [r7, #14]
 8016f40:	89fb      	ldrh	r3, [r7, #14]
 8016f42:	2b7f      	cmp	r3, #127	@ 0x7f
 8016f44:	d9f2      	bls.n	8016f2c <ff_convert+0x3c>
 8016f46:	e000      	b.n	8016f4a <ff_convert+0x5a>
				if (chr == Tbl[c]) break;
 8016f48:	bf00      	nop
			}
			c = (c + 0x80) & 0xFF;
 8016f4a:	89fb      	ldrh	r3, [r7, #14]
 8016f4c:	3380      	adds	r3, #128	@ 0x80
 8016f4e:	b29b      	uxth	r3, r3
 8016f50:	b2db      	uxtb	r3, r3
 8016f52:	81fb      	strh	r3, [r7, #14]
		}
	}

	return c;
 8016f54:	89fb      	ldrh	r3, [r7, #14]
}
 8016f56:	4618      	mov	r0, r3
 8016f58:	3714      	adds	r7, #20
 8016f5a:	46bd      	mov	sp, r7
 8016f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016f60:	4770      	bx	lr
 8016f62:	bf00      	nop
 8016f64:	0801ce38 	.word	0x0801ce38

08016f68 <ff_wtoupper>:


WCHAR ff_wtoupper (	/* Returns upper converted character */
	WCHAR chr		/* Unicode character to be upper converted (BMP only) */
)
{
 8016f68:	b480      	push	{r7}
 8016f6a:	b087      	sub	sp, #28
 8016f6c:	af00      	add	r7, sp, #0
 8016f6e:	4603      	mov	r3, r0
 8016f70:	80fb      	strh	r3, [r7, #6]
	};
	const WCHAR *p;
	WCHAR bc, nc, cmd;


	p = chr < 0x1000 ? cvt1 : cvt2;
 8016f72:	88fb      	ldrh	r3, [r7, #6]
 8016f74:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016f78:	d201      	bcs.n	8016f7e <ff_wtoupper+0x16>
 8016f7a:	4b3e      	ldr	r3, [pc, #248]	@ (8017074 <ff_wtoupper+0x10c>)
 8016f7c:	e000      	b.n	8016f80 <ff_wtoupper+0x18>
 8016f7e:	4b3e      	ldr	r3, [pc, #248]	@ (8017078 <ff_wtoupper+0x110>)
 8016f80:	617b      	str	r3, [r7, #20]
	for (;;) {
		bc = *p++;								/* Get block base */
 8016f82:	697b      	ldr	r3, [r7, #20]
 8016f84:	1c9a      	adds	r2, r3, #2
 8016f86:	617a      	str	r2, [r7, #20]
 8016f88:	881b      	ldrh	r3, [r3, #0]
 8016f8a:	827b      	strh	r3, [r7, #18]
		if (!bc || chr < bc) break;
 8016f8c:	8a7b      	ldrh	r3, [r7, #18]
 8016f8e:	2b00      	cmp	r3, #0
 8016f90:	d068      	beq.n	8017064 <ff_wtoupper+0xfc>
 8016f92:	88fa      	ldrh	r2, [r7, #6]
 8016f94:	8a7b      	ldrh	r3, [r7, #18]
 8016f96:	429a      	cmp	r2, r3
 8016f98:	d364      	bcc.n	8017064 <ff_wtoupper+0xfc>
		nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 8016f9a:	697b      	ldr	r3, [r7, #20]
 8016f9c:	1c9a      	adds	r2, r3, #2
 8016f9e:	617a      	str	r2, [r7, #20]
 8016fa0:	881b      	ldrh	r3, [r3, #0]
 8016fa2:	823b      	strh	r3, [r7, #16]
 8016fa4:	8a3b      	ldrh	r3, [r7, #16]
 8016fa6:	0a1b      	lsrs	r3, r3, #8
 8016fa8:	81fb      	strh	r3, [r7, #14]
 8016faa:	8a3b      	ldrh	r3, [r7, #16]
 8016fac:	b2db      	uxtb	r3, r3
 8016fae:	823b      	strh	r3, [r7, #16]
		if (chr < bc + nc) {	/* In the block? */
 8016fb0:	88fa      	ldrh	r2, [r7, #6]
 8016fb2:	8a79      	ldrh	r1, [r7, #18]
 8016fb4:	8a3b      	ldrh	r3, [r7, #16]
 8016fb6:	440b      	add	r3, r1
 8016fb8:	429a      	cmp	r2, r3
 8016fba:	da49      	bge.n	8017050 <ff_wtoupper+0xe8>
			switch (cmd) {
 8016fbc:	89fb      	ldrh	r3, [r7, #14]
 8016fbe:	2b08      	cmp	r3, #8
 8016fc0:	d84f      	bhi.n	8017062 <ff_wtoupper+0xfa>
 8016fc2:	a201      	add	r2, pc, #4	@ (adr r2, 8016fc8 <ff_wtoupper+0x60>)
 8016fc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016fc8:	08016fed 	.word	0x08016fed
 8016fcc:	08016fff 	.word	0x08016fff
 8016fd0:	08017015 	.word	0x08017015
 8016fd4:	0801701d 	.word	0x0801701d
 8016fd8:	08017025 	.word	0x08017025
 8016fdc:	0801702d 	.word	0x0801702d
 8016fe0:	08017035 	.word	0x08017035
 8016fe4:	0801703d 	.word	0x0801703d
 8016fe8:	08017045 	.word	0x08017045
			case 0:	chr = p[chr - bc]; break;		/* Table conversion */
 8016fec:	88fa      	ldrh	r2, [r7, #6]
 8016fee:	8a7b      	ldrh	r3, [r7, #18]
 8016ff0:	1ad3      	subs	r3, r2, r3
 8016ff2:	005b      	lsls	r3, r3, #1
 8016ff4:	697a      	ldr	r2, [r7, #20]
 8016ff6:	4413      	add	r3, r2
 8016ff8:	881b      	ldrh	r3, [r3, #0]
 8016ffa:	80fb      	strh	r3, [r7, #6]
 8016ffc:	e027      	b.n	801704e <ff_wtoupper+0xe6>
			case 1:	chr -= (chr - bc) & 1; break;	/* Case pairs */
 8016ffe:	88fa      	ldrh	r2, [r7, #6]
 8017000:	8a7b      	ldrh	r3, [r7, #18]
 8017002:	1ad3      	subs	r3, r2, r3
 8017004:	b29b      	uxth	r3, r3
 8017006:	f003 0301 	and.w	r3, r3, #1
 801700a:	b29b      	uxth	r3, r3
 801700c:	88fa      	ldrh	r2, [r7, #6]
 801700e:	1ad3      	subs	r3, r2, r3
 8017010:	80fb      	strh	r3, [r7, #6]
 8017012:	e01c      	b.n	801704e <ff_wtoupper+0xe6>
			case 2: chr -= 16; break;				/* Shift -16 */
 8017014:	88fb      	ldrh	r3, [r7, #6]
 8017016:	3b10      	subs	r3, #16
 8017018:	80fb      	strh	r3, [r7, #6]
 801701a:	e018      	b.n	801704e <ff_wtoupper+0xe6>
			case 3:	chr -= 32; break;				/* Shift -32 */
 801701c:	88fb      	ldrh	r3, [r7, #6]
 801701e:	3b20      	subs	r3, #32
 8017020:	80fb      	strh	r3, [r7, #6]
 8017022:	e014      	b.n	801704e <ff_wtoupper+0xe6>
			case 4:	chr -= 48; break;				/* Shift -48 */
 8017024:	88fb      	ldrh	r3, [r7, #6]
 8017026:	3b30      	subs	r3, #48	@ 0x30
 8017028:	80fb      	strh	r3, [r7, #6]
 801702a:	e010      	b.n	801704e <ff_wtoupper+0xe6>
			case 5:	chr -= 26; break;				/* Shift -26 */
 801702c:	88fb      	ldrh	r3, [r7, #6]
 801702e:	3b1a      	subs	r3, #26
 8017030:	80fb      	strh	r3, [r7, #6]
 8017032:	e00c      	b.n	801704e <ff_wtoupper+0xe6>
			case 6:	chr += 8; break;				/* Shift +8 */
 8017034:	88fb      	ldrh	r3, [r7, #6]
 8017036:	3308      	adds	r3, #8
 8017038:	80fb      	strh	r3, [r7, #6]
 801703a:	e008      	b.n	801704e <ff_wtoupper+0xe6>
			case 7: chr -= 80; break;				/* Shift -80 */
 801703c:	88fb      	ldrh	r3, [r7, #6]
 801703e:	3b50      	subs	r3, #80	@ 0x50
 8017040:	80fb      	strh	r3, [r7, #6]
 8017042:	e004      	b.n	801704e <ff_wtoupper+0xe6>
			case 8:	chr -= 0x1C60; break;			/* Shift -0x1C60 */
 8017044:	88fb      	ldrh	r3, [r7, #6]
 8017046:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 801704a:	80fb      	strh	r3, [r7, #6]
 801704c:	bf00      	nop
			}
			break;
 801704e:	e008      	b.n	8017062 <ff_wtoupper+0xfa>
		}
		if (!cmd) p += nc;
 8017050:	89fb      	ldrh	r3, [r7, #14]
 8017052:	2b00      	cmp	r3, #0
 8017054:	d195      	bne.n	8016f82 <ff_wtoupper+0x1a>
 8017056:	8a3b      	ldrh	r3, [r7, #16]
 8017058:	005b      	lsls	r3, r3, #1
 801705a:	697a      	ldr	r2, [r7, #20]
 801705c:	4413      	add	r3, r2
 801705e:	617b      	str	r3, [r7, #20]
		bc = *p++;								/* Get block base */
 8017060:	e78f      	b.n	8016f82 <ff_wtoupper+0x1a>
			break;
 8017062:	bf00      	nop
	}

	return chr;
 8017064:	88fb      	ldrh	r3, [r7, #6]
}
 8017066:	4618      	mov	r0, r3
 8017068:	371c      	adds	r7, #28
 801706a:	46bd      	mov	sp, r7
 801706c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017070:	4770      	bx	lr
 8017072:	bf00      	nop
 8017074:	0801cf38 	.word	0x0801cf38
 8017078:	0801d12c 	.word	0x0801d12c

0801707c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801707c:	b580      	push	{r7, lr}
 801707e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8017080:	2200      	movs	r2, #0
 8017082:	4912      	ldr	r1, [pc, #72]	@ (80170cc <MX_USB_DEVICE_Init+0x50>)
 8017084:	4812      	ldr	r0, [pc, #72]	@ (80170d0 <MX_USB_DEVICE_Init+0x54>)
 8017086:	f7fb fc13 	bl	80128b0 <USBD_Init>
 801708a:	4603      	mov	r3, r0
 801708c:	2b00      	cmp	r3, #0
 801708e:	d001      	beq.n	8017094 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8017090:	f7ef fb98 	bl	80067c4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8017094:	490f      	ldr	r1, [pc, #60]	@ (80170d4 <MX_USB_DEVICE_Init+0x58>)
 8017096:	480e      	ldr	r0, [pc, #56]	@ (80170d0 <MX_USB_DEVICE_Init+0x54>)
 8017098:	f7fb fc3a 	bl	8012910 <USBD_RegisterClass>
 801709c:	4603      	mov	r3, r0
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d001      	beq.n	80170a6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 80170a2:	f7ef fb8f 	bl	80067c4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 80170a6:	490c      	ldr	r1, [pc, #48]	@ (80170d8 <MX_USB_DEVICE_Init+0x5c>)
 80170a8:	4809      	ldr	r0, [pc, #36]	@ (80170d0 <MX_USB_DEVICE_Init+0x54>)
 80170aa:	f7fb fb71 	bl	8012790 <USBD_CDC_RegisterInterface>
 80170ae:	4603      	mov	r3, r0
 80170b0:	2b00      	cmp	r3, #0
 80170b2:	d001      	beq.n	80170b8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 80170b4:	f7ef fb86 	bl	80067c4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 80170b8:	4805      	ldr	r0, [pc, #20]	@ (80170d0 <MX_USB_DEVICE_Init+0x54>)
 80170ba:	f7fb fc5f 	bl	801297c <USBD_Start>
 80170be:	4603      	mov	r3, r0
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	d001      	beq.n	80170c8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80170c4:	f7ef fb7e 	bl	80067c4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80170c8:	bf00      	nop
 80170ca:	bd80      	pop	{r7, pc}
 80170cc:	2000026c 	.word	0x2000026c
 80170d0:	20007664 	.word	0x20007664
 80170d4:	200001d8 	.word	0x200001d8
 80170d8:	20000258 	.word	0x20000258

080170dc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80170dc:	b580      	push	{r7, lr}
 80170de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80170e0:	2200      	movs	r2, #0
 80170e2:	4905      	ldr	r1, [pc, #20]	@ (80170f8 <CDC_Init_FS+0x1c>)
 80170e4:	4805      	ldr	r0, [pc, #20]	@ (80170fc <CDC_Init_FS+0x20>)
 80170e6:	f7fb fb6d 	bl	80127c4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80170ea:	4905      	ldr	r1, [pc, #20]	@ (8017100 <CDC_Init_FS+0x24>)
 80170ec:	4803      	ldr	r0, [pc, #12]	@ (80170fc <CDC_Init_FS+0x20>)
 80170ee:	f7fb fb8b 	bl	8012808 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80170f2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80170f4:	4618      	mov	r0, r3
 80170f6:	bd80      	pop	{r7, pc}
 80170f8:	20008140 	.word	0x20008140
 80170fc:	20007664 	.word	0x20007664
 8017100:	20007940 	.word	0x20007940

08017104 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8017104:	b480      	push	{r7}
 8017106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017108:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801710a:	4618      	mov	r0, r3
 801710c:	46bd      	mov	sp, r7
 801710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017112:	4770      	bx	lr

08017114 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8017114:	b480      	push	{r7}
 8017116:	b083      	sub	sp, #12
 8017118:	af00      	add	r7, sp, #0
 801711a:	4603      	mov	r3, r0
 801711c:	6039      	str	r1, [r7, #0]
 801711e:	71fb      	strb	r3, [r7, #7]
 8017120:	4613      	mov	r3, r2
 8017122:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8017124:	79fb      	ldrb	r3, [r7, #7]
 8017126:	2b23      	cmp	r3, #35	@ 0x23
 8017128:	d84a      	bhi.n	80171c0 <CDC_Control_FS+0xac>
 801712a:	a201      	add	r2, pc, #4	@ (adr r2, 8017130 <CDC_Control_FS+0x1c>)
 801712c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017130:	080171c1 	.word	0x080171c1
 8017134:	080171c1 	.word	0x080171c1
 8017138:	080171c1 	.word	0x080171c1
 801713c:	080171c1 	.word	0x080171c1
 8017140:	080171c1 	.word	0x080171c1
 8017144:	080171c1 	.word	0x080171c1
 8017148:	080171c1 	.word	0x080171c1
 801714c:	080171c1 	.word	0x080171c1
 8017150:	080171c1 	.word	0x080171c1
 8017154:	080171c1 	.word	0x080171c1
 8017158:	080171c1 	.word	0x080171c1
 801715c:	080171c1 	.word	0x080171c1
 8017160:	080171c1 	.word	0x080171c1
 8017164:	080171c1 	.word	0x080171c1
 8017168:	080171c1 	.word	0x080171c1
 801716c:	080171c1 	.word	0x080171c1
 8017170:	080171c1 	.word	0x080171c1
 8017174:	080171c1 	.word	0x080171c1
 8017178:	080171c1 	.word	0x080171c1
 801717c:	080171c1 	.word	0x080171c1
 8017180:	080171c1 	.word	0x080171c1
 8017184:	080171c1 	.word	0x080171c1
 8017188:	080171c1 	.word	0x080171c1
 801718c:	080171c1 	.word	0x080171c1
 8017190:	080171c1 	.word	0x080171c1
 8017194:	080171c1 	.word	0x080171c1
 8017198:	080171c1 	.word	0x080171c1
 801719c:	080171c1 	.word	0x080171c1
 80171a0:	080171c1 	.word	0x080171c1
 80171a4:	080171c1 	.word	0x080171c1
 80171a8:	080171c1 	.word	0x080171c1
 80171ac:	080171c1 	.word	0x080171c1
 80171b0:	080171c1 	.word	0x080171c1
 80171b4:	080171c1 	.word	0x080171c1
 80171b8:	080171c1 	.word	0x080171c1
 80171bc:	080171c1 	.word	0x080171c1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80171c0:	bf00      	nop
  }

  return (USBD_OK);
 80171c2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80171c4:	4618      	mov	r0, r3
 80171c6:	370c      	adds	r7, #12
 80171c8:	46bd      	mov	sp, r7
 80171ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171ce:	4770      	bx	lr

080171d0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80171d0:	b580      	push	{r7, lr}
 80171d2:	b082      	sub	sp, #8
 80171d4:	af00      	add	r7, sp, #0
 80171d6:	6078      	str	r0, [r7, #4]
 80171d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80171da:	6879      	ldr	r1, [r7, #4]
 80171dc:	4805      	ldr	r0, [pc, #20]	@ (80171f4 <CDC_Receive_FS+0x24>)
 80171de:	f7fb fb13 	bl	8012808 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80171e2:	4804      	ldr	r0, [pc, #16]	@ (80171f4 <CDC_Receive_FS+0x24>)
 80171e4:	f7fb fb2e 	bl	8012844 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80171e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80171ea:	4618      	mov	r0, r3
 80171ec:	3708      	adds	r7, #8
 80171ee:	46bd      	mov	sp, r7
 80171f0:	bd80      	pop	{r7, pc}
 80171f2:	bf00      	nop
 80171f4:	20007664 	.word	0x20007664

080171f8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80171f8:	b480      	push	{r7}
 80171fa:	b087      	sub	sp, #28
 80171fc:	af00      	add	r7, sp, #0
 80171fe:	60f8      	str	r0, [r7, #12]
 8017200:	60b9      	str	r1, [r7, #8]
 8017202:	4613      	mov	r3, r2
 8017204:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8017206:	2300      	movs	r3, #0
 8017208:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 801720a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801720e:	4618      	mov	r0, r3
 8017210:	371c      	adds	r7, #28
 8017212:	46bd      	mov	sp, r7
 8017214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017218:	4770      	bx	lr
	...

0801721c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801721c:	b480      	push	{r7}
 801721e:	b083      	sub	sp, #12
 8017220:	af00      	add	r7, sp, #0
 8017222:	4603      	mov	r3, r0
 8017224:	6039      	str	r1, [r7, #0]
 8017226:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8017228:	683b      	ldr	r3, [r7, #0]
 801722a:	2212      	movs	r2, #18
 801722c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801722e:	4b03      	ldr	r3, [pc, #12]	@ (801723c <USBD_FS_DeviceDescriptor+0x20>)
}
 8017230:	4618      	mov	r0, r3
 8017232:	370c      	adds	r7, #12
 8017234:	46bd      	mov	sp, r7
 8017236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801723a:	4770      	bx	lr
 801723c:	20000288 	.word	0x20000288

08017240 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017240:	b480      	push	{r7}
 8017242:	b083      	sub	sp, #12
 8017244:	af00      	add	r7, sp, #0
 8017246:	4603      	mov	r3, r0
 8017248:	6039      	str	r1, [r7, #0]
 801724a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801724c:	683b      	ldr	r3, [r7, #0]
 801724e:	2204      	movs	r2, #4
 8017250:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8017252:	4b03      	ldr	r3, [pc, #12]	@ (8017260 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8017254:	4618      	mov	r0, r3
 8017256:	370c      	adds	r7, #12
 8017258:	46bd      	mov	sp, r7
 801725a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801725e:	4770      	bx	lr
 8017260:	2000029c 	.word	0x2000029c

08017264 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017264:	b580      	push	{r7, lr}
 8017266:	b082      	sub	sp, #8
 8017268:	af00      	add	r7, sp, #0
 801726a:	4603      	mov	r3, r0
 801726c:	6039      	str	r1, [r7, #0]
 801726e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017270:	79fb      	ldrb	r3, [r7, #7]
 8017272:	2b00      	cmp	r3, #0
 8017274:	d105      	bne.n	8017282 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017276:	683a      	ldr	r2, [r7, #0]
 8017278:	4907      	ldr	r1, [pc, #28]	@ (8017298 <USBD_FS_ProductStrDescriptor+0x34>)
 801727a:	4808      	ldr	r0, [pc, #32]	@ (801729c <USBD_FS_ProductStrDescriptor+0x38>)
 801727c:	f7fc fd2e 	bl	8013cdc <USBD_GetString>
 8017280:	e004      	b.n	801728c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8017282:	683a      	ldr	r2, [r7, #0]
 8017284:	4904      	ldr	r1, [pc, #16]	@ (8017298 <USBD_FS_ProductStrDescriptor+0x34>)
 8017286:	4805      	ldr	r0, [pc, #20]	@ (801729c <USBD_FS_ProductStrDescriptor+0x38>)
 8017288:	f7fc fd28 	bl	8013cdc <USBD_GetString>
  }
  return USBD_StrDesc;
 801728c:	4b02      	ldr	r3, [pc, #8]	@ (8017298 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801728e:	4618      	mov	r0, r3
 8017290:	3708      	adds	r7, #8
 8017292:	46bd      	mov	sp, r7
 8017294:	bd80      	pop	{r7, pc}
 8017296:	bf00      	nop
 8017298:	20008940 	.word	0x20008940
 801729c:	0801cd40 	.word	0x0801cd40

080172a0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80172a0:	b580      	push	{r7, lr}
 80172a2:	b082      	sub	sp, #8
 80172a4:	af00      	add	r7, sp, #0
 80172a6:	4603      	mov	r3, r0
 80172a8:	6039      	str	r1, [r7, #0]
 80172aa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 80172ac:	683a      	ldr	r2, [r7, #0]
 80172ae:	4904      	ldr	r1, [pc, #16]	@ (80172c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 80172b0:	4804      	ldr	r0, [pc, #16]	@ (80172c4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 80172b2:	f7fc fd13 	bl	8013cdc <USBD_GetString>
  return USBD_StrDesc;
 80172b6:	4b02      	ldr	r3, [pc, #8]	@ (80172c0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 80172b8:	4618      	mov	r0, r3
 80172ba:	3708      	adds	r7, #8
 80172bc:	46bd      	mov	sp, r7
 80172be:	bd80      	pop	{r7, pc}
 80172c0:	20008940 	.word	0x20008940
 80172c4:	0801cd58 	.word	0x0801cd58

080172c8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80172c8:	b580      	push	{r7, lr}
 80172ca:	b082      	sub	sp, #8
 80172cc:	af00      	add	r7, sp, #0
 80172ce:	4603      	mov	r3, r0
 80172d0:	6039      	str	r1, [r7, #0]
 80172d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80172d4:	683b      	ldr	r3, [r7, #0]
 80172d6:	221a      	movs	r2, #26
 80172d8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80172da:	f000 f843 	bl	8017364 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80172de:	4b02      	ldr	r3, [pc, #8]	@ (80172e8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80172e0:	4618      	mov	r0, r3
 80172e2:	3708      	adds	r7, #8
 80172e4:	46bd      	mov	sp, r7
 80172e6:	bd80      	pop	{r7, pc}
 80172e8:	200002a0 	.word	0x200002a0

080172ec <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80172ec:	b580      	push	{r7, lr}
 80172ee:	b082      	sub	sp, #8
 80172f0:	af00      	add	r7, sp, #0
 80172f2:	4603      	mov	r3, r0
 80172f4:	6039      	str	r1, [r7, #0]
 80172f6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80172f8:	79fb      	ldrb	r3, [r7, #7]
 80172fa:	2b00      	cmp	r3, #0
 80172fc:	d105      	bne.n	801730a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80172fe:	683a      	ldr	r2, [r7, #0]
 8017300:	4907      	ldr	r1, [pc, #28]	@ (8017320 <USBD_FS_ConfigStrDescriptor+0x34>)
 8017302:	4808      	ldr	r0, [pc, #32]	@ (8017324 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017304:	f7fc fcea 	bl	8013cdc <USBD_GetString>
 8017308:	e004      	b.n	8017314 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 801730a:	683a      	ldr	r2, [r7, #0]
 801730c:	4904      	ldr	r1, [pc, #16]	@ (8017320 <USBD_FS_ConfigStrDescriptor+0x34>)
 801730e:	4805      	ldr	r0, [pc, #20]	@ (8017324 <USBD_FS_ConfigStrDescriptor+0x38>)
 8017310:	f7fc fce4 	bl	8013cdc <USBD_GetString>
  }
  return USBD_StrDesc;
 8017314:	4b02      	ldr	r3, [pc, #8]	@ (8017320 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8017316:	4618      	mov	r0, r3
 8017318:	3708      	adds	r7, #8
 801731a:	46bd      	mov	sp, r7
 801731c:	bd80      	pop	{r7, pc}
 801731e:	bf00      	nop
 8017320:	20008940 	.word	0x20008940
 8017324:	0801cd6c 	.word	0x0801cd6c

08017328 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017328:	b580      	push	{r7, lr}
 801732a:	b082      	sub	sp, #8
 801732c:	af00      	add	r7, sp, #0
 801732e:	4603      	mov	r3, r0
 8017330:	6039      	str	r1, [r7, #0]
 8017332:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017334:	79fb      	ldrb	r3, [r7, #7]
 8017336:	2b00      	cmp	r3, #0
 8017338:	d105      	bne.n	8017346 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801733a:	683a      	ldr	r2, [r7, #0]
 801733c:	4907      	ldr	r1, [pc, #28]	@ (801735c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801733e:	4808      	ldr	r0, [pc, #32]	@ (8017360 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8017340:	f7fc fccc 	bl	8013cdc <USBD_GetString>
 8017344:	e004      	b.n	8017350 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8017346:	683a      	ldr	r2, [r7, #0]
 8017348:	4904      	ldr	r1, [pc, #16]	@ (801735c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801734a:	4805      	ldr	r0, [pc, #20]	@ (8017360 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801734c:	f7fc fcc6 	bl	8013cdc <USBD_GetString>
  }
  return USBD_StrDesc;
 8017350:	4b02      	ldr	r3, [pc, #8]	@ (801735c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8017352:	4618      	mov	r0, r3
 8017354:	3708      	adds	r7, #8
 8017356:	46bd      	mov	sp, r7
 8017358:	bd80      	pop	{r7, pc}
 801735a:	bf00      	nop
 801735c:	20008940 	.word	0x20008940
 8017360:	0801cd78 	.word	0x0801cd78

08017364 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017364:	b580      	push	{r7, lr}
 8017366:	b084      	sub	sp, #16
 8017368:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801736a:	4b0f      	ldr	r3, [pc, #60]	@ (80173a8 <Get_SerialNum+0x44>)
 801736c:	681b      	ldr	r3, [r3, #0]
 801736e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8017370:	4b0e      	ldr	r3, [pc, #56]	@ (80173ac <Get_SerialNum+0x48>)
 8017372:	681b      	ldr	r3, [r3, #0]
 8017374:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017376:	4b0e      	ldr	r3, [pc, #56]	@ (80173b0 <Get_SerialNum+0x4c>)
 8017378:	681b      	ldr	r3, [r3, #0]
 801737a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801737c:	68fa      	ldr	r2, [r7, #12]
 801737e:	687b      	ldr	r3, [r7, #4]
 8017380:	4413      	add	r3, r2
 8017382:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017384:	68fb      	ldr	r3, [r7, #12]
 8017386:	2b00      	cmp	r3, #0
 8017388:	d009      	beq.n	801739e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801738a:	2208      	movs	r2, #8
 801738c:	4909      	ldr	r1, [pc, #36]	@ (80173b4 <Get_SerialNum+0x50>)
 801738e:	68f8      	ldr	r0, [r7, #12]
 8017390:	f000 f814 	bl	80173bc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017394:	2204      	movs	r2, #4
 8017396:	4908      	ldr	r1, [pc, #32]	@ (80173b8 <Get_SerialNum+0x54>)
 8017398:	68b8      	ldr	r0, [r7, #8]
 801739a:	f000 f80f 	bl	80173bc <IntToUnicode>
  }
}
 801739e:	bf00      	nop
 80173a0:	3710      	adds	r7, #16
 80173a2:	46bd      	mov	sp, r7
 80173a4:	bd80      	pop	{r7, pc}
 80173a6:	bf00      	nop
 80173a8:	1fff7a10 	.word	0x1fff7a10
 80173ac:	1fff7a14 	.word	0x1fff7a14
 80173b0:	1fff7a18 	.word	0x1fff7a18
 80173b4:	200002a2 	.word	0x200002a2
 80173b8:	200002b2 	.word	0x200002b2

080173bc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80173bc:	b480      	push	{r7}
 80173be:	b087      	sub	sp, #28
 80173c0:	af00      	add	r7, sp, #0
 80173c2:	60f8      	str	r0, [r7, #12]
 80173c4:	60b9      	str	r1, [r7, #8]
 80173c6:	4613      	mov	r3, r2
 80173c8:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80173ca:	2300      	movs	r3, #0
 80173cc:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80173ce:	2300      	movs	r3, #0
 80173d0:	75fb      	strb	r3, [r7, #23]
 80173d2:	e027      	b.n	8017424 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80173d4:	68fb      	ldr	r3, [r7, #12]
 80173d6:	0f1b      	lsrs	r3, r3, #28
 80173d8:	2b09      	cmp	r3, #9
 80173da:	d80b      	bhi.n	80173f4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80173dc:	68fb      	ldr	r3, [r7, #12]
 80173de:	0f1b      	lsrs	r3, r3, #28
 80173e0:	b2da      	uxtb	r2, r3
 80173e2:	7dfb      	ldrb	r3, [r7, #23]
 80173e4:	005b      	lsls	r3, r3, #1
 80173e6:	4619      	mov	r1, r3
 80173e8:	68bb      	ldr	r3, [r7, #8]
 80173ea:	440b      	add	r3, r1
 80173ec:	3230      	adds	r2, #48	@ 0x30
 80173ee:	b2d2      	uxtb	r2, r2
 80173f0:	701a      	strb	r2, [r3, #0]
 80173f2:	e00a      	b.n	801740a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80173f4:	68fb      	ldr	r3, [r7, #12]
 80173f6:	0f1b      	lsrs	r3, r3, #28
 80173f8:	b2da      	uxtb	r2, r3
 80173fa:	7dfb      	ldrb	r3, [r7, #23]
 80173fc:	005b      	lsls	r3, r3, #1
 80173fe:	4619      	mov	r1, r3
 8017400:	68bb      	ldr	r3, [r7, #8]
 8017402:	440b      	add	r3, r1
 8017404:	3237      	adds	r2, #55	@ 0x37
 8017406:	b2d2      	uxtb	r2, r2
 8017408:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801740a:	68fb      	ldr	r3, [r7, #12]
 801740c:	011b      	lsls	r3, r3, #4
 801740e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8017410:	7dfb      	ldrb	r3, [r7, #23]
 8017412:	005b      	lsls	r3, r3, #1
 8017414:	3301      	adds	r3, #1
 8017416:	68ba      	ldr	r2, [r7, #8]
 8017418:	4413      	add	r3, r2
 801741a:	2200      	movs	r2, #0
 801741c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801741e:	7dfb      	ldrb	r3, [r7, #23]
 8017420:	3301      	adds	r3, #1
 8017422:	75fb      	strb	r3, [r7, #23]
 8017424:	7dfa      	ldrb	r2, [r7, #23]
 8017426:	79fb      	ldrb	r3, [r7, #7]
 8017428:	429a      	cmp	r2, r3
 801742a:	d3d3      	bcc.n	80173d4 <IntToUnicode+0x18>
  }
}
 801742c:	bf00      	nop
 801742e:	bf00      	nop
 8017430:	371c      	adds	r7, #28
 8017432:	46bd      	mov	sp, r7
 8017434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017438:	4770      	bx	lr
	...

0801743c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801743c:	b580      	push	{r7, lr}
 801743e:	b08a      	sub	sp, #40	@ 0x28
 8017440:	af00      	add	r7, sp, #0
 8017442:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017444:	f107 0314 	add.w	r3, r7, #20
 8017448:	2200      	movs	r2, #0
 801744a:	601a      	str	r2, [r3, #0]
 801744c:	605a      	str	r2, [r3, #4]
 801744e:	609a      	str	r2, [r3, #8]
 8017450:	60da      	str	r2, [r3, #12]
 8017452:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8017454:	687b      	ldr	r3, [r7, #4]
 8017456:	681b      	ldr	r3, [r3, #0]
 8017458:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801745c:	d13a      	bne.n	80174d4 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801745e:	2300      	movs	r3, #0
 8017460:	613b      	str	r3, [r7, #16]
 8017462:	4b1e      	ldr	r3, [pc, #120]	@ (80174dc <HAL_PCD_MspInit+0xa0>)
 8017464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017466:	4a1d      	ldr	r2, [pc, #116]	@ (80174dc <HAL_PCD_MspInit+0xa0>)
 8017468:	f043 0301 	orr.w	r3, r3, #1
 801746c:	6313      	str	r3, [r2, #48]	@ 0x30
 801746e:	4b1b      	ldr	r3, [pc, #108]	@ (80174dc <HAL_PCD_MspInit+0xa0>)
 8017470:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017472:	f003 0301 	and.w	r3, r3, #1
 8017476:	613b      	str	r3, [r7, #16]
 8017478:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801747a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 801747e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8017480:	2302      	movs	r3, #2
 8017482:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017484:	2300      	movs	r3, #0
 8017486:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017488:	2303      	movs	r3, #3
 801748a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801748c:	230a      	movs	r3, #10
 801748e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017490:	f107 0314 	add.w	r3, r7, #20
 8017494:	4619      	mov	r1, r3
 8017496:	4812      	ldr	r0, [pc, #72]	@ (80174e0 <HAL_PCD_MspInit+0xa4>)
 8017498:	f7f2 f836 	bl	8009508 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 801749c:	4b0f      	ldr	r3, [pc, #60]	@ (80174dc <HAL_PCD_MspInit+0xa0>)
 801749e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80174a0:	4a0e      	ldr	r2, [pc, #56]	@ (80174dc <HAL_PCD_MspInit+0xa0>)
 80174a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80174a6:	6353      	str	r3, [r2, #52]	@ 0x34
 80174a8:	2300      	movs	r3, #0
 80174aa:	60fb      	str	r3, [r7, #12]
 80174ac:	4b0b      	ldr	r3, [pc, #44]	@ (80174dc <HAL_PCD_MspInit+0xa0>)
 80174ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80174b0:	4a0a      	ldr	r2, [pc, #40]	@ (80174dc <HAL_PCD_MspInit+0xa0>)
 80174b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80174b6:	6453      	str	r3, [r2, #68]	@ 0x44
 80174b8:	4b08      	ldr	r3, [pc, #32]	@ (80174dc <HAL_PCD_MspInit+0xa0>)
 80174ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80174bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80174c0:	60fb      	str	r3, [r7, #12]
 80174c2:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80174c4:	2200      	movs	r2, #0
 80174c6:	2100      	movs	r1, #0
 80174c8:	2043      	movs	r0, #67	@ 0x43
 80174ca:	f7f1 fb6e 	bl	8008baa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80174ce:	2043      	movs	r0, #67	@ 0x43
 80174d0:	f7f1 fb87 	bl	8008be2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80174d4:	bf00      	nop
 80174d6:	3728      	adds	r7, #40	@ 0x28
 80174d8:	46bd      	mov	sp, r7
 80174da:	bd80      	pop	{r7, pc}
 80174dc:	40023800 	.word	0x40023800
 80174e0:	40020000 	.word	0x40020000

080174e4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80174e4:	b580      	push	{r7, lr}
 80174e6:	b082      	sub	sp, #8
 80174e8:	af00      	add	r7, sp, #0
 80174ea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80174ec:	687b      	ldr	r3, [r7, #4]
 80174ee:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80174f2:	687b      	ldr	r3, [r7, #4]
 80174f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80174f8:	4619      	mov	r1, r3
 80174fa:	4610      	mov	r0, r2
 80174fc:	f7fb fa8b 	bl	8012a16 <USBD_LL_SetupStage>
}
 8017500:	bf00      	nop
 8017502:	3708      	adds	r7, #8
 8017504:	46bd      	mov	sp, r7
 8017506:	bd80      	pop	{r7, pc}

08017508 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017508:	b580      	push	{r7, lr}
 801750a:	b082      	sub	sp, #8
 801750c:	af00      	add	r7, sp, #0
 801750e:	6078      	str	r0, [r7, #4]
 8017510:	460b      	mov	r3, r1
 8017512:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017514:	687b      	ldr	r3, [r7, #4]
 8017516:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801751a:	78fa      	ldrb	r2, [r7, #3]
 801751c:	6879      	ldr	r1, [r7, #4]
 801751e:	4613      	mov	r3, r2
 8017520:	00db      	lsls	r3, r3, #3
 8017522:	4413      	add	r3, r2
 8017524:	009b      	lsls	r3, r3, #2
 8017526:	440b      	add	r3, r1
 8017528:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801752c:	681a      	ldr	r2, [r3, #0]
 801752e:	78fb      	ldrb	r3, [r7, #3]
 8017530:	4619      	mov	r1, r3
 8017532:	f7fb fac5 	bl	8012ac0 <USBD_LL_DataOutStage>
}
 8017536:	bf00      	nop
 8017538:	3708      	adds	r7, #8
 801753a:	46bd      	mov	sp, r7
 801753c:	bd80      	pop	{r7, pc}

0801753e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801753e:	b580      	push	{r7, lr}
 8017540:	b082      	sub	sp, #8
 8017542:	af00      	add	r7, sp, #0
 8017544:	6078      	str	r0, [r7, #4]
 8017546:	460b      	mov	r3, r1
 8017548:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801754a:	687b      	ldr	r3, [r7, #4]
 801754c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8017550:	78fa      	ldrb	r2, [r7, #3]
 8017552:	6879      	ldr	r1, [r7, #4]
 8017554:	4613      	mov	r3, r2
 8017556:	00db      	lsls	r3, r3, #3
 8017558:	4413      	add	r3, r2
 801755a:	009b      	lsls	r3, r3, #2
 801755c:	440b      	add	r3, r1
 801755e:	3320      	adds	r3, #32
 8017560:	681a      	ldr	r2, [r3, #0]
 8017562:	78fb      	ldrb	r3, [r7, #3]
 8017564:	4619      	mov	r1, r3
 8017566:	f7fb fb5e 	bl	8012c26 <USBD_LL_DataInStage>
}
 801756a:	bf00      	nop
 801756c:	3708      	adds	r7, #8
 801756e:	46bd      	mov	sp, r7
 8017570:	bd80      	pop	{r7, pc}

08017572 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017572:	b580      	push	{r7, lr}
 8017574:	b082      	sub	sp, #8
 8017576:	af00      	add	r7, sp, #0
 8017578:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801757a:	687b      	ldr	r3, [r7, #4]
 801757c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8017580:	4618      	mov	r0, r3
 8017582:	f7fb fc98 	bl	8012eb6 <USBD_LL_SOF>
}
 8017586:	bf00      	nop
 8017588:	3708      	adds	r7, #8
 801758a:	46bd      	mov	sp, r7
 801758c:	bd80      	pop	{r7, pc}

0801758e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801758e:	b580      	push	{r7, lr}
 8017590:	b084      	sub	sp, #16
 8017592:	af00      	add	r7, sp, #0
 8017594:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8017596:	2301      	movs	r3, #1
 8017598:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801759a:	687b      	ldr	r3, [r7, #4]
 801759c:	79db      	ldrb	r3, [r3, #7]
 801759e:	2b00      	cmp	r3, #0
 80175a0:	d102      	bne.n	80175a8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80175a2:	2300      	movs	r3, #0
 80175a4:	73fb      	strb	r3, [r7, #15]
 80175a6:	e008      	b.n	80175ba <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80175a8:	687b      	ldr	r3, [r7, #4]
 80175aa:	79db      	ldrb	r3, [r3, #7]
 80175ac:	2b02      	cmp	r3, #2
 80175ae:	d102      	bne.n	80175b6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80175b0:	2301      	movs	r3, #1
 80175b2:	73fb      	strb	r3, [r7, #15]
 80175b4:	e001      	b.n	80175ba <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80175b6:	f7ef f905 	bl	80067c4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80175ba:	687b      	ldr	r3, [r7, #4]
 80175bc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80175c0:	7bfa      	ldrb	r2, [r7, #15]
 80175c2:	4611      	mov	r1, r2
 80175c4:	4618      	mov	r0, r3
 80175c6:	f7fb fc32 	bl	8012e2e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80175d0:	4618      	mov	r0, r3
 80175d2:	f7fb fbda 	bl	8012d8a <USBD_LL_Reset>
}
 80175d6:	bf00      	nop
 80175d8:	3710      	adds	r7, #16
 80175da:	46bd      	mov	sp, r7
 80175dc:	bd80      	pop	{r7, pc}
	...

080175e0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80175e0:	b580      	push	{r7, lr}
 80175e2:	b082      	sub	sp, #8
 80175e4:	af00      	add	r7, sp, #0
 80175e6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80175e8:	687b      	ldr	r3, [r7, #4]
 80175ea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80175ee:	4618      	mov	r0, r3
 80175f0:	f7fb fc2d 	bl	8012e4e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	681b      	ldr	r3, [r3, #0]
 80175f8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80175fc:	681b      	ldr	r3, [r3, #0]
 80175fe:	687a      	ldr	r2, [r7, #4]
 8017600:	6812      	ldr	r2, [r2, #0]
 8017602:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8017606:	f043 0301 	orr.w	r3, r3, #1
 801760a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801760c:	687b      	ldr	r3, [r7, #4]
 801760e:	7adb      	ldrb	r3, [r3, #11]
 8017610:	2b00      	cmp	r3, #0
 8017612:	d005      	beq.n	8017620 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017614:	4b04      	ldr	r3, [pc, #16]	@ (8017628 <HAL_PCD_SuspendCallback+0x48>)
 8017616:	691b      	ldr	r3, [r3, #16]
 8017618:	4a03      	ldr	r2, [pc, #12]	@ (8017628 <HAL_PCD_SuspendCallback+0x48>)
 801761a:	f043 0306 	orr.w	r3, r3, #6
 801761e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8017620:	bf00      	nop
 8017622:	3708      	adds	r7, #8
 8017624:	46bd      	mov	sp, r7
 8017626:	bd80      	pop	{r7, pc}
 8017628:	e000ed00 	.word	0xe000ed00

0801762c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801762c:	b580      	push	{r7, lr}
 801762e:	b082      	sub	sp, #8
 8017630:	af00      	add	r7, sp, #0
 8017632:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017634:	687b      	ldr	r3, [r7, #4]
 8017636:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801763a:	4618      	mov	r0, r3
 801763c:	f7fb fc23 	bl	8012e86 <USBD_LL_Resume>
}
 8017640:	bf00      	nop
 8017642:	3708      	adds	r7, #8
 8017644:	46bd      	mov	sp, r7
 8017646:	bd80      	pop	{r7, pc}

08017648 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017648:	b580      	push	{r7, lr}
 801764a:	b082      	sub	sp, #8
 801764c:	af00      	add	r7, sp, #0
 801764e:	6078      	str	r0, [r7, #4]
 8017650:	460b      	mov	r3, r1
 8017652:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801765a:	78fa      	ldrb	r2, [r7, #3]
 801765c:	4611      	mov	r1, r2
 801765e:	4618      	mov	r0, r3
 8017660:	f7fb fc7b 	bl	8012f5a <USBD_LL_IsoOUTIncomplete>
}
 8017664:	bf00      	nop
 8017666:	3708      	adds	r7, #8
 8017668:	46bd      	mov	sp, r7
 801766a:	bd80      	pop	{r7, pc}

0801766c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801766c:	b580      	push	{r7, lr}
 801766e:	b082      	sub	sp, #8
 8017670:	af00      	add	r7, sp, #0
 8017672:	6078      	str	r0, [r7, #4]
 8017674:	460b      	mov	r3, r1
 8017676:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8017678:	687b      	ldr	r3, [r7, #4]
 801767a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801767e:	78fa      	ldrb	r2, [r7, #3]
 8017680:	4611      	mov	r1, r2
 8017682:	4618      	mov	r0, r3
 8017684:	f7fb fc37 	bl	8012ef6 <USBD_LL_IsoINIncomplete>
}
 8017688:	bf00      	nop
 801768a:	3708      	adds	r7, #8
 801768c:	46bd      	mov	sp, r7
 801768e:	bd80      	pop	{r7, pc}

08017690 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017690:	b580      	push	{r7, lr}
 8017692:	b082      	sub	sp, #8
 8017694:	af00      	add	r7, sp, #0
 8017696:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8017698:	687b      	ldr	r3, [r7, #4]
 801769a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801769e:	4618      	mov	r0, r3
 80176a0:	f7fb fc8d 	bl	8012fbe <USBD_LL_DevConnected>
}
 80176a4:	bf00      	nop
 80176a6:	3708      	adds	r7, #8
 80176a8:	46bd      	mov	sp, r7
 80176aa:	bd80      	pop	{r7, pc}

080176ac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80176ac:	b580      	push	{r7, lr}
 80176ae:	b082      	sub	sp, #8
 80176b0:	af00      	add	r7, sp, #0
 80176b2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80176b4:	687b      	ldr	r3, [r7, #4]
 80176b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80176ba:	4618      	mov	r0, r3
 80176bc:	f7fb fc8a 	bl	8012fd4 <USBD_LL_DevDisconnected>
}
 80176c0:	bf00      	nop
 80176c2:	3708      	adds	r7, #8
 80176c4:	46bd      	mov	sp, r7
 80176c6:	bd80      	pop	{r7, pc}

080176c8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80176c8:	b580      	push	{r7, lr}
 80176ca:	b082      	sub	sp, #8
 80176cc:	af00      	add	r7, sp, #0
 80176ce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80176d0:	687b      	ldr	r3, [r7, #4]
 80176d2:	781b      	ldrb	r3, [r3, #0]
 80176d4:	2b00      	cmp	r3, #0
 80176d6:	d13c      	bne.n	8017752 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80176d8:	4a20      	ldr	r2, [pc, #128]	@ (801775c <USBD_LL_Init+0x94>)
 80176da:	687b      	ldr	r3, [r7, #4]
 80176dc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 80176e0:	687b      	ldr	r3, [r7, #4]
 80176e2:	4a1e      	ldr	r2, [pc, #120]	@ (801775c <USBD_LL_Init+0x94>)
 80176e4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80176e8:	4b1c      	ldr	r3, [pc, #112]	@ (801775c <USBD_LL_Init+0x94>)
 80176ea:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80176ee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80176f0:	4b1a      	ldr	r3, [pc, #104]	@ (801775c <USBD_LL_Init+0x94>)
 80176f2:	2204      	movs	r2, #4
 80176f4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80176f6:	4b19      	ldr	r3, [pc, #100]	@ (801775c <USBD_LL_Init+0x94>)
 80176f8:	2202      	movs	r2, #2
 80176fa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80176fc:	4b17      	ldr	r3, [pc, #92]	@ (801775c <USBD_LL_Init+0x94>)
 80176fe:	2200      	movs	r2, #0
 8017700:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017702:	4b16      	ldr	r3, [pc, #88]	@ (801775c <USBD_LL_Init+0x94>)
 8017704:	2202      	movs	r2, #2
 8017706:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8017708:	4b14      	ldr	r3, [pc, #80]	@ (801775c <USBD_LL_Init+0x94>)
 801770a:	2200      	movs	r2, #0
 801770c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 801770e:	4b13      	ldr	r3, [pc, #76]	@ (801775c <USBD_LL_Init+0x94>)
 8017710:	2200      	movs	r2, #0
 8017712:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8017714:	4b11      	ldr	r3, [pc, #68]	@ (801775c <USBD_LL_Init+0x94>)
 8017716:	2200      	movs	r2, #0
 8017718:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 801771a:	4b10      	ldr	r3, [pc, #64]	@ (801775c <USBD_LL_Init+0x94>)
 801771c:	2200      	movs	r2, #0
 801771e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8017720:	4b0e      	ldr	r3, [pc, #56]	@ (801775c <USBD_LL_Init+0x94>)
 8017722:	2200      	movs	r2, #0
 8017724:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8017726:	480d      	ldr	r0, [pc, #52]	@ (801775c <USBD_LL_Init+0x94>)
 8017728:	f7f4 f93b 	bl	800b9a2 <HAL_PCD_Init>
 801772c:	4603      	mov	r3, r0
 801772e:	2b00      	cmp	r3, #0
 8017730:	d001      	beq.n	8017736 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8017732:	f7ef f847 	bl	80067c4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8017736:	2180      	movs	r1, #128	@ 0x80
 8017738:	4808      	ldr	r0, [pc, #32]	@ (801775c <USBD_LL_Init+0x94>)
 801773a:	f7f5 fb68 	bl	800ce0e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 801773e:	2240      	movs	r2, #64	@ 0x40
 8017740:	2100      	movs	r1, #0
 8017742:	4806      	ldr	r0, [pc, #24]	@ (801775c <USBD_LL_Init+0x94>)
 8017744:	f7f5 fb1c 	bl	800cd80 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8017748:	2280      	movs	r2, #128	@ 0x80
 801774a:	2101      	movs	r1, #1
 801774c:	4803      	ldr	r0, [pc, #12]	@ (801775c <USBD_LL_Init+0x94>)
 801774e:	f7f5 fb17 	bl	800cd80 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8017752:	2300      	movs	r3, #0
}
 8017754:	4618      	mov	r0, r3
 8017756:	3708      	adds	r7, #8
 8017758:	46bd      	mov	sp, r7
 801775a:	bd80      	pop	{r7, pc}
 801775c:	20008b40 	.word	0x20008b40

08017760 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017760:	b580      	push	{r7, lr}
 8017762:	b084      	sub	sp, #16
 8017764:	af00      	add	r7, sp, #0
 8017766:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017768:	2300      	movs	r3, #0
 801776a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801776c:	2300      	movs	r3, #0
 801776e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017770:	687b      	ldr	r3, [r7, #4]
 8017772:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017776:	4618      	mov	r0, r3
 8017778:	f7f4 fa22 	bl	800bbc0 <HAL_PCD_Start>
 801777c:	4603      	mov	r3, r0
 801777e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017780:	7bfb      	ldrb	r3, [r7, #15]
 8017782:	4618      	mov	r0, r3
 8017784:	f000 f942 	bl	8017a0c <USBD_Get_USB_Status>
 8017788:	4603      	mov	r3, r0
 801778a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801778c:	7bbb      	ldrb	r3, [r7, #14]
}
 801778e:	4618      	mov	r0, r3
 8017790:	3710      	adds	r7, #16
 8017792:	46bd      	mov	sp, r7
 8017794:	bd80      	pop	{r7, pc}

08017796 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017796:	b580      	push	{r7, lr}
 8017798:	b084      	sub	sp, #16
 801779a:	af00      	add	r7, sp, #0
 801779c:	6078      	str	r0, [r7, #4]
 801779e:	4608      	mov	r0, r1
 80177a0:	4611      	mov	r1, r2
 80177a2:	461a      	mov	r2, r3
 80177a4:	4603      	mov	r3, r0
 80177a6:	70fb      	strb	r3, [r7, #3]
 80177a8:	460b      	mov	r3, r1
 80177aa:	70bb      	strb	r3, [r7, #2]
 80177ac:	4613      	mov	r3, r2
 80177ae:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177b0:	2300      	movs	r3, #0
 80177b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177b4:	2300      	movs	r3, #0
 80177b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 80177be:	78bb      	ldrb	r3, [r7, #2]
 80177c0:	883a      	ldrh	r2, [r7, #0]
 80177c2:	78f9      	ldrb	r1, [r7, #3]
 80177c4:	f7f4 fef6 	bl	800c5b4 <HAL_PCD_EP_Open>
 80177c8:	4603      	mov	r3, r0
 80177ca:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80177cc:	7bfb      	ldrb	r3, [r7, #15]
 80177ce:	4618      	mov	r0, r3
 80177d0:	f000 f91c 	bl	8017a0c <USBD_Get_USB_Status>
 80177d4:	4603      	mov	r3, r0
 80177d6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80177d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80177da:	4618      	mov	r0, r3
 80177dc:	3710      	adds	r7, #16
 80177de:	46bd      	mov	sp, r7
 80177e0:	bd80      	pop	{r7, pc}

080177e2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80177e2:	b580      	push	{r7, lr}
 80177e4:	b084      	sub	sp, #16
 80177e6:	af00      	add	r7, sp, #0
 80177e8:	6078      	str	r0, [r7, #4]
 80177ea:	460b      	mov	r3, r1
 80177ec:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80177ee:	2300      	movs	r3, #0
 80177f0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80177f2:	2300      	movs	r3, #0
 80177f4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80177f6:	687b      	ldr	r3, [r7, #4]
 80177f8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80177fc:	78fa      	ldrb	r2, [r7, #3]
 80177fe:	4611      	mov	r1, r2
 8017800:	4618      	mov	r0, r3
 8017802:	f7f4 ff41 	bl	800c688 <HAL_PCD_EP_Close>
 8017806:	4603      	mov	r3, r0
 8017808:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801780a:	7bfb      	ldrb	r3, [r7, #15]
 801780c:	4618      	mov	r0, r3
 801780e:	f000 f8fd 	bl	8017a0c <USBD_Get_USB_Status>
 8017812:	4603      	mov	r3, r0
 8017814:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017816:	7bbb      	ldrb	r3, [r7, #14]
}
 8017818:	4618      	mov	r0, r3
 801781a:	3710      	adds	r7, #16
 801781c:	46bd      	mov	sp, r7
 801781e:	bd80      	pop	{r7, pc}

08017820 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017820:	b580      	push	{r7, lr}
 8017822:	b084      	sub	sp, #16
 8017824:	af00      	add	r7, sp, #0
 8017826:	6078      	str	r0, [r7, #4]
 8017828:	460b      	mov	r3, r1
 801782a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801782c:	2300      	movs	r3, #0
 801782e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017830:	2300      	movs	r3, #0
 8017832:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017834:	687b      	ldr	r3, [r7, #4]
 8017836:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801783a:	78fa      	ldrb	r2, [r7, #3]
 801783c:	4611      	mov	r1, r2
 801783e:	4618      	mov	r0, r3
 8017840:	f7f4 fff9 	bl	800c836 <HAL_PCD_EP_SetStall>
 8017844:	4603      	mov	r3, r0
 8017846:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017848:	7bfb      	ldrb	r3, [r7, #15]
 801784a:	4618      	mov	r0, r3
 801784c:	f000 f8de 	bl	8017a0c <USBD_Get_USB_Status>
 8017850:	4603      	mov	r3, r0
 8017852:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017854:	7bbb      	ldrb	r3, [r7, #14]
}
 8017856:	4618      	mov	r0, r3
 8017858:	3710      	adds	r7, #16
 801785a:	46bd      	mov	sp, r7
 801785c:	bd80      	pop	{r7, pc}

0801785e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801785e:	b580      	push	{r7, lr}
 8017860:	b084      	sub	sp, #16
 8017862:	af00      	add	r7, sp, #0
 8017864:	6078      	str	r0, [r7, #4]
 8017866:	460b      	mov	r3, r1
 8017868:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801786a:	2300      	movs	r3, #0
 801786c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801786e:	2300      	movs	r3, #0
 8017870:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017872:	687b      	ldr	r3, [r7, #4]
 8017874:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017878:	78fa      	ldrb	r2, [r7, #3]
 801787a:	4611      	mov	r1, r2
 801787c:	4618      	mov	r0, r3
 801787e:	f7f5 f83d 	bl	800c8fc <HAL_PCD_EP_ClrStall>
 8017882:	4603      	mov	r3, r0
 8017884:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017886:	7bfb      	ldrb	r3, [r7, #15]
 8017888:	4618      	mov	r0, r3
 801788a:	f000 f8bf 	bl	8017a0c <USBD_Get_USB_Status>
 801788e:	4603      	mov	r3, r0
 8017890:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017892:	7bbb      	ldrb	r3, [r7, #14]
}
 8017894:	4618      	mov	r0, r3
 8017896:	3710      	adds	r7, #16
 8017898:	46bd      	mov	sp, r7
 801789a:	bd80      	pop	{r7, pc}

0801789c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801789c:	b480      	push	{r7}
 801789e:	b085      	sub	sp, #20
 80178a0:	af00      	add	r7, sp, #0
 80178a2:	6078      	str	r0, [r7, #4]
 80178a4:	460b      	mov	r3, r1
 80178a6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80178a8:	687b      	ldr	r3, [r7, #4]
 80178aa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80178ae:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80178b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80178b4:	2b00      	cmp	r3, #0
 80178b6:	da0b      	bge.n	80178d0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80178b8:	78fb      	ldrb	r3, [r7, #3]
 80178ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80178be:	68f9      	ldr	r1, [r7, #12]
 80178c0:	4613      	mov	r3, r2
 80178c2:	00db      	lsls	r3, r3, #3
 80178c4:	4413      	add	r3, r2
 80178c6:	009b      	lsls	r3, r3, #2
 80178c8:	440b      	add	r3, r1
 80178ca:	3316      	adds	r3, #22
 80178cc:	781b      	ldrb	r3, [r3, #0]
 80178ce:	e00b      	b.n	80178e8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80178d0:	78fb      	ldrb	r3, [r7, #3]
 80178d2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80178d6:	68f9      	ldr	r1, [r7, #12]
 80178d8:	4613      	mov	r3, r2
 80178da:	00db      	lsls	r3, r3, #3
 80178dc:	4413      	add	r3, r2
 80178de:	009b      	lsls	r3, r3, #2
 80178e0:	440b      	add	r3, r1
 80178e2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80178e6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80178e8:	4618      	mov	r0, r3
 80178ea:	3714      	adds	r7, #20
 80178ec:	46bd      	mov	sp, r7
 80178ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80178f2:	4770      	bx	lr

080178f4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80178f4:	b580      	push	{r7, lr}
 80178f6:	b084      	sub	sp, #16
 80178f8:	af00      	add	r7, sp, #0
 80178fa:	6078      	str	r0, [r7, #4]
 80178fc:	460b      	mov	r3, r1
 80178fe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017900:	2300      	movs	r3, #0
 8017902:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017904:	2300      	movs	r3, #0
 8017906:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017908:	687b      	ldr	r3, [r7, #4]
 801790a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801790e:	78fa      	ldrb	r2, [r7, #3]
 8017910:	4611      	mov	r1, r2
 8017912:	4618      	mov	r0, r3
 8017914:	f7f4 fe2a 	bl	800c56c <HAL_PCD_SetAddress>
 8017918:	4603      	mov	r3, r0
 801791a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801791c:	7bfb      	ldrb	r3, [r7, #15]
 801791e:	4618      	mov	r0, r3
 8017920:	f000 f874 	bl	8017a0c <USBD_Get_USB_Status>
 8017924:	4603      	mov	r3, r0
 8017926:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017928:	7bbb      	ldrb	r3, [r7, #14]
}
 801792a:	4618      	mov	r0, r3
 801792c:	3710      	adds	r7, #16
 801792e:	46bd      	mov	sp, r7
 8017930:	bd80      	pop	{r7, pc}

08017932 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017932:	b580      	push	{r7, lr}
 8017934:	b086      	sub	sp, #24
 8017936:	af00      	add	r7, sp, #0
 8017938:	60f8      	str	r0, [r7, #12]
 801793a:	607a      	str	r2, [r7, #4]
 801793c:	603b      	str	r3, [r7, #0]
 801793e:	460b      	mov	r3, r1
 8017940:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017942:	2300      	movs	r3, #0
 8017944:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017946:	2300      	movs	r3, #0
 8017948:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801794a:	68fb      	ldr	r3, [r7, #12]
 801794c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017950:	7af9      	ldrb	r1, [r7, #11]
 8017952:	683b      	ldr	r3, [r7, #0]
 8017954:	687a      	ldr	r2, [r7, #4]
 8017956:	f7f4 ff34 	bl	800c7c2 <HAL_PCD_EP_Transmit>
 801795a:	4603      	mov	r3, r0
 801795c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801795e:	7dfb      	ldrb	r3, [r7, #23]
 8017960:	4618      	mov	r0, r3
 8017962:	f000 f853 	bl	8017a0c <USBD_Get_USB_Status>
 8017966:	4603      	mov	r3, r0
 8017968:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801796a:	7dbb      	ldrb	r3, [r7, #22]
}
 801796c:	4618      	mov	r0, r3
 801796e:	3718      	adds	r7, #24
 8017970:	46bd      	mov	sp, r7
 8017972:	bd80      	pop	{r7, pc}

08017974 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017974:	b580      	push	{r7, lr}
 8017976:	b086      	sub	sp, #24
 8017978:	af00      	add	r7, sp, #0
 801797a:	60f8      	str	r0, [r7, #12]
 801797c:	607a      	str	r2, [r7, #4]
 801797e:	603b      	str	r3, [r7, #0]
 8017980:	460b      	mov	r3, r1
 8017982:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017984:	2300      	movs	r3, #0
 8017986:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017988:	2300      	movs	r3, #0
 801798a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801798c:	68fb      	ldr	r3, [r7, #12]
 801798e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017992:	7af9      	ldrb	r1, [r7, #11]
 8017994:	683b      	ldr	r3, [r7, #0]
 8017996:	687a      	ldr	r2, [r7, #4]
 8017998:	f7f4 fec0 	bl	800c71c <HAL_PCD_EP_Receive>
 801799c:	4603      	mov	r3, r0
 801799e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80179a0:	7dfb      	ldrb	r3, [r7, #23]
 80179a2:	4618      	mov	r0, r3
 80179a4:	f000 f832 	bl	8017a0c <USBD_Get_USB_Status>
 80179a8:	4603      	mov	r3, r0
 80179aa:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80179ac:	7dbb      	ldrb	r3, [r7, #22]
}
 80179ae:	4618      	mov	r0, r3
 80179b0:	3718      	adds	r7, #24
 80179b2:	46bd      	mov	sp, r7
 80179b4:	bd80      	pop	{r7, pc}

080179b6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80179b6:	b580      	push	{r7, lr}
 80179b8:	b082      	sub	sp, #8
 80179ba:	af00      	add	r7, sp, #0
 80179bc:	6078      	str	r0, [r7, #4]
 80179be:	460b      	mov	r3, r1
 80179c0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80179c2:	687b      	ldr	r3, [r7, #4]
 80179c4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80179c8:	78fa      	ldrb	r2, [r7, #3]
 80179ca:	4611      	mov	r1, r2
 80179cc:	4618      	mov	r0, r3
 80179ce:	f7f4 fee0 	bl	800c792 <HAL_PCD_EP_GetRxCount>
 80179d2:	4603      	mov	r3, r0
}
 80179d4:	4618      	mov	r0, r3
 80179d6:	3708      	adds	r7, #8
 80179d8:	46bd      	mov	sp, r7
 80179da:	bd80      	pop	{r7, pc}

080179dc <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80179dc:	b480      	push	{r7}
 80179de:	b083      	sub	sp, #12
 80179e0:	af00      	add	r7, sp, #0
 80179e2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80179e4:	4b03      	ldr	r3, [pc, #12]	@ (80179f4 <USBD_static_malloc+0x18>)
}
 80179e6:	4618      	mov	r0, r3
 80179e8:	370c      	adds	r7, #12
 80179ea:	46bd      	mov	sp, r7
 80179ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80179f0:	4770      	bx	lr
 80179f2:	bf00      	nop
 80179f4:	20009024 	.word	0x20009024

080179f8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80179f8:	b480      	push	{r7}
 80179fa:	b083      	sub	sp, #12
 80179fc:	af00      	add	r7, sp, #0
 80179fe:	6078      	str	r0, [r7, #4]

}
 8017a00:	bf00      	nop
 8017a02:	370c      	adds	r7, #12
 8017a04:	46bd      	mov	sp, r7
 8017a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a0a:	4770      	bx	lr

08017a0c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017a0c:	b480      	push	{r7}
 8017a0e:	b085      	sub	sp, #20
 8017a10:	af00      	add	r7, sp, #0
 8017a12:	4603      	mov	r3, r0
 8017a14:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017a16:	2300      	movs	r3, #0
 8017a18:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017a1a:	79fb      	ldrb	r3, [r7, #7]
 8017a1c:	2b03      	cmp	r3, #3
 8017a1e:	d817      	bhi.n	8017a50 <USBD_Get_USB_Status+0x44>
 8017a20:	a201      	add	r2, pc, #4	@ (adr r2, 8017a28 <USBD_Get_USB_Status+0x1c>)
 8017a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017a26:	bf00      	nop
 8017a28:	08017a39 	.word	0x08017a39
 8017a2c:	08017a3f 	.word	0x08017a3f
 8017a30:	08017a45 	.word	0x08017a45
 8017a34:	08017a4b 	.word	0x08017a4b
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017a38:	2300      	movs	r3, #0
 8017a3a:	73fb      	strb	r3, [r7, #15]
    break;
 8017a3c:	e00b      	b.n	8017a56 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017a3e:	2303      	movs	r3, #3
 8017a40:	73fb      	strb	r3, [r7, #15]
    break;
 8017a42:	e008      	b.n	8017a56 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017a44:	2301      	movs	r3, #1
 8017a46:	73fb      	strb	r3, [r7, #15]
    break;
 8017a48:	e005      	b.n	8017a56 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017a4a:	2303      	movs	r3, #3
 8017a4c:	73fb      	strb	r3, [r7, #15]
    break;
 8017a4e:	e002      	b.n	8017a56 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017a50:	2303      	movs	r3, #3
 8017a52:	73fb      	strb	r3, [r7, #15]
    break;
 8017a54:	bf00      	nop
  }
  return usb_status;
 8017a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a58:	4618      	mov	r0, r3
 8017a5a:	3714      	adds	r7, #20
 8017a5c:	46bd      	mov	sp, r7
 8017a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a62:	4770      	bx	lr

08017a64 <malloc>:
 8017a64:	4b02      	ldr	r3, [pc, #8]	@ (8017a70 <malloc+0xc>)
 8017a66:	4601      	mov	r1, r0
 8017a68:	6818      	ldr	r0, [r3, #0]
 8017a6a:	f000 b82d 	b.w	8017ac8 <_malloc_r>
 8017a6e:	bf00      	nop
 8017a70:	20000434 	.word	0x20000434

08017a74 <free>:
 8017a74:	4b02      	ldr	r3, [pc, #8]	@ (8017a80 <free+0xc>)
 8017a76:	4601      	mov	r1, r0
 8017a78:	6818      	ldr	r0, [r3, #0]
 8017a7a:	f002 bca5 	b.w	801a3c8 <_free_r>
 8017a7e:	bf00      	nop
 8017a80:	20000434 	.word	0x20000434

08017a84 <sbrk_aligned>:
 8017a84:	b570      	push	{r4, r5, r6, lr}
 8017a86:	4e0f      	ldr	r6, [pc, #60]	@ (8017ac4 <sbrk_aligned+0x40>)
 8017a88:	460c      	mov	r4, r1
 8017a8a:	6831      	ldr	r1, [r6, #0]
 8017a8c:	4605      	mov	r5, r0
 8017a8e:	b911      	cbnz	r1, 8017a96 <sbrk_aligned+0x12>
 8017a90:	f001 fdd4 	bl	801963c <_sbrk_r>
 8017a94:	6030      	str	r0, [r6, #0]
 8017a96:	4621      	mov	r1, r4
 8017a98:	4628      	mov	r0, r5
 8017a9a:	f001 fdcf 	bl	801963c <_sbrk_r>
 8017a9e:	1c43      	adds	r3, r0, #1
 8017aa0:	d103      	bne.n	8017aaa <sbrk_aligned+0x26>
 8017aa2:	f04f 34ff 	mov.w	r4, #4294967295
 8017aa6:	4620      	mov	r0, r4
 8017aa8:	bd70      	pop	{r4, r5, r6, pc}
 8017aaa:	1cc4      	adds	r4, r0, #3
 8017aac:	f024 0403 	bic.w	r4, r4, #3
 8017ab0:	42a0      	cmp	r0, r4
 8017ab2:	d0f8      	beq.n	8017aa6 <sbrk_aligned+0x22>
 8017ab4:	1a21      	subs	r1, r4, r0
 8017ab6:	4628      	mov	r0, r5
 8017ab8:	f001 fdc0 	bl	801963c <_sbrk_r>
 8017abc:	3001      	adds	r0, #1
 8017abe:	d1f2      	bne.n	8017aa6 <sbrk_aligned+0x22>
 8017ac0:	e7ef      	b.n	8017aa2 <sbrk_aligned+0x1e>
 8017ac2:	bf00      	nop
 8017ac4:	20009244 	.word	0x20009244

08017ac8 <_malloc_r>:
 8017ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017acc:	1ccd      	adds	r5, r1, #3
 8017ace:	f025 0503 	bic.w	r5, r5, #3
 8017ad2:	3508      	adds	r5, #8
 8017ad4:	2d0c      	cmp	r5, #12
 8017ad6:	bf38      	it	cc
 8017ad8:	250c      	movcc	r5, #12
 8017ada:	2d00      	cmp	r5, #0
 8017adc:	4606      	mov	r6, r0
 8017ade:	db01      	blt.n	8017ae4 <_malloc_r+0x1c>
 8017ae0:	42a9      	cmp	r1, r5
 8017ae2:	d904      	bls.n	8017aee <_malloc_r+0x26>
 8017ae4:	230c      	movs	r3, #12
 8017ae6:	6033      	str	r3, [r6, #0]
 8017ae8:	2000      	movs	r0, #0
 8017aea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017aee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017bc4 <_malloc_r+0xfc>
 8017af2:	f000 f869 	bl	8017bc8 <__malloc_lock>
 8017af6:	f8d8 3000 	ldr.w	r3, [r8]
 8017afa:	461c      	mov	r4, r3
 8017afc:	bb44      	cbnz	r4, 8017b50 <_malloc_r+0x88>
 8017afe:	4629      	mov	r1, r5
 8017b00:	4630      	mov	r0, r6
 8017b02:	f7ff ffbf 	bl	8017a84 <sbrk_aligned>
 8017b06:	1c43      	adds	r3, r0, #1
 8017b08:	4604      	mov	r4, r0
 8017b0a:	d158      	bne.n	8017bbe <_malloc_r+0xf6>
 8017b0c:	f8d8 4000 	ldr.w	r4, [r8]
 8017b10:	4627      	mov	r7, r4
 8017b12:	2f00      	cmp	r7, #0
 8017b14:	d143      	bne.n	8017b9e <_malloc_r+0xd6>
 8017b16:	2c00      	cmp	r4, #0
 8017b18:	d04b      	beq.n	8017bb2 <_malloc_r+0xea>
 8017b1a:	6823      	ldr	r3, [r4, #0]
 8017b1c:	4639      	mov	r1, r7
 8017b1e:	4630      	mov	r0, r6
 8017b20:	eb04 0903 	add.w	r9, r4, r3
 8017b24:	f001 fd8a 	bl	801963c <_sbrk_r>
 8017b28:	4581      	cmp	r9, r0
 8017b2a:	d142      	bne.n	8017bb2 <_malloc_r+0xea>
 8017b2c:	6821      	ldr	r1, [r4, #0]
 8017b2e:	1a6d      	subs	r5, r5, r1
 8017b30:	4629      	mov	r1, r5
 8017b32:	4630      	mov	r0, r6
 8017b34:	f7ff ffa6 	bl	8017a84 <sbrk_aligned>
 8017b38:	3001      	adds	r0, #1
 8017b3a:	d03a      	beq.n	8017bb2 <_malloc_r+0xea>
 8017b3c:	6823      	ldr	r3, [r4, #0]
 8017b3e:	442b      	add	r3, r5
 8017b40:	6023      	str	r3, [r4, #0]
 8017b42:	f8d8 3000 	ldr.w	r3, [r8]
 8017b46:	685a      	ldr	r2, [r3, #4]
 8017b48:	bb62      	cbnz	r2, 8017ba4 <_malloc_r+0xdc>
 8017b4a:	f8c8 7000 	str.w	r7, [r8]
 8017b4e:	e00f      	b.n	8017b70 <_malloc_r+0xa8>
 8017b50:	6822      	ldr	r2, [r4, #0]
 8017b52:	1b52      	subs	r2, r2, r5
 8017b54:	d420      	bmi.n	8017b98 <_malloc_r+0xd0>
 8017b56:	2a0b      	cmp	r2, #11
 8017b58:	d917      	bls.n	8017b8a <_malloc_r+0xc2>
 8017b5a:	1961      	adds	r1, r4, r5
 8017b5c:	42a3      	cmp	r3, r4
 8017b5e:	6025      	str	r5, [r4, #0]
 8017b60:	bf18      	it	ne
 8017b62:	6059      	strne	r1, [r3, #4]
 8017b64:	6863      	ldr	r3, [r4, #4]
 8017b66:	bf08      	it	eq
 8017b68:	f8c8 1000 	streq.w	r1, [r8]
 8017b6c:	5162      	str	r2, [r4, r5]
 8017b6e:	604b      	str	r3, [r1, #4]
 8017b70:	4630      	mov	r0, r6
 8017b72:	f000 f82f 	bl	8017bd4 <__malloc_unlock>
 8017b76:	f104 000b 	add.w	r0, r4, #11
 8017b7a:	1d23      	adds	r3, r4, #4
 8017b7c:	f020 0007 	bic.w	r0, r0, #7
 8017b80:	1ac2      	subs	r2, r0, r3
 8017b82:	bf1c      	itt	ne
 8017b84:	1a1b      	subne	r3, r3, r0
 8017b86:	50a3      	strne	r3, [r4, r2]
 8017b88:	e7af      	b.n	8017aea <_malloc_r+0x22>
 8017b8a:	6862      	ldr	r2, [r4, #4]
 8017b8c:	42a3      	cmp	r3, r4
 8017b8e:	bf0c      	ite	eq
 8017b90:	f8c8 2000 	streq.w	r2, [r8]
 8017b94:	605a      	strne	r2, [r3, #4]
 8017b96:	e7eb      	b.n	8017b70 <_malloc_r+0xa8>
 8017b98:	4623      	mov	r3, r4
 8017b9a:	6864      	ldr	r4, [r4, #4]
 8017b9c:	e7ae      	b.n	8017afc <_malloc_r+0x34>
 8017b9e:	463c      	mov	r4, r7
 8017ba0:	687f      	ldr	r7, [r7, #4]
 8017ba2:	e7b6      	b.n	8017b12 <_malloc_r+0x4a>
 8017ba4:	461a      	mov	r2, r3
 8017ba6:	685b      	ldr	r3, [r3, #4]
 8017ba8:	42a3      	cmp	r3, r4
 8017baa:	d1fb      	bne.n	8017ba4 <_malloc_r+0xdc>
 8017bac:	2300      	movs	r3, #0
 8017bae:	6053      	str	r3, [r2, #4]
 8017bb0:	e7de      	b.n	8017b70 <_malloc_r+0xa8>
 8017bb2:	230c      	movs	r3, #12
 8017bb4:	6033      	str	r3, [r6, #0]
 8017bb6:	4630      	mov	r0, r6
 8017bb8:	f000 f80c 	bl	8017bd4 <__malloc_unlock>
 8017bbc:	e794      	b.n	8017ae8 <_malloc_r+0x20>
 8017bbe:	6005      	str	r5, [r0, #0]
 8017bc0:	e7d6      	b.n	8017b70 <_malloc_r+0xa8>
 8017bc2:	bf00      	nop
 8017bc4:	20009248 	.word	0x20009248

08017bc8 <__malloc_lock>:
 8017bc8:	4801      	ldr	r0, [pc, #4]	@ (8017bd0 <__malloc_lock+0x8>)
 8017bca:	f001 bd84 	b.w	80196d6 <__retarget_lock_acquire_recursive>
 8017bce:	bf00      	nop
 8017bd0:	2000938c 	.word	0x2000938c

08017bd4 <__malloc_unlock>:
 8017bd4:	4801      	ldr	r0, [pc, #4]	@ (8017bdc <__malloc_unlock+0x8>)
 8017bd6:	f001 bd7f 	b.w	80196d8 <__retarget_lock_release_recursive>
 8017bda:	bf00      	nop
 8017bdc:	2000938c 	.word	0x2000938c

08017be0 <sulp>:
 8017be0:	b570      	push	{r4, r5, r6, lr}
 8017be2:	4604      	mov	r4, r0
 8017be4:	460d      	mov	r5, r1
 8017be6:	ec45 4b10 	vmov	d0, r4, r5
 8017bea:	4616      	mov	r6, r2
 8017bec:	f003 faee 	bl	801b1cc <__ulp>
 8017bf0:	ec51 0b10 	vmov	r0, r1, d0
 8017bf4:	b17e      	cbz	r6, 8017c16 <sulp+0x36>
 8017bf6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8017bfa:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8017bfe:	2b00      	cmp	r3, #0
 8017c00:	dd09      	ble.n	8017c16 <sulp+0x36>
 8017c02:	051b      	lsls	r3, r3, #20
 8017c04:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8017c08:	2400      	movs	r4, #0
 8017c0a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8017c0e:	4622      	mov	r2, r4
 8017c10:	462b      	mov	r3, r5
 8017c12:	f7e8 fd01 	bl	8000618 <__aeabi_dmul>
 8017c16:	ec41 0b10 	vmov	d0, r0, r1
 8017c1a:	bd70      	pop	{r4, r5, r6, pc}
 8017c1c:	0000      	movs	r0, r0
	...

08017c20 <_strtod_l>:
 8017c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017c24:	b09f      	sub	sp, #124	@ 0x7c
 8017c26:	460c      	mov	r4, r1
 8017c28:	9217      	str	r2, [sp, #92]	@ 0x5c
 8017c2a:	2200      	movs	r2, #0
 8017c2c:	921a      	str	r2, [sp, #104]	@ 0x68
 8017c2e:	9005      	str	r0, [sp, #20]
 8017c30:	f04f 0a00 	mov.w	sl, #0
 8017c34:	f04f 0b00 	mov.w	fp, #0
 8017c38:	460a      	mov	r2, r1
 8017c3a:	9219      	str	r2, [sp, #100]	@ 0x64
 8017c3c:	7811      	ldrb	r1, [r2, #0]
 8017c3e:	292b      	cmp	r1, #43	@ 0x2b
 8017c40:	d04a      	beq.n	8017cd8 <_strtod_l+0xb8>
 8017c42:	d838      	bhi.n	8017cb6 <_strtod_l+0x96>
 8017c44:	290d      	cmp	r1, #13
 8017c46:	d832      	bhi.n	8017cae <_strtod_l+0x8e>
 8017c48:	2908      	cmp	r1, #8
 8017c4a:	d832      	bhi.n	8017cb2 <_strtod_l+0x92>
 8017c4c:	2900      	cmp	r1, #0
 8017c4e:	d03b      	beq.n	8017cc8 <_strtod_l+0xa8>
 8017c50:	2200      	movs	r2, #0
 8017c52:	920e      	str	r2, [sp, #56]	@ 0x38
 8017c54:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8017c56:	782a      	ldrb	r2, [r5, #0]
 8017c58:	2a30      	cmp	r2, #48	@ 0x30
 8017c5a:	f040 80b2 	bne.w	8017dc2 <_strtod_l+0x1a2>
 8017c5e:	786a      	ldrb	r2, [r5, #1]
 8017c60:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8017c64:	2a58      	cmp	r2, #88	@ 0x58
 8017c66:	d16e      	bne.n	8017d46 <_strtod_l+0x126>
 8017c68:	9302      	str	r3, [sp, #8]
 8017c6a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017c6c:	9301      	str	r3, [sp, #4]
 8017c6e:	ab1a      	add	r3, sp, #104	@ 0x68
 8017c70:	9300      	str	r3, [sp, #0]
 8017c72:	4a8f      	ldr	r2, [pc, #572]	@ (8017eb0 <_strtod_l+0x290>)
 8017c74:	9805      	ldr	r0, [sp, #20]
 8017c76:	ab1b      	add	r3, sp, #108	@ 0x6c
 8017c78:	a919      	add	r1, sp, #100	@ 0x64
 8017c7a:	f002 fc57 	bl	801a52c <__gethex>
 8017c7e:	f010 060f 	ands.w	r6, r0, #15
 8017c82:	4604      	mov	r4, r0
 8017c84:	d005      	beq.n	8017c92 <_strtod_l+0x72>
 8017c86:	2e06      	cmp	r6, #6
 8017c88:	d128      	bne.n	8017cdc <_strtod_l+0xbc>
 8017c8a:	3501      	adds	r5, #1
 8017c8c:	2300      	movs	r3, #0
 8017c8e:	9519      	str	r5, [sp, #100]	@ 0x64
 8017c90:	930e      	str	r3, [sp, #56]	@ 0x38
 8017c92:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8017c94:	2b00      	cmp	r3, #0
 8017c96:	f040 858e 	bne.w	80187b6 <_strtod_l+0xb96>
 8017c9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8017c9c:	b1cb      	cbz	r3, 8017cd2 <_strtod_l+0xb2>
 8017c9e:	4652      	mov	r2, sl
 8017ca0:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8017ca4:	ec43 2b10 	vmov	d0, r2, r3
 8017ca8:	b01f      	add	sp, #124	@ 0x7c
 8017caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017cae:	2920      	cmp	r1, #32
 8017cb0:	d1ce      	bne.n	8017c50 <_strtod_l+0x30>
 8017cb2:	3201      	adds	r2, #1
 8017cb4:	e7c1      	b.n	8017c3a <_strtod_l+0x1a>
 8017cb6:	292d      	cmp	r1, #45	@ 0x2d
 8017cb8:	d1ca      	bne.n	8017c50 <_strtod_l+0x30>
 8017cba:	2101      	movs	r1, #1
 8017cbc:	910e      	str	r1, [sp, #56]	@ 0x38
 8017cbe:	1c51      	adds	r1, r2, #1
 8017cc0:	9119      	str	r1, [sp, #100]	@ 0x64
 8017cc2:	7852      	ldrb	r2, [r2, #1]
 8017cc4:	2a00      	cmp	r2, #0
 8017cc6:	d1c5      	bne.n	8017c54 <_strtod_l+0x34>
 8017cc8:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8017cca:	9419      	str	r4, [sp, #100]	@ 0x64
 8017ccc:	2b00      	cmp	r3, #0
 8017cce:	f040 8570 	bne.w	80187b2 <_strtod_l+0xb92>
 8017cd2:	4652      	mov	r2, sl
 8017cd4:	465b      	mov	r3, fp
 8017cd6:	e7e5      	b.n	8017ca4 <_strtod_l+0x84>
 8017cd8:	2100      	movs	r1, #0
 8017cda:	e7ef      	b.n	8017cbc <_strtod_l+0x9c>
 8017cdc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8017cde:	b13a      	cbz	r2, 8017cf0 <_strtod_l+0xd0>
 8017ce0:	2135      	movs	r1, #53	@ 0x35
 8017ce2:	a81c      	add	r0, sp, #112	@ 0x70
 8017ce4:	f003 fb6c 	bl	801b3c0 <__copybits>
 8017ce8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8017cea:	9805      	ldr	r0, [sp, #20]
 8017cec:	f002 ff42 	bl	801ab74 <_Bfree>
 8017cf0:	3e01      	subs	r6, #1
 8017cf2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8017cf4:	2e04      	cmp	r6, #4
 8017cf6:	d806      	bhi.n	8017d06 <_strtod_l+0xe6>
 8017cf8:	e8df f006 	tbb	[pc, r6]
 8017cfc:	201d0314 	.word	0x201d0314
 8017d00:	14          	.byte	0x14
 8017d01:	00          	.byte	0x00
 8017d02:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8017d06:	05e1      	lsls	r1, r4, #23
 8017d08:	bf48      	it	mi
 8017d0a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8017d0e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8017d12:	0d1b      	lsrs	r3, r3, #20
 8017d14:	051b      	lsls	r3, r3, #20
 8017d16:	2b00      	cmp	r3, #0
 8017d18:	d1bb      	bne.n	8017c92 <_strtod_l+0x72>
 8017d1a:	f001 fcb1 	bl	8019680 <__errno>
 8017d1e:	2322      	movs	r3, #34	@ 0x22
 8017d20:	6003      	str	r3, [r0, #0]
 8017d22:	e7b6      	b.n	8017c92 <_strtod_l+0x72>
 8017d24:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8017d28:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8017d2c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8017d30:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8017d34:	e7e7      	b.n	8017d06 <_strtod_l+0xe6>
 8017d36:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8017eb8 <_strtod_l+0x298>
 8017d3a:	e7e4      	b.n	8017d06 <_strtod_l+0xe6>
 8017d3c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8017d40:	f04f 3aff 	mov.w	sl, #4294967295
 8017d44:	e7df      	b.n	8017d06 <_strtod_l+0xe6>
 8017d46:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017d48:	1c5a      	adds	r2, r3, #1
 8017d4a:	9219      	str	r2, [sp, #100]	@ 0x64
 8017d4c:	785b      	ldrb	r3, [r3, #1]
 8017d4e:	2b30      	cmp	r3, #48	@ 0x30
 8017d50:	d0f9      	beq.n	8017d46 <_strtod_l+0x126>
 8017d52:	2b00      	cmp	r3, #0
 8017d54:	d09d      	beq.n	8017c92 <_strtod_l+0x72>
 8017d56:	2301      	movs	r3, #1
 8017d58:	2700      	movs	r7, #0
 8017d5a:	9308      	str	r3, [sp, #32]
 8017d5c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017d5e:	930c      	str	r3, [sp, #48]	@ 0x30
 8017d60:	970b      	str	r7, [sp, #44]	@ 0x2c
 8017d62:	46b9      	mov	r9, r7
 8017d64:	220a      	movs	r2, #10
 8017d66:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8017d68:	7805      	ldrb	r5, [r0, #0]
 8017d6a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8017d6e:	b2d9      	uxtb	r1, r3
 8017d70:	2909      	cmp	r1, #9
 8017d72:	d928      	bls.n	8017dc6 <_strtod_l+0x1a6>
 8017d74:	494f      	ldr	r1, [pc, #316]	@ (8017eb4 <_strtod_l+0x294>)
 8017d76:	2201      	movs	r2, #1
 8017d78:	f001 fc03 	bl	8019582 <strncmp>
 8017d7c:	2800      	cmp	r0, #0
 8017d7e:	d032      	beq.n	8017de6 <_strtod_l+0x1c6>
 8017d80:	2000      	movs	r0, #0
 8017d82:	462a      	mov	r2, r5
 8017d84:	900a      	str	r0, [sp, #40]	@ 0x28
 8017d86:	464d      	mov	r5, r9
 8017d88:	4603      	mov	r3, r0
 8017d8a:	2a65      	cmp	r2, #101	@ 0x65
 8017d8c:	d001      	beq.n	8017d92 <_strtod_l+0x172>
 8017d8e:	2a45      	cmp	r2, #69	@ 0x45
 8017d90:	d114      	bne.n	8017dbc <_strtod_l+0x19c>
 8017d92:	b91d      	cbnz	r5, 8017d9c <_strtod_l+0x17c>
 8017d94:	9a08      	ldr	r2, [sp, #32]
 8017d96:	4302      	orrs	r2, r0
 8017d98:	d096      	beq.n	8017cc8 <_strtod_l+0xa8>
 8017d9a:	2500      	movs	r5, #0
 8017d9c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8017d9e:	1c62      	adds	r2, r4, #1
 8017da0:	9219      	str	r2, [sp, #100]	@ 0x64
 8017da2:	7862      	ldrb	r2, [r4, #1]
 8017da4:	2a2b      	cmp	r2, #43	@ 0x2b
 8017da6:	d07a      	beq.n	8017e9e <_strtod_l+0x27e>
 8017da8:	2a2d      	cmp	r2, #45	@ 0x2d
 8017daa:	d07e      	beq.n	8017eaa <_strtod_l+0x28a>
 8017dac:	f04f 0c00 	mov.w	ip, #0
 8017db0:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8017db4:	2909      	cmp	r1, #9
 8017db6:	f240 8085 	bls.w	8017ec4 <_strtod_l+0x2a4>
 8017dba:	9419      	str	r4, [sp, #100]	@ 0x64
 8017dbc:	f04f 0800 	mov.w	r8, #0
 8017dc0:	e0a5      	b.n	8017f0e <_strtod_l+0x2ee>
 8017dc2:	2300      	movs	r3, #0
 8017dc4:	e7c8      	b.n	8017d58 <_strtod_l+0x138>
 8017dc6:	f1b9 0f08 	cmp.w	r9, #8
 8017dca:	bfd8      	it	le
 8017dcc:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8017dce:	f100 0001 	add.w	r0, r0, #1
 8017dd2:	bfda      	itte	le
 8017dd4:	fb02 3301 	mlale	r3, r2, r1, r3
 8017dd8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8017dda:	fb02 3707 	mlagt	r7, r2, r7, r3
 8017dde:	f109 0901 	add.w	r9, r9, #1
 8017de2:	9019      	str	r0, [sp, #100]	@ 0x64
 8017de4:	e7bf      	b.n	8017d66 <_strtod_l+0x146>
 8017de6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017de8:	1c5a      	adds	r2, r3, #1
 8017dea:	9219      	str	r2, [sp, #100]	@ 0x64
 8017dec:	785a      	ldrb	r2, [r3, #1]
 8017dee:	f1b9 0f00 	cmp.w	r9, #0
 8017df2:	d03b      	beq.n	8017e6c <_strtod_l+0x24c>
 8017df4:	900a      	str	r0, [sp, #40]	@ 0x28
 8017df6:	464d      	mov	r5, r9
 8017df8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8017dfc:	2b09      	cmp	r3, #9
 8017dfe:	d912      	bls.n	8017e26 <_strtod_l+0x206>
 8017e00:	2301      	movs	r3, #1
 8017e02:	e7c2      	b.n	8017d8a <_strtod_l+0x16a>
 8017e04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017e06:	1c5a      	adds	r2, r3, #1
 8017e08:	9219      	str	r2, [sp, #100]	@ 0x64
 8017e0a:	785a      	ldrb	r2, [r3, #1]
 8017e0c:	3001      	adds	r0, #1
 8017e0e:	2a30      	cmp	r2, #48	@ 0x30
 8017e10:	d0f8      	beq.n	8017e04 <_strtod_l+0x1e4>
 8017e12:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8017e16:	2b08      	cmp	r3, #8
 8017e18:	f200 84d2 	bhi.w	80187c0 <_strtod_l+0xba0>
 8017e1c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017e1e:	900a      	str	r0, [sp, #40]	@ 0x28
 8017e20:	2000      	movs	r0, #0
 8017e22:	930c      	str	r3, [sp, #48]	@ 0x30
 8017e24:	4605      	mov	r5, r0
 8017e26:	3a30      	subs	r2, #48	@ 0x30
 8017e28:	f100 0301 	add.w	r3, r0, #1
 8017e2c:	d018      	beq.n	8017e60 <_strtod_l+0x240>
 8017e2e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8017e30:	4419      	add	r1, r3
 8017e32:	910a      	str	r1, [sp, #40]	@ 0x28
 8017e34:	462e      	mov	r6, r5
 8017e36:	f04f 0e0a 	mov.w	lr, #10
 8017e3a:	1c71      	adds	r1, r6, #1
 8017e3c:	eba1 0c05 	sub.w	ip, r1, r5
 8017e40:	4563      	cmp	r3, ip
 8017e42:	dc15      	bgt.n	8017e70 <_strtod_l+0x250>
 8017e44:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8017e48:	182b      	adds	r3, r5, r0
 8017e4a:	2b08      	cmp	r3, #8
 8017e4c:	f105 0501 	add.w	r5, r5, #1
 8017e50:	4405      	add	r5, r0
 8017e52:	dc1a      	bgt.n	8017e8a <_strtod_l+0x26a>
 8017e54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8017e56:	230a      	movs	r3, #10
 8017e58:	fb03 2301 	mla	r3, r3, r1, r2
 8017e5c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8017e5e:	2300      	movs	r3, #0
 8017e60:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017e62:	1c51      	adds	r1, r2, #1
 8017e64:	9119      	str	r1, [sp, #100]	@ 0x64
 8017e66:	7852      	ldrb	r2, [r2, #1]
 8017e68:	4618      	mov	r0, r3
 8017e6a:	e7c5      	b.n	8017df8 <_strtod_l+0x1d8>
 8017e6c:	4648      	mov	r0, r9
 8017e6e:	e7ce      	b.n	8017e0e <_strtod_l+0x1ee>
 8017e70:	2e08      	cmp	r6, #8
 8017e72:	dc05      	bgt.n	8017e80 <_strtod_l+0x260>
 8017e74:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8017e76:	fb0e f606 	mul.w	r6, lr, r6
 8017e7a:	960b      	str	r6, [sp, #44]	@ 0x2c
 8017e7c:	460e      	mov	r6, r1
 8017e7e:	e7dc      	b.n	8017e3a <_strtod_l+0x21a>
 8017e80:	2910      	cmp	r1, #16
 8017e82:	bfd8      	it	le
 8017e84:	fb0e f707 	mulle.w	r7, lr, r7
 8017e88:	e7f8      	b.n	8017e7c <_strtod_l+0x25c>
 8017e8a:	2b0f      	cmp	r3, #15
 8017e8c:	bfdc      	itt	le
 8017e8e:	230a      	movle	r3, #10
 8017e90:	fb03 2707 	mlale	r7, r3, r7, r2
 8017e94:	e7e3      	b.n	8017e5e <_strtod_l+0x23e>
 8017e96:	2300      	movs	r3, #0
 8017e98:	930a      	str	r3, [sp, #40]	@ 0x28
 8017e9a:	2301      	movs	r3, #1
 8017e9c:	e77a      	b.n	8017d94 <_strtod_l+0x174>
 8017e9e:	f04f 0c00 	mov.w	ip, #0
 8017ea2:	1ca2      	adds	r2, r4, #2
 8017ea4:	9219      	str	r2, [sp, #100]	@ 0x64
 8017ea6:	78a2      	ldrb	r2, [r4, #2]
 8017ea8:	e782      	b.n	8017db0 <_strtod_l+0x190>
 8017eaa:	f04f 0c01 	mov.w	ip, #1
 8017eae:	e7f8      	b.n	8017ea2 <_strtod_l+0x282>
 8017eb0:	0801d3d0 	.word	0x0801d3d0
 8017eb4:	0801d1e8 	.word	0x0801d1e8
 8017eb8:	7ff00000 	.word	0x7ff00000
 8017ebc:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017ebe:	1c51      	adds	r1, r2, #1
 8017ec0:	9119      	str	r1, [sp, #100]	@ 0x64
 8017ec2:	7852      	ldrb	r2, [r2, #1]
 8017ec4:	2a30      	cmp	r2, #48	@ 0x30
 8017ec6:	d0f9      	beq.n	8017ebc <_strtod_l+0x29c>
 8017ec8:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8017ecc:	2908      	cmp	r1, #8
 8017ece:	f63f af75 	bhi.w	8017dbc <_strtod_l+0x19c>
 8017ed2:	3a30      	subs	r2, #48	@ 0x30
 8017ed4:	9209      	str	r2, [sp, #36]	@ 0x24
 8017ed6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017ed8:	920f      	str	r2, [sp, #60]	@ 0x3c
 8017eda:	f04f 080a 	mov.w	r8, #10
 8017ede:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8017ee0:	1c56      	adds	r6, r2, #1
 8017ee2:	9619      	str	r6, [sp, #100]	@ 0x64
 8017ee4:	7852      	ldrb	r2, [r2, #1]
 8017ee6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8017eea:	f1be 0f09 	cmp.w	lr, #9
 8017eee:	d939      	bls.n	8017f64 <_strtod_l+0x344>
 8017ef0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8017ef2:	1a76      	subs	r6, r6, r1
 8017ef4:	2e08      	cmp	r6, #8
 8017ef6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8017efa:	dc03      	bgt.n	8017f04 <_strtod_l+0x2e4>
 8017efc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017efe:	4588      	cmp	r8, r1
 8017f00:	bfa8      	it	ge
 8017f02:	4688      	movge	r8, r1
 8017f04:	f1bc 0f00 	cmp.w	ip, #0
 8017f08:	d001      	beq.n	8017f0e <_strtod_l+0x2ee>
 8017f0a:	f1c8 0800 	rsb	r8, r8, #0
 8017f0e:	2d00      	cmp	r5, #0
 8017f10:	d14e      	bne.n	8017fb0 <_strtod_l+0x390>
 8017f12:	9908      	ldr	r1, [sp, #32]
 8017f14:	4308      	orrs	r0, r1
 8017f16:	f47f aebc 	bne.w	8017c92 <_strtod_l+0x72>
 8017f1a:	2b00      	cmp	r3, #0
 8017f1c:	f47f aed4 	bne.w	8017cc8 <_strtod_l+0xa8>
 8017f20:	2a69      	cmp	r2, #105	@ 0x69
 8017f22:	d028      	beq.n	8017f76 <_strtod_l+0x356>
 8017f24:	dc25      	bgt.n	8017f72 <_strtod_l+0x352>
 8017f26:	2a49      	cmp	r2, #73	@ 0x49
 8017f28:	d025      	beq.n	8017f76 <_strtod_l+0x356>
 8017f2a:	2a4e      	cmp	r2, #78	@ 0x4e
 8017f2c:	f47f aecc 	bne.w	8017cc8 <_strtod_l+0xa8>
 8017f30:	499a      	ldr	r1, [pc, #616]	@ (801819c <_strtod_l+0x57c>)
 8017f32:	a819      	add	r0, sp, #100	@ 0x64
 8017f34:	f002 fd1c 	bl	801a970 <__match>
 8017f38:	2800      	cmp	r0, #0
 8017f3a:	f43f aec5 	beq.w	8017cc8 <_strtod_l+0xa8>
 8017f3e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017f40:	781b      	ldrb	r3, [r3, #0]
 8017f42:	2b28      	cmp	r3, #40	@ 0x28
 8017f44:	d12e      	bne.n	8017fa4 <_strtod_l+0x384>
 8017f46:	4996      	ldr	r1, [pc, #600]	@ (80181a0 <_strtod_l+0x580>)
 8017f48:	aa1c      	add	r2, sp, #112	@ 0x70
 8017f4a:	a819      	add	r0, sp, #100	@ 0x64
 8017f4c:	f002 fd24 	bl	801a998 <__hexnan>
 8017f50:	2805      	cmp	r0, #5
 8017f52:	d127      	bne.n	8017fa4 <_strtod_l+0x384>
 8017f54:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8017f56:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8017f5a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8017f5e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8017f62:	e696      	b.n	8017c92 <_strtod_l+0x72>
 8017f64:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8017f66:	fb08 2101 	mla	r1, r8, r1, r2
 8017f6a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8017f6e:	9209      	str	r2, [sp, #36]	@ 0x24
 8017f70:	e7b5      	b.n	8017ede <_strtod_l+0x2be>
 8017f72:	2a6e      	cmp	r2, #110	@ 0x6e
 8017f74:	e7da      	b.n	8017f2c <_strtod_l+0x30c>
 8017f76:	498b      	ldr	r1, [pc, #556]	@ (80181a4 <_strtod_l+0x584>)
 8017f78:	a819      	add	r0, sp, #100	@ 0x64
 8017f7a:	f002 fcf9 	bl	801a970 <__match>
 8017f7e:	2800      	cmp	r0, #0
 8017f80:	f43f aea2 	beq.w	8017cc8 <_strtod_l+0xa8>
 8017f84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017f86:	4988      	ldr	r1, [pc, #544]	@ (80181a8 <_strtod_l+0x588>)
 8017f88:	3b01      	subs	r3, #1
 8017f8a:	a819      	add	r0, sp, #100	@ 0x64
 8017f8c:	9319      	str	r3, [sp, #100]	@ 0x64
 8017f8e:	f002 fcef 	bl	801a970 <__match>
 8017f92:	b910      	cbnz	r0, 8017f9a <_strtod_l+0x37a>
 8017f94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8017f96:	3301      	adds	r3, #1
 8017f98:	9319      	str	r3, [sp, #100]	@ 0x64
 8017f9a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80181b8 <_strtod_l+0x598>
 8017f9e:	f04f 0a00 	mov.w	sl, #0
 8017fa2:	e676      	b.n	8017c92 <_strtod_l+0x72>
 8017fa4:	4881      	ldr	r0, [pc, #516]	@ (80181ac <_strtod_l+0x58c>)
 8017fa6:	f001 fba7 	bl	80196f8 <nan>
 8017faa:	ec5b ab10 	vmov	sl, fp, d0
 8017fae:	e670      	b.n	8017c92 <_strtod_l+0x72>
 8017fb0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8017fb2:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8017fb4:	eba8 0303 	sub.w	r3, r8, r3
 8017fb8:	f1b9 0f00 	cmp.w	r9, #0
 8017fbc:	bf08      	it	eq
 8017fbe:	46a9      	moveq	r9, r5
 8017fc0:	2d10      	cmp	r5, #16
 8017fc2:	9309      	str	r3, [sp, #36]	@ 0x24
 8017fc4:	462c      	mov	r4, r5
 8017fc6:	bfa8      	it	ge
 8017fc8:	2410      	movge	r4, #16
 8017fca:	f7e8 faab 	bl	8000524 <__aeabi_ui2d>
 8017fce:	2d09      	cmp	r5, #9
 8017fd0:	4682      	mov	sl, r0
 8017fd2:	468b      	mov	fp, r1
 8017fd4:	dc13      	bgt.n	8017ffe <_strtod_l+0x3de>
 8017fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	f43f ae5a 	beq.w	8017c92 <_strtod_l+0x72>
 8017fde:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8017fe0:	dd78      	ble.n	80180d4 <_strtod_l+0x4b4>
 8017fe2:	2b16      	cmp	r3, #22
 8017fe4:	dc5f      	bgt.n	80180a6 <_strtod_l+0x486>
 8017fe6:	4972      	ldr	r1, [pc, #456]	@ (80181b0 <_strtod_l+0x590>)
 8017fe8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8017fec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017ff0:	4652      	mov	r2, sl
 8017ff2:	465b      	mov	r3, fp
 8017ff4:	f7e8 fb10 	bl	8000618 <__aeabi_dmul>
 8017ff8:	4682      	mov	sl, r0
 8017ffa:	468b      	mov	fp, r1
 8017ffc:	e649      	b.n	8017c92 <_strtod_l+0x72>
 8017ffe:	4b6c      	ldr	r3, [pc, #432]	@ (80181b0 <_strtod_l+0x590>)
 8018000:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8018004:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8018008:	f7e8 fb06 	bl	8000618 <__aeabi_dmul>
 801800c:	4682      	mov	sl, r0
 801800e:	4638      	mov	r0, r7
 8018010:	468b      	mov	fp, r1
 8018012:	f7e8 fa87 	bl	8000524 <__aeabi_ui2d>
 8018016:	4602      	mov	r2, r0
 8018018:	460b      	mov	r3, r1
 801801a:	4650      	mov	r0, sl
 801801c:	4659      	mov	r1, fp
 801801e:	f7e8 f945 	bl	80002ac <__adddf3>
 8018022:	2d0f      	cmp	r5, #15
 8018024:	4682      	mov	sl, r0
 8018026:	468b      	mov	fp, r1
 8018028:	ddd5      	ble.n	8017fd6 <_strtod_l+0x3b6>
 801802a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801802c:	1b2c      	subs	r4, r5, r4
 801802e:	441c      	add	r4, r3
 8018030:	2c00      	cmp	r4, #0
 8018032:	f340 8093 	ble.w	801815c <_strtod_l+0x53c>
 8018036:	f014 030f 	ands.w	r3, r4, #15
 801803a:	d00a      	beq.n	8018052 <_strtod_l+0x432>
 801803c:	495c      	ldr	r1, [pc, #368]	@ (80181b0 <_strtod_l+0x590>)
 801803e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8018042:	4652      	mov	r2, sl
 8018044:	465b      	mov	r3, fp
 8018046:	e9d1 0100 	ldrd	r0, r1, [r1]
 801804a:	f7e8 fae5 	bl	8000618 <__aeabi_dmul>
 801804e:	4682      	mov	sl, r0
 8018050:	468b      	mov	fp, r1
 8018052:	f034 040f 	bics.w	r4, r4, #15
 8018056:	d073      	beq.n	8018140 <_strtod_l+0x520>
 8018058:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801805c:	dd49      	ble.n	80180f2 <_strtod_l+0x4d2>
 801805e:	2400      	movs	r4, #0
 8018060:	46a0      	mov	r8, r4
 8018062:	940b      	str	r4, [sp, #44]	@ 0x2c
 8018064:	46a1      	mov	r9, r4
 8018066:	9a05      	ldr	r2, [sp, #20]
 8018068:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80181b8 <_strtod_l+0x598>
 801806c:	2322      	movs	r3, #34	@ 0x22
 801806e:	6013      	str	r3, [r2, #0]
 8018070:	f04f 0a00 	mov.w	sl, #0
 8018074:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018076:	2b00      	cmp	r3, #0
 8018078:	f43f ae0b 	beq.w	8017c92 <_strtod_l+0x72>
 801807c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801807e:	9805      	ldr	r0, [sp, #20]
 8018080:	f002 fd78 	bl	801ab74 <_Bfree>
 8018084:	9805      	ldr	r0, [sp, #20]
 8018086:	4649      	mov	r1, r9
 8018088:	f002 fd74 	bl	801ab74 <_Bfree>
 801808c:	9805      	ldr	r0, [sp, #20]
 801808e:	4641      	mov	r1, r8
 8018090:	f002 fd70 	bl	801ab74 <_Bfree>
 8018094:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8018096:	9805      	ldr	r0, [sp, #20]
 8018098:	f002 fd6c 	bl	801ab74 <_Bfree>
 801809c:	9805      	ldr	r0, [sp, #20]
 801809e:	4621      	mov	r1, r4
 80180a0:	f002 fd68 	bl	801ab74 <_Bfree>
 80180a4:	e5f5      	b.n	8017c92 <_strtod_l+0x72>
 80180a6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80180a8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 80180ac:	4293      	cmp	r3, r2
 80180ae:	dbbc      	blt.n	801802a <_strtod_l+0x40a>
 80180b0:	4c3f      	ldr	r4, [pc, #252]	@ (80181b0 <_strtod_l+0x590>)
 80180b2:	f1c5 050f 	rsb	r5, r5, #15
 80180b6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80180ba:	4652      	mov	r2, sl
 80180bc:	465b      	mov	r3, fp
 80180be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80180c2:	f7e8 faa9 	bl	8000618 <__aeabi_dmul>
 80180c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80180c8:	1b5d      	subs	r5, r3, r5
 80180ca:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80180ce:	e9d4 2300 	ldrd	r2, r3, [r4]
 80180d2:	e78f      	b.n	8017ff4 <_strtod_l+0x3d4>
 80180d4:	3316      	adds	r3, #22
 80180d6:	dba8      	blt.n	801802a <_strtod_l+0x40a>
 80180d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80180da:	eba3 0808 	sub.w	r8, r3, r8
 80180de:	4b34      	ldr	r3, [pc, #208]	@ (80181b0 <_strtod_l+0x590>)
 80180e0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80180e4:	e9d8 2300 	ldrd	r2, r3, [r8]
 80180e8:	4650      	mov	r0, sl
 80180ea:	4659      	mov	r1, fp
 80180ec:	f7e8 fbbe 	bl	800086c <__aeabi_ddiv>
 80180f0:	e782      	b.n	8017ff8 <_strtod_l+0x3d8>
 80180f2:	2300      	movs	r3, #0
 80180f4:	4f2f      	ldr	r7, [pc, #188]	@ (80181b4 <_strtod_l+0x594>)
 80180f6:	1124      	asrs	r4, r4, #4
 80180f8:	4650      	mov	r0, sl
 80180fa:	4659      	mov	r1, fp
 80180fc:	461e      	mov	r6, r3
 80180fe:	2c01      	cmp	r4, #1
 8018100:	dc21      	bgt.n	8018146 <_strtod_l+0x526>
 8018102:	b10b      	cbz	r3, 8018108 <_strtod_l+0x4e8>
 8018104:	4682      	mov	sl, r0
 8018106:	468b      	mov	fp, r1
 8018108:	492a      	ldr	r1, [pc, #168]	@ (80181b4 <_strtod_l+0x594>)
 801810a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801810e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8018112:	4652      	mov	r2, sl
 8018114:	465b      	mov	r3, fp
 8018116:	e9d1 0100 	ldrd	r0, r1, [r1]
 801811a:	f7e8 fa7d 	bl	8000618 <__aeabi_dmul>
 801811e:	4b26      	ldr	r3, [pc, #152]	@ (80181b8 <_strtod_l+0x598>)
 8018120:	460a      	mov	r2, r1
 8018122:	400b      	ands	r3, r1
 8018124:	4925      	ldr	r1, [pc, #148]	@ (80181bc <_strtod_l+0x59c>)
 8018126:	428b      	cmp	r3, r1
 8018128:	4682      	mov	sl, r0
 801812a:	d898      	bhi.n	801805e <_strtod_l+0x43e>
 801812c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8018130:	428b      	cmp	r3, r1
 8018132:	bf86      	itte	hi
 8018134:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80181c0 <_strtod_l+0x5a0>
 8018138:	f04f 3aff 	movhi.w	sl, #4294967295
 801813c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8018140:	2300      	movs	r3, #0
 8018142:	9308      	str	r3, [sp, #32]
 8018144:	e076      	b.n	8018234 <_strtod_l+0x614>
 8018146:	07e2      	lsls	r2, r4, #31
 8018148:	d504      	bpl.n	8018154 <_strtod_l+0x534>
 801814a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801814e:	f7e8 fa63 	bl	8000618 <__aeabi_dmul>
 8018152:	2301      	movs	r3, #1
 8018154:	3601      	adds	r6, #1
 8018156:	1064      	asrs	r4, r4, #1
 8018158:	3708      	adds	r7, #8
 801815a:	e7d0      	b.n	80180fe <_strtod_l+0x4de>
 801815c:	d0f0      	beq.n	8018140 <_strtod_l+0x520>
 801815e:	4264      	negs	r4, r4
 8018160:	f014 020f 	ands.w	r2, r4, #15
 8018164:	d00a      	beq.n	801817c <_strtod_l+0x55c>
 8018166:	4b12      	ldr	r3, [pc, #72]	@ (80181b0 <_strtod_l+0x590>)
 8018168:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801816c:	4650      	mov	r0, sl
 801816e:	4659      	mov	r1, fp
 8018170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018174:	f7e8 fb7a 	bl	800086c <__aeabi_ddiv>
 8018178:	4682      	mov	sl, r0
 801817a:	468b      	mov	fp, r1
 801817c:	1124      	asrs	r4, r4, #4
 801817e:	d0df      	beq.n	8018140 <_strtod_l+0x520>
 8018180:	2c1f      	cmp	r4, #31
 8018182:	dd1f      	ble.n	80181c4 <_strtod_l+0x5a4>
 8018184:	2400      	movs	r4, #0
 8018186:	46a0      	mov	r8, r4
 8018188:	940b      	str	r4, [sp, #44]	@ 0x2c
 801818a:	46a1      	mov	r9, r4
 801818c:	9a05      	ldr	r2, [sp, #20]
 801818e:	2322      	movs	r3, #34	@ 0x22
 8018190:	f04f 0a00 	mov.w	sl, #0
 8018194:	f04f 0b00 	mov.w	fp, #0
 8018198:	6013      	str	r3, [r2, #0]
 801819a:	e76b      	b.n	8018074 <_strtod_l+0x454>
 801819c:	0801d1f7 	.word	0x0801d1f7
 80181a0:	0801d3bc 	.word	0x0801d3bc
 80181a4:	0801d1ef 	.word	0x0801d1ef
 80181a8:	0801d229 	.word	0x0801d229
 80181ac:	0801d3b8 	.word	0x0801d3b8
 80181b0:	0801d548 	.word	0x0801d548
 80181b4:	0801d520 	.word	0x0801d520
 80181b8:	7ff00000 	.word	0x7ff00000
 80181bc:	7ca00000 	.word	0x7ca00000
 80181c0:	7fefffff 	.word	0x7fefffff
 80181c4:	f014 0310 	ands.w	r3, r4, #16
 80181c8:	bf18      	it	ne
 80181ca:	236a      	movne	r3, #106	@ 0x6a
 80181cc:	4ea9      	ldr	r6, [pc, #676]	@ (8018474 <_strtod_l+0x854>)
 80181ce:	9308      	str	r3, [sp, #32]
 80181d0:	4650      	mov	r0, sl
 80181d2:	4659      	mov	r1, fp
 80181d4:	2300      	movs	r3, #0
 80181d6:	07e7      	lsls	r7, r4, #31
 80181d8:	d504      	bpl.n	80181e4 <_strtod_l+0x5c4>
 80181da:	e9d6 2300 	ldrd	r2, r3, [r6]
 80181de:	f7e8 fa1b 	bl	8000618 <__aeabi_dmul>
 80181e2:	2301      	movs	r3, #1
 80181e4:	1064      	asrs	r4, r4, #1
 80181e6:	f106 0608 	add.w	r6, r6, #8
 80181ea:	d1f4      	bne.n	80181d6 <_strtod_l+0x5b6>
 80181ec:	b10b      	cbz	r3, 80181f2 <_strtod_l+0x5d2>
 80181ee:	4682      	mov	sl, r0
 80181f0:	468b      	mov	fp, r1
 80181f2:	9b08      	ldr	r3, [sp, #32]
 80181f4:	b1b3      	cbz	r3, 8018224 <_strtod_l+0x604>
 80181f6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80181fa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80181fe:	2b00      	cmp	r3, #0
 8018200:	4659      	mov	r1, fp
 8018202:	dd0f      	ble.n	8018224 <_strtod_l+0x604>
 8018204:	2b1f      	cmp	r3, #31
 8018206:	dd56      	ble.n	80182b6 <_strtod_l+0x696>
 8018208:	2b34      	cmp	r3, #52	@ 0x34
 801820a:	bfde      	ittt	le
 801820c:	f04f 33ff 	movle.w	r3, #4294967295
 8018210:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8018214:	4093      	lslle	r3, r2
 8018216:	f04f 0a00 	mov.w	sl, #0
 801821a:	bfcc      	ite	gt
 801821c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8018220:	ea03 0b01 	andle.w	fp, r3, r1
 8018224:	2200      	movs	r2, #0
 8018226:	2300      	movs	r3, #0
 8018228:	4650      	mov	r0, sl
 801822a:	4659      	mov	r1, fp
 801822c:	f7e8 fc5c 	bl	8000ae8 <__aeabi_dcmpeq>
 8018230:	2800      	cmp	r0, #0
 8018232:	d1a7      	bne.n	8018184 <_strtod_l+0x564>
 8018234:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018236:	9300      	str	r3, [sp, #0]
 8018238:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801823a:	9805      	ldr	r0, [sp, #20]
 801823c:	462b      	mov	r3, r5
 801823e:	464a      	mov	r2, r9
 8018240:	f002 fd00 	bl	801ac44 <__s2b>
 8018244:	900b      	str	r0, [sp, #44]	@ 0x2c
 8018246:	2800      	cmp	r0, #0
 8018248:	f43f af09 	beq.w	801805e <_strtod_l+0x43e>
 801824c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801824e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018250:	2a00      	cmp	r2, #0
 8018252:	eba3 0308 	sub.w	r3, r3, r8
 8018256:	bfa8      	it	ge
 8018258:	2300      	movge	r3, #0
 801825a:	9312      	str	r3, [sp, #72]	@ 0x48
 801825c:	2400      	movs	r4, #0
 801825e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8018262:	9316      	str	r3, [sp, #88]	@ 0x58
 8018264:	46a0      	mov	r8, r4
 8018266:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018268:	9805      	ldr	r0, [sp, #20]
 801826a:	6859      	ldr	r1, [r3, #4]
 801826c:	f002 fc42 	bl	801aaf4 <_Balloc>
 8018270:	4681      	mov	r9, r0
 8018272:	2800      	cmp	r0, #0
 8018274:	f43f aef7 	beq.w	8018066 <_strtod_l+0x446>
 8018278:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801827a:	691a      	ldr	r2, [r3, #16]
 801827c:	3202      	adds	r2, #2
 801827e:	f103 010c 	add.w	r1, r3, #12
 8018282:	0092      	lsls	r2, r2, #2
 8018284:	300c      	adds	r0, #12
 8018286:	f001 fa28 	bl	80196da <memcpy>
 801828a:	ec4b ab10 	vmov	d0, sl, fp
 801828e:	9805      	ldr	r0, [sp, #20]
 8018290:	aa1c      	add	r2, sp, #112	@ 0x70
 8018292:	a91b      	add	r1, sp, #108	@ 0x6c
 8018294:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8018298:	f003 f808 	bl	801b2ac <__d2b>
 801829c:	901a      	str	r0, [sp, #104]	@ 0x68
 801829e:	2800      	cmp	r0, #0
 80182a0:	f43f aee1 	beq.w	8018066 <_strtod_l+0x446>
 80182a4:	9805      	ldr	r0, [sp, #20]
 80182a6:	2101      	movs	r1, #1
 80182a8:	f002 fd62 	bl	801ad70 <__i2b>
 80182ac:	4680      	mov	r8, r0
 80182ae:	b948      	cbnz	r0, 80182c4 <_strtod_l+0x6a4>
 80182b0:	f04f 0800 	mov.w	r8, #0
 80182b4:	e6d7      	b.n	8018066 <_strtod_l+0x446>
 80182b6:	f04f 32ff 	mov.w	r2, #4294967295
 80182ba:	fa02 f303 	lsl.w	r3, r2, r3
 80182be:	ea03 0a0a 	and.w	sl, r3, sl
 80182c2:	e7af      	b.n	8018224 <_strtod_l+0x604>
 80182c4:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80182c6:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80182c8:	2d00      	cmp	r5, #0
 80182ca:	bfab      	itete	ge
 80182cc:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80182ce:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80182d0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80182d2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80182d4:	bfac      	ite	ge
 80182d6:	18ef      	addge	r7, r5, r3
 80182d8:	1b5e      	sublt	r6, r3, r5
 80182da:	9b08      	ldr	r3, [sp, #32]
 80182dc:	1aed      	subs	r5, r5, r3
 80182de:	4415      	add	r5, r2
 80182e0:	4b65      	ldr	r3, [pc, #404]	@ (8018478 <_strtod_l+0x858>)
 80182e2:	3d01      	subs	r5, #1
 80182e4:	429d      	cmp	r5, r3
 80182e6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80182ea:	da50      	bge.n	801838e <_strtod_l+0x76e>
 80182ec:	1b5b      	subs	r3, r3, r5
 80182ee:	2b1f      	cmp	r3, #31
 80182f0:	eba2 0203 	sub.w	r2, r2, r3
 80182f4:	f04f 0101 	mov.w	r1, #1
 80182f8:	dc3d      	bgt.n	8018376 <_strtod_l+0x756>
 80182fa:	fa01 f303 	lsl.w	r3, r1, r3
 80182fe:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018300:	2300      	movs	r3, #0
 8018302:	9310      	str	r3, [sp, #64]	@ 0x40
 8018304:	18bd      	adds	r5, r7, r2
 8018306:	9b08      	ldr	r3, [sp, #32]
 8018308:	42af      	cmp	r7, r5
 801830a:	4416      	add	r6, r2
 801830c:	441e      	add	r6, r3
 801830e:	463b      	mov	r3, r7
 8018310:	bfa8      	it	ge
 8018312:	462b      	movge	r3, r5
 8018314:	42b3      	cmp	r3, r6
 8018316:	bfa8      	it	ge
 8018318:	4633      	movge	r3, r6
 801831a:	2b00      	cmp	r3, #0
 801831c:	bfc2      	ittt	gt
 801831e:	1aed      	subgt	r5, r5, r3
 8018320:	1af6      	subgt	r6, r6, r3
 8018322:	1aff      	subgt	r7, r7, r3
 8018324:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8018326:	2b00      	cmp	r3, #0
 8018328:	dd16      	ble.n	8018358 <_strtod_l+0x738>
 801832a:	4641      	mov	r1, r8
 801832c:	9805      	ldr	r0, [sp, #20]
 801832e:	461a      	mov	r2, r3
 8018330:	f002 fdd6 	bl	801aee0 <__pow5mult>
 8018334:	4680      	mov	r8, r0
 8018336:	2800      	cmp	r0, #0
 8018338:	d0ba      	beq.n	80182b0 <_strtod_l+0x690>
 801833a:	4601      	mov	r1, r0
 801833c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801833e:	9805      	ldr	r0, [sp, #20]
 8018340:	f002 fd2c 	bl	801ad9c <__multiply>
 8018344:	900a      	str	r0, [sp, #40]	@ 0x28
 8018346:	2800      	cmp	r0, #0
 8018348:	f43f ae8d 	beq.w	8018066 <_strtod_l+0x446>
 801834c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801834e:	9805      	ldr	r0, [sp, #20]
 8018350:	f002 fc10 	bl	801ab74 <_Bfree>
 8018354:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018356:	931a      	str	r3, [sp, #104]	@ 0x68
 8018358:	2d00      	cmp	r5, #0
 801835a:	dc1d      	bgt.n	8018398 <_strtod_l+0x778>
 801835c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801835e:	2b00      	cmp	r3, #0
 8018360:	dd23      	ble.n	80183aa <_strtod_l+0x78a>
 8018362:	4649      	mov	r1, r9
 8018364:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8018366:	9805      	ldr	r0, [sp, #20]
 8018368:	f002 fdba 	bl	801aee0 <__pow5mult>
 801836c:	4681      	mov	r9, r0
 801836e:	b9e0      	cbnz	r0, 80183aa <_strtod_l+0x78a>
 8018370:	f04f 0900 	mov.w	r9, #0
 8018374:	e677      	b.n	8018066 <_strtod_l+0x446>
 8018376:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801837a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801837e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8018382:	35e2      	adds	r5, #226	@ 0xe2
 8018384:	fa01 f305 	lsl.w	r3, r1, r5
 8018388:	9310      	str	r3, [sp, #64]	@ 0x40
 801838a:	9113      	str	r1, [sp, #76]	@ 0x4c
 801838c:	e7ba      	b.n	8018304 <_strtod_l+0x6e4>
 801838e:	2300      	movs	r3, #0
 8018390:	9310      	str	r3, [sp, #64]	@ 0x40
 8018392:	2301      	movs	r3, #1
 8018394:	9313      	str	r3, [sp, #76]	@ 0x4c
 8018396:	e7b5      	b.n	8018304 <_strtod_l+0x6e4>
 8018398:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801839a:	9805      	ldr	r0, [sp, #20]
 801839c:	462a      	mov	r2, r5
 801839e:	f002 fdf9 	bl	801af94 <__lshift>
 80183a2:	901a      	str	r0, [sp, #104]	@ 0x68
 80183a4:	2800      	cmp	r0, #0
 80183a6:	d1d9      	bne.n	801835c <_strtod_l+0x73c>
 80183a8:	e65d      	b.n	8018066 <_strtod_l+0x446>
 80183aa:	2e00      	cmp	r6, #0
 80183ac:	dd07      	ble.n	80183be <_strtod_l+0x79e>
 80183ae:	4649      	mov	r1, r9
 80183b0:	9805      	ldr	r0, [sp, #20]
 80183b2:	4632      	mov	r2, r6
 80183b4:	f002 fdee 	bl	801af94 <__lshift>
 80183b8:	4681      	mov	r9, r0
 80183ba:	2800      	cmp	r0, #0
 80183bc:	d0d8      	beq.n	8018370 <_strtod_l+0x750>
 80183be:	2f00      	cmp	r7, #0
 80183c0:	dd08      	ble.n	80183d4 <_strtod_l+0x7b4>
 80183c2:	4641      	mov	r1, r8
 80183c4:	9805      	ldr	r0, [sp, #20]
 80183c6:	463a      	mov	r2, r7
 80183c8:	f002 fde4 	bl	801af94 <__lshift>
 80183cc:	4680      	mov	r8, r0
 80183ce:	2800      	cmp	r0, #0
 80183d0:	f43f ae49 	beq.w	8018066 <_strtod_l+0x446>
 80183d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80183d6:	9805      	ldr	r0, [sp, #20]
 80183d8:	464a      	mov	r2, r9
 80183da:	f002 fe63 	bl	801b0a4 <__mdiff>
 80183de:	4604      	mov	r4, r0
 80183e0:	2800      	cmp	r0, #0
 80183e2:	f43f ae40 	beq.w	8018066 <_strtod_l+0x446>
 80183e6:	68c3      	ldr	r3, [r0, #12]
 80183e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80183ea:	2300      	movs	r3, #0
 80183ec:	60c3      	str	r3, [r0, #12]
 80183ee:	4641      	mov	r1, r8
 80183f0:	f002 fe3c 	bl	801b06c <__mcmp>
 80183f4:	2800      	cmp	r0, #0
 80183f6:	da45      	bge.n	8018484 <_strtod_l+0x864>
 80183f8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80183fa:	ea53 030a 	orrs.w	r3, r3, sl
 80183fe:	d16b      	bne.n	80184d8 <_strtod_l+0x8b8>
 8018400:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018404:	2b00      	cmp	r3, #0
 8018406:	d167      	bne.n	80184d8 <_strtod_l+0x8b8>
 8018408:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801840c:	0d1b      	lsrs	r3, r3, #20
 801840e:	051b      	lsls	r3, r3, #20
 8018410:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8018414:	d960      	bls.n	80184d8 <_strtod_l+0x8b8>
 8018416:	6963      	ldr	r3, [r4, #20]
 8018418:	b913      	cbnz	r3, 8018420 <_strtod_l+0x800>
 801841a:	6923      	ldr	r3, [r4, #16]
 801841c:	2b01      	cmp	r3, #1
 801841e:	dd5b      	ble.n	80184d8 <_strtod_l+0x8b8>
 8018420:	4621      	mov	r1, r4
 8018422:	2201      	movs	r2, #1
 8018424:	9805      	ldr	r0, [sp, #20]
 8018426:	f002 fdb5 	bl	801af94 <__lshift>
 801842a:	4641      	mov	r1, r8
 801842c:	4604      	mov	r4, r0
 801842e:	f002 fe1d 	bl	801b06c <__mcmp>
 8018432:	2800      	cmp	r0, #0
 8018434:	dd50      	ble.n	80184d8 <_strtod_l+0x8b8>
 8018436:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801843a:	9a08      	ldr	r2, [sp, #32]
 801843c:	0d1b      	lsrs	r3, r3, #20
 801843e:	051b      	lsls	r3, r3, #20
 8018440:	2a00      	cmp	r2, #0
 8018442:	d06a      	beq.n	801851a <_strtod_l+0x8fa>
 8018444:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8018448:	d867      	bhi.n	801851a <_strtod_l+0x8fa>
 801844a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801844e:	f67f ae9d 	bls.w	801818c <_strtod_l+0x56c>
 8018452:	4b0a      	ldr	r3, [pc, #40]	@ (801847c <_strtod_l+0x85c>)
 8018454:	4650      	mov	r0, sl
 8018456:	4659      	mov	r1, fp
 8018458:	2200      	movs	r2, #0
 801845a:	f7e8 f8dd 	bl	8000618 <__aeabi_dmul>
 801845e:	4b08      	ldr	r3, [pc, #32]	@ (8018480 <_strtod_l+0x860>)
 8018460:	400b      	ands	r3, r1
 8018462:	4682      	mov	sl, r0
 8018464:	468b      	mov	fp, r1
 8018466:	2b00      	cmp	r3, #0
 8018468:	f47f ae08 	bne.w	801807c <_strtod_l+0x45c>
 801846c:	9a05      	ldr	r2, [sp, #20]
 801846e:	2322      	movs	r3, #34	@ 0x22
 8018470:	6013      	str	r3, [r2, #0]
 8018472:	e603      	b.n	801807c <_strtod_l+0x45c>
 8018474:	0801d3e8 	.word	0x0801d3e8
 8018478:	fffffc02 	.word	0xfffffc02
 801847c:	39500000 	.word	0x39500000
 8018480:	7ff00000 	.word	0x7ff00000
 8018484:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8018488:	d165      	bne.n	8018556 <_strtod_l+0x936>
 801848a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801848c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8018490:	b35a      	cbz	r2, 80184ea <_strtod_l+0x8ca>
 8018492:	4a9f      	ldr	r2, [pc, #636]	@ (8018710 <_strtod_l+0xaf0>)
 8018494:	4293      	cmp	r3, r2
 8018496:	d12b      	bne.n	80184f0 <_strtod_l+0x8d0>
 8018498:	9b08      	ldr	r3, [sp, #32]
 801849a:	4651      	mov	r1, sl
 801849c:	b303      	cbz	r3, 80184e0 <_strtod_l+0x8c0>
 801849e:	4b9d      	ldr	r3, [pc, #628]	@ (8018714 <_strtod_l+0xaf4>)
 80184a0:	465a      	mov	r2, fp
 80184a2:	4013      	ands	r3, r2
 80184a4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80184a8:	f04f 32ff 	mov.w	r2, #4294967295
 80184ac:	d81b      	bhi.n	80184e6 <_strtod_l+0x8c6>
 80184ae:	0d1b      	lsrs	r3, r3, #20
 80184b0:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80184b4:	fa02 f303 	lsl.w	r3, r2, r3
 80184b8:	4299      	cmp	r1, r3
 80184ba:	d119      	bne.n	80184f0 <_strtod_l+0x8d0>
 80184bc:	4b96      	ldr	r3, [pc, #600]	@ (8018718 <_strtod_l+0xaf8>)
 80184be:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80184c0:	429a      	cmp	r2, r3
 80184c2:	d102      	bne.n	80184ca <_strtod_l+0x8aa>
 80184c4:	3101      	adds	r1, #1
 80184c6:	f43f adce 	beq.w	8018066 <_strtod_l+0x446>
 80184ca:	4b92      	ldr	r3, [pc, #584]	@ (8018714 <_strtod_l+0xaf4>)
 80184cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80184ce:	401a      	ands	r2, r3
 80184d0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80184d4:	f04f 0a00 	mov.w	sl, #0
 80184d8:	9b08      	ldr	r3, [sp, #32]
 80184da:	2b00      	cmp	r3, #0
 80184dc:	d1b9      	bne.n	8018452 <_strtod_l+0x832>
 80184de:	e5cd      	b.n	801807c <_strtod_l+0x45c>
 80184e0:	f04f 33ff 	mov.w	r3, #4294967295
 80184e4:	e7e8      	b.n	80184b8 <_strtod_l+0x898>
 80184e6:	4613      	mov	r3, r2
 80184e8:	e7e6      	b.n	80184b8 <_strtod_l+0x898>
 80184ea:	ea53 030a 	orrs.w	r3, r3, sl
 80184ee:	d0a2      	beq.n	8018436 <_strtod_l+0x816>
 80184f0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80184f2:	b1db      	cbz	r3, 801852c <_strtod_l+0x90c>
 80184f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80184f6:	4213      	tst	r3, r2
 80184f8:	d0ee      	beq.n	80184d8 <_strtod_l+0x8b8>
 80184fa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80184fc:	9a08      	ldr	r2, [sp, #32]
 80184fe:	4650      	mov	r0, sl
 8018500:	4659      	mov	r1, fp
 8018502:	b1bb      	cbz	r3, 8018534 <_strtod_l+0x914>
 8018504:	f7ff fb6c 	bl	8017be0 <sulp>
 8018508:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801850c:	ec53 2b10 	vmov	r2, r3, d0
 8018510:	f7e7 fecc 	bl	80002ac <__adddf3>
 8018514:	4682      	mov	sl, r0
 8018516:	468b      	mov	fp, r1
 8018518:	e7de      	b.n	80184d8 <_strtod_l+0x8b8>
 801851a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801851e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8018522:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8018526:	f04f 3aff 	mov.w	sl, #4294967295
 801852a:	e7d5      	b.n	80184d8 <_strtod_l+0x8b8>
 801852c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801852e:	ea13 0f0a 	tst.w	r3, sl
 8018532:	e7e1      	b.n	80184f8 <_strtod_l+0x8d8>
 8018534:	f7ff fb54 	bl	8017be0 <sulp>
 8018538:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801853c:	ec53 2b10 	vmov	r2, r3, d0
 8018540:	f7e7 feb2 	bl	80002a8 <__aeabi_dsub>
 8018544:	2200      	movs	r2, #0
 8018546:	2300      	movs	r3, #0
 8018548:	4682      	mov	sl, r0
 801854a:	468b      	mov	fp, r1
 801854c:	f7e8 facc 	bl	8000ae8 <__aeabi_dcmpeq>
 8018550:	2800      	cmp	r0, #0
 8018552:	d0c1      	beq.n	80184d8 <_strtod_l+0x8b8>
 8018554:	e61a      	b.n	801818c <_strtod_l+0x56c>
 8018556:	4641      	mov	r1, r8
 8018558:	4620      	mov	r0, r4
 801855a:	f002 feff 	bl	801b35c <__ratio>
 801855e:	ec57 6b10 	vmov	r6, r7, d0
 8018562:	2200      	movs	r2, #0
 8018564:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8018568:	4630      	mov	r0, r6
 801856a:	4639      	mov	r1, r7
 801856c:	f7e8 fad0 	bl	8000b10 <__aeabi_dcmple>
 8018570:	2800      	cmp	r0, #0
 8018572:	d06f      	beq.n	8018654 <_strtod_l+0xa34>
 8018574:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018576:	2b00      	cmp	r3, #0
 8018578:	d17a      	bne.n	8018670 <_strtod_l+0xa50>
 801857a:	f1ba 0f00 	cmp.w	sl, #0
 801857e:	d158      	bne.n	8018632 <_strtod_l+0xa12>
 8018580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018582:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018586:	2b00      	cmp	r3, #0
 8018588:	d15a      	bne.n	8018640 <_strtod_l+0xa20>
 801858a:	4b64      	ldr	r3, [pc, #400]	@ (801871c <_strtod_l+0xafc>)
 801858c:	2200      	movs	r2, #0
 801858e:	4630      	mov	r0, r6
 8018590:	4639      	mov	r1, r7
 8018592:	f7e8 fab3 	bl	8000afc <__aeabi_dcmplt>
 8018596:	2800      	cmp	r0, #0
 8018598:	d159      	bne.n	801864e <_strtod_l+0xa2e>
 801859a:	4630      	mov	r0, r6
 801859c:	4639      	mov	r1, r7
 801859e:	4b60      	ldr	r3, [pc, #384]	@ (8018720 <_strtod_l+0xb00>)
 80185a0:	2200      	movs	r2, #0
 80185a2:	f7e8 f839 	bl	8000618 <__aeabi_dmul>
 80185a6:	4606      	mov	r6, r0
 80185a8:	460f      	mov	r7, r1
 80185aa:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80185ae:	9606      	str	r6, [sp, #24]
 80185b0:	9307      	str	r3, [sp, #28]
 80185b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80185b6:	4d57      	ldr	r5, [pc, #348]	@ (8018714 <_strtod_l+0xaf4>)
 80185b8:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80185bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80185be:	401d      	ands	r5, r3
 80185c0:	4b58      	ldr	r3, [pc, #352]	@ (8018724 <_strtod_l+0xb04>)
 80185c2:	429d      	cmp	r5, r3
 80185c4:	f040 80b2 	bne.w	801872c <_strtod_l+0xb0c>
 80185c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80185ca:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80185ce:	ec4b ab10 	vmov	d0, sl, fp
 80185d2:	f002 fdfb 	bl	801b1cc <__ulp>
 80185d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80185da:	ec51 0b10 	vmov	r0, r1, d0
 80185de:	f7e8 f81b 	bl	8000618 <__aeabi_dmul>
 80185e2:	4652      	mov	r2, sl
 80185e4:	465b      	mov	r3, fp
 80185e6:	f7e7 fe61 	bl	80002ac <__adddf3>
 80185ea:	460b      	mov	r3, r1
 80185ec:	4949      	ldr	r1, [pc, #292]	@ (8018714 <_strtod_l+0xaf4>)
 80185ee:	4a4e      	ldr	r2, [pc, #312]	@ (8018728 <_strtod_l+0xb08>)
 80185f0:	4019      	ands	r1, r3
 80185f2:	4291      	cmp	r1, r2
 80185f4:	4682      	mov	sl, r0
 80185f6:	d942      	bls.n	801867e <_strtod_l+0xa5e>
 80185f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80185fa:	4b47      	ldr	r3, [pc, #284]	@ (8018718 <_strtod_l+0xaf8>)
 80185fc:	429a      	cmp	r2, r3
 80185fe:	d103      	bne.n	8018608 <_strtod_l+0x9e8>
 8018600:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8018602:	3301      	adds	r3, #1
 8018604:	f43f ad2f 	beq.w	8018066 <_strtod_l+0x446>
 8018608:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8018718 <_strtod_l+0xaf8>
 801860c:	f04f 3aff 	mov.w	sl, #4294967295
 8018610:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8018612:	9805      	ldr	r0, [sp, #20]
 8018614:	f002 faae 	bl	801ab74 <_Bfree>
 8018618:	9805      	ldr	r0, [sp, #20]
 801861a:	4649      	mov	r1, r9
 801861c:	f002 faaa 	bl	801ab74 <_Bfree>
 8018620:	9805      	ldr	r0, [sp, #20]
 8018622:	4641      	mov	r1, r8
 8018624:	f002 faa6 	bl	801ab74 <_Bfree>
 8018628:	9805      	ldr	r0, [sp, #20]
 801862a:	4621      	mov	r1, r4
 801862c:	f002 faa2 	bl	801ab74 <_Bfree>
 8018630:	e619      	b.n	8018266 <_strtod_l+0x646>
 8018632:	f1ba 0f01 	cmp.w	sl, #1
 8018636:	d103      	bne.n	8018640 <_strtod_l+0xa20>
 8018638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801863a:	2b00      	cmp	r3, #0
 801863c:	f43f ada6 	beq.w	801818c <_strtod_l+0x56c>
 8018640:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80186f0 <_strtod_l+0xad0>
 8018644:	4f35      	ldr	r7, [pc, #212]	@ (801871c <_strtod_l+0xafc>)
 8018646:	ed8d 7b06 	vstr	d7, [sp, #24]
 801864a:	2600      	movs	r6, #0
 801864c:	e7b1      	b.n	80185b2 <_strtod_l+0x992>
 801864e:	4f34      	ldr	r7, [pc, #208]	@ (8018720 <_strtod_l+0xb00>)
 8018650:	2600      	movs	r6, #0
 8018652:	e7aa      	b.n	80185aa <_strtod_l+0x98a>
 8018654:	4b32      	ldr	r3, [pc, #200]	@ (8018720 <_strtod_l+0xb00>)
 8018656:	4630      	mov	r0, r6
 8018658:	4639      	mov	r1, r7
 801865a:	2200      	movs	r2, #0
 801865c:	f7e7 ffdc 	bl	8000618 <__aeabi_dmul>
 8018660:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8018662:	4606      	mov	r6, r0
 8018664:	460f      	mov	r7, r1
 8018666:	2b00      	cmp	r3, #0
 8018668:	d09f      	beq.n	80185aa <_strtod_l+0x98a>
 801866a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801866e:	e7a0      	b.n	80185b2 <_strtod_l+0x992>
 8018670:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80186f8 <_strtod_l+0xad8>
 8018674:	ed8d 7b06 	vstr	d7, [sp, #24]
 8018678:	ec57 6b17 	vmov	r6, r7, d7
 801867c:	e799      	b.n	80185b2 <_strtod_l+0x992>
 801867e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8018682:	9b08      	ldr	r3, [sp, #32]
 8018684:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8018688:	2b00      	cmp	r3, #0
 801868a:	d1c1      	bne.n	8018610 <_strtod_l+0x9f0>
 801868c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8018690:	0d1b      	lsrs	r3, r3, #20
 8018692:	051b      	lsls	r3, r3, #20
 8018694:	429d      	cmp	r5, r3
 8018696:	d1bb      	bne.n	8018610 <_strtod_l+0x9f0>
 8018698:	4630      	mov	r0, r6
 801869a:	4639      	mov	r1, r7
 801869c:	f7e8 fc2a 	bl	8000ef4 <__aeabi_d2lz>
 80186a0:	f7e7 ff8c 	bl	80005bc <__aeabi_l2d>
 80186a4:	4602      	mov	r2, r0
 80186a6:	460b      	mov	r3, r1
 80186a8:	4630      	mov	r0, r6
 80186aa:	4639      	mov	r1, r7
 80186ac:	f7e7 fdfc 	bl	80002a8 <__aeabi_dsub>
 80186b0:	460b      	mov	r3, r1
 80186b2:	4602      	mov	r2, r0
 80186b4:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80186b8:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80186bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80186be:	ea46 060a 	orr.w	r6, r6, sl
 80186c2:	431e      	orrs	r6, r3
 80186c4:	d06f      	beq.n	80187a6 <_strtod_l+0xb86>
 80186c6:	a30e      	add	r3, pc, #56	@ (adr r3, 8018700 <_strtod_l+0xae0>)
 80186c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186cc:	f7e8 fa16 	bl	8000afc <__aeabi_dcmplt>
 80186d0:	2800      	cmp	r0, #0
 80186d2:	f47f acd3 	bne.w	801807c <_strtod_l+0x45c>
 80186d6:	a30c      	add	r3, pc, #48	@ (adr r3, 8018708 <_strtod_l+0xae8>)
 80186d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80186dc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80186e0:	f7e8 fa2a 	bl	8000b38 <__aeabi_dcmpgt>
 80186e4:	2800      	cmp	r0, #0
 80186e6:	d093      	beq.n	8018610 <_strtod_l+0x9f0>
 80186e8:	e4c8      	b.n	801807c <_strtod_l+0x45c>
 80186ea:	bf00      	nop
 80186ec:	f3af 8000 	nop.w
 80186f0:	00000000 	.word	0x00000000
 80186f4:	bff00000 	.word	0xbff00000
 80186f8:	00000000 	.word	0x00000000
 80186fc:	3ff00000 	.word	0x3ff00000
 8018700:	94a03595 	.word	0x94a03595
 8018704:	3fdfffff 	.word	0x3fdfffff
 8018708:	35afe535 	.word	0x35afe535
 801870c:	3fe00000 	.word	0x3fe00000
 8018710:	000fffff 	.word	0x000fffff
 8018714:	7ff00000 	.word	0x7ff00000
 8018718:	7fefffff 	.word	0x7fefffff
 801871c:	3ff00000 	.word	0x3ff00000
 8018720:	3fe00000 	.word	0x3fe00000
 8018724:	7fe00000 	.word	0x7fe00000
 8018728:	7c9fffff 	.word	0x7c9fffff
 801872c:	9b08      	ldr	r3, [sp, #32]
 801872e:	b323      	cbz	r3, 801877a <_strtod_l+0xb5a>
 8018730:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8018734:	d821      	bhi.n	801877a <_strtod_l+0xb5a>
 8018736:	a328      	add	r3, pc, #160	@ (adr r3, 80187d8 <_strtod_l+0xbb8>)
 8018738:	e9d3 2300 	ldrd	r2, r3, [r3]
 801873c:	4630      	mov	r0, r6
 801873e:	4639      	mov	r1, r7
 8018740:	f7e8 f9e6 	bl	8000b10 <__aeabi_dcmple>
 8018744:	b1a0      	cbz	r0, 8018770 <_strtod_l+0xb50>
 8018746:	4639      	mov	r1, r7
 8018748:	4630      	mov	r0, r6
 801874a:	f7e8 fa3d 	bl	8000bc8 <__aeabi_d2uiz>
 801874e:	2801      	cmp	r0, #1
 8018750:	bf38      	it	cc
 8018752:	2001      	movcc	r0, #1
 8018754:	f7e7 fee6 	bl	8000524 <__aeabi_ui2d>
 8018758:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801875a:	4606      	mov	r6, r0
 801875c:	460f      	mov	r7, r1
 801875e:	b9fb      	cbnz	r3, 80187a0 <_strtod_l+0xb80>
 8018760:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8018764:	9014      	str	r0, [sp, #80]	@ 0x50
 8018766:	9315      	str	r3, [sp, #84]	@ 0x54
 8018768:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801876c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8018770:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8018772:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8018776:	1b5b      	subs	r3, r3, r5
 8018778:	9311      	str	r3, [sp, #68]	@ 0x44
 801877a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801877e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8018782:	f002 fd23 	bl	801b1cc <__ulp>
 8018786:	4650      	mov	r0, sl
 8018788:	ec53 2b10 	vmov	r2, r3, d0
 801878c:	4659      	mov	r1, fp
 801878e:	f7e7 ff43 	bl	8000618 <__aeabi_dmul>
 8018792:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8018796:	f7e7 fd89 	bl	80002ac <__adddf3>
 801879a:	4682      	mov	sl, r0
 801879c:	468b      	mov	fp, r1
 801879e:	e770      	b.n	8018682 <_strtod_l+0xa62>
 80187a0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80187a4:	e7e0      	b.n	8018768 <_strtod_l+0xb48>
 80187a6:	a30e      	add	r3, pc, #56	@ (adr r3, 80187e0 <_strtod_l+0xbc0>)
 80187a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80187ac:	f7e8 f9a6 	bl	8000afc <__aeabi_dcmplt>
 80187b0:	e798      	b.n	80186e4 <_strtod_l+0xac4>
 80187b2:	2300      	movs	r3, #0
 80187b4:	930e      	str	r3, [sp, #56]	@ 0x38
 80187b6:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80187b8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80187ba:	6013      	str	r3, [r2, #0]
 80187bc:	f7ff ba6d 	b.w	8017c9a <_strtod_l+0x7a>
 80187c0:	2a65      	cmp	r2, #101	@ 0x65
 80187c2:	f43f ab68 	beq.w	8017e96 <_strtod_l+0x276>
 80187c6:	2a45      	cmp	r2, #69	@ 0x45
 80187c8:	f43f ab65 	beq.w	8017e96 <_strtod_l+0x276>
 80187cc:	2301      	movs	r3, #1
 80187ce:	f7ff bba0 	b.w	8017f12 <_strtod_l+0x2f2>
 80187d2:	bf00      	nop
 80187d4:	f3af 8000 	nop.w
 80187d8:	ffc00000 	.word	0xffc00000
 80187dc:	41dfffff 	.word	0x41dfffff
 80187e0:	94a03595 	.word	0x94a03595
 80187e4:	3fcfffff 	.word	0x3fcfffff

080187e8 <strtof>:
 80187e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80187ec:	f8df 80bc 	ldr.w	r8, [pc, #188]	@ 80188ac <strtof+0xc4>
 80187f0:	4b29      	ldr	r3, [pc, #164]	@ (8018898 <strtof+0xb0>)
 80187f2:	460a      	mov	r2, r1
 80187f4:	ed2d 8b02 	vpush	{d8}
 80187f8:	4601      	mov	r1, r0
 80187fa:	f8d8 0000 	ldr.w	r0, [r8]
 80187fe:	f7ff fa0f 	bl	8017c20 <_strtod_l>
 8018802:	ec55 4b10 	vmov	r4, r5, d0
 8018806:	4622      	mov	r2, r4
 8018808:	462b      	mov	r3, r5
 801880a:	4620      	mov	r0, r4
 801880c:	4629      	mov	r1, r5
 801880e:	f7e8 f99d 	bl	8000b4c <__aeabi_dcmpun>
 8018812:	b190      	cbz	r0, 801883a <strtof+0x52>
 8018814:	2d00      	cmp	r5, #0
 8018816:	4821      	ldr	r0, [pc, #132]	@ (801889c <strtof+0xb4>)
 8018818:	da09      	bge.n	801882e <strtof+0x46>
 801881a:	f000 ff75 	bl	8019708 <nanf>
 801881e:	eeb1 8a40 	vneg.f32	s16, s0
 8018822:	eeb0 0a48 	vmov.f32	s0, s16
 8018826:	ecbd 8b02 	vpop	{d8}
 801882a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801882e:	ecbd 8b02 	vpop	{d8}
 8018832:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018836:	f000 bf67 	b.w	8019708 <nanf>
 801883a:	4620      	mov	r0, r4
 801883c:	4629      	mov	r1, r5
 801883e:	f7e8 f9e3 	bl	8000c08 <__aeabi_d2f>
 8018842:	ee08 0a10 	vmov	s16, r0
 8018846:	eddf 7a16 	vldr	s15, [pc, #88]	@ 80188a0 <strtof+0xb8>
 801884a:	eeb0 7ac8 	vabs.f32	s14, s16
 801884e:	eeb4 7a67 	vcmp.f32	s14, s15
 8018852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8018856:	dd11      	ble.n	801887c <strtof+0x94>
 8018858:	f025 4700 	bic.w	r7, r5, #2147483648	@ 0x80000000
 801885c:	4b11      	ldr	r3, [pc, #68]	@ (80188a4 <strtof+0xbc>)
 801885e:	f04f 32ff 	mov.w	r2, #4294967295
 8018862:	4620      	mov	r0, r4
 8018864:	4639      	mov	r1, r7
 8018866:	f7e8 f971 	bl	8000b4c <__aeabi_dcmpun>
 801886a:	b980      	cbnz	r0, 801888e <strtof+0xa6>
 801886c:	4b0d      	ldr	r3, [pc, #52]	@ (80188a4 <strtof+0xbc>)
 801886e:	f04f 32ff 	mov.w	r2, #4294967295
 8018872:	4620      	mov	r0, r4
 8018874:	4639      	mov	r1, r7
 8018876:	f7e8 f94b 	bl	8000b10 <__aeabi_dcmple>
 801887a:	b940      	cbnz	r0, 801888e <strtof+0xa6>
 801887c:	ee18 3a10 	vmov	r3, s16
 8018880:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8018884:	d1cd      	bne.n	8018822 <strtof+0x3a>
 8018886:	4b08      	ldr	r3, [pc, #32]	@ (80188a8 <strtof+0xc0>)
 8018888:	402b      	ands	r3, r5
 801888a:	2b00      	cmp	r3, #0
 801888c:	d0c9      	beq.n	8018822 <strtof+0x3a>
 801888e:	f8d8 3000 	ldr.w	r3, [r8]
 8018892:	2222      	movs	r2, #34	@ 0x22
 8018894:	601a      	str	r2, [r3, #0]
 8018896:	e7c4      	b.n	8018822 <strtof+0x3a>
 8018898:	200002c8 	.word	0x200002c8
 801889c:	0801d3b8 	.word	0x0801d3b8
 80188a0:	7f7fffff 	.word	0x7f7fffff
 80188a4:	7fefffff 	.word	0x7fefffff
 80188a8:	7ff00000 	.word	0x7ff00000
 80188ac:	20000434 	.word	0x20000434

080188b0 <_strtol_l.isra.0>:
 80188b0:	2b24      	cmp	r3, #36	@ 0x24
 80188b2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80188b6:	4686      	mov	lr, r0
 80188b8:	4690      	mov	r8, r2
 80188ba:	d801      	bhi.n	80188c0 <_strtol_l.isra.0+0x10>
 80188bc:	2b01      	cmp	r3, #1
 80188be:	d106      	bne.n	80188ce <_strtol_l.isra.0+0x1e>
 80188c0:	f000 fede 	bl	8019680 <__errno>
 80188c4:	2316      	movs	r3, #22
 80188c6:	6003      	str	r3, [r0, #0]
 80188c8:	2000      	movs	r0, #0
 80188ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80188ce:	4834      	ldr	r0, [pc, #208]	@ (80189a0 <_strtol_l.isra.0+0xf0>)
 80188d0:	460d      	mov	r5, r1
 80188d2:	462a      	mov	r2, r5
 80188d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80188d8:	5d06      	ldrb	r6, [r0, r4]
 80188da:	f016 0608 	ands.w	r6, r6, #8
 80188de:	d1f8      	bne.n	80188d2 <_strtol_l.isra.0+0x22>
 80188e0:	2c2d      	cmp	r4, #45	@ 0x2d
 80188e2:	d110      	bne.n	8018906 <_strtol_l.isra.0+0x56>
 80188e4:	782c      	ldrb	r4, [r5, #0]
 80188e6:	2601      	movs	r6, #1
 80188e8:	1c95      	adds	r5, r2, #2
 80188ea:	f033 0210 	bics.w	r2, r3, #16
 80188ee:	d115      	bne.n	801891c <_strtol_l.isra.0+0x6c>
 80188f0:	2c30      	cmp	r4, #48	@ 0x30
 80188f2:	d10d      	bne.n	8018910 <_strtol_l.isra.0+0x60>
 80188f4:	782a      	ldrb	r2, [r5, #0]
 80188f6:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80188fa:	2a58      	cmp	r2, #88	@ 0x58
 80188fc:	d108      	bne.n	8018910 <_strtol_l.isra.0+0x60>
 80188fe:	786c      	ldrb	r4, [r5, #1]
 8018900:	3502      	adds	r5, #2
 8018902:	2310      	movs	r3, #16
 8018904:	e00a      	b.n	801891c <_strtol_l.isra.0+0x6c>
 8018906:	2c2b      	cmp	r4, #43	@ 0x2b
 8018908:	bf04      	itt	eq
 801890a:	782c      	ldrbeq	r4, [r5, #0]
 801890c:	1c95      	addeq	r5, r2, #2
 801890e:	e7ec      	b.n	80188ea <_strtol_l.isra.0+0x3a>
 8018910:	2b00      	cmp	r3, #0
 8018912:	d1f6      	bne.n	8018902 <_strtol_l.isra.0+0x52>
 8018914:	2c30      	cmp	r4, #48	@ 0x30
 8018916:	bf14      	ite	ne
 8018918:	230a      	movne	r3, #10
 801891a:	2308      	moveq	r3, #8
 801891c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8018920:	f10c 3cff 	add.w	ip, ip, #4294967295
 8018924:	2200      	movs	r2, #0
 8018926:	fbbc f9f3 	udiv	r9, ip, r3
 801892a:	4610      	mov	r0, r2
 801892c:	fb03 ca19 	mls	sl, r3, r9, ip
 8018930:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8018934:	2f09      	cmp	r7, #9
 8018936:	d80f      	bhi.n	8018958 <_strtol_l.isra.0+0xa8>
 8018938:	463c      	mov	r4, r7
 801893a:	42a3      	cmp	r3, r4
 801893c:	dd1b      	ble.n	8018976 <_strtol_l.isra.0+0xc6>
 801893e:	1c57      	adds	r7, r2, #1
 8018940:	d007      	beq.n	8018952 <_strtol_l.isra.0+0xa2>
 8018942:	4581      	cmp	r9, r0
 8018944:	d314      	bcc.n	8018970 <_strtol_l.isra.0+0xc0>
 8018946:	d101      	bne.n	801894c <_strtol_l.isra.0+0x9c>
 8018948:	45a2      	cmp	sl, r4
 801894a:	db11      	blt.n	8018970 <_strtol_l.isra.0+0xc0>
 801894c:	fb00 4003 	mla	r0, r0, r3, r4
 8018950:	2201      	movs	r2, #1
 8018952:	f815 4b01 	ldrb.w	r4, [r5], #1
 8018956:	e7eb      	b.n	8018930 <_strtol_l.isra.0+0x80>
 8018958:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801895c:	2f19      	cmp	r7, #25
 801895e:	d801      	bhi.n	8018964 <_strtol_l.isra.0+0xb4>
 8018960:	3c37      	subs	r4, #55	@ 0x37
 8018962:	e7ea      	b.n	801893a <_strtol_l.isra.0+0x8a>
 8018964:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8018968:	2f19      	cmp	r7, #25
 801896a:	d804      	bhi.n	8018976 <_strtol_l.isra.0+0xc6>
 801896c:	3c57      	subs	r4, #87	@ 0x57
 801896e:	e7e4      	b.n	801893a <_strtol_l.isra.0+0x8a>
 8018970:	f04f 32ff 	mov.w	r2, #4294967295
 8018974:	e7ed      	b.n	8018952 <_strtol_l.isra.0+0xa2>
 8018976:	1c53      	adds	r3, r2, #1
 8018978:	d108      	bne.n	801898c <_strtol_l.isra.0+0xdc>
 801897a:	2322      	movs	r3, #34	@ 0x22
 801897c:	f8ce 3000 	str.w	r3, [lr]
 8018980:	4660      	mov	r0, ip
 8018982:	f1b8 0f00 	cmp.w	r8, #0
 8018986:	d0a0      	beq.n	80188ca <_strtol_l.isra.0+0x1a>
 8018988:	1e69      	subs	r1, r5, #1
 801898a:	e006      	b.n	801899a <_strtol_l.isra.0+0xea>
 801898c:	b106      	cbz	r6, 8018990 <_strtol_l.isra.0+0xe0>
 801898e:	4240      	negs	r0, r0
 8018990:	f1b8 0f00 	cmp.w	r8, #0
 8018994:	d099      	beq.n	80188ca <_strtol_l.isra.0+0x1a>
 8018996:	2a00      	cmp	r2, #0
 8018998:	d1f6      	bne.n	8018988 <_strtol_l.isra.0+0xd8>
 801899a:	f8c8 1000 	str.w	r1, [r8]
 801899e:	e794      	b.n	80188ca <_strtol_l.isra.0+0x1a>
 80189a0:	0801d411 	.word	0x0801d411

080189a4 <strtol>:
 80189a4:	4613      	mov	r3, r2
 80189a6:	460a      	mov	r2, r1
 80189a8:	4601      	mov	r1, r0
 80189aa:	4802      	ldr	r0, [pc, #8]	@ (80189b4 <strtol+0x10>)
 80189ac:	6800      	ldr	r0, [r0, #0]
 80189ae:	f7ff bf7f 	b.w	80188b0 <_strtol_l.isra.0>
 80189b2:	bf00      	nop
 80189b4:	20000434 	.word	0x20000434

080189b8 <__cvt>:
 80189b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80189bc:	ec57 6b10 	vmov	r6, r7, d0
 80189c0:	2f00      	cmp	r7, #0
 80189c2:	460c      	mov	r4, r1
 80189c4:	4619      	mov	r1, r3
 80189c6:	463b      	mov	r3, r7
 80189c8:	bfbb      	ittet	lt
 80189ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80189ce:	461f      	movlt	r7, r3
 80189d0:	2300      	movge	r3, #0
 80189d2:	232d      	movlt	r3, #45	@ 0x2d
 80189d4:	700b      	strb	r3, [r1, #0]
 80189d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80189d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80189dc:	4691      	mov	r9, r2
 80189de:	f023 0820 	bic.w	r8, r3, #32
 80189e2:	bfbc      	itt	lt
 80189e4:	4632      	movlt	r2, r6
 80189e6:	4616      	movlt	r6, r2
 80189e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80189ec:	d005      	beq.n	80189fa <__cvt+0x42>
 80189ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80189f2:	d100      	bne.n	80189f6 <__cvt+0x3e>
 80189f4:	3401      	adds	r4, #1
 80189f6:	2102      	movs	r1, #2
 80189f8:	e000      	b.n	80189fc <__cvt+0x44>
 80189fa:	2103      	movs	r1, #3
 80189fc:	ab03      	add	r3, sp, #12
 80189fe:	9301      	str	r3, [sp, #4]
 8018a00:	ab02      	add	r3, sp, #8
 8018a02:	9300      	str	r3, [sp, #0]
 8018a04:	ec47 6b10 	vmov	d0, r6, r7
 8018a08:	4653      	mov	r3, sl
 8018a0a:	4622      	mov	r2, r4
 8018a0c:	f000 ff0c 	bl	8019828 <_dtoa_r>
 8018a10:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8018a14:	4605      	mov	r5, r0
 8018a16:	d119      	bne.n	8018a4c <__cvt+0x94>
 8018a18:	f019 0f01 	tst.w	r9, #1
 8018a1c:	d00e      	beq.n	8018a3c <__cvt+0x84>
 8018a1e:	eb00 0904 	add.w	r9, r0, r4
 8018a22:	2200      	movs	r2, #0
 8018a24:	2300      	movs	r3, #0
 8018a26:	4630      	mov	r0, r6
 8018a28:	4639      	mov	r1, r7
 8018a2a:	f7e8 f85d 	bl	8000ae8 <__aeabi_dcmpeq>
 8018a2e:	b108      	cbz	r0, 8018a34 <__cvt+0x7c>
 8018a30:	f8cd 900c 	str.w	r9, [sp, #12]
 8018a34:	2230      	movs	r2, #48	@ 0x30
 8018a36:	9b03      	ldr	r3, [sp, #12]
 8018a38:	454b      	cmp	r3, r9
 8018a3a:	d31e      	bcc.n	8018a7a <__cvt+0xc2>
 8018a3c:	9b03      	ldr	r3, [sp, #12]
 8018a3e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8018a40:	1b5b      	subs	r3, r3, r5
 8018a42:	4628      	mov	r0, r5
 8018a44:	6013      	str	r3, [r2, #0]
 8018a46:	b004      	add	sp, #16
 8018a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018a4c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8018a50:	eb00 0904 	add.w	r9, r0, r4
 8018a54:	d1e5      	bne.n	8018a22 <__cvt+0x6a>
 8018a56:	7803      	ldrb	r3, [r0, #0]
 8018a58:	2b30      	cmp	r3, #48	@ 0x30
 8018a5a:	d10a      	bne.n	8018a72 <__cvt+0xba>
 8018a5c:	2200      	movs	r2, #0
 8018a5e:	2300      	movs	r3, #0
 8018a60:	4630      	mov	r0, r6
 8018a62:	4639      	mov	r1, r7
 8018a64:	f7e8 f840 	bl	8000ae8 <__aeabi_dcmpeq>
 8018a68:	b918      	cbnz	r0, 8018a72 <__cvt+0xba>
 8018a6a:	f1c4 0401 	rsb	r4, r4, #1
 8018a6e:	f8ca 4000 	str.w	r4, [sl]
 8018a72:	f8da 3000 	ldr.w	r3, [sl]
 8018a76:	4499      	add	r9, r3
 8018a78:	e7d3      	b.n	8018a22 <__cvt+0x6a>
 8018a7a:	1c59      	adds	r1, r3, #1
 8018a7c:	9103      	str	r1, [sp, #12]
 8018a7e:	701a      	strb	r2, [r3, #0]
 8018a80:	e7d9      	b.n	8018a36 <__cvt+0x7e>

08018a82 <__exponent>:
 8018a82:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8018a84:	2900      	cmp	r1, #0
 8018a86:	bfba      	itte	lt
 8018a88:	4249      	neglt	r1, r1
 8018a8a:	232d      	movlt	r3, #45	@ 0x2d
 8018a8c:	232b      	movge	r3, #43	@ 0x2b
 8018a8e:	2909      	cmp	r1, #9
 8018a90:	7002      	strb	r2, [r0, #0]
 8018a92:	7043      	strb	r3, [r0, #1]
 8018a94:	dd29      	ble.n	8018aea <__exponent+0x68>
 8018a96:	f10d 0307 	add.w	r3, sp, #7
 8018a9a:	461d      	mov	r5, r3
 8018a9c:	270a      	movs	r7, #10
 8018a9e:	461a      	mov	r2, r3
 8018aa0:	fbb1 f6f7 	udiv	r6, r1, r7
 8018aa4:	fb07 1416 	mls	r4, r7, r6, r1
 8018aa8:	3430      	adds	r4, #48	@ 0x30
 8018aaa:	f802 4c01 	strb.w	r4, [r2, #-1]
 8018aae:	460c      	mov	r4, r1
 8018ab0:	2c63      	cmp	r4, #99	@ 0x63
 8018ab2:	f103 33ff 	add.w	r3, r3, #4294967295
 8018ab6:	4631      	mov	r1, r6
 8018ab8:	dcf1      	bgt.n	8018a9e <__exponent+0x1c>
 8018aba:	3130      	adds	r1, #48	@ 0x30
 8018abc:	1e94      	subs	r4, r2, #2
 8018abe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018ac2:	1c41      	adds	r1, r0, #1
 8018ac4:	4623      	mov	r3, r4
 8018ac6:	42ab      	cmp	r3, r5
 8018ac8:	d30a      	bcc.n	8018ae0 <__exponent+0x5e>
 8018aca:	f10d 0309 	add.w	r3, sp, #9
 8018ace:	1a9b      	subs	r3, r3, r2
 8018ad0:	42ac      	cmp	r4, r5
 8018ad2:	bf88      	it	hi
 8018ad4:	2300      	movhi	r3, #0
 8018ad6:	3302      	adds	r3, #2
 8018ad8:	4403      	add	r3, r0
 8018ada:	1a18      	subs	r0, r3, r0
 8018adc:	b003      	add	sp, #12
 8018ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018ae0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8018ae4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8018ae8:	e7ed      	b.n	8018ac6 <__exponent+0x44>
 8018aea:	2330      	movs	r3, #48	@ 0x30
 8018aec:	3130      	adds	r1, #48	@ 0x30
 8018aee:	7083      	strb	r3, [r0, #2]
 8018af0:	70c1      	strb	r1, [r0, #3]
 8018af2:	1d03      	adds	r3, r0, #4
 8018af4:	e7f1      	b.n	8018ada <__exponent+0x58>
	...

08018af8 <_printf_float>:
 8018af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018afc:	b08d      	sub	sp, #52	@ 0x34
 8018afe:	460c      	mov	r4, r1
 8018b00:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8018b04:	4616      	mov	r6, r2
 8018b06:	461f      	mov	r7, r3
 8018b08:	4605      	mov	r5, r0
 8018b0a:	f000 fd5f 	bl	80195cc <_localeconv_r>
 8018b0e:	6803      	ldr	r3, [r0, #0]
 8018b10:	9304      	str	r3, [sp, #16]
 8018b12:	4618      	mov	r0, r3
 8018b14:	f7e7 fbbc 	bl	8000290 <strlen>
 8018b18:	2300      	movs	r3, #0
 8018b1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8018b1c:	f8d8 3000 	ldr.w	r3, [r8]
 8018b20:	9005      	str	r0, [sp, #20]
 8018b22:	3307      	adds	r3, #7
 8018b24:	f023 0307 	bic.w	r3, r3, #7
 8018b28:	f103 0208 	add.w	r2, r3, #8
 8018b2c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8018b30:	f8d4 b000 	ldr.w	fp, [r4]
 8018b34:	f8c8 2000 	str.w	r2, [r8]
 8018b38:	e9d3 8900 	ldrd	r8, r9, [r3]
 8018b3c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8018b40:	9307      	str	r3, [sp, #28]
 8018b42:	f8cd 8018 	str.w	r8, [sp, #24]
 8018b46:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8018b4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018b4e:	4b9c      	ldr	r3, [pc, #624]	@ (8018dc0 <_printf_float+0x2c8>)
 8018b50:	f04f 32ff 	mov.w	r2, #4294967295
 8018b54:	f7e7 fffa 	bl	8000b4c <__aeabi_dcmpun>
 8018b58:	bb70      	cbnz	r0, 8018bb8 <_printf_float+0xc0>
 8018b5a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8018b5e:	4b98      	ldr	r3, [pc, #608]	@ (8018dc0 <_printf_float+0x2c8>)
 8018b60:	f04f 32ff 	mov.w	r2, #4294967295
 8018b64:	f7e7 ffd4 	bl	8000b10 <__aeabi_dcmple>
 8018b68:	bb30      	cbnz	r0, 8018bb8 <_printf_float+0xc0>
 8018b6a:	2200      	movs	r2, #0
 8018b6c:	2300      	movs	r3, #0
 8018b6e:	4640      	mov	r0, r8
 8018b70:	4649      	mov	r1, r9
 8018b72:	f7e7 ffc3 	bl	8000afc <__aeabi_dcmplt>
 8018b76:	b110      	cbz	r0, 8018b7e <_printf_float+0x86>
 8018b78:	232d      	movs	r3, #45	@ 0x2d
 8018b7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018b7e:	4a91      	ldr	r2, [pc, #580]	@ (8018dc4 <_printf_float+0x2cc>)
 8018b80:	4b91      	ldr	r3, [pc, #580]	@ (8018dc8 <_printf_float+0x2d0>)
 8018b82:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8018b86:	bf8c      	ite	hi
 8018b88:	4690      	movhi	r8, r2
 8018b8a:	4698      	movls	r8, r3
 8018b8c:	2303      	movs	r3, #3
 8018b8e:	6123      	str	r3, [r4, #16]
 8018b90:	f02b 0304 	bic.w	r3, fp, #4
 8018b94:	6023      	str	r3, [r4, #0]
 8018b96:	f04f 0900 	mov.w	r9, #0
 8018b9a:	9700      	str	r7, [sp, #0]
 8018b9c:	4633      	mov	r3, r6
 8018b9e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8018ba0:	4621      	mov	r1, r4
 8018ba2:	4628      	mov	r0, r5
 8018ba4:	f000 f9d2 	bl	8018f4c <_printf_common>
 8018ba8:	3001      	adds	r0, #1
 8018baa:	f040 808d 	bne.w	8018cc8 <_printf_float+0x1d0>
 8018bae:	f04f 30ff 	mov.w	r0, #4294967295
 8018bb2:	b00d      	add	sp, #52	@ 0x34
 8018bb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018bb8:	4642      	mov	r2, r8
 8018bba:	464b      	mov	r3, r9
 8018bbc:	4640      	mov	r0, r8
 8018bbe:	4649      	mov	r1, r9
 8018bc0:	f7e7 ffc4 	bl	8000b4c <__aeabi_dcmpun>
 8018bc4:	b140      	cbz	r0, 8018bd8 <_printf_float+0xe0>
 8018bc6:	464b      	mov	r3, r9
 8018bc8:	2b00      	cmp	r3, #0
 8018bca:	bfbc      	itt	lt
 8018bcc:	232d      	movlt	r3, #45	@ 0x2d
 8018bce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8018bd2:	4a7e      	ldr	r2, [pc, #504]	@ (8018dcc <_printf_float+0x2d4>)
 8018bd4:	4b7e      	ldr	r3, [pc, #504]	@ (8018dd0 <_printf_float+0x2d8>)
 8018bd6:	e7d4      	b.n	8018b82 <_printf_float+0x8a>
 8018bd8:	6863      	ldr	r3, [r4, #4]
 8018bda:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8018bde:	9206      	str	r2, [sp, #24]
 8018be0:	1c5a      	adds	r2, r3, #1
 8018be2:	d13b      	bne.n	8018c5c <_printf_float+0x164>
 8018be4:	2306      	movs	r3, #6
 8018be6:	6063      	str	r3, [r4, #4]
 8018be8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8018bec:	2300      	movs	r3, #0
 8018bee:	6022      	str	r2, [r4, #0]
 8018bf0:	9303      	str	r3, [sp, #12]
 8018bf2:	ab0a      	add	r3, sp, #40	@ 0x28
 8018bf4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8018bf8:	ab09      	add	r3, sp, #36	@ 0x24
 8018bfa:	9300      	str	r3, [sp, #0]
 8018bfc:	6861      	ldr	r1, [r4, #4]
 8018bfe:	ec49 8b10 	vmov	d0, r8, r9
 8018c02:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8018c06:	4628      	mov	r0, r5
 8018c08:	f7ff fed6 	bl	80189b8 <__cvt>
 8018c0c:	9b06      	ldr	r3, [sp, #24]
 8018c0e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018c10:	2b47      	cmp	r3, #71	@ 0x47
 8018c12:	4680      	mov	r8, r0
 8018c14:	d129      	bne.n	8018c6a <_printf_float+0x172>
 8018c16:	1cc8      	adds	r0, r1, #3
 8018c18:	db02      	blt.n	8018c20 <_printf_float+0x128>
 8018c1a:	6863      	ldr	r3, [r4, #4]
 8018c1c:	4299      	cmp	r1, r3
 8018c1e:	dd41      	ble.n	8018ca4 <_printf_float+0x1ac>
 8018c20:	f1aa 0a02 	sub.w	sl, sl, #2
 8018c24:	fa5f fa8a 	uxtb.w	sl, sl
 8018c28:	3901      	subs	r1, #1
 8018c2a:	4652      	mov	r2, sl
 8018c2c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8018c30:	9109      	str	r1, [sp, #36]	@ 0x24
 8018c32:	f7ff ff26 	bl	8018a82 <__exponent>
 8018c36:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018c38:	1813      	adds	r3, r2, r0
 8018c3a:	2a01      	cmp	r2, #1
 8018c3c:	4681      	mov	r9, r0
 8018c3e:	6123      	str	r3, [r4, #16]
 8018c40:	dc02      	bgt.n	8018c48 <_printf_float+0x150>
 8018c42:	6822      	ldr	r2, [r4, #0]
 8018c44:	07d2      	lsls	r2, r2, #31
 8018c46:	d501      	bpl.n	8018c4c <_printf_float+0x154>
 8018c48:	3301      	adds	r3, #1
 8018c4a:	6123      	str	r3, [r4, #16]
 8018c4c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018c50:	2b00      	cmp	r3, #0
 8018c52:	d0a2      	beq.n	8018b9a <_printf_float+0xa2>
 8018c54:	232d      	movs	r3, #45	@ 0x2d
 8018c56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018c5a:	e79e      	b.n	8018b9a <_printf_float+0xa2>
 8018c5c:	9a06      	ldr	r2, [sp, #24]
 8018c5e:	2a47      	cmp	r2, #71	@ 0x47
 8018c60:	d1c2      	bne.n	8018be8 <_printf_float+0xf0>
 8018c62:	2b00      	cmp	r3, #0
 8018c64:	d1c0      	bne.n	8018be8 <_printf_float+0xf0>
 8018c66:	2301      	movs	r3, #1
 8018c68:	e7bd      	b.n	8018be6 <_printf_float+0xee>
 8018c6a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018c6e:	d9db      	bls.n	8018c28 <_printf_float+0x130>
 8018c70:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8018c74:	d118      	bne.n	8018ca8 <_printf_float+0x1b0>
 8018c76:	2900      	cmp	r1, #0
 8018c78:	6863      	ldr	r3, [r4, #4]
 8018c7a:	dd0b      	ble.n	8018c94 <_printf_float+0x19c>
 8018c7c:	6121      	str	r1, [r4, #16]
 8018c7e:	b913      	cbnz	r3, 8018c86 <_printf_float+0x18e>
 8018c80:	6822      	ldr	r2, [r4, #0]
 8018c82:	07d0      	lsls	r0, r2, #31
 8018c84:	d502      	bpl.n	8018c8c <_printf_float+0x194>
 8018c86:	3301      	adds	r3, #1
 8018c88:	440b      	add	r3, r1
 8018c8a:	6123      	str	r3, [r4, #16]
 8018c8c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8018c8e:	f04f 0900 	mov.w	r9, #0
 8018c92:	e7db      	b.n	8018c4c <_printf_float+0x154>
 8018c94:	b913      	cbnz	r3, 8018c9c <_printf_float+0x1a4>
 8018c96:	6822      	ldr	r2, [r4, #0]
 8018c98:	07d2      	lsls	r2, r2, #31
 8018c9a:	d501      	bpl.n	8018ca0 <_printf_float+0x1a8>
 8018c9c:	3302      	adds	r3, #2
 8018c9e:	e7f4      	b.n	8018c8a <_printf_float+0x192>
 8018ca0:	2301      	movs	r3, #1
 8018ca2:	e7f2      	b.n	8018c8a <_printf_float+0x192>
 8018ca4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8018ca8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8018caa:	4299      	cmp	r1, r3
 8018cac:	db05      	blt.n	8018cba <_printf_float+0x1c2>
 8018cae:	6823      	ldr	r3, [r4, #0]
 8018cb0:	6121      	str	r1, [r4, #16]
 8018cb2:	07d8      	lsls	r0, r3, #31
 8018cb4:	d5ea      	bpl.n	8018c8c <_printf_float+0x194>
 8018cb6:	1c4b      	adds	r3, r1, #1
 8018cb8:	e7e7      	b.n	8018c8a <_printf_float+0x192>
 8018cba:	2900      	cmp	r1, #0
 8018cbc:	bfd4      	ite	le
 8018cbe:	f1c1 0202 	rsble	r2, r1, #2
 8018cc2:	2201      	movgt	r2, #1
 8018cc4:	4413      	add	r3, r2
 8018cc6:	e7e0      	b.n	8018c8a <_printf_float+0x192>
 8018cc8:	6823      	ldr	r3, [r4, #0]
 8018cca:	055a      	lsls	r2, r3, #21
 8018ccc:	d407      	bmi.n	8018cde <_printf_float+0x1e6>
 8018cce:	6923      	ldr	r3, [r4, #16]
 8018cd0:	4642      	mov	r2, r8
 8018cd2:	4631      	mov	r1, r6
 8018cd4:	4628      	mov	r0, r5
 8018cd6:	47b8      	blx	r7
 8018cd8:	3001      	adds	r0, #1
 8018cda:	d12b      	bne.n	8018d34 <_printf_float+0x23c>
 8018cdc:	e767      	b.n	8018bae <_printf_float+0xb6>
 8018cde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018ce2:	f240 80dd 	bls.w	8018ea0 <_printf_float+0x3a8>
 8018ce6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018cea:	2200      	movs	r2, #0
 8018cec:	2300      	movs	r3, #0
 8018cee:	f7e7 fefb 	bl	8000ae8 <__aeabi_dcmpeq>
 8018cf2:	2800      	cmp	r0, #0
 8018cf4:	d033      	beq.n	8018d5e <_printf_float+0x266>
 8018cf6:	4a37      	ldr	r2, [pc, #220]	@ (8018dd4 <_printf_float+0x2dc>)
 8018cf8:	2301      	movs	r3, #1
 8018cfa:	4631      	mov	r1, r6
 8018cfc:	4628      	mov	r0, r5
 8018cfe:	47b8      	blx	r7
 8018d00:	3001      	adds	r0, #1
 8018d02:	f43f af54 	beq.w	8018bae <_printf_float+0xb6>
 8018d06:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8018d0a:	4543      	cmp	r3, r8
 8018d0c:	db02      	blt.n	8018d14 <_printf_float+0x21c>
 8018d0e:	6823      	ldr	r3, [r4, #0]
 8018d10:	07d8      	lsls	r0, r3, #31
 8018d12:	d50f      	bpl.n	8018d34 <_printf_float+0x23c>
 8018d14:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018d18:	4631      	mov	r1, r6
 8018d1a:	4628      	mov	r0, r5
 8018d1c:	47b8      	blx	r7
 8018d1e:	3001      	adds	r0, #1
 8018d20:	f43f af45 	beq.w	8018bae <_printf_float+0xb6>
 8018d24:	f04f 0900 	mov.w	r9, #0
 8018d28:	f108 38ff 	add.w	r8, r8, #4294967295
 8018d2c:	f104 0a1a 	add.w	sl, r4, #26
 8018d30:	45c8      	cmp	r8, r9
 8018d32:	dc09      	bgt.n	8018d48 <_printf_float+0x250>
 8018d34:	6823      	ldr	r3, [r4, #0]
 8018d36:	079b      	lsls	r3, r3, #30
 8018d38:	f100 8103 	bmi.w	8018f42 <_printf_float+0x44a>
 8018d3c:	68e0      	ldr	r0, [r4, #12]
 8018d3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018d40:	4298      	cmp	r0, r3
 8018d42:	bfb8      	it	lt
 8018d44:	4618      	movlt	r0, r3
 8018d46:	e734      	b.n	8018bb2 <_printf_float+0xba>
 8018d48:	2301      	movs	r3, #1
 8018d4a:	4652      	mov	r2, sl
 8018d4c:	4631      	mov	r1, r6
 8018d4e:	4628      	mov	r0, r5
 8018d50:	47b8      	blx	r7
 8018d52:	3001      	adds	r0, #1
 8018d54:	f43f af2b 	beq.w	8018bae <_printf_float+0xb6>
 8018d58:	f109 0901 	add.w	r9, r9, #1
 8018d5c:	e7e8      	b.n	8018d30 <_printf_float+0x238>
 8018d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018d60:	2b00      	cmp	r3, #0
 8018d62:	dc39      	bgt.n	8018dd8 <_printf_float+0x2e0>
 8018d64:	4a1b      	ldr	r2, [pc, #108]	@ (8018dd4 <_printf_float+0x2dc>)
 8018d66:	2301      	movs	r3, #1
 8018d68:	4631      	mov	r1, r6
 8018d6a:	4628      	mov	r0, r5
 8018d6c:	47b8      	blx	r7
 8018d6e:	3001      	adds	r0, #1
 8018d70:	f43f af1d 	beq.w	8018bae <_printf_float+0xb6>
 8018d74:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8018d78:	ea59 0303 	orrs.w	r3, r9, r3
 8018d7c:	d102      	bne.n	8018d84 <_printf_float+0x28c>
 8018d7e:	6823      	ldr	r3, [r4, #0]
 8018d80:	07d9      	lsls	r1, r3, #31
 8018d82:	d5d7      	bpl.n	8018d34 <_printf_float+0x23c>
 8018d84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018d88:	4631      	mov	r1, r6
 8018d8a:	4628      	mov	r0, r5
 8018d8c:	47b8      	blx	r7
 8018d8e:	3001      	adds	r0, #1
 8018d90:	f43f af0d 	beq.w	8018bae <_printf_float+0xb6>
 8018d94:	f04f 0a00 	mov.w	sl, #0
 8018d98:	f104 0b1a 	add.w	fp, r4, #26
 8018d9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018d9e:	425b      	negs	r3, r3
 8018da0:	4553      	cmp	r3, sl
 8018da2:	dc01      	bgt.n	8018da8 <_printf_float+0x2b0>
 8018da4:	464b      	mov	r3, r9
 8018da6:	e793      	b.n	8018cd0 <_printf_float+0x1d8>
 8018da8:	2301      	movs	r3, #1
 8018daa:	465a      	mov	r2, fp
 8018dac:	4631      	mov	r1, r6
 8018dae:	4628      	mov	r0, r5
 8018db0:	47b8      	blx	r7
 8018db2:	3001      	adds	r0, #1
 8018db4:	f43f aefb 	beq.w	8018bae <_printf_float+0xb6>
 8018db8:	f10a 0a01 	add.w	sl, sl, #1
 8018dbc:	e7ee      	b.n	8018d9c <_printf_float+0x2a4>
 8018dbe:	bf00      	nop
 8018dc0:	7fefffff 	.word	0x7fefffff
 8018dc4:	0801d1ee 	.word	0x0801d1ee
 8018dc8:	0801d1ea 	.word	0x0801d1ea
 8018dcc:	0801d1f6 	.word	0x0801d1f6
 8018dd0:	0801d1f2 	.word	0x0801d1f2
 8018dd4:	0801d1fa 	.word	0x0801d1fa
 8018dd8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018dda:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018dde:	4553      	cmp	r3, sl
 8018de0:	bfa8      	it	ge
 8018de2:	4653      	movge	r3, sl
 8018de4:	2b00      	cmp	r3, #0
 8018de6:	4699      	mov	r9, r3
 8018de8:	dc36      	bgt.n	8018e58 <_printf_float+0x360>
 8018dea:	f04f 0b00 	mov.w	fp, #0
 8018dee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018df2:	f104 021a 	add.w	r2, r4, #26
 8018df6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018df8:	9306      	str	r3, [sp, #24]
 8018dfa:	eba3 0309 	sub.w	r3, r3, r9
 8018dfe:	455b      	cmp	r3, fp
 8018e00:	dc31      	bgt.n	8018e66 <_printf_float+0x36e>
 8018e02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e04:	459a      	cmp	sl, r3
 8018e06:	dc3a      	bgt.n	8018e7e <_printf_float+0x386>
 8018e08:	6823      	ldr	r3, [r4, #0]
 8018e0a:	07da      	lsls	r2, r3, #31
 8018e0c:	d437      	bmi.n	8018e7e <_printf_float+0x386>
 8018e0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e10:	ebaa 0903 	sub.w	r9, sl, r3
 8018e14:	9b06      	ldr	r3, [sp, #24]
 8018e16:	ebaa 0303 	sub.w	r3, sl, r3
 8018e1a:	4599      	cmp	r9, r3
 8018e1c:	bfa8      	it	ge
 8018e1e:	4699      	movge	r9, r3
 8018e20:	f1b9 0f00 	cmp.w	r9, #0
 8018e24:	dc33      	bgt.n	8018e8e <_printf_float+0x396>
 8018e26:	f04f 0800 	mov.w	r8, #0
 8018e2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018e2e:	f104 0b1a 	add.w	fp, r4, #26
 8018e32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018e34:	ebaa 0303 	sub.w	r3, sl, r3
 8018e38:	eba3 0309 	sub.w	r3, r3, r9
 8018e3c:	4543      	cmp	r3, r8
 8018e3e:	f77f af79 	ble.w	8018d34 <_printf_float+0x23c>
 8018e42:	2301      	movs	r3, #1
 8018e44:	465a      	mov	r2, fp
 8018e46:	4631      	mov	r1, r6
 8018e48:	4628      	mov	r0, r5
 8018e4a:	47b8      	blx	r7
 8018e4c:	3001      	adds	r0, #1
 8018e4e:	f43f aeae 	beq.w	8018bae <_printf_float+0xb6>
 8018e52:	f108 0801 	add.w	r8, r8, #1
 8018e56:	e7ec      	b.n	8018e32 <_printf_float+0x33a>
 8018e58:	4642      	mov	r2, r8
 8018e5a:	4631      	mov	r1, r6
 8018e5c:	4628      	mov	r0, r5
 8018e5e:	47b8      	blx	r7
 8018e60:	3001      	adds	r0, #1
 8018e62:	d1c2      	bne.n	8018dea <_printf_float+0x2f2>
 8018e64:	e6a3      	b.n	8018bae <_printf_float+0xb6>
 8018e66:	2301      	movs	r3, #1
 8018e68:	4631      	mov	r1, r6
 8018e6a:	4628      	mov	r0, r5
 8018e6c:	9206      	str	r2, [sp, #24]
 8018e6e:	47b8      	blx	r7
 8018e70:	3001      	adds	r0, #1
 8018e72:	f43f ae9c 	beq.w	8018bae <_printf_float+0xb6>
 8018e76:	9a06      	ldr	r2, [sp, #24]
 8018e78:	f10b 0b01 	add.w	fp, fp, #1
 8018e7c:	e7bb      	b.n	8018df6 <_printf_float+0x2fe>
 8018e7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018e82:	4631      	mov	r1, r6
 8018e84:	4628      	mov	r0, r5
 8018e86:	47b8      	blx	r7
 8018e88:	3001      	adds	r0, #1
 8018e8a:	d1c0      	bne.n	8018e0e <_printf_float+0x316>
 8018e8c:	e68f      	b.n	8018bae <_printf_float+0xb6>
 8018e8e:	9a06      	ldr	r2, [sp, #24]
 8018e90:	464b      	mov	r3, r9
 8018e92:	4442      	add	r2, r8
 8018e94:	4631      	mov	r1, r6
 8018e96:	4628      	mov	r0, r5
 8018e98:	47b8      	blx	r7
 8018e9a:	3001      	adds	r0, #1
 8018e9c:	d1c3      	bne.n	8018e26 <_printf_float+0x32e>
 8018e9e:	e686      	b.n	8018bae <_printf_float+0xb6>
 8018ea0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8018ea4:	f1ba 0f01 	cmp.w	sl, #1
 8018ea8:	dc01      	bgt.n	8018eae <_printf_float+0x3b6>
 8018eaa:	07db      	lsls	r3, r3, #31
 8018eac:	d536      	bpl.n	8018f1c <_printf_float+0x424>
 8018eae:	2301      	movs	r3, #1
 8018eb0:	4642      	mov	r2, r8
 8018eb2:	4631      	mov	r1, r6
 8018eb4:	4628      	mov	r0, r5
 8018eb6:	47b8      	blx	r7
 8018eb8:	3001      	adds	r0, #1
 8018eba:	f43f ae78 	beq.w	8018bae <_printf_float+0xb6>
 8018ebe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018ec2:	4631      	mov	r1, r6
 8018ec4:	4628      	mov	r0, r5
 8018ec6:	47b8      	blx	r7
 8018ec8:	3001      	adds	r0, #1
 8018eca:	f43f ae70 	beq.w	8018bae <_printf_float+0xb6>
 8018ece:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018ed2:	2200      	movs	r2, #0
 8018ed4:	2300      	movs	r3, #0
 8018ed6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018eda:	f7e7 fe05 	bl	8000ae8 <__aeabi_dcmpeq>
 8018ede:	b9c0      	cbnz	r0, 8018f12 <_printf_float+0x41a>
 8018ee0:	4653      	mov	r3, sl
 8018ee2:	f108 0201 	add.w	r2, r8, #1
 8018ee6:	4631      	mov	r1, r6
 8018ee8:	4628      	mov	r0, r5
 8018eea:	47b8      	blx	r7
 8018eec:	3001      	adds	r0, #1
 8018eee:	d10c      	bne.n	8018f0a <_printf_float+0x412>
 8018ef0:	e65d      	b.n	8018bae <_printf_float+0xb6>
 8018ef2:	2301      	movs	r3, #1
 8018ef4:	465a      	mov	r2, fp
 8018ef6:	4631      	mov	r1, r6
 8018ef8:	4628      	mov	r0, r5
 8018efa:	47b8      	blx	r7
 8018efc:	3001      	adds	r0, #1
 8018efe:	f43f ae56 	beq.w	8018bae <_printf_float+0xb6>
 8018f02:	f108 0801 	add.w	r8, r8, #1
 8018f06:	45d0      	cmp	r8, sl
 8018f08:	dbf3      	blt.n	8018ef2 <_printf_float+0x3fa>
 8018f0a:	464b      	mov	r3, r9
 8018f0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018f10:	e6df      	b.n	8018cd2 <_printf_float+0x1da>
 8018f12:	f04f 0800 	mov.w	r8, #0
 8018f16:	f104 0b1a 	add.w	fp, r4, #26
 8018f1a:	e7f4      	b.n	8018f06 <_printf_float+0x40e>
 8018f1c:	2301      	movs	r3, #1
 8018f1e:	4642      	mov	r2, r8
 8018f20:	e7e1      	b.n	8018ee6 <_printf_float+0x3ee>
 8018f22:	2301      	movs	r3, #1
 8018f24:	464a      	mov	r2, r9
 8018f26:	4631      	mov	r1, r6
 8018f28:	4628      	mov	r0, r5
 8018f2a:	47b8      	blx	r7
 8018f2c:	3001      	adds	r0, #1
 8018f2e:	f43f ae3e 	beq.w	8018bae <_printf_float+0xb6>
 8018f32:	f108 0801 	add.w	r8, r8, #1
 8018f36:	68e3      	ldr	r3, [r4, #12]
 8018f38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8018f3a:	1a5b      	subs	r3, r3, r1
 8018f3c:	4543      	cmp	r3, r8
 8018f3e:	dcf0      	bgt.n	8018f22 <_printf_float+0x42a>
 8018f40:	e6fc      	b.n	8018d3c <_printf_float+0x244>
 8018f42:	f04f 0800 	mov.w	r8, #0
 8018f46:	f104 0919 	add.w	r9, r4, #25
 8018f4a:	e7f4      	b.n	8018f36 <_printf_float+0x43e>

08018f4c <_printf_common>:
 8018f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018f50:	4616      	mov	r6, r2
 8018f52:	4698      	mov	r8, r3
 8018f54:	688a      	ldr	r2, [r1, #8]
 8018f56:	690b      	ldr	r3, [r1, #16]
 8018f58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8018f5c:	4293      	cmp	r3, r2
 8018f5e:	bfb8      	it	lt
 8018f60:	4613      	movlt	r3, r2
 8018f62:	6033      	str	r3, [r6, #0]
 8018f64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8018f68:	4607      	mov	r7, r0
 8018f6a:	460c      	mov	r4, r1
 8018f6c:	b10a      	cbz	r2, 8018f72 <_printf_common+0x26>
 8018f6e:	3301      	adds	r3, #1
 8018f70:	6033      	str	r3, [r6, #0]
 8018f72:	6823      	ldr	r3, [r4, #0]
 8018f74:	0699      	lsls	r1, r3, #26
 8018f76:	bf42      	ittt	mi
 8018f78:	6833      	ldrmi	r3, [r6, #0]
 8018f7a:	3302      	addmi	r3, #2
 8018f7c:	6033      	strmi	r3, [r6, #0]
 8018f7e:	6825      	ldr	r5, [r4, #0]
 8018f80:	f015 0506 	ands.w	r5, r5, #6
 8018f84:	d106      	bne.n	8018f94 <_printf_common+0x48>
 8018f86:	f104 0a19 	add.w	sl, r4, #25
 8018f8a:	68e3      	ldr	r3, [r4, #12]
 8018f8c:	6832      	ldr	r2, [r6, #0]
 8018f8e:	1a9b      	subs	r3, r3, r2
 8018f90:	42ab      	cmp	r3, r5
 8018f92:	dc26      	bgt.n	8018fe2 <_printf_common+0x96>
 8018f94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8018f98:	6822      	ldr	r2, [r4, #0]
 8018f9a:	3b00      	subs	r3, #0
 8018f9c:	bf18      	it	ne
 8018f9e:	2301      	movne	r3, #1
 8018fa0:	0692      	lsls	r2, r2, #26
 8018fa2:	d42b      	bmi.n	8018ffc <_printf_common+0xb0>
 8018fa4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8018fa8:	4641      	mov	r1, r8
 8018faa:	4638      	mov	r0, r7
 8018fac:	47c8      	blx	r9
 8018fae:	3001      	adds	r0, #1
 8018fb0:	d01e      	beq.n	8018ff0 <_printf_common+0xa4>
 8018fb2:	6823      	ldr	r3, [r4, #0]
 8018fb4:	6922      	ldr	r2, [r4, #16]
 8018fb6:	f003 0306 	and.w	r3, r3, #6
 8018fba:	2b04      	cmp	r3, #4
 8018fbc:	bf02      	ittt	eq
 8018fbe:	68e5      	ldreq	r5, [r4, #12]
 8018fc0:	6833      	ldreq	r3, [r6, #0]
 8018fc2:	1aed      	subeq	r5, r5, r3
 8018fc4:	68a3      	ldr	r3, [r4, #8]
 8018fc6:	bf0c      	ite	eq
 8018fc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8018fcc:	2500      	movne	r5, #0
 8018fce:	4293      	cmp	r3, r2
 8018fd0:	bfc4      	itt	gt
 8018fd2:	1a9b      	subgt	r3, r3, r2
 8018fd4:	18ed      	addgt	r5, r5, r3
 8018fd6:	2600      	movs	r6, #0
 8018fd8:	341a      	adds	r4, #26
 8018fda:	42b5      	cmp	r5, r6
 8018fdc:	d11a      	bne.n	8019014 <_printf_common+0xc8>
 8018fde:	2000      	movs	r0, #0
 8018fe0:	e008      	b.n	8018ff4 <_printf_common+0xa8>
 8018fe2:	2301      	movs	r3, #1
 8018fe4:	4652      	mov	r2, sl
 8018fe6:	4641      	mov	r1, r8
 8018fe8:	4638      	mov	r0, r7
 8018fea:	47c8      	blx	r9
 8018fec:	3001      	adds	r0, #1
 8018fee:	d103      	bne.n	8018ff8 <_printf_common+0xac>
 8018ff0:	f04f 30ff 	mov.w	r0, #4294967295
 8018ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018ff8:	3501      	adds	r5, #1
 8018ffa:	e7c6      	b.n	8018f8a <_printf_common+0x3e>
 8018ffc:	18e1      	adds	r1, r4, r3
 8018ffe:	1c5a      	adds	r2, r3, #1
 8019000:	2030      	movs	r0, #48	@ 0x30
 8019002:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8019006:	4422      	add	r2, r4
 8019008:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801900c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8019010:	3302      	adds	r3, #2
 8019012:	e7c7      	b.n	8018fa4 <_printf_common+0x58>
 8019014:	2301      	movs	r3, #1
 8019016:	4622      	mov	r2, r4
 8019018:	4641      	mov	r1, r8
 801901a:	4638      	mov	r0, r7
 801901c:	47c8      	blx	r9
 801901e:	3001      	adds	r0, #1
 8019020:	d0e6      	beq.n	8018ff0 <_printf_common+0xa4>
 8019022:	3601      	adds	r6, #1
 8019024:	e7d9      	b.n	8018fda <_printf_common+0x8e>
	...

08019028 <_printf_i>:
 8019028:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801902c:	7e0f      	ldrb	r7, [r1, #24]
 801902e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8019030:	2f78      	cmp	r7, #120	@ 0x78
 8019032:	4691      	mov	r9, r2
 8019034:	4680      	mov	r8, r0
 8019036:	460c      	mov	r4, r1
 8019038:	469a      	mov	sl, r3
 801903a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801903e:	d807      	bhi.n	8019050 <_printf_i+0x28>
 8019040:	2f62      	cmp	r7, #98	@ 0x62
 8019042:	d80a      	bhi.n	801905a <_printf_i+0x32>
 8019044:	2f00      	cmp	r7, #0
 8019046:	f000 80d1 	beq.w	80191ec <_printf_i+0x1c4>
 801904a:	2f58      	cmp	r7, #88	@ 0x58
 801904c:	f000 80b8 	beq.w	80191c0 <_printf_i+0x198>
 8019050:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8019054:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8019058:	e03a      	b.n	80190d0 <_printf_i+0xa8>
 801905a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801905e:	2b15      	cmp	r3, #21
 8019060:	d8f6      	bhi.n	8019050 <_printf_i+0x28>
 8019062:	a101      	add	r1, pc, #4	@ (adr r1, 8019068 <_printf_i+0x40>)
 8019064:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8019068:	080190c1 	.word	0x080190c1
 801906c:	080190d5 	.word	0x080190d5
 8019070:	08019051 	.word	0x08019051
 8019074:	08019051 	.word	0x08019051
 8019078:	08019051 	.word	0x08019051
 801907c:	08019051 	.word	0x08019051
 8019080:	080190d5 	.word	0x080190d5
 8019084:	08019051 	.word	0x08019051
 8019088:	08019051 	.word	0x08019051
 801908c:	08019051 	.word	0x08019051
 8019090:	08019051 	.word	0x08019051
 8019094:	080191d3 	.word	0x080191d3
 8019098:	080190ff 	.word	0x080190ff
 801909c:	0801918d 	.word	0x0801918d
 80190a0:	08019051 	.word	0x08019051
 80190a4:	08019051 	.word	0x08019051
 80190a8:	080191f5 	.word	0x080191f5
 80190ac:	08019051 	.word	0x08019051
 80190b0:	080190ff 	.word	0x080190ff
 80190b4:	08019051 	.word	0x08019051
 80190b8:	08019051 	.word	0x08019051
 80190bc:	08019195 	.word	0x08019195
 80190c0:	6833      	ldr	r3, [r6, #0]
 80190c2:	1d1a      	adds	r2, r3, #4
 80190c4:	681b      	ldr	r3, [r3, #0]
 80190c6:	6032      	str	r2, [r6, #0]
 80190c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80190cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80190d0:	2301      	movs	r3, #1
 80190d2:	e09c      	b.n	801920e <_printf_i+0x1e6>
 80190d4:	6833      	ldr	r3, [r6, #0]
 80190d6:	6820      	ldr	r0, [r4, #0]
 80190d8:	1d19      	adds	r1, r3, #4
 80190da:	6031      	str	r1, [r6, #0]
 80190dc:	0606      	lsls	r6, r0, #24
 80190de:	d501      	bpl.n	80190e4 <_printf_i+0xbc>
 80190e0:	681d      	ldr	r5, [r3, #0]
 80190e2:	e003      	b.n	80190ec <_printf_i+0xc4>
 80190e4:	0645      	lsls	r5, r0, #25
 80190e6:	d5fb      	bpl.n	80190e0 <_printf_i+0xb8>
 80190e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80190ec:	2d00      	cmp	r5, #0
 80190ee:	da03      	bge.n	80190f8 <_printf_i+0xd0>
 80190f0:	232d      	movs	r3, #45	@ 0x2d
 80190f2:	426d      	negs	r5, r5
 80190f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80190f8:	4858      	ldr	r0, [pc, #352]	@ (801925c <_printf_i+0x234>)
 80190fa:	230a      	movs	r3, #10
 80190fc:	e011      	b.n	8019122 <_printf_i+0xfa>
 80190fe:	6821      	ldr	r1, [r4, #0]
 8019100:	6833      	ldr	r3, [r6, #0]
 8019102:	0608      	lsls	r0, r1, #24
 8019104:	f853 5b04 	ldr.w	r5, [r3], #4
 8019108:	d402      	bmi.n	8019110 <_printf_i+0xe8>
 801910a:	0649      	lsls	r1, r1, #25
 801910c:	bf48      	it	mi
 801910e:	b2ad      	uxthmi	r5, r5
 8019110:	2f6f      	cmp	r7, #111	@ 0x6f
 8019112:	4852      	ldr	r0, [pc, #328]	@ (801925c <_printf_i+0x234>)
 8019114:	6033      	str	r3, [r6, #0]
 8019116:	bf14      	ite	ne
 8019118:	230a      	movne	r3, #10
 801911a:	2308      	moveq	r3, #8
 801911c:	2100      	movs	r1, #0
 801911e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8019122:	6866      	ldr	r6, [r4, #4]
 8019124:	60a6      	str	r6, [r4, #8]
 8019126:	2e00      	cmp	r6, #0
 8019128:	db05      	blt.n	8019136 <_printf_i+0x10e>
 801912a:	6821      	ldr	r1, [r4, #0]
 801912c:	432e      	orrs	r6, r5
 801912e:	f021 0104 	bic.w	r1, r1, #4
 8019132:	6021      	str	r1, [r4, #0]
 8019134:	d04b      	beq.n	80191ce <_printf_i+0x1a6>
 8019136:	4616      	mov	r6, r2
 8019138:	fbb5 f1f3 	udiv	r1, r5, r3
 801913c:	fb03 5711 	mls	r7, r3, r1, r5
 8019140:	5dc7      	ldrb	r7, [r0, r7]
 8019142:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8019146:	462f      	mov	r7, r5
 8019148:	42bb      	cmp	r3, r7
 801914a:	460d      	mov	r5, r1
 801914c:	d9f4      	bls.n	8019138 <_printf_i+0x110>
 801914e:	2b08      	cmp	r3, #8
 8019150:	d10b      	bne.n	801916a <_printf_i+0x142>
 8019152:	6823      	ldr	r3, [r4, #0]
 8019154:	07df      	lsls	r7, r3, #31
 8019156:	d508      	bpl.n	801916a <_printf_i+0x142>
 8019158:	6923      	ldr	r3, [r4, #16]
 801915a:	6861      	ldr	r1, [r4, #4]
 801915c:	4299      	cmp	r1, r3
 801915e:	bfde      	ittt	le
 8019160:	2330      	movle	r3, #48	@ 0x30
 8019162:	f806 3c01 	strble.w	r3, [r6, #-1]
 8019166:	f106 36ff 	addle.w	r6, r6, #4294967295
 801916a:	1b92      	subs	r2, r2, r6
 801916c:	6122      	str	r2, [r4, #16]
 801916e:	f8cd a000 	str.w	sl, [sp]
 8019172:	464b      	mov	r3, r9
 8019174:	aa03      	add	r2, sp, #12
 8019176:	4621      	mov	r1, r4
 8019178:	4640      	mov	r0, r8
 801917a:	f7ff fee7 	bl	8018f4c <_printf_common>
 801917e:	3001      	adds	r0, #1
 8019180:	d14a      	bne.n	8019218 <_printf_i+0x1f0>
 8019182:	f04f 30ff 	mov.w	r0, #4294967295
 8019186:	b004      	add	sp, #16
 8019188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801918c:	6823      	ldr	r3, [r4, #0]
 801918e:	f043 0320 	orr.w	r3, r3, #32
 8019192:	6023      	str	r3, [r4, #0]
 8019194:	4832      	ldr	r0, [pc, #200]	@ (8019260 <_printf_i+0x238>)
 8019196:	2778      	movs	r7, #120	@ 0x78
 8019198:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801919c:	6823      	ldr	r3, [r4, #0]
 801919e:	6831      	ldr	r1, [r6, #0]
 80191a0:	061f      	lsls	r7, r3, #24
 80191a2:	f851 5b04 	ldr.w	r5, [r1], #4
 80191a6:	d402      	bmi.n	80191ae <_printf_i+0x186>
 80191a8:	065f      	lsls	r7, r3, #25
 80191aa:	bf48      	it	mi
 80191ac:	b2ad      	uxthmi	r5, r5
 80191ae:	6031      	str	r1, [r6, #0]
 80191b0:	07d9      	lsls	r1, r3, #31
 80191b2:	bf44      	itt	mi
 80191b4:	f043 0320 	orrmi.w	r3, r3, #32
 80191b8:	6023      	strmi	r3, [r4, #0]
 80191ba:	b11d      	cbz	r5, 80191c4 <_printf_i+0x19c>
 80191bc:	2310      	movs	r3, #16
 80191be:	e7ad      	b.n	801911c <_printf_i+0xf4>
 80191c0:	4826      	ldr	r0, [pc, #152]	@ (801925c <_printf_i+0x234>)
 80191c2:	e7e9      	b.n	8019198 <_printf_i+0x170>
 80191c4:	6823      	ldr	r3, [r4, #0]
 80191c6:	f023 0320 	bic.w	r3, r3, #32
 80191ca:	6023      	str	r3, [r4, #0]
 80191cc:	e7f6      	b.n	80191bc <_printf_i+0x194>
 80191ce:	4616      	mov	r6, r2
 80191d0:	e7bd      	b.n	801914e <_printf_i+0x126>
 80191d2:	6833      	ldr	r3, [r6, #0]
 80191d4:	6825      	ldr	r5, [r4, #0]
 80191d6:	6961      	ldr	r1, [r4, #20]
 80191d8:	1d18      	adds	r0, r3, #4
 80191da:	6030      	str	r0, [r6, #0]
 80191dc:	062e      	lsls	r6, r5, #24
 80191de:	681b      	ldr	r3, [r3, #0]
 80191e0:	d501      	bpl.n	80191e6 <_printf_i+0x1be>
 80191e2:	6019      	str	r1, [r3, #0]
 80191e4:	e002      	b.n	80191ec <_printf_i+0x1c4>
 80191e6:	0668      	lsls	r0, r5, #25
 80191e8:	d5fb      	bpl.n	80191e2 <_printf_i+0x1ba>
 80191ea:	8019      	strh	r1, [r3, #0]
 80191ec:	2300      	movs	r3, #0
 80191ee:	6123      	str	r3, [r4, #16]
 80191f0:	4616      	mov	r6, r2
 80191f2:	e7bc      	b.n	801916e <_printf_i+0x146>
 80191f4:	6833      	ldr	r3, [r6, #0]
 80191f6:	1d1a      	adds	r2, r3, #4
 80191f8:	6032      	str	r2, [r6, #0]
 80191fa:	681e      	ldr	r6, [r3, #0]
 80191fc:	6862      	ldr	r2, [r4, #4]
 80191fe:	2100      	movs	r1, #0
 8019200:	4630      	mov	r0, r6
 8019202:	f7e6 fff5 	bl	80001f0 <memchr>
 8019206:	b108      	cbz	r0, 801920c <_printf_i+0x1e4>
 8019208:	1b80      	subs	r0, r0, r6
 801920a:	6060      	str	r0, [r4, #4]
 801920c:	6863      	ldr	r3, [r4, #4]
 801920e:	6123      	str	r3, [r4, #16]
 8019210:	2300      	movs	r3, #0
 8019212:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8019216:	e7aa      	b.n	801916e <_printf_i+0x146>
 8019218:	6923      	ldr	r3, [r4, #16]
 801921a:	4632      	mov	r2, r6
 801921c:	4649      	mov	r1, r9
 801921e:	4640      	mov	r0, r8
 8019220:	47d0      	blx	sl
 8019222:	3001      	adds	r0, #1
 8019224:	d0ad      	beq.n	8019182 <_printf_i+0x15a>
 8019226:	6823      	ldr	r3, [r4, #0]
 8019228:	079b      	lsls	r3, r3, #30
 801922a:	d413      	bmi.n	8019254 <_printf_i+0x22c>
 801922c:	68e0      	ldr	r0, [r4, #12]
 801922e:	9b03      	ldr	r3, [sp, #12]
 8019230:	4298      	cmp	r0, r3
 8019232:	bfb8      	it	lt
 8019234:	4618      	movlt	r0, r3
 8019236:	e7a6      	b.n	8019186 <_printf_i+0x15e>
 8019238:	2301      	movs	r3, #1
 801923a:	4632      	mov	r2, r6
 801923c:	4649      	mov	r1, r9
 801923e:	4640      	mov	r0, r8
 8019240:	47d0      	blx	sl
 8019242:	3001      	adds	r0, #1
 8019244:	d09d      	beq.n	8019182 <_printf_i+0x15a>
 8019246:	3501      	adds	r5, #1
 8019248:	68e3      	ldr	r3, [r4, #12]
 801924a:	9903      	ldr	r1, [sp, #12]
 801924c:	1a5b      	subs	r3, r3, r1
 801924e:	42ab      	cmp	r3, r5
 8019250:	dcf2      	bgt.n	8019238 <_printf_i+0x210>
 8019252:	e7eb      	b.n	801922c <_printf_i+0x204>
 8019254:	2500      	movs	r5, #0
 8019256:	f104 0619 	add.w	r6, r4, #25
 801925a:	e7f5      	b.n	8019248 <_printf_i+0x220>
 801925c:	0801d1fc 	.word	0x0801d1fc
 8019260:	0801d20d 	.word	0x0801d20d

08019264 <std>:
 8019264:	2300      	movs	r3, #0
 8019266:	b510      	push	{r4, lr}
 8019268:	4604      	mov	r4, r0
 801926a:	e9c0 3300 	strd	r3, r3, [r0]
 801926e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8019272:	6083      	str	r3, [r0, #8]
 8019274:	8181      	strh	r1, [r0, #12]
 8019276:	6643      	str	r3, [r0, #100]	@ 0x64
 8019278:	81c2      	strh	r2, [r0, #14]
 801927a:	6183      	str	r3, [r0, #24]
 801927c:	4619      	mov	r1, r3
 801927e:	2208      	movs	r2, #8
 8019280:	305c      	adds	r0, #92	@ 0x5c
 8019282:	f000 f94c 	bl	801951e <memset>
 8019286:	4b0d      	ldr	r3, [pc, #52]	@ (80192bc <std+0x58>)
 8019288:	6263      	str	r3, [r4, #36]	@ 0x24
 801928a:	4b0d      	ldr	r3, [pc, #52]	@ (80192c0 <std+0x5c>)
 801928c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801928e:	4b0d      	ldr	r3, [pc, #52]	@ (80192c4 <std+0x60>)
 8019290:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8019292:	4b0d      	ldr	r3, [pc, #52]	@ (80192c8 <std+0x64>)
 8019294:	6323      	str	r3, [r4, #48]	@ 0x30
 8019296:	4b0d      	ldr	r3, [pc, #52]	@ (80192cc <std+0x68>)
 8019298:	6224      	str	r4, [r4, #32]
 801929a:	429c      	cmp	r4, r3
 801929c:	d006      	beq.n	80192ac <std+0x48>
 801929e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80192a2:	4294      	cmp	r4, r2
 80192a4:	d002      	beq.n	80192ac <std+0x48>
 80192a6:	33d0      	adds	r3, #208	@ 0xd0
 80192a8:	429c      	cmp	r4, r3
 80192aa:	d105      	bne.n	80192b8 <std+0x54>
 80192ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80192b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80192b4:	f000 ba0e 	b.w	80196d4 <__retarget_lock_init_recursive>
 80192b8:	bd10      	pop	{r4, pc}
 80192ba:	bf00      	nop
 80192bc:	08019499 	.word	0x08019499
 80192c0:	080194bb 	.word	0x080194bb
 80192c4:	080194f3 	.word	0x080194f3
 80192c8:	08019517 	.word	0x08019517
 80192cc:	2000924c 	.word	0x2000924c

080192d0 <stdio_exit_handler>:
 80192d0:	4a02      	ldr	r2, [pc, #8]	@ (80192dc <stdio_exit_handler+0xc>)
 80192d2:	4903      	ldr	r1, [pc, #12]	@ (80192e0 <stdio_exit_handler+0x10>)
 80192d4:	4803      	ldr	r0, [pc, #12]	@ (80192e4 <stdio_exit_handler+0x14>)
 80192d6:	f000 b869 	b.w	80193ac <_fwalk_sglue>
 80192da:	bf00      	nop
 80192dc:	200002bc 	.word	0x200002bc
 80192e0:	0801b819 	.word	0x0801b819
 80192e4:	20000438 	.word	0x20000438

080192e8 <cleanup_stdio>:
 80192e8:	6841      	ldr	r1, [r0, #4]
 80192ea:	4b0c      	ldr	r3, [pc, #48]	@ (801931c <cleanup_stdio+0x34>)
 80192ec:	4299      	cmp	r1, r3
 80192ee:	b510      	push	{r4, lr}
 80192f0:	4604      	mov	r4, r0
 80192f2:	d001      	beq.n	80192f8 <cleanup_stdio+0x10>
 80192f4:	f002 fa90 	bl	801b818 <_fflush_r>
 80192f8:	68a1      	ldr	r1, [r4, #8]
 80192fa:	4b09      	ldr	r3, [pc, #36]	@ (8019320 <cleanup_stdio+0x38>)
 80192fc:	4299      	cmp	r1, r3
 80192fe:	d002      	beq.n	8019306 <cleanup_stdio+0x1e>
 8019300:	4620      	mov	r0, r4
 8019302:	f002 fa89 	bl	801b818 <_fflush_r>
 8019306:	68e1      	ldr	r1, [r4, #12]
 8019308:	4b06      	ldr	r3, [pc, #24]	@ (8019324 <cleanup_stdio+0x3c>)
 801930a:	4299      	cmp	r1, r3
 801930c:	d004      	beq.n	8019318 <cleanup_stdio+0x30>
 801930e:	4620      	mov	r0, r4
 8019310:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019314:	f002 ba80 	b.w	801b818 <_fflush_r>
 8019318:	bd10      	pop	{r4, pc}
 801931a:	bf00      	nop
 801931c:	2000924c 	.word	0x2000924c
 8019320:	200092b4 	.word	0x200092b4
 8019324:	2000931c 	.word	0x2000931c

08019328 <global_stdio_init.part.0>:
 8019328:	b510      	push	{r4, lr}
 801932a:	4b0b      	ldr	r3, [pc, #44]	@ (8019358 <global_stdio_init.part.0+0x30>)
 801932c:	4c0b      	ldr	r4, [pc, #44]	@ (801935c <global_stdio_init.part.0+0x34>)
 801932e:	4a0c      	ldr	r2, [pc, #48]	@ (8019360 <global_stdio_init.part.0+0x38>)
 8019330:	601a      	str	r2, [r3, #0]
 8019332:	4620      	mov	r0, r4
 8019334:	2200      	movs	r2, #0
 8019336:	2104      	movs	r1, #4
 8019338:	f7ff ff94 	bl	8019264 <std>
 801933c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8019340:	2201      	movs	r2, #1
 8019342:	2109      	movs	r1, #9
 8019344:	f7ff ff8e 	bl	8019264 <std>
 8019348:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801934c:	2202      	movs	r2, #2
 801934e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019352:	2112      	movs	r1, #18
 8019354:	f7ff bf86 	b.w	8019264 <std>
 8019358:	20009384 	.word	0x20009384
 801935c:	2000924c 	.word	0x2000924c
 8019360:	080192d1 	.word	0x080192d1

08019364 <__sfp_lock_acquire>:
 8019364:	4801      	ldr	r0, [pc, #4]	@ (801936c <__sfp_lock_acquire+0x8>)
 8019366:	f000 b9b6 	b.w	80196d6 <__retarget_lock_acquire_recursive>
 801936a:	bf00      	nop
 801936c:	2000938d 	.word	0x2000938d

08019370 <__sfp_lock_release>:
 8019370:	4801      	ldr	r0, [pc, #4]	@ (8019378 <__sfp_lock_release+0x8>)
 8019372:	f000 b9b1 	b.w	80196d8 <__retarget_lock_release_recursive>
 8019376:	bf00      	nop
 8019378:	2000938d 	.word	0x2000938d

0801937c <__sinit>:
 801937c:	b510      	push	{r4, lr}
 801937e:	4604      	mov	r4, r0
 8019380:	f7ff fff0 	bl	8019364 <__sfp_lock_acquire>
 8019384:	6a23      	ldr	r3, [r4, #32]
 8019386:	b11b      	cbz	r3, 8019390 <__sinit+0x14>
 8019388:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801938c:	f7ff bff0 	b.w	8019370 <__sfp_lock_release>
 8019390:	4b04      	ldr	r3, [pc, #16]	@ (80193a4 <__sinit+0x28>)
 8019392:	6223      	str	r3, [r4, #32]
 8019394:	4b04      	ldr	r3, [pc, #16]	@ (80193a8 <__sinit+0x2c>)
 8019396:	681b      	ldr	r3, [r3, #0]
 8019398:	2b00      	cmp	r3, #0
 801939a:	d1f5      	bne.n	8019388 <__sinit+0xc>
 801939c:	f7ff ffc4 	bl	8019328 <global_stdio_init.part.0>
 80193a0:	e7f2      	b.n	8019388 <__sinit+0xc>
 80193a2:	bf00      	nop
 80193a4:	080192e9 	.word	0x080192e9
 80193a8:	20009384 	.word	0x20009384

080193ac <_fwalk_sglue>:
 80193ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80193b0:	4607      	mov	r7, r0
 80193b2:	4688      	mov	r8, r1
 80193b4:	4614      	mov	r4, r2
 80193b6:	2600      	movs	r6, #0
 80193b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80193bc:	f1b9 0901 	subs.w	r9, r9, #1
 80193c0:	d505      	bpl.n	80193ce <_fwalk_sglue+0x22>
 80193c2:	6824      	ldr	r4, [r4, #0]
 80193c4:	2c00      	cmp	r4, #0
 80193c6:	d1f7      	bne.n	80193b8 <_fwalk_sglue+0xc>
 80193c8:	4630      	mov	r0, r6
 80193ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80193ce:	89ab      	ldrh	r3, [r5, #12]
 80193d0:	2b01      	cmp	r3, #1
 80193d2:	d907      	bls.n	80193e4 <_fwalk_sglue+0x38>
 80193d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80193d8:	3301      	adds	r3, #1
 80193da:	d003      	beq.n	80193e4 <_fwalk_sglue+0x38>
 80193dc:	4629      	mov	r1, r5
 80193de:	4638      	mov	r0, r7
 80193e0:	47c0      	blx	r8
 80193e2:	4306      	orrs	r6, r0
 80193e4:	3568      	adds	r5, #104	@ 0x68
 80193e6:	e7e9      	b.n	80193bc <_fwalk_sglue+0x10>

080193e8 <sniprintf>:
 80193e8:	b40c      	push	{r2, r3}
 80193ea:	b530      	push	{r4, r5, lr}
 80193ec:	4b18      	ldr	r3, [pc, #96]	@ (8019450 <sniprintf+0x68>)
 80193ee:	1e0c      	subs	r4, r1, #0
 80193f0:	681d      	ldr	r5, [r3, #0]
 80193f2:	b09d      	sub	sp, #116	@ 0x74
 80193f4:	da08      	bge.n	8019408 <sniprintf+0x20>
 80193f6:	238b      	movs	r3, #139	@ 0x8b
 80193f8:	602b      	str	r3, [r5, #0]
 80193fa:	f04f 30ff 	mov.w	r0, #4294967295
 80193fe:	b01d      	add	sp, #116	@ 0x74
 8019400:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019404:	b002      	add	sp, #8
 8019406:	4770      	bx	lr
 8019408:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801940c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8019410:	f04f 0300 	mov.w	r3, #0
 8019414:	931b      	str	r3, [sp, #108]	@ 0x6c
 8019416:	bf14      	ite	ne
 8019418:	f104 33ff 	addne.w	r3, r4, #4294967295
 801941c:	4623      	moveq	r3, r4
 801941e:	9304      	str	r3, [sp, #16]
 8019420:	9307      	str	r3, [sp, #28]
 8019422:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8019426:	9002      	str	r0, [sp, #8]
 8019428:	9006      	str	r0, [sp, #24]
 801942a:	f8ad 3016 	strh.w	r3, [sp, #22]
 801942e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8019430:	ab21      	add	r3, sp, #132	@ 0x84
 8019432:	a902      	add	r1, sp, #8
 8019434:	4628      	mov	r0, r5
 8019436:	9301      	str	r3, [sp, #4]
 8019438:	f002 f86e 	bl	801b518 <_svfiprintf_r>
 801943c:	1c43      	adds	r3, r0, #1
 801943e:	bfbc      	itt	lt
 8019440:	238b      	movlt	r3, #139	@ 0x8b
 8019442:	602b      	strlt	r3, [r5, #0]
 8019444:	2c00      	cmp	r4, #0
 8019446:	d0da      	beq.n	80193fe <sniprintf+0x16>
 8019448:	9b02      	ldr	r3, [sp, #8]
 801944a:	2200      	movs	r2, #0
 801944c:	701a      	strb	r2, [r3, #0]
 801944e:	e7d6      	b.n	80193fe <sniprintf+0x16>
 8019450:	20000434 	.word	0x20000434

08019454 <siprintf>:
 8019454:	b40e      	push	{r1, r2, r3}
 8019456:	b510      	push	{r4, lr}
 8019458:	b09d      	sub	sp, #116	@ 0x74
 801945a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801945c:	9002      	str	r0, [sp, #8]
 801945e:	9006      	str	r0, [sp, #24]
 8019460:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8019464:	480a      	ldr	r0, [pc, #40]	@ (8019490 <siprintf+0x3c>)
 8019466:	9107      	str	r1, [sp, #28]
 8019468:	9104      	str	r1, [sp, #16]
 801946a:	490a      	ldr	r1, [pc, #40]	@ (8019494 <siprintf+0x40>)
 801946c:	f853 2b04 	ldr.w	r2, [r3], #4
 8019470:	9105      	str	r1, [sp, #20]
 8019472:	2400      	movs	r4, #0
 8019474:	a902      	add	r1, sp, #8
 8019476:	6800      	ldr	r0, [r0, #0]
 8019478:	9301      	str	r3, [sp, #4]
 801947a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801947c:	f002 f84c 	bl	801b518 <_svfiprintf_r>
 8019480:	9b02      	ldr	r3, [sp, #8]
 8019482:	701c      	strb	r4, [r3, #0]
 8019484:	b01d      	add	sp, #116	@ 0x74
 8019486:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801948a:	b003      	add	sp, #12
 801948c:	4770      	bx	lr
 801948e:	bf00      	nop
 8019490:	20000434 	.word	0x20000434
 8019494:	ffff0208 	.word	0xffff0208

08019498 <__sread>:
 8019498:	b510      	push	{r4, lr}
 801949a:	460c      	mov	r4, r1
 801949c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80194a0:	f000 f8ba 	bl	8019618 <_read_r>
 80194a4:	2800      	cmp	r0, #0
 80194a6:	bfab      	itete	ge
 80194a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80194aa:	89a3      	ldrhlt	r3, [r4, #12]
 80194ac:	181b      	addge	r3, r3, r0
 80194ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80194b2:	bfac      	ite	ge
 80194b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80194b6:	81a3      	strhlt	r3, [r4, #12]
 80194b8:	bd10      	pop	{r4, pc}

080194ba <__swrite>:
 80194ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80194be:	461f      	mov	r7, r3
 80194c0:	898b      	ldrh	r3, [r1, #12]
 80194c2:	05db      	lsls	r3, r3, #23
 80194c4:	4605      	mov	r5, r0
 80194c6:	460c      	mov	r4, r1
 80194c8:	4616      	mov	r6, r2
 80194ca:	d505      	bpl.n	80194d8 <__swrite+0x1e>
 80194cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80194d0:	2302      	movs	r3, #2
 80194d2:	2200      	movs	r2, #0
 80194d4:	f000 f88e 	bl	80195f4 <_lseek_r>
 80194d8:	89a3      	ldrh	r3, [r4, #12]
 80194da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80194de:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80194e2:	81a3      	strh	r3, [r4, #12]
 80194e4:	4632      	mov	r2, r6
 80194e6:	463b      	mov	r3, r7
 80194e8:	4628      	mov	r0, r5
 80194ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80194ee:	f000 b8b5 	b.w	801965c <_write_r>

080194f2 <__sseek>:
 80194f2:	b510      	push	{r4, lr}
 80194f4:	460c      	mov	r4, r1
 80194f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80194fa:	f000 f87b 	bl	80195f4 <_lseek_r>
 80194fe:	1c43      	adds	r3, r0, #1
 8019500:	89a3      	ldrh	r3, [r4, #12]
 8019502:	bf15      	itete	ne
 8019504:	6560      	strne	r0, [r4, #84]	@ 0x54
 8019506:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801950a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801950e:	81a3      	strheq	r3, [r4, #12]
 8019510:	bf18      	it	ne
 8019512:	81a3      	strhne	r3, [r4, #12]
 8019514:	bd10      	pop	{r4, pc}

08019516 <__sclose>:
 8019516:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801951a:	f000 b85b 	b.w	80195d4 <_close_r>

0801951e <memset>:
 801951e:	4402      	add	r2, r0
 8019520:	4603      	mov	r3, r0
 8019522:	4293      	cmp	r3, r2
 8019524:	d100      	bne.n	8019528 <memset+0xa>
 8019526:	4770      	bx	lr
 8019528:	f803 1b01 	strb.w	r1, [r3], #1
 801952c:	e7f9      	b.n	8019522 <memset+0x4>
	...

08019530 <strcasecmp>:
 8019530:	b530      	push	{r4, r5, lr}
 8019532:	4d0c      	ldr	r5, [pc, #48]	@ (8019564 <strcasecmp+0x34>)
 8019534:	4602      	mov	r2, r0
 8019536:	f812 3b01 	ldrb.w	r3, [r2], #1
 801953a:	5ce8      	ldrb	r0, [r5, r3]
 801953c:	f000 0003 	and.w	r0, r0, #3
 8019540:	2801      	cmp	r0, #1
 8019542:	f811 0b01 	ldrb.w	r0, [r1], #1
 8019546:	5c2c      	ldrb	r4, [r5, r0]
 8019548:	f004 0403 	and.w	r4, r4, #3
 801954c:	bf08      	it	eq
 801954e:	3320      	addeq	r3, #32
 8019550:	2c01      	cmp	r4, #1
 8019552:	bf08      	it	eq
 8019554:	3020      	addeq	r0, #32
 8019556:	1a1b      	subs	r3, r3, r0
 8019558:	d102      	bne.n	8019560 <strcasecmp+0x30>
 801955a:	2800      	cmp	r0, #0
 801955c:	d1eb      	bne.n	8019536 <strcasecmp+0x6>
 801955e:	bd30      	pop	{r4, r5, pc}
 8019560:	4618      	mov	r0, r3
 8019562:	e7fc      	b.n	801955e <strcasecmp+0x2e>
 8019564:	0801d411 	.word	0x0801d411

08019568 <strchr>:
 8019568:	b2c9      	uxtb	r1, r1
 801956a:	4603      	mov	r3, r0
 801956c:	4618      	mov	r0, r3
 801956e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019572:	b112      	cbz	r2, 801957a <strchr+0x12>
 8019574:	428a      	cmp	r2, r1
 8019576:	d1f9      	bne.n	801956c <strchr+0x4>
 8019578:	4770      	bx	lr
 801957a:	2900      	cmp	r1, #0
 801957c:	bf18      	it	ne
 801957e:	2000      	movne	r0, #0
 8019580:	4770      	bx	lr

08019582 <strncmp>:
 8019582:	b510      	push	{r4, lr}
 8019584:	b16a      	cbz	r2, 80195a2 <strncmp+0x20>
 8019586:	3901      	subs	r1, #1
 8019588:	1884      	adds	r4, r0, r2
 801958a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801958e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8019592:	429a      	cmp	r2, r3
 8019594:	d103      	bne.n	801959e <strncmp+0x1c>
 8019596:	42a0      	cmp	r0, r4
 8019598:	d001      	beq.n	801959e <strncmp+0x1c>
 801959a:	2a00      	cmp	r2, #0
 801959c:	d1f5      	bne.n	801958a <strncmp+0x8>
 801959e:	1ad0      	subs	r0, r2, r3
 80195a0:	bd10      	pop	{r4, pc}
 80195a2:	4610      	mov	r0, r2
 80195a4:	e7fc      	b.n	80195a0 <strncmp+0x1e>

080195a6 <strncpy>:
 80195a6:	b510      	push	{r4, lr}
 80195a8:	3901      	subs	r1, #1
 80195aa:	4603      	mov	r3, r0
 80195ac:	b132      	cbz	r2, 80195bc <strncpy+0x16>
 80195ae:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80195b2:	f803 4b01 	strb.w	r4, [r3], #1
 80195b6:	3a01      	subs	r2, #1
 80195b8:	2c00      	cmp	r4, #0
 80195ba:	d1f7      	bne.n	80195ac <strncpy+0x6>
 80195bc:	441a      	add	r2, r3
 80195be:	2100      	movs	r1, #0
 80195c0:	4293      	cmp	r3, r2
 80195c2:	d100      	bne.n	80195c6 <strncpy+0x20>
 80195c4:	bd10      	pop	{r4, pc}
 80195c6:	f803 1b01 	strb.w	r1, [r3], #1
 80195ca:	e7f9      	b.n	80195c0 <strncpy+0x1a>

080195cc <_localeconv_r>:
 80195cc:	4800      	ldr	r0, [pc, #0]	@ (80195d0 <_localeconv_r+0x4>)
 80195ce:	4770      	bx	lr
 80195d0:	200003b8 	.word	0x200003b8

080195d4 <_close_r>:
 80195d4:	b538      	push	{r3, r4, r5, lr}
 80195d6:	4d06      	ldr	r5, [pc, #24]	@ (80195f0 <_close_r+0x1c>)
 80195d8:	2300      	movs	r3, #0
 80195da:	4604      	mov	r4, r0
 80195dc:	4608      	mov	r0, r1
 80195de:	602b      	str	r3, [r5, #0]
 80195e0:	f7ed ff30 	bl	8007444 <_close>
 80195e4:	1c43      	adds	r3, r0, #1
 80195e6:	d102      	bne.n	80195ee <_close_r+0x1a>
 80195e8:	682b      	ldr	r3, [r5, #0]
 80195ea:	b103      	cbz	r3, 80195ee <_close_r+0x1a>
 80195ec:	6023      	str	r3, [r4, #0]
 80195ee:	bd38      	pop	{r3, r4, r5, pc}
 80195f0:	20009388 	.word	0x20009388

080195f4 <_lseek_r>:
 80195f4:	b538      	push	{r3, r4, r5, lr}
 80195f6:	4d07      	ldr	r5, [pc, #28]	@ (8019614 <_lseek_r+0x20>)
 80195f8:	4604      	mov	r4, r0
 80195fa:	4608      	mov	r0, r1
 80195fc:	4611      	mov	r1, r2
 80195fe:	2200      	movs	r2, #0
 8019600:	602a      	str	r2, [r5, #0]
 8019602:	461a      	mov	r2, r3
 8019604:	f7ed ff45 	bl	8007492 <_lseek>
 8019608:	1c43      	adds	r3, r0, #1
 801960a:	d102      	bne.n	8019612 <_lseek_r+0x1e>
 801960c:	682b      	ldr	r3, [r5, #0]
 801960e:	b103      	cbz	r3, 8019612 <_lseek_r+0x1e>
 8019610:	6023      	str	r3, [r4, #0]
 8019612:	bd38      	pop	{r3, r4, r5, pc}
 8019614:	20009388 	.word	0x20009388

08019618 <_read_r>:
 8019618:	b538      	push	{r3, r4, r5, lr}
 801961a:	4d07      	ldr	r5, [pc, #28]	@ (8019638 <_read_r+0x20>)
 801961c:	4604      	mov	r4, r0
 801961e:	4608      	mov	r0, r1
 8019620:	4611      	mov	r1, r2
 8019622:	2200      	movs	r2, #0
 8019624:	602a      	str	r2, [r5, #0]
 8019626:	461a      	mov	r2, r3
 8019628:	f7ed fed3 	bl	80073d2 <_read>
 801962c:	1c43      	adds	r3, r0, #1
 801962e:	d102      	bne.n	8019636 <_read_r+0x1e>
 8019630:	682b      	ldr	r3, [r5, #0]
 8019632:	b103      	cbz	r3, 8019636 <_read_r+0x1e>
 8019634:	6023      	str	r3, [r4, #0]
 8019636:	bd38      	pop	{r3, r4, r5, pc}
 8019638:	20009388 	.word	0x20009388

0801963c <_sbrk_r>:
 801963c:	b538      	push	{r3, r4, r5, lr}
 801963e:	4d06      	ldr	r5, [pc, #24]	@ (8019658 <_sbrk_r+0x1c>)
 8019640:	2300      	movs	r3, #0
 8019642:	4604      	mov	r4, r0
 8019644:	4608      	mov	r0, r1
 8019646:	602b      	str	r3, [r5, #0]
 8019648:	f7ed ff30 	bl	80074ac <_sbrk>
 801964c:	1c43      	adds	r3, r0, #1
 801964e:	d102      	bne.n	8019656 <_sbrk_r+0x1a>
 8019650:	682b      	ldr	r3, [r5, #0]
 8019652:	b103      	cbz	r3, 8019656 <_sbrk_r+0x1a>
 8019654:	6023      	str	r3, [r4, #0]
 8019656:	bd38      	pop	{r3, r4, r5, pc}
 8019658:	20009388 	.word	0x20009388

0801965c <_write_r>:
 801965c:	b538      	push	{r3, r4, r5, lr}
 801965e:	4d07      	ldr	r5, [pc, #28]	@ (801967c <_write_r+0x20>)
 8019660:	4604      	mov	r4, r0
 8019662:	4608      	mov	r0, r1
 8019664:	4611      	mov	r1, r2
 8019666:	2200      	movs	r2, #0
 8019668:	602a      	str	r2, [r5, #0]
 801966a:	461a      	mov	r2, r3
 801966c:	f7ed fece 	bl	800740c <_write>
 8019670:	1c43      	adds	r3, r0, #1
 8019672:	d102      	bne.n	801967a <_write_r+0x1e>
 8019674:	682b      	ldr	r3, [r5, #0]
 8019676:	b103      	cbz	r3, 801967a <_write_r+0x1e>
 8019678:	6023      	str	r3, [r4, #0]
 801967a:	bd38      	pop	{r3, r4, r5, pc}
 801967c:	20009388 	.word	0x20009388

08019680 <__errno>:
 8019680:	4b01      	ldr	r3, [pc, #4]	@ (8019688 <__errno+0x8>)
 8019682:	6818      	ldr	r0, [r3, #0]
 8019684:	4770      	bx	lr
 8019686:	bf00      	nop
 8019688:	20000434 	.word	0x20000434

0801968c <__libc_init_array>:
 801968c:	b570      	push	{r4, r5, r6, lr}
 801968e:	4d0d      	ldr	r5, [pc, #52]	@ (80196c4 <__libc_init_array+0x38>)
 8019690:	4c0d      	ldr	r4, [pc, #52]	@ (80196c8 <__libc_init_array+0x3c>)
 8019692:	1b64      	subs	r4, r4, r5
 8019694:	10a4      	asrs	r4, r4, #2
 8019696:	2600      	movs	r6, #0
 8019698:	42a6      	cmp	r6, r4
 801969a:	d109      	bne.n	80196b0 <__libc_init_array+0x24>
 801969c:	4d0b      	ldr	r5, [pc, #44]	@ (80196cc <__libc_init_array+0x40>)
 801969e:	4c0c      	ldr	r4, [pc, #48]	@ (80196d0 <__libc_init_array+0x44>)
 80196a0:	f003 f9dc 	bl	801ca5c <_init>
 80196a4:	1b64      	subs	r4, r4, r5
 80196a6:	10a4      	asrs	r4, r4, #2
 80196a8:	2600      	movs	r6, #0
 80196aa:	42a6      	cmp	r6, r4
 80196ac:	d105      	bne.n	80196ba <__libc_init_array+0x2e>
 80196ae:	bd70      	pop	{r4, r5, r6, pc}
 80196b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80196b4:	4798      	blx	r3
 80196b6:	3601      	adds	r6, #1
 80196b8:	e7ee      	b.n	8019698 <__libc_init_array+0xc>
 80196ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80196be:	4798      	blx	r3
 80196c0:	3601      	adds	r6, #1
 80196c2:	e7f2      	b.n	80196aa <__libc_init_array+0x1e>
 80196c4:	0801d660 	.word	0x0801d660
 80196c8:	0801d660 	.word	0x0801d660
 80196cc:	0801d660 	.word	0x0801d660
 80196d0:	0801d664 	.word	0x0801d664

080196d4 <__retarget_lock_init_recursive>:
 80196d4:	4770      	bx	lr

080196d6 <__retarget_lock_acquire_recursive>:
 80196d6:	4770      	bx	lr

080196d8 <__retarget_lock_release_recursive>:
 80196d8:	4770      	bx	lr

080196da <memcpy>:
 80196da:	440a      	add	r2, r1
 80196dc:	4291      	cmp	r1, r2
 80196de:	f100 33ff 	add.w	r3, r0, #4294967295
 80196e2:	d100      	bne.n	80196e6 <memcpy+0xc>
 80196e4:	4770      	bx	lr
 80196e6:	b510      	push	{r4, lr}
 80196e8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80196ec:	f803 4f01 	strb.w	r4, [r3, #1]!
 80196f0:	4291      	cmp	r1, r2
 80196f2:	d1f9      	bne.n	80196e8 <memcpy+0xe>
 80196f4:	bd10      	pop	{r4, pc}
	...

080196f8 <nan>:
 80196f8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8019700 <nan+0x8>
 80196fc:	4770      	bx	lr
 80196fe:	bf00      	nop
 8019700:	00000000 	.word	0x00000000
 8019704:	7ff80000 	.word	0x7ff80000

08019708 <nanf>:
 8019708:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8019710 <nanf+0x8>
 801970c:	4770      	bx	lr
 801970e:	bf00      	nop
 8019710:	7fc00000 	.word	0x7fc00000

08019714 <quorem>:
 8019714:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019718:	6903      	ldr	r3, [r0, #16]
 801971a:	690c      	ldr	r4, [r1, #16]
 801971c:	42a3      	cmp	r3, r4
 801971e:	4607      	mov	r7, r0
 8019720:	db7e      	blt.n	8019820 <quorem+0x10c>
 8019722:	3c01      	subs	r4, #1
 8019724:	f101 0814 	add.w	r8, r1, #20
 8019728:	00a3      	lsls	r3, r4, #2
 801972a:	f100 0514 	add.w	r5, r0, #20
 801972e:	9300      	str	r3, [sp, #0]
 8019730:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019734:	9301      	str	r3, [sp, #4]
 8019736:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801973a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801973e:	3301      	adds	r3, #1
 8019740:	429a      	cmp	r2, r3
 8019742:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019746:	fbb2 f6f3 	udiv	r6, r2, r3
 801974a:	d32e      	bcc.n	80197aa <quorem+0x96>
 801974c:	f04f 0a00 	mov.w	sl, #0
 8019750:	46c4      	mov	ip, r8
 8019752:	46ae      	mov	lr, r5
 8019754:	46d3      	mov	fp, sl
 8019756:	f85c 3b04 	ldr.w	r3, [ip], #4
 801975a:	b298      	uxth	r0, r3
 801975c:	fb06 a000 	mla	r0, r6, r0, sl
 8019760:	0c02      	lsrs	r2, r0, #16
 8019762:	0c1b      	lsrs	r3, r3, #16
 8019764:	fb06 2303 	mla	r3, r6, r3, r2
 8019768:	f8de 2000 	ldr.w	r2, [lr]
 801976c:	b280      	uxth	r0, r0
 801976e:	b292      	uxth	r2, r2
 8019770:	1a12      	subs	r2, r2, r0
 8019772:	445a      	add	r2, fp
 8019774:	f8de 0000 	ldr.w	r0, [lr]
 8019778:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801977c:	b29b      	uxth	r3, r3
 801977e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8019782:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8019786:	b292      	uxth	r2, r2
 8019788:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801978c:	45e1      	cmp	r9, ip
 801978e:	f84e 2b04 	str.w	r2, [lr], #4
 8019792:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8019796:	d2de      	bcs.n	8019756 <quorem+0x42>
 8019798:	9b00      	ldr	r3, [sp, #0]
 801979a:	58eb      	ldr	r3, [r5, r3]
 801979c:	b92b      	cbnz	r3, 80197aa <quorem+0x96>
 801979e:	9b01      	ldr	r3, [sp, #4]
 80197a0:	3b04      	subs	r3, #4
 80197a2:	429d      	cmp	r5, r3
 80197a4:	461a      	mov	r2, r3
 80197a6:	d32f      	bcc.n	8019808 <quorem+0xf4>
 80197a8:	613c      	str	r4, [r7, #16]
 80197aa:	4638      	mov	r0, r7
 80197ac:	f001 fc5e 	bl	801b06c <__mcmp>
 80197b0:	2800      	cmp	r0, #0
 80197b2:	db25      	blt.n	8019800 <quorem+0xec>
 80197b4:	4629      	mov	r1, r5
 80197b6:	2000      	movs	r0, #0
 80197b8:	f858 2b04 	ldr.w	r2, [r8], #4
 80197bc:	f8d1 c000 	ldr.w	ip, [r1]
 80197c0:	fa1f fe82 	uxth.w	lr, r2
 80197c4:	fa1f f38c 	uxth.w	r3, ip
 80197c8:	eba3 030e 	sub.w	r3, r3, lr
 80197cc:	4403      	add	r3, r0
 80197ce:	0c12      	lsrs	r2, r2, #16
 80197d0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80197d4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80197d8:	b29b      	uxth	r3, r3
 80197da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80197de:	45c1      	cmp	r9, r8
 80197e0:	f841 3b04 	str.w	r3, [r1], #4
 80197e4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80197e8:	d2e6      	bcs.n	80197b8 <quorem+0xa4>
 80197ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80197ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80197f2:	b922      	cbnz	r2, 80197fe <quorem+0xea>
 80197f4:	3b04      	subs	r3, #4
 80197f6:	429d      	cmp	r5, r3
 80197f8:	461a      	mov	r2, r3
 80197fa:	d30b      	bcc.n	8019814 <quorem+0x100>
 80197fc:	613c      	str	r4, [r7, #16]
 80197fe:	3601      	adds	r6, #1
 8019800:	4630      	mov	r0, r6
 8019802:	b003      	add	sp, #12
 8019804:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019808:	6812      	ldr	r2, [r2, #0]
 801980a:	3b04      	subs	r3, #4
 801980c:	2a00      	cmp	r2, #0
 801980e:	d1cb      	bne.n	80197a8 <quorem+0x94>
 8019810:	3c01      	subs	r4, #1
 8019812:	e7c6      	b.n	80197a2 <quorem+0x8e>
 8019814:	6812      	ldr	r2, [r2, #0]
 8019816:	3b04      	subs	r3, #4
 8019818:	2a00      	cmp	r2, #0
 801981a:	d1ef      	bne.n	80197fc <quorem+0xe8>
 801981c:	3c01      	subs	r4, #1
 801981e:	e7ea      	b.n	80197f6 <quorem+0xe2>
 8019820:	2000      	movs	r0, #0
 8019822:	e7ee      	b.n	8019802 <quorem+0xee>
 8019824:	0000      	movs	r0, r0
	...

08019828 <_dtoa_r>:
 8019828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801982c:	69c7      	ldr	r7, [r0, #28]
 801982e:	b097      	sub	sp, #92	@ 0x5c
 8019830:	ed8d 0b04 	vstr	d0, [sp, #16]
 8019834:	ec55 4b10 	vmov	r4, r5, d0
 8019838:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 801983a:	9107      	str	r1, [sp, #28]
 801983c:	4681      	mov	r9, r0
 801983e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019840:	9311      	str	r3, [sp, #68]	@ 0x44
 8019842:	b97f      	cbnz	r7, 8019864 <_dtoa_r+0x3c>
 8019844:	2010      	movs	r0, #16
 8019846:	f7fe f90d 	bl	8017a64 <malloc>
 801984a:	4602      	mov	r2, r0
 801984c:	f8c9 001c 	str.w	r0, [r9, #28]
 8019850:	b920      	cbnz	r0, 801985c <_dtoa_r+0x34>
 8019852:	4ba9      	ldr	r3, [pc, #676]	@ (8019af8 <_dtoa_r+0x2d0>)
 8019854:	21ef      	movs	r1, #239	@ 0xef
 8019856:	48a9      	ldr	r0, [pc, #676]	@ (8019afc <_dtoa_r+0x2d4>)
 8019858:	f002 f820 	bl	801b89c <__assert_func>
 801985c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8019860:	6007      	str	r7, [r0, #0]
 8019862:	60c7      	str	r7, [r0, #12]
 8019864:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019868:	6819      	ldr	r1, [r3, #0]
 801986a:	b159      	cbz	r1, 8019884 <_dtoa_r+0x5c>
 801986c:	685a      	ldr	r2, [r3, #4]
 801986e:	604a      	str	r2, [r1, #4]
 8019870:	2301      	movs	r3, #1
 8019872:	4093      	lsls	r3, r2
 8019874:	608b      	str	r3, [r1, #8]
 8019876:	4648      	mov	r0, r9
 8019878:	f001 f97c 	bl	801ab74 <_Bfree>
 801987c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019880:	2200      	movs	r2, #0
 8019882:	601a      	str	r2, [r3, #0]
 8019884:	1e2b      	subs	r3, r5, #0
 8019886:	bfb9      	ittee	lt
 8019888:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801988c:	9305      	strlt	r3, [sp, #20]
 801988e:	2300      	movge	r3, #0
 8019890:	6033      	strge	r3, [r6, #0]
 8019892:	9f05      	ldr	r7, [sp, #20]
 8019894:	4b9a      	ldr	r3, [pc, #616]	@ (8019b00 <_dtoa_r+0x2d8>)
 8019896:	bfbc      	itt	lt
 8019898:	2201      	movlt	r2, #1
 801989a:	6032      	strlt	r2, [r6, #0]
 801989c:	43bb      	bics	r3, r7
 801989e:	d112      	bne.n	80198c6 <_dtoa_r+0x9e>
 80198a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80198a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80198a6:	6013      	str	r3, [r2, #0]
 80198a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80198ac:	4323      	orrs	r3, r4
 80198ae:	f000 855a 	beq.w	801a366 <_dtoa_r+0xb3e>
 80198b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80198b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8019b14 <_dtoa_r+0x2ec>
 80198b8:	2b00      	cmp	r3, #0
 80198ba:	f000 855c 	beq.w	801a376 <_dtoa_r+0xb4e>
 80198be:	f10a 0303 	add.w	r3, sl, #3
 80198c2:	f000 bd56 	b.w	801a372 <_dtoa_r+0xb4a>
 80198c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80198ca:	2200      	movs	r2, #0
 80198cc:	ec51 0b17 	vmov	r0, r1, d7
 80198d0:	2300      	movs	r3, #0
 80198d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80198d6:	f7e7 f907 	bl	8000ae8 <__aeabi_dcmpeq>
 80198da:	4680      	mov	r8, r0
 80198dc:	b158      	cbz	r0, 80198f6 <_dtoa_r+0xce>
 80198de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80198e0:	2301      	movs	r3, #1
 80198e2:	6013      	str	r3, [r2, #0]
 80198e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80198e6:	b113      	cbz	r3, 80198ee <_dtoa_r+0xc6>
 80198e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80198ea:	4b86      	ldr	r3, [pc, #536]	@ (8019b04 <_dtoa_r+0x2dc>)
 80198ec:	6013      	str	r3, [r2, #0]
 80198ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8019b18 <_dtoa_r+0x2f0>
 80198f2:	f000 bd40 	b.w	801a376 <_dtoa_r+0xb4e>
 80198f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80198fa:	aa14      	add	r2, sp, #80	@ 0x50
 80198fc:	a915      	add	r1, sp, #84	@ 0x54
 80198fe:	4648      	mov	r0, r9
 8019900:	f001 fcd4 	bl	801b2ac <__d2b>
 8019904:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8019908:	9002      	str	r0, [sp, #8]
 801990a:	2e00      	cmp	r6, #0
 801990c:	d078      	beq.n	8019a00 <_dtoa_r+0x1d8>
 801990e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019910:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8019914:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019918:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801991c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019920:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8019924:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019928:	4619      	mov	r1, r3
 801992a:	2200      	movs	r2, #0
 801992c:	4b76      	ldr	r3, [pc, #472]	@ (8019b08 <_dtoa_r+0x2e0>)
 801992e:	f7e6 fcbb 	bl	80002a8 <__aeabi_dsub>
 8019932:	a36b      	add	r3, pc, #428	@ (adr r3, 8019ae0 <_dtoa_r+0x2b8>)
 8019934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019938:	f7e6 fe6e 	bl	8000618 <__aeabi_dmul>
 801993c:	a36a      	add	r3, pc, #424	@ (adr r3, 8019ae8 <_dtoa_r+0x2c0>)
 801993e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019942:	f7e6 fcb3 	bl	80002ac <__adddf3>
 8019946:	4604      	mov	r4, r0
 8019948:	4630      	mov	r0, r6
 801994a:	460d      	mov	r5, r1
 801994c:	f7e6 fdfa 	bl	8000544 <__aeabi_i2d>
 8019950:	a367      	add	r3, pc, #412	@ (adr r3, 8019af0 <_dtoa_r+0x2c8>)
 8019952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019956:	f7e6 fe5f 	bl	8000618 <__aeabi_dmul>
 801995a:	4602      	mov	r2, r0
 801995c:	460b      	mov	r3, r1
 801995e:	4620      	mov	r0, r4
 8019960:	4629      	mov	r1, r5
 8019962:	f7e6 fca3 	bl	80002ac <__adddf3>
 8019966:	4604      	mov	r4, r0
 8019968:	460d      	mov	r5, r1
 801996a:	f7e7 f905 	bl	8000b78 <__aeabi_d2iz>
 801996e:	2200      	movs	r2, #0
 8019970:	4607      	mov	r7, r0
 8019972:	2300      	movs	r3, #0
 8019974:	4620      	mov	r0, r4
 8019976:	4629      	mov	r1, r5
 8019978:	f7e7 f8c0 	bl	8000afc <__aeabi_dcmplt>
 801997c:	b140      	cbz	r0, 8019990 <_dtoa_r+0x168>
 801997e:	4638      	mov	r0, r7
 8019980:	f7e6 fde0 	bl	8000544 <__aeabi_i2d>
 8019984:	4622      	mov	r2, r4
 8019986:	462b      	mov	r3, r5
 8019988:	f7e7 f8ae 	bl	8000ae8 <__aeabi_dcmpeq>
 801998c:	b900      	cbnz	r0, 8019990 <_dtoa_r+0x168>
 801998e:	3f01      	subs	r7, #1
 8019990:	2f16      	cmp	r7, #22
 8019992:	d852      	bhi.n	8019a3a <_dtoa_r+0x212>
 8019994:	4b5d      	ldr	r3, [pc, #372]	@ (8019b0c <_dtoa_r+0x2e4>)
 8019996:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801999a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801999e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80199a2:	f7e7 f8ab 	bl	8000afc <__aeabi_dcmplt>
 80199a6:	2800      	cmp	r0, #0
 80199a8:	d049      	beq.n	8019a3e <_dtoa_r+0x216>
 80199aa:	3f01      	subs	r7, #1
 80199ac:	2300      	movs	r3, #0
 80199ae:	9310      	str	r3, [sp, #64]	@ 0x40
 80199b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80199b2:	1b9b      	subs	r3, r3, r6
 80199b4:	1e5a      	subs	r2, r3, #1
 80199b6:	bf45      	ittet	mi
 80199b8:	f1c3 0301 	rsbmi	r3, r3, #1
 80199bc:	9300      	strmi	r3, [sp, #0]
 80199be:	2300      	movpl	r3, #0
 80199c0:	2300      	movmi	r3, #0
 80199c2:	9206      	str	r2, [sp, #24]
 80199c4:	bf54      	ite	pl
 80199c6:	9300      	strpl	r3, [sp, #0]
 80199c8:	9306      	strmi	r3, [sp, #24]
 80199ca:	2f00      	cmp	r7, #0
 80199cc:	db39      	blt.n	8019a42 <_dtoa_r+0x21a>
 80199ce:	9b06      	ldr	r3, [sp, #24]
 80199d0:	970d      	str	r7, [sp, #52]	@ 0x34
 80199d2:	443b      	add	r3, r7
 80199d4:	9306      	str	r3, [sp, #24]
 80199d6:	2300      	movs	r3, #0
 80199d8:	9308      	str	r3, [sp, #32]
 80199da:	9b07      	ldr	r3, [sp, #28]
 80199dc:	2b09      	cmp	r3, #9
 80199de:	d863      	bhi.n	8019aa8 <_dtoa_r+0x280>
 80199e0:	2b05      	cmp	r3, #5
 80199e2:	bfc4      	itt	gt
 80199e4:	3b04      	subgt	r3, #4
 80199e6:	9307      	strgt	r3, [sp, #28]
 80199e8:	9b07      	ldr	r3, [sp, #28]
 80199ea:	f1a3 0302 	sub.w	r3, r3, #2
 80199ee:	bfcc      	ite	gt
 80199f0:	2400      	movgt	r4, #0
 80199f2:	2401      	movle	r4, #1
 80199f4:	2b03      	cmp	r3, #3
 80199f6:	d863      	bhi.n	8019ac0 <_dtoa_r+0x298>
 80199f8:	e8df f003 	tbb	[pc, r3]
 80199fc:	2b375452 	.word	0x2b375452
 8019a00:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8019a04:	441e      	add	r6, r3
 8019a06:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8019a0a:	2b20      	cmp	r3, #32
 8019a0c:	bfc1      	itttt	gt
 8019a0e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8019a12:	409f      	lslgt	r7, r3
 8019a14:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019a18:	fa24 f303 	lsrgt.w	r3, r4, r3
 8019a1c:	bfd6      	itet	le
 8019a1e:	f1c3 0320 	rsble	r3, r3, #32
 8019a22:	ea47 0003 	orrgt.w	r0, r7, r3
 8019a26:	fa04 f003 	lslle.w	r0, r4, r3
 8019a2a:	f7e6 fd7b 	bl	8000524 <__aeabi_ui2d>
 8019a2e:	2201      	movs	r2, #1
 8019a30:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8019a34:	3e01      	subs	r6, #1
 8019a36:	9212      	str	r2, [sp, #72]	@ 0x48
 8019a38:	e776      	b.n	8019928 <_dtoa_r+0x100>
 8019a3a:	2301      	movs	r3, #1
 8019a3c:	e7b7      	b.n	80199ae <_dtoa_r+0x186>
 8019a3e:	9010      	str	r0, [sp, #64]	@ 0x40
 8019a40:	e7b6      	b.n	80199b0 <_dtoa_r+0x188>
 8019a42:	9b00      	ldr	r3, [sp, #0]
 8019a44:	1bdb      	subs	r3, r3, r7
 8019a46:	9300      	str	r3, [sp, #0]
 8019a48:	427b      	negs	r3, r7
 8019a4a:	9308      	str	r3, [sp, #32]
 8019a4c:	2300      	movs	r3, #0
 8019a4e:	930d      	str	r3, [sp, #52]	@ 0x34
 8019a50:	e7c3      	b.n	80199da <_dtoa_r+0x1b2>
 8019a52:	2301      	movs	r3, #1
 8019a54:	9309      	str	r3, [sp, #36]	@ 0x24
 8019a56:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019a58:	eb07 0b03 	add.w	fp, r7, r3
 8019a5c:	f10b 0301 	add.w	r3, fp, #1
 8019a60:	2b01      	cmp	r3, #1
 8019a62:	9303      	str	r3, [sp, #12]
 8019a64:	bfb8      	it	lt
 8019a66:	2301      	movlt	r3, #1
 8019a68:	e006      	b.n	8019a78 <_dtoa_r+0x250>
 8019a6a:	2301      	movs	r3, #1
 8019a6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8019a6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019a70:	2b00      	cmp	r3, #0
 8019a72:	dd28      	ble.n	8019ac6 <_dtoa_r+0x29e>
 8019a74:	469b      	mov	fp, r3
 8019a76:	9303      	str	r3, [sp, #12]
 8019a78:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8019a7c:	2100      	movs	r1, #0
 8019a7e:	2204      	movs	r2, #4
 8019a80:	f102 0514 	add.w	r5, r2, #20
 8019a84:	429d      	cmp	r5, r3
 8019a86:	d926      	bls.n	8019ad6 <_dtoa_r+0x2ae>
 8019a88:	6041      	str	r1, [r0, #4]
 8019a8a:	4648      	mov	r0, r9
 8019a8c:	f001 f832 	bl	801aaf4 <_Balloc>
 8019a90:	4682      	mov	sl, r0
 8019a92:	2800      	cmp	r0, #0
 8019a94:	d142      	bne.n	8019b1c <_dtoa_r+0x2f4>
 8019a96:	4b1e      	ldr	r3, [pc, #120]	@ (8019b10 <_dtoa_r+0x2e8>)
 8019a98:	4602      	mov	r2, r0
 8019a9a:	f240 11af 	movw	r1, #431	@ 0x1af
 8019a9e:	e6da      	b.n	8019856 <_dtoa_r+0x2e>
 8019aa0:	2300      	movs	r3, #0
 8019aa2:	e7e3      	b.n	8019a6c <_dtoa_r+0x244>
 8019aa4:	2300      	movs	r3, #0
 8019aa6:	e7d5      	b.n	8019a54 <_dtoa_r+0x22c>
 8019aa8:	2401      	movs	r4, #1
 8019aaa:	2300      	movs	r3, #0
 8019aac:	9307      	str	r3, [sp, #28]
 8019aae:	9409      	str	r4, [sp, #36]	@ 0x24
 8019ab0:	f04f 3bff 	mov.w	fp, #4294967295
 8019ab4:	2200      	movs	r2, #0
 8019ab6:	f8cd b00c 	str.w	fp, [sp, #12]
 8019aba:	2312      	movs	r3, #18
 8019abc:	920c      	str	r2, [sp, #48]	@ 0x30
 8019abe:	e7db      	b.n	8019a78 <_dtoa_r+0x250>
 8019ac0:	2301      	movs	r3, #1
 8019ac2:	9309      	str	r3, [sp, #36]	@ 0x24
 8019ac4:	e7f4      	b.n	8019ab0 <_dtoa_r+0x288>
 8019ac6:	f04f 0b01 	mov.w	fp, #1
 8019aca:	f8cd b00c 	str.w	fp, [sp, #12]
 8019ace:	465b      	mov	r3, fp
 8019ad0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8019ad4:	e7d0      	b.n	8019a78 <_dtoa_r+0x250>
 8019ad6:	3101      	adds	r1, #1
 8019ad8:	0052      	lsls	r2, r2, #1
 8019ada:	e7d1      	b.n	8019a80 <_dtoa_r+0x258>
 8019adc:	f3af 8000 	nop.w
 8019ae0:	636f4361 	.word	0x636f4361
 8019ae4:	3fd287a7 	.word	0x3fd287a7
 8019ae8:	8b60c8b3 	.word	0x8b60c8b3
 8019aec:	3fc68a28 	.word	0x3fc68a28
 8019af0:	509f79fb 	.word	0x509f79fb
 8019af4:	3fd34413 	.word	0x3fd34413
 8019af8:	0801d233 	.word	0x0801d233
 8019afc:	0801d24a 	.word	0x0801d24a
 8019b00:	7ff00000 	.word	0x7ff00000
 8019b04:	0801d1fb 	.word	0x0801d1fb
 8019b08:	3ff80000 	.word	0x3ff80000
 8019b0c:	0801d548 	.word	0x0801d548
 8019b10:	0801d2a2 	.word	0x0801d2a2
 8019b14:	0801d22f 	.word	0x0801d22f
 8019b18:	0801d1fa 	.word	0x0801d1fa
 8019b1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019b20:	6018      	str	r0, [r3, #0]
 8019b22:	9b03      	ldr	r3, [sp, #12]
 8019b24:	2b0e      	cmp	r3, #14
 8019b26:	f200 80a1 	bhi.w	8019c6c <_dtoa_r+0x444>
 8019b2a:	2c00      	cmp	r4, #0
 8019b2c:	f000 809e 	beq.w	8019c6c <_dtoa_r+0x444>
 8019b30:	2f00      	cmp	r7, #0
 8019b32:	dd33      	ble.n	8019b9c <_dtoa_r+0x374>
 8019b34:	4b9c      	ldr	r3, [pc, #624]	@ (8019da8 <_dtoa_r+0x580>)
 8019b36:	f007 020f 	and.w	r2, r7, #15
 8019b3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019b3e:	ed93 7b00 	vldr	d7, [r3]
 8019b42:	05f8      	lsls	r0, r7, #23
 8019b44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8019b48:	ea4f 1427 	mov.w	r4, r7, asr #4
 8019b4c:	d516      	bpl.n	8019b7c <_dtoa_r+0x354>
 8019b4e:	4b97      	ldr	r3, [pc, #604]	@ (8019dac <_dtoa_r+0x584>)
 8019b50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019b54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8019b58:	f7e6 fe88 	bl	800086c <__aeabi_ddiv>
 8019b5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019b60:	f004 040f 	and.w	r4, r4, #15
 8019b64:	2603      	movs	r6, #3
 8019b66:	4d91      	ldr	r5, [pc, #580]	@ (8019dac <_dtoa_r+0x584>)
 8019b68:	b954      	cbnz	r4, 8019b80 <_dtoa_r+0x358>
 8019b6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019b6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019b72:	f7e6 fe7b 	bl	800086c <__aeabi_ddiv>
 8019b76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019b7a:	e028      	b.n	8019bce <_dtoa_r+0x3a6>
 8019b7c:	2602      	movs	r6, #2
 8019b7e:	e7f2      	b.n	8019b66 <_dtoa_r+0x33e>
 8019b80:	07e1      	lsls	r1, r4, #31
 8019b82:	d508      	bpl.n	8019b96 <_dtoa_r+0x36e>
 8019b84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019b88:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019b8c:	f7e6 fd44 	bl	8000618 <__aeabi_dmul>
 8019b90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019b94:	3601      	adds	r6, #1
 8019b96:	1064      	asrs	r4, r4, #1
 8019b98:	3508      	adds	r5, #8
 8019b9a:	e7e5      	b.n	8019b68 <_dtoa_r+0x340>
 8019b9c:	f000 80af 	beq.w	8019cfe <_dtoa_r+0x4d6>
 8019ba0:	427c      	negs	r4, r7
 8019ba2:	4b81      	ldr	r3, [pc, #516]	@ (8019da8 <_dtoa_r+0x580>)
 8019ba4:	4d81      	ldr	r5, [pc, #516]	@ (8019dac <_dtoa_r+0x584>)
 8019ba6:	f004 020f 	and.w	r2, r4, #15
 8019baa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019bae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019bb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019bb6:	f7e6 fd2f 	bl	8000618 <__aeabi_dmul>
 8019bba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019bbe:	1124      	asrs	r4, r4, #4
 8019bc0:	2300      	movs	r3, #0
 8019bc2:	2602      	movs	r6, #2
 8019bc4:	2c00      	cmp	r4, #0
 8019bc6:	f040 808f 	bne.w	8019ce8 <_dtoa_r+0x4c0>
 8019bca:	2b00      	cmp	r3, #0
 8019bcc:	d1d3      	bne.n	8019b76 <_dtoa_r+0x34e>
 8019bce:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019bd0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019bd4:	2b00      	cmp	r3, #0
 8019bd6:	f000 8094 	beq.w	8019d02 <_dtoa_r+0x4da>
 8019bda:	4b75      	ldr	r3, [pc, #468]	@ (8019db0 <_dtoa_r+0x588>)
 8019bdc:	2200      	movs	r2, #0
 8019bde:	4620      	mov	r0, r4
 8019be0:	4629      	mov	r1, r5
 8019be2:	f7e6 ff8b 	bl	8000afc <__aeabi_dcmplt>
 8019be6:	2800      	cmp	r0, #0
 8019be8:	f000 808b 	beq.w	8019d02 <_dtoa_r+0x4da>
 8019bec:	9b03      	ldr	r3, [sp, #12]
 8019bee:	2b00      	cmp	r3, #0
 8019bf0:	f000 8087 	beq.w	8019d02 <_dtoa_r+0x4da>
 8019bf4:	f1bb 0f00 	cmp.w	fp, #0
 8019bf8:	dd34      	ble.n	8019c64 <_dtoa_r+0x43c>
 8019bfa:	4620      	mov	r0, r4
 8019bfc:	4b6d      	ldr	r3, [pc, #436]	@ (8019db4 <_dtoa_r+0x58c>)
 8019bfe:	2200      	movs	r2, #0
 8019c00:	4629      	mov	r1, r5
 8019c02:	f7e6 fd09 	bl	8000618 <__aeabi_dmul>
 8019c06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019c0a:	f107 38ff 	add.w	r8, r7, #4294967295
 8019c0e:	3601      	adds	r6, #1
 8019c10:	465c      	mov	r4, fp
 8019c12:	4630      	mov	r0, r6
 8019c14:	f7e6 fc96 	bl	8000544 <__aeabi_i2d>
 8019c18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019c1c:	f7e6 fcfc 	bl	8000618 <__aeabi_dmul>
 8019c20:	4b65      	ldr	r3, [pc, #404]	@ (8019db8 <_dtoa_r+0x590>)
 8019c22:	2200      	movs	r2, #0
 8019c24:	f7e6 fb42 	bl	80002ac <__adddf3>
 8019c28:	4605      	mov	r5, r0
 8019c2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8019c2e:	2c00      	cmp	r4, #0
 8019c30:	d16a      	bne.n	8019d08 <_dtoa_r+0x4e0>
 8019c32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019c36:	4b61      	ldr	r3, [pc, #388]	@ (8019dbc <_dtoa_r+0x594>)
 8019c38:	2200      	movs	r2, #0
 8019c3a:	f7e6 fb35 	bl	80002a8 <__aeabi_dsub>
 8019c3e:	4602      	mov	r2, r0
 8019c40:	460b      	mov	r3, r1
 8019c42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019c46:	462a      	mov	r2, r5
 8019c48:	4633      	mov	r3, r6
 8019c4a:	f7e6 ff75 	bl	8000b38 <__aeabi_dcmpgt>
 8019c4e:	2800      	cmp	r0, #0
 8019c50:	f040 8298 	bne.w	801a184 <_dtoa_r+0x95c>
 8019c54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019c58:	462a      	mov	r2, r5
 8019c5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8019c5e:	f7e6 ff4d 	bl	8000afc <__aeabi_dcmplt>
 8019c62:	bb38      	cbnz	r0, 8019cb4 <_dtoa_r+0x48c>
 8019c64:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8019c68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8019c6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8019c6e:	2b00      	cmp	r3, #0
 8019c70:	f2c0 8157 	blt.w	8019f22 <_dtoa_r+0x6fa>
 8019c74:	2f0e      	cmp	r7, #14
 8019c76:	f300 8154 	bgt.w	8019f22 <_dtoa_r+0x6fa>
 8019c7a:	4b4b      	ldr	r3, [pc, #300]	@ (8019da8 <_dtoa_r+0x580>)
 8019c7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8019c80:	ed93 7b00 	vldr	d7, [r3]
 8019c84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019c86:	2b00      	cmp	r3, #0
 8019c88:	ed8d 7b00 	vstr	d7, [sp]
 8019c8c:	f280 80e5 	bge.w	8019e5a <_dtoa_r+0x632>
 8019c90:	9b03      	ldr	r3, [sp, #12]
 8019c92:	2b00      	cmp	r3, #0
 8019c94:	f300 80e1 	bgt.w	8019e5a <_dtoa_r+0x632>
 8019c98:	d10c      	bne.n	8019cb4 <_dtoa_r+0x48c>
 8019c9a:	4b48      	ldr	r3, [pc, #288]	@ (8019dbc <_dtoa_r+0x594>)
 8019c9c:	2200      	movs	r2, #0
 8019c9e:	ec51 0b17 	vmov	r0, r1, d7
 8019ca2:	f7e6 fcb9 	bl	8000618 <__aeabi_dmul>
 8019ca6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019caa:	f7e6 ff3b 	bl	8000b24 <__aeabi_dcmpge>
 8019cae:	2800      	cmp	r0, #0
 8019cb0:	f000 8266 	beq.w	801a180 <_dtoa_r+0x958>
 8019cb4:	2400      	movs	r4, #0
 8019cb6:	4625      	mov	r5, r4
 8019cb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019cba:	4656      	mov	r6, sl
 8019cbc:	ea6f 0803 	mvn.w	r8, r3
 8019cc0:	2700      	movs	r7, #0
 8019cc2:	4621      	mov	r1, r4
 8019cc4:	4648      	mov	r0, r9
 8019cc6:	f000 ff55 	bl	801ab74 <_Bfree>
 8019cca:	2d00      	cmp	r5, #0
 8019ccc:	f000 80bd 	beq.w	8019e4a <_dtoa_r+0x622>
 8019cd0:	b12f      	cbz	r7, 8019cde <_dtoa_r+0x4b6>
 8019cd2:	42af      	cmp	r7, r5
 8019cd4:	d003      	beq.n	8019cde <_dtoa_r+0x4b6>
 8019cd6:	4639      	mov	r1, r7
 8019cd8:	4648      	mov	r0, r9
 8019cda:	f000 ff4b 	bl	801ab74 <_Bfree>
 8019cde:	4629      	mov	r1, r5
 8019ce0:	4648      	mov	r0, r9
 8019ce2:	f000 ff47 	bl	801ab74 <_Bfree>
 8019ce6:	e0b0      	b.n	8019e4a <_dtoa_r+0x622>
 8019ce8:	07e2      	lsls	r2, r4, #31
 8019cea:	d505      	bpl.n	8019cf8 <_dtoa_r+0x4d0>
 8019cec:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019cf0:	f7e6 fc92 	bl	8000618 <__aeabi_dmul>
 8019cf4:	3601      	adds	r6, #1
 8019cf6:	2301      	movs	r3, #1
 8019cf8:	1064      	asrs	r4, r4, #1
 8019cfa:	3508      	adds	r5, #8
 8019cfc:	e762      	b.n	8019bc4 <_dtoa_r+0x39c>
 8019cfe:	2602      	movs	r6, #2
 8019d00:	e765      	b.n	8019bce <_dtoa_r+0x3a6>
 8019d02:	9c03      	ldr	r4, [sp, #12]
 8019d04:	46b8      	mov	r8, r7
 8019d06:	e784      	b.n	8019c12 <_dtoa_r+0x3ea>
 8019d08:	4b27      	ldr	r3, [pc, #156]	@ (8019da8 <_dtoa_r+0x580>)
 8019d0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019d0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019d10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8019d14:	4454      	add	r4, sl
 8019d16:	2900      	cmp	r1, #0
 8019d18:	d054      	beq.n	8019dc4 <_dtoa_r+0x59c>
 8019d1a:	4929      	ldr	r1, [pc, #164]	@ (8019dc0 <_dtoa_r+0x598>)
 8019d1c:	2000      	movs	r0, #0
 8019d1e:	f7e6 fda5 	bl	800086c <__aeabi_ddiv>
 8019d22:	4633      	mov	r3, r6
 8019d24:	462a      	mov	r2, r5
 8019d26:	f7e6 fabf 	bl	80002a8 <__aeabi_dsub>
 8019d2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019d2e:	4656      	mov	r6, sl
 8019d30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019d34:	f7e6 ff20 	bl	8000b78 <__aeabi_d2iz>
 8019d38:	4605      	mov	r5, r0
 8019d3a:	f7e6 fc03 	bl	8000544 <__aeabi_i2d>
 8019d3e:	4602      	mov	r2, r0
 8019d40:	460b      	mov	r3, r1
 8019d42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019d46:	f7e6 faaf 	bl	80002a8 <__aeabi_dsub>
 8019d4a:	3530      	adds	r5, #48	@ 0x30
 8019d4c:	4602      	mov	r2, r0
 8019d4e:	460b      	mov	r3, r1
 8019d50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019d54:	f806 5b01 	strb.w	r5, [r6], #1
 8019d58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019d5c:	f7e6 fece 	bl	8000afc <__aeabi_dcmplt>
 8019d60:	2800      	cmp	r0, #0
 8019d62:	d172      	bne.n	8019e4a <_dtoa_r+0x622>
 8019d64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019d68:	4911      	ldr	r1, [pc, #68]	@ (8019db0 <_dtoa_r+0x588>)
 8019d6a:	2000      	movs	r0, #0
 8019d6c:	f7e6 fa9c 	bl	80002a8 <__aeabi_dsub>
 8019d70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019d74:	f7e6 fec2 	bl	8000afc <__aeabi_dcmplt>
 8019d78:	2800      	cmp	r0, #0
 8019d7a:	f040 80b4 	bne.w	8019ee6 <_dtoa_r+0x6be>
 8019d7e:	42a6      	cmp	r6, r4
 8019d80:	f43f af70 	beq.w	8019c64 <_dtoa_r+0x43c>
 8019d84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019d88:	4b0a      	ldr	r3, [pc, #40]	@ (8019db4 <_dtoa_r+0x58c>)
 8019d8a:	2200      	movs	r2, #0
 8019d8c:	f7e6 fc44 	bl	8000618 <__aeabi_dmul>
 8019d90:	4b08      	ldr	r3, [pc, #32]	@ (8019db4 <_dtoa_r+0x58c>)
 8019d92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019d96:	2200      	movs	r2, #0
 8019d98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019d9c:	f7e6 fc3c 	bl	8000618 <__aeabi_dmul>
 8019da0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019da4:	e7c4      	b.n	8019d30 <_dtoa_r+0x508>
 8019da6:	bf00      	nop
 8019da8:	0801d548 	.word	0x0801d548
 8019dac:	0801d520 	.word	0x0801d520
 8019db0:	3ff00000 	.word	0x3ff00000
 8019db4:	40240000 	.word	0x40240000
 8019db8:	401c0000 	.word	0x401c0000
 8019dbc:	40140000 	.word	0x40140000
 8019dc0:	3fe00000 	.word	0x3fe00000
 8019dc4:	4631      	mov	r1, r6
 8019dc6:	4628      	mov	r0, r5
 8019dc8:	f7e6 fc26 	bl	8000618 <__aeabi_dmul>
 8019dcc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019dd0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8019dd2:	4656      	mov	r6, sl
 8019dd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019dd8:	f7e6 fece 	bl	8000b78 <__aeabi_d2iz>
 8019ddc:	4605      	mov	r5, r0
 8019dde:	f7e6 fbb1 	bl	8000544 <__aeabi_i2d>
 8019de2:	4602      	mov	r2, r0
 8019de4:	460b      	mov	r3, r1
 8019de6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019dea:	f7e6 fa5d 	bl	80002a8 <__aeabi_dsub>
 8019dee:	3530      	adds	r5, #48	@ 0x30
 8019df0:	f806 5b01 	strb.w	r5, [r6], #1
 8019df4:	4602      	mov	r2, r0
 8019df6:	460b      	mov	r3, r1
 8019df8:	42a6      	cmp	r6, r4
 8019dfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019dfe:	f04f 0200 	mov.w	r2, #0
 8019e02:	d124      	bne.n	8019e4e <_dtoa_r+0x626>
 8019e04:	4baf      	ldr	r3, [pc, #700]	@ (801a0c4 <_dtoa_r+0x89c>)
 8019e06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019e0a:	f7e6 fa4f 	bl	80002ac <__adddf3>
 8019e0e:	4602      	mov	r2, r0
 8019e10:	460b      	mov	r3, r1
 8019e12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019e16:	f7e6 fe8f 	bl	8000b38 <__aeabi_dcmpgt>
 8019e1a:	2800      	cmp	r0, #0
 8019e1c:	d163      	bne.n	8019ee6 <_dtoa_r+0x6be>
 8019e1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8019e22:	49a8      	ldr	r1, [pc, #672]	@ (801a0c4 <_dtoa_r+0x89c>)
 8019e24:	2000      	movs	r0, #0
 8019e26:	f7e6 fa3f 	bl	80002a8 <__aeabi_dsub>
 8019e2a:	4602      	mov	r2, r0
 8019e2c:	460b      	mov	r3, r1
 8019e2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019e32:	f7e6 fe63 	bl	8000afc <__aeabi_dcmplt>
 8019e36:	2800      	cmp	r0, #0
 8019e38:	f43f af14 	beq.w	8019c64 <_dtoa_r+0x43c>
 8019e3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8019e3e:	1e73      	subs	r3, r6, #1
 8019e40:	9313      	str	r3, [sp, #76]	@ 0x4c
 8019e42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8019e46:	2b30      	cmp	r3, #48	@ 0x30
 8019e48:	d0f8      	beq.n	8019e3c <_dtoa_r+0x614>
 8019e4a:	4647      	mov	r7, r8
 8019e4c:	e03b      	b.n	8019ec6 <_dtoa_r+0x69e>
 8019e4e:	4b9e      	ldr	r3, [pc, #632]	@ (801a0c8 <_dtoa_r+0x8a0>)
 8019e50:	f7e6 fbe2 	bl	8000618 <__aeabi_dmul>
 8019e54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019e58:	e7bc      	b.n	8019dd4 <_dtoa_r+0x5ac>
 8019e5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8019e5e:	4656      	mov	r6, sl
 8019e60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019e64:	4620      	mov	r0, r4
 8019e66:	4629      	mov	r1, r5
 8019e68:	f7e6 fd00 	bl	800086c <__aeabi_ddiv>
 8019e6c:	f7e6 fe84 	bl	8000b78 <__aeabi_d2iz>
 8019e70:	4680      	mov	r8, r0
 8019e72:	f7e6 fb67 	bl	8000544 <__aeabi_i2d>
 8019e76:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019e7a:	f7e6 fbcd 	bl	8000618 <__aeabi_dmul>
 8019e7e:	4602      	mov	r2, r0
 8019e80:	460b      	mov	r3, r1
 8019e82:	4620      	mov	r0, r4
 8019e84:	4629      	mov	r1, r5
 8019e86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8019e8a:	f7e6 fa0d 	bl	80002a8 <__aeabi_dsub>
 8019e8e:	f806 4b01 	strb.w	r4, [r6], #1
 8019e92:	9d03      	ldr	r5, [sp, #12]
 8019e94:	eba6 040a 	sub.w	r4, r6, sl
 8019e98:	42a5      	cmp	r5, r4
 8019e9a:	4602      	mov	r2, r0
 8019e9c:	460b      	mov	r3, r1
 8019e9e:	d133      	bne.n	8019f08 <_dtoa_r+0x6e0>
 8019ea0:	f7e6 fa04 	bl	80002ac <__adddf3>
 8019ea4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019ea8:	4604      	mov	r4, r0
 8019eaa:	460d      	mov	r5, r1
 8019eac:	f7e6 fe44 	bl	8000b38 <__aeabi_dcmpgt>
 8019eb0:	b9c0      	cbnz	r0, 8019ee4 <_dtoa_r+0x6bc>
 8019eb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019eb6:	4620      	mov	r0, r4
 8019eb8:	4629      	mov	r1, r5
 8019eba:	f7e6 fe15 	bl	8000ae8 <__aeabi_dcmpeq>
 8019ebe:	b110      	cbz	r0, 8019ec6 <_dtoa_r+0x69e>
 8019ec0:	f018 0f01 	tst.w	r8, #1
 8019ec4:	d10e      	bne.n	8019ee4 <_dtoa_r+0x6bc>
 8019ec6:	9902      	ldr	r1, [sp, #8]
 8019ec8:	4648      	mov	r0, r9
 8019eca:	f000 fe53 	bl	801ab74 <_Bfree>
 8019ece:	2300      	movs	r3, #0
 8019ed0:	7033      	strb	r3, [r6, #0]
 8019ed2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8019ed4:	3701      	adds	r7, #1
 8019ed6:	601f      	str	r7, [r3, #0]
 8019ed8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019eda:	2b00      	cmp	r3, #0
 8019edc:	f000 824b 	beq.w	801a376 <_dtoa_r+0xb4e>
 8019ee0:	601e      	str	r6, [r3, #0]
 8019ee2:	e248      	b.n	801a376 <_dtoa_r+0xb4e>
 8019ee4:	46b8      	mov	r8, r7
 8019ee6:	4633      	mov	r3, r6
 8019ee8:	461e      	mov	r6, r3
 8019eea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019eee:	2a39      	cmp	r2, #57	@ 0x39
 8019ef0:	d106      	bne.n	8019f00 <_dtoa_r+0x6d8>
 8019ef2:	459a      	cmp	sl, r3
 8019ef4:	d1f8      	bne.n	8019ee8 <_dtoa_r+0x6c0>
 8019ef6:	2230      	movs	r2, #48	@ 0x30
 8019ef8:	f108 0801 	add.w	r8, r8, #1
 8019efc:	f88a 2000 	strb.w	r2, [sl]
 8019f00:	781a      	ldrb	r2, [r3, #0]
 8019f02:	3201      	adds	r2, #1
 8019f04:	701a      	strb	r2, [r3, #0]
 8019f06:	e7a0      	b.n	8019e4a <_dtoa_r+0x622>
 8019f08:	4b6f      	ldr	r3, [pc, #444]	@ (801a0c8 <_dtoa_r+0x8a0>)
 8019f0a:	2200      	movs	r2, #0
 8019f0c:	f7e6 fb84 	bl	8000618 <__aeabi_dmul>
 8019f10:	2200      	movs	r2, #0
 8019f12:	2300      	movs	r3, #0
 8019f14:	4604      	mov	r4, r0
 8019f16:	460d      	mov	r5, r1
 8019f18:	f7e6 fde6 	bl	8000ae8 <__aeabi_dcmpeq>
 8019f1c:	2800      	cmp	r0, #0
 8019f1e:	d09f      	beq.n	8019e60 <_dtoa_r+0x638>
 8019f20:	e7d1      	b.n	8019ec6 <_dtoa_r+0x69e>
 8019f22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8019f24:	2a00      	cmp	r2, #0
 8019f26:	f000 80ea 	beq.w	801a0fe <_dtoa_r+0x8d6>
 8019f2a:	9a07      	ldr	r2, [sp, #28]
 8019f2c:	2a01      	cmp	r2, #1
 8019f2e:	f300 80cd 	bgt.w	801a0cc <_dtoa_r+0x8a4>
 8019f32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8019f34:	2a00      	cmp	r2, #0
 8019f36:	f000 80c1 	beq.w	801a0bc <_dtoa_r+0x894>
 8019f3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8019f3e:	9c08      	ldr	r4, [sp, #32]
 8019f40:	9e00      	ldr	r6, [sp, #0]
 8019f42:	9a00      	ldr	r2, [sp, #0]
 8019f44:	441a      	add	r2, r3
 8019f46:	9200      	str	r2, [sp, #0]
 8019f48:	9a06      	ldr	r2, [sp, #24]
 8019f4a:	2101      	movs	r1, #1
 8019f4c:	441a      	add	r2, r3
 8019f4e:	4648      	mov	r0, r9
 8019f50:	9206      	str	r2, [sp, #24]
 8019f52:	f000 ff0d 	bl	801ad70 <__i2b>
 8019f56:	4605      	mov	r5, r0
 8019f58:	b166      	cbz	r6, 8019f74 <_dtoa_r+0x74c>
 8019f5a:	9b06      	ldr	r3, [sp, #24]
 8019f5c:	2b00      	cmp	r3, #0
 8019f5e:	dd09      	ble.n	8019f74 <_dtoa_r+0x74c>
 8019f60:	42b3      	cmp	r3, r6
 8019f62:	9a00      	ldr	r2, [sp, #0]
 8019f64:	bfa8      	it	ge
 8019f66:	4633      	movge	r3, r6
 8019f68:	1ad2      	subs	r2, r2, r3
 8019f6a:	9200      	str	r2, [sp, #0]
 8019f6c:	9a06      	ldr	r2, [sp, #24]
 8019f6e:	1af6      	subs	r6, r6, r3
 8019f70:	1ad3      	subs	r3, r2, r3
 8019f72:	9306      	str	r3, [sp, #24]
 8019f74:	9b08      	ldr	r3, [sp, #32]
 8019f76:	b30b      	cbz	r3, 8019fbc <_dtoa_r+0x794>
 8019f78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019f7a:	2b00      	cmp	r3, #0
 8019f7c:	f000 80c6 	beq.w	801a10c <_dtoa_r+0x8e4>
 8019f80:	2c00      	cmp	r4, #0
 8019f82:	f000 80c0 	beq.w	801a106 <_dtoa_r+0x8de>
 8019f86:	4629      	mov	r1, r5
 8019f88:	4622      	mov	r2, r4
 8019f8a:	4648      	mov	r0, r9
 8019f8c:	f000 ffa8 	bl	801aee0 <__pow5mult>
 8019f90:	9a02      	ldr	r2, [sp, #8]
 8019f92:	4601      	mov	r1, r0
 8019f94:	4605      	mov	r5, r0
 8019f96:	4648      	mov	r0, r9
 8019f98:	f000 ff00 	bl	801ad9c <__multiply>
 8019f9c:	9902      	ldr	r1, [sp, #8]
 8019f9e:	4680      	mov	r8, r0
 8019fa0:	4648      	mov	r0, r9
 8019fa2:	f000 fde7 	bl	801ab74 <_Bfree>
 8019fa6:	9b08      	ldr	r3, [sp, #32]
 8019fa8:	1b1b      	subs	r3, r3, r4
 8019faa:	9308      	str	r3, [sp, #32]
 8019fac:	f000 80b1 	beq.w	801a112 <_dtoa_r+0x8ea>
 8019fb0:	9a08      	ldr	r2, [sp, #32]
 8019fb2:	4641      	mov	r1, r8
 8019fb4:	4648      	mov	r0, r9
 8019fb6:	f000 ff93 	bl	801aee0 <__pow5mult>
 8019fba:	9002      	str	r0, [sp, #8]
 8019fbc:	2101      	movs	r1, #1
 8019fbe:	4648      	mov	r0, r9
 8019fc0:	f000 fed6 	bl	801ad70 <__i2b>
 8019fc4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019fc6:	4604      	mov	r4, r0
 8019fc8:	2b00      	cmp	r3, #0
 8019fca:	f000 81d8 	beq.w	801a37e <_dtoa_r+0xb56>
 8019fce:	461a      	mov	r2, r3
 8019fd0:	4601      	mov	r1, r0
 8019fd2:	4648      	mov	r0, r9
 8019fd4:	f000 ff84 	bl	801aee0 <__pow5mult>
 8019fd8:	9b07      	ldr	r3, [sp, #28]
 8019fda:	2b01      	cmp	r3, #1
 8019fdc:	4604      	mov	r4, r0
 8019fde:	f300 809f 	bgt.w	801a120 <_dtoa_r+0x8f8>
 8019fe2:	9b04      	ldr	r3, [sp, #16]
 8019fe4:	2b00      	cmp	r3, #0
 8019fe6:	f040 8097 	bne.w	801a118 <_dtoa_r+0x8f0>
 8019fea:	9b05      	ldr	r3, [sp, #20]
 8019fec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019ff0:	2b00      	cmp	r3, #0
 8019ff2:	f040 8093 	bne.w	801a11c <_dtoa_r+0x8f4>
 8019ff6:	9b05      	ldr	r3, [sp, #20]
 8019ff8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019ffc:	0d1b      	lsrs	r3, r3, #20
 8019ffe:	051b      	lsls	r3, r3, #20
 801a000:	b133      	cbz	r3, 801a010 <_dtoa_r+0x7e8>
 801a002:	9b00      	ldr	r3, [sp, #0]
 801a004:	3301      	adds	r3, #1
 801a006:	9300      	str	r3, [sp, #0]
 801a008:	9b06      	ldr	r3, [sp, #24]
 801a00a:	3301      	adds	r3, #1
 801a00c:	9306      	str	r3, [sp, #24]
 801a00e:	2301      	movs	r3, #1
 801a010:	9308      	str	r3, [sp, #32]
 801a012:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a014:	2b00      	cmp	r3, #0
 801a016:	f000 81b8 	beq.w	801a38a <_dtoa_r+0xb62>
 801a01a:	6923      	ldr	r3, [r4, #16]
 801a01c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a020:	6918      	ldr	r0, [r3, #16]
 801a022:	f000 fe59 	bl	801acd8 <__hi0bits>
 801a026:	f1c0 0020 	rsb	r0, r0, #32
 801a02a:	9b06      	ldr	r3, [sp, #24]
 801a02c:	4418      	add	r0, r3
 801a02e:	f010 001f 	ands.w	r0, r0, #31
 801a032:	f000 8082 	beq.w	801a13a <_dtoa_r+0x912>
 801a036:	f1c0 0320 	rsb	r3, r0, #32
 801a03a:	2b04      	cmp	r3, #4
 801a03c:	dd73      	ble.n	801a126 <_dtoa_r+0x8fe>
 801a03e:	9b00      	ldr	r3, [sp, #0]
 801a040:	f1c0 001c 	rsb	r0, r0, #28
 801a044:	4403      	add	r3, r0
 801a046:	9300      	str	r3, [sp, #0]
 801a048:	9b06      	ldr	r3, [sp, #24]
 801a04a:	4403      	add	r3, r0
 801a04c:	4406      	add	r6, r0
 801a04e:	9306      	str	r3, [sp, #24]
 801a050:	9b00      	ldr	r3, [sp, #0]
 801a052:	2b00      	cmp	r3, #0
 801a054:	dd05      	ble.n	801a062 <_dtoa_r+0x83a>
 801a056:	9902      	ldr	r1, [sp, #8]
 801a058:	461a      	mov	r2, r3
 801a05a:	4648      	mov	r0, r9
 801a05c:	f000 ff9a 	bl	801af94 <__lshift>
 801a060:	9002      	str	r0, [sp, #8]
 801a062:	9b06      	ldr	r3, [sp, #24]
 801a064:	2b00      	cmp	r3, #0
 801a066:	dd05      	ble.n	801a074 <_dtoa_r+0x84c>
 801a068:	4621      	mov	r1, r4
 801a06a:	461a      	mov	r2, r3
 801a06c:	4648      	mov	r0, r9
 801a06e:	f000 ff91 	bl	801af94 <__lshift>
 801a072:	4604      	mov	r4, r0
 801a074:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801a076:	2b00      	cmp	r3, #0
 801a078:	d061      	beq.n	801a13e <_dtoa_r+0x916>
 801a07a:	9802      	ldr	r0, [sp, #8]
 801a07c:	4621      	mov	r1, r4
 801a07e:	f000 fff5 	bl	801b06c <__mcmp>
 801a082:	2800      	cmp	r0, #0
 801a084:	da5b      	bge.n	801a13e <_dtoa_r+0x916>
 801a086:	2300      	movs	r3, #0
 801a088:	9902      	ldr	r1, [sp, #8]
 801a08a:	220a      	movs	r2, #10
 801a08c:	4648      	mov	r0, r9
 801a08e:	f000 fd93 	bl	801abb8 <__multadd>
 801a092:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a094:	9002      	str	r0, [sp, #8]
 801a096:	f107 38ff 	add.w	r8, r7, #4294967295
 801a09a:	2b00      	cmp	r3, #0
 801a09c:	f000 8177 	beq.w	801a38e <_dtoa_r+0xb66>
 801a0a0:	4629      	mov	r1, r5
 801a0a2:	2300      	movs	r3, #0
 801a0a4:	220a      	movs	r2, #10
 801a0a6:	4648      	mov	r0, r9
 801a0a8:	f000 fd86 	bl	801abb8 <__multadd>
 801a0ac:	f1bb 0f00 	cmp.w	fp, #0
 801a0b0:	4605      	mov	r5, r0
 801a0b2:	dc6f      	bgt.n	801a194 <_dtoa_r+0x96c>
 801a0b4:	9b07      	ldr	r3, [sp, #28]
 801a0b6:	2b02      	cmp	r3, #2
 801a0b8:	dc49      	bgt.n	801a14e <_dtoa_r+0x926>
 801a0ba:	e06b      	b.n	801a194 <_dtoa_r+0x96c>
 801a0bc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801a0be:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 801a0c2:	e73c      	b.n	8019f3e <_dtoa_r+0x716>
 801a0c4:	3fe00000 	.word	0x3fe00000
 801a0c8:	40240000 	.word	0x40240000
 801a0cc:	9b03      	ldr	r3, [sp, #12]
 801a0ce:	1e5c      	subs	r4, r3, #1
 801a0d0:	9b08      	ldr	r3, [sp, #32]
 801a0d2:	42a3      	cmp	r3, r4
 801a0d4:	db09      	blt.n	801a0ea <_dtoa_r+0x8c2>
 801a0d6:	1b1c      	subs	r4, r3, r4
 801a0d8:	9b03      	ldr	r3, [sp, #12]
 801a0da:	2b00      	cmp	r3, #0
 801a0dc:	f6bf af30 	bge.w	8019f40 <_dtoa_r+0x718>
 801a0e0:	9b00      	ldr	r3, [sp, #0]
 801a0e2:	9a03      	ldr	r2, [sp, #12]
 801a0e4:	1a9e      	subs	r6, r3, r2
 801a0e6:	2300      	movs	r3, #0
 801a0e8:	e72b      	b.n	8019f42 <_dtoa_r+0x71a>
 801a0ea:	9b08      	ldr	r3, [sp, #32]
 801a0ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801a0ee:	9408      	str	r4, [sp, #32]
 801a0f0:	1ae3      	subs	r3, r4, r3
 801a0f2:	441a      	add	r2, r3
 801a0f4:	9e00      	ldr	r6, [sp, #0]
 801a0f6:	9b03      	ldr	r3, [sp, #12]
 801a0f8:	920d      	str	r2, [sp, #52]	@ 0x34
 801a0fa:	2400      	movs	r4, #0
 801a0fc:	e721      	b.n	8019f42 <_dtoa_r+0x71a>
 801a0fe:	9c08      	ldr	r4, [sp, #32]
 801a100:	9e00      	ldr	r6, [sp, #0]
 801a102:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 801a104:	e728      	b.n	8019f58 <_dtoa_r+0x730>
 801a106:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801a10a:	e751      	b.n	8019fb0 <_dtoa_r+0x788>
 801a10c:	9a08      	ldr	r2, [sp, #32]
 801a10e:	9902      	ldr	r1, [sp, #8]
 801a110:	e750      	b.n	8019fb4 <_dtoa_r+0x78c>
 801a112:	f8cd 8008 	str.w	r8, [sp, #8]
 801a116:	e751      	b.n	8019fbc <_dtoa_r+0x794>
 801a118:	2300      	movs	r3, #0
 801a11a:	e779      	b.n	801a010 <_dtoa_r+0x7e8>
 801a11c:	9b04      	ldr	r3, [sp, #16]
 801a11e:	e777      	b.n	801a010 <_dtoa_r+0x7e8>
 801a120:	2300      	movs	r3, #0
 801a122:	9308      	str	r3, [sp, #32]
 801a124:	e779      	b.n	801a01a <_dtoa_r+0x7f2>
 801a126:	d093      	beq.n	801a050 <_dtoa_r+0x828>
 801a128:	9a00      	ldr	r2, [sp, #0]
 801a12a:	331c      	adds	r3, #28
 801a12c:	441a      	add	r2, r3
 801a12e:	9200      	str	r2, [sp, #0]
 801a130:	9a06      	ldr	r2, [sp, #24]
 801a132:	441a      	add	r2, r3
 801a134:	441e      	add	r6, r3
 801a136:	9206      	str	r2, [sp, #24]
 801a138:	e78a      	b.n	801a050 <_dtoa_r+0x828>
 801a13a:	4603      	mov	r3, r0
 801a13c:	e7f4      	b.n	801a128 <_dtoa_r+0x900>
 801a13e:	9b03      	ldr	r3, [sp, #12]
 801a140:	2b00      	cmp	r3, #0
 801a142:	46b8      	mov	r8, r7
 801a144:	dc20      	bgt.n	801a188 <_dtoa_r+0x960>
 801a146:	469b      	mov	fp, r3
 801a148:	9b07      	ldr	r3, [sp, #28]
 801a14a:	2b02      	cmp	r3, #2
 801a14c:	dd1e      	ble.n	801a18c <_dtoa_r+0x964>
 801a14e:	f1bb 0f00 	cmp.w	fp, #0
 801a152:	f47f adb1 	bne.w	8019cb8 <_dtoa_r+0x490>
 801a156:	4621      	mov	r1, r4
 801a158:	465b      	mov	r3, fp
 801a15a:	2205      	movs	r2, #5
 801a15c:	4648      	mov	r0, r9
 801a15e:	f000 fd2b 	bl	801abb8 <__multadd>
 801a162:	4601      	mov	r1, r0
 801a164:	4604      	mov	r4, r0
 801a166:	9802      	ldr	r0, [sp, #8]
 801a168:	f000 ff80 	bl	801b06c <__mcmp>
 801a16c:	2800      	cmp	r0, #0
 801a16e:	f77f ada3 	ble.w	8019cb8 <_dtoa_r+0x490>
 801a172:	4656      	mov	r6, sl
 801a174:	2331      	movs	r3, #49	@ 0x31
 801a176:	f806 3b01 	strb.w	r3, [r6], #1
 801a17a:	f108 0801 	add.w	r8, r8, #1
 801a17e:	e59f      	b.n	8019cc0 <_dtoa_r+0x498>
 801a180:	9c03      	ldr	r4, [sp, #12]
 801a182:	46b8      	mov	r8, r7
 801a184:	4625      	mov	r5, r4
 801a186:	e7f4      	b.n	801a172 <_dtoa_r+0x94a>
 801a188:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801a18c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a18e:	2b00      	cmp	r3, #0
 801a190:	f000 8101 	beq.w	801a396 <_dtoa_r+0xb6e>
 801a194:	2e00      	cmp	r6, #0
 801a196:	dd05      	ble.n	801a1a4 <_dtoa_r+0x97c>
 801a198:	4629      	mov	r1, r5
 801a19a:	4632      	mov	r2, r6
 801a19c:	4648      	mov	r0, r9
 801a19e:	f000 fef9 	bl	801af94 <__lshift>
 801a1a2:	4605      	mov	r5, r0
 801a1a4:	9b08      	ldr	r3, [sp, #32]
 801a1a6:	2b00      	cmp	r3, #0
 801a1a8:	d05c      	beq.n	801a264 <_dtoa_r+0xa3c>
 801a1aa:	6869      	ldr	r1, [r5, #4]
 801a1ac:	4648      	mov	r0, r9
 801a1ae:	f000 fca1 	bl	801aaf4 <_Balloc>
 801a1b2:	4606      	mov	r6, r0
 801a1b4:	b928      	cbnz	r0, 801a1c2 <_dtoa_r+0x99a>
 801a1b6:	4b82      	ldr	r3, [pc, #520]	@ (801a3c0 <_dtoa_r+0xb98>)
 801a1b8:	4602      	mov	r2, r0
 801a1ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801a1be:	f7ff bb4a 	b.w	8019856 <_dtoa_r+0x2e>
 801a1c2:	692a      	ldr	r2, [r5, #16]
 801a1c4:	3202      	adds	r2, #2
 801a1c6:	0092      	lsls	r2, r2, #2
 801a1c8:	f105 010c 	add.w	r1, r5, #12
 801a1cc:	300c      	adds	r0, #12
 801a1ce:	f7ff fa84 	bl	80196da <memcpy>
 801a1d2:	2201      	movs	r2, #1
 801a1d4:	4631      	mov	r1, r6
 801a1d6:	4648      	mov	r0, r9
 801a1d8:	f000 fedc 	bl	801af94 <__lshift>
 801a1dc:	f10a 0301 	add.w	r3, sl, #1
 801a1e0:	9300      	str	r3, [sp, #0]
 801a1e2:	eb0a 030b 	add.w	r3, sl, fp
 801a1e6:	9308      	str	r3, [sp, #32]
 801a1e8:	9b04      	ldr	r3, [sp, #16]
 801a1ea:	f003 0301 	and.w	r3, r3, #1
 801a1ee:	462f      	mov	r7, r5
 801a1f0:	9306      	str	r3, [sp, #24]
 801a1f2:	4605      	mov	r5, r0
 801a1f4:	9b00      	ldr	r3, [sp, #0]
 801a1f6:	9802      	ldr	r0, [sp, #8]
 801a1f8:	4621      	mov	r1, r4
 801a1fa:	f103 3bff 	add.w	fp, r3, #4294967295
 801a1fe:	f7ff fa89 	bl	8019714 <quorem>
 801a202:	4603      	mov	r3, r0
 801a204:	3330      	adds	r3, #48	@ 0x30
 801a206:	9003      	str	r0, [sp, #12]
 801a208:	4639      	mov	r1, r7
 801a20a:	9802      	ldr	r0, [sp, #8]
 801a20c:	9309      	str	r3, [sp, #36]	@ 0x24
 801a20e:	f000 ff2d 	bl	801b06c <__mcmp>
 801a212:	462a      	mov	r2, r5
 801a214:	9004      	str	r0, [sp, #16]
 801a216:	4621      	mov	r1, r4
 801a218:	4648      	mov	r0, r9
 801a21a:	f000 ff43 	bl	801b0a4 <__mdiff>
 801a21e:	68c2      	ldr	r2, [r0, #12]
 801a220:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a222:	4606      	mov	r6, r0
 801a224:	bb02      	cbnz	r2, 801a268 <_dtoa_r+0xa40>
 801a226:	4601      	mov	r1, r0
 801a228:	9802      	ldr	r0, [sp, #8]
 801a22a:	f000 ff1f 	bl	801b06c <__mcmp>
 801a22e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a230:	4602      	mov	r2, r0
 801a232:	4631      	mov	r1, r6
 801a234:	4648      	mov	r0, r9
 801a236:	920c      	str	r2, [sp, #48]	@ 0x30
 801a238:	9309      	str	r3, [sp, #36]	@ 0x24
 801a23a:	f000 fc9b 	bl	801ab74 <_Bfree>
 801a23e:	9b07      	ldr	r3, [sp, #28]
 801a240:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 801a242:	9e00      	ldr	r6, [sp, #0]
 801a244:	ea42 0103 	orr.w	r1, r2, r3
 801a248:	9b06      	ldr	r3, [sp, #24]
 801a24a:	4319      	orrs	r1, r3
 801a24c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801a24e:	d10d      	bne.n	801a26c <_dtoa_r+0xa44>
 801a250:	2b39      	cmp	r3, #57	@ 0x39
 801a252:	d027      	beq.n	801a2a4 <_dtoa_r+0xa7c>
 801a254:	9a04      	ldr	r2, [sp, #16]
 801a256:	2a00      	cmp	r2, #0
 801a258:	dd01      	ble.n	801a25e <_dtoa_r+0xa36>
 801a25a:	9b03      	ldr	r3, [sp, #12]
 801a25c:	3331      	adds	r3, #49	@ 0x31
 801a25e:	f88b 3000 	strb.w	r3, [fp]
 801a262:	e52e      	b.n	8019cc2 <_dtoa_r+0x49a>
 801a264:	4628      	mov	r0, r5
 801a266:	e7b9      	b.n	801a1dc <_dtoa_r+0x9b4>
 801a268:	2201      	movs	r2, #1
 801a26a:	e7e2      	b.n	801a232 <_dtoa_r+0xa0a>
 801a26c:	9904      	ldr	r1, [sp, #16]
 801a26e:	2900      	cmp	r1, #0
 801a270:	db04      	blt.n	801a27c <_dtoa_r+0xa54>
 801a272:	9807      	ldr	r0, [sp, #28]
 801a274:	4301      	orrs	r1, r0
 801a276:	9806      	ldr	r0, [sp, #24]
 801a278:	4301      	orrs	r1, r0
 801a27a:	d120      	bne.n	801a2be <_dtoa_r+0xa96>
 801a27c:	2a00      	cmp	r2, #0
 801a27e:	ddee      	ble.n	801a25e <_dtoa_r+0xa36>
 801a280:	9902      	ldr	r1, [sp, #8]
 801a282:	9300      	str	r3, [sp, #0]
 801a284:	2201      	movs	r2, #1
 801a286:	4648      	mov	r0, r9
 801a288:	f000 fe84 	bl	801af94 <__lshift>
 801a28c:	4621      	mov	r1, r4
 801a28e:	9002      	str	r0, [sp, #8]
 801a290:	f000 feec 	bl	801b06c <__mcmp>
 801a294:	2800      	cmp	r0, #0
 801a296:	9b00      	ldr	r3, [sp, #0]
 801a298:	dc02      	bgt.n	801a2a0 <_dtoa_r+0xa78>
 801a29a:	d1e0      	bne.n	801a25e <_dtoa_r+0xa36>
 801a29c:	07da      	lsls	r2, r3, #31
 801a29e:	d5de      	bpl.n	801a25e <_dtoa_r+0xa36>
 801a2a0:	2b39      	cmp	r3, #57	@ 0x39
 801a2a2:	d1da      	bne.n	801a25a <_dtoa_r+0xa32>
 801a2a4:	2339      	movs	r3, #57	@ 0x39
 801a2a6:	f88b 3000 	strb.w	r3, [fp]
 801a2aa:	4633      	mov	r3, r6
 801a2ac:	461e      	mov	r6, r3
 801a2ae:	3b01      	subs	r3, #1
 801a2b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801a2b4:	2a39      	cmp	r2, #57	@ 0x39
 801a2b6:	d04e      	beq.n	801a356 <_dtoa_r+0xb2e>
 801a2b8:	3201      	adds	r2, #1
 801a2ba:	701a      	strb	r2, [r3, #0]
 801a2bc:	e501      	b.n	8019cc2 <_dtoa_r+0x49a>
 801a2be:	2a00      	cmp	r2, #0
 801a2c0:	dd03      	ble.n	801a2ca <_dtoa_r+0xaa2>
 801a2c2:	2b39      	cmp	r3, #57	@ 0x39
 801a2c4:	d0ee      	beq.n	801a2a4 <_dtoa_r+0xa7c>
 801a2c6:	3301      	adds	r3, #1
 801a2c8:	e7c9      	b.n	801a25e <_dtoa_r+0xa36>
 801a2ca:	9a00      	ldr	r2, [sp, #0]
 801a2cc:	9908      	ldr	r1, [sp, #32]
 801a2ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 801a2d2:	428a      	cmp	r2, r1
 801a2d4:	d028      	beq.n	801a328 <_dtoa_r+0xb00>
 801a2d6:	9902      	ldr	r1, [sp, #8]
 801a2d8:	2300      	movs	r3, #0
 801a2da:	220a      	movs	r2, #10
 801a2dc:	4648      	mov	r0, r9
 801a2de:	f000 fc6b 	bl	801abb8 <__multadd>
 801a2e2:	42af      	cmp	r7, r5
 801a2e4:	9002      	str	r0, [sp, #8]
 801a2e6:	f04f 0300 	mov.w	r3, #0
 801a2ea:	f04f 020a 	mov.w	r2, #10
 801a2ee:	4639      	mov	r1, r7
 801a2f0:	4648      	mov	r0, r9
 801a2f2:	d107      	bne.n	801a304 <_dtoa_r+0xadc>
 801a2f4:	f000 fc60 	bl	801abb8 <__multadd>
 801a2f8:	4607      	mov	r7, r0
 801a2fa:	4605      	mov	r5, r0
 801a2fc:	9b00      	ldr	r3, [sp, #0]
 801a2fe:	3301      	adds	r3, #1
 801a300:	9300      	str	r3, [sp, #0]
 801a302:	e777      	b.n	801a1f4 <_dtoa_r+0x9cc>
 801a304:	f000 fc58 	bl	801abb8 <__multadd>
 801a308:	4629      	mov	r1, r5
 801a30a:	4607      	mov	r7, r0
 801a30c:	2300      	movs	r3, #0
 801a30e:	220a      	movs	r2, #10
 801a310:	4648      	mov	r0, r9
 801a312:	f000 fc51 	bl	801abb8 <__multadd>
 801a316:	4605      	mov	r5, r0
 801a318:	e7f0      	b.n	801a2fc <_dtoa_r+0xad4>
 801a31a:	f1bb 0f00 	cmp.w	fp, #0
 801a31e:	bfcc      	ite	gt
 801a320:	465e      	movgt	r6, fp
 801a322:	2601      	movle	r6, #1
 801a324:	4456      	add	r6, sl
 801a326:	2700      	movs	r7, #0
 801a328:	9902      	ldr	r1, [sp, #8]
 801a32a:	9300      	str	r3, [sp, #0]
 801a32c:	2201      	movs	r2, #1
 801a32e:	4648      	mov	r0, r9
 801a330:	f000 fe30 	bl	801af94 <__lshift>
 801a334:	4621      	mov	r1, r4
 801a336:	9002      	str	r0, [sp, #8]
 801a338:	f000 fe98 	bl	801b06c <__mcmp>
 801a33c:	2800      	cmp	r0, #0
 801a33e:	dcb4      	bgt.n	801a2aa <_dtoa_r+0xa82>
 801a340:	d102      	bne.n	801a348 <_dtoa_r+0xb20>
 801a342:	9b00      	ldr	r3, [sp, #0]
 801a344:	07db      	lsls	r3, r3, #31
 801a346:	d4b0      	bmi.n	801a2aa <_dtoa_r+0xa82>
 801a348:	4633      	mov	r3, r6
 801a34a:	461e      	mov	r6, r3
 801a34c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801a350:	2a30      	cmp	r2, #48	@ 0x30
 801a352:	d0fa      	beq.n	801a34a <_dtoa_r+0xb22>
 801a354:	e4b5      	b.n	8019cc2 <_dtoa_r+0x49a>
 801a356:	459a      	cmp	sl, r3
 801a358:	d1a8      	bne.n	801a2ac <_dtoa_r+0xa84>
 801a35a:	2331      	movs	r3, #49	@ 0x31
 801a35c:	f108 0801 	add.w	r8, r8, #1
 801a360:	f88a 3000 	strb.w	r3, [sl]
 801a364:	e4ad      	b.n	8019cc2 <_dtoa_r+0x49a>
 801a366:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801a368:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801a3c4 <_dtoa_r+0xb9c>
 801a36c:	b11b      	cbz	r3, 801a376 <_dtoa_r+0xb4e>
 801a36e:	f10a 0308 	add.w	r3, sl, #8
 801a372:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801a374:	6013      	str	r3, [r2, #0]
 801a376:	4650      	mov	r0, sl
 801a378:	b017      	add	sp, #92	@ 0x5c
 801a37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a37e:	9b07      	ldr	r3, [sp, #28]
 801a380:	2b01      	cmp	r3, #1
 801a382:	f77f ae2e 	ble.w	8019fe2 <_dtoa_r+0x7ba>
 801a386:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801a388:	9308      	str	r3, [sp, #32]
 801a38a:	2001      	movs	r0, #1
 801a38c:	e64d      	b.n	801a02a <_dtoa_r+0x802>
 801a38e:	f1bb 0f00 	cmp.w	fp, #0
 801a392:	f77f aed9 	ble.w	801a148 <_dtoa_r+0x920>
 801a396:	4656      	mov	r6, sl
 801a398:	9802      	ldr	r0, [sp, #8]
 801a39a:	4621      	mov	r1, r4
 801a39c:	f7ff f9ba 	bl	8019714 <quorem>
 801a3a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 801a3a4:	f806 3b01 	strb.w	r3, [r6], #1
 801a3a8:	eba6 020a 	sub.w	r2, r6, sl
 801a3ac:	4593      	cmp	fp, r2
 801a3ae:	ddb4      	ble.n	801a31a <_dtoa_r+0xaf2>
 801a3b0:	9902      	ldr	r1, [sp, #8]
 801a3b2:	2300      	movs	r3, #0
 801a3b4:	220a      	movs	r2, #10
 801a3b6:	4648      	mov	r0, r9
 801a3b8:	f000 fbfe 	bl	801abb8 <__multadd>
 801a3bc:	9002      	str	r0, [sp, #8]
 801a3be:	e7eb      	b.n	801a398 <_dtoa_r+0xb70>
 801a3c0:	0801d2a2 	.word	0x0801d2a2
 801a3c4:	0801d226 	.word	0x0801d226

0801a3c8 <_free_r>:
 801a3c8:	b538      	push	{r3, r4, r5, lr}
 801a3ca:	4605      	mov	r5, r0
 801a3cc:	2900      	cmp	r1, #0
 801a3ce:	d041      	beq.n	801a454 <_free_r+0x8c>
 801a3d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801a3d4:	1f0c      	subs	r4, r1, #4
 801a3d6:	2b00      	cmp	r3, #0
 801a3d8:	bfb8      	it	lt
 801a3da:	18e4      	addlt	r4, r4, r3
 801a3dc:	f7fd fbf4 	bl	8017bc8 <__malloc_lock>
 801a3e0:	4a1d      	ldr	r2, [pc, #116]	@ (801a458 <_free_r+0x90>)
 801a3e2:	6813      	ldr	r3, [r2, #0]
 801a3e4:	b933      	cbnz	r3, 801a3f4 <_free_r+0x2c>
 801a3e6:	6063      	str	r3, [r4, #4]
 801a3e8:	6014      	str	r4, [r2, #0]
 801a3ea:	4628      	mov	r0, r5
 801a3ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801a3f0:	f7fd bbf0 	b.w	8017bd4 <__malloc_unlock>
 801a3f4:	42a3      	cmp	r3, r4
 801a3f6:	d908      	bls.n	801a40a <_free_r+0x42>
 801a3f8:	6820      	ldr	r0, [r4, #0]
 801a3fa:	1821      	adds	r1, r4, r0
 801a3fc:	428b      	cmp	r3, r1
 801a3fe:	bf01      	itttt	eq
 801a400:	6819      	ldreq	r1, [r3, #0]
 801a402:	685b      	ldreq	r3, [r3, #4]
 801a404:	1809      	addeq	r1, r1, r0
 801a406:	6021      	streq	r1, [r4, #0]
 801a408:	e7ed      	b.n	801a3e6 <_free_r+0x1e>
 801a40a:	461a      	mov	r2, r3
 801a40c:	685b      	ldr	r3, [r3, #4]
 801a40e:	b10b      	cbz	r3, 801a414 <_free_r+0x4c>
 801a410:	42a3      	cmp	r3, r4
 801a412:	d9fa      	bls.n	801a40a <_free_r+0x42>
 801a414:	6811      	ldr	r1, [r2, #0]
 801a416:	1850      	adds	r0, r2, r1
 801a418:	42a0      	cmp	r0, r4
 801a41a:	d10b      	bne.n	801a434 <_free_r+0x6c>
 801a41c:	6820      	ldr	r0, [r4, #0]
 801a41e:	4401      	add	r1, r0
 801a420:	1850      	adds	r0, r2, r1
 801a422:	4283      	cmp	r3, r0
 801a424:	6011      	str	r1, [r2, #0]
 801a426:	d1e0      	bne.n	801a3ea <_free_r+0x22>
 801a428:	6818      	ldr	r0, [r3, #0]
 801a42a:	685b      	ldr	r3, [r3, #4]
 801a42c:	6053      	str	r3, [r2, #4]
 801a42e:	4408      	add	r0, r1
 801a430:	6010      	str	r0, [r2, #0]
 801a432:	e7da      	b.n	801a3ea <_free_r+0x22>
 801a434:	d902      	bls.n	801a43c <_free_r+0x74>
 801a436:	230c      	movs	r3, #12
 801a438:	602b      	str	r3, [r5, #0]
 801a43a:	e7d6      	b.n	801a3ea <_free_r+0x22>
 801a43c:	6820      	ldr	r0, [r4, #0]
 801a43e:	1821      	adds	r1, r4, r0
 801a440:	428b      	cmp	r3, r1
 801a442:	bf04      	itt	eq
 801a444:	6819      	ldreq	r1, [r3, #0]
 801a446:	685b      	ldreq	r3, [r3, #4]
 801a448:	6063      	str	r3, [r4, #4]
 801a44a:	bf04      	itt	eq
 801a44c:	1809      	addeq	r1, r1, r0
 801a44e:	6021      	streq	r1, [r4, #0]
 801a450:	6054      	str	r4, [r2, #4]
 801a452:	e7ca      	b.n	801a3ea <_free_r+0x22>
 801a454:	bd38      	pop	{r3, r4, r5, pc}
 801a456:	bf00      	nop
 801a458:	20009248 	.word	0x20009248

0801a45c <rshift>:
 801a45c:	6903      	ldr	r3, [r0, #16]
 801a45e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801a462:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801a466:	ea4f 1261 	mov.w	r2, r1, asr #5
 801a46a:	f100 0414 	add.w	r4, r0, #20
 801a46e:	dd45      	ble.n	801a4fc <rshift+0xa0>
 801a470:	f011 011f 	ands.w	r1, r1, #31
 801a474:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801a478:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801a47c:	d10c      	bne.n	801a498 <rshift+0x3c>
 801a47e:	f100 0710 	add.w	r7, r0, #16
 801a482:	4629      	mov	r1, r5
 801a484:	42b1      	cmp	r1, r6
 801a486:	d334      	bcc.n	801a4f2 <rshift+0x96>
 801a488:	1a9b      	subs	r3, r3, r2
 801a48a:	009b      	lsls	r3, r3, #2
 801a48c:	1eea      	subs	r2, r5, #3
 801a48e:	4296      	cmp	r6, r2
 801a490:	bf38      	it	cc
 801a492:	2300      	movcc	r3, #0
 801a494:	4423      	add	r3, r4
 801a496:	e015      	b.n	801a4c4 <rshift+0x68>
 801a498:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801a49c:	f1c1 0820 	rsb	r8, r1, #32
 801a4a0:	40cf      	lsrs	r7, r1
 801a4a2:	f105 0e04 	add.w	lr, r5, #4
 801a4a6:	46a1      	mov	r9, r4
 801a4a8:	4576      	cmp	r6, lr
 801a4aa:	46f4      	mov	ip, lr
 801a4ac:	d815      	bhi.n	801a4da <rshift+0x7e>
 801a4ae:	1a9a      	subs	r2, r3, r2
 801a4b0:	0092      	lsls	r2, r2, #2
 801a4b2:	3a04      	subs	r2, #4
 801a4b4:	3501      	adds	r5, #1
 801a4b6:	42ae      	cmp	r6, r5
 801a4b8:	bf38      	it	cc
 801a4ba:	2200      	movcc	r2, #0
 801a4bc:	18a3      	adds	r3, r4, r2
 801a4be:	50a7      	str	r7, [r4, r2]
 801a4c0:	b107      	cbz	r7, 801a4c4 <rshift+0x68>
 801a4c2:	3304      	adds	r3, #4
 801a4c4:	1b1a      	subs	r2, r3, r4
 801a4c6:	42a3      	cmp	r3, r4
 801a4c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801a4cc:	bf08      	it	eq
 801a4ce:	2300      	moveq	r3, #0
 801a4d0:	6102      	str	r2, [r0, #16]
 801a4d2:	bf08      	it	eq
 801a4d4:	6143      	streq	r3, [r0, #20]
 801a4d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a4da:	f8dc c000 	ldr.w	ip, [ip]
 801a4de:	fa0c fc08 	lsl.w	ip, ip, r8
 801a4e2:	ea4c 0707 	orr.w	r7, ip, r7
 801a4e6:	f849 7b04 	str.w	r7, [r9], #4
 801a4ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 801a4ee:	40cf      	lsrs	r7, r1
 801a4f0:	e7da      	b.n	801a4a8 <rshift+0x4c>
 801a4f2:	f851 cb04 	ldr.w	ip, [r1], #4
 801a4f6:	f847 cf04 	str.w	ip, [r7, #4]!
 801a4fa:	e7c3      	b.n	801a484 <rshift+0x28>
 801a4fc:	4623      	mov	r3, r4
 801a4fe:	e7e1      	b.n	801a4c4 <rshift+0x68>

0801a500 <__hexdig_fun>:
 801a500:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801a504:	2b09      	cmp	r3, #9
 801a506:	d802      	bhi.n	801a50e <__hexdig_fun+0xe>
 801a508:	3820      	subs	r0, #32
 801a50a:	b2c0      	uxtb	r0, r0
 801a50c:	4770      	bx	lr
 801a50e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801a512:	2b05      	cmp	r3, #5
 801a514:	d801      	bhi.n	801a51a <__hexdig_fun+0x1a>
 801a516:	3847      	subs	r0, #71	@ 0x47
 801a518:	e7f7      	b.n	801a50a <__hexdig_fun+0xa>
 801a51a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801a51e:	2b05      	cmp	r3, #5
 801a520:	d801      	bhi.n	801a526 <__hexdig_fun+0x26>
 801a522:	3827      	subs	r0, #39	@ 0x27
 801a524:	e7f1      	b.n	801a50a <__hexdig_fun+0xa>
 801a526:	2000      	movs	r0, #0
 801a528:	4770      	bx	lr
	...

0801a52c <__gethex>:
 801a52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a530:	b085      	sub	sp, #20
 801a532:	468a      	mov	sl, r1
 801a534:	9302      	str	r3, [sp, #8]
 801a536:	680b      	ldr	r3, [r1, #0]
 801a538:	9001      	str	r0, [sp, #4]
 801a53a:	4690      	mov	r8, r2
 801a53c:	1c9c      	adds	r4, r3, #2
 801a53e:	46a1      	mov	r9, r4
 801a540:	f814 0b01 	ldrb.w	r0, [r4], #1
 801a544:	2830      	cmp	r0, #48	@ 0x30
 801a546:	d0fa      	beq.n	801a53e <__gethex+0x12>
 801a548:	eba9 0303 	sub.w	r3, r9, r3
 801a54c:	f1a3 0b02 	sub.w	fp, r3, #2
 801a550:	f7ff ffd6 	bl	801a500 <__hexdig_fun>
 801a554:	4605      	mov	r5, r0
 801a556:	2800      	cmp	r0, #0
 801a558:	d168      	bne.n	801a62c <__gethex+0x100>
 801a55a:	49a0      	ldr	r1, [pc, #640]	@ (801a7dc <__gethex+0x2b0>)
 801a55c:	2201      	movs	r2, #1
 801a55e:	4648      	mov	r0, r9
 801a560:	f7ff f80f 	bl	8019582 <strncmp>
 801a564:	4607      	mov	r7, r0
 801a566:	2800      	cmp	r0, #0
 801a568:	d167      	bne.n	801a63a <__gethex+0x10e>
 801a56a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801a56e:	4626      	mov	r6, r4
 801a570:	f7ff ffc6 	bl	801a500 <__hexdig_fun>
 801a574:	2800      	cmp	r0, #0
 801a576:	d062      	beq.n	801a63e <__gethex+0x112>
 801a578:	4623      	mov	r3, r4
 801a57a:	7818      	ldrb	r0, [r3, #0]
 801a57c:	2830      	cmp	r0, #48	@ 0x30
 801a57e:	4699      	mov	r9, r3
 801a580:	f103 0301 	add.w	r3, r3, #1
 801a584:	d0f9      	beq.n	801a57a <__gethex+0x4e>
 801a586:	f7ff ffbb 	bl	801a500 <__hexdig_fun>
 801a58a:	fab0 f580 	clz	r5, r0
 801a58e:	096d      	lsrs	r5, r5, #5
 801a590:	f04f 0b01 	mov.w	fp, #1
 801a594:	464a      	mov	r2, r9
 801a596:	4616      	mov	r6, r2
 801a598:	3201      	adds	r2, #1
 801a59a:	7830      	ldrb	r0, [r6, #0]
 801a59c:	f7ff ffb0 	bl	801a500 <__hexdig_fun>
 801a5a0:	2800      	cmp	r0, #0
 801a5a2:	d1f8      	bne.n	801a596 <__gethex+0x6a>
 801a5a4:	498d      	ldr	r1, [pc, #564]	@ (801a7dc <__gethex+0x2b0>)
 801a5a6:	2201      	movs	r2, #1
 801a5a8:	4630      	mov	r0, r6
 801a5aa:	f7fe ffea 	bl	8019582 <strncmp>
 801a5ae:	2800      	cmp	r0, #0
 801a5b0:	d13f      	bne.n	801a632 <__gethex+0x106>
 801a5b2:	b944      	cbnz	r4, 801a5c6 <__gethex+0x9a>
 801a5b4:	1c74      	adds	r4, r6, #1
 801a5b6:	4622      	mov	r2, r4
 801a5b8:	4616      	mov	r6, r2
 801a5ba:	3201      	adds	r2, #1
 801a5bc:	7830      	ldrb	r0, [r6, #0]
 801a5be:	f7ff ff9f 	bl	801a500 <__hexdig_fun>
 801a5c2:	2800      	cmp	r0, #0
 801a5c4:	d1f8      	bne.n	801a5b8 <__gethex+0x8c>
 801a5c6:	1ba4      	subs	r4, r4, r6
 801a5c8:	00a7      	lsls	r7, r4, #2
 801a5ca:	7833      	ldrb	r3, [r6, #0]
 801a5cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801a5d0:	2b50      	cmp	r3, #80	@ 0x50
 801a5d2:	d13e      	bne.n	801a652 <__gethex+0x126>
 801a5d4:	7873      	ldrb	r3, [r6, #1]
 801a5d6:	2b2b      	cmp	r3, #43	@ 0x2b
 801a5d8:	d033      	beq.n	801a642 <__gethex+0x116>
 801a5da:	2b2d      	cmp	r3, #45	@ 0x2d
 801a5dc:	d034      	beq.n	801a648 <__gethex+0x11c>
 801a5de:	1c71      	adds	r1, r6, #1
 801a5e0:	2400      	movs	r4, #0
 801a5e2:	7808      	ldrb	r0, [r1, #0]
 801a5e4:	f7ff ff8c 	bl	801a500 <__hexdig_fun>
 801a5e8:	1e43      	subs	r3, r0, #1
 801a5ea:	b2db      	uxtb	r3, r3
 801a5ec:	2b18      	cmp	r3, #24
 801a5ee:	d830      	bhi.n	801a652 <__gethex+0x126>
 801a5f0:	f1a0 0210 	sub.w	r2, r0, #16
 801a5f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801a5f8:	f7ff ff82 	bl	801a500 <__hexdig_fun>
 801a5fc:	f100 3cff 	add.w	ip, r0, #4294967295
 801a600:	fa5f fc8c 	uxtb.w	ip, ip
 801a604:	f1bc 0f18 	cmp.w	ip, #24
 801a608:	f04f 030a 	mov.w	r3, #10
 801a60c:	d91e      	bls.n	801a64c <__gethex+0x120>
 801a60e:	b104      	cbz	r4, 801a612 <__gethex+0xe6>
 801a610:	4252      	negs	r2, r2
 801a612:	4417      	add	r7, r2
 801a614:	f8ca 1000 	str.w	r1, [sl]
 801a618:	b1ed      	cbz	r5, 801a656 <__gethex+0x12a>
 801a61a:	f1bb 0f00 	cmp.w	fp, #0
 801a61e:	bf0c      	ite	eq
 801a620:	2506      	moveq	r5, #6
 801a622:	2500      	movne	r5, #0
 801a624:	4628      	mov	r0, r5
 801a626:	b005      	add	sp, #20
 801a628:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a62c:	2500      	movs	r5, #0
 801a62e:	462c      	mov	r4, r5
 801a630:	e7b0      	b.n	801a594 <__gethex+0x68>
 801a632:	2c00      	cmp	r4, #0
 801a634:	d1c7      	bne.n	801a5c6 <__gethex+0x9a>
 801a636:	4627      	mov	r7, r4
 801a638:	e7c7      	b.n	801a5ca <__gethex+0x9e>
 801a63a:	464e      	mov	r6, r9
 801a63c:	462f      	mov	r7, r5
 801a63e:	2501      	movs	r5, #1
 801a640:	e7c3      	b.n	801a5ca <__gethex+0x9e>
 801a642:	2400      	movs	r4, #0
 801a644:	1cb1      	adds	r1, r6, #2
 801a646:	e7cc      	b.n	801a5e2 <__gethex+0xb6>
 801a648:	2401      	movs	r4, #1
 801a64a:	e7fb      	b.n	801a644 <__gethex+0x118>
 801a64c:	fb03 0002 	mla	r0, r3, r2, r0
 801a650:	e7ce      	b.n	801a5f0 <__gethex+0xc4>
 801a652:	4631      	mov	r1, r6
 801a654:	e7de      	b.n	801a614 <__gethex+0xe8>
 801a656:	eba6 0309 	sub.w	r3, r6, r9
 801a65a:	3b01      	subs	r3, #1
 801a65c:	4629      	mov	r1, r5
 801a65e:	2b07      	cmp	r3, #7
 801a660:	dc0a      	bgt.n	801a678 <__gethex+0x14c>
 801a662:	9801      	ldr	r0, [sp, #4]
 801a664:	f000 fa46 	bl	801aaf4 <_Balloc>
 801a668:	4604      	mov	r4, r0
 801a66a:	b940      	cbnz	r0, 801a67e <__gethex+0x152>
 801a66c:	4b5c      	ldr	r3, [pc, #368]	@ (801a7e0 <__gethex+0x2b4>)
 801a66e:	4602      	mov	r2, r0
 801a670:	21e4      	movs	r1, #228	@ 0xe4
 801a672:	485c      	ldr	r0, [pc, #368]	@ (801a7e4 <__gethex+0x2b8>)
 801a674:	f001 f912 	bl	801b89c <__assert_func>
 801a678:	3101      	adds	r1, #1
 801a67a:	105b      	asrs	r3, r3, #1
 801a67c:	e7ef      	b.n	801a65e <__gethex+0x132>
 801a67e:	f100 0a14 	add.w	sl, r0, #20
 801a682:	2300      	movs	r3, #0
 801a684:	4655      	mov	r5, sl
 801a686:	469b      	mov	fp, r3
 801a688:	45b1      	cmp	r9, r6
 801a68a:	d337      	bcc.n	801a6fc <__gethex+0x1d0>
 801a68c:	f845 bb04 	str.w	fp, [r5], #4
 801a690:	eba5 050a 	sub.w	r5, r5, sl
 801a694:	10ad      	asrs	r5, r5, #2
 801a696:	6125      	str	r5, [r4, #16]
 801a698:	4658      	mov	r0, fp
 801a69a:	f000 fb1d 	bl	801acd8 <__hi0bits>
 801a69e:	016d      	lsls	r5, r5, #5
 801a6a0:	f8d8 6000 	ldr.w	r6, [r8]
 801a6a4:	1a2d      	subs	r5, r5, r0
 801a6a6:	42b5      	cmp	r5, r6
 801a6a8:	dd54      	ble.n	801a754 <__gethex+0x228>
 801a6aa:	1bad      	subs	r5, r5, r6
 801a6ac:	4629      	mov	r1, r5
 801a6ae:	4620      	mov	r0, r4
 801a6b0:	f000 fea9 	bl	801b406 <__any_on>
 801a6b4:	4681      	mov	r9, r0
 801a6b6:	b178      	cbz	r0, 801a6d8 <__gethex+0x1ac>
 801a6b8:	1e6b      	subs	r3, r5, #1
 801a6ba:	1159      	asrs	r1, r3, #5
 801a6bc:	f003 021f 	and.w	r2, r3, #31
 801a6c0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801a6c4:	f04f 0901 	mov.w	r9, #1
 801a6c8:	fa09 f202 	lsl.w	r2, r9, r2
 801a6cc:	420a      	tst	r2, r1
 801a6ce:	d003      	beq.n	801a6d8 <__gethex+0x1ac>
 801a6d0:	454b      	cmp	r3, r9
 801a6d2:	dc36      	bgt.n	801a742 <__gethex+0x216>
 801a6d4:	f04f 0902 	mov.w	r9, #2
 801a6d8:	4629      	mov	r1, r5
 801a6da:	4620      	mov	r0, r4
 801a6dc:	f7ff febe 	bl	801a45c <rshift>
 801a6e0:	442f      	add	r7, r5
 801a6e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a6e6:	42bb      	cmp	r3, r7
 801a6e8:	da42      	bge.n	801a770 <__gethex+0x244>
 801a6ea:	9801      	ldr	r0, [sp, #4]
 801a6ec:	4621      	mov	r1, r4
 801a6ee:	f000 fa41 	bl	801ab74 <_Bfree>
 801a6f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a6f4:	2300      	movs	r3, #0
 801a6f6:	6013      	str	r3, [r2, #0]
 801a6f8:	25a3      	movs	r5, #163	@ 0xa3
 801a6fa:	e793      	b.n	801a624 <__gethex+0xf8>
 801a6fc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801a700:	2a2e      	cmp	r2, #46	@ 0x2e
 801a702:	d012      	beq.n	801a72a <__gethex+0x1fe>
 801a704:	2b20      	cmp	r3, #32
 801a706:	d104      	bne.n	801a712 <__gethex+0x1e6>
 801a708:	f845 bb04 	str.w	fp, [r5], #4
 801a70c:	f04f 0b00 	mov.w	fp, #0
 801a710:	465b      	mov	r3, fp
 801a712:	7830      	ldrb	r0, [r6, #0]
 801a714:	9303      	str	r3, [sp, #12]
 801a716:	f7ff fef3 	bl	801a500 <__hexdig_fun>
 801a71a:	9b03      	ldr	r3, [sp, #12]
 801a71c:	f000 000f 	and.w	r0, r0, #15
 801a720:	4098      	lsls	r0, r3
 801a722:	ea4b 0b00 	orr.w	fp, fp, r0
 801a726:	3304      	adds	r3, #4
 801a728:	e7ae      	b.n	801a688 <__gethex+0x15c>
 801a72a:	45b1      	cmp	r9, r6
 801a72c:	d8ea      	bhi.n	801a704 <__gethex+0x1d8>
 801a72e:	492b      	ldr	r1, [pc, #172]	@ (801a7dc <__gethex+0x2b0>)
 801a730:	9303      	str	r3, [sp, #12]
 801a732:	2201      	movs	r2, #1
 801a734:	4630      	mov	r0, r6
 801a736:	f7fe ff24 	bl	8019582 <strncmp>
 801a73a:	9b03      	ldr	r3, [sp, #12]
 801a73c:	2800      	cmp	r0, #0
 801a73e:	d1e1      	bne.n	801a704 <__gethex+0x1d8>
 801a740:	e7a2      	b.n	801a688 <__gethex+0x15c>
 801a742:	1ea9      	subs	r1, r5, #2
 801a744:	4620      	mov	r0, r4
 801a746:	f000 fe5e 	bl	801b406 <__any_on>
 801a74a:	2800      	cmp	r0, #0
 801a74c:	d0c2      	beq.n	801a6d4 <__gethex+0x1a8>
 801a74e:	f04f 0903 	mov.w	r9, #3
 801a752:	e7c1      	b.n	801a6d8 <__gethex+0x1ac>
 801a754:	da09      	bge.n	801a76a <__gethex+0x23e>
 801a756:	1b75      	subs	r5, r6, r5
 801a758:	4621      	mov	r1, r4
 801a75a:	9801      	ldr	r0, [sp, #4]
 801a75c:	462a      	mov	r2, r5
 801a75e:	f000 fc19 	bl	801af94 <__lshift>
 801a762:	1b7f      	subs	r7, r7, r5
 801a764:	4604      	mov	r4, r0
 801a766:	f100 0a14 	add.w	sl, r0, #20
 801a76a:	f04f 0900 	mov.w	r9, #0
 801a76e:	e7b8      	b.n	801a6e2 <__gethex+0x1b6>
 801a770:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801a774:	42bd      	cmp	r5, r7
 801a776:	dd6f      	ble.n	801a858 <__gethex+0x32c>
 801a778:	1bed      	subs	r5, r5, r7
 801a77a:	42ae      	cmp	r6, r5
 801a77c:	dc34      	bgt.n	801a7e8 <__gethex+0x2bc>
 801a77e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a782:	2b02      	cmp	r3, #2
 801a784:	d022      	beq.n	801a7cc <__gethex+0x2a0>
 801a786:	2b03      	cmp	r3, #3
 801a788:	d024      	beq.n	801a7d4 <__gethex+0x2a8>
 801a78a:	2b01      	cmp	r3, #1
 801a78c:	d115      	bne.n	801a7ba <__gethex+0x28e>
 801a78e:	42ae      	cmp	r6, r5
 801a790:	d113      	bne.n	801a7ba <__gethex+0x28e>
 801a792:	2e01      	cmp	r6, #1
 801a794:	d10b      	bne.n	801a7ae <__gethex+0x282>
 801a796:	9a02      	ldr	r2, [sp, #8]
 801a798:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801a79c:	6013      	str	r3, [r2, #0]
 801a79e:	2301      	movs	r3, #1
 801a7a0:	6123      	str	r3, [r4, #16]
 801a7a2:	f8ca 3000 	str.w	r3, [sl]
 801a7a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a7a8:	2562      	movs	r5, #98	@ 0x62
 801a7aa:	601c      	str	r4, [r3, #0]
 801a7ac:	e73a      	b.n	801a624 <__gethex+0xf8>
 801a7ae:	1e71      	subs	r1, r6, #1
 801a7b0:	4620      	mov	r0, r4
 801a7b2:	f000 fe28 	bl	801b406 <__any_on>
 801a7b6:	2800      	cmp	r0, #0
 801a7b8:	d1ed      	bne.n	801a796 <__gethex+0x26a>
 801a7ba:	9801      	ldr	r0, [sp, #4]
 801a7bc:	4621      	mov	r1, r4
 801a7be:	f000 f9d9 	bl	801ab74 <_Bfree>
 801a7c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801a7c4:	2300      	movs	r3, #0
 801a7c6:	6013      	str	r3, [r2, #0]
 801a7c8:	2550      	movs	r5, #80	@ 0x50
 801a7ca:	e72b      	b.n	801a624 <__gethex+0xf8>
 801a7cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a7ce:	2b00      	cmp	r3, #0
 801a7d0:	d1f3      	bne.n	801a7ba <__gethex+0x28e>
 801a7d2:	e7e0      	b.n	801a796 <__gethex+0x26a>
 801a7d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a7d6:	2b00      	cmp	r3, #0
 801a7d8:	d1dd      	bne.n	801a796 <__gethex+0x26a>
 801a7da:	e7ee      	b.n	801a7ba <__gethex+0x28e>
 801a7dc:	0801d1e8 	.word	0x0801d1e8
 801a7e0:	0801d2a2 	.word	0x0801d2a2
 801a7e4:	0801d2b3 	.word	0x0801d2b3
 801a7e8:	1e6f      	subs	r7, r5, #1
 801a7ea:	f1b9 0f00 	cmp.w	r9, #0
 801a7ee:	d130      	bne.n	801a852 <__gethex+0x326>
 801a7f0:	b127      	cbz	r7, 801a7fc <__gethex+0x2d0>
 801a7f2:	4639      	mov	r1, r7
 801a7f4:	4620      	mov	r0, r4
 801a7f6:	f000 fe06 	bl	801b406 <__any_on>
 801a7fa:	4681      	mov	r9, r0
 801a7fc:	117a      	asrs	r2, r7, #5
 801a7fe:	2301      	movs	r3, #1
 801a800:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801a804:	f007 071f 	and.w	r7, r7, #31
 801a808:	40bb      	lsls	r3, r7
 801a80a:	4213      	tst	r3, r2
 801a80c:	4629      	mov	r1, r5
 801a80e:	4620      	mov	r0, r4
 801a810:	bf18      	it	ne
 801a812:	f049 0902 	orrne.w	r9, r9, #2
 801a816:	f7ff fe21 	bl	801a45c <rshift>
 801a81a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801a81e:	1b76      	subs	r6, r6, r5
 801a820:	2502      	movs	r5, #2
 801a822:	f1b9 0f00 	cmp.w	r9, #0
 801a826:	d047      	beq.n	801a8b8 <__gethex+0x38c>
 801a828:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801a82c:	2b02      	cmp	r3, #2
 801a82e:	d015      	beq.n	801a85c <__gethex+0x330>
 801a830:	2b03      	cmp	r3, #3
 801a832:	d017      	beq.n	801a864 <__gethex+0x338>
 801a834:	2b01      	cmp	r3, #1
 801a836:	d109      	bne.n	801a84c <__gethex+0x320>
 801a838:	f019 0f02 	tst.w	r9, #2
 801a83c:	d006      	beq.n	801a84c <__gethex+0x320>
 801a83e:	f8da 3000 	ldr.w	r3, [sl]
 801a842:	ea49 0903 	orr.w	r9, r9, r3
 801a846:	f019 0f01 	tst.w	r9, #1
 801a84a:	d10e      	bne.n	801a86a <__gethex+0x33e>
 801a84c:	f045 0510 	orr.w	r5, r5, #16
 801a850:	e032      	b.n	801a8b8 <__gethex+0x38c>
 801a852:	f04f 0901 	mov.w	r9, #1
 801a856:	e7d1      	b.n	801a7fc <__gethex+0x2d0>
 801a858:	2501      	movs	r5, #1
 801a85a:	e7e2      	b.n	801a822 <__gethex+0x2f6>
 801a85c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a85e:	f1c3 0301 	rsb	r3, r3, #1
 801a862:	930f      	str	r3, [sp, #60]	@ 0x3c
 801a864:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801a866:	2b00      	cmp	r3, #0
 801a868:	d0f0      	beq.n	801a84c <__gethex+0x320>
 801a86a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801a86e:	f104 0314 	add.w	r3, r4, #20
 801a872:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801a876:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801a87a:	f04f 0c00 	mov.w	ip, #0
 801a87e:	4618      	mov	r0, r3
 801a880:	f853 2b04 	ldr.w	r2, [r3], #4
 801a884:	f1b2 3fff 	cmp.w	r2, #4294967295
 801a888:	d01b      	beq.n	801a8c2 <__gethex+0x396>
 801a88a:	3201      	adds	r2, #1
 801a88c:	6002      	str	r2, [r0, #0]
 801a88e:	2d02      	cmp	r5, #2
 801a890:	f104 0314 	add.w	r3, r4, #20
 801a894:	d13c      	bne.n	801a910 <__gethex+0x3e4>
 801a896:	f8d8 2000 	ldr.w	r2, [r8]
 801a89a:	3a01      	subs	r2, #1
 801a89c:	42b2      	cmp	r2, r6
 801a89e:	d109      	bne.n	801a8b4 <__gethex+0x388>
 801a8a0:	1171      	asrs	r1, r6, #5
 801a8a2:	2201      	movs	r2, #1
 801a8a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801a8a8:	f006 061f 	and.w	r6, r6, #31
 801a8ac:	fa02 f606 	lsl.w	r6, r2, r6
 801a8b0:	421e      	tst	r6, r3
 801a8b2:	d13a      	bne.n	801a92a <__gethex+0x3fe>
 801a8b4:	f045 0520 	orr.w	r5, r5, #32
 801a8b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a8ba:	601c      	str	r4, [r3, #0]
 801a8bc:	9b02      	ldr	r3, [sp, #8]
 801a8be:	601f      	str	r7, [r3, #0]
 801a8c0:	e6b0      	b.n	801a624 <__gethex+0xf8>
 801a8c2:	4299      	cmp	r1, r3
 801a8c4:	f843 cc04 	str.w	ip, [r3, #-4]
 801a8c8:	d8d9      	bhi.n	801a87e <__gethex+0x352>
 801a8ca:	68a3      	ldr	r3, [r4, #8]
 801a8cc:	459b      	cmp	fp, r3
 801a8ce:	db17      	blt.n	801a900 <__gethex+0x3d4>
 801a8d0:	6861      	ldr	r1, [r4, #4]
 801a8d2:	9801      	ldr	r0, [sp, #4]
 801a8d4:	3101      	adds	r1, #1
 801a8d6:	f000 f90d 	bl	801aaf4 <_Balloc>
 801a8da:	4681      	mov	r9, r0
 801a8dc:	b918      	cbnz	r0, 801a8e6 <__gethex+0x3ba>
 801a8de:	4b1a      	ldr	r3, [pc, #104]	@ (801a948 <__gethex+0x41c>)
 801a8e0:	4602      	mov	r2, r0
 801a8e2:	2184      	movs	r1, #132	@ 0x84
 801a8e4:	e6c5      	b.n	801a672 <__gethex+0x146>
 801a8e6:	6922      	ldr	r2, [r4, #16]
 801a8e8:	3202      	adds	r2, #2
 801a8ea:	f104 010c 	add.w	r1, r4, #12
 801a8ee:	0092      	lsls	r2, r2, #2
 801a8f0:	300c      	adds	r0, #12
 801a8f2:	f7fe fef2 	bl	80196da <memcpy>
 801a8f6:	4621      	mov	r1, r4
 801a8f8:	9801      	ldr	r0, [sp, #4]
 801a8fa:	f000 f93b 	bl	801ab74 <_Bfree>
 801a8fe:	464c      	mov	r4, r9
 801a900:	6923      	ldr	r3, [r4, #16]
 801a902:	1c5a      	adds	r2, r3, #1
 801a904:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801a908:	6122      	str	r2, [r4, #16]
 801a90a:	2201      	movs	r2, #1
 801a90c:	615a      	str	r2, [r3, #20]
 801a90e:	e7be      	b.n	801a88e <__gethex+0x362>
 801a910:	6922      	ldr	r2, [r4, #16]
 801a912:	455a      	cmp	r2, fp
 801a914:	dd0b      	ble.n	801a92e <__gethex+0x402>
 801a916:	2101      	movs	r1, #1
 801a918:	4620      	mov	r0, r4
 801a91a:	f7ff fd9f 	bl	801a45c <rshift>
 801a91e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801a922:	3701      	adds	r7, #1
 801a924:	42bb      	cmp	r3, r7
 801a926:	f6ff aee0 	blt.w	801a6ea <__gethex+0x1be>
 801a92a:	2501      	movs	r5, #1
 801a92c:	e7c2      	b.n	801a8b4 <__gethex+0x388>
 801a92e:	f016 061f 	ands.w	r6, r6, #31
 801a932:	d0fa      	beq.n	801a92a <__gethex+0x3fe>
 801a934:	4453      	add	r3, sl
 801a936:	f1c6 0620 	rsb	r6, r6, #32
 801a93a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801a93e:	f000 f9cb 	bl	801acd8 <__hi0bits>
 801a942:	42b0      	cmp	r0, r6
 801a944:	dbe7      	blt.n	801a916 <__gethex+0x3ea>
 801a946:	e7f0      	b.n	801a92a <__gethex+0x3fe>
 801a948:	0801d2a2 	.word	0x0801d2a2

0801a94c <L_shift>:
 801a94c:	f1c2 0208 	rsb	r2, r2, #8
 801a950:	0092      	lsls	r2, r2, #2
 801a952:	b570      	push	{r4, r5, r6, lr}
 801a954:	f1c2 0620 	rsb	r6, r2, #32
 801a958:	6843      	ldr	r3, [r0, #4]
 801a95a:	6804      	ldr	r4, [r0, #0]
 801a95c:	fa03 f506 	lsl.w	r5, r3, r6
 801a960:	432c      	orrs	r4, r5
 801a962:	40d3      	lsrs	r3, r2
 801a964:	6004      	str	r4, [r0, #0]
 801a966:	f840 3f04 	str.w	r3, [r0, #4]!
 801a96a:	4288      	cmp	r0, r1
 801a96c:	d3f4      	bcc.n	801a958 <L_shift+0xc>
 801a96e:	bd70      	pop	{r4, r5, r6, pc}

0801a970 <__match>:
 801a970:	b530      	push	{r4, r5, lr}
 801a972:	6803      	ldr	r3, [r0, #0]
 801a974:	3301      	adds	r3, #1
 801a976:	f811 4b01 	ldrb.w	r4, [r1], #1
 801a97a:	b914      	cbnz	r4, 801a982 <__match+0x12>
 801a97c:	6003      	str	r3, [r0, #0]
 801a97e:	2001      	movs	r0, #1
 801a980:	bd30      	pop	{r4, r5, pc}
 801a982:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a986:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801a98a:	2d19      	cmp	r5, #25
 801a98c:	bf98      	it	ls
 801a98e:	3220      	addls	r2, #32
 801a990:	42a2      	cmp	r2, r4
 801a992:	d0f0      	beq.n	801a976 <__match+0x6>
 801a994:	2000      	movs	r0, #0
 801a996:	e7f3      	b.n	801a980 <__match+0x10>

0801a998 <__hexnan>:
 801a998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a99c:	680b      	ldr	r3, [r1, #0]
 801a99e:	6801      	ldr	r1, [r0, #0]
 801a9a0:	115e      	asrs	r6, r3, #5
 801a9a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801a9a6:	f013 031f 	ands.w	r3, r3, #31
 801a9aa:	b087      	sub	sp, #28
 801a9ac:	bf18      	it	ne
 801a9ae:	3604      	addne	r6, #4
 801a9b0:	2500      	movs	r5, #0
 801a9b2:	1f37      	subs	r7, r6, #4
 801a9b4:	4682      	mov	sl, r0
 801a9b6:	4690      	mov	r8, r2
 801a9b8:	9301      	str	r3, [sp, #4]
 801a9ba:	f846 5c04 	str.w	r5, [r6, #-4]
 801a9be:	46b9      	mov	r9, r7
 801a9c0:	463c      	mov	r4, r7
 801a9c2:	9502      	str	r5, [sp, #8]
 801a9c4:	46ab      	mov	fp, r5
 801a9c6:	784a      	ldrb	r2, [r1, #1]
 801a9c8:	1c4b      	adds	r3, r1, #1
 801a9ca:	9303      	str	r3, [sp, #12]
 801a9cc:	b342      	cbz	r2, 801aa20 <__hexnan+0x88>
 801a9ce:	4610      	mov	r0, r2
 801a9d0:	9105      	str	r1, [sp, #20]
 801a9d2:	9204      	str	r2, [sp, #16]
 801a9d4:	f7ff fd94 	bl	801a500 <__hexdig_fun>
 801a9d8:	2800      	cmp	r0, #0
 801a9da:	d151      	bne.n	801aa80 <__hexnan+0xe8>
 801a9dc:	9a04      	ldr	r2, [sp, #16]
 801a9de:	9905      	ldr	r1, [sp, #20]
 801a9e0:	2a20      	cmp	r2, #32
 801a9e2:	d818      	bhi.n	801aa16 <__hexnan+0x7e>
 801a9e4:	9b02      	ldr	r3, [sp, #8]
 801a9e6:	459b      	cmp	fp, r3
 801a9e8:	dd13      	ble.n	801aa12 <__hexnan+0x7a>
 801a9ea:	454c      	cmp	r4, r9
 801a9ec:	d206      	bcs.n	801a9fc <__hexnan+0x64>
 801a9ee:	2d07      	cmp	r5, #7
 801a9f0:	dc04      	bgt.n	801a9fc <__hexnan+0x64>
 801a9f2:	462a      	mov	r2, r5
 801a9f4:	4649      	mov	r1, r9
 801a9f6:	4620      	mov	r0, r4
 801a9f8:	f7ff ffa8 	bl	801a94c <L_shift>
 801a9fc:	4544      	cmp	r4, r8
 801a9fe:	d952      	bls.n	801aaa6 <__hexnan+0x10e>
 801aa00:	2300      	movs	r3, #0
 801aa02:	f1a4 0904 	sub.w	r9, r4, #4
 801aa06:	f844 3c04 	str.w	r3, [r4, #-4]
 801aa0a:	f8cd b008 	str.w	fp, [sp, #8]
 801aa0e:	464c      	mov	r4, r9
 801aa10:	461d      	mov	r5, r3
 801aa12:	9903      	ldr	r1, [sp, #12]
 801aa14:	e7d7      	b.n	801a9c6 <__hexnan+0x2e>
 801aa16:	2a29      	cmp	r2, #41	@ 0x29
 801aa18:	d157      	bne.n	801aaca <__hexnan+0x132>
 801aa1a:	3102      	adds	r1, #2
 801aa1c:	f8ca 1000 	str.w	r1, [sl]
 801aa20:	f1bb 0f00 	cmp.w	fp, #0
 801aa24:	d051      	beq.n	801aaca <__hexnan+0x132>
 801aa26:	454c      	cmp	r4, r9
 801aa28:	d206      	bcs.n	801aa38 <__hexnan+0xa0>
 801aa2a:	2d07      	cmp	r5, #7
 801aa2c:	dc04      	bgt.n	801aa38 <__hexnan+0xa0>
 801aa2e:	462a      	mov	r2, r5
 801aa30:	4649      	mov	r1, r9
 801aa32:	4620      	mov	r0, r4
 801aa34:	f7ff ff8a 	bl	801a94c <L_shift>
 801aa38:	4544      	cmp	r4, r8
 801aa3a:	d936      	bls.n	801aaaa <__hexnan+0x112>
 801aa3c:	f1a8 0204 	sub.w	r2, r8, #4
 801aa40:	4623      	mov	r3, r4
 801aa42:	f853 1b04 	ldr.w	r1, [r3], #4
 801aa46:	f842 1f04 	str.w	r1, [r2, #4]!
 801aa4a:	429f      	cmp	r7, r3
 801aa4c:	d2f9      	bcs.n	801aa42 <__hexnan+0xaa>
 801aa4e:	1b3b      	subs	r3, r7, r4
 801aa50:	f023 0303 	bic.w	r3, r3, #3
 801aa54:	3304      	adds	r3, #4
 801aa56:	3401      	adds	r4, #1
 801aa58:	3e03      	subs	r6, #3
 801aa5a:	42b4      	cmp	r4, r6
 801aa5c:	bf88      	it	hi
 801aa5e:	2304      	movhi	r3, #4
 801aa60:	4443      	add	r3, r8
 801aa62:	2200      	movs	r2, #0
 801aa64:	f843 2b04 	str.w	r2, [r3], #4
 801aa68:	429f      	cmp	r7, r3
 801aa6a:	d2fb      	bcs.n	801aa64 <__hexnan+0xcc>
 801aa6c:	683b      	ldr	r3, [r7, #0]
 801aa6e:	b91b      	cbnz	r3, 801aa78 <__hexnan+0xe0>
 801aa70:	4547      	cmp	r7, r8
 801aa72:	d128      	bne.n	801aac6 <__hexnan+0x12e>
 801aa74:	2301      	movs	r3, #1
 801aa76:	603b      	str	r3, [r7, #0]
 801aa78:	2005      	movs	r0, #5
 801aa7a:	b007      	add	sp, #28
 801aa7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801aa80:	3501      	adds	r5, #1
 801aa82:	2d08      	cmp	r5, #8
 801aa84:	f10b 0b01 	add.w	fp, fp, #1
 801aa88:	dd06      	ble.n	801aa98 <__hexnan+0x100>
 801aa8a:	4544      	cmp	r4, r8
 801aa8c:	d9c1      	bls.n	801aa12 <__hexnan+0x7a>
 801aa8e:	2300      	movs	r3, #0
 801aa90:	f844 3c04 	str.w	r3, [r4, #-4]
 801aa94:	2501      	movs	r5, #1
 801aa96:	3c04      	subs	r4, #4
 801aa98:	6822      	ldr	r2, [r4, #0]
 801aa9a:	f000 000f 	and.w	r0, r0, #15
 801aa9e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801aaa2:	6020      	str	r0, [r4, #0]
 801aaa4:	e7b5      	b.n	801aa12 <__hexnan+0x7a>
 801aaa6:	2508      	movs	r5, #8
 801aaa8:	e7b3      	b.n	801aa12 <__hexnan+0x7a>
 801aaaa:	9b01      	ldr	r3, [sp, #4]
 801aaac:	2b00      	cmp	r3, #0
 801aaae:	d0dd      	beq.n	801aa6c <__hexnan+0xd4>
 801aab0:	f1c3 0320 	rsb	r3, r3, #32
 801aab4:	f04f 32ff 	mov.w	r2, #4294967295
 801aab8:	40da      	lsrs	r2, r3
 801aaba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801aabe:	4013      	ands	r3, r2
 801aac0:	f846 3c04 	str.w	r3, [r6, #-4]
 801aac4:	e7d2      	b.n	801aa6c <__hexnan+0xd4>
 801aac6:	3f04      	subs	r7, #4
 801aac8:	e7d0      	b.n	801aa6c <__hexnan+0xd4>
 801aaca:	2004      	movs	r0, #4
 801aacc:	e7d5      	b.n	801aa7a <__hexnan+0xe2>

0801aace <__ascii_mbtowc>:
 801aace:	b082      	sub	sp, #8
 801aad0:	b901      	cbnz	r1, 801aad4 <__ascii_mbtowc+0x6>
 801aad2:	a901      	add	r1, sp, #4
 801aad4:	b142      	cbz	r2, 801aae8 <__ascii_mbtowc+0x1a>
 801aad6:	b14b      	cbz	r3, 801aaec <__ascii_mbtowc+0x1e>
 801aad8:	7813      	ldrb	r3, [r2, #0]
 801aada:	600b      	str	r3, [r1, #0]
 801aadc:	7812      	ldrb	r2, [r2, #0]
 801aade:	1e10      	subs	r0, r2, #0
 801aae0:	bf18      	it	ne
 801aae2:	2001      	movne	r0, #1
 801aae4:	b002      	add	sp, #8
 801aae6:	4770      	bx	lr
 801aae8:	4610      	mov	r0, r2
 801aaea:	e7fb      	b.n	801aae4 <__ascii_mbtowc+0x16>
 801aaec:	f06f 0001 	mvn.w	r0, #1
 801aaf0:	e7f8      	b.n	801aae4 <__ascii_mbtowc+0x16>
	...

0801aaf4 <_Balloc>:
 801aaf4:	b570      	push	{r4, r5, r6, lr}
 801aaf6:	69c6      	ldr	r6, [r0, #28]
 801aaf8:	4604      	mov	r4, r0
 801aafa:	460d      	mov	r5, r1
 801aafc:	b976      	cbnz	r6, 801ab1c <_Balloc+0x28>
 801aafe:	2010      	movs	r0, #16
 801ab00:	f7fc ffb0 	bl	8017a64 <malloc>
 801ab04:	4602      	mov	r2, r0
 801ab06:	61e0      	str	r0, [r4, #28]
 801ab08:	b920      	cbnz	r0, 801ab14 <_Balloc+0x20>
 801ab0a:	4b18      	ldr	r3, [pc, #96]	@ (801ab6c <_Balloc+0x78>)
 801ab0c:	4818      	ldr	r0, [pc, #96]	@ (801ab70 <_Balloc+0x7c>)
 801ab0e:	216b      	movs	r1, #107	@ 0x6b
 801ab10:	f000 fec4 	bl	801b89c <__assert_func>
 801ab14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ab18:	6006      	str	r6, [r0, #0]
 801ab1a:	60c6      	str	r6, [r0, #12]
 801ab1c:	69e6      	ldr	r6, [r4, #28]
 801ab1e:	68f3      	ldr	r3, [r6, #12]
 801ab20:	b183      	cbz	r3, 801ab44 <_Balloc+0x50>
 801ab22:	69e3      	ldr	r3, [r4, #28]
 801ab24:	68db      	ldr	r3, [r3, #12]
 801ab26:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801ab2a:	b9b8      	cbnz	r0, 801ab5c <_Balloc+0x68>
 801ab2c:	2101      	movs	r1, #1
 801ab2e:	fa01 f605 	lsl.w	r6, r1, r5
 801ab32:	1d72      	adds	r2, r6, #5
 801ab34:	0092      	lsls	r2, r2, #2
 801ab36:	4620      	mov	r0, r4
 801ab38:	f000 fece 	bl	801b8d8 <_calloc_r>
 801ab3c:	b160      	cbz	r0, 801ab58 <_Balloc+0x64>
 801ab3e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801ab42:	e00e      	b.n	801ab62 <_Balloc+0x6e>
 801ab44:	2221      	movs	r2, #33	@ 0x21
 801ab46:	2104      	movs	r1, #4
 801ab48:	4620      	mov	r0, r4
 801ab4a:	f000 fec5 	bl	801b8d8 <_calloc_r>
 801ab4e:	69e3      	ldr	r3, [r4, #28]
 801ab50:	60f0      	str	r0, [r6, #12]
 801ab52:	68db      	ldr	r3, [r3, #12]
 801ab54:	2b00      	cmp	r3, #0
 801ab56:	d1e4      	bne.n	801ab22 <_Balloc+0x2e>
 801ab58:	2000      	movs	r0, #0
 801ab5a:	bd70      	pop	{r4, r5, r6, pc}
 801ab5c:	6802      	ldr	r2, [r0, #0]
 801ab5e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801ab62:	2300      	movs	r3, #0
 801ab64:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801ab68:	e7f7      	b.n	801ab5a <_Balloc+0x66>
 801ab6a:	bf00      	nop
 801ab6c:	0801d233 	.word	0x0801d233
 801ab70:	0801d313 	.word	0x0801d313

0801ab74 <_Bfree>:
 801ab74:	b570      	push	{r4, r5, r6, lr}
 801ab76:	69c6      	ldr	r6, [r0, #28]
 801ab78:	4605      	mov	r5, r0
 801ab7a:	460c      	mov	r4, r1
 801ab7c:	b976      	cbnz	r6, 801ab9c <_Bfree+0x28>
 801ab7e:	2010      	movs	r0, #16
 801ab80:	f7fc ff70 	bl	8017a64 <malloc>
 801ab84:	4602      	mov	r2, r0
 801ab86:	61e8      	str	r0, [r5, #28]
 801ab88:	b920      	cbnz	r0, 801ab94 <_Bfree+0x20>
 801ab8a:	4b09      	ldr	r3, [pc, #36]	@ (801abb0 <_Bfree+0x3c>)
 801ab8c:	4809      	ldr	r0, [pc, #36]	@ (801abb4 <_Bfree+0x40>)
 801ab8e:	218f      	movs	r1, #143	@ 0x8f
 801ab90:	f000 fe84 	bl	801b89c <__assert_func>
 801ab94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801ab98:	6006      	str	r6, [r0, #0]
 801ab9a:	60c6      	str	r6, [r0, #12]
 801ab9c:	b13c      	cbz	r4, 801abae <_Bfree+0x3a>
 801ab9e:	69eb      	ldr	r3, [r5, #28]
 801aba0:	6862      	ldr	r2, [r4, #4]
 801aba2:	68db      	ldr	r3, [r3, #12]
 801aba4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801aba8:	6021      	str	r1, [r4, #0]
 801abaa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801abae:	bd70      	pop	{r4, r5, r6, pc}
 801abb0:	0801d233 	.word	0x0801d233
 801abb4:	0801d313 	.word	0x0801d313

0801abb8 <__multadd>:
 801abb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801abbc:	690d      	ldr	r5, [r1, #16]
 801abbe:	4607      	mov	r7, r0
 801abc0:	460c      	mov	r4, r1
 801abc2:	461e      	mov	r6, r3
 801abc4:	f101 0c14 	add.w	ip, r1, #20
 801abc8:	2000      	movs	r0, #0
 801abca:	f8dc 3000 	ldr.w	r3, [ip]
 801abce:	b299      	uxth	r1, r3
 801abd0:	fb02 6101 	mla	r1, r2, r1, r6
 801abd4:	0c1e      	lsrs	r6, r3, #16
 801abd6:	0c0b      	lsrs	r3, r1, #16
 801abd8:	fb02 3306 	mla	r3, r2, r6, r3
 801abdc:	b289      	uxth	r1, r1
 801abde:	3001      	adds	r0, #1
 801abe0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801abe4:	4285      	cmp	r5, r0
 801abe6:	f84c 1b04 	str.w	r1, [ip], #4
 801abea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801abee:	dcec      	bgt.n	801abca <__multadd+0x12>
 801abf0:	b30e      	cbz	r6, 801ac36 <__multadd+0x7e>
 801abf2:	68a3      	ldr	r3, [r4, #8]
 801abf4:	42ab      	cmp	r3, r5
 801abf6:	dc19      	bgt.n	801ac2c <__multadd+0x74>
 801abf8:	6861      	ldr	r1, [r4, #4]
 801abfa:	4638      	mov	r0, r7
 801abfc:	3101      	adds	r1, #1
 801abfe:	f7ff ff79 	bl	801aaf4 <_Balloc>
 801ac02:	4680      	mov	r8, r0
 801ac04:	b928      	cbnz	r0, 801ac12 <__multadd+0x5a>
 801ac06:	4602      	mov	r2, r0
 801ac08:	4b0c      	ldr	r3, [pc, #48]	@ (801ac3c <__multadd+0x84>)
 801ac0a:	480d      	ldr	r0, [pc, #52]	@ (801ac40 <__multadd+0x88>)
 801ac0c:	21ba      	movs	r1, #186	@ 0xba
 801ac0e:	f000 fe45 	bl	801b89c <__assert_func>
 801ac12:	6922      	ldr	r2, [r4, #16]
 801ac14:	3202      	adds	r2, #2
 801ac16:	f104 010c 	add.w	r1, r4, #12
 801ac1a:	0092      	lsls	r2, r2, #2
 801ac1c:	300c      	adds	r0, #12
 801ac1e:	f7fe fd5c 	bl	80196da <memcpy>
 801ac22:	4621      	mov	r1, r4
 801ac24:	4638      	mov	r0, r7
 801ac26:	f7ff ffa5 	bl	801ab74 <_Bfree>
 801ac2a:	4644      	mov	r4, r8
 801ac2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801ac30:	3501      	adds	r5, #1
 801ac32:	615e      	str	r6, [r3, #20]
 801ac34:	6125      	str	r5, [r4, #16]
 801ac36:	4620      	mov	r0, r4
 801ac38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ac3c:	0801d2a2 	.word	0x0801d2a2
 801ac40:	0801d313 	.word	0x0801d313

0801ac44 <__s2b>:
 801ac44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ac48:	460c      	mov	r4, r1
 801ac4a:	4615      	mov	r5, r2
 801ac4c:	461f      	mov	r7, r3
 801ac4e:	2209      	movs	r2, #9
 801ac50:	3308      	adds	r3, #8
 801ac52:	4606      	mov	r6, r0
 801ac54:	fb93 f3f2 	sdiv	r3, r3, r2
 801ac58:	2100      	movs	r1, #0
 801ac5a:	2201      	movs	r2, #1
 801ac5c:	429a      	cmp	r2, r3
 801ac5e:	db09      	blt.n	801ac74 <__s2b+0x30>
 801ac60:	4630      	mov	r0, r6
 801ac62:	f7ff ff47 	bl	801aaf4 <_Balloc>
 801ac66:	b940      	cbnz	r0, 801ac7a <__s2b+0x36>
 801ac68:	4602      	mov	r2, r0
 801ac6a:	4b19      	ldr	r3, [pc, #100]	@ (801acd0 <__s2b+0x8c>)
 801ac6c:	4819      	ldr	r0, [pc, #100]	@ (801acd4 <__s2b+0x90>)
 801ac6e:	21d3      	movs	r1, #211	@ 0xd3
 801ac70:	f000 fe14 	bl	801b89c <__assert_func>
 801ac74:	0052      	lsls	r2, r2, #1
 801ac76:	3101      	adds	r1, #1
 801ac78:	e7f0      	b.n	801ac5c <__s2b+0x18>
 801ac7a:	9b08      	ldr	r3, [sp, #32]
 801ac7c:	6143      	str	r3, [r0, #20]
 801ac7e:	2d09      	cmp	r5, #9
 801ac80:	f04f 0301 	mov.w	r3, #1
 801ac84:	6103      	str	r3, [r0, #16]
 801ac86:	dd16      	ble.n	801acb6 <__s2b+0x72>
 801ac88:	f104 0909 	add.w	r9, r4, #9
 801ac8c:	46c8      	mov	r8, r9
 801ac8e:	442c      	add	r4, r5
 801ac90:	f818 3b01 	ldrb.w	r3, [r8], #1
 801ac94:	4601      	mov	r1, r0
 801ac96:	3b30      	subs	r3, #48	@ 0x30
 801ac98:	220a      	movs	r2, #10
 801ac9a:	4630      	mov	r0, r6
 801ac9c:	f7ff ff8c 	bl	801abb8 <__multadd>
 801aca0:	45a0      	cmp	r8, r4
 801aca2:	d1f5      	bne.n	801ac90 <__s2b+0x4c>
 801aca4:	f1a5 0408 	sub.w	r4, r5, #8
 801aca8:	444c      	add	r4, r9
 801acaa:	1b2d      	subs	r5, r5, r4
 801acac:	1963      	adds	r3, r4, r5
 801acae:	42bb      	cmp	r3, r7
 801acb0:	db04      	blt.n	801acbc <__s2b+0x78>
 801acb2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801acb6:	340a      	adds	r4, #10
 801acb8:	2509      	movs	r5, #9
 801acba:	e7f6      	b.n	801acaa <__s2b+0x66>
 801acbc:	f814 3b01 	ldrb.w	r3, [r4], #1
 801acc0:	4601      	mov	r1, r0
 801acc2:	3b30      	subs	r3, #48	@ 0x30
 801acc4:	220a      	movs	r2, #10
 801acc6:	4630      	mov	r0, r6
 801acc8:	f7ff ff76 	bl	801abb8 <__multadd>
 801accc:	e7ee      	b.n	801acac <__s2b+0x68>
 801acce:	bf00      	nop
 801acd0:	0801d2a2 	.word	0x0801d2a2
 801acd4:	0801d313 	.word	0x0801d313

0801acd8 <__hi0bits>:
 801acd8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801acdc:	4603      	mov	r3, r0
 801acde:	bf36      	itet	cc
 801ace0:	0403      	lslcc	r3, r0, #16
 801ace2:	2000      	movcs	r0, #0
 801ace4:	2010      	movcc	r0, #16
 801ace6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801acea:	bf3c      	itt	cc
 801acec:	021b      	lslcc	r3, r3, #8
 801acee:	3008      	addcc	r0, #8
 801acf0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801acf4:	bf3c      	itt	cc
 801acf6:	011b      	lslcc	r3, r3, #4
 801acf8:	3004      	addcc	r0, #4
 801acfa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801acfe:	bf3c      	itt	cc
 801ad00:	009b      	lslcc	r3, r3, #2
 801ad02:	3002      	addcc	r0, #2
 801ad04:	2b00      	cmp	r3, #0
 801ad06:	db05      	blt.n	801ad14 <__hi0bits+0x3c>
 801ad08:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801ad0c:	f100 0001 	add.w	r0, r0, #1
 801ad10:	bf08      	it	eq
 801ad12:	2020      	moveq	r0, #32
 801ad14:	4770      	bx	lr

0801ad16 <__lo0bits>:
 801ad16:	6803      	ldr	r3, [r0, #0]
 801ad18:	4602      	mov	r2, r0
 801ad1a:	f013 0007 	ands.w	r0, r3, #7
 801ad1e:	d00b      	beq.n	801ad38 <__lo0bits+0x22>
 801ad20:	07d9      	lsls	r1, r3, #31
 801ad22:	d421      	bmi.n	801ad68 <__lo0bits+0x52>
 801ad24:	0798      	lsls	r0, r3, #30
 801ad26:	bf49      	itett	mi
 801ad28:	085b      	lsrmi	r3, r3, #1
 801ad2a:	089b      	lsrpl	r3, r3, #2
 801ad2c:	2001      	movmi	r0, #1
 801ad2e:	6013      	strmi	r3, [r2, #0]
 801ad30:	bf5c      	itt	pl
 801ad32:	6013      	strpl	r3, [r2, #0]
 801ad34:	2002      	movpl	r0, #2
 801ad36:	4770      	bx	lr
 801ad38:	b299      	uxth	r1, r3
 801ad3a:	b909      	cbnz	r1, 801ad40 <__lo0bits+0x2a>
 801ad3c:	0c1b      	lsrs	r3, r3, #16
 801ad3e:	2010      	movs	r0, #16
 801ad40:	b2d9      	uxtb	r1, r3
 801ad42:	b909      	cbnz	r1, 801ad48 <__lo0bits+0x32>
 801ad44:	3008      	adds	r0, #8
 801ad46:	0a1b      	lsrs	r3, r3, #8
 801ad48:	0719      	lsls	r1, r3, #28
 801ad4a:	bf04      	itt	eq
 801ad4c:	091b      	lsreq	r3, r3, #4
 801ad4e:	3004      	addeq	r0, #4
 801ad50:	0799      	lsls	r1, r3, #30
 801ad52:	bf04      	itt	eq
 801ad54:	089b      	lsreq	r3, r3, #2
 801ad56:	3002      	addeq	r0, #2
 801ad58:	07d9      	lsls	r1, r3, #31
 801ad5a:	d403      	bmi.n	801ad64 <__lo0bits+0x4e>
 801ad5c:	085b      	lsrs	r3, r3, #1
 801ad5e:	f100 0001 	add.w	r0, r0, #1
 801ad62:	d003      	beq.n	801ad6c <__lo0bits+0x56>
 801ad64:	6013      	str	r3, [r2, #0]
 801ad66:	4770      	bx	lr
 801ad68:	2000      	movs	r0, #0
 801ad6a:	4770      	bx	lr
 801ad6c:	2020      	movs	r0, #32
 801ad6e:	4770      	bx	lr

0801ad70 <__i2b>:
 801ad70:	b510      	push	{r4, lr}
 801ad72:	460c      	mov	r4, r1
 801ad74:	2101      	movs	r1, #1
 801ad76:	f7ff febd 	bl	801aaf4 <_Balloc>
 801ad7a:	4602      	mov	r2, r0
 801ad7c:	b928      	cbnz	r0, 801ad8a <__i2b+0x1a>
 801ad7e:	4b05      	ldr	r3, [pc, #20]	@ (801ad94 <__i2b+0x24>)
 801ad80:	4805      	ldr	r0, [pc, #20]	@ (801ad98 <__i2b+0x28>)
 801ad82:	f240 1145 	movw	r1, #325	@ 0x145
 801ad86:	f000 fd89 	bl	801b89c <__assert_func>
 801ad8a:	2301      	movs	r3, #1
 801ad8c:	6144      	str	r4, [r0, #20]
 801ad8e:	6103      	str	r3, [r0, #16]
 801ad90:	bd10      	pop	{r4, pc}
 801ad92:	bf00      	nop
 801ad94:	0801d2a2 	.word	0x0801d2a2
 801ad98:	0801d313 	.word	0x0801d313

0801ad9c <__multiply>:
 801ad9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ada0:	4617      	mov	r7, r2
 801ada2:	690a      	ldr	r2, [r1, #16]
 801ada4:	693b      	ldr	r3, [r7, #16]
 801ada6:	429a      	cmp	r2, r3
 801ada8:	bfa8      	it	ge
 801adaa:	463b      	movge	r3, r7
 801adac:	4689      	mov	r9, r1
 801adae:	bfa4      	itt	ge
 801adb0:	460f      	movge	r7, r1
 801adb2:	4699      	movge	r9, r3
 801adb4:	693d      	ldr	r5, [r7, #16]
 801adb6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801adba:	68bb      	ldr	r3, [r7, #8]
 801adbc:	6879      	ldr	r1, [r7, #4]
 801adbe:	eb05 060a 	add.w	r6, r5, sl
 801adc2:	42b3      	cmp	r3, r6
 801adc4:	b085      	sub	sp, #20
 801adc6:	bfb8      	it	lt
 801adc8:	3101      	addlt	r1, #1
 801adca:	f7ff fe93 	bl	801aaf4 <_Balloc>
 801adce:	b930      	cbnz	r0, 801adde <__multiply+0x42>
 801add0:	4602      	mov	r2, r0
 801add2:	4b41      	ldr	r3, [pc, #260]	@ (801aed8 <__multiply+0x13c>)
 801add4:	4841      	ldr	r0, [pc, #260]	@ (801aedc <__multiply+0x140>)
 801add6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801adda:	f000 fd5f 	bl	801b89c <__assert_func>
 801adde:	f100 0414 	add.w	r4, r0, #20
 801ade2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801ade6:	4623      	mov	r3, r4
 801ade8:	2200      	movs	r2, #0
 801adea:	4573      	cmp	r3, lr
 801adec:	d320      	bcc.n	801ae30 <__multiply+0x94>
 801adee:	f107 0814 	add.w	r8, r7, #20
 801adf2:	f109 0114 	add.w	r1, r9, #20
 801adf6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801adfa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801adfe:	9302      	str	r3, [sp, #8]
 801ae00:	1beb      	subs	r3, r5, r7
 801ae02:	3b15      	subs	r3, #21
 801ae04:	f023 0303 	bic.w	r3, r3, #3
 801ae08:	3304      	adds	r3, #4
 801ae0a:	3715      	adds	r7, #21
 801ae0c:	42bd      	cmp	r5, r7
 801ae0e:	bf38      	it	cc
 801ae10:	2304      	movcc	r3, #4
 801ae12:	9301      	str	r3, [sp, #4]
 801ae14:	9b02      	ldr	r3, [sp, #8]
 801ae16:	9103      	str	r1, [sp, #12]
 801ae18:	428b      	cmp	r3, r1
 801ae1a:	d80c      	bhi.n	801ae36 <__multiply+0x9a>
 801ae1c:	2e00      	cmp	r6, #0
 801ae1e:	dd03      	ble.n	801ae28 <__multiply+0x8c>
 801ae20:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801ae24:	2b00      	cmp	r3, #0
 801ae26:	d055      	beq.n	801aed4 <__multiply+0x138>
 801ae28:	6106      	str	r6, [r0, #16]
 801ae2a:	b005      	add	sp, #20
 801ae2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ae30:	f843 2b04 	str.w	r2, [r3], #4
 801ae34:	e7d9      	b.n	801adea <__multiply+0x4e>
 801ae36:	f8b1 a000 	ldrh.w	sl, [r1]
 801ae3a:	f1ba 0f00 	cmp.w	sl, #0
 801ae3e:	d01f      	beq.n	801ae80 <__multiply+0xe4>
 801ae40:	46c4      	mov	ip, r8
 801ae42:	46a1      	mov	r9, r4
 801ae44:	2700      	movs	r7, #0
 801ae46:	f85c 2b04 	ldr.w	r2, [ip], #4
 801ae4a:	f8d9 3000 	ldr.w	r3, [r9]
 801ae4e:	fa1f fb82 	uxth.w	fp, r2
 801ae52:	b29b      	uxth	r3, r3
 801ae54:	fb0a 330b 	mla	r3, sl, fp, r3
 801ae58:	443b      	add	r3, r7
 801ae5a:	f8d9 7000 	ldr.w	r7, [r9]
 801ae5e:	0c12      	lsrs	r2, r2, #16
 801ae60:	0c3f      	lsrs	r7, r7, #16
 801ae62:	fb0a 7202 	mla	r2, sl, r2, r7
 801ae66:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801ae6a:	b29b      	uxth	r3, r3
 801ae6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801ae70:	4565      	cmp	r5, ip
 801ae72:	f849 3b04 	str.w	r3, [r9], #4
 801ae76:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801ae7a:	d8e4      	bhi.n	801ae46 <__multiply+0xaa>
 801ae7c:	9b01      	ldr	r3, [sp, #4]
 801ae7e:	50e7      	str	r7, [r4, r3]
 801ae80:	9b03      	ldr	r3, [sp, #12]
 801ae82:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801ae86:	3104      	adds	r1, #4
 801ae88:	f1b9 0f00 	cmp.w	r9, #0
 801ae8c:	d020      	beq.n	801aed0 <__multiply+0x134>
 801ae8e:	6823      	ldr	r3, [r4, #0]
 801ae90:	4647      	mov	r7, r8
 801ae92:	46a4      	mov	ip, r4
 801ae94:	f04f 0a00 	mov.w	sl, #0
 801ae98:	f8b7 b000 	ldrh.w	fp, [r7]
 801ae9c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801aea0:	fb09 220b 	mla	r2, r9, fp, r2
 801aea4:	4452      	add	r2, sl
 801aea6:	b29b      	uxth	r3, r3
 801aea8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801aeac:	f84c 3b04 	str.w	r3, [ip], #4
 801aeb0:	f857 3b04 	ldr.w	r3, [r7], #4
 801aeb4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801aeb8:	f8bc 3000 	ldrh.w	r3, [ip]
 801aebc:	fb09 330a 	mla	r3, r9, sl, r3
 801aec0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801aec4:	42bd      	cmp	r5, r7
 801aec6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801aeca:	d8e5      	bhi.n	801ae98 <__multiply+0xfc>
 801aecc:	9a01      	ldr	r2, [sp, #4]
 801aece:	50a3      	str	r3, [r4, r2]
 801aed0:	3404      	adds	r4, #4
 801aed2:	e79f      	b.n	801ae14 <__multiply+0x78>
 801aed4:	3e01      	subs	r6, #1
 801aed6:	e7a1      	b.n	801ae1c <__multiply+0x80>
 801aed8:	0801d2a2 	.word	0x0801d2a2
 801aedc:	0801d313 	.word	0x0801d313

0801aee0 <__pow5mult>:
 801aee0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801aee4:	4615      	mov	r5, r2
 801aee6:	f012 0203 	ands.w	r2, r2, #3
 801aeea:	4607      	mov	r7, r0
 801aeec:	460e      	mov	r6, r1
 801aeee:	d007      	beq.n	801af00 <__pow5mult+0x20>
 801aef0:	4c25      	ldr	r4, [pc, #148]	@ (801af88 <__pow5mult+0xa8>)
 801aef2:	3a01      	subs	r2, #1
 801aef4:	2300      	movs	r3, #0
 801aef6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801aefa:	f7ff fe5d 	bl	801abb8 <__multadd>
 801aefe:	4606      	mov	r6, r0
 801af00:	10ad      	asrs	r5, r5, #2
 801af02:	d03d      	beq.n	801af80 <__pow5mult+0xa0>
 801af04:	69fc      	ldr	r4, [r7, #28]
 801af06:	b97c      	cbnz	r4, 801af28 <__pow5mult+0x48>
 801af08:	2010      	movs	r0, #16
 801af0a:	f7fc fdab 	bl	8017a64 <malloc>
 801af0e:	4602      	mov	r2, r0
 801af10:	61f8      	str	r0, [r7, #28]
 801af12:	b928      	cbnz	r0, 801af20 <__pow5mult+0x40>
 801af14:	4b1d      	ldr	r3, [pc, #116]	@ (801af8c <__pow5mult+0xac>)
 801af16:	481e      	ldr	r0, [pc, #120]	@ (801af90 <__pow5mult+0xb0>)
 801af18:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801af1c:	f000 fcbe 	bl	801b89c <__assert_func>
 801af20:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801af24:	6004      	str	r4, [r0, #0]
 801af26:	60c4      	str	r4, [r0, #12]
 801af28:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801af2c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801af30:	b94c      	cbnz	r4, 801af46 <__pow5mult+0x66>
 801af32:	f240 2171 	movw	r1, #625	@ 0x271
 801af36:	4638      	mov	r0, r7
 801af38:	f7ff ff1a 	bl	801ad70 <__i2b>
 801af3c:	2300      	movs	r3, #0
 801af3e:	f8c8 0008 	str.w	r0, [r8, #8]
 801af42:	4604      	mov	r4, r0
 801af44:	6003      	str	r3, [r0, #0]
 801af46:	f04f 0900 	mov.w	r9, #0
 801af4a:	07eb      	lsls	r3, r5, #31
 801af4c:	d50a      	bpl.n	801af64 <__pow5mult+0x84>
 801af4e:	4631      	mov	r1, r6
 801af50:	4622      	mov	r2, r4
 801af52:	4638      	mov	r0, r7
 801af54:	f7ff ff22 	bl	801ad9c <__multiply>
 801af58:	4631      	mov	r1, r6
 801af5a:	4680      	mov	r8, r0
 801af5c:	4638      	mov	r0, r7
 801af5e:	f7ff fe09 	bl	801ab74 <_Bfree>
 801af62:	4646      	mov	r6, r8
 801af64:	106d      	asrs	r5, r5, #1
 801af66:	d00b      	beq.n	801af80 <__pow5mult+0xa0>
 801af68:	6820      	ldr	r0, [r4, #0]
 801af6a:	b938      	cbnz	r0, 801af7c <__pow5mult+0x9c>
 801af6c:	4622      	mov	r2, r4
 801af6e:	4621      	mov	r1, r4
 801af70:	4638      	mov	r0, r7
 801af72:	f7ff ff13 	bl	801ad9c <__multiply>
 801af76:	6020      	str	r0, [r4, #0]
 801af78:	f8c0 9000 	str.w	r9, [r0]
 801af7c:	4604      	mov	r4, r0
 801af7e:	e7e4      	b.n	801af4a <__pow5mult+0x6a>
 801af80:	4630      	mov	r0, r6
 801af82:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801af86:	bf00      	nop
 801af88:	0801d514 	.word	0x0801d514
 801af8c:	0801d233 	.word	0x0801d233
 801af90:	0801d313 	.word	0x0801d313

0801af94 <__lshift>:
 801af94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801af98:	460c      	mov	r4, r1
 801af9a:	6849      	ldr	r1, [r1, #4]
 801af9c:	6923      	ldr	r3, [r4, #16]
 801af9e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801afa2:	68a3      	ldr	r3, [r4, #8]
 801afa4:	4607      	mov	r7, r0
 801afa6:	4691      	mov	r9, r2
 801afa8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801afac:	f108 0601 	add.w	r6, r8, #1
 801afb0:	42b3      	cmp	r3, r6
 801afb2:	db0b      	blt.n	801afcc <__lshift+0x38>
 801afb4:	4638      	mov	r0, r7
 801afb6:	f7ff fd9d 	bl	801aaf4 <_Balloc>
 801afba:	4605      	mov	r5, r0
 801afbc:	b948      	cbnz	r0, 801afd2 <__lshift+0x3e>
 801afbe:	4602      	mov	r2, r0
 801afc0:	4b28      	ldr	r3, [pc, #160]	@ (801b064 <__lshift+0xd0>)
 801afc2:	4829      	ldr	r0, [pc, #164]	@ (801b068 <__lshift+0xd4>)
 801afc4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801afc8:	f000 fc68 	bl	801b89c <__assert_func>
 801afcc:	3101      	adds	r1, #1
 801afce:	005b      	lsls	r3, r3, #1
 801afd0:	e7ee      	b.n	801afb0 <__lshift+0x1c>
 801afd2:	2300      	movs	r3, #0
 801afd4:	f100 0114 	add.w	r1, r0, #20
 801afd8:	f100 0210 	add.w	r2, r0, #16
 801afdc:	4618      	mov	r0, r3
 801afde:	4553      	cmp	r3, sl
 801afe0:	db33      	blt.n	801b04a <__lshift+0xb6>
 801afe2:	6920      	ldr	r0, [r4, #16]
 801afe4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801afe8:	f104 0314 	add.w	r3, r4, #20
 801afec:	f019 091f 	ands.w	r9, r9, #31
 801aff0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801aff4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801aff8:	d02b      	beq.n	801b052 <__lshift+0xbe>
 801affa:	f1c9 0e20 	rsb	lr, r9, #32
 801affe:	468a      	mov	sl, r1
 801b000:	2200      	movs	r2, #0
 801b002:	6818      	ldr	r0, [r3, #0]
 801b004:	fa00 f009 	lsl.w	r0, r0, r9
 801b008:	4310      	orrs	r0, r2
 801b00a:	f84a 0b04 	str.w	r0, [sl], #4
 801b00e:	f853 2b04 	ldr.w	r2, [r3], #4
 801b012:	459c      	cmp	ip, r3
 801b014:	fa22 f20e 	lsr.w	r2, r2, lr
 801b018:	d8f3      	bhi.n	801b002 <__lshift+0x6e>
 801b01a:	ebac 0304 	sub.w	r3, ip, r4
 801b01e:	3b15      	subs	r3, #21
 801b020:	f023 0303 	bic.w	r3, r3, #3
 801b024:	3304      	adds	r3, #4
 801b026:	f104 0015 	add.w	r0, r4, #21
 801b02a:	4560      	cmp	r0, ip
 801b02c:	bf88      	it	hi
 801b02e:	2304      	movhi	r3, #4
 801b030:	50ca      	str	r2, [r1, r3]
 801b032:	b10a      	cbz	r2, 801b038 <__lshift+0xa4>
 801b034:	f108 0602 	add.w	r6, r8, #2
 801b038:	3e01      	subs	r6, #1
 801b03a:	4638      	mov	r0, r7
 801b03c:	612e      	str	r6, [r5, #16]
 801b03e:	4621      	mov	r1, r4
 801b040:	f7ff fd98 	bl	801ab74 <_Bfree>
 801b044:	4628      	mov	r0, r5
 801b046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b04a:	f842 0f04 	str.w	r0, [r2, #4]!
 801b04e:	3301      	adds	r3, #1
 801b050:	e7c5      	b.n	801afde <__lshift+0x4a>
 801b052:	3904      	subs	r1, #4
 801b054:	f853 2b04 	ldr.w	r2, [r3], #4
 801b058:	f841 2f04 	str.w	r2, [r1, #4]!
 801b05c:	459c      	cmp	ip, r3
 801b05e:	d8f9      	bhi.n	801b054 <__lshift+0xc0>
 801b060:	e7ea      	b.n	801b038 <__lshift+0xa4>
 801b062:	bf00      	nop
 801b064:	0801d2a2 	.word	0x0801d2a2
 801b068:	0801d313 	.word	0x0801d313

0801b06c <__mcmp>:
 801b06c:	690a      	ldr	r2, [r1, #16]
 801b06e:	4603      	mov	r3, r0
 801b070:	6900      	ldr	r0, [r0, #16]
 801b072:	1a80      	subs	r0, r0, r2
 801b074:	b530      	push	{r4, r5, lr}
 801b076:	d10e      	bne.n	801b096 <__mcmp+0x2a>
 801b078:	3314      	adds	r3, #20
 801b07a:	3114      	adds	r1, #20
 801b07c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801b080:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801b084:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801b088:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801b08c:	4295      	cmp	r5, r2
 801b08e:	d003      	beq.n	801b098 <__mcmp+0x2c>
 801b090:	d205      	bcs.n	801b09e <__mcmp+0x32>
 801b092:	f04f 30ff 	mov.w	r0, #4294967295
 801b096:	bd30      	pop	{r4, r5, pc}
 801b098:	42a3      	cmp	r3, r4
 801b09a:	d3f3      	bcc.n	801b084 <__mcmp+0x18>
 801b09c:	e7fb      	b.n	801b096 <__mcmp+0x2a>
 801b09e:	2001      	movs	r0, #1
 801b0a0:	e7f9      	b.n	801b096 <__mcmp+0x2a>
	...

0801b0a4 <__mdiff>:
 801b0a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b0a8:	4689      	mov	r9, r1
 801b0aa:	4606      	mov	r6, r0
 801b0ac:	4611      	mov	r1, r2
 801b0ae:	4648      	mov	r0, r9
 801b0b0:	4614      	mov	r4, r2
 801b0b2:	f7ff ffdb 	bl	801b06c <__mcmp>
 801b0b6:	1e05      	subs	r5, r0, #0
 801b0b8:	d112      	bne.n	801b0e0 <__mdiff+0x3c>
 801b0ba:	4629      	mov	r1, r5
 801b0bc:	4630      	mov	r0, r6
 801b0be:	f7ff fd19 	bl	801aaf4 <_Balloc>
 801b0c2:	4602      	mov	r2, r0
 801b0c4:	b928      	cbnz	r0, 801b0d2 <__mdiff+0x2e>
 801b0c6:	4b3f      	ldr	r3, [pc, #252]	@ (801b1c4 <__mdiff+0x120>)
 801b0c8:	f240 2137 	movw	r1, #567	@ 0x237
 801b0cc:	483e      	ldr	r0, [pc, #248]	@ (801b1c8 <__mdiff+0x124>)
 801b0ce:	f000 fbe5 	bl	801b89c <__assert_func>
 801b0d2:	2301      	movs	r3, #1
 801b0d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801b0d8:	4610      	mov	r0, r2
 801b0da:	b003      	add	sp, #12
 801b0dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b0e0:	bfbc      	itt	lt
 801b0e2:	464b      	movlt	r3, r9
 801b0e4:	46a1      	movlt	r9, r4
 801b0e6:	4630      	mov	r0, r6
 801b0e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801b0ec:	bfba      	itte	lt
 801b0ee:	461c      	movlt	r4, r3
 801b0f0:	2501      	movlt	r5, #1
 801b0f2:	2500      	movge	r5, #0
 801b0f4:	f7ff fcfe 	bl	801aaf4 <_Balloc>
 801b0f8:	4602      	mov	r2, r0
 801b0fa:	b918      	cbnz	r0, 801b104 <__mdiff+0x60>
 801b0fc:	4b31      	ldr	r3, [pc, #196]	@ (801b1c4 <__mdiff+0x120>)
 801b0fe:	f240 2145 	movw	r1, #581	@ 0x245
 801b102:	e7e3      	b.n	801b0cc <__mdiff+0x28>
 801b104:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801b108:	6926      	ldr	r6, [r4, #16]
 801b10a:	60c5      	str	r5, [r0, #12]
 801b10c:	f109 0310 	add.w	r3, r9, #16
 801b110:	f109 0514 	add.w	r5, r9, #20
 801b114:	f104 0e14 	add.w	lr, r4, #20
 801b118:	f100 0b14 	add.w	fp, r0, #20
 801b11c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801b120:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801b124:	9301      	str	r3, [sp, #4]
 801b126:	46d9      	mov	r9, fp
 801b128:	f04f 0c00 	mov.w	ip, #0
 801b12c:	9b01      	ldr	r3, [sp, #4]
 801b12e:	f85e 0b04 	ldr.w	r0, [lr], #4
 801b132:	f853 af04 	ldr.w	sl, [r3, #4]!
 801b136:	9301      	str	r3, [sp, #4]
 801b138:	fa1f f38a 	uxth.w	r3, sl
 801b13c:	4619      	mov	r1, r3
 801b13e:	b283      	uxth	r3, r0
 801b140:	1acb      	subs	r3, r1, r3
 801b142:	0c00      	lsrs	r0, r0, #16
 801b144:	4463      	add	r3, ip
 801b146:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801b14a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801b14e:	b29b      	uxth	r3, r3
 801b150:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801b154:	4576      	cmp	r6, lr
 801b156:	f849 3b04 	str.w	r3, [r9], #4
 801b15a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b15e:	d8e5      	bhi.n	801b12c <__mdiff+0x88>
 801b160:	1b33      	subs	r3, r6, r4
 801b162:	3b15      	subs	r3, #21
 801b164:	f023 0303 	bic.w	r3, r3, #3
 801b168:	3415      	adds	r4, #21
 801b16a:	3304      	adds	r3, #4
 801b16c:	42a6      	cmp	r6, r4
 801b16e:	bf38      	it	cc
 801b170:	2304      	movcc	r3, #4
 801b172:	441d      	add	r5, r3
 801b174:	445b      	add	r3, fp
 801b176:	461e      	mov	r6, r3
 801b178:	462c      	mov	r4, r5
 801b17a:	4544      	cmp	r4, r8
 801b17c:	d30e      	bcc.n	801b19c <__mdiff+0xf8>
 801b17e:	f108 0103 	add.w	r1, r8, #3
 801b182:	1b49      	subs	r1, r1, r5
 801b184:	f021 0103 	bic.w	r1, r1, #3
 801b188:	3d03      	subs	r5, #3
 801b18a:	45a8      	cmp	r8, r5
 801b18c:	bf38      	it	cc
 801b18e:	2100      	movcc	r1, #0
 801b190:	440b      	add	r3, r1
 801b192:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b196:	b191      	cbz	r1, 801b1be <__mdiff+0x11a>
 801b198:	6117      	str	r7, [r2, #16]
 801b19a:	e79d      	b.n	801b0d8 <__mdiff+0x34>
 801b19c:	f854 1b04 	ldr.w	r1, [r4], #4
 801b1a0:	46e6      	mov	lr, ip
 801b1a2:	0c08      	lsrs	r0, r1, #16
 801b1a4:	fa1c fc81 	uxtah	ip, ip, r1
 801b1a8:	4471      	add	r1, lr
 801b1aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801b1ae:	b289      	uxth	r1, r1
 801b1b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801b1b4:	f846 1b04 	str.w	r1, [r6], #4
 801b1b8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801b1bc:	e7dd      	b.n	801b17a <__mdiff+0xd6>
 801b1be:	3f01      	subs	r7, #1
 801b1c0:	e7e7      	b.n	801b192 <__mdiff+0xee>
 801b1c2:	bf00      	nop
 801b1c4:	0801d2a2 	.word	0x0801d2a2
 801b1c8:	0801d313 	.word	0x0801d313

0801b1cc <__ulp>:
 801b1cc:	b082      	sub	sp, #8
 801b1ce:	ed8d 0b00 	vstr	d0, [sp]
 801b1d2:	9a01      	ldr	r2, [sp, #4]
 801b1d4:	4b0f      	ldr	r3, [pc, #60]	@ (801b214 <__ulp+0x48>)
 801b1d6:	4013      	ands	r3, r2
 801b1d8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801b1dc:	2b00      	cmp	r3, #0
 801b1de:	dc08      	bgt.n	801b1f2 <__ulp+0x26>
 801b1e0:	425b      	negs	r3, r3
 801b1e2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801b1e6:	ea4f 5223 	mov.w	r2, r3, asr #20
 801b1ea:	da04      	bge.n	801b1f6 <__ulp+0x2a>
 801b1ec:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801b1f0:	4113      	asrs	r3, r2
 801b1f2:	2200      	movs	r2, #0
 801b1f4:	e008      	b.n	801b208 <__ulp+0x3c>
 801b1f6:	f1a2 0314 	sub.w	r3, r2, #20
 801b1fa:	2b1e      	cmp	r3, #30
 801b1fc:	bfda      	itte	le
 801b1fe:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801b202:	40da      	lsrle	r2, r3
 801b204:	2201      	movgt	r2, #1
 801b206:	2300      	movs	r3, #0
 801b208:	4619      	mov	r1, r3
 801b20a:	4610      	mov	r0, r2
 801b20c:	ec41 0b10 	vmov	d0, r0, r1
 801b210:	b002      	add	sp, #8
 801b212:	4770      	bx	lr
 801b214:	7ff00000 	.word	0x7ff00000

0801b218 <__b2d>:
 801b218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b21c:	6906      	ldr	r6, [r0, #16]
 801b21e:	f100 0814 	add.w	r8, r0, #20
 801b222:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801b226:	1f37      	subs	r7, r6, #4
 801b228:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801b22c:	4610      	mov	r0, r2
 801b22e:	f7ff fd53 	bl	801acd8 <__hi0bits>
 801b232:	f1c0 0320 	rsb	r3, r0, #32
 801b236:	280a      	cmp	r0, #10
 801b238:	600b      	str	r3, [r1, #0]
 801b23a:	491b      	ldr	r1, [pc, #108]	@ (801b2a8 <__b2d+0x90>)
 801b23c:	dc15      	bgt.n	801b26a <__b2d+0x52>
 801b23e:	f1c0 0c0b 	rsb	ip, r0, #11
 801b242:	fa22 f30c 	lsr.w	r3, r2, ip
 801b246:	45b8      	cmp	r8, r7
 801b248:	ea43 0501 	orr.w	r5, r3, r1
 801b24c:	bf34      	ite	cc
 801b24e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801b252:	2300      	movcs	r3, #0
 801b254:	3015      	adds	r0, #21
 801b256:	fa02 f000 	lsl.w	r0, r2, r0
 801b25a:	fa23 f30c 	lsr.w	r3, r3, ip
 801b25e:	4303      	orrs	r3, r0
 801b260:	461c      	mov	r4, r3
 801b262:	ec45 4b10 	vmov	d0, r4, r5
 801b266:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b26a:	45b8      	cmp	r8, r7
 801b26c:	bf3a      	itte	cc
 801b26e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801b272:	f1a6 0708 	subcc.w	r7, r6, #8
 801b276:	2300      	movcs	r3, #0
 801b278:	380b      	subs	r0, #11
 801b27a:	d012      	beq.n	801b2a2 <__b2d+0x8a>
 801b27c:	f1c0 0120 	rsb	r1, r0, #32
 801b280:	fa23 f401 	lsr.w	r4, r3, r1
 801b284:	4082      	lsls	r2, r0
 801b286:	4322      	orrs	r2, r4
 801b288:	4547      	cmp	r7, r8
 801b28a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801b28e:	bf8c      	ite	hi
 801b290:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801b294:	2200      	movls	r2, #0
 801b296:	4083      	lsls	r3, r0
 801b298:	40ca      	lsrs	r2, r1
 801b29a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801b29e:	4313      	orrs	r3, r2
 801b2a0:	e7de      	b.n	801b260 <__b2d+0x48>
 801b2a2:	ea42 0501 	orr.w	r5, r2, r1
 801b2a6:	e7db      	b.n	801b260 <__b2d+0x48>
 801b2a8:	3ff00000 	.word	0x3ff00000

0801b2ac <__d2b>:
 801b2ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801b2b0:	460f      	mov	r7, r1
 801b2b2:	2101      	movs	r1, #1
 801b2b4:	ec59 8b10 	vmov	r8, r9, d0
 801b2b8:	4616      	mov	r6, r2
 801b2ba:	f7ff fc1b 	bl	801aaf4 <_Balloc>
 801b2be:	4604      	mov	r4, r0
 801b2c0:	b930      	cbnz	r0, 801b2d0 <__d2b+0x24>
 801b2c2:	4602      	mov	r2, r0
 801b2c4:	4b23      	ldr	r3, [pc, #140]	@ (801b354 <__d2b+0xa8>)
 801b2c6:	4824      	ldr	r0, [pc, #144]	@ (801b358 <__d2b+0xac>)
 801b2c8:	f240 310f 	movw	r1, #783	@ 0x30f
 801b2cc:	f000 fae6 	bl	801b89c <__assert_func>
 801b2d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801b2d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801b2d8:	b10d      	cbz	r5, 801b2de <__d2b+0x32>
 801b2da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801b2de:	9301      	str	r3, [sp, #4]
 801b2e0:	f1b8 0300 	subs.w	r3, r8, #0
 801b2e4:	d023      	beq.n	801b32e <__d2b+0x82>
 801b2e6:	4668      	mov	r0, sp
 801b2e8:	9300      	str	r3, [sp, #0]
 801b2ea:	f7ff fd14 	bl	801ad16 <__lo0bits>
 801b2ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 801b2f2:	b1d0      	cbz	r0, 801b32a <__d2b+0x7e>
 801b2f4:	f1c0 0320 	rsb	r3, r0, #32
 801b2f8:	fa02 f303 	lsl.w	r3, r2, r3
 801b2fc:	430b      	orrs	r3, r1
 801b2fe:	40c2      	lsrs	r2, r0
 801b300:	6163      	str	r3, [r4, #20]
 801b302:	9201      	str	r2, [sp, #4]
 801b304:	9b01      	ldr	r3, [sp, #4]
 801b306:	61a3      	str	r3, [r4, #24]
 801b308:	2b00      	cmp	r3, #0
 801b30a:	bf0c      	ite	eq
 801b30c:	2201      	moveq	r2, #1
 801b30e:	2202      	movne	r2, #2
 801b310:	6122      	str	r2, [r4, #16]
 801b312:	b1a5      	cbz	r5, 801b33e <__d2b+0x92>
 801b314:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801b318:	4405      	add	r5, r0
 801b31a:	603d      	str	r5, [r7, #0]
 801b31c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801b320:	6030      	str	r0, [r6, #0]
 801b322:	4620      	mov	r0, r4
 801b324:	b003      	add	sp, #12
 801b326:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b32a:	6161      	str	r1, [r4, #20]
 801b32c:	e7ea      	b.n	801b304 <__d2b+0x58>
 801b32e:	a801      	add	r0, sp, #4
 801b330:	f7ff fcf1 	bl	801ad16 <__lo0bits>
 801b334:	9b01      	ldr	r3, [sp, #4]
 801b336:	6163      	str	r3, [r4, #20]
 801b338:	3020      	adds	r0, #32
 801b33a:	2201      	movs	r2, #1
 801b33c:	e7e8      	b.n	801b310 <__d2b+0x64>
 801b33e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801b342:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801b346:	6038      	str	r0, [r7, #0]
 801b348:	6918      	ldr	r0, [r3, #16]
 801b34a:	f7ff fcc5 	bl	801acd8 <__hi0bits>
 801b34e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801b352:	e7e5      	b.n	801b320 <__d2b+0x74>
 801b354:	0801d2a2 	.word	0x0801d2a2
 801b358:	0801d313 	.word	0x0801d313

0801b35c <__ratio>:
 801b35c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b360:	b085      	sub	sp, #20
 801b362:	e9cd 1000 	strd	r1, r0, [sp]
 801b366:	a902      	add	r1, sp, #8
 801b368:	f7ff ff56 	bl	801b218 <__b2d>
 801b36c:	9800      	ldr	r0, [sp, #0]
 801b36e:	a903      	add	r1, sp, #12
 801b370:	ec55 4b10 	vmov	r4, r5, d0
 801b374:	f7ff ff50 	bl	801b218 <__b2d>
 801b378:	9b01      	ldr	r3, [sp, #4]
 801b37a:	6919      	ldr	r1, [r3, #16]
 801b37c:	9b00      	ldr	r3, [sp, #0]
 801b37e:	691b      	ldr	r3, [r3, #16]
 801b380:	1ac9      	subs	r1, r1, r3
 801b382:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801b386:	1a9b      	subs	r3, r3, r2
 801b388:	ec5b ab10 	vmov	sl, fp, d0
 801b38c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801b390:	2b00      	cmp	r3, #0
 801b392:	bfce      	itee	gt
 801b394:	462a      	movgt	r2, r5
 801b396:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801b39a:	465a      	movle	r2, fp
 801b39c:	462f      	mov	r7, r5
 801b39e:	46d9      	mov	r9, fp
 801b3a0:	bfcc      	ite	gt
 801b3a2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801b3a6:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801b3aa:	464b      	mov	r3, r9
 801b3ac:	4652      	mov	r2, sl
 801b3ae:	4620      	mov	r0, r4
 801b3b0:	4639      	mov	r1, r7
 801b3b2:	f7e5 fa5b 	bl	800086c <__aeabi_ddiv>
 801b3b6:	ec41 0b10 	vmov	d0, r0, r1
 801b3ba:	b005      	add	sp, #20
 801b3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801b3c0 <__copybits>:
 801b3c0:	3901      	subs	r1, #1
 801b3c2:	b570      	push	{r4, r5, r6, lr}
 801b3c4:	1149      	asrs	r1, r1, #5
 801b3c6:	6914      	ldr	r4, [r2, #16]
 801b3c8:	3101      	adds	r1, #1
 801b3ca:	f102 0314 	add.w	r3, r2, #20
 801b3ce:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801b3d2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801b3d6:	1f05      	subs	r5, r0, #4
 801b3d8:	42a3      	cmp	r3, r4
 801b3da:	d30c      	bcc.n	801b3f6 <__copybits+0x36>
 801b3dc:	1aa3      	subs	r3, r4, r2
 801b3de:	3b11      	subs	r3, #17
 801b3e0:	f023 0303 	bic.w	r3, r3, #3
 801b3e4:	3211      	adds	r2, #17
 801b3e6:	42a2      	cmp	r2, r4
 801b3e8:	bf88      	it	hi
 801b3ea:	2300      	movhi	r3, #0
 801b3ec:	4418      	add	r0, r3
 801b3ee:	2300      	movs	r3, #0
 801b3f0:	4288      	cmp	r0, r1
 801b3f2:	d305      	bcc.n	801b400 <__copybits+0x40>
 801b3f4:	bd70      	pop	{r4, r5, r6, pc}
 801b3f6:	f853 6b04 	ldr.w	r6, [r3], #4
 801b3fa:	f845 6f04 	str.w	r6, [r5, #4]!
 801b3fe:	e7eb      	b.n	801b3d8 <__copybits+0x18>
 801b400:	f840 3b04 	str.w	r3, [r0], #4
 801b404:	e7f4      	b.n	801b3f0 <__copybits+0x30>

0801b406 <__any_on>:
 801b406:	f100 0214 	add.w	r2, r0, #20
 801b40a:	6900      	ldr	r0, [r0, #16]
 801b40c:	114b      	asrs	r3, r1, #5
 801b40e:	4298      	cmp	r0, r3
 801b410:	b510      	push	{r4, lr}
 801b412:	db11      	blt.n	801b438 <__any_on+0x32>
 801b414:	dd0a      	ble.n	801b42c <__any_on+0x26>
 801b416:	f011 011f 	ands.w	r1, r1, #31
 801b41a:	d007      	beq.n	801b42c <__any_on+0x26>
 801b41c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801b420:	fa24 f001 	lsr.w	r0, r4, r1
 801b424:	fa00 f101 	lsl.w	r1, r0, r1
 801b428:	428c      	cmp	r4, r1
 801b42a:	d10b      	bne.n	801b444 <__any_on+0x3e>
 801b42c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801b430:	4293      	cmp	r3, r2
 801b432:	d803      	bhi.n	801b43c <__any_on+0x36>
 801b434:	2000      	movs	r0, #0
 801b436:	bd10      	pop	{r4, pc}
 801b438:	4603      	mov	r3, r0
 801b43a:	e7f7      	b.n	801b42c <__any_on+0x26>
 801b43c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801b440:	2900      	cmp	r1, #0
 801b442:	d0f5      	beq.n	801b430 <__any_on+0x2a>
 801b444:	2001      	movs	r0, #1
 801b446:	e7f6      	b.n	801b436 <__any_on+0x30>

0801b448 <__ascii_wctomb>:
 801b448:	4603      	mov	r3, r0
 801b44a:	4608      	mov	r0, r1
 801b44c:	b141      	cbz	r1, 801b460 <__ascii_wctomb+0x18>
 801b44e:	2aff      	cmp	r2, #255	@ 0xff
 801b450:	d904      	bls.n	801b45c <__ascii_wctomb+0x14>
 801b452:	228a      	movs	r2, #138	@ 0x8a
 801b454:	601a      	str	r2, [r3, #0]
 801b456:	f04f 30ff 	mov.w	r0, #4294967295
 801b45a:	4770      	bx	lr
 801b45c:	700a      	strb	r2, [r1, #0]
 801b45e:	2001      	movs	r0, #1
 801b460:	4770      	bx	lr

0801b462 <__ssputs_r>:
 801b462:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b466:	688e      	ldr	r6, [r1, #8]
 801b468:	461f      	mov	r7, r3
 801b46a:	42be      	cmp	r6, r7
 801b46c:	680b      	ldr	r3, [r1, #0]
 801b46e:	4682      	mov	sl, r0
 801b470:	460c      	mov	r4, r1
 801b472:	4690      	mov	r8, r2
 801b474:	d82d      	bhi.n	801b4d2 <__ssputs_r+0x70>
 801b476:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b47a:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b47e:	d026      	beq.n	801b4ce <__ssputs_r+0x6c>
 801b480:	6965      	ldr	r5, [r4, #20]
 801b482:	6909      	ldr	r1, [r1, #16]
 801b484:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b488:	eba3 0901 	sub.w	r9, r3, r1
 801b48c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b490:	1c7b      	adds	r3, r7, #1
 801b492:	444b      	add	r3, r9
 801b494:	106d      	asrs	r5, r5, #1
 801b496:	429d      	cmp	r5, r3
 801b498:	bf38      	it	cc
 801b49a:	461d      	movcc	r5, r3
 801b49c:	0553      	lsls	r3, r2, #21
 801b49e:	d527      	bpl.n	801b4f0 <__ssputs_r+0x8e>
 801b4a0:	4629      	mov	r1, r5
 801b4a2:	f7fc fb11 	bl	8017ac8 <_malloc_r>
 801b4a6:	4606      	mov	r6, r0
 801b4a8:	b360      	cbz	r0, 801b504 <__ssputs_r+0xa2>
 801b4aa:	6921      	ldr	r1, [r4, #16]
 801b4ac:	464a      	mov	r2, r9
 801b4ae:	f7fe f914 	bl	80196da <memcpy>
 801b4b2:	89a3      	ldrh	r3, [r4, #12]
 801b4b4:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b4b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b4bc:	81a3      	strh	r3, [r4, #12]
 801b4be:	6126      	str	r6, [r4, #16]
 801b4c0:	6165      	str	r5, [r4, #20]
 801b4c2:	444e      	add	r6, r9
 801b4c4:	eba5 0509 	sub.w	r5, r5, r9
 801b4c8:	6026      	str	r6, [r4, #0]
 801b4ca:	60a5      	str	r5, [r4, #8]
 801b4cc:	463e      	mov	r6, r7
 801b4ce:	42be      	cmp	r6, r7
 801b4d0:	d900      	bls.n	801b4d4 <__ssputs_r+0x72>
 801b4d2:	463e      	mov	r6, r7
 801b4d4:	6820      	ldr	r0, [r4, #0]
 801b4d6:	4632      	mov	r2, r6
 801b4d8:	4641      	mov	r1, r8
 801b4da:	f000 f9c5 	bl	801b868 <memmove>
 801b4de:	68a3      	ldr	r3, [r4, #8]
 801b4e0:	1b9b      	subs	r3, r3, r6
 801b4e2:	60a3      	str	r3, [r4, #8]
 801b4e4:	6823      	ldr	r3, [r4, #0]
 801b4e6:	4433      	add	r3, r6
 801b4e8:	6023      	str	r3, [r4, #0]
 801b4ea:	2000      	movs	r0, #0
 801b4ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b4f0:	462a      	mov	r2, r5
 801b4f2:	f000 fa05 	bl	801b900 <_realloc_r>
 801b4f6:	4606      	mov	r6, r0
 801b4f8:	2800      	cmp	r0, #0
 801b4fa:	d1e0      	bne.n	801b4be <__ssputs_r+0x5c>
 801b4fc:	6921      	ldr	r1, [r4, #16]
 801b4fe:	4650      	mov	r0, sl
 801b500:	f7fe ff62 	bl	801a3c8 <_free_r>
 801b504:	230c      	movs	r3, #12
 801b506:	f8ca 3000 	str.w	r3, [sl]
 801b50a:	89a3      	ldrh	r3, [r4, #12]
 801b50c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b510:	81a3      	strh	r3, [r4, #12]
 801b512:	f04f 30ff 	mov.w	r0, #4294967295
 801b516:	e7e9      	b.n	801b4ec <__ssputs_r+0x8a>

0801b518 <_svfiprintf_r>:
 801b518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b51c:	4698      	mov	r8, r3
 801b51e:	898b      	ldrh	r3, [r1, #12]
 801b520:	061b      	lsls	r3, r3, #24
 801b522:	b09d      	sub	sp, #116	@ 0x74
 801b524:	4607      	mov	r7, r0
 801b526:	460d      	mov	r5, r1
 801b528:	4614      	mov	r4, r2
 801b52a:	d510      	bpl.n	801b54e <_svfiprintf_r+0x36>
 801b52c:	690b      	ldr	r3, [r1, #16]
 801b52e:	b973      	cbnz	r3, 801b54e <_svfiprintf_r+0x36>
 801b530:	2140      	movs	r1, #64	@ 0x40
 801b532:	f7fc fac9 	bl	8017ac8 <_malloc_r>
 801b536:	6028      	str	r0, [r5, #0]
 801b538:	6128      	str	r0, [r5, #16]
 801b53a:	b930      	cbnz	r0, 801b54a <_svfiprintf_r+0x32>
 801b53c:	230c      	movs	r3, #12
 801b53e:	603b      	str	r3, [r7, #0]
 801b540:	f04f 30ff 	mov.w	r0, #4294967295
 801b544:	b01d      	add	sp, #116	@ 0x74
 801b546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b54a:	2340      	movs	r3, #64	@ 0x40
 801b54c:	616b      	str	r3, [r5, #20]
 801b54e:	2300      	movs	r3, #0
 801b550:	9309      	str	r3, [sp, #36]	@ 0x24
 801b552:	2320      	movs	r3, #32
 801b554:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b558:	f8cd 800c 	str.w	r8, [sp, #12]
 801b55c:	2330      	movs	r3, #48	@ 0x30
 801b55e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b6fc <_svfiprintf_r+0x1e4>
 801b562:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b566:	f04f 0901 	mov.w	r9, #1
 801b56a:	4623      	mov	r3, r4
 801b56c:	469a      	mov	sl, r3
 801b56e:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b572:	b10a      	cbz	r2, 801b578 <_svfiprintf_r+0x60>
 801b574:	2a25      	cmp	r2, #37	@ 0x25
 801b576:	d1f9      	bne.n	801b56c <_svfiprintf_r+0x54>
 801b578:	ebba 0b04 	subs.w	fp, sl, r4
 801b57c:	d00b      	beq.n	801b596 <_svfiprintf_r+0x7e>
 801b57e:	465b      	mov	r3, fp
 801b580:	4622      	mov	r2, r4
 801b582:	4629      	mov	r1, r5
 801b584:	4638      	mov	r0, r7
 801b586:	f7ff ff6c 	bl	801b462 <__ssputs_r>
 801b58a:	3001      	adds	r0, #1
 801b58c:	f000 80a7 	beq.w	801b6de <_svfiprintf_r+0x1c6>
 801b590:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b592:	445a      	add	r2, fp
 801b594:	9209      	str	r2, [sp, #36]	@ 0x24
 801b596:	f89a 3000 	ldrb.w	r3, [sl]
 801b59a:	2b00      	cmp	r3, #0
 801b59c:	f000 809f 	beq.w	801b6de <_svfiprintf_r+0x1c6>
 801b5a0:	2300      	movs	r3, #0
 801b5a2:	f04f 32ff 	mov.w	r2, #4294967295
 801b5a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b5aa:	f10a 0a01 	add.w	sl, sl, #1
 801b5ae:	9304      	str	r3, [sp, #16]
 801b5b0:	9307      	str	r3, [sp, #28]
 801b5b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b5b6:	931a      	str	r3, [sp, #104]	@ 0x68
 801b5b8:	4654      	mov	r4, sl
 801b5ba:	2205      	movs	r2, #5
 801b5bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b5c0:	484e      	ldr	r0, [pc, #312]	@ (801b6fc <_svfiprintf_r+0x1e4>)
 801b5c2:	f7e4 fe15 	bl	80001f0 <memchr>
 801b5c6:	9a04      	ldr	r2, [sp, #16]
 801b5c8:	b9d8      	cbnz	r0, 801b602 <_svfiprintf_r+0xea>
 801b5ca:	06d0      	lsls	r0, r2, #27
 801b5cc:	bf44      	itt	mi
 801b5ce:	2320      	movmi	r3, #32
 801b5d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b5d4:	0711      	lsls	r1, r2, #28
 801b5d6:	bf44      	itt	mi
 801b5d8:	232b      	movmi	r3, #43	@ 0x2b
 801b5da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b5de:	f89a 3000 	ldrb.w	r3, [sl]
 801b5e2:	2b2a      	cmp	r3, #42	@ 0x2a
 801b5e4:	d015      	beq.n	801b612 <_svfiprintf_r+0xfa>
 801b5e6:	9a07      	ldr	r2, [sp, #28]
 801b5e8:	4654      	mov	r4, sl
 801b5ea:	2000      	movs	r0, #0
 801b5ec:	f04f 0c0a 	mov.w	ip, #10
 801b5f0:	4621      	mov	r1, r4
 801b5f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b5f6:	3b30      	subs	r3, #48	@ 0x30
 801b5f8:	2b09      	cmp	r3, #9
 801b5fa:	d94b      	bls.n	801b694 <_svfiprintf_r+0x17c>
 801b5fc:	b1b0      	cbz	r0, 801b62c <_svfiprintf_r+0x114>
 801b5fe:	9207      	str	r2, [sp, #28]
 801b600:	e014      	b.n	801b62c <_svfiprintf_r+0x114>
 801b602:	eba0 0308 	sub.w	r3, r0, r8
 801b606:	fa09 f303 	lsl.w	r3, r9, r3
 801b60a:	4313      	orrs	r3, r2
 801b60c:	9304      	str	r3, [sp, #16]
 801b60e:	46a2      	mov	sl, r4
 801b610:	e7d2      	b.n	801b5b8 <_svfiprintf_r+0xa0>
 801b612:	9b03      	ldr	r3, [sp, #12]
 801b614:	1d19      	adds	r1, r3, #4
 801b616:	681b      	ldr	r3, [r3, #0]
 801b618:	9103      	str	r1, [sp, #12]
 801b61a:	2b00      	cmp	r3, #0
 801b61c:	bfbb      	ittet	lt
 801b61e:	425b      	neglt	r3, r3
 801b620:	f042 0202 	orrlt.w	r2, r2, #2
 801b624:	9307      	strge	r3, [sp, #28]
 801b626:	9307      	strlt	r3, [sp, #28]
 801b628:	bfb8      	it	lt
 801b62a:	9204      	strlt	r2, [sp, #16]
 801b62c:	7823      	ldrb	r3, [r4, #0]
 801b62e:	2b2e      	cmp	r3, #46	@ 0x2e
 801b630:	d10a      	bne.n	801b648 <_svfiprintf_r+0x130>
 801b632:	7863      	ldrb	r3, [r4, #1]
 801b634:	2b2a      	cmp	r3, #42	@ 0x2a
 801b636:	d132      	bne.n	801b69e <_svfiprintf_r+0x186>
 801b638:	9b03      	ldr	r3, [sp, #12]
 801b63a:	1d1a      	adds	r2, r3, #4
 801b63c:	681b      	ldr	r3, [r3, #0]
 801b63e:	9203      	str	r2, [sp, #12]
 801b640:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b644:	3402      	adds	r4, #2
 801b646:	9305      	str	r3, [sp, #20]
 801b648:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b70c <_svfiprintf_r+0x1f4>
 801b64c:	7821      	ldrb	r1, [r4, #0]
 801b64e:	2203      	movs	r2, #3
 801b650:	4650      	mov	r0, sl
 801b652:	f7e4 fdcd 	bl	80001f0 <memchr>
 801b656:	b138      	cbz	r0, 801b668 <_svfiprintf_r+0x150>
 801b658:	9b04      	ldr	r3, [sp, #16]
 801b65a:	eba0 000a 	sub.w	r0, r0, sl
 801b65e:	2240      	movs	r2, #64	@ 0x40
 801b660:	4082      	lsls	r2, r0
 801b662:	4313      	orrs	r3, r2
 801b664:	3401      	adds	r4, #1
 801b666:	9304      	str	r3, [sp, #16]
 801b668:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b66c:	4824      	ldr	r0, [pc, #144]	@ (801b700 <_svfiprintf_r+0x1e8>)
 801b66e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b672:	2206      	movs	r2, #6
 801b674:	f7e4 fdbc 	bl	80001f0 <memchr>
 801b678:	2800      	cmp	r0, #0
 801b67a:	d036      	beq.n	801b6ea <_svfiprintf_r+0x1d2>
 801b67c:	4b21      	ldr	r3, [pc, #132]	@ (801b704 <_svfiprintf_r+0x1ec>)
 801b67e:	bb1b      	cbnz	r3, 801b6c8 <_svfiprintf_r+0x1b0>
 801b680:	9b03      	ldr	r3, [sp, #12]
 801b682:	3307      	adds	r3, #7
 801b684:	f023 0307 	bic.w	r3, r3, #7
 801b688:	3308      	adds	r3, #8
 801b68a:	9303      	str	r3, [sp, #12]
 801b68c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b68e:	4433      	add	r3, r6
 801b690:	9309      	str	r3, [sp, #36]	@ 0x24
 801b692:	e76a      	b.n	801b56a <_svfiprintf_r+0x52>
 801b694:	fb0c 3202 	mla	r2, ip, r2, r3
 801b698:	460c      	mov	r4, r1
 801b69a:	2001      	movs	r0, #1
 801b69c:	e7a8      	b.n	801b5f0 <_svfiprintf_r+0xd8>
 801b69e:	2300      	movs	r3, #0
 801b6a0:	3401      	adds	r4, #1
 801b6a2:	9305      	str	r3, [sp, #20]
 801b6a4:	4619      	mov	r1, r3
 801b6a6:	f04f 0c0a 	mov.w	ip, #10
 801b6aa:	4620      	mov	r0, r4
 801b6ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b6b0:	3a30      	subs	r2, #48	@ 0x30
 801b6b2:	2a09      	cmp	r2, #9
 801b6b4:	d903      	bls.n	801b6be <_svfiprintf_r+0x1a6>
 801b6b6:	2b00      	cmp	r3, #0
 801b6b8:	d0c6      	beq.n	801b648 <_svfiprintf_r+0x130>
 801b6ba:	9105      	str	r1, [sp, #20]
 801b6bc:	e7c4      	b.n	801b648 <_svfiprintf_r+0x130>
 801b6be:	fb0c 2101 	mla	r1, ip, r1, r2
 801b6c2:	4604      	mov	r4, r0
 801b6c4:	2301      	movs	r3, #1
 801b6c6:	e7f0      	b.n	801b6aa <_svfiprintf_r+0x192>
 801b6c8:	ab03      	add	r3, sp, #12
 801b6ca:	9300      	str	r3, [sp, #0]
 801b6cc:	462a      	mov	r2, r5
 801b6ce:	4b0e      	ldr	r3, [pc, #56]	@ (801b708 <_svfiprintf_r+0x1f0>)
 801b6d0:	a904      	add	r1, sp, #16
 801b6d2:	4638      	mov	r0, r7
 801b6d4:	f7fd fa10 	bl	8018af8 <_printf_float>
 801b6d8:	1c42      	adds	r2, r0, #1
 801b6da:	4606      	mov	r6, r0
 801b6dc:	d1d6      	bne.n	801b68c <_svfiprintf_r+0x174>
 801b6de:	89ab      	ldrh	r3, [r5, #12]
 801b6e0:	065b      	lsls	r3, r3, #25
 801b6e2:	f53f af2d 	bmi.w	801b540 <_svfiprintf_r+0x28>
 801b6e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b6e8:	e72c      	b.n	801b544 <_svfiprintf_r+0x2c>
 801b6ea:	ab03      	add	r3, sp, #12
 801b6ec:	9300      	str	r3, [sp, #0]
 801b6ee:	462a      	mov	r2, r5
 801b6f0:	4b05      	ldr	r3, [pc, #20]	@ (801b708 <_svfiprintf_r+0x1f0>)
 801b6f2:	a904      	add	r1, sp, #16
 801b6f4:	4638      	mov	r0, r7
 801b6f6:	f7fd fc97 	bl	8019028 <_printf_i>
 801b6fa:	e7ed      	b.n	801b6d8 <_svfiprintf_r+0x1c0>
 801b6fc:	0801d36c 	.word	0x0801d36c
 801b700:	0801d376 	.word	0x0801d376
 801b704:	08018af9 	.word	0x08018af9
 801b708:	0801b463 	.word	0x0801b463
 801b70c:	0801d372 	.word	0x0801d372

0801b710 <__sflush_r>:
 801b710:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b714:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b718:	0716      	lsls	r6, r2, #28
 801b71a:	4605      	mov	r5, r0
 801b71c:	460c      	mov	r4, r1
 801b71e:	d454      	bmi.n	801b7ca <__sflush_r+0xba>
 801b720:	684b      	ldr	r3, [r1, #4]
 801b722:	2b00      	cmp	r3, #0
 801b724:	dc02      	bgt.n	801b72c <__sflush_r+0x1c>
 801b726:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b728:	2b00      	cmp	r3, #0
 801b72a:	dd48      	ble.n	801b7be <__sflush_r+0xae>
 801b72c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b72e:	2e00      	cmp	r6, #0
 801b730:	d045      	beq.n	801b7be <__sflush_r+0xae>
 801b732:	2300      	movs	r3, #0
 801b734:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b738:	682f      	ldr	r7, [r5, #0]
 801b73a:	6a21      	ldr	r1, [r4, #32]
 801b73c:	602b      	str	r3, [r5, #0]
 801b73e:	d030      	beq.n	801b7a2 <__sflush_r+0x92>
 801b740:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b742:	89a3      	ldrh	r3, [r4, #12]
 801b744:	0759      	lsls	r1, r3, #29
 801b746:	d505      	bpl.n	801b754 <__sflush_r+0x44>
 801b748:	6863      	ldr	r3, [r4, #4]
 801b74a:	1ad2      	subs	r2, r2, r3
 801b74c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b74e:	b10b      	cbz	r3, 801b754 <__sflush_r+0x44>
 801b750:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b752:	1ad2      	subs	r2, r2, r3
 801b754:	2300      	movs	r3, #0
 801b756:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b758:	6a21      	ldr	r1, [r4, #32]
 801b75a:	4628      	mov	r0, r5
 801b75c:	47b0      	blx	r6
 801b75e:	1c43      	adds	r3, r0, #1
 801b760:	89a3      	ldrh	r3, [r4, #12]
 801b762:	d106      	bne.n	801b772 <__sflush_r+0x62>
 801b764:	6829      	ldr	r1, [r5, #0]
 801b766:	291d      	cmp	r1, #29
 801b768:	d82b      	bhi.n	801b7c2 <__sflush_r+0xb2>
 801b76a:	4a2a      	ldr	r2, [pc, #168]	@ (801b814 <__sflush_r+0x104>)
 801b76c:	40ca      	lsrs	r2, r1
 801b76e:	07d6      	lsls	r6, r2, #31
 801b770:	d527      	bpl.n	801b7c2 <__sflush_r+0xb2>
 801b772:	2200      	movs	r2, #0
 801b774:	6062      	str	r2, [r4, #4]
 801b776:	04d9      	lsls	r1, r3, #19
 801b778:	6922      	ldr	r2, [r4, #16]
 801b77a:	6022      	str	r2, [r4, #0]
 801b77c:	d504      	bpl.n	801b788 <__sflush_r+0x78>
 801b77e:	1c42      	adds	r2, r0, #1
 801b780:	d101      	bne.n	801b786 <__sflush_r+0x76>
 801b782:	682b      	ldr	r3, [r5, #0]
 801b784:	b903      	cbnz	r3, 801b788 <__sflush_r+0x78>
 801b786:	6560      	str	r0, [r4, #84]	@ 0x54
 801b788:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b78a:	602f      	str	r7, [r5, #0]
 801b78c:	b1b9      	cbz	r1, 801b7be <__sflush_r+0xae>
 801b78e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b792:	4299      	cmp	r1, r3
 801b794:	d002      	beq.n	801b79c <__sflush_r+0x8c>
 801b796:	4628      	mov	r0, r5
 801b798:	f7fe fe16 	bl	801a3c8 <_free_r>
 801b79c:	2300      	movs	r3, #0
 801b79e:	6363      	str	r3, [r4, #52]	@ 0x34
 801b7a0:	e00d      	b.n	801b7be <__sflush_r+0xae>
 801b7a2:	2301      	movs	r3, #1
 801b7a4:	4628      	mov	r0, r5
 801b7a6:	47b0      	blx	r6
 801b7a8:	4602      	mov	r2, r0
 801b7aa:	1c50      	adds	r0, r2, #1
 801b7ac:	d1c9      	bne.n	801b742 <__sflush_r+0x32>
 801b7ae:	682b      	ldr	r3, [r5, #0]
 801b7b0:	2b00      	cmp	r3, #0
 801b7b2:	d0c6      	beq.n	801b742 <__sflush_r+0x32>
 801b7b4:	2b1d      	cmp	r3, #29
 801b7b6:	d001      	beq.n	801b7bc <__sflush_r+0xac>
 801b7b8:	2b16      	cmp	r3, #22
 801b7ba:	d11e      	bne.n	801b7fa <__sflush_r+0xea>
 801b7bc:	602f      	str	r7, [r5, #0]
 801b7be:	2000      	movs	r0, #0
 801b7c0:	e022      	b.n	801b808 <__sflush_r+0xf8>
 801b7c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b7c6:	b21b      	sxth	r3, r3
 801b7c8:	e01b      	b.n	801b802 <__sflush_r+0xf2>
 801b7ca:	690f      	ldr	r7, [r1, #16]
 801b7cc:	2f00      	cmp	r7, #0
 801b7ce:	d0f6      	beq.n	801b7be <__sflush_r+0xae>
 801b7d0:	0793      	lsls	r3, r2, #30
 801b7d2:	680e      	ldr	r6, [r1, #0]
 801b7d4:	bf08      	it	eq
 801b7d6:	694b      	ldreq	r3, [r1, #20]
 801b7d8:	600f      	str	r7, [r1, #0]
 801b7da:	bf18      	it	ne
 801b7dc:	2300      	movne	r3, #0
 801b7de:	eba6 0807 	sub.w	r8, r6, r7
 801b7e2:	608b      	str	r3, [r1, #8]
 801b7e4:	f1b8 0f00 	cmp.w	r8, #0
 801b7e8:	dde9      	ble.n	801b7be <__sflush_r+0xae>
 801b7ea:	6a21      	ldr	r1, [r4, #32]
 801b7ec:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b7ee:	4643      	mov	r3, r8
 801b7f0:	463a      	mov	r2, r7
 801b7f2:	4628      	mov	r0, r5
 801b7f4:	47b0      	blx	r6
 801b7f6:	2800      	cmp	r0, #0
 801b7f8:	dc08      	bgt.n	801b80c <__sflush_r+0xfc>
 801b7fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b7fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b802:	81a3      	strh	r3, [r4, #12]
 801b804:	f04f 30ff 	mov.w	r0, #4294967295
 801b808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b80c:	4407      	add	r7, r0
 801b80e:	eba8 0800 	sub.w	r8, r8, r0
 801b812:	e7e7      	b.n	801b7e4 <__sflush_r+0xd4>
 801b814:	20400001 	.word	0x20400001

0801b818 <_fflush_r>:
 801b818:	b538      	push	{r3, r4, r5, lr}
 801b81a:	690b      	ldr	r3, [r1, #16]
 801b81c:	4605      	mov	r5, r0
 801b81e:	460c      	mov	r4, r1
 801b820:	b913      	cbnz	r3, 801b828 <_fflush_r+0x10>
 801b822:	2500      	movs	r5, #0
 801b824:	4628      	mov	r0, r5
 801b826:	bd38      	pop	{r3, r4, r5, pc}
 801b828:	b118      	cbz	r0, 801b832 <_fflush_r+0x1a>
 801b82a:	6a03      	ldr	r3, [r0, #32]
 801b82c:	b90b      	cbnz	r3, 801b832 <_fflush_r+0x1a>
 801b82e:	f7fd fda5 	bl	801937c <__sinit>
 801b832:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b836:	2b00      	cmp	r3, #0
 801b838:	d0f3      	beq.n	801b822 <_fflush_r+0xa>
 801b83a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b83c:	07d0      	lsls	r0, r2, #31
 801b83e:	d404      	bmi.n	801b84a <_fflush_r+0x32>
 801b840:	0599      	lsls	r1, r3, #22
 801b842:	d402      	bmi.n	801b84a <_fflush_r+0x32>
 801b844:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b846:	f7fd ff46 	bl	80196d6 <__retarget_lock_acquire_recursive>
 801b84a:	4628      	mov	r0, r5
 801b84c:	4621      	mov	r1, r4
 801b84e:	f7ff ff5f 	bl	801b710 <__sflush_r>
 801b852:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b854:	07da      	lsls	r2, r3, #31
 801b856:	4605      	mov	r5, r0
 801b858:	d4e4      	bmi.n	801b824 <_fflush_r+0xc>
 801b85a:	89a3      	ldrh	r3, [r4, #12]
 801b85c:	059b      	lsls	r3, r3, #22
 801b85e:	d4e1      	bmi.n	801b824 <_fflush_r+0xc>
 801b860:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b862:	f7fd ff39 	bl	80196d8 <__retarget_lock_release_recursive>
 801b866:	e7dd      	b.n	801b824 <_fflush_r+0xc>

0801b868 <memmove>:
 801b868:	4288      	cmp	r0, r1
 801b86a:	b510      	push	{r4, lr}
 801b86c:	eb01 0402 	add.w	r4, r1, r2
 801b870:	d902      	bls.n	801b878 <memmove+0x10>
 801b872:	4284      	cmp	r4, r0
 801b874:	4623      	mov	r3, r4
 801b876:	d807      	bhi.n	801b888 <memmove+0x20>
 801b878:	1e43      	subs	r3, r0, #1
 801b87a:	42a1      	cmp	r1, r4
 801b87c:	d008      	beq.n	801b890 <memmove+0x28>
 801b87e:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b882:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b886:	e7f8      	b.n	801b87a <memmove+0x12>
 801b888:	4402      	add	r2, r0
 801b88a:	4601      	mov	r1, r0
 801b88c:	428a      	cmp	r2, r1
 801b88e:	d100      	bne.n	801b892 <memmove+0x2a>
 801b890:	bd10      	pop	{r4, pc}
 801b892:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b896:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b89a:	e7f7      	b.n	801b88c <memmove+0x24>

0801b89c <__assert_func>:
 801b89c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801b89e:	4614      	mov	r4, r2
 801b8a0:	461a      	mov	r2, r3
 801b8a2:	4b09      	ldr	r3, [pc, #36]	@ (801b8c8 <__assert_func+0x2c>)
 801b8a4:	681b      	ldr	r3, [r3, #0]
 801b8a6:	4605      	mov	r5, r0
 801b8a8:	68d8      	ldr	r0, [r3, #12]
 801b8aa:	b14c      	cbz	r4, 801b8c0 <__assert_func+0x24>
 801b8ac:	4b07      	ldr	r3, [pc, #28]	@ (801b8cc <__assert_func+0x30>)
 801b8ae:	9100      	str	r1, [sp, #0]
 801b8b0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801b8b4:	4906      	ldr	r1, [pc, #24]	@ (801b8d0 <__assert_func+0x34>)
 801b8b6:	462b      	mov	r3, r5
 801b8b8:	f000 f850 	bl	801b95c <fiprintf>
 801b8bc:	f000 f860 	bl	801b980 <abort>
 801b8c0:	4b04      	ldr	r3, [pc, #16]	@ (801b8d4 <__assert_func+0x38>)
 801b8c2:	461c      	mov	r4, r3
 801b8c4:	e7f3      	b.n	801b8ae <__assert_func+0x12>
 801b8c6:	bf00      	nop
 801b8c8:	20000434 	.word	0x20000434
 801b8cc:	0801d37d 	.word	0x0801d37d
 801b8d0:	0801d38a 	.word	0x0801d38a
 801b8d4:	0801d3b8 	.word	0x0801d3b8

0801b8d8 <_calloc_r>:
 801b8d8:	b570      	push	{r4, r5, r6, lr}
 801b8da:	fba1 5402 	umull	r5, r4, r1, r2
 801b8de:	b934      	cbnz	r4, 801b8ee <_calloc_r+0x16>
 801b8e0:	4629      	mov	r1, r5
 801b8e2:	f7fc f8f1 	bl	8017ac8 <_malloc_r>
 801b8e6:	4606      	mov	r6, r0
 801b8e8:	b928      	cbnz	r0, 801b8f6 <_calloc_r+0x1e>
 801b8ea:	4630      	mov	r0, r6
 801b8ec:	bd70      	pop	{r4, r5, r6, pc}
 801b8ee:	220c      	movs	r2, #12
 801b8f0:	6002      	str	r2, [r0, #0]
 801b8f2:	2600      	movs	r6, #0
 801b8f4:	e7f9      	b.n	801b8ea <_calloc_r+0x12>
 801b8f6:	462a      	mov	r2, r5
 801b8f8:	4621      	mov	r1, r4
 801b8fa:	f7fd fe10 	bl	801951e <memset>
 801b8fe:	e7f4      	b.n	801b8ea <_calloc_r+0x12>

0801b900 <_realloc_r>:
 801b900:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b904:	4607      	mov	r7, r0
 801b906:	4614      	mov	r4, r2
 801b908:	460d      	mov	r5, r1
 801b90a:	b921      	cbnz	r1, 801b916 <_realloc_r+0x16>
 801b90c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b910:	4611      	mov	r1, r2
 801b912:	f7fc b8d9 	b.w	8017ac8 <_malloc_r>
 801b916:	b92a      	cbnz	r2, 801b924 <_realloc_r+0x24>
 801b918:	f7fe fd56 	bl	801a3c8 <_free_r>
 801b91c:	4625      	mov	r5, r4
 801b91e:	4628      	mov	r0, r5
 801b920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b924:	f000 f833 	bl	801b98e <_malloc_usable_size_r>
 801b928:	4284      	cmp	r4, r0
 801b92a:	4606      	mov	r6, r0
 801b92c:	d802      	bhi.n	801b934 <_realloc_r+0x34>
 801b92e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801b932:	d8f4      	bhi.n	801b91e <_realloc_r+0x1e>
 801b934:	4621      	mov	r1, r4
 801b936:	4638      	mov	r0, r7
 801b938:	f7fc f8c6 	bl	8017ac8 <_malloc_r>
 801b93c:	4680      	mov	r8, r0
 801b93e:	b908      	cbnz	r0, 801b944 <_realloc_r+0x44>
 801b940:	4645      	mov	r5, r8
 801b942:	e7ec      	b.n	801b91e <_realloc_r+0x1e>
 801b944:	42b4      	cmp	r4, r6
 801b946:	4622      	mov	r2, r4
 801b948:	4629      	mov	r1, r5
 801b94a:	bf28      	it	cs
 801b94c:	4632      	movcs	r2, r6
 801b94e:	f7fd fec4 	bl	80196da <memcpy>
 801b952:	4629      	mov	r1, r5
 801b954:	4638      	mov	r0, r7
 801b956:	f7fe fd37 	bl	801a3c8 <_free_r>
 801b95a:	e7f1      	b.n	801b940 <_realloc_r+0x40>

0801b95c <fiprintf>:
 801b95c:	b40e      	push	{r1, r2, r3}
 801b95e:	b503      	push	{r0, r1, lr}
 801b960:	4601      	mov	r1, r0
 801b962:	ab03      	add	r3, sp, #12
 801b964:	4805      	ldr	r0, [pc, #20]	@ (801b97c <fiprintf+0x20>)
 801b966:	f853 2b04 	ldr.w	r2, [r3], #4
 801b96a:	6800      	ldr	r0, [r0, #0]
 801b96c:	9301      	str	r3, [sp, #4]
 801b96e:	f000 f83f 	bl	801b9f0 <_vfiprintf_r>
 801b972:	b002      	add	sp, #8
 801b974:	f85d eb04 	ldr.w	lr, [sp], #4
 801b978:	b003      	add	sp, #12
 801b97a:	4770      	bx	lr
 801b97c:	20000434 	.word	0x20000434

0801b980 <abort>:
 801b980:	b508      	push	{r3, lr}
 801b982:	2006      	movs	r0, #6
 801b984:	f000 fa08 	bl	801bd98 <raise>
 801b988:	2001      	movs	r0, #1
 801b98a:	f7eb fd17 	bl	80073bc <_exit>

0801b98e <_malloc_usable_size_r>:
 801b98e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801b992:	1f18      	subs	r0, r3, #4
 801b994:	2b00      	cmp	r3, #0
 801b996:	bfbc      	itt	lt
 801b998:	580b      	ldrlt	r3, [r1, r0]
 801b99a:	18c0      	addlt	r0, r0, r3
 801b99c:	4770      	bx	lr

0801b99e <__sfputc_r>:
 801b99e:	6893      	ldr	r3, [r2, #8]
 801b9a0:	3b01      	subs	r3, #1
 801b9a2:	2b00      	cmp	r3, #0
 801b9a4:	b410      	push	{r4}
 801b9a6:	6093      	str	r3, [r2, #8]
 801b9a8:	da08      	bge.n	801b9bc <__sfputc_r+0x1e>
 801b9aa:	6994      	ldr	r4, [r2, #24]
 801b9ac:	42a3      	cmp	r3, r4
 801b9ae:	db01      	blt.n	801b9b4 <__sfputc_r+0x16>
 801b9b0:	290a      	cmp	r1, #10
 801b9b2:	d103      	bne.n	801b9bc <__sfputc_r+0x1e>
 801b9b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b9b8:	f000 b932 	b.w	801bc20 <__swbuf_r>
 801b9bc:	6813      	ldr	r3, [r2, #0]
 801b9be:	1c58      	adds	r0, r3, #1
 801b9c0:	6010      	str	r0, [r2, #0]
 801b9c2:	7019      	strb	r1, [r3, #0]
 801b9c4:	4608      	mov	r0, r1
 801b9c6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801b9ca:	4770      	bx	lr

0801b9cc <__sfputs_r>:
 801b9cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b9ce:	4606      	mov	r6, r0
 801b9d0:	460f      	mov	r7, r1
 801b9d2:	4614      	mov	r4, r2
 801b9d4:	18d5      	adds	r5, r2, r3
 801b9d6:	42ac      	cmp	r4, r5
 801b9d8:	d101      	bne.n	801b9de <__sfputs_r+0x12>
 801b9da:	2000      	movs	r0, #0
 801b9dc:	e007      	b.n	801b9ee <__sfputs_r+0x22>
 801b9de:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b9e2:	463a      	mov	r2, r7
 801b9e4:	4630      	mov	r0, r6
 801b9e6:	f7ff ffda 	bl	801b99e <__sfputc_r>
 801b9ea:	1c43      	adds	r3, r0, #1
 801b9ec:	d1f3      	bne.n	801b9d6 <__sfputs_r+0xa>
 801b9ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801b9f0 <_vfiprintf_r>:
 801b9f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b9f4:	460d      	mov	r5, r1
 801b9f6:	b09d      	sub	sp, #116	@ 0x74
 801b9f8:	4614      	mov	r4, r2
 801b9fa:	4698      	mov	r8, r3
 801b9fc:	4606      	mov	r6, r0
 801b9fe:	b118      	cbz	r0, 801ba08 <_vfiprintf_r+0x18>
 801ba00:	6a03      	ldr	r3, [r0, #32]
 801ba02:	b90b      	cbnz	r3, 801ba08 <_vfiprintf_r+0x18>
 801ba04:	f7fd fcba 	bl	801937c <__sinit>
 801ba08:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ba0a:	07d9      	lsls	r1, r3, #31
 801ba0c:	d405      	bmi.n	801ba1a <_vfiprintf_r+0x2a>
 801ba0e:	89ab      	ldrh	r3, [r5, #12]
 801ba10:	059a      	lsls	r2, r3, #22
 801ba12:	d402      	bmi.n	801ba1a <_vfiprintf_r+0x2a>
 801ba14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ba16:	f7fd fe5e 	bl	80196d6 <__retarget_lock_acquire_recursive>
 801ba1a:	89ab      	ldrh	r3, [r5, #12]
 801ba1c:	071b      	lsls	r3, r3, #28
 801ba1e:	d501      	bpl.n	801ba24 <_vfiprintf_r+0x34>
 801ba20:	692b      	ldr	r3, [r5, #16]
 801ba22:	b99b      	cbnz	r3, 801ba4c <_vfiprintf_r+0x5c>
 801ba24:	4629      	mov	r1, r5
 801ba26:	4630      	mov	r0, r6
 801ba28:	f000 f938 	bl	801bc9c <__swsetup_r>
 801ba2c:	b170      	cbz	r0, 801ba4c <_vfiprintf_r+0x5c>
 801ba2e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801ba30:	07dc      	lsls	r4, r3, #31
 801ba32:	d504      	bpl.n	801ba3e <_vfiprintf_r+0x4e>
 801ba34:	f04f 30ff 	mov.w	r0, #4294967295
 801ba38:	b01d      	add	sp, #116	@ 0x74
 801ba3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ba3e:	89ab      	ldrh	r3, [r5, #12]
 801ba40:	0598      	lsls	r0, r3, #22
 801ba42:	d4f7      	bmi.n	801ba34 <_vfiprintf_r+0x44>
 801ba44:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801ba46:	f7fd fe47 	bl	80196d8 <__retarget_lock_release_recursive>
 801ba4a:	e7f3      	b.n	801ba34 <_vfiprintf_r+0x44>
 801ba4c:	2300      	movs	r3, #0
 801ba4e:	9309      	str	r3, [sp, #36]	@ 0x24
 801ba50:	2320      	movs	r3, #32
 801ba52:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801ba56:	f8cd 800c 	str.w	r8, [sp, #12]
 801ba5a:	2330      	movs	r3, #48	@ 0x30
 801ba5c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801bc0c <_vfiprintf_r+0x21c>
 801ba60:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801ba64:	f04f 0901 	mov.w	r9, #1
 801ba68:	4623      	mov	r3, r4
 801ba6a:	469a      	mov	sl, r3
 801ba6c:	f813 2b01 	ldrb.w	r2, [r3], #1
 801ba70:	b10a      	cbz	r2, 801ba76 <_vfiprintf_r+0x86>
 801ba72:	2a25      	cmp	r2, #37	@ 0x25
 801ba74:	d1f9      	bne.n	801ba6a <_vfiprintf_r+0x7a>
 801ba76:	ebba 0b04 	subs.w	fp, sl, r4
 801ba7a:	d00b      	beq.n	801ba94 <_vfiprintf_r+0xa4>
 801ba7c:	465b      	mov	r3, fp
 801ba7e:	4622      	mov	r2, r4
 801ba80:	4629      	mov	r1, r5
 801ba82:	4630      	mov	r0, r6
 801ba84:	f7ff ffa2 	bl	801b9cc <__sfputs_r>
 801ba88:	3001      	adds	r0, #1
 801ba8a:	f000 80a7 	beq.w	801bbdc <_vfiprintf_r+0x1ec>
 801ba8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ba90:	445a      	add	r2, fp
 801ba92:	9209      	str	r2, [sp, #36]	@ 0x24
 801ba94:	f89a 3000 	ldrb.w	r3, [sl]
 801ba98:	2b00      	cmp	r3, #0
 801ba9a:	f000 809f 	beq.w	801bbdc <_vfiprintf_r+0x1ec>
 801ba9e:	2300      	movs	r3, #0
 801baa0:	f04f 32ff 	mov.w	r2, #4294967295
 801baa4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801baa8:	f10a 0a01 	add.w	sl, sl, #1
 801baac:	9304      	str	r3, [sp, #16]
 801baae:	9307      	str	r3, [sp, #28]
 801bab0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801bab4:	931a      	str	r3, [sp, #104]	@ 0x68
 801bab6:	4654      	mov	r4, sl
 801bab8:	2205      	movs	r2, #5
 801baba:	f814 1b01 	ldrb.w	r1, [r4], #1
 801babe:	4853      	ldr	r0, [pc, #332]	@ (801bc0c <_vfiprintf_r+0x21c>)
 801bac0:	f7e4 fb96 	bl	80001f0 <memchr>
 801bac4:	9a04      	ldr	r2, [sp, #16]
 801bac6:	b9d8      	cbnz	r0, 801bb00 <_vfiprintf_r+0x110>
 801bac8:	06d1      	lsls	r1, r2, #27
 801baca:	bf44      	itt	mi
 801bacc:	2320      	movmi	r3, #32
 801bace:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801bad2:	0713      	lsls	r3, r2, #28
 801bad4:	bf44      	itt	mi
 801bad6:	232b      	movmi	r3, #43	@ 0x2b
 801bad8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801badc:	f89a 3000 	ldrb.w	r3, [sl]
 801bae0:	2b2a      	cmp	r3, #42	@ 0x2a
 801bae2:	d015      	beq.n	801bb10 <_vfiprintf_r+0x120>
 801bae4:	9a07      	ldr	r2, [sp, #28]
 801bae6:	4654      	mov	r4, sl
 801bae8:	2000      	movs	r0, #0
 801baea:	f04f 0c0a 	mov.w	ip, #10
 801baee:	4621      	mov	r1, r4
 801baf0:	f811 3b01 	ldrb.w	r3, [r1], #1
 801baf4:	3b30      	subs	r3, #48	@ 0x30
 801baf6:	2b09      	cmp	r3, #9
 801baf8:	d94b      	bls.n	801bb92 <_vfiprintf_r+0x1a2>
 801bafa:	b1b0      	cbz	r0, 801bb2a <_vfiprintf_r+0x13a>
 801bafc:	9207      	str	r2, [sp, #28]
 801bafe:	e014      	b.n	801bb2a <_vfiprintf_r+0x13a>
 801bb00:	eba0 0308 	sub.w	r3, r0, r8
 801bb04:	fa09 f303 	lsl.w	r3, r9, r3
 801bb08:	4313      	orrs	r3, r2
 801bb0a:	9304      	str	r3, [sp, #16]
 801bb0c:	46a2      	mov	sl, r4
 801bb0e:	e7d2      	b.n	801bab6 <_vfiprintf_r+0xc6>
 801bb10:	9b03      	ldr	r3, [sp, #12]
 801bb12:	1d19      	adds	r1, r3, #4
 801bb14:	681b      	ldr	r3, [r3, #0]
 801bb16:	9103      	str	r1, [sp, #12]
 801bb18:	2b00      	cmp	r3, #0
 801bb1a:	bfbb      	ittet	lt
 801bb1c:	425b      	neglt	r3, r3
 801bb1e:	f042 0202 	orrlt.w	r2, r2, #2
 801bb22:	9307      	strge	r3, [sp, #28]
 801bb24:	9307      	strlt	r3, [sp, #28]
 801bb26:	bfb8      	it	lt
 801bb28:	9204      	strlt	r2, [sp, #16]
 801bb2a:	7823      	ldrb	r3, [r4, #0]
 801bb2c:	2b2e      	cmp	r3, #46	@ 0x2e
 801bb2e:	d10a      	bne.n	801bb46 <_vfiprintf_r+0x156>
 801bb30:	7863      	ldrb	r3, [r4, #1]
 801bb32:	2b2a      	cmp	r3, #42	@ 0x2a
 801bb34:	d132      	bne.n	801bb9c <_vfiprintf_r+0x1ac>
 801bb36:	9b03      	ldr	r3, [sp, #12]
 801bb38:	1d1a      	adds	r2, r3, #4
 801bb3a:	681b      	ldr	r3, [r3, #0]
 801bb3c:	9203      	str	r2, [sp, #12]
 801bb3e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801bb42:	3402      	adds	r4, #2
 801bb44:	9305      	str	r3, [sp, #20]
 801bb46:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801bc1c <_vfiprintf_r+0x22c>
 801bb4a:	7821      	ldrb	r1, [r4, #0]
 801bb4c:	2203      	movs	r2, #3
 801bb4e:	4650      	mov	r0, sl
 801bb50:	f7e4 fb4e 	bl	80001f0 <memchr>
 801bb54:	b138      	cbz	r0, 801bb66 <_vfiprintf_r+0x176>
 801bb56:	9b04      	ldr	r3, [sp, #16]
 801bb58:	eba0 000a 	sub.w	r0, r0, sl
 801bb5c:	2240      	movs	r2, #64	@ 0x40
 801bb5e:	4082      	lsls	r2, r0
 801bb60:	4313      	orrs	r3, r2
 801bb62:	3401      	adds	r4, #1
 801bb64:	9304      	str	r3, [sp, #16]
 801bb66:	f814 1b01 	ldrb.w	r1, [r4], #1
 801bb6a:	4829      	ldr	r0, [pc, #164]	@ (801bc10 <_vfiprintf_r+0x220>)
 801bb6c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801bb70:	2206      	movs	r2, #6
 801bb72:	f7e4 fb3d 	bl	80001f0 <memchr>
 801bb76:	2800      	cmp	r0, #0
 801bb78:	d03f      	beq.n	801bbfa <_vfiprintf_r+0x20a>
 801bb7a:	4b26      	ldr	r3, [pc, #152]	@ (801bc14 <_vfiprintf_r+0x224>)
 801bb7c:	bb1b      	cbnz	r3, 801bbc6 <_vfiprintf_r+0x1d6>
 801bb7e:	9b03      	ldr	r3, [sp, #12]
 801bb80:	3307      	adds	r3, #7
 801bb82:	f023 0307 	bic.w	r3, r3, #7
 801bb86:	3308      	adds	r3, #8
 801bb88:	9303      	str	r3, [sp, #12]
 801bb8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801bb8c:	443b      	add	r3, r7
 801bb8e:	9309      	str	r3, [sp, #36]	@ 0x24
 801bb90:	e76a      	b.n	801ba68 <_vfiprintf_r+0x78>
 801bb92:	fb0c 3202 	mla	r2, ip, r2, r3
 801bb96:	460c      	mov	r4, r1
 801bb98:	2001      	movs	r0, #1
 801bb9a:	e7a8      	b.n	801baee <_vfiprintf_r+0xfe>
 801bb9c:	2300      	movs	r3, #0
 801bb9e:	3401      	adds	r4, #1
 801bba0:	9305      	str	r3, [sp, #20]
 801bba2:	4619      	mov	r1, r3
 801bba4:	f04f 0c0a 	mov.w	ip, #10
 801bba8:	4620      	mov	r0, r4
 801bbaa:	f810 2b01 	ldrb.w	r2, [r0], #1
 801bbae:	3a30      	subs	r2, #48	@ 0x30
 801bbb0:	2a09      	cmp	r2, #9
 801bbb2:	d903      	bls.n	801bbbc <_vfiprintf_r+0x1cc>
 801bbb4:	2b00      	cmp	r3, #0
 801bbb6:	d0c6      	beq.n	801bb46 <_vfiprintf_r+0x156>
 801bbb8:	9105      	str	r1, [sp, #20]
 801bbba:	e7c4      	b.n	801bb46 <_vfiprintf_r+0x156>
 801bbbc:	fb0c 2101 	mla	r1, ip, r1, r2
 801bbc0:	4604      	mov	r4, r0
 801bbc2:	2301      	movs	r3, #1
 801bbc4:	e7f0      	b.n	801bba8 <_vfiprintf_r+0x1b8>
 801bbc6:	ab03      	add	r3, sp, #12
 801bbc8:	9300      	str	r3, [sp, #0]
 801bbca:	462a      	mov	r2, r5
 801bbcc:	4b12      	ldr	r3, [pc, #72]	@ (801bc18 <_vfiprintf_r+0x228>)
 801bbce:	a904      	add	r1, sp, #16
 801bbd0:	4630      	mov	r0, r6
 801bbd2:	f7fc ff91 	bl	8018af8 <_printf_float>
 801bbd6:	4607      	mov	r7, r0
 801bbd8:	1c78      	adds	r0, r7, #1
 801bbda:	d1d6      	bne.n	801bb8a <_vfiprintf_r+0x19a>
 801bbdc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801bbde:	07d9      	lsls	r1, r3, #31
 801bbe0:	d405      	bmi.n	801bbee <_vfiprintf_r+0x1fe>
 801bbe2:	89ab      	ldrh	r3, [r5, #12]
 801bbe4:	059a      	lsls	r2, r3, #22
 801bbe6:	d402      	bmi.n	801bbee <_vfiprintf_r+0x1fe>
 801bbe8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801bbea:	f7fd fd75 	bl	80196d8 <__retarget_lock_release_recursive>
 801bbee:	89ab      	ldrh	r3, [r5, #12]
 801bbf0:	065b      	lsls	r3, r3, #25
 801bbf2:	f53f af1f 	bmi.w	801ba34 <_vfiprintf_r+0x44>
 801bbf6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801bbf8:	e71e      	b.n	801ba38 <_vfiprintf_r+0x48>
 801bbfa:	ab03      	add	r3, sp, #12
 801bbfc:	9300      	str	r3, [sp, #0]
 801bbfe:	462a      	mov	r2, r5
 801bc00:	4b05      	ldr	r3, [pc, #20]	@ (801bc18 <_vfiprintf_r+0x228>)
 801bc02:	a904      	add	r1, sp, #16
 801bc04:	4630      	mov	r0, r6
 801bc06:	f7fd fa0f 	bl	8019028 <_printf_i>
 801bc0a:	e7e4      	b.n	801bbd6 <_vfiprintf_r+0x1e6>
 801bc0c:	0801d36c 	.word	0x0801d36c
 801bc10:	0801d376 	.word	0x0801d376
 801bc14:	08018af9 	.word	0x08018af9
 801bc18:	0801b9cd 	.word	0x0801b9cd
 801bc1c:	0801d372 	.word	0x0801d372

0801bc20 <__swbuf_r>:
 801bc20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801bc22:	460e      	mov	r6, r1
 801bc24:	4614      	mov	r4, r2
 801bc26:	4605      	mov	r5, r0
 801bc28:	b118      	cbz	r0, 801bc32 <__swbuf_r+0x12>
 801bc2a:	6a03      	ldr	r3, [r0, #32]
 801bc2c:	b90b      	cbnz	r3, 801bc32 <__swbuf_r+0x12>
 801bc2e:	f7fd fba5 	bl	801937c <__sinit>
 801bc32:	69a3      	ldr	r3, [r4, #24]
 801bc34:	60a3      	str	r3, [r4, #8]
 801bc36:	89a3      	ldrh	r3, [r4, #12]
 801bc38:	071a      	lsls	r2, r3, #28
 801bc3a:	d501      	bpl.n	801bc40 <__swbuf_r+0x20>
 801bc3c:	6923      	ldr	r3, [r4, #16]
 801bc3e:	b943      	cbnz	r3, 801bc52 <__swbuf_r+0x32>
 801bc40:	4621      	mov	r1, r4
 801bc42:	4628      	mov	r0, r5
 801bc44:	f000 f82a 	bl	801bc9c <__swsetup_r>
 801bc48:	b118      	cbz	r0, 801bc52 <__swbuf_r+0x32>
 801bc4a:	f04f 37ff 	mov.w	r7, #4294967295
 801bc4e:	4638      	mov	r0, r7
 801bc50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bc52:	6823      	ldr	r3, [r4, #0]
 801bc54:	6922      	ldr	r2, [r4, #16]
 801bc56:	1a98      	subs	r0, r3, r2
 801bc58:	6963      	ldr	r3, [r4, #20]
 801bc5a:	b2f6      	uxtb	r6, r6
 801bc5c:	4283      	cmp	r3, r0
 801bc5e:	4637      	mov	r7, r6
 801bc60:	dc05      	bgt.n	801bc6e <__swbuf_r+0x4e>
 801bc62:	4621      	mov	r1, r4
 801bc64:	4628      	mov	r0, r5
 801bc66:	f7ff fdd7 	bl	801b818 <_fflush_r>
 801bc6a:	2800      	cmp	r0, #0
 801bc6c:	d1ed      	bne.n	801bc4a <__swbuf_r+0x2a>
 801bc6e:	68a3      	ldr	r3, [r4, #8]
 801bc70:	3b01      	subs	r3, #1
 801bc72:	60a3      	str	r3, [r4, #8]
 801bc74:	6823      	ldr	r3, [r4, #0]
 801bc76:	1c5a      	adds	r2, r3, #1
 801bc78:	6022      	str	r2, [r4, #0]
 801bc7a:	701e      	strb	r6, [r3, #0]
 801bc7c:	6962      	ldr	r2, [r4, #20]
 801bc7e:	1c43      	adds	r3, r0, #1
 801bc80:	429a      	cmp	r2, r3
 801bc82:	d004      	beq.n	801bc8e <__swbuf_r+0x6e>
 801bc84:	89a3      	ldrh	r3, [r4, #12]
 801bc86:	07db      	lsls	r3, r3, #31
 801bc88:	d5e1      	bpl.n	801bc4e <__swbuf_r+0x2e>
 801bc8a:	2e0a      	cmp	r6, #10
 801bc8c:	d1df      	bne.n	801bc4e <__swbuf_r+0x2e>
 801bc8e:	4621      	mov	r1, r4
 801bc90:	4628      	mov	r0, r5
 801bc92:	f7ff fdc1 	bl	801b818 <_fflush_r>
 801bc96:	2800      	cmp	r0, #0
 801bc98:	d0d9      	beq.n	801bc4e <__swbuf_r+0x2e>
 801bc9a:	e7d6      	b.n	801bc4a <__swbuf_r+0x2a>

0801bc9c <__swsetup_r>:
 801bc9c:	b538      	push	{r3, r4, r5, lr}
 801bc9e:	4b29      	ldr	r3, [pc, #164]	@ (801bd44 <__swsetup_r+0xa8>)
 801bca0:	4605      	mov	r5, r0
 801bca2:	6818      	ldr	r0, [r3, #0]
 801bca4:	460c      	mov	r4, r1
 801bca6:	b118      	cbz	r0, 801bcb0 <__swsetup_r+0x14>
 801bca8:	6a03      	ldr	r3, [r0, #32]
 801bcaa:	b90b      	cbnz	r3, 801bcb0 <__swsetup_r+0x14>
 801bcac:	f7fd fb66 	bl	801937c <__sinit>
 801bcb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bcb4:	0719      	lsls	r1, r3, #28
 801bcb6:	d422      	bmi.n	801bcfe <__swsetup_r+0x62>
 801bcb8:	06da      	lsls	r2, r3, #27
 801bcba:	d407      	bmi.n	801bccc <__swsetup_r+0x30>
 801bcbc:	2209      	movs	r2, #9
 801bcbe:	602a      	str	r2, [r5, #0]
 801bcc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801bcc4:	81a3      	strh	r3, [r4, #12]
 801bcc6:	f04f 30ff 	mov.w	r0, #4294967295
 801bcca:	e033      	b.n	801bd34 <__swsetup_r+0x98>
 801bccc:	0758      	lsls	r0, r3, #29
 801bcce:	d512      	bpl.n	801bcf6 <__swsetup_r+0x5a>
 801bcd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801bcd2:	b141      	cbz	r1, 801bce6 <__swsetup_r+0x4a>
 801bcd4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801bcd8:	4299      	cmp	r1, r3
 801bcda:	d002      	beq.n	801bce2 <__swsetup_r+0x46>
 801bcdc:	4628      	mov	r0, r5
 801bcde:	f7fe fb73 	bl	801a3c8 <_free_r>
 801bce2:	2300      	movs	r3, #0
 801bce4:	6363      	str	r3, [r4, #52]	@ 0x34
 801bce6:	89a3      	ldrh	r3, [r4, #12]
 801bce8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801bcec:	81a3      	strh	r3, [r4, #12]
 801bcee:	2300      	movs	r3, #0
 801bcf0:	6063      	str	r3, [r4, #4]
 801bcf2:	6923      	ldr	r3, [r4, #16]
 801bcf4:	6023      	str	r3, [r4, #0]
 801bcf6:	89a3      	ldrh	r3, [r4, #12]
 801bcf8:	f043 0308 	orr.w	r3, r3, #8
 801bcfc:	81a3      	strh	r3, [r4, #12]
 801bcfe:	6923      	ldr	r3, [r4, #16]
 801bd00:	b94b      	cbnz	r3, 801bd16 <__swsetup_r+0x7a>
 801bd02:	89a3      	ldrh	r3, [r4, #12]
 801bd04:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801bd08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801bd0c:	d003      	beq.n	801bd16 <__swsetup_r+0x7a>
 801bd0e:	4621      	mov	r1, r4
 801bd10:	4628      	mov	r0, r5
 801bd12:	f000 f883 	bl	801be1c <__smakebuf_r>
 801bd16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801bd1a:	f013 0201 	ands.w	r2, r3, #1
 801bd1e:	d00a      	beq.n	801bd36 <__swsetup_r+0x9a>
 801bd20:	2200      	movs	r2, #0
 801bd22:	60a2      	str	r2, [r4, #8]
 801bd24:	6962      	ldr	r2, [r4, #20]
 801bd26:	4252      	negs	r2, r2
 801bd28:	61a2      	str	r2, [r4, #24]
 801bd2a:	6922      	ldr	r2, [r4, #16]
 801bd2c:	b942      	cbnz	r2, 801bd40 <__swsetup_r+0xa4>
 801bd2e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801bd32:	d1c5      	bne.n	801bcc0 <__swsetup_r+0x24>
 801bd34:	bd38      	pop	{r3, r4, r5, pc}
 801bd36:	0799      	lsls	r1, r3, #30
 801bd38:	bf58      	it	pl
 801bd3a:	6962      	ldrpl	r2, [r4, #20]
 801bd3c:	60a2      	str	r2, [r4, #8]
 801bd3e:	e7f4      	b.n	801bd2a <__swsetup_r+0x8e>
 801bd40:	2000      	movs	r0, #0
 801bd42:	e7f7      	b.n	801bd34 <__swsetup_r+0x98>
 801bd44:	20000434 	.word	0x20000434

0801bd48 <_raise_r>:
 801bd48:	291f      	cmp	r1, #31
 801bd4a:	b538      	push	{r3, r4, r5, lr}
 801bd4c:	4605      	mov	r5, r0
 801bd4e:	460c      	mov	r4, r1
 801bd50:	d904      	bls.n	801bd5c <_raise_r+0x14>
 801bd52:	2316      	movs	r3, #22
 801bd54:	6003      	str	r3, [r0, #0]
 801bd56:	f04f 30ff 	mov.w	r0, #4294967295
 801bd5a:	bd38      	pop	{r3, r4, r5, pc}
 801bd5c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801bd5e:	b112      	cbz	r2, 801bd66 <_raise_r+0x1e>
 801bd60:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801bd64:	b94b      	cbnz	r3, 801bd7a <_raise_r+0x32>
 801bd66:	4628      	mov	r0, r5
 801bd68:	f000 f830 	bl	801bdcc <_getpid_r>
 801bd6c:	4622      	mov	r2, r4
 801bd6e:	4601      	mov	r1, r0
 801bd70:	4628      	mov	r0, r5
 801bd72:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bd76:	f000 b817 	b.w	801bda8 <_kill_r>
 801bd7a:	2b01      	cmp	r3, #1
 801bd7c:	d00a      	beq.n	801bd94 <_raise_r+0x4c>
 801bd7e:	1c59      	adds	r1, r3, #1
 801bd80:	d103      	bne.n	801bd8a <_raise_r+0x42>
 801bd82:	2316      	movs	r3, #22
 801bd84:	6003      	str	r3, [r0, #0]
 801bd86:	2001      	movs	r0, #1
 801bd88:	e7e7      	b.n	801bd5a <_raise_r+0x12>
 801bd8a:	2100      	movs	r1, #0
 801bd8c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801bd90:	4620      	mov	r0, r4
 801bd92:	4798      	blx	r3
 801bd94:	2000      	movs	r0, #0
 801bd96:	e7e0      	b.n	801bd5a <_raise_r+0x12>

0801bd98 <raise>:
 801bd98:	4b02      	ldr	r3, [pc, #8]	@ (801bda4 <raise+0xc>)
 801bd9a:	4601      	mov	r1, r0
 801bd9c:	6818      	ldr	r0, [r3, #0]
 801bd9e:	f7ff bfd3 	b.w	801bd48 <_raise_r>
 801bda2:	bf00      	nop
 801bda4:	20000434 	.word	0x20000434

0801bda8 <_kill_r>:
 801bda8:	b538      	push	{r3, r4, r5, lr}
 801bdaa:	4d07      	ldr	r5, [pc, #28]	@ (801bdc8 <_kill_r+0x20>)
 801bdac:	2300      	movs	r3, #0
 801bdae:	4604      	mov	r4, r0
 801bdb0:	4608      	mov	r0, r1
 801bdb2:	4611      	mov	r1, r2
 801bdb4:	602b      	str	r3, [r5, #0]
 801bdb6:	f7eb faf1 	bl	800739c <_kill>
 801bdba:	1c43      	adds	r3, r0, #1
 801bdbc:	d102      	bne.n	801bdc4 <_kill_r+0x1c>
 801bdbe:	682b      	ldr	r3, [r5, #0]
 801bdc0:	b103      	cbz	r3, 801bdc4 <_kill_r+0x1c>
 801bdc2:	6023      	str	r3, [r4, #0]
 801bdc4:	bd38      	pop	{r3, r4, r5, pc}
 801bdc6:	bf00      	nop
 801bdc8:	20009388 	.word	0x20009388

0801bdcc <_getpid_r>:
 801bdcc:	f7eb bade 	b.w	800738c <_getpid>

0801bdd0 <__swhatbuf_r>:
 801bdd0:	b570      	push	{r4, r5, r6, lr}
 801bdd2:	460c      	mov	r4, r1
 801bdd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801bdd8:	2900      	cmp	r1, #0
 801bdda:	b096      	sub	sp, #88	@ 0x58
 801bddc:	4615      	mov	r5, r2
 801bdde:	461e      	mov	r6, r3
 801bde0:	da0d      	bge.n	801bdfe <__swhatbuf_r+0x2e>
 801bde2:	89a3      	ldrh	r3, [r4, #12]
 801bde4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801bde8:	f04f 0100 	mov.w	r1, #0
 801bdec:	bf14      	ite	ne
 801bdee:	2340      	movne	r3, #64	@ 0x40
 801bdf0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801bdf4:	2000      	movs	r0, #0
 801bdf6:	6031      	str	r1, [r6, #0]
 801bdf8:	602b      	str	r3, [r5, #0]
 801bdfa:	b016      	add	sp, #88	@ 0x58
 801bdfc:	bd70      	pop	{r4, r5, r6, pc}
 801bdfe:	466a      	mov	r2, sp
 801be00:	f000 f848 	bl	801be94 <_fstat_r>
 801be04:	2800      	cmp	r0, #0
 801be06:	dbec      	blt.n	801bde2 <__swhatbuf_r+0x12>
 801be08:	9901      	ldr	r1, [sp, #4]
 801be0a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801be0e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801be12:	4259      	negs	r1, r3
 801be14:	4159      	adcs	r1, r3
 801be16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801be1a:	e7eb      	b.n	801bdf4 <__swhatbuf_r+0x24>

0801be1c <__smakebuf_r>:
 801be1c:	898b      	ldrh	r3, [r1, #12]
 801be1e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801be20:	079d      	lsls	r5, r3, #30
 801be22:	4606      	mov	r6, r0
 801be24:	460c      	mov	r4, r1
 801be26:	d507      	bpl.n	801be38 <__smakebuf_r+0x1c>
 801be28:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801be2c:	6023      	str	r3, [r4, #0]
 801be2e:	6123      	str	r3, [r4, #16]
 801be30:	2301      	movs	r3, #1
 801be32:	6163      	str	r3, [r4, #20]
 801be34:	b003      	add	sp, #12
 801be36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801be38:	ab01      	add	r3, sp, #4
 801be3a:	466a      	mov	r2, sp
 801be3c:	f7ff ffc8 	bl	801bdd0 <__swhatbuf_r>
 801be40:	9f00      	ldr	r7, [sp, #0]
 801be42:	4605      	mov	r5, r0
 801be44:	4639      	mov	r1, r7
 801be46:	4630      	mov	r0, r6
 801be48:	f7fb fe3e 	bl	8017ac8 <_malloc_r>
 801be4c:	b948      	cbnz	r0, 801be62 <__smakebuf_r+0x46>
 801be4e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801be52:	059a      	lsls	r2, r3, #22
 801be54:	d4ee      	bmi.n	801be34 <__smakebuf_r+0x18>
 801be56:	f023 0303 	bic.w	r3, r3, #3
 801be5a:	f043 0302 	orr.w	r3, r3, #2
 801be5e:	81a3      	strh	r3, [r4, #12]
 801be60:	e7e2      	b.n	801be28 <__smakebuf_r+0xc>
 801be62:	89a3      	ldrh	r3, [r4, #12]
 801be64:	6020      	str	r0, [r4, #0]
 801be66:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801be6a:	81a3      	strh	r3, [r4, #12]
 801be6c:	9b01      	ldr	r3, [sp, #4]
 801be6e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801be72:	b15b      	cbz	r3, 801be8c <__smakebuf_r+0x70>
 801be74:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801be78:	4630      	mov	r0, r6
 801be7a:	f000 f81d 	bl	801beb8 <_isatty_r>
 801be7e:	b128      	cbz	r0, 801be8c <__smakebuf_r+0x70>
 801be80:	89a3      	ldrh	r3, [r4, #12]
 801be82:	f023 0303 	bic.w	r3, r3, #3
 801be86:	f043 0301 	orr.w	r3, r3, #1
 801be8a:	81a3      	strh	r3, [r4, #12]
 801be8c:	89a3      	ldrh	r3, [r4, #12]
 801be8e:	431d      	orrs	r5, r3
 801be90:	81a5      	strh	r5, [r4, #12]
 801be92:	e7cf      	b.n	801be34 <__smakebuf_r+0x18>

0801be94 <_fstat_r>:
 801be94:	b538      	push	{r3, r4, r5, lr}
 801be96:	4d07      	ldr	r5, [pc, #28]	@ (801beb4 <_fstat_r+0x20>)
 801be98:	2300      	movs	r3, #0
 801be9a:	4604      	mov	r4, r0
 801be9c:	4608      	mov	r0, r1
 801be9e:	4611      	mov	r1, r2
 801bea0:	602b      	str	r3, [r5, #0]
 801bea2:	f7eb fadb 	bl	800745c <_fstat>
 801bea6:	1c43      	adds	r3, r0, #1
 801bea8:	d102      	bne.n	801beb0 <_fstat_r+0x1c>
 801beaa:	682b      	ldr	r3, [r5, #0]
 801beac:	b103      	cbz	r3, 801beb0 <_fstat_r+0x1c>
 801beae:	6023      	str	r3, [r4, #0]
 801beb0:	bd38      	pop	{r3, r4, r5, pc}
 801beb2:	bf00      	nop
 801beb4:	20009388 	.word	0x20009388

0801beb8 <_isatty_r>:
 801beb8:	b538      	push	{r3, r4, r5, lr}
 801beba:	4d06      	ldr	r5, [pc, #24]	@ (801bed4 <_isatty_r+0x1c>)
 801bebc:	2300      	movs	r3, #0
 801bebe:	4604      	mov	r4, r0
 801bec0:	4608      	mov	r0, r1
 801bec2:	602b      	str	r3, [r5, #0]
 801bec4:	f7eb fada 	bl	800747c <_isatty>
 801bec8:	1c43      	adds	r3, r0, #1
 801beca:	d102      	bne.n	801bed2 <_isatty_r+0x1a>
 801becc:	682b      	ldr	r3, [r5, #0]
 801bece:	b103      	cbz	r3, 801bed2 <_isatty_r+0x1a>
 801bed0:	6023      	str	r3, [r4, #0]
 801bed2:	bd38      	pop	{r3, r4, r5, pc}
 801bed4:	20009388 	.word	0x20009388

0801bed8 <log>:
 801bed8:	b538      	push	{r3, r4, r5, lr}
 801beda:	ed2d 8b02 	vpush	{d8}
 801bede:	ec55 4b10 	vmov	r4, r5, d0
 801bee2:	f000 f9a9 	bl	801c238 <__ieee754_log>
 801bee6:	4622      	mov	r2, r4
 801bee8:	462b      	mov	r3, r5
 801beea:	4620      	mov	r0, r4
 801beec:	4629      	mov	r1, r5
 801beee:	eeb0 8a40 	vmov.f32	s16, s0
 801bef2:	eef0 8a60 	vmov.f32	s17, s1
 801bef6:	f7e4 fe29 	bl	8000b4c <__aeabi_dcmpun>
 801befa:	b998      	cbnz	r0, 801bf24 <log+0x4c>
 801befc:	2200      	movs	r2, #0
 801befe:	2300      	movs	r3, #0
 801bf00:	4620      	mov	r0, r4
 801bf02:	4629      	mov	r1, r5
 801bf04:	f7e4 fe18 	bl	8000b38 <__aeabi_dcmpgt>
 801bf08:	b960      	cbnz	r0, 801bf24 <log+0x4c>
 801bf0a:	2200      	movs	r2, #0
 801bf0c:	2300      	movs	r3, #0
 801bf0e:	4620      	mov	r0, r4
 801bf10:	4629      	mov	r1, r5
 801bf12:	f7e4 fde9 	bl	8000ae8 <__aeabi_dcmpeq>
 801bf16:	b160      	cbz	r0, 801bf32 <log+0x5a>
 801bf18:	f7fd fbb2 	bl	8019680 <__errno>
 801bf1c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 801bf48 <log+0x70>
 801bf20:	2322      	movs	r3, #34	@ 0x22
 801bf22:	6003      	str	r3, [r0, #0]
 801bf24:	eeb0 0a48 	vmov.f32	s0, s16
 801bf28:	eef0 0a68 	vmov.f32	s1, s17
 801bf2c:	ecbd 8b02 	vpop	{d8}
 801bf30:	bd38      	pop	{r3, r4, r5, pc}
 801bf32:	f7fd fba5 	bl	8019680 <__errno>
 801bf36:	ecbd 8b02 	vpop	{d8}
 801bf3a:	2321      	movs	r3, #33	@ 0x21
 801bf3c:	6003      	str	r3, [r0, #0]
 801bf3e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801bf42:	4803      	ldr	r0, [pc, #12]	@ (801bf50 <log+0x78>)
 801bf44:	f7fd bbd8 	b.w	80196f8 <nan>
 801bf48:	00000000 	.word	0x00000000
 801bf4c:	fff00000 	.word	0xfff00000
 801bf50:	0801d3b8 	.word	0x0801d3b8

0801bf54 <sqrt>:
 801bf54:	b538      	push	{r3, r4, r5, lr}
 801bf56:	ed2d 8b02 	vpush	{d8}
 801bf5a:	ec55 4b10 	vmov	r4, r5, d0
 801bf5e:	f000 f893 	bl	801c088 <__ieee754_sqrt>
 801bf62:	4622      	mov	r2, r4
 801bf64:	462b      	mov	r3, r5
 801bf66:	4620      	mov	r0, r4
 801bf68:	4629      	mov	r1, r5
 801bf6a:	eeb0 8a40 	vmov.f32	s16, s0
 801bf6e:	eef0 8a60 	vmov.f32	s17, s1
 801bf72:	f7e4 fdeb 	bl	8000b4c <__aeabi_dcmpun>
 801bf76:	b990      	cbnz	r0, 801bf9e <sqrt+0x4a>
 801bf78:	2200      	movs	r2, #0
 801bf7a:	2300      	movs	r3, #0
 801bf7c:	4620      	mov	r0, r4
 801bf7e:	4629      	mov	r1, r5
 801bf80:	f7e4 fdbc 	bl	8000afc <__aeabi_dcmplt>
 801bf84:	b158      	cbz	r0, 801bf9e <sqrt+0x4a>
 801bf86:	f7fd fb7b 	bl	8019680 <__errno>
 801bf8a:	2321      	movs	r3, #33	@ 0x21
 801bf8c:	6003      	str	r3, [r0, #0]
 801bf8e:	2200      	movs	r2, #0
 801bf90:	2300      	movs	r3, #0
 801bf92:	4610      	mov	r0, r2
 801bf94:	4619      	mov	r1, r3
 801bf96:	f7e4 fc69 	bl	800086c <__aeabi_ddiv>
 801bf9a:	ec41 0b18 	vmov	d8, r0, r1
 801bf9e:	eeb0 0a48 	vmov.f32	s0, s16
 801bfa2:	eef0 0a68 	vmov.f32	s1, s17
 801bfa6:	ecbd 8b02 	vpop	{d8}
 801bfaa:	bd38      	pop	{r3, r4, r5, pc}

0801bfac <asinf>:
 801bfac:	b508      	push	{r3, lr}
 801bfae:	ed2d 8b02 	vpush	{d8}
 801bfb2:	eeb0 8a40 	vmov.f32	s16, s0
 801bfb6:	f000 faf5 	bl	801c5a4 <__ieee754_asinf>
 801bfba:	eeb4 8a48 	vcmp.f32	s16, s16
 801bfbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bfc2:	eef0 8a40 	vmov.f32	s17, s0
 801bfc6:	d615      	bvs.n	801bff4 <asinf+0x48>
 801bfc8:	eeb0 0a48 	vmov.f32	s0, s16
 801bfcc:	f000 f81c 	bl	801c008 <fabsf>
 801bfd0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801bfd4:	eeb4 0ae7 	vcmpe.f32	s0, s15
 801bfd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801bfdc:	dd0a      	ble.n	801bff4 <asinf+0x48>
 801bfde:	f7fd fb4f 	bl	8019680 <__errno>
 801bfe2:	ecbd 8b02 	vpop	{d8}
 801bfe6:	2321      	movs	r3, #33	@ 0x21
 801bfe8:	6003      	str	r3, [r0, #0]
 801bfea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801bfee:	4804      	ldr	r0, [pc, #16]	@ (801c000 <asinf+0x54>)
 801bff0:	f7fd bb8a 	b.w	8019708 <nanf>
 801bff4:	eeb0 0a68 	vmov.f32	s0, s17
 801bff8:	ecbd 8b02 	vpop	{d8}
 801bffc:	bd08      	pop	{r3, pc}
 801bffe:	bf00      	nop
 801c000:	0801d3b8 	.word	0x0801d3b8

0801c004 <atan2f>:
 801c004:	f000 bbb2 	b.w	801c76c <__ieee754_atan2f>

0801c008 <fabsf>:
 801c008:	ee10 3a10 	vmov	r3, s0
 801c00c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801c010:	ee00 3a10 	vmov	s0, r3
 801c014:	4770      	bx	lr

0801c016 <fmaxf>:
 801c016:	b508      	push	{r3, lr}
 801c018:	ed2d 8b02 	vpush	{d8}
 801c01c:	eeb0 8a40 	vmov.f32	s16, s0
 801c020:	eef0 8a60 	vmov.f32	s17, s1
 801c024:	f000 f814 	bl	801c050 <__fpclassifyf>
 801c028:	b930      	cbnz	r0, 801c038 <fmaxf+0x22>
 801c02a:	eeb0 8a68 	vmov.f32	s16, s17
 801c02e:	eeb0 0a48 	vmov.f32	s0, s16
 801c032:	ecbd 8b02 	vpop	{d8}
 801c036:	bd08      	pop	{r3, pc}
 801c038:	eeb0 0a68 	vmov.f32	s0, s17
 801c03c:	f000 f808 	bl	801c050 <__fpclassifyf>
 801c040:	2800      	cmp	r0, #0
 801c042:	d0f4      	beq.n	801c02e <fmaxf+0x18>
 801c044:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801c048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c04c:	dded      	ble.n	801c02a <fmaxf+0x14>
 801c04e:	e7ee      	b.n	801c02e <fmaxf+0x18>

0801c050 <__fpclassifyf>:
 801c050:	ee10 3a10 	vmov	r3, s0
 801c054:	f033 4000 	bics.w	r0, r3, #2147483648	@ 0x80000000
 801c058:	d00d      	beq.n	801c076 <__fpclassifyf+0x26>
 801c05a:	f5a0 0300 	sub.w	r3, r0, #8388608	@ 0x800000
 801c05e:	f1b3 4ffe 	cmp.w	r3, #2130706432	@ 0x7f000000
 801c062:	d30a      	bcc.n	801c07a <__fpclassifyf+0x2a>
 801c064:	4b07      	ldr	r3, [pc, #28]	@ (801c084 <__fpclassifyf+0x34>)
 801c066:	1e42      	subs	r2, r0, #1
 801c068:	429a      	cmp	r2, r3
 801c06a:	d908      	bls.n	801c07e <__fpclassifyf+0x2e>
 801c06c:	f1a0 43ff 	sub.w	r3, r0, #2139095040	@ 0x7f800000
 801c070:	4258      	negs	r0, r3
 801c072:	4158      	adcs	r0, r3
 801c074:	4770      	bx	lr
 801c076:	2002      	movs	r0, #2
 801c078:	4770      	bx	lr
 801c07a:	2004      	movs	r0, #4
 801c07c:	4770      	bx	lr
 801c07e:	2003      	movs	r0, #3
 801c080:	4770      	bx	lr
 801c082:	bf00      	nop
 801c084:	007ffffe 	.word	0x007ffffe

0801c088 <__ieee754_sqrt>:
 801c088:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c08c:	4a66      	ldr	r2, [pc, #408]	@ (801c228 <__ieee754_sqrt+0x1a0>)
 801c08e:	ec55 4b10 	vmov	r4, r5, d0
 801c092:	43aa      	bics	r2, r5
 801c094:	462b      	mov	r3, r5
 801c096:	4621      	mov	r1, r4
 801c098:	d110      	bne.n	801c0bc <__ieee754_sqrt+0x34>
 801c09a:	4622      	mov	r2, r4
 801c09c:	4620      	mov	r0, r4
 801c09e:	4629      	mov	r1, r5
 801c0a0:	f7e4 faba 	bl	8000618 <__aeabi_dmul>
 801c0a4:	4602      	mov	r2, r0
 801c0a6:	460b      	mov	r3, r1
 801c0a8:	4620      	mov	r0, r4
 801c0aa:	4629      	mov	r1, r5
 801c0ac:	f7e4 f8fe 	bl	80002ac <__adddf3>
 801c0b0:	4604      	mov	r4, r0
 801c0b2:	460d      	mov	r5, r1
 801c0b4:	ec45 4b10 	vmov	d0, r4, r5
 801c0b8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c0bc:	2d00      	cmp	r5, #0
 801c0be:	dc0e      	bgt.n	801c0de <__ieee754_sqrt+0x56>
 801c0c0:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801c0c4:	4322      	orrs	r2, r4
 801c0c6:	d0f5      	beq.n	801c0b4 <__ieee754_sqrt+0x2c>
 801c0c8:	b19d      	cbz	r5, 801c0f2 <__ieee754_sqrt+0x6a>
 801c0ca:	4622      	mov	r2, r4
 801c0cc:	4620      	mov	r0, r4
 801c0ce:	4629      	mov	r1, r5
 801c0d0:	f7e4 f8ea 	bl	80002a8 <__aeabi_dsub>
 801c0d4:	4602      	mov	r2, r0
 801c0d6:	460b      	mov	r3, r1
 801c0d8:	f7e4 fbc8 	bl	800086c <__aeabi_ddiv>
 801c0dc:	e7e8      	b.n	801c0b0 <__ieee754_sqrt+0x28>
 801c0de:	152a      	asrs	r2, r5, #20
 801c0e0:	d115      	bne.n	801c10e <__ieee754_sqrt+0x86>
 801c0e2:	2000      	movs	r0, #0
 801c0e4:	e009      	b.n	801c0fa <__ieee754_sqrt+0x72>
 801c0e6:	0acb      	lsrs	r3, r1, #11
 801c0e8:	3a15      	subs	r2, #21
 801c0ea:	0549      	lsls	r1, r1, #21
 801c0ec:	2b00      	cmp	r3, #0
 801c0ee:	d0fa      	beq.n	801c0e6 <__ieee754_sqrt+0x5e>
 801c0f0:	e7f7      	b.n	801c0e2 <__ieee754_sqrt+0x5a>
 801c0f2:	462a      	mov	r2, r5
 801c0f4:	e7fa      	b.n	801c0ec <__ieee754_sqrt+0x64>
 801c0f6:	005b      	lsls	r3, r3, #1
 801c0f8:	3001      	adds	r0, #1
 801c0fa:	02dc      	lsls	r4, r3, #11
 801c0fc:	d5fb      	bpl.n	801c0f6 <__ieee754_sqrt+0x6e>
 801c0fe:	1e44      	subs	r4, r0, #1
 801c100:	1b12      	subs	r2, r2, r4
 801c102:	f1c0 0420 	rsb	r4, r0, #32
 801c106:	fa21 f404 	lsr.w	r4, r1, r4
 801c10a:	4323      	orrs	r3, r4
 801c10c:	4081      	lsls	r1, r0
 801c10e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c112:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801c116:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801c11a:	07d2      	lsls	r2, r2, #31
 801c11c:	bf5c      	itt	pl
 801c11e:	005b      	lslpl	r3, r3, #1
 801c120:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801c124:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801c128:	bf58      	it	pl
 801c12a:	0049      	lslpl	r1, r1, #1
 801c12c:	2600      	movs	r6, #0
 801c12e:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801c132:	107f      	asrs	r7, r7, #1
 801c134:	0049      	lsls	r1, r1, #1
 801c136:	2016      	movs	r0, #22
 801c138:	4632      	mov	r2, r6
 801c13a:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801c13e:	1915      	adds	r5, r2, r4
 801c140:	429d      	cmp	r5, r3
 801c142:	bfde      	ittt	le
 801c144:	192a      	addle	r2, r5, r4
 801c146:	1b5b      	suble	r3, r3, r5
 801c148:	1936      	addle	r6, r6, r4
 801c14a:	0fcd      	lsrs	r5, r1, #31
 801c14c:	3801      	subs	r0, #1
 801c14e:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801c152:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801c156:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801c15a:	d1f0      	bne.n	801c13e <__ieee754_sqrt+0xb6>
 801c15c:	4605      	mov	r5, r0
 801c15e:	2420      	movs	r4, #32
 801c160:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801c164:	4293      	cmp	r3, r2
 801c166:	eb0c 0e00 	add.w	lr, ip, r0
 801c16a:	dc02      	bgt.n	801c172 <__ieee754_sqrt+0xea>
 801c16c:	d113      	bne.n	801c196 <__ieee754_sqrt+0x10e>
 801c16e:	458e      	cmp	lr, r1
 801c170:	d811      	bhi.n	801c196 <__ieee754_sqrt+0x10e>
 801c172:	f1be 0f00 	cmp.w	lr, #0
 801c176:	eb0e 000c 	add.w	r0, lr, ip
 801c17a:	da3f      	bge.n	801c1fc <__ieee754_sqrt+0x174>
 801c17c:	2800      	cmp	r0, #0
 801c17e:	db3d      	blt.n	801c1fc <__ieee754_sqrt+0x174>
 801c180:	f102 0801 	add.w	r8, r2, #1
 801c184:	1a9b      	subs	r3, r3, r2
 801c186:	458e      	cmp	lr, r1
 801c188:	bf88      	it	hi
 801c18a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801c18e:	eba1 010e 	sub.w	r1, r1, lr
 801c192:	4465      	add	r5, ip
 801c194:	4642      	mov	r2, r8
 801c196:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801c19a:	3c01      	subs	r4, #1
 801c19c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801c1a0:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801c1a4:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801c1a8:	d1dc      	bne.n	801c164 <__ieee754_sqrt+0xdc>
 801c1aa:	4319      	orrs	r1, r3
 801c1ac:	d01b      	beq.n	801c1e6 <__ieee754_sqrt+0x15e>
 801c1ae:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801c22c <__ieee754_sqrt+0x1a4>
 801c1b2:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801c230 <__ieee754_sqrt+0x1a8>
 801c1b6:	e9da 0100 	ldrd	r0, r1, [sl]
 801c1ba:	e9db 2300 	ldrd	r2, r3, [fp]
 801c1be:	f7e4 f873 	bl	80002a8 <__aeabi_dsub>
 801c1c2:	e9da 8900 	ldrd	r8, r9, [sl]
 801c1c6:	4602      	mov	r2, r0
 801c1c8:	460b      	mov	r3, r1
 801c1ca:	4640      	mov	r0, r8
 801c1cc:	4649      	mov	r1, r9
 801c1ce:	f7e4 fc9f 	bl	8000b10 <__aeabi_dcmple>
 801c1d2:	b140      	cbz	r0, 801c1e6 <__ieee754_sqrt+0x15e>
 801c1d4:	f1b5 3fff 	cmp.w	r5, #4294967295
 801c1d8:	e9da 0100 	ldrd	r0, r1, [sl]
 801c1dc:	e9db 2300 	ldrd	r2, r3, [fp]
 801c1e0:	d10e      	bne.n	801c200 <__ieee754_sqrt+0x178>
 801c1e2:	3601      	adds	r6, #1
 801c1e4:	4625      	mov	r5, r4
 801c1e6:	1073      	asrs	r3, r6, #1
 801c1e8:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801c1ec:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801c1f0:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801c1f4:	086b      	lsrs	r3, r5, #1
 801c1f6:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801c1fa:	e759      	b.n	801c0b0 <__ieee754_sqrt+0x28>
 801c1fc:	4690      	mov	r8, r2
 801c1fe:	e7c1      	b.n	801c184 <__ieee754_sqrt+0xfc>
 801c200:	f7e4 f854 	bl	80002ac <__adddf3>
 801c204:	e9da 8900 	ldrd	r8, r9, [sl]
 801c208:	4602      	mov	r2, r0
 801c20a:	460b      	mov	r3, r1
 801c20c:	4640      	mov	r0, r8
 801c20e:	4649      	mov	r1, r9
 801c210:	f7e4 fc74 	bl	8000afc <__aeabi_dcmplt>
 801c214:	b120      	cbz	r0, 801c220 <__ieee754_sqrt+0x198>
 801c216:	1cab      	adds	r3, r5, #2
 801c218:	bf08      	it	eq
 801c21a:	3601      	addeq	r6, #1
 801c21c:	3502      	adds	r5, #2
 801c21e:	e7e2      	b.n	801c1e6 <__ieee754_sqrt+0x15e>
 801c220:	1c6b      	adds	r3, r5, #1
 801c222:	f023 0501 	bic.w	r5, r3, #1
 801c226:	e7de      	b.n	801c1e6 <__ieee754_sqrt+0x15e>
 801c228:	7ff00000 	.word	0x7ff00000
 801c22c:	0801d618 	.word	0x0801d618
 801c230:	0801d610 	.word	0x0801d610
 801c234:	00000000 	.word	0x00000000

0801c238 <__ieee754_log>:
 801c238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c23c:	ec51 0b10 	vmov	r0, r1, d0
 801c240:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 801c244:	b087      	sub	sp, #28
 801c246:	460d      	mov	r5, r1
 801c248:	da26      	bge.n	801c298 <__ieee754_log+0x60>
 801c24a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801c24e:	4303      	orrs	r3, r0
 801c250:	4602      	mov	r2, r0
 801c252:	d10a      	bne.n	801c26a <__ieee754_log+0x32>
 801c254:	49ce      	ldr	r1, [pc, #824]	@ (801c590 <__ieee754_log+0x358>)
 801c256:	2200      	movs	r2, #0
 801c258:	2300      	movs	r3, #0
 801c25a:	2000      	movs	r0, #0
 801c25c:	f7e4 fb06 	bl	800086c <__aeabi_ddiv>
 801c260:	ec41 0b10 	vmov	d0, r0, r1
 801c264:	b007      	add	sp, #28
 801c266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c26a:	2900      	cmp	r1, #0
 801c26c:	da05      	bge.n	801c27a <__ieee754_log+0x42>
 801c26e:	460b      	mov	r3, r1
 801c270:	f7e4 f81a 	bl	80002a8 <__aeabi_dsub>
 801c274:	2200      	movs	r2, #0
 801c276:	2300      	movs	r3, #0
 801c278:	e7f0      	b.n	801c25c <__ieee754_log+0x24>
 801c27a:	4bc6      	ldr	r3, [pc, #792]	@ (801c594 <__ieee754_log+0x35c>)
 801c27c:	2200      	movs	r2, #0
 801c27e:	f7e4 f9cb 	bl	8000618 <__aeabi_dmul>
 801c282:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 801c286:	460d      	mov	r5, r1
 801c288:	4ac3      	ldr	r2, [pc, #780]	@ (801c598 <__ieee754_log+0x360>)
 801c28a:	4295      	cmp	r5, r2
 801c28c:	dd06      	ble.n	801c29c <__ieee754_log+0x64>
 801c28e:	4602      	mov	r2, r0
 801c290:	460b      	mov	r3, r1
 801c292:	f7e4 f80b 	bl	80002ac <__adddf3>
 801c296:	e7e3      	b.n	801c260 <__ieee754_log+0x28>
 801c298:	2300      	movs	r3, #0
 801c29a:	e7f5      	b.n	801c288 <__ieee754_log+0x50>
 801c29c:	152c      	asrs	r4, r5, #20
 801c29e:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 801c2a2:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801c2a6:	441c      	add	r4, r3
 801c2a8:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 801c2ac:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 801c2b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801c2b4:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 801c2b8:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 801c2bc:	ea42 0105 	orr.w	r1, r2, r5
 801c2c0:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 801c2c4:	2200      	movs	r2, #0
 801c2c6:	4bb5      	ldr	r3, [pc, #724]	@ (801c59c <__ieee754_log+0x364>)
 801c2c8:	f7e3 ffee 	bl	80002a8 <__aeabi_dsub>
 801c2cc:	1cab      	adds	r3, r5, #2
 801c2ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801c2d2:	2b02      	cmp	r3, #2
 801c2d4:	4682      	mov	sl, r0
 801c2d6:	468b      	mov	fp, r1
 801c2d8:	f04f 0200 	mov.w	r2, #0
 801c2dc:	dc53      	bgt.n	801c386 <__ieee754_log+0x14e>
 801c2de:	2300      	movs	r3, #0
 801c2e0:	f7e4 fc02 	bl	8000ae8 <__aeabi_dcmpeq>
 801c2e4:	b1d0      	cbz	r0, 801c31c <__ieee754_log+0xe4>
 801c2e6:	2c00      	cmp	r4, #0
 801c2e8:	f000 8120 	beq.w	801c52c <__ieee754_log+0x2f4>
 801c2ec:	4620      	mov	r0, r4
 801c2ee:	f7e4 f929 	bl	8000544 <__aeabi_i2d>
 801c2f2:	a391      	add	r3, pc, #580	@ (adr r3, 801c538 <__ieee754_log+0x300>)
 801c2f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c2f8:	4606      	mov	r6, r0
 801c2fa:	460f      	mov	r7, r1
 801c2fc:	f7e4 f98c 	bl	8000618 <__aeabi_dmul>
 801c300:	a38f      	add	r3, pc, #572	@ (adr r3, 801c540 <__ieee754_log+0x308>)
 801c302:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c306:	4604      	mov	r4, r0
 801c308:	460d      	mov	r5, r1
 801c30a:	4630      	mov	r0, r6
 801c30c:	4639      	mov	r1, r7
 801c30e:	f7e4 f983 	bl	8000618 <__aeabi_dmul>
 801c312:	4602      	mov	r2, r0
 801c314:	460b      	mov	r3, r1
 801c316:	4620      	mov	r0, r4
 801c318:	4629      	mov	r1, r5
 801c31a:	e7ba      	b.n	801c292 <__ieee754_log+0x5a>
 801c31c:	a38a      	add	r3, pc, #552	@ (adr r3, 801c548 <__ieee754_log+0x310>)
 801c31e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c322:	4650      	mov	r0, sl
 801c324:	4659      	mov	r1, fp
 801c326:	f7e4 f977 	bl	8000618 <__aeabi_dmul>
 801c32a:	4602      	mov	r2, r0
 801c32c:	460b      	mov	r3, r1
 801c32e:	2000      	movs	r0, #0
 801c330:	499b      	ldr	r1, [pc, #620]	@ (801c5a0 <__ieee754_log+0x368>)
 801c332:	f7e3 ffb9 	bl	80002a8 <__aeabi_dsub>
 801c336:	4652      	mov	r2, sl
 801c338:	4606      	mov	r6, r0
 801c33a:	460f      	mov	r7, r1
 801c33c:	465b      	mov	r3, fp
 801c33e:	4650      	mov	r0, sl
 801c340:	4659      	mov	r1, fp
 801c342:	f7e4 f969 	bl	8000618 <__aeabi_dmul>
 801c346:	4602      	mov	r2, r0
 801c348:	460b      	mov	r3, r1
 801c34a:	4630      	mov	r0, r6
 801c34c:	4639      	mov	r1, r7
 801c34e:	f7e4 f963 	bl	8000618 <__aeabi_dmul>
 801c352:	4606      	mov	r6, r0
 801c354:	460f      	mov	r7, r1
 801c356:	b914      	cbnz	r4, 801c35e <__ieee754_log+0x126>
 801c358:	4632      	mov	r2, r6
 801c35a:	463b      	mov	r3, r7
 801c35c:	e0a0      	b.n	801c4a0 <__ieee754_log+0x268>
 801c35e:	4620      	mov	r0, r4
 801c360:	f7e4 f8f0 	bl	8000544 <__aeabi_i2d>
 801c364:	a374      	add	r3, pc, #464	@ (adr r3, 801c538 <__ieee754_log+0x300>)
 801c366:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c36a:	4680      	mov	r8, r0
 801c36c:	4689      	mov	r9, r1
 801c36e:	f7e4 f953 	bl	8000618 <__aeabi_dmul>
 801c372:	a373      	add	r3, pc, #460	@ (adr r3, 801c540 <__ieee754_log+0x308>)
 801c374:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c378:	4604      	mov	r4, r0
 801c37a:	460d      	mov	r5, r1
 801c37c:	4640      	mov	r0, r8
 801c37e:	4649      	mov	r1, r9
 801c380:	f7e4 f94a 	bl	8000618 <__aeabi_dmul>
 801c384:	e0a5      	b.n	801c4d2 <__ieee754_log+0x29a>
 801c386:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801c38a:	f7e3 ff8f 	bl	80002ac <__adddf3>
 801c38e:	4602      	mov	r2, r0
 801c390:	460b      	mov	r3, r1
 801c392:	4650      	mov	r0, sl
 801c394:	4659      	mov	r1, fp
 801c396:	f7e4 fa69 	bl	800086c <__aeabi_ddiv>
 801c39a:	e9cd 0100 	strd	r0, r1, [sp]
 801c39e:	4620      	mov	r0, r4
 801c3a0:	f7e4 f8d0 	bl	8000544 <__aeabi_i2d>
 801c3a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c3a8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801c3ac:	4610      	mov	r0, r2
 801c3ae:	4619      	mov	r1, r3
 801c3b0:	f7e4 f932 	bl	8000618 <__aeabi_dmul>
 801c3b4:	4602      	mov	r2, r0
 801c3b6:	460b      	mov	r3, r1
 801c3b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801c3bc:	f7e4 f92c 	bl	8000618 <__aeabi_dmul>
 801c3c0:	a363      	add	r3, pc, #396	@ (adr r3, 801c550 <__ieee754_log+0x318>)
 801c3c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c3c6:	4680      	mov	r8, r0
 801c3c8:	4689      	mov	r9, r1
 801c3ca:	f7e4 f925 	bl	8000618 <__aeabi_dmul>
 801c3ce:	a362      	add	r3, pc, #392	@ (adr r3, 801c558 <__ieee754_log+0x320>)
 801c3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c3d4:	f7e3 ff6a 	bl	80002ac <__adddf3>
 801c3d8:	4642      	mov	r2, r8
 801c3da:	464b      	mov	r3, r9
 801c3dc:	f7e4 f91c 	bl	8000618 <__aeabi_dmul>
 801c3e0:	a35f      	add	r3, pc, #380	@ (adr r3, 801c560 <__ieee754_log+0x328>)
 801c3e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c3e6:	f7e3 ff61 	bl	80002ac <__adddf3>
 801c3ea:	4642      	mov	r2, r8
 801c3ec:	464b      	mov	r3, r9
 801c3ee:	f7e4 f913 	bl	8000618 <__aeabi_dmul>
 801c3f2:	a35d      	add	r3, pc, #372	@ (adr r3, 801c568 <__ieee754_log+0x330>)
 801c3f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c3f8:	f7e3 ff58 	bl	80002ac <__adddf3>
 801c3fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801c400:	f7e4 f90a 	bl	8000618 <__aeabi_dmul>
 801c404:	a35a      	add	r3, pc, #360	@ (adr r3, 801c570 <__ieee754_log+0x338>)
 801c406:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c40a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801c40e:	4640      	mov	r0, r8
 801c410:	4649      	mov	r1, r9
 801c412:	f7e4 f901 	bl	8000618 <__aeabi_dmul>
 801c416:	a358      	add	r3, pc, #352	@ (adr r3, 801c578 <__ieee754_log+0x340>)
 801c418:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c41c:	f7e3 ff46 	bl	80002ac <__adddf3>
 801c420:	4642      	mov	r2, r8
 801c422:	464b      	mov	r3, r9
 801c424:	f7e4 f8f8 	bl	8000618 <__aeabi_dmul>
 801c428:	a355      	add	r3, pc, #340	@ (adr r3, 801c580 <__ieee754_log+0x348>)
 801c42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c42e:	f7e3 ff3d 	bl	80002ac <__adddf3>
 801c432:	4642      	mov	r2, r8
 801c434:	464b      	mov	r3, r9
 801c436:	f7e4 f8ef 	bl	8000618 <__aeabi_dmul>
 801c43a:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 801c43e:	4602      	mov	r2, r0
 801c440:	460b      	mov	r3, r1
 801c442:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 801c446:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801c44a:	f7e3 ff2f 	bl	80002ac <__adddf3>
 801c44e:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 801c452:	3551      	adds	r5, #81	@ 0x51
 801c454:	4335      	orrs	r5, r6
 801c456:	2d00      	cmp	r5, #0
 801c458:	4680      	mov	r8, r0
 801c45a:	4689      	mov	r9, r1
 801c45c:	dd48      	ble.n	801c4f0 <__ieee754_log+0x2b8>
 801c45e:	4b50      	ldr	r3, [pc, #320]	@ (801c5a0 <__ieee754_log+0x368>)
 801c460:	2200      	movs	r2, #0
 801c462:	4650      	mov	r0, sl
 801c464:	4659      	mov	r1, fp
 801c466:	f7e4 f8d7 	bl	8000618 <__aeabi_dmul>
 801c46a:	4652      	mov	r2, sl
 801c46c:	465b      	mov	r3, fp
 801c46e:	f7e4 f8d3 	bl	8000618 <__aeabi_dmul>
 801c472:	4602      	mov	r2, r0
 801c474:	460b      	mov	r3, r1
 801c476:	4606      	mov	r6, r0
 801c478:	460f      	mov	r7, r1
 801c47a:	4640      	mov	r0, r8
 801c47c:	4649      	mov	r1, r9
 801c47e:	f7e3 ff15 	bl	80002ac <__adddf3>
 801c482:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c486:	f7e4 f8c7 	bl	8000618 <__aeabi_dmul>
 801c48a:	4680      	mov	r8, r0
 801c48c:	4689      	mov	r9, r1
 801c48e:	b964      	cbnz	r4, 801c4aa <__ieee754_log+0x272>
 801c490:	4602      	mov	r2, r0
 801c492:	460b      	mov	r3, r1
 801c494:	4630      	mov	r0, r6
 801c496:	4639      	mov	r1, r7
 801c498:	f7e3 ff06 	bl	80002a8 <__aeabi_dsub>
 801c49c:	4602      	mov	r2, r0
 801c49e:	460b      	mov	r3, r1
 801c4a0:	4650      	mov	r0, sl
 801c4a2:	4659      	mov	r1, fp
 801c4a4:	f7e3 ff00 	bl	80002a8 <__aeabi_dsub>
 801c4a8:	e6da      	b.n	801c260 <__ieee754_log+0x28>
 801c4aa:	a323      	add	r3, pc, #140	@ (adr r3, 801c538 <__ieee754_log+0x300>)
 801c4ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c4b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c4b4:	f7e4 f8b0 	bl	8000618 <__aeabi_dmul>
 801c4b8:	a321      	add	r3, pc, #132	@ (adr r3, 801c540 <__ieee754_log+0x308>)
 801c4ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c4be:	4604      	mov	r4, r0
 801c4c0:	460d      	mov	r5, r1
 801c4c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c4c6:	f7e4 f8a7 	bl	8000618 <__aeabi_dmul>
 801c4ca:	4642      	mov	r2, r8
 801c4cc:	464b      	mov	r3, r9
 801c4ce:	f7e3 feed 	bl	80002ac <__adddf3>
 801c4d2:	4602      	mov	r2, r0
 801c4d4:	460b      	mov	r3, r1
 801c4d6:	4630      	mov	r0, r6
 801c4d8:	4639      	mov	r1, r7
 801c4da:	f7e3 fee5 	bl	80002a8 <__aeabi_dsub>
 801c4de:	4652      	mov	r2, sl
 801c4e0:	465b      	mov	r3, fp
 801c4e2:	f7e3 fee1 	bl	80002a8 <__aeabi_dsub>
 801c4e6:	4602      	mov	r2, r0
 801c4e8:	460b      	mov	r3, r1
 801c4ea:	4620      	mov	r0, r4
 801c4ec:	4629      	mov	r1, r5
 801c4ee:	e7d9      	b.n	801c4a4 <__ieee754_log+0x26c>
 801c4f0:	4602      	mov	r2, r0
 801c4f2:	460b      	mov	r3, r1
 801c4f4:	4650      	mov	r0, sl
 801c4f6:	4659      	mov	r1, fp
 801c4f8:	f7e3 fed6 	bl	80002a8 <__aeabi_dsub>
 801c4fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 801c500:	f7e4 f88a 	bl	8000618 <__aeabi_dmul>
 801c504:	4606      	mov	r6, r0
 801c506:	460f      	mov	r7, r1
 801c508:	2c00      	cmp	r4, #0
 801c50a:	f43f af25 	beq.w	801c358 <__ieee754_log+0x120>
 801c50e:	a30a      	add	r3, pc, #40	@ (adr r3, 801c538 <__ieee754_log+0x300>)
 801c510:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c514:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c518:	f7e4 f87e 	bl	8000618 <__aeabi_dmul>
 801c51c:	a308      	add	r3, pc, #32	@ (adr r3, 801c540 <__ieee754_log+0x308>)
 801c51e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c522:	4604      	mov	r4, r0
 801c524:	460d      	mov	r5, r1
 801c526:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801c52a:	e729      	b.n	801c380 <__ieee754_log+0x148>
 801c52c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 801c588 <__ieee754_log+0x350>
 801c530:	e698      	b.n	801c264 <__ieee754_log+0x2c>
 801c532:	bf00      	nop
 801c534:	f3af 8000 	nop.w
 801c538:	fee00000 	.word	0xfee00000
 801c53c:	3fe62e42 	.word	0x3fe62e42
 801c540:	35793c76 	.word	0x35793c76
 801c544:	3dea39ef 	.word	0x3dea39ef
 801c548:	55555555 	.word	0x55555555
 801c54c:	3fd55555 	.word	0x3fd55555
 801c550:	df3e5244 	.word	0xdf3e5244
 801c554:	3fc2f112 	.word	0x3fc2f112
 801c558:	96cb03de 	.word	0x96cb03de
 801c55c:	3fc74664 	.word	0x3fc74664
 801c560:	94229359 	.word	0x94229359
 801c564:	3fd24924 	.word	0x3fd24924
 801c568:	55555593 	.word	0x55555593
 801c56c:	3fe55555 	.word	0x3fe55555
 801c570:	d078c69f 	.word	0xd078c69f
 801c574:	3fc39a09 	.word	0x3fc39a09
 801c578:	1d8e78af 	.word	0x1d8e78af
 801c57c:	3fcc71c5 	.word	0x3fcc71c5
 801c580:	9997fa04 	.word	0x9997fa04
 801c584:	3fd99999 	.word	0x3fd99999
	...
 801c590:	c3500000 	.word	0xc3500000
 801c594:	43500000 	.word	0x43500000
 801c598:	7fefffff 	.word	0x7fefffff
 801c59c:	3ff00000 	.word	0x3ff00000
 801c5a0:	3fe00000 	.word	0x3fe00000

0801c5a4 <__ieee754_asinf>:
 801c5a4:	b538      	push	{r3, r4, r5, lr}
 801c5a6:	ee10 5a10 	vmov	r5, s0
 801c5aa:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801c5ae:	f1b4 5f7e 	cmp.w	r4, #1065353216	@ 0x3f800000
 801c5b2:	ed2d 8b04 	vpush	{d8-d9}
 801c5b6:	d10c      	bne.n	801c5d2 <__ieee754_asinf+0x2e>
 801c5b8:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801c72c <__ieee754_asinf+0x188>
 801c5bc:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 801c730 <__ieee754_asinf+0x18c>
 801c5c0:	ee60 7a27 	vmul.f32	s15, s0, s15
 801c5c4:	eee0 7a07 	vfma.f32	s15, s0, s14
 801c5c8:	eeb0 0a67 	vmov.f32	s0, s15
 801c5cc:	ecbd 8b04 	vpop	{d8-d9}
 801c5d0:	bd38      	pop	{r3, r4, r5, pc}
 801c5d2:	d904      	bls.n	801c5de <__ieee754_asinf+0x3a>
 801c5d4:	ee70 7a40 	vsub.f32	s15, s0, s0
 801c5d8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801c5dc:	e7f6      	b.n	801c5cc <__ieee754_asinf+0x28>
 801c5de:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 801c5e2:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 801c5e6:	d20b      	bcs.n	801c600 <__ieee754_asinf+0x5c>
 801c5e8:	f1b4 5f48 	cmp.w	r4, #838860800	@ 0x32000000
 801c5ec:	d252      	bcs.n	801c694 <__ieee754_asinf+0xf0>
 801c5ee:	eddf 7a51 	vldr	s15, [pc, #324]	@ 801c734 <__ieee754_asinf+0x190>
 801c5f2:	ee70 7a27 	vadd.f32	s15, s0, s15
 801c5f6:	eef4 7ae8 	vcmpe.f32	s15, s17
 801c5fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c5fe:	dce5      	bgt.n	801c5cc <__ieee754_asinf+0x28>
 801c600:	f7ff fd02 	bl	801c008 <fabsf>
 801c604:	ee38 8ac0 	vsub.f32	s16, s17, s0
 801c608:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 801c60c:	ee28 8a27 	vmul.f32	s16, s16, s15
 801c610:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801c738 <__ieee754_asinf+0x194>
 801c614:	eddf 7a49 	vldr	s15, [pc, #292]	@ 801c73c <__ieee754_asinf+0x198>
 801c618:	ed9f 9a49 	vldr	s18, [pc, #292]	@ 801c740 <__ieee754_asinf+0x19c>
 801c61c:	eea8 7a27 	vfma.f32	s14, s16, s15
 801c620:	eddf 7a48 	vldr	s15, [pc, #288]	@ 801c744 <__ieee754_asinf+0x1a0>
 801c624:	eee7 7a08 	vfma.f32	s15, s14, s16
 801c628:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 801c748 <__ieee754_asinf+0x1a4>
 801c62c:	eea7 7a88 	vfma.f32	s14, s15, s16
 801c630:	eddf 7a46 	vldr	s15, [pc, #280]	@ 801c74c <__ieee754_asinf+0x1a8>
 801c634:	eee7 7a08 	vfma.f32	s15, s14, s16
 801c638:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 801c750 <__ieee754_asinf+0x1ac>
 801c63c:	eea7 9a88 	vfma.f32	s18, s15, s16
 801c640:	eddf 7a44 	vldr	s15, [pc, #272]	@ 801c754 <__ieee754_asinf+0x1b0>
 801c644:	eee8 7a07 	vfma.f32	s15, s16, s14
 801c648:	ed9f 7a43 	vldr	s14, [pc, #268]	@ 801c758 <__ieee754_asinf+0x1b4>
 801c64c:	eea7 7a88 	vfma.f32	s14, s15, s16
 801c650:	eddf 7a42 	vldr	s15, [pc, #264]	@ 801c75c <__ieee754_asinf+0x1b8>
 801c654:	eee7 7a08 	vfma.f32	s15, s14, s16
 801c658:	eeb0 0a48 	vmov.f32	s0, s16
 801c65c:	eee7 8a88 	vfma.f32	s17, s15, s16
 801c660:	f000 f9f8 	bl	801ca54 <__ieee754_sqrtf>
 801c664:	4b3e      	ldr	r3, [pc, #248]	@ (801c760 <__ieee754_asinf+0x1bc>)
 801c666:	ee29 9a08 	vmul.f32	s18, s18, s16
 801c66a:	429c      	cmp	r4, r3
 801c66c:	ee89 6a28 	vdiv.f32	s12, s18, s17
 801c670:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 801c674:	d93d      	bls.n	801c6f2 <__ieee754_asinf+0x14e>
 801c676:	eea0 0a06 	vfma.f32	s0, s0, s12
 801c67a:	eddf 7a3a 	vldr	s15, [pc, #232]	@ 801c764 <__ieee754_asinf+0x1c0>
 801c67e:	eee0 7a26 	vfma.f32	s15, s0, s13
 801c682:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 801c730 <__ieee754_asinf+0x18c>
 801c686:	ee30 0a67 	vsub.f32	s0, s0, s15
 801c68a:	2d00      	cmp	r5, #0
 801c68c:	bfd8      	it	le
 801c68e:	eeb1 0a40 	vnegle.f32	s0, s0
 801c692:	e79b      	b.n	801c5cc <__ieee754_asinf+0x28>
 801c694:	ee60 7a00 	vmul.f32	s15, s0, s0
 801c698:	eddf 6a28 	vldr	s13, [pc, #160]	@ 801c73c <__ieee754_asinf+0x198>
 801c69c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 801c738 <__ieee754_asinf+0x194>
 801c6a0:	ed9f 6a2b 	vldr	s12, [pc, #172]	@ 801c750 <__ieee754_asinf+0x1ac>
 801c6a4:	eea7 7aa6 	vfma.f32	s14, s15, s13
 801c6a8:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801c744 <__ieee754_asinf+0x1a0>
 801c6ac:	eee7 6a27 	vfma.f32	s13, s14, s15
 801c6b0:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 801c748 <__ieee754_asinf+0x1a4>
 801c6b4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801c6b8:	eddf 6a24 	vldr	s13, [pc, #144]	@ 801c74c <__ieee754_asinf+0x1a8>
 801c6bc:	eee7 6a27 	vfma.f32	s13, s14, s15
 801c6c0:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 801c740 <__ieee754_asinf+0x19c>
 801c6c4:	eea6 7aa7 	vfma.f32	s14, s13, s15
 801c6c8:	eddf 6a22 	vldr	s13, [pc, #136]	@ 801c754 <__ieee754_asinf+0x1b0>
 801c6cc:	eee7 6a86 	vfma.f32	s13, s15, s12
 801c6d0:	ed9f 6a21 	vldr	s12, [pc, #132]	@ 801c758 <__ieee754_asinf+0x1b4>
 801c6d4:	eea6 6aa7 	vfma.f32	s12, s13, s15
 801c6d8:	eddf 6a20 	vldr	s13, [pc, #128]	@ 801c75c <__ieee754_asinf+0x1b8>
 801c6dc:	eee6 6a27 	vfma.f32	s13, s12, s15
 801c6e0:	ee27 7a27 	vmul.f32	s14, s14, s15
 801c6e4:	eee6 8aa7 	vfma.f32	s17, s13, s15
 801c6e8:	eec7 7a28 	vdiv.f32	s15, s14, s17
 801c6ec:	eea0 0a27 	vfma.f32	s0, s0, s15
 801c6f0:	e76c      	b.n	801c5cc <__ieee754_asinf+0x28>
 801c6f2:	ee10 3a10 	vmov	r3, s0
 801c6f6:	f36f 030b 	bfc	r3, #0, #12
 801c6fa:	ee07 3a10 	vmov	s14, r3
 801c6fe:	eea7 8a47 	vfms.f32	s16, s14, s14
 801c702:	ee70 5a00 	vadd.f32	s11, s0, s0
 801c706:	ee30 0a07 	vadd.f32	s0, s0, s14
 801c70a:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801c72c <__ieee754_asinf+0x188>
 801c70e:	ee88 5a00 	vdiv.f32	s10, s16, s0
 801c712:	ed9f 0a15 	vldr	s0, [pc, #84]	@ 801c768 <__ieee754_asinf+0x1c4>
 801c716:	eee5 7a66 	vfms.f32	s15, s10, s13
 801c71a:	eed5 7a86 	vfnms.f32	s15, s11, s12
 801c71e:	eeb0 6a40 	vmov.f32	s12, s0
 801c722:	eea7 6a66 	vfms.f32	s12, s14, s13
 801c726:	ee77 7ac6 	vsub.f32	s15, s15, s12
 801c72a:	e7ac      	b.n	801c686 <__ieee754_asinf+0xe2>
 801c72c:	b33bbd2e 	.word	0xb33bbd2e
 801c730:	3fc90fdb 	.word	0x3fc90fdb
 801c734:	7149f2ca 	.word	0x7149f2ca
 801c738:	3a4f7f04 	.word	0x3a4f7f04
 801c73c:	3811ef08 	.word	0x3811ef08
 801c740:	3e2aaaab 	.word	0x3e2aaaab
 801c744:	bd241146 	.word	0xbd241146
 801c748:	3e4e0aa8 	.word	0x3e4e0aa8
 801c74c:	bea6b090 	.word	0xbea6b090
 801c750:	3d9dc62e 	.word	0x3d9dc62e
 801c754:	bf303361 	.word	0xbf303361
 801c758:	4001572d 	.word	0x4001572d
 801c75c:	c019d139 	.word	0xc019d139
 801c760:	3f799999 	.word	0x3f799999
 801c764:	333bbd2e 	.word	0x333bbd2e
 801c768:	3f490fdb 	.word	0x3f490fdb

0801c76c <__ieee754_atan2f>:
 801c76c:	ee10 2a90 	vmov	r2, s1
 801c770:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 801c774:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801c778:	b510      	push	{r4, lr}
 801c77a:	eef0 7a40 	vmov.f32	s15, s0
 801c77e:	d806      	bhi.n	801c78e <__ieee754_atan2f+0x22>
 801c780:	ee10 0a10 	vmov	r0, s0
 801c784:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 801c788:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801c78c:	d904      	bls.n	801c798 <__ieee754_atan2f+0x2c>
 801c78e:	ee77 7aa0 	vadd.f32	s15, s15, s1
 801c792:	eeb0 0a67 	vmov.f32	s0, s15
 801c796:	bd10      	pop	{r4, pc}
 801c798:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 801c79c:	d103      	bne.n	801c7a6 <__ieee754_atan2f+0x3a>
 801c79e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801c7a2:	f000 b883 	b.w	801c8ac <atanf>
 801c7a6:	1794      	asrs	r4, r2, #30
 801c7a8:	f004 0402 	and.w	r4, r4, #2
 801c7ac:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 801c7b0:	b943      	cbnz	r3, 801c7c4 <__ieee754_atan2f+0x58>
 801c7b2:	2c02      	cmp	r4, #2
 801c7b4:	d05e      	beq.n	801c874 <__ieee754_atan2f+0x108>
 801c7b6:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801c888 <__ieee754_atan2f+0x11c>
 801c7ba:	2c03      	cmp	r4, #3
 801c7bc:	bf08      	it	eq
 801c7be:	eef0 7a47 	vmoveq.f32	s15, s14
 801c7c2:	e7e6      	b.n	801c792 <__ieee754_atan2f+0x26>
 801c7c4:	b941      	cbnz	r1, 801c7d8 <__ieee754_atan2f+0x6c>
 801c7c6:	eddf 7a31 	vldr	s15, [pc, #196]	@ 801c88c <__ieee754_atan2f+0x120>
 801c7ca:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801c890 <__ieee754_atan2f+0x124>
 801c7ce:	2800      	cmp	r0, #0
 801c7d0:	bfa8      	it	ge
 801c7d2:	eef0 7a47 	vmovge.f32	s15, s14
 801c7d6:	e7dc      	b.n	801c792 <__ieee754_atan2f+0x26>
 801c7d8:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801c7dc:	d110      	bne.n	801c800 <__ieee754_atan2f+0x94>
 801c7de:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801c7e2:	f104 34ff 	add.w	r4, r4, #4294967295
 801c7e6:	d107      	bne.n	801c7f8 <__ieee754_atan2f+0x8c>
 801c7e8:	2c02      	cmp	r4, #2
 801c7ea:	d846      	bhi.n	801c87a <__ieee754_atan2f+0x10e>
 801c7ec:	4b29      	ldr	r3, [pc, #164]	@ (801c894 <__ieee754_atan2f+0x128>)
 801c7ee:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801c7f2:	edd3 7a00 	vldr	s15, [r3]
 801c7f6:	e7cc      	b.n	801c792 <__ieee754_atan2f+0x26>
 801c7f8:	2c02      	cmp	r4, #2
 801c7fa:	d841      	bhi.n	801c880 <__ieee754_atan2f+0x114>
 801c7fc:	4b26      	ldr	r3, [pc, #152]	@ (801c898 <__ieee754_atan2f+0x12c>)
 801c7fe:	e7f6      	b.n	801c7ee <__ieee754_atan2f+0x82>
 801c800:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801c804:	d0df      	beq.n	801c7c6 <__ieee754_atan2f+0x5a>
 801c806:	1a5b      	subs	r3, r3, r1
 801c808:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 801c80c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 801c810:	da1a      	bge.n	801c848 <__ieee754_atan2f+0xdc>
 801c812:	2a00      	cmp	r2, #0
 801c814:	da01      	bge.n	801c81a <__ieee754_atan2f+0xae>
 801c816:	313c      	adds	r1, #60	@ 0x3c
 801c818:	db19      	blt.n	801c84e <__ieee754_atan2f+0xe2>
 801c81a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801c81e:	f7ff fbf3 	bl	801c008 <fabsf>
 801c822:	f000 f843 	bl	801c8ac <atanf>
 801c826:	eef0 7a40 	vmov.f32	s15, s0
 801c82a:	2c01      	cmp	r4, #1
 801c82c:	d012      	beq.n	801c854 <__ieee754_atan2f+0xe8>
 801c82e:	2c02      	cmp	r4, #2
 801c830:	d017      	beq.n	801c862 <__ieee754_atan2f+0xf6>
 801c832:	2c00      	cmp	r4, #0
 801c834:	d0ad      	beq.n	801c792 <__ieee754_atan2f+0x26>
 801c836:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 801c89c <__ieee754_atan2f+0x130>
 801c83a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c83e:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 801c8a0 <__ieee754_atan2f+0x134>
 801c842:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c846:	e7a4      	b.n	801c792 <__ieee754_atan2f+0x26>
 801c848:	eddf 7a11 	vldr	s15, [pc, #68]	@ 801c890 <__ieee754_atan2f+0x124>
 801c84c:	e7ed      	b.n	801c82a <__ieee754_atan2f+0xbe>
 801c84e:	eddf 7a15 	vldr	s15, [pc, #84]	@ 801c8a4 <__ieee754_atan2f+0x138>
 801c852:	e7ea      	b.n	801c82a <__ieee754_atan2f+0xbe>
 801c854:	ee17 3a90 	vmov	r3, s15
 801c858:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 801c85c:	ee07 3a90 	vmov	s15, r3
 801c860:	e797      	b.n	801c792 <__ieee754_atan2f+0x26>
 801c862:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 801c89c <__ieee754_atan2f+0x130>
 801c866:	ee77 7a87 	vadd.f32	s15, s15, s14
 801c86a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 801c8a0 <__ieee754_atan2f+0x134>
 801c86e:	ee77 7a67 	vsub.f32	s15, s14, s15
 801c872:	e78e      	b.n	801c792 <__ieee754_atan2f+0x26>
 801c874:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 801c8a0 <__ieee754_atan2f+0x134>
 801c878:	e78b      	b.n	801c792 <__ieee754_atan2f+0x26>
 801c87a:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 801c8a8 <__ieee754_atan2f+0x13c>
 801c87e:	e788      	b.n	801c792 <__ieee754_atan2f+0x26>
 801c880:	eddf 7a08 	vldr	s15, [pc, #32]	@ 801c8a4 <__ieee754_atan2f+0x138>
 801c884:	e785      	b.n	801c792 <__ieee754_atan2f+0x26>
 801c886:	bf00      	nop
 801c888:	c0490fdb 	.word	0xc0490fdb
 801c88c:	bfc90fdb 	.word	0xbfc90fdb
 801c890:	3fc90fdb 	.word	0x3fc90fdb
 801c894:	0801d62c 	.word	0x0801d62c
 801c898:	0801d620 	.word	0x0801d620
 801c89c:	33bbbd2e 	.word	0x33bbbd2e
 801c8a0:	40490fdb 	.word	0x40490fdb
 801c8a4:	00000000 	.word	0x00000000
 801c8a8:	3f490fdb 	.word	0x3f490fdb

0801c8ac <atanf>:
 801c8ac:	b538      	push	{r3, r4, r5, lr}
 801c8ae:	ee10 5a10 	vmov	r5, s0
 801c8b2:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801c8b6:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801c8ba:	eef0 7a40 	vmov.f32	s15, s0
 801c8be:	d310      	bcc.n	801c8e2 <atanf+0x36>
 801c8c0:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 801c8c4:	d904      	bls.n	801c8d0 <atanf+0x24>
 801c8c6:	ee70 7a00 	vadd.f32	s15, s0, s0
 801c8ca:	eeb0 0a67 	vmov.f32	s0, s15
 801c8ce:	bd38      	pop	{r3, r4, r5, pc}
 801c8d0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 801ca08 <atanf+0x15c>
 801c8d4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 801ca0c <atanf+0x160>
 801c8d8:	2d00      	cmp	r5, #0
 801c8da:	bfc8      	it	gt
 801c8dc:	eef0 7a47 	vmovgt.f32	s15, s14
 801c8e0:	e7f3      	b.n	801c8ca <atanf+0x1e>
 801c8e2:	4b4b      	ldr	r3, [pc, #300]	@ (801ca10 <atanf+0x164>)
 801c8e4:	429c      	cmp	r4, r3
 801c8e6:	d810      	bhi.n	801c90a <atanf+0x5e>
 801c8e8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 801c8ec:	d20a      	bcs.n	801c904 <atanf+0x58>
 801c8ee:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 801ca14 <atanf+0x168>
 801c8f2:	ee30 7a07 	vadd.f32	s14, s0, s14
 801c8f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801c8fa:	eeb4 7ae6 	vcmpe.f32	s14, s13
 801c8fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801c902:	dce2      	bgt.n	801c8ca <atanf+0x1e>
 801c904:	f04f 33ff 	mov.w	r3, #4294967295
 801c908:	e013      	b.n	801c932 <atanf+0x86>
 801c90a:	f7ff fb7d 	bl	801c008 <fabsf>
 801c90e:	4b42      	ldr	r3, [pc, #264]	@ (801ca18 <atanf+0x16c>)
 801c910:	429c      	cmp	r4, r3
 801c912:	d84f      	bhi.n	801c9b4 <atanf+0x108>
 801c914:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 801c918:	429c      	cmp	r4, r3
 801c91a:	d841      	bhi.n	801c9a0 <atanf+0xf4>
 801c91c:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 801c920:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801c924:	eea0 7a27 	vfma.f32	s14, s0, s15
 801c928:	2300      	movs	r3, #0
 801c92a:	ee30 0a27 	vadd.f32	s0, s0, s15
 801c92e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801c932:	1c5a      	adds	r2, r3, #1
 801c934:	ee27 6aa7 	vmul.f32	s12, s15, s15
 801c938:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 801ca1c <atanf+0x170>
 801c93c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 801ca20 <atanf+0x174>
 801c940:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 801ca24 <atanf+0x178>
 801c944:	ee66 6a06 	vmul.f32	s13, s12, s12
 801c948:	eee6 5a87 	vfma.f32	s11, s13, s14
 801c94c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 801ca28 <atanf+0x17c>
 801c950:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801c954:	eddf 5a35 	vldr	s11, [pc, #212]	@ 801ca2c <atanf+0x180>
 801c958:	eee7 5a26 	vfma.f32	s11, s14, s13
 801c95c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 801ca30 <atanf+0x184>
 801c960:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801c964:	eddf 5a33 	vldr	s11, [pc, #204]	@ 801ca34 <atanf+0x188>
 801c968:	eee7 5a26 	vfma.f32	s11, s14, s13
 801c96c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 801ca38 <atanf+0x18c>
 801c970:	eea6 5a87 	vfma.f32	s10, s13, s14
 801c974:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801ca3c <atanf+0x190>
 801c978:	eea5 7a26 	vfma.f32	s14, s10, s13
 801c97c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 801ca40 <atanf+0x194>
 801c980:	eea7 5a26 	vfma.f32	s10, s14, s13
 801c984:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 801ca44 <atanf+0x198>
 801c988:	eea5 7a26 	vfma.f32	s14, s10, s13
 801c98c:	ee27 7a26 	vmul.f32	s14, s14, s13
 801c990:	eea5 7a86 	vfma.f32	s14, s11, s12
 801c994:	ee27 7a87 	vmul.f32	s14, s15, s14
 801c998:	d121      	bne.n	801c9de <atanf+0x132>
 801c99a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801c99e:	e794      	b.n	801c8ca <atanf+0x1e>
 801c9a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 801c9a4:	ee30 7a67 	vsub.f32	s14, s0, s15
 801c9a8:	ee30 0a27 	vadd.f32	s0, s0, s15
 801c9ac:	2301      	movs	r3, #1
 801c9ae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801c9b2:	e7be      	b.n	801c932 <atanf+0x86>
 801c9b4:	4b24      	ldr	r3, [pc, #144]	@ (801ca48 <atanf+0x19c>)
 801c9b6:	429c      	cmp	r4, r3
 801c9b8:	d80b      	bhi.n	801c9d2 <atanf+0x126>
 801c9ba:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801c9be:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 801c9c2:	eea0 7a27 	vfma.f32	s14, s0, s15
 801c9c6:	2302      	movs	r3, #2
 801c9c8:	ee70 6a67 	vsub.f32	s13, s0, s15
 801c9cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801c9d0:	e7af      	b.n	801c932 <atanf+0x86>
 801c9d2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 801c9d6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801c9da:	2303      	movs	r3, #3
 801c9dc:	e7a9      	b.n	801c932 <atanf+0x86>
 801c9de:	4a1b      	ldr	r2, [pc, #108]	@ (801ca4c <atanf+0x1a0>)
 801c9e0:	491b      	ldr	r1, [pc, #108]	@ (801ca50 <atanf+0x1a4>)
 801c9e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 801c9e6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 801c9ea:	edd3 6a00 	vldr	s13, [r3]
 801c9ee:	ee37 7a66 	vsub.f32	s14, s14, s13
 801c9f2:	2d00      	cmp	r5, #0
 801c9f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 801c9f8:	edd2 7a00 	vldr	s15, [r2]
 801c9fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801ca00:	bfb8      	it	lt
 801ca02:	eef1 7a67 	vneglt.f32	s15, s15
 801ca06:	e760      	b.n	801c8ca <atanf+0x1e>
 801ca08:	bfc90fdb 	.word	0xbfc90fdb
 801ca0c:	3fc90fdb 	.word	0x3fc90fdb
 801ca10:	3edfffff 	.word	0x3edfffff
 801ca14:	7149f2ca 	.word	0x7149f2ca
 801ca18:	3f97ffff 	.word	0x3f97ffff
 801ca1c:	3c8569d7 	.word	0x3c8569d7
 801ca20:	3d4bda59 	.word	0x3d4bda59
 801ca24:	bd6ef16b 	.word	0xbd6ef16b
 801ca28:	3d886b35 	.word	0x3d886b35
 801ca2c:	3dba2e6e 	.word	0x3dba2e6e
 801ca30:	3e124925 	.word	0x3e124925
 801ca34:	3eaaaaab 	.word	0x3eaaaaab
 801ca38:	bd15a221 	.word	0xbd15a221
 801ca3c:	bd9d8795 	.word	0xbd9d8795
 801ca40:	bde38e38 	.word	0xbde38e38
 801ca44:	be4ccccd 	.word	0xbe4ccccd
 801ca48:	401bffff 	.word	0x401bffff
 801ca4c:	0801d648 	.word	0x0801d648
 801ca50:	0801d638 	.word	0x0801d638

0801ca54 <__ieee754_sqrtf>:
 801ca54:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801ca58:	4770      	bx	lr
	...

0801ca5c <_init>:
 801ca5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ca5e:	bf00      	nop
 801ca60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ca62:	bc08      	pop	{r3}
 801ca64:	469e      	mov	lr, r3
 801ca66:	4770      	bx	lr

0801ca68 <_fini>:
 801ca68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ca6a:	bf00      	nop
 801ca6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ca6e:	bc08      	pop	{r3}
 801ca70:	469e      	mov	lr, r3
 801ca72:	4770      	bx	lr
