\hypertarget{group___s_m_a_r_t_c_a_r_d___mode}{}\section{S\+M\+A\+R\+T\+C\+A\+RD Transfer Mode}
\label{group___s_m_a_r_t_c_a_r_d___mode}\index{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode@{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___s_m_a_r_t_c_a_r_d___mode_ga88cae88197abe0d85a82c6335454ab84}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+RX}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE})
\item 
\#define \hyperlink{group___s_m_a_r_t_c_a_r_d___mode_ga32859d392982097d1c2c95cd7332bcf7}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+TX}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE})
\item 
\#define \hyperlink{group___s_m_a_r_t_c_a_r_d___mode_gac481921bcb3a053264f1ddc92164bda6}{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX}~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE} $\vert$\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}))
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___mode_ga88cae88197abe0d85a82c6335454ab84}\label{group___s_m_a_r_t_c_a_r_d___mode_ga88cae88197abe0d85a82c6335454ab84}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode@{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+RX@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+RX}}
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+RX@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+RX}!S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode@{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode}}
\subsubsection{\texorpdfstring{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+RX}{SMARTCARD\_MODE\_RX}}
{\footnotesize\ttfamily \#define S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+RX~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE})}

S\+M\+A\+R\+T\+C\+A\+RD RX mode \mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___mode_ga32859d392982097d1c2c95cd7332bcf7}\label{group___s_m_a_r_t_c_a_r_d___mode_ga32859d392982097d1c2c95cd7332bcf7}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode@{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+TX@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+TX}}
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+TX@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+TX}!S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode@{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode}}
\subsubsection{\texorpdfstring{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+TX}{SMARTCARD\_MODE\_TX}}
{\footnotesize\ttfamily \#define S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+TX~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE})}

S\+M\+A\+R\+T\+C\+A\+RD TX mode \mbox{\Hypertarget{group___s_m_a_r_t_c_a_r_d___mode_gac481921bcb3a053264f1ddc92164bda6}\label{group___s_m_a_r_t_c_a_r_d___mode_gac481921bcb3a053264f1ddc92164bda6}} 
\index{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode@{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode}!S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX}}
\index{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX@{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX}!S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode@{S\+M\+A\+R\+T\+C\+A\+R\+D Transfer Mode}}
\subsubsection{\texorpdfstring{S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX}{SMARTCARD\_MODE\_TX\_RX}}
{\footnotesize\ttfamily \#define S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+M\+O\+D\+E\+\_\+\+T\+X\+\_\+\+RX~((uint32\+\_\+t)(\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+TE} $\vert$\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{U\+S\+A\+R\+T\+\_\+\+C\+R1\+\_\+\+RE}))}

S\+M\+A\+R\+T\+C\+A\+RD RX and TX mode 