---
layout: default
title: "PCB Impedance Control | ãƒ—ãƒªãƒ³ãƒˆåŸºæ¿ã®ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡"
---

---

# ğŸ“ PCB Impedance Control / ãƒ—ãƒªãƒ³ãƒˆåŸºæ¿ã®ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡

---

## ğŸ”— ãƒªãƒ³ã‚¯ / Links

| Link | Badge |
|---|---|
| ğŸŒ View Site | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/impedance-control) |
| ğŸ“‚ View Repo | [![View Repo](https://img.shields.io/badge/View-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/blob/main/Assembly-Integration/PCB/impedance-control.md) |

---

## ğŸ“‘ ç›®æ¬¡ / Table of Contents
- [ğŸ— æ¦‚è¦ / Overview](#-æ¦‚è¦--overview)
- [ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design-Targets](#-è¨­è¨ˆã‚´ãƒ¼ãƒ«--design-targets)
- [ğŸ”‘ åŸºæœ¬æ¦‚å¿µ / Fundamentals](#-åŸºæœ¬æ¦‚å¿µ--fundamentals)
- [ğŸ“Š è¨ˆç®—å¼ / Calculation-Formulas](#-è¨ˆç®—å¼--calculation-formulas)
- [ğŸ§® å·®å‹•ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ / Differential-Impedance](#-å·®å‹•ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹--differential-impedance)
- [ğŸ§ª å®Ÿæ¸¬ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ / Measurement--Simulation](#-å®Ÿæ¸¬ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³--measurement--simulation)
- [ğŸ§© DFM/è£½é€ å…¬å·® / DFM--Tolerances](#-dfmè£½é€ å…¬å·®--dfm--tolerances)
- [âœ… ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ / Checklist](#-ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ--checklist)
- [ğŸ§­ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢ / Handoff-Template](#-ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢--handoff-template)
- [ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related-Links](#-é–¢é€£ãƒªãƒ³ã‚¯--related-links)
- [â¬†ï¸ Back to PCB](#ï¸-back-to-pcb)

---

## ğŸ— æ¦‚è¦ / Overview
é«˜é€Ÿä¿¡å·ä¼é€ã«ãŠã„ã¦ã€ä¼é€ç·šè·¯ã®**ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹åˆ¶å¾¡**ã¯å¿…é ˆã§ã™ã€‚  
*In high-speed transmission, impedance control for transmission lines is essential.*

ç‰¹ã«**ã‚¯ãƒ­ãƒƒã‚¯ãƒ»å·®å‹•ãƒšã‚¢ãƒ»é«˜é€Ÿãƒã‚¹**ã§ã¯ã€ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ä¹±ã‚ŒãŒåå°„ãƒ»ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ãƒ»ã‚¸ãƒƒã‚¿ã®ä¸»å› ã«ãªã‚Šã¾ã™ã€‚  
*For clocks, differential pairs, and high-speed buses, mismatch drives reflection, crosstalk, and jitter.*

---

## ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design Targets

| ç¨®é¡ / Type | ä»£è¡¨å€¤ / Target | ç”¨é€” / Use |
|---|---|---|
| å˜ç«¯ / Single-ended | 50 Î© (Â±10%) | æ±ç”¨é«˜é€Ÿä¿¡å· |
| å·®å‹• / Differential | 100 Î© | Ethernet / HDMI |
| å·®å‹• / Differential | 90 Î© | USB 2.0 HS |
| å·®å‹• / Differential | 85 Î© | PCIe |

> ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ã‚’æœ€å„ªå…ˆã—ã€**éŠ…åšãƒ»èª˜é›»ä½“ãƒ»ã‚¨ãƒƒãƒãƒ³ã‚°**ãªã©ã®è£½é€ å…¬å·®ã‚’è¦‹è¾¼ã‚“ã§ç·šå¹…/é–“éš”ã‚’å¾®èª¿æ•´ã—ã¾ã™ã€‚  
> *Follow protocol specs first; tune width/spacing with fab tolerances (copper, dielectric, etch).*

---

## ğŸ”‘ åŸºæœ¬æ¦‚å¿µ / Fundamentals
- **ãƒã‚¤ã‚¯ãƒ­ã‚¹ãƒˆãƒªãƒƒãƒ—ï¼ˆå¤–å±¤ï¼‰**ï¼šç©ºæ°—å¢ƒç•Œã®å½±éŸ¿ã§å®ŸåŠ¹æ¯”èª˜é›»ç‡ãŒä¸‹ãŒã‚Šã€Z0ã¯é«˜ã‚ã«å‡ºã‚„ã™ã„ã€‚  
  *Microstrip (outer): air boundary lowers effective Îµr â†’ higher Z0 tendency.*
- **ã‚¹ãƒˆãƒªãƒƒãƒ—ãƒ©ã‚¤ãƒ³ï¼ˆå†…å±¤ï¼‰**ï¼šèª˜é›»ä½“ã«ã‚µãƒ³ãƒ‰ã‚¤ãƒƒãƒã•ã‚Œå‡ä¸€æ€§ãŒé«˜ãã€ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯æŠ‘åˆ¶ã«æœ‰åˆ©ã€‚  
  *Stripline (inner): sandwiched in dielectric â†’ better uniformity and lower crosstalk.*
- **å·®å‹•ãƒšã‚¢**ï¼šãƒšã‚¢é–“éš” $s$ ã¨ç·šå¹… $w$ ã®æ¯” $s/w$ ãŒæ”¯é…çš„ã€‚  
  *Differential pairs: spacing-to-width ratio $s/w$ dominates behavior.*

---

## ğŸ“Š è¨ˆç®—å¼ / Calculation Formulas

- **Microstripï¼ˆå¤–å±¤ï¼‰**

$$
Z_0 \approx \frac{60}{\sqrt{\varepsilon_r}} \ln\!\left(\frac{8h}{w+t}\right)
$$

- **Striplineï¼ˆå†…å±¤ï¼‰**

$$
Z_0 \approx \frac{60}{\sqrt{\varepsilon_r}} \ln\!\left(\frac{4h}{0.67\pi(w+t)}\right)
$$

ã“ã“ã§ï¼š$h$=èª˜é›»ä½“åš, $w$=ç·šå¹…, $t$=éŠ…åš, $\varepsilon_r$=æ¯”èª˜é›»ç‡ã€‚  
*Where $h$=dielectric thickness, $w$=trace width, $t$=copper thickness, $\varepsilon_r$=relative permittivity.*

---

## ğŸ§® å·®å‹•ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ / Differential Impedance

$$
Z_{diff} \approx 2 Z_0 \!\left( 1 - k \frac{w}{s+w} \right)
$$

- $Z_0$: å˜ç«¯ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ / single-ended impedance  
- $s$: ãƒšã‚¢é–“éš” / pair spacing  
- $k$: æ§‹é€ ä¾å­˜ä¿‚æ•°ï¼ˆç›®å®‰ 0.48â€“0.52ï¼‰ / structure factor (~0.5)

> å®Ÿå‹™ã§ã¯**2D/3D ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã‚½ãƒ«ãƒ**ã‚„ãƒ•ã‚¡ãƒ–ã®**ã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒƒãƒ—è¡¨**ã‚’åŸºæº–ã«æœ€çµ‚æ±ºå®šã—ã¾ã™ã€‚  
> *Finalize geometry with a field solver or the fabâ€™s stack-up tables.*

---

## ğŸ§ª å®Ÿæ¸¬ã¨ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³ / Measurement & Simulation
- **TDR**ï¼šå®Ÿãƒœãƒ¼ãƒ‰ã§ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ãƒ—ãƒ­ãƒ•ã‚¡ã‚¤ãƒ«ã‚’å®Ÿæ¸¬ã€‚  
  *Time-Domain Reflectometry on actual boards.*
- **Field Solver**ï¼šç·šå¹…ãƒ»é–“éš”ãƒ»å±¤é–“è·é›¢ã‚’äº‹å‰åŒå®šã€‚  
  *Use a field solver to pre-determine width/spacing/heights.*
- **SPICE/IBIS-AMI**ï¼šåå°„ãƒ»æ¸›è¡°ãƒ»ã‚¸ãƒƒã‚¿ã‚’ç³»çµ±è©•ä¾¡ã€‚  
  *Model reflections/attenuation/jitter in SI analysis.*

---

## ğŸ§© DFM/è£½é€ å…¬å·® / DFM & Tolerances
- **ã‚¨ãƒƒãƒãƒ³ã‚°å…¬å·®**ï¼šç·šå¹… Â±10% ç¨‹åº¦ â†’ å®ŸåŠ¹Z0ã«ç›´çµã€‚  
- **èª˜é›»ä½“åšå…¬å·®**ï¼šÂ±10% ç¨‹åº¦ â†’ Z0ãƒ»Zdiff ã®ä¸»è¦å¤‰å‹•æºã€‚  
- **éŠ…åšãƒãƒ©ã¤ã**ï¼šãƒ¡ãƒƒã‚­æ¡ä»¶ã«ä¾å­˜ â†’ ä»•ä¸ŠãŒã‚Šç·šå¹…/è¡¨é¢ç²—ã•ã«ã‚‚å½±éŸ¿ã€‚  
*Etch, dielectric, and copper tolerances each shift impedance; account for them up front.*

---

## âœ… ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ / Checklist
- è¨­è¨ˆã—ãŸç·šå¹…/é–“éš”ã¯**å…¬å·®è¾¼ã¿**ã§è¦å®šZ0/Zdiffå†…ï¼Ÿ  
- å·®å‹•ã¯**ç­‰é•·ãƒ»ç­‰é–“éš”**ãƒ»**ãƒ“ã‚¢é€šéæ•°ã®å‡ç­‰**ã‚’æº€ãŸã™ï¼Ÿ  
- ãƒªã‚¿ãƒ¼ãƒ³ã¯**é€£ç¶šGNDãƒ—ãƒ¬ãƒ¼ãƒ³**ã§ç¢ºä¿ï¼Ÿï¼ˆåˆ†å‰²è·¨ããªã—ï¼‰  
- **TDRå®Ÿæ¸¬**ã¯ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³çµæœã¨æ•´åˆï¼Ÿ  

---

## ğŸ§­ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢ / Handoff Template

| é …ç›® / Item | æŒ‡å®š / Spec |
|---|---|
| ã‚¿ãƒ¼ã‚²ãƒƒãƒˆZ0 / Target Z0 | SE 50 Î©, Diff 100 Î© |
| ãƒ¬ã‚¤ãƒ¤ / Layer | L3 Stripline, L5 Stripline |
| èª˜é›»ç‡ / Dielectric | 3.8ï¼ˆFR-4ï¼‰ |
| é…ç·šå¹… / Trace Width | 4 mil |
| é…ç·šé–“éš” / Spacing | 6 milï¼ˆDiff Pairï¼‰ |
| éŠ…åš / Copper Thickness | 0.5 oz |
| å…¬å·® / Tolerance | Â±10% |

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

| é …ç›® / Item | èª¬æ˜ / Description | Links |
|-------------|-------------------|-------|
| ğŸ“ Stack-up | å±¤æ§‹æˆã®å½¹å‰²ã¨ä»£è¡¨ä¾‹<br>*Layer stack-up roles & examples* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./stackup.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/stackup) |
| ğŸ•³ Via Design | ã‚¹ãƒ«ãƒ¼ãƒ›ãƒ¼ãƒ«/ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢/ãƒãƒƒã‚¯ãƒ‰ãƒªãƒ«è¨­è¨ˆ<br>*Through/microvia/backdrill design* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./via-design.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/via-design) |
| ğŸ§ª Materials | FR-4/ä½æå¤±æã®ç‰¹æ€§æ¯”è¼ƒ<br>*FR-4 vs low-loss materials* | [![View Site](https://img.shields.io/badge/View-Site-brightgreen?style=for-the-badge&logo=githubpages)](./materials.md)<br>[![View Repo](https://img.shields.io/badge/View-Repo-blue?style=for-the-badge&logo=github)](../PCB/materials) |

---

## â¬†ï¸ Back to PCB

| Link | Badge |
|---|---|
| ğŸŒ Back to Site | [![Back Site](https://img.shields.io/badge/â¬†ï¸%20Back-Site-brightgreen?style=for-the-badge&logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/) |
| ğŸ“‚ Back to Repo | [![Back Repo](https://img.shields.io/badge/â¬†ï¸%20Back-Repo-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/PCB) |
