
F446ZET6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ea4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08004074  08004074  00014074  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040f0  080040f0  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  080040f0  080040f0  000140f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080040f8  080040f8  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040f8  080040f8  000140f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040fc  080040fc  000140fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004100  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000068  08004168  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002cc  08004168  000202cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000d0aa  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ea1  00000000  00000000  0002d185  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000c50  00000000  00000000  0002f028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000099e  00000000  00000000  0002fc78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000227b8  00000000  00000000  00030616  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010310  00000000  00000000  00052dce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce02e  00000000  00000000  000630de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003aac  00000000  00000000  0013110c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00134bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800405c 	.word	0x0800405c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	0800405c 	.word	0x0800405c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b970 	b.w	80005a8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9e08      	ldr	r6, [sp, #32]
 80002e6:	460d      	mov	r5, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	460f      	mov	r7, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4694      	mov	ip, r2
 80002f4:	d965      	bls.n	80003c2 <__udivmoddi4+0xe2>
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	b143      	cbz	r3, 800030e <__udivmoddi4+0x2e>
 80002fc:	fa02 fc03 	lsl.w	ip, r2, r3
 8000300:	f1c3 0220 	rsb	r2, r3, #32
 8000304:	409f      	lsls	r7, r3
 8000306:	fa20 f202 	lsr.w	r2, r0, r2
 800030a:	4317      	orrs	r7, r2
 800030c:	409c      	lsls	r4, r3
 800030e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000312:	fa1f f58c 	uxth.w	r5, ip
 8000316:	fbb7 f1fe 	udiv	r1, r7, lr
 800031a:	0c22      	lsrs	r2, r4, #16
 800031c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000320:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000324:	fb01 f005 	mul.w	r0, r1, r5
 8000328:	4290      	cmp	r0, r2
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x62>
 800032c:	eb1c 0202 	adds.w	r2, ip, r2
 8000330:	f101 37ff 	add.w	r7, r1, #4294967295
 8000334:	f080 811c 	bcs.w	8000570 <__udivmoddi4+0x290>
 8000338:	4290      	cmp	r0, r2
 800033a:	f240 8119 	bls.w	8000570 <__udivmoddi4+0x290>
 800033e:	3902      	subs	r1, #2
 8000340:	4462      	add	r2, ip
 8000342:	1a12      	subs	r2, r2, r0
 8000344:	b2a4      	uxth	r4, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000352:	fb00 f505 	mul.w	r5, r0, r5
 8000356:	42a5      	cmp	r5, r4
 8000358:	d90a      	bls.n	8000370 <__udivmoddi4+0x90>
 800035a:	eb1c 0404 	adds.w	r4, ip, r4
 800035e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000362:	f080 8107 	bcs.w	8000574 <__udivmoddi4+0x294>
 8000366:	42a5      	cmp	r5, r4
 8000368:	f240 8104 	bls.w	8000574 <__udivmoddi4+0x294>
 800036c:	4464      	add	r4, ip
 800036e:	3802      	subs	r0, #2
 8000370:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000374:	1b64      	subs	r4, r4, r5
 8000376:	2100      	movs	r1, #0
 8000378:	b11e      	cbz	r6, 8000382 <__udivmoddi4+0xa2>
 800037a:	40dc      	lsrs	r4, r3
 800037c:	2300      	movs	r3, #0
 800037e:	e9c6 4300 	strd	r4, r3, [r6]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d908      	bls.n	800039c <__udivmoddi4+0xbc>
 800038a:	2e00      	cmp	r6, #0
 800038c:	f000 80ed 	beq.w	800056a <__udivmoddi4+0x28a>
 8000390:	2100      	movs	r1, #0
 8000392:	e9c6 0500 	strd	r0, r5, [r6]
 8000396:	4608      	mov	r0, r1
 8000398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039c:	fab3 f183 	clz	r1, r3
 80003a0:	2900      	cmp	r1, #0
 80003a2:	d149      	bne.n	8000438 <__udivmoddi4+0x158>
 80003a4:	42ab      	cmp	r3, r5
 80003a6:	d302      	bcc.n	80003ae <__udivmoddi4+0xce>
 80003a8:	4282      	cmp	r2, r0
 80003aa:	f200 80f8 	bhi.w	800059e <__udivmoddi4+0x2be>
 80003ae:	1a84      	subs	r4, r0, r2
 80003b0:	eb65 0203 	sbc.w	r2, r5, r3
 80003b4:	2001      	movs	r0, #1
 80003b6:	4617      	mov	r7, r2
 80003b8:	2e00      	cmp	r6, #0
 80003ba:	d0e2      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	e9c6 4700 	strd	r4, r7, [r6]
 80003c0:	e7df      	b.n	8000382 <__udivmoddi4+0xa2>
 80003c2:	b902      	cbnz	r2, 80003c6 <__udivmoddi4+0xe6>
 80003c4:	deff      	udf	#255	; 0xff
 80003c6:	fab2 f382 	clz	r3, r2
 80003ca:	2b00      	cmp	r3, #0
 80003cc:	f040 8090 	bne.w	80004f0 <__udivmoddi4+0x210>
 80003d0:	1a8a      	subs	r2, r1, r2
 80003d2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003d6:	fa1f fe8c 	uxth.w	lr, ip
 80003da:	2101      	movs	r1, #1
 80003dc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003e0:	fb07 2015 	mls	r0, r7, r5, r2
 80003e4:	0c22      	lsrs	r2, r4, #16
 80003e6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ea:	fb0e f005 	mul.w	r0, lr, r5
 80003ee:	4290      	cmp	r0, r2
 80003f0:	d908      	bls.n	8000404 <__udivmoddi4+0x124>
 80003f2:	eb1c 0202 	adds.w	r2, ip, r2
 80003f6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x122>
 80003fc:	4290      	cmp	r0, r2
 80003fe:	f200 80cb 	bhi.w	8000598 <__udivmoddi4+0x2b8>
 8000402:	4645      	mov	r5, r8
 8000404:	1a12      	subs	r2, r2, r0
 8000406:	b2a4      	uxth	r4, r4
 8000408:	fbb2 f0f7 	udiv	r0, r2, r7
 800040c:	fb07 2210 	mls	r2, r7, r0, r2
 8000410:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000414:	fb0e fe00 	mul.w	lr, lr, r0
 8000418:	45a6      	cmp	lr, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x14e>
 800041c:	eb1c 0404 	adds.w	r4, ip, r4
 8000420:	f100 32ff 	add.w	r2, r0, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x14c>
 8000426:	45a6      	cmp	lr, r4
 8000428:	f200 80bb 	bhi.w	80005a2 <__udivmoddi4+0x2c2>
 800042c:	4610      	mov	r0, r2
 800042e:	eba4 040e 	sub.w	r4, r4, lr
 8000432:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000436:	e79f      	b.n	8000378 <__udivmoddi4+0x98>
 8000438:	f1c1 0720 	rsb	r7, r1, #32
 800043c:	408b      	lsls	r3, r1
 800043e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000442:	ea4c 0c03 	orr.w	ip, ip, r3
 8000446:	fa05 f401 	lsl.w	r4, r5, r1
 800044a:	fa20 f307 	lsr.w	r3, r0, r7
 800044e:	40fd      	lsrs	r5, r7
 8000450:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000454:	4323      	orrs	r3, r4
 8000456:	fbb5 f8f9 	udiv	r8, r5, r9
 800045a:	fa1f fe8c 	uxth.w	lr, ip
 800045e:	fb09 5518 	mls	r5, r9, r8, r5
 8000462:	0c1c      	lsrs	r4, r3, #16
 8000464:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000468:	fb08 f50e 	mul.w	r5, r8, lr
 800046c:	42a5      	cmp	r5, r4
 800046e:	fa02 f201 	lsl.w	r2, r2, r1
 8000472:	fa00 f001 	lsl.w	r0, r0, r1
 8000476:	d90b      	bls.n	8000490 <__udivmoddi4+0x1b0>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000480:	f080 8088 	bcs.w	8000594 <__udivmoddi4+0x2b4>
 8000484:	42a5      	cmp	r5, r4
 8000486:	f240 8085 	bls.w	8000594 <__udivmoddi4+0x2b4>
 800048a:	f1a8 0802 	sub.w	r8, r8, #2
 800048e:	4464      	add	r4, ip
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	b29d      	uxth	r5, r3
 8000494:	fbb4 f3f9 	udiv	r3, r4, r9
 8000498:	fb09 4413 	mls	r4, r9, r3, r4
 800049c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004a0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004a4:	45a6      	cmp	lr, r4
 80004a6:	d908      	bls.n	80004ba <__udivmoddi4+0x1da>
 80004a8:	eb1c 0404 	adds.w	r4, ip, r4
 80004ac:	f103 35ff 	add.w	r5, r3, #4294967295
 80004b0:	d26c      	bcs.n	800058c <__udivmoddi4+0x2ac>
 80004b2:	45a6      	cmp	lr, r4
 80004b4:	d96a      	bls.n	800058c <__udivmoddi4+0x2ac>
 80004b6:	3b02      	subs	r3, #2
 80004b8:	4464      	add	r4, ip
 80004ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004be:	fba3 9502 	umull	r9, r5, r3, r2
 80004c2:	eba4 040e 	sub.w	r4, r4, lr
 80004c6:	42ac      	cmp	r4, r5
 80004c8:	46c8      	mov	r8, r9
 80004ca:	46ae      	mov	lr, r5
 80004cc:	d356      	bcc.n	800057c <__udivmoddi4+0x29c>
 80004ce:	d053      	beq.n	8000578 <__udivmoddi4+0x298>
 80004d0:	b156      	cbz	r6, 80004e8 <__udivmoddi4+0x208>
 80004d2:	ebb0 0208 	subs.w	r2, r0, r8
 80004d6:	eb64 040e 	sbc.w	r4, r4, lr
 80004da:	fa04 f707 	lsl.w	r7, r4, r7
 80004de:	40ca      	lsrs	r2, r1
 80004e0:	40cc      	lsrs	r4, r1
 80004e2:	4317      	orrs	r7, r2
 80004e4:	e9c6 7400 	strd	r7, r4, [r6]
 80004e8:	4618      	mov	r0, r3
 80004ea:	2100      	movs	r1, #0
 80004ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004f0:	f1c3 0120 	rsb	r1, r3, #32
 80004f4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004f8:	fa20 f201 	lsr.w	r2, r0, r1
 80004fc:	fa25 f101 	lsr.w	r1, r5, r1
 8000500:	409d      	lsls	r5, r3
 8000502:	432a      	orrs	r2, r5
 8000504:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000508:	fa1f fe8c 	uxth.w	lr, ip
 800050c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000510:	fb07 1510 	mls	r5, r7, r0, r1
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800051a:	fb00 f50e 	mul.w	r5, r0, lr
 800051e:	428d      	cmp	r5, r1
 8000520:	fa04 f403 	lsl.w	r4, r4, r3
 8000524:	d908      	bls.n	8000538 <__udivmoddi4+0x258>
 8000526:	eb1c 0101 	adds.w	r1, ip, r1
 800052a:	f100 38ff 	add.w	r8, r0, #4294967295
 800052e:	d22f      	bcs.n	8000590 <__udivmoddi4+0x2b0>
 8000530:	428d      	cmp	r5, r1
 8000532:	d92d      	bls.n	8000590 <__udivmoddi4+0x2b0>
 8000534:	3802      	subs	r0, #2
 8000536:	4461      	add	r1, ip
 8000538:	1b49      	subs	r1, r1, r5
 800053a:	b292      	uxth	r2, r2
 800053c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000540:	fb07 1115 	mls	r1, r7, r5, r1
 8000544:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000548:	fb05 f10e 	mul.w	r1, r5, lr
 800054c:	4291      	cmp	r1, r2
 800054e:	d908      	bls.n	8000562 <__udivmoddi4+0x282>
 8000550:	eb1c 0202 	adds.w	r2, ip, r2
 8000554:	f105 38ff 	add.w	r8, r5, #4294967295
 8000558:	d216      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 800055a:	4291      	cmp	r1, r2
 800055c:	d914      	bls.n	8000588 <__udivmoddi4+0x2a8>
 800055e:	3d02      	subs	r5, #2
 8000560:	4462      	add	r2, ip
 8000562:	1a52      	subs	r2, r2, r1
 8000564:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000568:	e738      	b.n	80003dc <__udivmoddi4+0xfc>
 800056a:	4631      	mov	r1, r6
 800056c:	4630      	mov	r0, r6
 800056e:	e708      	b.n	8000382 <__udivmoddi4+0xa2>
 8000570:	4639      	mov	r1, r7
 8000572:	e6e6      	b.n	8000342 <__udivmoddi4+0x62>
 8000574:	4610      	mov	r0, r2
 8000576:	e6fb      	b.n	8000370 <__udivmoddi4+0x90>
 8000578:	4548      	cmp	r0, r9
 800057a:	d2a9      	bcs.n	80004d0 <__udivmoddi4+0x1f0>
 800057c:	ebb9 0802 	subs.w	r8, r9, r2
 8000580:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000584:	3b01      	subs	r3, #1
 8000586:	e7a3      	b.n	80004d0 <__udivmoddi4+0x1f0>
 8000588:	4645      	mov	r5, r8
 800058a:	e7ea      	b.n	8000562 <__udivmoddi4+0x282>
 800058c:	462b      	mov	r3, r5
 800058e:	e794      	b.n	80004ba <__udivmoddi4+0x1da>
 8000590:	4640      	mov	r0, r8
 8000592:	e7d1      	b.n	8000538 <__udivmoddi4+0x258>
 8000594:	46d0      	mov	r8, sl
 8000596:	e77b      	b.n	8000490 <__udivmoddi4+0x1b0>
 8000598:	3d02      	subs	r5, #2
 800059a:	4462      	add	r2, ip
 800059c:	e732      	b.n	8000404 <__udivmoddi4+0x124>
 800059e:	4608      	mov	r0, r1
 80005a0:	e70a      	b.n	80003b8 <__udivmoddi4+0xd8>
 80005a2:	4464      	add	r4, ip
 80005a4:	3802      	subs	r0, #2
 80005a6:	e742      	b.n	800042e <__udivmoddi4+0x14e>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80005b4:	1d39      	adds	r1, r7, #4
 80005b6:	f04f 33ff 	mov.w	r3, #4294967295
 80005ba:	2201      	movs	r2, #1
 80005bc:	4803      	ldr	r0, [pc, #12]	; (80005cc <__io_putchar+0x20>)
 80005be:	f002 fab5 	bl	8002b2c <HAL_UART_Transmit>
  return ch;
 80005c2:	687b      	ldr	r3, [r7, #4]
}
 80005c4:	4618      	mov	r0, r3
 80005c6:	3708      	adds	r7, #8
 80005c8:	46bd      	mov	sp, r7
 80005ca:	bd80      	pop	{r7, pc}
 80005cc:	20000130 	.word	0x20000130

080005d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b082      	sub	sp, #8
 80005d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d6:	f000 fbb7 	bl	8000d48 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005da:	f000 f83d 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005de:	f000 f93b 	bl	8000858 <MX_GPIO_Init>
  MX_SPI1_Init();
 80005e2:	f000 f8d9 	bl	8000798 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 80005e6:	f000 f90d 	bl	8000804 <MX_USART1_UART_Init>
  MX_I2C1_Init();
 80005ea:	f000 f8a7 	bl	800073c <MX_I2C1_Init>
//  W25qxx_ReadSector(buffer, 3, 0, 4096);
//  W25qxx_EraseSector(3);
//  W25qxx_ReadSector(buffer, 3, 0, 4096);
//  W25qxx_WriteSector(dummy1, 3, 0, 4096);
//  W25qxx_ReadSector(buffer, 3, 0, 4096);
  HAL_GPIO_WritePin(SELECTOR_GPIO_Port, SELECTOR_Pin, GPIO_PIN_RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80005f4:	4812      	ldr	r0, [pc, #72]	; (8000640 <main+0x70>)
 80005f6:	f000 fe93 	bl	8001320 <HAL_GPIO_WritePin>
  printf("Waiting for Data\n\r");
 80005fa:	4812      	ldr	r0, [pc, #72]	; (8000644 <main+0x74>)
 80005fc:	f002 feba 	bl	8003374 <iprintf>
  if(HAL_I2C_Master_Receive(&hi2c1, 92, i2cbuf, 1, HAL_MAX_DELAY) == HAL_OK){
 8000600:	f04f 33ff 	mov.w	r3, #4294967295
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	2301      	movs	r3, #1
 8000608:	4a0f      	ldr	r2, [pc, #60]	; (8000648 <main+0x78>)
 800060a:	215c      	movs	r1, #92	; 0x5c
 800060c:	480f      	ldr	r0, [pc, #60]	; (800064c <main+0x7c>)
 800060e:	f000 ffe5 	bl	80015dc <HAL_I2C_Master_Receive>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d10f      	bne.n	8000638 <main+0x68>
	  printf("Data received: %d\n\r", i2cbuf[0]);
 8000618:	4b0b      	ldr	r3, [pc, #44]	; (8000648 <main+0x78>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	4619      	mov	r1, r3
 800061e:	480c      	ldr	r0, [pc, #48]	; (8000650 <main+0x80>)
 8000620:	f002 fea8 	bl	8003374 <iprintf>
	  if(i2cbuf[0] == 1){
 8000624:	4b08      	ldr	r3, [pc, #32]	; (8000648 <main+0x78>)
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	2b01      	cmp	r3, #1
 800062a:	d105      	bne.n	8000638 <main+0x68>
		  HAL_GPIO_WritePin(SELECTOR_GPIO_Port, SELECTOR_Pin, GPIO_PIN_SET);
 800062c:	2201      	movs	r2, #1
 800062e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000632:	4803      	ldr	r0, [pc, #12]	; (8000640 <main+0x70>)
 8000634:	f000 fe74 	bl	8001320 <HAL_GPIO_WritePin>
	  }
  }
  printf("DONE\n\r");
 8000638:	4806      	ldr	r0, [pc, #24]	; (8000654 <main+0x84>)
 800063a:	f002 fe9b 	bl	8003374 <iprintf>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800063e:	e7fe      	b.n	800063e <main+0x6e>
 8000640:	40021000 	.word	0x40021000
 8000644:	08004074 	.word	0x08004074
 8000648:	20000174 	.word	0x20000174
 800064c:	20000084 	.word	0x20000084
 8000650:	08004088 	.word	0x08004088
 8000654:	0800409c 	.word	0x0800409c

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	; 0x50
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 031c 	add.w	r3, r7, #28
 8000662:	2234      	movs	r2, #52	; 0x34
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f002 fed9 	bl	800341e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	f107 0308 	add.w	r3, r7, #8
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	605a      	str	r2, [r3, #4]
 8000676:	609a      	str	r2, [r3, #8]
 8000678:	60da      	str	r2, [r3, #12]
 800067a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800067c:	2300      	movs	r3, #0
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	4b2c      	ldr	r3, [pc, #176]	; (8000734 <SystemClock_Config+0xdc>)
 8000682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000684:	4a2b      	ldr	r2, [pc, #172]	; (8000734 <SystemClock_Config+0xdc>)
 8000686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800068a:	6413      	str	r3, [r2, #64]	; 0x40
 800068c:	4b29      	ldr	r3, [pc, #164]	; (8000734 <SystemClock_Config+0xdc>)
 800068e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000690:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000694:	607b      	str	r3, [r7, #4]
 8000696:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000698:	2300      	movs	r3, #0
 800069a:	603b      	str	r3, [r7, #0]
 800069c:	4b26      	ldr	r3, [pc, #152]	; (8000738 <SystemClock_Config+0xe0>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a25      	ldr	r2, [pc, #148]	; (8000738 <SystemClock_Config+0xe0>)
 80006a2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80006a6:	6013      	str	r3, [r2, #0]
 80006a8:	4b23      	ldr	r3, [pc, #140]	; (8000738 <SystemClock_Config+0xe0>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006b0:	603b      	str	r3, [r7, #0]
 80006b2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006b4:	2302      	movs	r3, #2
 80006b6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b8:	2301      	movs	r3, #1
 80006ba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006bc:	2310      	movs	r3, #16
 80006be:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006c0:	2302      	movs	r3, #2
 80006c2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006c4:	2300      	movs	r3, #0
 80006c6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006c8:	2308      	movs	r3, #8
 80006ca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80006cc:	23b4      	movs	r3, #180	; 0xb4
 80006ce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006d0:	2302      	movs	r3, #2
 80006d2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006d4:	2302      	movs	r3, #2
 80006d6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006d8:	2302      	movs	r3, #2
 80006da:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006dc:	f107 031c 	add.w	r3, r7, #28
 80006e0:	4618      	mov	r0, r3
 80006e2:	f001 feaf 	bl	8002444 <HAL_RCC_OscConfig>
 80006e6:	4603      	mov	r3, r0
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80006ec:	f000 f91c 	bl	8000928 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80006f0:	f001 fb94 	bl	8001e1c <HAL_PWREx_EnableOverDrive>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80006fa:	f000 f915 	bl	8000928 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fe:	230f      	movs	r3, #15
 8000700:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000702:	2302      	movs	r3, #2
 8000704:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800070a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800070e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000710:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000714:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000716:	f107 0308 	add.w	r3, r7, #8
 800071a:	2105      	movs	r1, #5
 800071c:	4618      	mov	r0, r3
 800071e:	f001 fbcd 	bl	8001ebc <HAL_RCC_ClockConfig>
 8000722:	4603      	mov	r3, r0
 8000724:	2b00      	cmp	r3, #0
 8000726:	d001      	beq.n	800072c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8000728:	f000 f8fe 	bl	8000928 <Error_Handler>
  }
}
 800072c:	bf00      	nop
 800072e:	3750      	adds	r7, #80	; 0x50
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40023800 	.word	0x40023800
 8000738:	40007000 	.word	0x40007000

0800073c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000740:	4b12      	ldr	r3, [pc, #72]	; (800078c <MX_I2C1_Init+0x50>)
 8000742:	4a13      	ldr	r2, [pc, #76]	; (8000790 <MX_I2C1_Init+0x54>)
 8000744:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000746:	4b11      	ldr	r3, [pc, #68]	; (800078c <MX_I2C1_Init+0x50>)
 8000748:	4a12      	ldr	r2, [pc, #72]	; (8000794 <MX_I2C1_Init+0x58>)
 800074a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800074c:	4b0f      	ldr	r3, [pc, #60]	; (800078c <MX_I2C1_Init+0x50>)
 800074e:	2200      	movs	r2, #0
 8000750:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 90;
 8000752:	4b0e      	ldr	r3, [pc, #56]	; (800078c <MX_I2C1_Init+0x50>)
 8000754:	225a      	movs	r2, #90	; 0x5a
 8000756:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000758:	4b0c      	ldr	r3, [pc, #48]	; (800078c <MX_I2C1_Init+0x50>)
 800075a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800075e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000760:	4b0a      	ldr	r3, [pc, #40]	; (800078c <MX_I2C1_Init+0x50>)
 8000762:	2200      	movs	r2, #0
 8000764:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000766:	4b09      	ldr	r3, [pc, #36]	; (800078c <MX_I2C1_Init+0x50>)
 8000768:	2200      	movs	r2, #0
 800076a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800076c:	4b07      	ldr	r3, [pc, #28]	; (800078c <MX_I2C1_Init+0x50>)
 800076e:	2200      	movs	r2, #0
 8000770:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000772:	4b06      	ldr	r3, [pc, #24]	; (800078c <MX_I2C1_Init+0x50>)
 8000774:	2200      	movs	r2, #0
 8000776:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000778:	4804      	ldr	r0, [pc, #16]	; (800078c <MX_I2C1_Init+0x50>)
 800077a:	f000 fdeb 	bl	8001354 <HAL_I2C_Init>
 800077e:	4603      	mov	r3, r0
 8000780:	2b00      	cmp	r3, #0
 8000782:	d001      	beq.n	8000788 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000784:	f000 f8d0 	bl	8000928 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000788:	bf00      	nop
 800078a:	bd80      	pop	{r7, pc}
 800078c:	20000084 	.word	0x20000084
 8000790:	40005400 	.word	0x40005400
 8000794:	000186a0 	.word	0x000186a0

08000798 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000798:	b580      	push	{r7, lr}
 800079a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800079c:	4b17      	ldr	r3, [pc, #92]	; (80007fc <MX_SPI1_Init+0x64>)
 800079e:	4a18      	ldr	r2, [pc, #96]	; (8000800 <MX_SPI1_Init+0x68>)
 80007a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80007a2:	4b16      	ldr	r3, [pc, #88]	; (80007fc <MX_SPI1_Init+0x64>)
 80007a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 80007a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80007aa:	4b14      	ldr	r3, [pc, #80]	; (80007fc <MX_SPI1_Init+0x64>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80007b0:	4b12      	ldr	r3, [pc, #72]	; (80007fc <MX_SPI1_Init+0x64>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007b6:	4b11      	ldr	r3, [pc, #68]	; (80007fc <MX_SPI1_Init+0x64>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007bc:	4b0f      	ldr	r3, [pc, #60]	; (80007fc <MX_SPI1_Init+0x64>)
 80007be:	2200      	movs	r2, #0
 80007c0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007c2:	4b0e      	ldr	r3, [pc, #56]	; (80007fc <MX_SPI1_Init+0x64>)
 80007c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007c8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80007ca:	4b0c      	ldr	r3, [pc, #48]	; (80007fc <MX_SPI1_Init+0x64>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007d0:	4b0a      	ldr	r3, [pc, #40]	; (80007fc <MX_SPI1_Init+0x64>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007d6:	4b09      	ldr	r3, [pc, #36]	; (80007fc <MX_SPI1_Init+0x64>)
 80007d8:	2200      	movs	r2, #0
 80007da:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007dc:	4b07      	ldr	r3, [pc, #28]	; (80007fc <MX_SPI1_Init+0x64>)
 80007de:	2200      	movs	r2, #0
 80007e0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007e2:	4b06      	ldr	r3, [pc, #24]	; (80007fc <MX_SPI1_Init+0x64>)
 80007e4:	220a      	movs	r2, #10
 80007e6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007e8:	4804      	ldr	r0, [pc, #16]	; (80007fc <MX_SPI1_Init+0x64>)
 80007ea:	f002 f8c9 	bl	8002980 <HAL_SPI_Init>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80007f4:	f000 f898 	bl	8000928 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	200000d8 	.word	0x200000d8
 8000800:	40013000 	.word	0x40013000

08000804 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000808:	4b11      	ldr	r3, [pc, #68]	; (8000850 <MX_USART1_UART_Init+0x4c>)
 800080a:	4a12      	ldr	r2, [pc, #72]	; (8000854 <MX_USART1_UART_Init+0x50>)
 800080c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800080e:	4b10      	ldr	r3, [pc, #64]	; (8000850 <MX_USART1_UART_Init+0x4c>)
 8000810:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000814:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000816:	4b0e      	ldr	r3, [pc, #56]	; (8000850 <MX_USART1_UART_Init+0x4c>)
 8000818:	2200      	movs	r2, #0
 800081a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800081c:	4b0c      	ldr	r3, [pc, #48]	; (8000850 <MX_USART1_UART_Init+0x4c>)
 800081e:	2200      	movs	r2, #0
 8000820:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000822:	4b0b      	ldr	r3, [pc, #44]	; (8000850 <MX_USART1_UART_Init+0x4c>)
 8000824:	2200      	movs	r2, #0
 8000826:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000828:	4b09      	ldr	r3, [pc, #36]	; (8000850 <MX_USART1_UART_Init+0x4c>)
 800082a:	220c      	movs	r2, #12
 800082c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800082e:	4b08      	ldr	r3, [pc, #32]	; (8000850 <MX_USART1_UART_Init+0x4c>)
 8000830:	2200      	movs	r2, #0
 8000832:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <MX_USART1_UART_Init+0x4c>)
 8000836:	2200      	movs	r2, #0
 8000838:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800083a:	4805      	ldr	r0, [pc, #20]	; (8000850 <MX_USART1_UART_Init+0x4c>)
 800083c:	f002 f929 	bl	8002a92 <HAL_UART_Init>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000846:	f000 f86f 	bl	8000928 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800084a:	bf00      	nop
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	20000130 	.word	0x20000130
 8000854:	40011000 	.word	0x40011000

08000858 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b088      	sub	sp, #32
 800085c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	2200      	movs	r2, #0
 8000864:	601a      	str	r2, [r3, #0]
 8000866:	605a      	str	r2, [r3, #4]
 8000868:	609a      	str	r2, [r3, #8]
 800086a:	60da      	str	r2, [r3, #12]
 800086c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60bb      	str	r3, [r7, #8]
 8000872:	4b2a      	ldr	r3, [pc, #168]	; (800091c <MX_GPIO_Init+0xc4>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000876:	4a29      	ldr	r2, [pc, #164]	; (800091c <MX_GPIO_Init+0xc4>)
 8000878:	f043 0301 	orr.w	r3, r3, #1
 800087c:	6313      	str	r3, [r2, #48]	; 0x30
 800087e:	4b27      	ldr	r3, [pc, #156]	; (800091c <MX_GPIO_Init+0xc4>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000882:	f003 0301 	and.w	r3, r3, #1
 8000886:	60bb      	str	r3, [r7, #8]
 8000888:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	607b      	str	r3, [r7, #4]
 800088e:	4b23      	ldr	r3, [pc, #140]	; (800091c <MX_GPIO_Init+0xc4>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000892:	4a22      	ldr	r2, [pc, #136]	; (800091c <MX_GPIO_Init+0xc4>)
 8000894:	f043 0310 	orr.w	r3, r3, #16
 8000898:	6313      	str	r3, [r2, #48]	; 0x30
 800089a:	4b20      	ldr	r3, [pc, #128]	; (800091c <MX_GPIO_Init+0xc4>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	f003 0310 	and.w	r3, r3, #16
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	603b      	str	r3, [r7, #0]
 80008aa:	4b1c      	ldr	r3, [pc, #112]	; (800091c <MX_GPIO_Init+0xc4>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a1b      	ldr	r2, [pc, #108]	; (800091c <MX_GPIO_Init+0xc4>)
 80008b0:	f043 0302 	orr.w	r3, r3, #2
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b19      	ldr	r3, [pc, #100]	; (800091c <MX_GPIO_Init+0xc4>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0302 	and.w	r3, r3, #2
 80008be:	603b      	str	r3, [r7, #0]
 80008c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2110      	movs	r1, #16
 80008c6:	4816      	ldr	r0, [pc, #88]	; (8000920 <MX_GPIO_Init+0xc8>)
 80008c8:	f000 fd2a 	bl	8001320 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SELECTOR_GPIO_Port, SELECTOR_Pin, GPIO_PIN_RESET);
 80008cc:	2200      	movs	r2, #0
 80008ce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008d2:	4814      	ldr	r0, [pc, #80]	; (8000924 <MX_GPIO_Init+0xcc>)
 80008d4:	f000 fd24 	bl	8001320 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : FLASH_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 80008d8:	2310      	movs	r3, #16
 80008da:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008dc:	2301      	movs	r3, #1
 80008de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 80008e8:	f107 030c 	add.w	r3, r7, #12
 80008ec:	4619      	mov	r1, r3
 80008ee:	480c      	ldr	r0, [pc, #48]	; (8000920 <MX_GPIO_Init+0xc8>)
 80008f0:	f000 fb82 	bl	8000ff8 <HAL_GPIO_Init>

  /*Configure GPIO pin : SELECTOR_Pin */
  GPIO_InitStruct.Pin = SELECTOR_Pin;
 80008f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fa:	2301      	movs	r3, #1
 80008fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000902:	2300      	movs	r3, #0
 8000904:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SELECTOR_GPIO_Port, &GPIO_InitStruct);
 8000906:	f107 030c 	add.w	r3, r7, #12
 800090a:	4619      	mov	r1, r3
 800090c:	4805      	ldr	r0, [pc, #20]	; (8000924 <MX_GPIO_Init+0xcc>)
 800090e:	f000 fb73 	bl	8000ff8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000912:	bf00      	nop
 8000914:	3720      	adds	r7, #32
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	40023800 	.word	0x40023800
 8000920:	40020000 	.word	0x40020000
 8000924:	40021000 	.word	0x40021000

08000928 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000928:	b480      	push	{r7}
 800092a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800092c:	b672      	cpsid	i
}
 800092e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000930:	e7fe      	b.n	8000930 <Error_Handler+0x8>
	...

08000934 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000934:	b480      	push	{r7}
 8000936:	b083      	sub	sp, #12
 8000938:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800093a:	2300      	movs	r3, #0
 800093c:	607b      	str	r3, [r7, #4]
 800093e:	4b10      	ldr	r3, [pc, #64]	; (8000980 <HAL_MspInit+0x4c>)
 8000940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000942:	4a0f      	ldr	r2, [pc, #60]	; (8000980 <HAL_MspInit+0x4c>)
 8000944:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000948:	6453      	str	r3, [r2, #68]	; 0x44
 800094a:	4b0d      	ldr	r3, [pc, #52]	; (8000980 <HAL_MspInit+0x4c>)
 800094c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800094e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000952:	607b      	str	r3, [r7, #4]
 8000954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000956:	2300      	movs	r3, #0
 8000958:	603b      	str	r3, [r7, #0]
 800095a:	4b09      	ldr	r3, [pc, #36]	; (8000980 <HAL_MspInit+0x4c>)
 800095c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800095e:	4a08      	ldr	r2, [pc, #32]	; (8000980 <HAL_MspInit+0x4c>)
 8000960:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000964:	6413      	str	r3, [r2, #64]	; 0x40
 8000966:	4b06      	ldr	r3, [pc, #24]	; (8000980 <HAL_MspInit+0x4c>)
 8000968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800096e:	603b      	str	r3, [r7, #0]
 8000970:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000972:	bf00      	nop
 8000974:	370c      	adds	r7, #12
 8000976:	46bd      	mov	sp, r7
 8000978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40023800 	.word	0x40023800

08000984 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b08a      	sub	sp, #40	; 0x28
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800098c:	f107 0314 	add.w	r3, r7, #20
 8000990:	2200      	movs	r2, #0
 8000992:	601a      	str	r2, [r3, #0]
 8000994:	605a      	str	r2, [r3, #4]
 8000996:	609a      	str	r2, [r3, #8]
 8000998:	60da      	str	r2, [r3, #12]
 800099a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a19      	ldr	r2, [pc, #100]	; (8000a08 <HAL_I2C_MspInit+0x84>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d12b      	bne.n	80009fe <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	613b      	str	r3, [r7, #16]
 80009aa:	4b18      	ldr	r3, [pc, #96]	; (8000a0c <HAL_I2C_MspInit+0x88>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4a17      	ldr	r2, [pc, #92]	; (8000a0c <HAL_I2C_MspInit+0x88>)
 80009b0:	f043 0302 	orr.w	r3, r3, #2
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b15      	ldr	r3, [pc, #84]	; (8000a0c <HAL_I2C_MspInit+0x88>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0302 	and.w	r3, r3, #2
 80009be:	613b      	str	r3, [r7, #16]
 80009c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009c2:	23c0      	movs	r3, #192	; 0xc0
 80009c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009c6:	2312      	movs	r3, #18
 80009c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009ca:	2300      	movs	r3, #0
 80009cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009ce:	2303      	movs	r3, #3
 80009d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009d2:	2304      	movs	r3, #4
 80009d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009d6:	f107 0314 	add.w	r3, r7, #20
 80009da:	4619      	mov	r1, r3
 80009dc:	480c      	ldr	r0, [pc, #48]	; (8000a10 <HAL_I2C_MspInit+0x8c>)
 80009de:	f000 fb0b 	bl	8000ff8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009e2:	2300      	movs	r3, #0
 80009e4:	60fb      	str	r3, [r7, #12]
 80009e6:	4b09      	ldr	r3, [pc, #36]	; (8000a0c <HAL_I2C_MspInit+0x88>)
 80009e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009ea:	4a08      	ldr	r2, [pc, #32]	; (8000a0c <HAL_I2C_MspInit+0x88>)
 80009ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009f0:	6413      	str	r3, [r2, #64]	; 0x40
 80009f2:	4b06      	ldr	r3, [pc, #24]	; (8000a0c <HAL_I2C_MspInit+0x88>)
 80009f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009fa:	60fb      	str	r3, [r7, #12]
 80009fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009fe:	bf00      	nop
 8000a00:	3728      	adds	r7, #40	; 0x28
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	40005400 	.word	0x40005400
 8000a0c:	40023800 	.word	0x40023800
 8000a10:	40020400 	.word	0x40020400

08000a14 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b08a      	sub	sp, #40	; 0x28
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a1c:	f107 0314 	add.w	r3, r7, #20
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a19      	ldr	r2, [pc, #100]	; (8000a98 <HAL_SPI_MspInit+0x84>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d12b      	bne.n	8000a8e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000a36:	2300      	movs	r3, #0
 8000a38:	613b      	str	r3, [r7, #16]
 8000a3a:	4b18      	ldr	r3, [pc, #96]	; (8000a9c <HAL_SPI_MspInit+0x88>)
 8000a3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a3e:	4a17      	ldr	r2, [pc, #92]	; (8000a9c <HAL_SPI_MspInit+0x88>)
 8000a40:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a44:	6453      	str	r3, [r2, #68]	; 0x44
 8000a46:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <HAL_SPI_MspInit+0x88>)
 8000a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a4e:	613b      	str	r3, [r7, #16]
 8000a50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	4b11      	ldr	r3, [pc, #68]	; (8000a9c <HAL_SPI_MspInit+0x88>)
 8000a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5a:	4a10      	ldr	r2, [pc, #64]	; (8000a9c <HAL_SPI_MspInit+0x88>)
 8000a5c:	f043 0301 	orr.w	r3, r3, #1
 8000a60:	6313      	str	r3, [r2, #48]	; 0x30
 8000a62:	4b0e      	ldr	r3, [pc, #56]	; (8000a9c <HAL_SPI_MspInit+0x88>)
 8000a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a66:	f003 0301 	and.w	r3, r3, #1
 8000a6a:	60fb      	str	r3, [r7, #12]
 8000a6c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a6e:	23e0      	movs	r3, #224	; 0xe0
 8000a70:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a72:	2302      	movs	r3, #2
 8000a74:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a76:	2300      	movs	r3, #0
 8000a78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a7a:	2303      	movs	r3, #3
 8000a7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a7e:	2305      	movs	r3, #5
 8000a80:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a82:	f107 0314 	add.w	r3, r7, #20
 8000a86:	4619      	mov	r1, r3
 8000a88:	4805      	ldr	r0, [pc, #20]	; (8000aa0 <HAL_SPI_MspInit+0x8c>)
 8000a8a:	f000 fab5 	bl	8000ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000a8e:	bf00      	nop
 8000a90:	3728      	adds	r7, #40	; 0x28
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40013000 	.word	0x40013000
 8000a9c:	40023800 	.word	0x40023800
 8000aa0:	40020000 	.word	0x40020000

08000aa4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b08a      	sub	sp, #40	; 0x28
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aac:	f107 0314 	add.w	r3, r7, #20
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	4a19      	ldr	r2, [pc, #100]	; (8000b28 <HAL_UART_MspInit+0x84>)
 8000ac2:	4293      	cmp	r3, r2
 8000ac4:	d12c      	bne.n	8000b20 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	613b      	str	r3, [r7, #16]
 8000aca:	4b18      	ldr	r3, [pc, #96]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000acc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ace:	4a17      	ldr	r2, [pc, #92]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000ad0:	f043 0310 	orr.w	r3, r3, #16
 8000ad4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ad6:	4b15      	ldr	r3, [pc, #84]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ada:	f003 0310 	and.w	r3, r3, #16
 8000ade:	613b      	str	r3, [r7, #16]
 8000ae0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
 8000ae6:	4b11      	ldr	r3, [pc, #68]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000ae8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aea:	4a10      	ldr	r2, [pc, #64]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000aec:	f043 0301 	orr.w	r3, r3, #1
 8000af0:	6313      	str	r3, [r2, #48]	; 0x30
 8000af2:	4b0e      	ldr	r3, [pc, #56]	; (8000b2c <HAL_UART_MspInit+0x88>)
 8000af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af6:	f003 0301 	and.w	r3, r3, #1
 8000afa:	60fb      	str	r3, [r7, #12]
 8000afc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000afe:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000b02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b04:	2302      	movs	r3, #2
 8000b06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b10:	2307      	movs	r3, #7
 8000b12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b14:	f107 0314 	add.w	r3, r7, #20
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4805      	ldr	r0, [pc, #20]	; (8000b30 <HAL_UART_MspInit+0x8c>)
 8000b1c:	f000 fa6c 	bl	8000ff8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000b20:	bf00      	nop
 8000b22:	3728      	adds	r7, #40	; 0x28
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}
 8000b28:	40011000 	.word	0x40011000
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020000 	.word	0x40020000

08000b34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b34:	b480      	push	{r7}
 8000b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b38:	e7fe      	b.n	8000b38 <NMI_Handler+0x4>

08000b3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b3a:	b480      	push	{r7}
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b3e:	e7fe      	b.n	8000b3e <HardFault_Handler+0x4>

08000b40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b40:	b480      	push	{r7}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <MemManage_Handler+0x4>

08000b46 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b46:	b480      	push	{r7}
 8000b48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b4a:	e7fe      	b.n	8000b4a <BusFault_Handler+0x4>

08000b4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b50:	e7fe      	b.n	8000b50 <UsageFault_Handler+0x4>

08000b52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b52:	b480      	push	{r7}
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b56:	bf00      	nop
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b64:	bf00      	nop
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr

08000b6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b72:	bf00      	nop
 8000b74:	46bd      	mov	sp, r7
 8000b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7a:	4770      	bx	lr

08000b7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b80:	f000 f934 	bl	8000dec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b84:	bf00      	nop
 8000b86:	bd80      	pop	{r7, pc}

08000b88 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b086      	sub	sp, #24
 8000b8c:	af00      	add	r7, sp, #0
 8000b8e:	60f8      	str	r0, [r7, #12]
 8000b90:	60b9      	str	r1, [r7, #8]
 8000b92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]
 8000b98:	e00a      	b.n	8000bb0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b9a:	f3af 8000 	nop.w
 8000b9e:	4601      	mov	r1, r0
 8000ba0:	68bb      	ldr	r3, [r7, #8]
 8000ba2:	1c5a      	adds	r2, r3, #1
 8000ba4:	60ba      	str	r2, [r7, #8]
 8000ba6:	b2ca      	uxtb	r2, r1
 8000ba8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000baa:	697b      	ldr	r3, [r7, #20]
 8000bac:	3301      	adds	r3, #1
 8000bae:	617b      	str	r3, [r7, #20]
 8000bb0:	697a      	ldr	r2, [r7, #20]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	429a      	cmp	r2, r3
 8000bb6:	dbf0      	blt.n	8000b9a <_read+0x12>
  }

  return len;
 8000bb8:	687b      	ldr	r3, [r7, #4]
}
 8000bba:	4618      	mov	r0, r3
 8000bbc:	3718      	adds	r7, #24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b086      	sub	sp, #24
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	60f8      	str	r0, [r7, #12]
 8000bca:	60b9      	str	r1, [r7, #8]
 8000bcc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bce:	2300      	movs	r3, #0
 8000bd0:	617b      	str	r3, [r7, #20]
 8000bd2:	e009      	b.n	8000be8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000bd4:	68bb      	ldr	r3, [r7, #8]
 8000bd6:	1c5a      	adds	r2, r3, #1
 8000bd8:	60ba      	str	r2, [r7, #8]
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f7ff fce5 	bl	80005ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	3301      	adds	r3, #1
 8000be6:	617b      	str	r3, [r7, #20]
 8000be8:	697a      	ldr	r2, [r7, #20]
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	429a      	cmp	r2, r3
 8000bee:	dbf1      	blt.n	8000bd4 <_write+0x12>
  }
  return len;
 8000bf0:	687b      	ldr	r3, [r7, #4]
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3718      	adds	r7, #24
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}

08000bfa <_close>:

int _close(int file)
{
 8000bfa:	b480      	push	{r7}
 8000bfc:	b083      	sub	sp, #12
 8000bfe:	af00      	add	r7, sp, #0
 8000c00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	370c      	adds	r7, #12
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr

08000c12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c12:	b480      	push	{r7}
 8000c14:	b083      	sub	sp, #12
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
 8000c1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000c22:	605a      	str	r2, [r3, #4]
  return 0;
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <_isatty>:

int _isatty(int file)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c3a:	2301      	movs	r3, #1
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	370c      	adds	r7, #12
 8000c40:	46bd      	mov	sp, r7
 8000c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c46:	4770      	bx	lr

08000c48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c48:	b480      	push	{r7}
 8000c4a:	b085      	sub	sp, #20
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	60f8      	str	r0, [r7, #12]
 8000c50:	60b9      	str	r1, [r7, #8]
 8000c52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c54:	2300      	movs	r3, #0
}
 8000c56:	4618      	mov	r0, r3
 8000c58:	3714      	adds	r7, #20
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c60:	4770      	bx	lr
	...

08000c64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b086      	sub	sp, #24
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c6c:	4a14      	ldr	r2, [pc, #80]	; (8000cc0 <_sbrk+0x5c>)
 8000c6e:	4b15      	ldr	r3, [pc, #84]	; (8000cc4 <_sbrk+0x60>)
 8000c70:	1ad3      	subs	r3, r2, r3
 8000c72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c74:	697b      	ldr	r3, [r7, #20]
 8000c76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c78:	4b13      	ldr	r3, [pc, #76]	; (8000cc8 <_sbrk+0x64>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d102      	bne.n	8000c86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c80:	4b11      	ldr	r3, [pc, #68]	; (8000cc8 <_sbrk+0x64>)
 8000c82:	4a12      	ldr	r2, [pc, #72]	; (8000ccc <_sbrk+0x68>)
 8000c84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c86:	4b10      	ldr	r3, [pc, #64]	; (8000cc8 <_sbrk+0x64>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4413      	add	r3, r2
 8000c8e:	693a      	ldr	r2, [r7, #16]
 8000c90:	429a      	cmp	r2, r3
 8000c92:	d207      	bcs.n	8000ca4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c94:	f002 fc12 	bl	80034bc <__errno>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	220c      	movs	r2, #12
 8000c9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ca2:	e009      	b.n	8000cb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ca4:	4b08      	ldr	r3, [pc, #32]	; (8000cc8 <_sbrk+0x64>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000caa:	4b07      	ldr	r3, [pc, #28]	; (8000cc8 <_sbrk+0x64>)
 8000cac:	681a      	ldr	r2, [r3, #0]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	4413      	add	r3, r2
 8000cb2:	4a05      	ldr	r2, [pc, #20]	; (8000cc8 <_sbrk+0x64>)
 8000cb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3718      	adds	r7, #24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20020000 	.word	0x20020000
 8000cc4:	00000400 	.word	0x00000400
 8000cc8:	20000178 	.word	0x20000178
 8000ccc:	200002d0 	.word	0x200002d0

08000cd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000cd4:	4b06      	ldr	r3, [pc, #24]	; (8000cf0 <SystemInit+0x20>)
 8000cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000cda:	4a05      	ldr	r2, [pc, #20]	; (8000cf0 <SystemInit+0x20>)
 8000cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ce4:	bf00      	nop
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000ed00 	.word	0xe000ed00

08000cf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000cf4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000d2c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000cf8:	480d      	ldr	r0, [pc, #52]	; (8000d30 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000cfa:	490e      	ldr	r1, [pc, #56]	; (8000d34 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000cfc:	4a0e      	ldr	r2, [pc, #56]	; (8000d38 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d00:	e002      	b.n	8000d08 <LoopCopyDataInit>

08000d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d06:	3304      	adds	r3, #4

08000d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d0c:	d3f9      	bcc.n	8000d02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d0e:	4a0b      	ldr	r2, [pc, #44]	; (8000d3c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000d10:	4c0b      	ldr	r4, [pc, #44]	; (8000d40 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d14:	e001      	b.n	8000d1a <LoopFillZerobss>

08000d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d18:	3204      	adds	r2, #4

08000d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d1c:	d3fb      	bcc.n	8000d16 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d1e:	f7ff ffd7 	bl	8000cd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000d22:	f002 fbd1 	bl	80034c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d26:	f7ff fc53 	bl	80005d0 <main>
  bx  lr    
 8000d2a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d2c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d34:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000d38:	08004100 	.word	0x08004100
  ldr r2, =_sbss
 8000d3c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000d40:	200002cc 	.word	0x200002cc

08000d44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d44:	e7fe      	b.n	8000d44 <ADC_IRQHandler>
	...

08000d48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d4c:	4b0e      	ldr	r3, [pc, #56]	; (8000d88 <HAL_Init+0x40>)
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	4a0d      	ldr	r2, [pc, #52]	; (8000d88 <HAL_Init+0x40>)
 8000d52:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000d56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d58:	4b0b      	ldr	r3, [pc, #44]	; (8000d88 <HAL_Init+0x40>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	4a0a      	ldr	r2, [pc, #40]	; (8000d88 <HAL_Init+0x40>)
 8000d5e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000d62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d64:	4b08      	ldr	r3, [pc, #32]	; (8000d88 <HAL_Init+0x40>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	4a07      	ldr	r2, [pc, #28]	; (8000d88 <HAL_Init+0x40>)
 8000d6a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d70:	2003      	movs	r0, #3
 8000d72:	f000 f90d 	bl	8000f90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d76:	200f      	movs	r0, #15
 8000d78:	f000 f808 	bl	8000d8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d7c:	f7ff fdda 	bl	8000934 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d80:	2300      	movs	r3, #0
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40023c00 	.word	0x40023c00

08000d8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000d94:	4b12      	ldr	r3, [pc, #72]	; (8000de0 <HAL_InitTick+0x54>)
 8000d96:	681a      	ldr	r2, [r3, #0]
 8000d98:	4b12      	ldr	r3, [pc, #72]	; (8000de4 <HAL_InitTick+0x58>)
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000da2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000da6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000daa:	4618      	mov	r0, r3
 8000dac:	f000 f917 	bl	8000fde <HAL_SYSTICK_Config>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d001      	beq.n	8000dba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000db6:	2301      	movs	r3, #1
 8000db8:	e00e      	b.n	8000dd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2b0f      	cmp	r3, #15
 8000dbe:	d80a      	bhi.n	8000dd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	6879      	ldr	r1, [r7, #4]
 8000dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000dc8:	f000 f8ed 	bl	8000fa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000dcc:	4a06      	ldr	r2, [pc, #24]	; (8000de8 <HAL_InitTick+0x5c>)
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e000      	b.n	8000dd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000dd6:	2301      	movs	r3, #1
}
 8000dd8:	4618      	mov	r0, r3
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	20000000 	.word	0x20000000
 8000de4:	20000008 	.word	0x20000008
 8000de8:	20000004 	.word	0x20000004

08000dec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000df0:	4b06      	ldr	r3, [pc, #24]	; (8000e0c <HAL_IncTick+0x20>)
 8000df2:	781b      	ldrb	r3, [r3, #0]
 8000df4:	461a      	mov	r2, r3
 8000df6:	4b06      	ldr	r3, [pc, #24]	; (8000e10 <HAL_IncTick+0x24>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4413      	add	r3, r2
 8000dfc:	4a04      	ldr	r2, [pc, #16]	; (8000e10 <HAL_IncTick+0x24>)
 8000dfe:	6013      	str	r3, [r2, #0]
}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
 8000e0a:	bf00      	nop
 8000e0c:	20000008 	.word	0x20000008
 8000e10:	2000017c 	.word	0x2000017c

08000e14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  return uwTick;
 8000e18:	4b03      	ldr	r3, [pc, #12]	; (8000e28 <HAL_GetTick+0x14>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
}
 8000e1c:	4618      	mov	r0, r3
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e24:	4770      	bx	lr
 8000e26:	bf00      	nop
 8000e28:	2000017c 	.word	0x2000017c

08000e2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b085      	sub	sp, #20
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f003 0307 	and.w	r3, r3, #7
 8000e3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e3c:	4b0c      	ldr	r3, [pc, #48]	; (8000e70 <__NVIC_SetPriorityGrouping+0x44>)
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e42:	68ba      	ldr	r2, [r7, #8]
 8000e44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000e48:	4013      	ands	r3, r2
 8000e4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e50:	68bb      	ldr	r3, [r7, #8]
 8000e52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000e58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e5e:	4a04      	ldr	r2, [pc, #16]	; (8000e70 <__NVIC_SetPriorityGrouping+0x44>)
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	60d3      	str	r3, [r2, #12]
}
 8000e64:	bf00      	nop
 8000e66:	3714      	adds	r7, #20
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	e000ed00 	.word	0xe000ed00

08000e74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e78:	4b04      	ldr	r3, [pc, #16]	; (8000e8c <__NVIC_GetPriorityGrouping+0x18>)
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	0a1b      	lsrs	r3, r3, #8
 8000e7e:	f003 0307 	and.w	r3, r3, #7
}
 8000e82:	4618      	mov	r0, r3
 8000e84:	46bd      	mov	sp, r7
 8000e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8a:	4770      	bx	lr
 8000e8c:	e000ed00 	.word	0xe000ed00

08000e90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e90:	b480      	push	{r7}
 8000e92:	b083      	sub	sp, #12
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	4603      	mov	r3, r0
 8000e98:	6039      	str	r1, [r7, #0]
 8000e9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	db0a      	blt.n	8000eba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	b2da      	uxtb	r2, r3
 8000ea8:	490c      	ldr	r1, [pc, #48]	; (8000edc <__NVIC_SetPriority+0x4c>)
 8000eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000eae:	0112      	lsls	r2, r2, #4
 8000eb0:	b2d2      	uxtb	r2, r2
 8000eb2:	440b      	add	r3, r1
 8000eb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000eb8:	e00a      	b.n	8000ed0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	4908      	ldr	r1, [pc, #32]	; (8000ee0 <__NVIC_SetPriority+0x50>)
 8000ec0:	79fb      	ldrb	r3, [r7, #7]
 8000ec2:	f003 030f 	and.w	r3, r3, #15
 8000ec6:	3b04      	subs	r3, #4
 8000ec8:	0112      	lsls	r2, r2, #4
 8000eca:	b2d2      	uxtb	r2, r2
 8000ecc:	440b      	add	r3, r1
 8000ece:	761a      	strb	r2, [r3, #24]
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	e000e100 	.word	0xe000e100
 8000ee0:	e000ed00 	.word	0xe000ed00

08000ee4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b089      	sub	sp, #36	; 0x24
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	f003 0307 	and.w	r3, r3, #7
 8000ef6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ef8:	69fb      	ldr	r3, [r7, #28]
 8000efa:	f1c3 0307 	rsb	r3, r3, #7
 8000efe:	2b04      	cmp	r3, #4
 8000f00:	bf28      	it	cs
 8000f02:	2304      	movcs	r3, #4
 8000f04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f06:	69fb      	ldr	r3, [r7, #28]
 8000f08:	3304      	adds	r3, #4
 8000f0a:	2b06      	cmp	r3, #6
 8000f0c:	d902      	bls.n	8000f14 <NVIC_EncodePriority+0x30>
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	3b03      	subs	r3, #3
 8000f12:	e000      	b.n	8000f16 <NVIC_EncodePriority+0x32>
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f18:	f04f 32ff 	mov.w	r2, #4294967295
 8000f1c:	69bb      	ldr	r3, [r7, #24]
 8000f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f22:	43da      	mvns	r2, r3
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	401a      	ands	r2, r3
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f30:	697b      	ldr	r3, [r7, #20]
 8000f32:	fa01 f303 	lsl.w	r3, r1, r3
 8000f36:	43d9      	mvns	r1, r3
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f3c:	4313      	orrs	r3, r2
         );
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	3724      	adds	r7, #36	; 0x24
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr
	...

08000f4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	3b01      	subs	r3, #1
 8000f58:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000f5c:	d301      	bcc.n	8000f62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000f5e:	2301      	movs	r3, #1
 8000f60:	e00f      	b.n	8000f82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000f62:	4a0a      	ldr	r2, [pc, #40]	; (8000f8c <SysTick_Config+0x40>)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	3b01      	subs	r3, #1
 8000f68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000f6a:	210f      	movs	r1, #15
 8000f6c:	f04f 30ff 	mov.w	r0, #4294967295
 8000f70:	f7ff ff8e 	bl	8000e90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f74:	4b05      	ldr	r3, [pc, #20]	; (8000f8c <SysTick_Config+0x40>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f7a:	4b04      	ldr	r3, [pc, #16]	; (8000f8c <SysTick_Config+0x40>)
 8000f7c:	2207      	movs	r2, #7
 8000f7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f80:	2300      	movs	r3, #0
}
 8000f82:	4618      	mov	r0, r3
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	e000e010 	.word	0xe000e010

08000f90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f98:	6878      	ldr	r0, [r7, #4]
 8000f9a:	f7ff ff47 	bl	8000e2c <__NVIC_SetPriorityGrouping>
}
 8000f9e:	bf00      	nop
 8000fa0:	3708      	adds	r7, #8
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000fa6:	b580      	push	{r7, lr}
 8000fa8:	b086      	sub	sp, #24
 8000faa:	af00      	add	r7, sp, #0
 8000fac:	4603      	mov	r3, r0
 8000fae:	60b9      	str	r1, [r7, #8]
 8000fb0:	607a      	str	r2, [r7, #4]
 8000fb2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000fb8:	f7ff ff5c 	bl	8000e74 <__NVIC_GetPriorityGrouping>
 8000fbc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	68b9      	ldr	r1, [r7, #8]
 8000fc2:	6978      	ldr	r0, [r7, #20]
 8000fc4:	f7ff ff8e 	bl	8000ee4 <NVIC_EncodePriority>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000fce:	4611      	mov	r1, r2
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f7ff ff5d 	bl	8000e90 <__NVIC_SetPriority>
}
 8000fd6:	bf00      	nop
 8000fd8:	3718      	adds	r7, #24
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b082      	sub	sp, #8
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000fe6:	6878      	ldr	r0, [r7, #4]
 8000fe8:	f7ff ffb0 	bl	8000f4c <SysTick_Config>
 8000fec:	4603      	mov	r3, r0
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3708      	adds	r7, #8
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}
	...

08000ff8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	b089      	sub	sp, #36	; 0x24
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	6078      	str	r0, [r7, #4]
 8001000:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001002:	2300      	movs	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800100a:	2300      	movs	r3, #0
 800100c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800100e:	2300      	movs	r3, #0
 8001010:	61fb      	str	r3, [r7, #28]
 8001012:	e165      	b.n	80012e0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001014:	2201      	movs	r2, #1
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	fa02 f303 	lsl.w	r3, r2, r3
 800101c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	697a      	ldr	r2, [r7, #20]
 8001024:	4013      	ands	r3, r2
 8001026:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	697b      	ldr	r3, [r7, #20]
 800102c:	429a      	cmp	r2, r3
 800102e:	f040 8154 	bne.w	80012da <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	685b      	ldr	r3, [r3, #4]
 8001036:	f003 0303 	and.w	r3, r3, #3
 800103a:	2b01      	cmp	r3, #1
 800103c:	d005      	beq.n	800104a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001046:	2b02      	cmp	r3, #2
 8001048:	d130      	bne.n	80010ac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	689b      	ldr	r3, [r3, #8]
 800104e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001050:	69fb      	ldr	r3, [r7, #28]
 8001052:	005b      	lsls	r3, r3, #1
 8001054:	2203      	movs	r2, #3
 8001056:	fa02 f303 	lsl.w	r3, r2, r3
 800105a:	43db      	mvns	r3, r3
 800105c:	69ba      	ldr	r2, [r7, #24]
 800105e:	4013      	ands	r3, r2
 8001060:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	68da      	ldr	r2, [r3, #12]
 8001066:	69fb      	ldr	r3, [r7, #28]
 8001068:	005b      	lsls	r3, r3, #1
 800106a:	fa02 f303 	lsl.w	r3, r2, r3
 800106e:	69ba      	ldr	r2, [r7, #24]
 8001070:	4313      	orrs	r3, r2
 8001072:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	685b      	ldr	r3, [r3, #4]
 800107e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001080:	2201      	movs	r2, #1
 8001082:	69fb      	ldr	r3, [r7, #28]
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	43db      	mvns	r3, r3
 800108a:	69ba      	ldr	r2, [r7, #24]
 800108c:	4013      	ands	r3, r2
 800108e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	685b      	ldr	r3, [r3, #4]
 8001094:	091b      	lsrs	r3, r3, #4
 8001096:	f003 0201 	and.w	r2, r3, #1
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	fa02 f303 	lsl.w	r3, r2, r3
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	4313      	orrs	r3, r2
 80010a4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	69ba      	ldr	r2, [r7, #24]
 80010aa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f003 0303 	and.w	r3, r3, #3
 80010b4:	2b03      	cmp	r3, #3
 80010b6:	d017      	beq.n	80010e8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	68db      	ldr	r3, [r3, #12]
 80010bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	2203      	movs	r2, #3
 80010c4:	fa02 f303 	lsl.w	r3, r2, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	69ba      	ldr	r2, [r7, #24]
 80010cc:	4013      	ands	r3, r2
 80010ce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	689a      	ldr	r2, [r3, #8]
 80010d4:	69fb      	ldr	r3, [r7, #28]
 80010d6:	005b      	lsls	r3, r3, #1
 80010d8:	fa02 f303 	lsl.w	r3, r2, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4313      	orrs	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	69ba      	ldr	r2, [r7, #24]
 80010e6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010e8:	683b      	ldr	r3, [r7, #0]
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	f003 0303 	and.w	r3, r3, #3
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d123      	bne.n	800113c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	08da      	lsrs	r2, r3, #3
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	3208      	adds	r2, #8
 80010fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001100:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	f003 0307 	and.w	r3, r3, #7
 8001108:	009b      	lsls	r3, r3, #2
 800110a:	220f      	movs	r2, #15
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	43db      	mvns	r3, r3
 8001112:	69ba      	ldr	r2, [r7, #24]
 8001114:	4013      	ands	r3, r2
 8001116:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	691a      	ldr	r2, [r3, #16]
 800111c:	69fb      	ldr	r3, [r7, #28]
 800111e:	f003 0307 	and.w	r3, r3, #7
 8001122:	009b      	lsls	r3, r3, #2
 8001124:	fa02 f303 	lsl.w	r3, r2, r3
 8001128:	69ba      	ldr	r2, [r7, #24]
 800112a:	4313      	orrs	r3, r2
 800112c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	08da      	lsrs	r2, r3, #3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	3208      	adds	r2, #8
 8001136:	69b9      	ldr	r1, [r7, #24]
 8001138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001142:	69fb      	ldr	r3, [r7, #28]
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	2203      	movs	r2, #3
 8001148:	fa02 f303 	lsl.w	r3, r2, r3
 800114c:	43db      	mvns	r3, r3
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4013      	ands	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	f003 0203 	and.w	r2, r3, #3
 800115c:	69fb      	ldr	r3, [r7, #28]
 800115e:	005b      	lsls	r3, r3, #1
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	4313      	orrs	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	685b      	ldr	r3, [r3, #4]
 8001174:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001178:	2b00      	cmp	r3, #0
 800117a:	f000 80ae 	beq.w	80012da <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
 8001182:	4b5d      	ldr	r3, [pc, #372]	; (80012f8 <HAL_GPIO_Init+0x300>)
 8001184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001186:	4a5c      	ldr	r2, [pc, #368]	; (80012f8 <HAL_GPIO_Init+0x300>)
 8001188:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800118c:	6453      	str	r3, [r2, #68]	; 0x44
 800118e:	4b5a      	ldr	r3, [pc, #360]	; (80012f8 <HAL_GPIO_Init+0x300>)
 8001190:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001192:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800119a:	4a58      	ldr	r2, [pc, #352]	; (80012fc <HAL_GPIO_Init+0x304>)
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	089b      	lsrs	r3, r3, #2
 80011a0:	3302      	adds	r3, #2
 80011a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	f003 0303 	and.w	r3, r3, #3
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	220f      	movs	r2, #15
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	43db      	mvns	r3, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4013      	ands	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	4a4f      	ldr	r2, [pc, #316]	; (8001300 <HAL_GPIO_Init+0x308>)
 80011c2:	4293      	cmp	r3, r2
 80011c4:	d025      	beq.n	8001212 <HAL_GPIO_Init+0x21a>
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	4a4e      	ldr	r2, [pc, #312]	; (8001304 <HAL_GPIO_Init+0x30c>)
 80011ca:	4293      	cmp	r3, r2
 80011cc:	d01f      	beq.n	800120e <HAL_GPIO_Init+0x216>
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	4a4d      	ldr	r2, [pc, #308]	; (8001308 <HAL_GPIO_Init+0x310>)
 80011d2:	4293      	cmp	r3, r2
 80011d4:	d019      	beq.n	800120a <HAL_GPIO_Init+0x212>
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	4a4c      	ldr	r2, [pc, #304]	; (800130c <HAL_GPIO_Init+0x314>)
 80011da:	4293      	cmp	r3, r2
 80011dc:	d013      	beq.n	8001206 <HAL_GPIO_Init+0x20e>
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	4a4b      	ldr	r2, [pc, #300]	; (8001310 <HAL_GPIO_Init+0x318>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d00d      	beq.n	8001202 <HAL_GPIO_Init+0x20a>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	4a4a      	ldr	r2, [pc, #296]	; (8001314 <HAL_GPIO_Init+0x31c>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d007      	beq.n	80011fe <HAL_GPIO_Init+0x206>
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	4a49      	ldr	r2, [pc, #292]	; (8001318 <HAL_GPIO_Init+0x320>)
 80011f2:	4293      	cmp	r3, r2
 80011f4:	d101      	bne.n	80011fa <HAL_GPIO_Init+0x202>
 80011f6:	2306      	movs	r3, #6
 80011f8:	e00c      	b.n	8001214 <HAL_GPIO_Init+0x21c>
 80011fa:	2307      	movs	r3, #7
 80011fc:	e00a      	b.n	8001214 <HAL_GPIO_Init+0x21c>
 80011fe:	2305      	movs	r3, #5
 8001200:	e008      	b.n	8001214 <HAL_GPIO_Init+0x21c>
 8001202:	2304      	movs	r3, #4
 8001204:	e006      	b.n	8001214 <HAL_GPIO_Init+0x21c>
 8001206:	2303      	movs	r3, #3
 8001208:	e004      	b.n	8001214 <HAL_GPIO_Init+0x21c>
 800120a:	2302      	movs	r3, #2
 800120c:	e002      	b.n	8001214 <HAL_GPIO_Init+0x21c>
 800120e:	2301      	movs	r3, #1
 8001210:	e000      	b.n	8001214 <HAL_GPIO_Init+0x21c>
 8001212:	2300      	movs	r3, #0
 8001214:	69fa      	ldr	r2, [r7, #28]
 8001216:	f002 0203 	and.w	r2, r2, #3
 800121a:	0092      	lsls	r2, r2, #2
 800121c:	4093      	lsls	r3, r2
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4313      	orrs	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001224:	4935      	ldr	r1, [pc, #212]	; (80012fc <HAL_GPIO_Init+0x304>)
 8001226:	69fb      	ldr	r3, [r7, #28]
 8001228:	089b      	lsrs	r3, r3, #2
 800122a:	3302      	adds	r3, #2
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001232:	4b3a      	ldr	r3, [pc, #232]	; (800131c <HAL_GPIO_Init+0x324>)
 8001234:	689b      	ldr	r3, [r3, #8]
 8001236:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	43db      	mvns	r3, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4013      	ands	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001256:	4a31      	ldr	r2, [pc, #196]	; (800131c <HAL_GPIO_Init+0x324>)
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800125c:	4b2f      	ldr	r3, [pc, #188]	; (800131c <HAL_GPIO_Init+0x324>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001280:	4a26      	ldr	r2, [pc, #152]	; (800131c <HAL_GPIO_Init+0x324>)
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001286:	4b25      	ldr	r3, [pc, #148]	; (800131c <HAL_GPIO_Init+0x324>)
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800128c:	693b      	ldr	r3, [r7, #16]
 800128e:	43db      	mvns	r3, r3
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	4013      	ands	r3, r2
 8001294:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001296:	683b      	ldr	r3, [r7, #0]
 8001298:	685b      	ldr	r3, [r3, #4]
 800129a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d003      	beq.n	80012aa <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80012a2:	69ba      	ldr	r2, [r7, #24]
 80012a4:	693b      	ldr	r3, [r7, #16]
 80012a6:	4313      	orrs	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012aa:	4a1c      	ldr	r2, [pc, #112]	; (800131c <HAL_GPIO_Init+0x324>)
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80012b0:	4b1a      	ldr	r3, [pc, #104]	; (800131c <HAL_GPIO_Init+0x324>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b6:	693b      	ldr	r3, [r7, #16]
 80012b8:	43db      	mvns	r3, r3
 80012ba:	69ba      	ldr	r2, [r7, #24]
 80012bc:	4013      	ands	r3, r2
 80012be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d003      	beq.n	80012d4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80012cc:	69ba      	ldr	r2, [r7, #24]
 80012ce:	693b      	ldr	r3, [r7, #16]
 80012d0:	4313      	orrs	r3, r2
 80012d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012d4:	4a11      	ldr	r2, [pc, #68]	; (800131c <HAL_GPIO_Init+0x324>)
 80012d6:	69bb      	ldr	r3, [r7, #24]
 80012d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80012da:	69fb      	ldr	r3, [r7, #28]
 80012dc:	3301      	adds	r3, #1
 80012de:	61fb      	str	r3, [r7, #28]
 80012e0:	69fb      	ldr	r3, [r7, #28]
 80012e2:	2b0f      	cmp	r3, #15
 80012e4:	f67f ae96 	bls.w	8001014 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80012e8:	bf00      	nop
 80012ea:	bf00      	nop
 80012ec:	3724      	adds	r7, #36	; 0x24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	40023800 	.word	0x40023800
 80012fc:	40013800 	.word	0x40013800
 8001300:	40020000 	.word	0x40020000
 8001304:	40020400 	.word	0x40020400
 8001308:	40020800 	.word	0x40020800
 800130c:	40020c00 	.word	0x40020c00
 8001310:	40021000 	.word	0x40021000
 8001314:	40021400 	.word	0x40021400
 8001318:	40021800 	.word	0x40021800
 800131c:	40013c00 	.word	0x40013c00

08001320 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001320:	b480      	push	{r7}
 8001322:	b083      	sub	sp, #12
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
 8001328:	460b      	mov	r3, r1
 800132a:	807b      	strh	r3, [r7, #2]
 800132c:	4613      	mov	r3, r2
 800132e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001330:	787b      	ldrb	r3, [r7, #1]
 8001332:	2b00      	cmp	r3, #0
 8001334:	d003      	beq.n	800133e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001336:	887a      	ldrh	r2, [r7, #2]
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800133c:	e003      	b.n	8001346 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800133e:	887b      	ldrh	r3, [r7, #2]
 8001340:	041a      	lsls	r2, r3, #16
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	619a      	str	r2, [r3, #24]
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
	...

08001354 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d101      	bne.n	8001366 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001362:	2301      	movs	r3, #1
 8001364:	e12b      	b.n	80015be <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800136c:	b2db      	uxtb	r3, r3
 800136e:	2b00      	cmp	r3, #0
 8001370:	d106      	bne.n	8001380 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2200      	movs	r2, #0
 8001376:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800137a:	6878      	ldr	r0, [r7, #4]
 800137c:	f7ff fb02 	bl	8000984 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2224      	movs	r2, #36	; 0x24
 8001384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	681a      	ldr	r2, [r3, #0]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f022 0201 	bic.w	r2, r2, #1
 8001396:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80013a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	681a      	ldr	r2, [r3, #0]
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80013b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80013b8:	f000 fe72 	bl	80020a0 <HAL_RCC_GetPCLK1Freq>
 80013bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	685b      	ldr	r3, [r3, #4]
 80013c2:	4a81      	ldr	r2, [pc, #516]	; (80015c8 <HAL_I2C_Init+0x274>)
 80013c4:	4293      	cmp	r3, r2
 80013c6:	d807      	bhi.n	80013d8 <HAL_I2C_Init+0x84>
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	4a80      	ldr	r2, [pc, #512]	; (80015cc <HAL_I2C_Init+0x278>)
 80013cc:	4293      	cmp	r3, r2
 80013ce:	bf94      	ite	ls
 80013d0:	2301      	movls	r3, #1
 80013d2:	2300      	movhi	r3, #0
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	e006      	b.n	80013e6 <HAL_I2C_Init+0x92>
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	4a7d      	ldr	r2, [pc, #500]	; (80015d0 <HAL_I2C_Init+0x27c>)
 80013dc:	4293      	cmp	r3, r2
 80013de:	bf94      	ite	ls
 80013e0:	2301      	movls	r3, #1
 80013e2:	2300      	movhi	r3, #0
 80013e4:	b2db      	uxtb	r3, r3
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80013ea:	2301      	movs	r3, #1
 80013ec:	e0e7      	b.n	80015be <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	4a78      	ldr	r2, [pc, #480]	; (80015d4 <HAL_I2C_Init+0x280>)
 80013f2:	fba2 2303 	umull	r2, r3, r2, r3
 80013f6:	0c9b      	lsrs	r3, r3, #18
 80013f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	68ba      	ldr	r2, [r7, #8]
 800140a:	430a      	orrs	r2, r1
 800140c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	6a1b      	ldr	r3, [r3, #32]
 8001414:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	685b      	ldr	r3, [r3, #4]
 800141c:	4a6a      	ldr	r2, [pc, #424]	; (80015c8 <HAL_I2C_Init+0x274>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d802      	bhi.n	8001428 <HAL_I2C_Init+0xd4>
 8001422:	68bb      	ldr	r3, [r7, #8]
 8001424:	3301      	adds	r3, #1
 8001426:	e009      	b.n	800143c <HAL_I2C_Init+0xe8>
 8001428:	68bb      	ldr	r3, [r7, #8]
 800142a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800142e:	fb02 f303 	mul.w	r3, r2, r3
 8001432:	4a69      	ldr	r2, [pc, #420]	; (80015d8 <HAL_I2C_Init+0x284>)
 8001434:	fba2 2303 	umull	r2, r3, r2, r3
 8001438:	099b      	lsrs	r3, r3, #6
 800143a:	3301      	adds	r3, #1
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	6812      	ldr	r2, [r2, #0]
 8001440:	430b      	orrs	r3, r1
 8001442:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	69db      	ldr	r3, [r3, #28]
 800144a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800144e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	685b      	ldr	r3, [r3, #4]
 8001456:	495c      	ldr	r1, [pc, #368]	; (80015c8 <HAL_I2C_Init+0x274>)
 8001458:	428b      	cmp	r3, r1
 800145a:	d819      	bhi.n	8001490 <HAL_I2C_Init+0x13c>
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	1e59      	subs	r1, r3, #1
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	005b      	lsls	r3, r3, #1
 8001466:	fbb1 f3f3 	udiv	r3, r1, r3
 800146a:	1c59      	adds	r1, r3, #1
 800146c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8001470:	400b      	ands	r3, r1
 8001472:	2b00      	cmp	r3, #0
 8001474:	d00a      	beq.n	800148c <HAL_I2C_Init+0x138>
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	1e59      	subs	r1, r3, #1
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	005b      	lsls	r3, r3, #1
 8001480:	fbb1 f3f3 	udiv	r3, r1, r3
 8001484:	3301      	adds	r3, #1
 8001486:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800148a:	e051      	b.n	8001530 <HAL_I2C_Init+0x1dc>
 800148c:	2304      	movs	r3, #4
 800148e:	e04f      	b.n	8001530 <HAL_I2C_Init+0x1dc>
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	689b      	ldr	r3, [r3, #8]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d111      	bne.n	80014bc <HAL_I2C_Init+0x168>
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	1e58      	subs	r0, r3, #1
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6859      	ldr	r1, [r3, #4]
 80014a0:	460b      	mov	r3, r1
 80014a2:	005b      	lsls	r3, r3, #1
 80014a4:	440b      	add	r3, r1
 80014a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80014aa:	3301      	adds	r3, #1
 80014ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	bf0c      	ite	eq
 80014b4:	2301      	moveq	r3, #1
 80014b6:	2300      	movne	r3, #0
 80014b8:	b2db      	uxtb	r3, r3
 80014ba:	e012      	b.n	80014e2 <HAL_I2C_Init+0x18e>
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	1e58      	subs	r0, r3, #1
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6859      	ldr	r1, [r3, #4]
 80014c4:	460b      	mov	r3, r1
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	440b      	add	r3, r1
 80014ca:	0099      	lsls	r1, r3, #2
 80014cc:	440b      	add	r3, r1
 80014ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80014d2:	3301      	adds	r3, #1
 80014d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80014d8:	2b00      	cmp	r3, #0
 80014da:	bf0c      	ite	eq
 80014dc:	2301      	moveq	r3, #1
 80014de:	2300      	movne	r3, #0
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <HAL_I2C_Init+0x196>
 80014e6:	2301      	movs	r3, #1
 80014e8:	e022      	b.n	8001530 <HAL_I2C_Init+0x1dc>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	689b      	ldr	r3, [r3, #8]
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10e      	bne.n	8001510 <HAL_I2C_Init+0x1bc>
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	1e58      	subs	r0, r3, #1
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6859      	ldr	r1, [r3, #4]
 80014fa:	460b      	mov	r3, r1
 80014fc:	005b      	lsls	r3, r3, #1
 80014fe:	440b      	add	r3, r1
 8001500:	fbb0 f3f3 	udiv	r3, r0, r3
 8001504:	3301      	adds	r3, #1
 8001506:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800150a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800150e:	e00f      	b.n	8001530 <HAL_I2C_Init+0x1dc>
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	1e58      	subs	r0, r3, #1
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6859      	ldr	r1, [r3, #4]
 8001518:	460b      	mov	r3, r1
 800151a:	009b      	lsls	r3, r3, #2
 800151c:	440b      	add	r3, r1
 800151e:	0099      	lsls	r1, r3, #2
 8001520:	440b      	add	r3, r1
 8001522:	fbb0 f3f3 	udiv	r3, r0, r3
 8001526:	3301      	adds	r3, #1
 8001528:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800152c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001530:	6879      	ldr	r1, [r7, #4]
 8001532:	6809      	ldr	r1, [r1, #0]
 8001534:	4313      	orrs	r3, r2
 8001536:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	69da      	ldr	r2, [r3, #28]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	6a1b      	ldr	r3, [r3, #32]
 800154a:	431a      	orrs	r2, r3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	430a      	orrs	r2, r1
 8001552:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	689b      	ldr	r3, [r3, #8]
 800155a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800155e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001562:	687a      	ldr	r2, [r7, #4]
 8001564:	6911      	ldr	r1, [r2, #16]
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	68d2      	ldr	r2, [r2, #12]
 800156a:	4311      	orrs	r1, r2
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	6812      	ldr	r2, [r2, #0]
 8001570:	430b      	orrs	r3, r1
 8001572:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	68db      	ldr	r3, [r3, #12]
 800157a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	695a      	ldr	r2, [r3, #20]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	699b      	ldr	r3, [r3, #24]
 8001586:	431a      	orrs	r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	430a      	orrs	r2, r1
 800158e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	681a      	ldr	r2, [r3, #0]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f042 0201 	orr.w	r2, r2, #1
 800159e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2220      	movs	r2, #32
 80015aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	2200      	movs	r2, #0
 80015b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80015bc:	2300      	movs	r3, #0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	000186a0 	.word	0x000186a0
 80015cc:	001e847f 	.word	0x001e847f
 80015d0:	003d08ff 	.word	0x003d08ff
 80015d4:	431bde83 	.word	0x431bde83
 80015d8:	10624dd3 	.word	0x10624dd3

080015dc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b08c      	sub	sp, #48	; 0x30
 80015e0:	af02      	add	r7, sp, #8
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	607a      	str	r2, [r7, #4]
 80015e6:	461a      	mov	r2, r3
 80015e8:	460b      	mov	r3, r1
 80015ea:	817b      	strh	r3, [r7, #10]
 80015ec:	4613      	mov	r3, r2
 80015ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80015f0:	f7ff fc10 	bl	8000e14 <HAL_GetTick>
 80015f4:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80015fc:	b2db      	uxtb	r3, r3
 80015fe:	2b20      	cmp	r3, #32
 8001600:	f040 820b 	bne.w	8001a1a <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001606:	9300      	str	r3, [sp, #0]
 8001608:	2319      	movs	r3, #25
 800160a:	2201      	movs	r2, #1
 800160c:	497c      	ldr	r1, [pc, #496]	; (8001800 <HAL_I2C_Master_Receive+0x224>)
 800160e:	68f8      	ldr	r0, [r7, #12]
 8001610:	f000 fad8 	bl	8001bc4 <I2C_WaitOnFlagUntilTimeout>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d001      	beq.n	800161e <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 800161a:	2302      	movs	r3, #2
 800161c:	e1fe      	b.n	8001a1c <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001624:	2b01      	cmp	r3, #1
 8001626:	d101      	bne.n	800162c <HAL_I2C_Master_Receive+0x50>
 8001628:	2302      	movs	r3, #2
 800162a:	e1f7      	b.n	8001a1c <HAL_I2C_Master_Receive+0x440>
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	2201      	movs	r2, #1
 8001630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	2b01      	cmp	r3, #1
 8001640:	d007      	beq.n	8001652 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	681a      	ldr	r2, [r3, #0]
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	f042 0201 	orr.w	r2, r2, #1
 8001650:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001652:	68fb      	ldr	r3, [r7, #12]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	681a      	ldr	r2, [r3, #0]
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001660:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	2222      	movs	r2, #34	; 0x22
 8001666:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	2210      	movs	r2, #16
 800166e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	2200      	movs	r2, #0
 8001676:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800167e:	68fb      	ldr	r3, [r7, #12]
 8001680:	893a      	ldrh	r2, [r7, #8]
 8001682:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001688:	b29a      	uxth	r2, r3
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	4a5c      	ldr	r2, [pc, #368]	; (8001804 <HAL_I2C_Master_Receive+0x228>)
 8001692:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001694:	8979      	ldrh	r1, [r7, #10]
 8001696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001698:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800169a:	68f8      	ldr	r0, [r7, #12]
 800169c:	f000 f9c4 	bl	8001a28 <I2C_MasterRequestRead>
 80016a0:	4603      	mov	r3, r0
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d001      	beq.n	80016aa <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80016a6:	2301      	movs	r3, #1
 80016a8:	e1b8      	b.n	8001a1c <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d113      	bne.n	80016da <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016b2:	2300      	movs	r3, #0
 80016b4:	623b      	str	r3, [r7, #32]
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	623b      	str	r3, [r7, #32]
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	699b      	ldr	r3, [r3, #24]
 80016c4:	623b      	str	r3, [r7, #32]
 80016c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016d6:	601a      	str	r2, [r3, #0]
 80016d8:	e18c      	b.n	80019f4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016de:	2b01      	cmp	r3, #1
 80016e0:	d11b      	bne.n	800171a <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80016f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80016f2:	2300      	movs	r3, #0
 80016f4:	61fb      	str	r3, [r7, #28]
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	695b      	ldr	r3, [r3, #20]
 80016fc:	61fb      	str	r3, [r7, #28]
 80016fe:	68fb      	ldr	r3, [r7, #12]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	61fb      	str	r3, [r7, #28]
 8001706:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	681a      	ldr	r2, [r3, #0]
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001716:	601a      	str	r2, [r3, #0]
 8001718:	e16c      	b.n	80019f4 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800171e:	2b02      	cmp	r3, #2
 8001720:	d11b      	bne.n	800175a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001722:	68fb      	ldr	r3, [r7, #12]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	681a      	ldr	r2, [r3, #0]
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001730:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	681a      	ldr	r2, [r3, #0]
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001740:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001742:	2300      	movs	r3, #0
 8001744:	61bb      	str	r3, [r7, #24]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	695b      	ldr	r3, [r3, #20]
 800174c:	61bb      	str	r3, [r7, #24]
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	699b      	ldr	r3, [r3, #24]
 8001754:	61bb      	str	r3, [r7, #24]
 8001756:	69bb      	ldr	r3, [r7, #24]
 8001758:	e14c      	b.n	80019f4 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800175a:	68fb      	ldr	r3, [r7, #12]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	681a      	ldr	r2, [r3, #0]
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001768:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800176a:	2300      	movs	r3, #0
 800176c:	617b      	str	r3, [r7, #20]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	695b      	ldr	r3, [r3, #20]
 8001774:	617b      	str	r3, [r7, #20]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	617b      	str	r3, [r7, #20]
 800177e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001780:	e138      	b.n	80019f4 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001786:	2b03      	cmp	r3, #3
 8001788:	f200 80f1 	bhi.w	800196e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001790:	2b01      	cmp	r3, #1
 8001792:	d123      	bne.n	80017dc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001794:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001796:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001798:	68f8      	ldr	r0, [r7, #12]
 800179a:	f000 fae9 	bl	8001d70 <I2C_WaitOnRXNEFlagUntilTimeout>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e139      	b.n	8001a1c <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	691a      	ldr	r2, [r3, #16]
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017b2:	b2d2      	uxtb	r2, r2
 80017b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017ba:	1c5a      	adds	r2, r3, #1
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017c4:	3b01      	subs	r3, #1
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	3b01      	subs	r3, #1
 80017d4:	b29a      	uxth	r2, r3
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80017da:	e10b      	b.n	80019f4 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d14e      	bne.n	8001882 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80017e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80017ea:	2200      	movs	r2, #0
 80017ec:	4906      	ldr	r1, [pc, #24]	; (8001808 <HAL_I2C_Master_Receive+0x22c>)
 80017ee:	68f8      	ldr	r0, [r7, #12]
 80017f0:	f000 f9e8 	bl	8001bc4 <I2C_WaitOnFlagUntilTimeout>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d008      	beq.n	800180c <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80017fa:	2301      	movs	r3, #1
 80017fc:	e10e      	b.n	8001a1c <HAL_I2C_Master_Receive+0x440>
 80017fe:	bf00      	nop
 8001800:	00100002 	.word	0x00100002
 8001804:	ffff0000 	.word	0xffff0000
 8001808:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	681a      	ldr	r2, [r3, #0]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800181a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	691a      	ldr	r2, [r3, #16]
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001826:	b2d2      	uxtb	r2, r2
 8001828:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182e:	1c5a      	adds	r2, r3, #1
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001838:	3b01      	subs	r3, #1
 800183a:	b29a      	uxth	r2, r3
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001844:	b29b      	uxth	r3, r3
 8001846:	3b01      	subs	r3, #1
 8001848:	b29a      	uxth	r2, r3
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	691a      	ldr	r2, [r3, #16]
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	b2d2      	uxtb	r2, r2
 800185a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001860:	1c5a      	adds	r2, r3, #1
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800186a:	3b01      	subs	r3, #1
 800186c:	b29a      	uxth	r2, r3
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001876:	b29b      	uxth	r3, r3
 8001878:	3b01      	subs	r3, #1
 800187a:	b29a      	uxth	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8001880:	e0b8      	b.n	80019f4 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001888:	2200      	movs	r2, #0
 800188a:	4966      	ldr	r1, [pc, #408]	; (8001a24 <HAL_I2C_Master_Receive+0x448>)
 800188c:	68f8      	ldr	r0, [r7, #12]
 800188e:	f000 f999 	bl	8001bc4 <I2C_WaitOnFlagUntilTimeout>
 8001892:	4603      	mov	r3, r0
 8001894:	2b00      	cmp	r3, #0
 8001896:	d001      	beq.n	800189c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8001898:	2301      	movs	r3, #1
 800189a:	e0bf      	b.n	8001a1c <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80018aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	691a      	ldr	r2, [r3, #16]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018b6:	b2d2      	uxtb	r2, r2
 80018b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018be:	1c5a      	adds	r2, r3, #1
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80018c8:	3b01      	subs	r3, #1
 80018ca:	b29a      	uxth	r2, r3
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	3b01      	subs	r3, #1
 80018d8:	b29a      	uxth	r2, r3
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80018de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e0:	9300      	str	r3, [sp, #0]
 80018e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018e4:	2200      	movs	r2, #0
 80018e6:	494f      	ldr	r1, [pc, #316]	; (8001a24 <HAL_I2C_Master_Receive+0x448>)
 80018e8:	68f8      	ldr	r0, [r7, #12]
 80018ea:	f000 f96b 	bl	8001bc4 <I2C_WaitOnFlagUntilTimeout>
 80018ee:	4603      	mov	r3, r0
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d001      	beq.n	80018f8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e091      	b.n	8001a1c <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001906:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	691a      	ldr	r2, [r3, #16]
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800191a:	1c5a      	adds	r2, r3, #1
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001924:	3b01      	subs	r3, #1
 8001926:	b29a      	uxth	r2, r3
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001930:	b29b      	uxth	r3, r3
 8001932:	3b01      	subs	r3, #1
 8001934:	b29a      	uxth	r2, r3
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	691a      	ldr	r2, [r3, #16]
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001944:	b2d2      	uxtb	r2, r2
 8001946:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194c:	1c5a      	adds	r2, r3, #1
 800194e:	68fb      	ldr	r3, [r7, #12]
 8001950:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001956:	3b01      	subs	r3, #1
 8001958:	b29a      	uxth	r2, r3
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001962:	b29b      	uxth	r3, r3
 8001964:	3b01      	subs	r3, #1
 8001966:	b29a      	uxth	r2, r3
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800196c:	e042      	b.n	80019f4 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800196e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001970:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001972:	68f8      	ldr	r0, [r7, #12]
 8001974:	f000 f9fc 	bl	8001d70 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001978:	4603      	mov	r3, r0
 800197a:	2b00      	cmp	r3, #0
 800197c:	d001      	beq.n	8001982 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e04c      	b.n	8001a1c <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	691a      	ldr	r2, [r3, #16]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800198c:	b2d2      	uxtb	r2, r2
 800198e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001994:	1c5a      	adds	r2, r3, #1
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800199e:	3b01      	subs	r3, #1
 80019a0:	b29a      	uxth	r2, r3
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019aa:	b29b      	uxth	r3, r3
 80019ac:	3b01      	subs	r3, #1
 80019ae:	b29a      	uxth	r2, r3
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	695b      	ldr	r3, [r3, #20]
 80019ba:	f003 0304 	and.w	r3, r3, #4
 80019be:	2b04      	cmp	r3, #4
 80019c0:	d118      	bne.n	80019f4 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	691a      	ldr	r2, [r3, #16]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019cc:	b2d2      	uxtb	r2, r2
 80019ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019d4:	1c5a      	adds	r2, r3, #1
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019de:	3b01      	subs	r3, #1
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	3b01      	subs	r3, #1
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	f47f aec2 	bne.w	8001782 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	2220      	movs	r2, #32
 8001a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2200      	movs	r2, #0
 8001a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001a16:	2300      	movs	r3, #0
 8001a18:	e000      	b.n	8001a1c <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8001a1a:	2302      	movs	r3, #2
  }
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	3728      	adds	r7, #40	; 0x28
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	00010004 	.word	0x00010004

08001a28 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b088      	sub	sp, #32
 8001a2c:	af02      	add	r7, sp, #8
 8001a2e:	60f8      	str	r0, [r7, #12]
 8001a30:	607a      	str	r2, [r7, #4]
 8001a32:	603b      	str	r3, [r7, #0]
 8001a34:	460b      	mov	r3, r1
 8001a36:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a3c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001a4c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001a4e:	697b      	ldr	r3, [r7, #20]
 8001a50:	2b08      	cmp	r3, #8
 8001a52:	d006      	beq.n	8001a62 <I2C_MasterRequestRead+0x3a>
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	2b01      	cmp	r3, #1
 8001a58:	d003      	beq.n	8001a62 <I2C_MasterRequestRead+0x3a>
 8001a5a:	697b      	ldr	r3, [r7, #20]
 8001a5c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8001a60:	d108      	bne.n	8001a74 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	681a      	ldr	r2, [r3, #0]
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a70:	601a      	str	r2, [r3, #0]
 8001a72:	e00b      	b.n	8001a8c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a78:	2b11      	cmp	r3, #17
 8001a7a:	d107      	bne.n	8001a8c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	681a      	ldr	r2, [r3, #0]
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a8a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001a8c:	683b      	ldr	r3, [r7, #0]
 8001a8e:	9300      	str	r3, [sp, #0]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001a98:	68f8      	ldr	r0, [r7, #12]
 8001a9a:	f000 f893 	bl	8001bc4 <I2C_WaitOnFlagUntilTimeout>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d00d      	beq.n	8001ac0 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001ab2:	d103      	bne.n	8001abc <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aba:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001abc:	2303      	movs	r3, #3
 8001abe:	e079      	b.n	8001bb4 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001ac8:	d108      	bne.n	8001adc <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001aca:	897b      	ldrh	r3, [r7, #10]
 8001acc:	b2db      	uxtb	r3, r3
 8001ace:	f043 0301 	orr.w	r3, r3, #1
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	68fb      	ldr	r3, [r7, #12]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	611a      	str	r2, [r3, #16]
 8001ada:	e05f      	b.n	8001b9c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001adc:	897b      	ldrh	r3, [r7, #10]
 8001ade:	11db      	asrs	r3, r3, #7
 8001ae0:	b2db      	uxtb	r3, r3
 8001ae2:	f003 0306 	and.w	r3, r3, #6
 8001ae6:	b2db      	uxtb	r3, r3
 8001ae8:	f063 030f 	orn	r3, r3, #15
 8001aec:	b2da      	uxtb	r2, r3
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	687a      	ldr	r2, [r7, #4]
 8001af8:	4930      	ldr	r1, [pc, #192]	; (8001bbc <I2C_MasterRequestRead+0x194>)
 8001afa:	68f8      	ldr	r0, [r7, #12]
 8001afc:	f000 f8b9 	bl	8001c72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e054      	b.n	8001bb4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001b0a:	897b      	ldrh	r3, [r7, #10]
 8001b0c:	b2da      	uxtb	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	687a      	ldr	r2, [r7, #4]
 8001b18:	4929      	ldr	r1, [pc, #164]	; (8001bc0 <I2C_MasterRequestRead+0x198>)
 8001b1a:	68f8      	ldr	r0, [r7, #12]
 8001b1c:	f000 f8a9 	bl	8001c72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8001b26:	2301      	movs	r3, #1
 8001b28:	e044      	b.n	8001bb4 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	613b      	str	r3, [r7, #16]
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	695b      	ldr	r3, [r3, #20]
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	699b      	ldr	r3, [r3, #24]
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	681a      	ldr	r2, [r3, #0]
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b4e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2200      	movs	r2, #0
 8001b58:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001b5c:	68f8      	ldr	r0, [r7, #12]
 8001b5e:	f000 f831 	bl	8001bc4 <I2C_WaitOnFlagUntilTimeout>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d00d      	beq.n	8001b84 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b76:	d103      	bne.n	8001b80 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001b78:	68fb      	ldr	r3, [r7, #12]
 8001b7a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b7e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8001b80:	2303      	movs	r3, #3
 8001b82:	e017      	b.n	8001bb4 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001b84:	897b      	ldrh	r3, [r7, #10]
 8001b86:	11db      	asrs	r3, r3, #7
 8001b88:	b2db      	uxtb	r3, r3
 8001b8a:	f003 0306 	and.w	r3, r3, #6
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	f063 030e 	orn	r3, r3, #14
 8001b94:	b2da      	uxtb	r2, r3
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	687a      	ldr	r2, [r7, #4]
 8001ba0:	4907      	ldr	r1, [pc, #28]	; (8001bc0 <I2C_MasterRequestRead+0x198>)
 8001ba2:	68f8      	ldr	r0, [r7, #12]
 8001ba4:	f000 f865 	bl	8001c72 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e000      	b.n	8001bb4 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8001bb2:	2300      	movs	r3, #0
}
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	3718      	adds	r7, #24
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	00010008 	.word	0x00010008
 8001bc0:	00010002 	.word	0x00010002

08001bc4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b084      	sub	sp, #16
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	60b9      	str	r1, [r7, #8]
 8001bce:	603b      	str	r3, [r7, #0]
 8001bd0:	4613      	mov	r3, r2
 8001bd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001bd4:	e025      	b.n	8001c22 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001bdc:	d021      	beq.n	8001c22 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001bde:	f7ff f919 	bl	8000e14 <HAL_GetTick>
 8001be2:	4602      	mov	r2, r0
 8001be4:	69bb      	ldr	r3, [r7, #24]
 8001be6:	1ad3      	subs	r3, r2, r3
 8001be8:	683a      	ldr	r2, [r7, #0]
 8001bea:	429a      	cmp	r2, r3
 8001bec:	d302      	bcc.n	8001bf4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001bee:	683b      	ldr	r3, [r7, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d116      	bne.n	8001c22 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	2220      	movs	r2, #32
 8001bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0e:	f043 0220 	orr.w	r2, r3, #32
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e023      	b.n	8001c6a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	0c1b      	lsrs	r3, r3, #16
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	2b01      	cmp	r3, #1
 8001c2a:	d10d      	bne.n	8001c48 <I2C_WaitOnFlagUntilTimeout+0x84>
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	695b      	ldr	r3, [r3, #20]
 8001c32:	43da      	mvns	r2, r3
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	4013      	ands	r3, r2
 8001c38:	b29b      	uxth	r3, r3
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	bf0c      	ite	eq
 8001c3e:	2301      	moveq	r3, #1
 8001c40:	2300      	movne	r3, #0
 8001c42:	b2db      	uxtb	r3, r3
 8001c44:	461a      	mov	r2, r3
 8001c46:	e00c      	b.n	8001c62 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	43da      	mvns	r2, r3
 8001c50:	68bb      	ldr	r3, [r7, #8]
 8001c52:	4013      	ands	r3, r2
 8001c54:	b29b      	uxth	r3, r3
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	bf0c      	ite	eq
 8001c5a:	2301      	moveq	r3, #1
 8001c5c:	2300      	movne	r3, #0
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	461a      	mov	r2, r3
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	429a      	cmp	r2, r3
 8001c66:	d0b6      	beq.n	8001bd6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001c68:	2300      	movs	r3, #0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3710      	adds	r7, #16
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b084      	sub	sp, #16
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	60f8      	str	r0, [r7, #12]
 8001c7a:	60b9      	str	r1, [r7, #8]
 8001c7c:	607a      	str	r2, [r7, #4]
 8001c7e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001c80:	e051      	b.n	8001d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001c82:	68fb      	ldr	r3, [r7, #12]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	695b      	ldr	r3, [r3, #20]
 8001c88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c90:	d123      	bne.n	8001cda <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	681b      	ldr	r3, [r3, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001ca0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001caa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	2200      	movs	r2, #0
 8001cb0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	2220      	movs	r2, #32
 8001cb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cc6:	f043 0204 	orr.w	r2, r3, #4
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	e046      	b.n	8001d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ce0:	d021      	beq.n	8001d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ce2:	f7ff f897 	bl	8000e14 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	429a      	cmp	r2, r3
 8001cf0:	d302      	bcc.n	8001cf8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d116      	bne.n	8001d26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	2220      	movs	r2, #32
 8001d02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d06:	68fb      	ldr	r3, [r7, #12]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d12:	f043 0220 	orr.w	r2, r3, #32
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	2200      	movs	r2, #0
 8001d1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001d22:	2301      	movs	r3, #1
 8001d24:	e020      	b.n	8001d68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d26:	68bb      	ldr	r3, [r7, #8]
 8001d28:	0c1b      	lsrs	r3, r3, #16
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d10c      	bne.n	8001d4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	695b      	ldr	r3, [r3, #20]
 8001d36:	43da      	mvns	r2, r3
 8001d38:	68bb      	ldr	r3, [r7, #8]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	bf14      	ite	ne
 8001d42:	2301      	movne	r3, #1
 8001d44:	2300      	moveq	r3, #0
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	e00b      	b.n	8001d62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	699b      	ldr	r3, [r3, #24]
 8001d50:	43da      	mvns	r2, r3
 8001d52:	68bb      	ldr	r3, [r7, #8]
 8001d54:	4013      	ands	r3, r2
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	bf14      	ite	ne
 8001d5c:	2301      	movne	r3, #1
 8001d5e:	2300      	moveq	r3, #0
 8001d60:	b2db      	uxtb	r3, r3
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d18d      	bne.n	8001c82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001d66:	2300      	movs	r3, #0
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3710      	adds	r7, #16
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b084      	sub	sp, #16
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001d7c:	e042      	b.n	8001e04 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	695b      	ldr	r3, [r3, #20]
 8001d84:	f003 0310 	and.w	r3, r3, #16
 8001d88:	2b10      	cmp	r3, #16
 8001d8a:	d119      	bne.n	8001dc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	f06f 0210 	mvn.w	r2, #16
 8001d94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2220      	movs	r2, #32
 8001da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001da4:	68fb      	ldr	r3, [r7, #12]
 8001da6:	2200      	movs	r2, #0
 8001da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8001dac:	68fb      	ldr	r3, [r7, #12]
 8001dae:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001dbc:	2301      	movs	r3, #1
 8001dbe:	e029      	b.n	8001e14 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001dc0:	f7ff f828 	bl	8000e14 <HAL_GetTick>
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	1ad3      	subs	r3, r2, r3
 8001dca:	68ba      	ldr	r2, [r7, #8]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d302      	bcc.n	8001dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d116      	bne.n	8001e04 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2200      	movs	r2, #0
 8001dda:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	2220      	movs	r2, #32
 8001de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	2200      	movs	r2, #0
 8001de8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001df0:	f043 0220 	orr.w	r2, r3, #32
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001e00:	2301      	movs	r3, #1
 8001e02:	e007      	b.n	8001e14 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	695b      	ldr	r3, [r3, #20]
 8001e0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e0e:	2b40      	cmp	r3, #64	; 0x40
 8001e10:	d1b5      	bne.n	8001d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3710      	adds	r7, #16
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8001e22:	2300      	movs	r3, #0
 8001e24:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8001e26:	2300      	movs	r3, #0
 8001e28:	603b      	str	r3, [r7, #0]
 8001e2a:	4b20      	ldr	r3, [pc, #128]	; (8001eac <HAL_PWREx_EnableOverDrive+0x90>)
 8001e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2e:	4a1f      	ldr	r2, [pc, #124]	; (8001eac <HAL_PWREx_EnableOverDrive+0x90>)
 8001e30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e34:	6413      	str	r3, [r2, #64]	; 0x40
 8001e36:	4b1d      	ldr	r3, [pc, #116]	; (8001eac <HAL_PWREx_EnableOverDrive+0x90>)
 8001e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e3e:	603b      	str	r3, [r7, #0]
 8001e40:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8001e42:	4b1b      	ldr	r3, [pc, #108]	; (8001eb0 <HAL_PWREx_EnableOverDrive+0x94>)
 8001e44:	2201      	movs	r2, #1
 8001e46:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e48:	f7fe ffe4 	bl	8000e14 <HAL_GetTick>
 8001e4c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001e4e:	e009      	b.n	8001e64 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001e50:	f7fe ffe0 	bl	8000e14 <HAL_GetTick>
 8001e54:	4602      	mov	r2, r0
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	1ad3      	subs	r3, r2, r3
 8001e5a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e5e:	d901      	bls.n	8001e64 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8001e60:	2303      	movs	r3, #3
 8001e62:	e01f      	b.n	8001ea4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8001e64:	4b13      	ldr	r3, [pc, #76]	; (8001eb4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e6c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e70:	d1ee      	bne.n	8001e50 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8001e72:	4b11      	ldr	r3, [pc, #68]	; (8001eb8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8001e74:	2201      	movs	r2, #1
 8001e76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e78:	f7fe ffcc 	bl	8000e14 <HAL_GetTick>
 8001e7c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001e7e:	e009      	b.n	8001e94 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8001e80:	f7fe ffc8 	bl	8000e14 <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001e8e:	d901      	bls.n	8001e94 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8001e90:	2303      	movs	r3, #3
 8001e92:	e007      	b.n	8001ea4 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8001e94:	4b07      	ldr	r3, [pc, #28]	; (8001eb4 <HAL_PWREx_EnableOverDrive+0x98>)
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8001ea0:	d1ee      	bne.n	8001e80 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8001ea2:	2300      	movs	r3, #0
}
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	3708      	adds	r7, #8
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40023800 	.word	0x40023800
 8001eb0:	420e0040 	.word	0x420e0040
 8001eb4:	40007000 	.word	0x40007000
 8001eb8:	420e0044 	.word	0x420e0044

08001ebc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	e0cc      	b.n	800206a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ed0:	4b68      	ldr	r3, [pc, #416]	; (8002074 <HAL_RCC_ClockConfig+0x1b8>)
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f003 030f 	and.w	r3, r3, #15
 8001ed8:	683a      	ldr	r2, [r7, #0]
 8001eda:	429a      	cmp	r2, r3
 8001edc:	d90c      	bls.n	8001ef8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ede:	4b65      	ldr	r3, [pc, #404]	; (8002074 <HAL_RCC_ClockConfig+0x1b8>)
 8001ee0:	683a      	ldr	r2, [r7, #0]
 8001ee2:	b2d2      	uxtb	r2, r2
 8001ee4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ee6:	4b63      	ldr	r3, [pc, #396]	; (8002074 <HAL_RCC_ClockConfig+0x1b8>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 030f 	and.w	r3, r3, #15
 8001eee:	683a      	ldr	r2, [r7, #0]
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d001      	beq.n	8001ef8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e0b8      	b.n	800206a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	f003 0302 	and.w	r3, r3, #2
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d020      	beq.n	8001f46 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0304 	and.w	r3, r3, #4
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d005      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f10:	4b59      	ldr	r3, [pc, #356]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	4a58      	ldr	r2, [pc, #352]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f16:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f1a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0308 	and.w	r3, r3, #8
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d005      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f28:	4b53      	ldr	r3, [pc, #332]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	4a52      	ldr	r2, [pc, #328]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f2e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001f32:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f34:	4b50      	ldr	r3, [pc, #320]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f36:	689b      	ldr	r3, [r3, #8]
 8001f38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	689b      	ldr	r3, [r3, #8]
 8001f40:	494d      	ldr	r1, [pc, #308]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f42:	4313      	orrs	r3, r2
 8001f44:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0301 	and.w	r3, r3, #1
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d044      	beq.n	8001fdc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d107      	bne.n	8001f6a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f5a:	4b47      	ldr	r3, [pc, #284]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d119      	bne.n	8001f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
 8001f68:	e07f      	b.n	800206a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	2b02      	cmp	r3, #2
 8001f70:	d003      	beq.n	8001f7a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001f76:	2b03      	cmp	r3, #3
 8001f78:	d107      	bne.n	8001f8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f7a:	4b3f      	ldr	r3, [pc, #252]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d109      	bne.n	8001f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f86:	2301      	movs	r3, #1
 8001f88:	e06f      	b.n	800206a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f8a:	4b3b      	ldr	r3, [pc, #236]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d101      	bne.n	8001f9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e067      	b.n	800206a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f9a:	4b37      	ldr	r3, [pc, #220]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f023 0203 	bic.w	r2, r3, #3
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	4934      	ldr	r1, [pc, #208]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001fac:	f7fe ff32 	bl	8000e14 <HAL_GetTick>
 8001fb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fb2:	e00a      	b.n	8001fca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fb4:	f7fe ff2e 	bl	8000e14 <HAL_GetTick>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	1ad3      	subs	r3, r2, r3
 8001fbe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e04f      	b.n	800206a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001fca:	4b2b      	ldr	r3, [pc, #172]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f003 020c 	and.w	r2, r3, #12
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	009b      	lsls	r3, r3, #2
 8001fd8:	429a      	cmp	r2, r3
 8001fda:	d1eb      	bne.n	8001fb4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001fdc:	4b25      	ldr	r3, [pc, #148]	; (8002074 <HAL_RCC_ClockConfig+0x1b8>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f003 030f 	and.w	r3, r3, #15
 8001fe4:	683a      	ldr	r2, [r7, #0]
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d20c      	bcs.n	8002004 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fea:	4b22      	ldr	r3, [pc, #136]	; (8002074 <HAL_RCC_ClockConfig+0x1b8>)
 8001fec:	683a      	ldr	r2, [r7, #0]
 8001fee:	b2d2      	uxtb	r2, r2
 8001ff0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ff2:	4b20      	ldr	r3, [pc, #128]	; (8002074 <HAL_RCC_ClockConfig+0x1b8>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 030f 	and.w	r3, r3, #15
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d001      	beq.n	8002004 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002000:	2301      	movs	r3, #1
 8002002:	e032      	b.n	800206a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f003 0304 	and.w	r3, r3, #4
 800200c:	2b00      	cmp	r3, #0
 800200e:	d008      	beq.n	8002022 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002010:	4b19      	ldr	r3, [pc, #100]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	68db      	ldr	r3, [r3, #12]
 800201c:	4916      	ldr	r1, [pc, #88]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 800201e:	4313      	orrs	r3, r2
 8002020:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	2b00      	cmp	r3, #0
 800202c:	d009      	beq.n	8002042 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800202e:	4b12      	ldr	r3, [pc, #72]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	490e      	ldr	r1, [pc, #56]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 800203e:	4313      	orrs	r3, r2
 8002040:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002042:	f000 f855 	bl	80020f0 <HAL_RCC_GetSysClockFreq>
 8002046:	4602      	mov	r2, r0
 8002048:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <HAL_RCC_ClockConfig+0x1bc>)
 800204a:	689b      	ldr	r3, [r3, #8]
 800204c:	091b      	lsrs	r3, r3, #4
 800204e:	f003 030f 	and.w	r3, r3, #15
 8002052:	490a      	ldr	r1, [pc, #40]	; (800207c <HAL_RCC_ClockConfig+0x1c0>)
 8002054:	5ccb      	ldrb	r3, [r1, r3]
 8002056:	fa22 f303 	lsr.w	r3, r2, r3
 800205a:	4a09      	ldr	r2, [pc, #36]	; (8002080 <HAL_RCC_ClockConfig+0x1c4>)
 800205c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800205e:	4b09      	ldr	r3, [pc, #36]	; (8002084 <HAL_RCC_ClockConfig+0x1c8>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4618      	mov	r0, r3
 8002064:	f7fe fe92 	bl	8000d8c <HAL_InitTick>

  return HAL_OK;
 8002068:	2300      	movs	r3, #0
}
 800206a:	4618      	mov	r0, r3
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40023c00 	.word	0x40023c00
 8002078:	40023800 	.word	0x40023800
 800207c:	080040a4 	.word	0x080040a4
 8002080:	20000000 	.word	0x20000000
 8002084:	20000004 	.word	0x20000004

08002088 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800208c:	4b03      	ldr	r3, [pc, #12]	; (800209c <HAL_RCC_GetHCLKFreq+0x14>)
 800208e:	681b      	ldr	r3, [r3, #0]
}
 8002090:	4618      	mov	r0, r3
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr
 800209a:	bf00      	nop
 800209c:	20000000 	.word	0x20000000

080020a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80020a4:	f7ff fff0 	bl	8002088 <HAL_RCC_GetHCLKFreq>
 80020a8:	4602      	mov	r2, r0
 80020aa:	4b05      	ldr	r3, [pc, #20]	; (80020c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	0a9b      	lsrs	r3, r3, #10
 80020b0:	f003 0307 	and.w	r3, r3, #7
 80020b4:	4903      	ldr	r1, [pc, #12]	; (80020c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020b6:	5ccb      	ldrb	r3, [r1, r3]
 80020b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020bc:	4618      	mov	r0, r3
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40023800 	.word	0x40023800
 80020c4:	080040b4 	.word	0x080040b4

080020c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80020cc:	f7ff ffdc 	bl	8002088 <HAL_RCC_GetHCLKFreq>
 80020d0:	4602      	mov	r2, r0
 80020d2:	4b05      	ldr	r3, [pc, #20]	; (80020e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	0b5b      	lsrs	r3, r3, #13
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	4903      	ldr	r1, [pc, #12]	; (80020ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80020de:	5ccb      	ldrb	r3, [r1, r3]
 80020e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e4:	4618      	mov	r0, r3
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	40023800 	.word	0x40023800
 80020ec:	080040b4 	.word	0x080040b4

080020f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020f0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80020f4:	b0a6      	sub	sp, #152	; 0x98
 80020f6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80020f8:	2300      	movs	r3, #0
 80020fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  uint32_t pllvco = 0U;
 80020fe:	2300      	movs	r3, #0
 8002100:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  uint32_t pllp = 0U;
 8002104:	2300      	movs	r3, #0
 8002106:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  uint32_t pllr = 0U;
 800210a:	2300      	movs	r3, #0
 800210c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  uint32_t sysclockfreq = 0U;
 8002110:	2300      	movs	r3, #0
 8002112:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002116:	4bc8      	ldr	r3, [pc, #800]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	f003 030c 	and.w	r3, r3, #12
 800211e:	2b0c      	cmp	r3, #12
 8002120:	f200 817e 	bhi.w	8002420 <HAL_RCC_GetSysClockFreq+0x330>
 8002124:	a201      	add	r2, pc, #4	; (adr r2, 800212c <HAL_RCC_GetSysClockFreq+0x3c>)
 8002126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800212a:	bf00      	nop
 800212c:	08002161 	.word	0x08002161
 8002130:	08002421 	.word	0x08002421
 8002134:	08002421 	.word	0x08002421
 8002138:	08002421 	.word	0x08002421
 800213c:	08002169 	.word	0x08002169
 8002140:	08002421 	.word	0x08002421
 8002144:	08002421 	.word	0x08002421
 8002148:	08002421 	.word	0x08002421
 800214c:	08002171 	.word	0x08002171
 8002150:	08002421 	.word	0x08002421
 8002154:	08002421 	.word	0x08002421
 8002158:	08002421 	.word	0x08002421
 800215c:	080022db 	.word	0x080022db
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002160:	4bb6      	ldr	r3, [pc, #728]	; (800243c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002162:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
       break;
 8002166:	e15f      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002168:	4bb5      	ldr	r3, [pc, #724]	; (8002440 <HAL_RCC_GetSysClockFreq+0x350>)
 800216a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800216e:	e15b      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002170:	4bb1      	ldr	r3, [pc, #708]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002178:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800217c:	4bae      	ldr	r3, [pc, #696]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002184:	2b00      	cmp	r3, #0
 8002186:	d031      	beq.n	80021ec <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002188:	4bab      	ldr	r3, [pc, #684]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	099b      	lsrs	r3, r3, #6
 800218e:	2200      	movs	r2, #0
 8002190:	66bb      	str	r3, [r7, #104]	; 0x68
 8002192:	66fa      	str	r2, [r7, #108]	; 0x6c
 8002194:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002196:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800219a:	663b      	str	r3, [r7, #96]	; 0x60
 800219c:	2300      	movs	r3, #0
 800219e:	667b      	str	r3, [r7, #100]	; 0x64
 80021a0:	4ba7      	ldr	r3, [pc, #668]	; (8002440 <HAL_RCC_GetSysClockFreq+0x350>)
 80021a2:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80021a6:	462a      	mov	r2, r5
 80021a8:	fb03 f202 	mul.w	r2, r3, r2
 80021ac:	2300      	movs	r3, #0
 80021ae:	4621      	mov	r1, r4
 80021b0:	fb01 f303 	mul.w	r3, r1, r3
 80021b4:	4413      	add	r3, r2
 80021b6:	4aa2      	ldr	r2, [pc, #648]	; (8002440 <HAL_RCC_GetSysClockFreq+0x350>)
 80021b8:	4621      	mov	r1, r4
 80021ba:	fba1 1202 	umull	r1, r2, r1, r2
 80021be:	67fa      	str	r2, [r7, #124]	; 0x7c
 80021c0:	460a      	mov	r2, r1
 80021c2:	67ba      	str	r2, [r7, #120]	; 0x78
 80021c4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80021c6:	4413      	add	r3, r2
 80021c8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80021ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80021ce:	2200      	movs	r2, #0
 80021d0:	65bb      	str	r3, [r7, #88]	; 0x58
 80021d2:	65fa      	str	r2, [r7, #92]	; 0x5c
 80021d4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80021d8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	; 0x78
 80021dc:	f7fe f868 	bl	80002b0 <__aeabi_uldivmod>
 80021e0:	4602      	mov	r2, r0
 80021e2:	460b      	mov	r3, r1
 80021e4:	4613      	mov	r3, r2
 80021e6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80021ea:	e064      	b.n	80022b6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80021ec:	4b92      	ldr	r3, [pc, #584]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 80021ee:	685b      	ldr	r3, [r3, #4]
 80021f0:	099b      	lsrs	r3, r3, #6
 80021f2:	2200      	movs	r2, #0
 80021f4:	653b      	str	r3, [r7, #80]	; 0x50
 80021f6:	657a      	str	r2, [r7, #84]	; 0x54
 80021f8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80021fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80021fe:	64bb      	str	r3, [r7, #72]	; 0x48
 8002200:	2300      	movs	r3, #0
 8002202:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002204:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	; 0x48
 8002208:	4622      	mov	r2, r4
 800220a:	462b      	mov	r3, r5
 800220c:	f04f 0000 	mov.w	r0, #0
 8002210:	f04f 0100 	mov.w	r1, #0
 8002214:	0159      	lsls	r1, r3, #5
 8002216:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800221a:	0150      	lsls	r0, r2, #5
 800221c:	4602      	mov	r2, r0
 800221e:	460b      	mov	r3, r1
 8002220:	4621      	mov	r1, r4
 8002222:	1a51      	subs	r1, r2, r1
 8002224:	6139      	str	r1, [r7, #16]
 8002226:	4629      	mov	r1, r5
 8002228:	eb63 0301 	sbc.w	r3, r3, r1
 800222c:	617b      	str	r3, [r7, #20]
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	f04f 0300 	mov.w	r3, #0
 8002236:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800223a:	4659      	mov	r1, fp
 800223c:	018b      	lsls	r3, r1, #6
 800223e:	4651      	mov	r1, sl
 8002240:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002244:	4651      	mov	r1, sl
 8002246:	018a      	lsls	r2, r1, #6
 8002248:	4651      	mov	r1, sl
 800224a:	ebb2 0801 	subs.w	r8, r2, r1
 800224e:	4659      	mov	r1, fp
 8002250:	eb63 0901 	sbc.w	r9, r3, r1
 8002254:	f04f 0200 	mov.w	r2, #0
 8002258:	f04f 0300 	mov.w	r3, #0
 800225c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002260:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002264:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002268:	4690      	mov	r8, r2
 800226a:	4699      	mov	r9, r3
 800226c:	4623      	mov	r3, r4
 800226e:	eb18 0303 	adds.w	r3, r8, r3
 8002272:	60bb      	str	r3, [r7, #8]
 8002274:	462b      	mov	r3, r5
 8002276:	eb49 0303 	adc.w	r3, r9, r3
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	f04f 0200 	mov.w	r2, #0
 8002280:	f04f 0300 	mov.w	r3, #0
 8002284:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002288:	4629      	mov	r1, r5
 800228a:	028b      	lsls	r3, r1, #10
 800228c:	4621      	mov	r1, r4
 800228e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002292:	4621      	mov	r1, r4
 8002294:	028a      	lsls	r2, r1, #10
 8002296:	4610      	mov	r0, r2
 8002298:	4619      	mov	r1, r3
 800229a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800229e:	2200      	movs	r2, #0
 80022a0:	643b      	str	r3, [r7, #64]	; 0x40
 80022a2:	647a      	str	r2, [r7, #68]	; 0x44
 80022a4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80022a8:	f7fe f802 	bl	80002b0 <__aeabi_uldivmod>
 80022ac:	4602      	mov	r2, r0
 80022ae:	460b      	mov	r3, r1
 80022b0:	4613      	mov	r3, r2
 80022b2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80022b6:	4b60      	ldr	r3, [pc, #384]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	0c1b      	lsrs	r3, r3, #16
 80022bc:	f003 0303 	and.w	r3, r3, #3
 80022c0:	3301      	adds	r3, #1
 80022c2:	005b      	lsls	r3, r3, #1
 80022c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      sysclockfreq = pllvco/pllp;
 80022c8:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80022cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80022d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 80022d8:	e0a6      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80022da:	4b57      	ldr	r3, [pc, #348]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 80022dc:	685b      	ldr	r3, [r3, #4]
 80022de:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80022e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80022e6:	4b54      	ldr	r3, [pc, #336]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d02a      	beq.n	8002348 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80022f2:	4b51      	ldr	r3, [pc, #324]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	099b      	lsrs	r3, r3, #6
 80022f8:	2200      	movs	r2, #0
 80022fa:	63bb      	str	r3, [r7, #56]	; 0x38
 80022fc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80022fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002300:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002304:	2100      	movs	r1, #0
 8002306:	4b4e      	ldr	r3, [pc, #312]	; (8002440 <HAL_RCC_GetSysClockFreq+0x350>)
 8002308:	fb03 f201 	mul.w	r2, r3, r1
 800230c:	2300      	movs	r3, #0
 800230e:	fb00 f303 	mul.w	r3, r0, r3
 8002312:	4413      	add	r3, r2
 8002314:	4a4a      	ldr	r2, [pc, #296]	; (8002440 <HAL_RCC_GetSysClockFreq+0x350>)
 8002316:	fba0 1202 	umull	r1, r2, r0, r2
 800231a:	677a      	str	r2, [r7, #116]	; 0x74
 800231c:	460a      	mov	r2, r1
 800231e:	673a      	str	r2, [r7, #112]	; 0x70
 8002320:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002322:	4413      	add	r3, r2
 8002324:	677b      	str	r3, [r7, #116]	; 0x74
 8002326:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800232a:	2200      	movs	r2, #0
 800232c:	633b      	str	r3, [r7, #48]	; 0x30
 800232e:	637a      	str	r2, [r7, #52]	; 0x34
 8002330:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002334:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8002338:	f7fd ffba 	bl	80002b0 <__aeabi_uldivmod>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	4613      	mov	r3, r2
 8002342:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002346:	e05b      	b.n	8002400 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002348:	4b3b      	ldr	r3, [pc, #236]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	099b      	lsrs	r3, r3, #6
 800234e:	2200      	movs	r2, #0
 8002350:	62bb      	str	r3, [r7, #40]	; 0x28
 8002352:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002356:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800235a:	623b      	str	r3, [r7, #32]
 800235c:	2300      	movs	r3, #0
 800235e:	627b      	str	r3, [r7, #36]	; 0x24
 8002360:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002364:	4642      	mov	r2, r8
 8002366:	464b      	mov	r3, r9
 8002368:	f04f 0000 	mov.w	r0, #0
 800236c:	f04f 0100 	mov.w	r1, #0
 8002370:	0159      	lsls	r1, r3, #5
 8002372:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002376:	0150      	lsls	r0, r2, #5
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4641      	mov	r1, r8
 800237e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002382:	4649      	mov	r1, r9
 8002384:	eb63 0b01 	sbc.w	fp, r3, r1
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	f04f 0300 	mov.w	r3, #0
 8002390:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002394:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002398:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800239c:	ebb2 040a 	subs.w	r4, r2, sl
 80023a0:	eb63 050b 	sbc.w	r5, r3, fp
 80023a4:	f04f 0200 	mov.w	r2, #0
 80023a8:	f04f 0300 	mov.w	r3, #0
 80023ac:	00eb      	lsls	r3, r5, #3
 80023ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023b2:	00e2      	lsls	r2, r4, #3
 80023b4:	4614      	mov	r4, r2
 80023b6:	461d      	mov	r5, r3
 80023b8:	4643      	mov	r3, r8
 80023ba:	18e3      	adds	r3, r4, r3
 80023bc:	603b      	str	r3, [r7, #0]
 80023be:	464b      	mov	r3, r9
 80023c0:	eb45 0303 	adc.w	r3, r5, r3
 80023c4:	607b      	str	r3, [r7, #4]
 80023c6:	f04f 0200 	mov.w	r2, #0
 80023ca:	f04f 0300 	mov.w	r3, #0
 80023ce:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023d2:	4629      	mov	r1, r5
 80023d4:	028b      	lsls	r3, r1, #10
 80023d6:	4621      	mov	r1, r4
 80023d8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023dc:	4621      	mov	r1, r4
 80023de:	028a      	lsls	r2, r1, #10
 80023e0:	4610      	mov	r0, r2
 80023e2:	4619      	mov	r1, r3
 80023e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80023e8:	2200      	movs	r2, #0
 80023ea:	61bb      	str	r3, [r7, #24]
 80023ec:	61fa      	str	r2, [r7, #28]
 80023ee:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023f2:	f7fd ff5d 	bl	80002b0 <__aeabi_uldivmod>
 80023f6:	4602      	mov	r2, r0
 80023f8:	460b      	mov	r3, r1
 80023fa:	4613      	mov	r3, r2
 80023fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002400:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <HAL_RCC_GetSysClockFreq+0x348>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	0f1b      	lsrs	r3, r3, #28
 8002406:	f003 0307 	and.w	r3, r3, #7
 800240a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

      sysclockfreq = pllvco/pllr;
 800240e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8002412:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002416:	fbb2 f3f3 	udiv	r3, r2, r3
 800241a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 800241e:	e003      	b.n	8002428 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002420:	4b06      	ldr	r3, [pc, #24]	; (800243c <HAL_RCC_GetSysClockFreq+0x34c>)
 8002422:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      break;
 8002426:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002428:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
}
 800242c:	4618      	mov	r0, r3
 800242e:	3798      	adds	r7, #152	; 0x98
 8002430:	46bd      	mov	sp, r7
 8002432:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002436:	bf00      	nop
 8002438:	40023800 	.word	0x40023800
 800243c:	00f42400 	.word	0x00f42400
 8002440:	017d7840 	.word	0x017d7840

08002444 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b086      	sub	sp, #24
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d101      	bne.n	8002456 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e28d      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	f000 8083 	beq.w	800256a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002464:	4b94      	ldr	r3, [pc, #592]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f003 030c 	and.w	r3, r3, #12
 800246c:	2b04      	cmp	r3, #4
 800246e:	d019      	beq.n	80024a4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002470:	4b91      	ldr	r3, [pc, #580]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002478:	2b08      	cmp	r3, #8
 800247a:	d106      	bne.n	800248a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800247c:	4b8e      	ldr	r3, [pc, #568]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002484:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002488:	d00c      	beq.n	80024a4 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800248a:	4b8b      	ldr	r3, [pc, #556]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 800248c:	689b      	ldr	r3, [r3, #8]
 800248e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002492:	2b0c      	cmp	r3, #12
 8002494:	d112      	bne.n	80024bc <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002496:	4b88      	ldr	r3, [pc, #544]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800249e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80024a2:	d10b      	bne.n	80024bc <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a4:	4b84      	ldr	r3, [pc, #528]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d05b      	beq.n	8002568 <HAL_RCC_OscConfig+0x124>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d157      	bne.n	8002568 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e25a      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024c4:	d106      	bne.n	80024d4 <HAL_RCC_OscConfig+0x90>
 80024c6:	4b7c      	ldr	r3, [pc, #496]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	4a7b      	ldr	r2, [pc, #492]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80024cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d0:	6013      	str	r3, [r2, #0]
 80024d2:	e01d      	b.n	8002510 <HAL_RCC_OscConfig+0xcc>
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024dc:	d10c      	bne.n	80024f8 <HAL_RCC_OscConfig+0xb4>
 80024de:	4b76      	ldr	r3, [pc, #472]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4a75      	ldr	r2, [pc, #468]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80024e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024e8:	6013      	str	r3, [r2, #0]
 80024ea:	4b73      	ldr	r3, [pc, #460]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a72      	ldr	r2, [pc, #456]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80024f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024f4:	6013      	str	r3, [r2, #0]
 80024f6:	e00b      	b.n	8002510 <HAL_RCC_OscConfig+0xcc>
 80024f8:	4b6f      	ldr	r3, [pc, #444]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a6e      	ldr	r2, [pc, #440]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80024fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002502:	6013      	str	r3, [r2, #0]
 8002504:	4b6c      	ldr	r3, [pc, #432]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a6b      	ldr	r2, [pc, #428]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 800250a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800250e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d013      	beq.n	8002540 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002518:	f7fe fc7c 	bl	8000e14 <HAL_GetTick>
 800251c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800251e:	e008      	b.n	8002532 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002520:	f7fe fc78 	bl	8000e14 <HAL_GetTick>
 8002524:	4602      	mov	r2, r0
 8002526:	693b      	ldr	r3, [r7, #16]
 8002528:	1ad3      	subs	r3, r2, r3
 800252a:	2b64      	cmp	r3, #100	; 0x64
 800252c:	d901      	bls.n	8002532 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800252e:	2303      	movs	r3, #3
 8002530:	e21f      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002532:	4b61      	ldr	r3, [pc, #388]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800253a:	2b00      	cmp	r3, #0
 800253c:	d0f0      	beq.n	8002520 <HAL_RCC_OscConfig+0xdc>
 800253e:	e014      	b.n	800256a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002540:	f7fe fc68 	bl	8000e14 <HAL_GetTick>
 8002544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002546:	e008      	b.n	800255a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002548:	f7fe fc64 	bl	8000e14 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	1ad3      	subs	r3, r2, r3
 8002552:	2b64      	cmp	r3, #100	; 0x64
 8002554:	d901      	bls.n	800255a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002556:	2303      	movs	r3, #3
 8002558:	e20b      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800255a:	4b57      	ldr	r3, [pc, #348]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d1f0      	bne.n	8002548 <HAL_RCC_OscConfig+0x104>
 8002566:	e000      	b.n	800256a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002568:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 0302 	and.w	r3, r3, #2
 8002572:	2b00      	cmp	r3, #0
 8002574:	d06f      	beq.n	8002656 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002576:	4b50      	ldr	r3, [pc, #320]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 030c 	and.w	r3, r3, #12
 800257e:	2b00      	cmp	r3, #0
 8002580:	d017      	beq.n	80025b2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002582:	4b4d      	ldr	r3, [pc, #308]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002584:	689b      	ldr	r3, [r3, #8]
 8002586:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800258a:	2b08      	cmp	r3, #8
 800258c:	d105      	bne.n	800259a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800258e:	4b4a      	ldr	r3, [pc, #296]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002590:	685b      	ldr	r3, [r3, #4]
 8002592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002596:	2b00      	cmp	r3, #0
 8002598:	d00b      	beq.n	80025b2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800259a:	4b47      	ldr	r3, [pc, #284]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 800259c:	689b      	ldr	r3, [r3, #8]
 800259e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80025a2:	2b0c      	cmp	r3, #12
 80025a4:	d11c      	bne.n	80025e0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80025a6:	4b44      	ldr	r3, [pc, #272]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80025a8:	685b      	ldr	r3, [r3, #4]
 80025aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d116      	bne.n	80025e0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025b2:	4b41      	ldr	r3, [pc, #260]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d005      	beq.n	80025ca <HAL_RCC_OscConfig+0x186>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	68db      	ldr	r3, [r3, #12]
 80025c2:	2b01      	cmp	r3, #1
 80025c4:	d001      	beq.n	80025ca <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e1d3      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025ca:	4b3b      	ldr	r3, [pc, #236]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	691b      	ldr	r3, [r3, #16]
 80025d6:	00db      	lsls	r3, r3, #3
 80025d8:	4937      	ldr	r1, [pc, #220]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 80025da:	4313      	orrs	r3, r2
 80025dc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025de:	e03a      	b.n	8002656 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	68db      	ldr	r3, [r3, #12]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d020      	beq.n	800262a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80025e8:	4b34      	ldr	r3, [pc, #208]	; (80026bc <HAL_RCC_OscConfig+0x278>)
 80025ea:	2201      	movs	r2, #1
 80025ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025ee:	f7fe fc11 	bl	8000e14 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025f6:	f7fe fc0d 	bl	8000e14 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e1b4      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002608:	4b2b      	ldr	r3, [pc, #172]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0302 	and.w	r3, r3, #2
 8002610:	2b00      	cmp	r3, #0
 8002612:	d0f0      	beq.n	80025f6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002614:	4b28      	ldr	r3, [pc, #160]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	691b      	ldr	r3, [r3, #16]
 8002620:	00db      	lsls	r3, r3, #3
 8002622:	4925      	ldr	r1, [pc, #148]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 8002624:	4313      	orrs	r3, r2
 8002626:	600b      	str	r3, [r1, #0]
 8002628:	e015      	b.n	8002656 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800262a:	4b24      	ldr	r3, [pc, #144]	; (80026bc <HAL_RCC_OscConfig+0x278>)
 800262c:	2200      	movs	r2, #0
 800262e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002630:	f7fe fbf0 	bl	8000e14 <HAL_GetTick>
 8002634:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002636:	e008      	b.n	800264a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002638:	f7fe fbec 	bl	8000e14 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	693b      	ldr	r3, [r7, #16]
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b02      	cmp	r3, #2
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e193      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800264a:	4b1b      	ldr	r3, [pc, #108]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f003 0302 	and.w	r3, r3, #2
 8002652:	2b00      	cmp	r3, #0
 8002654:	d1f0      	bne.n	8002638 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	f003 0308 	and.w	r3, r3, #8
 800265e:	2b00      	cmp	r3, #0
 8002660:	d036      	beq.n	80026d0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	695b      	ldr	r3, [r3, #20]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d016      	beq.n	8002698 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800266a:	4b15      	ldr	r3, [pc, #84]	; (80026c0 <HAL_RCC_OscConfig+0x27c>)
 800266c:	2201      	movs	r2, #1
 800266e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002670:	f7fe fbd0 	bl	8000e14 <HAL_GetTick>
 8002674:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002676:	e008      	b.n	800268a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002678:	f7fe fbcc 	bl	8000e14 <HAL_GetTick>
 800267c:	4602      	mov	r2, r0
 800267e:	693b      	ldr	r3, [r7, #16]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	2b02      	cmp	r3, #2
 8002684:	d901      	bls.n	800268a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002686:	2303      	movs	r3, #3
 8002688:	e173      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800268a:	4b0b      	ldr	r3, [pc, #44]	; (80026b8 <HAL_RCC_OscConfig+0x274>)
 800268c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800268e:	f003 0302 	and.w	r3, r3, #2
 8002692:	2b00      	cmp	r3, #0
 8002694:	d0f0      	beq.n	8002678 <HAL_RCC_OscConfig+0x234>
 8002696:	e01b      	b.n	80026d0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002698:	4b09      	ldr	r3, [pc, #36]	; (80026c0 <HAL_RCC_OscConfig+0x27c>)
 800269a:	2200      	movs	r2, #0
 800269c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800269e:	f7fe fbb9 	bl	8000e14 <HAL_GetTick>
 80026a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026a4:	e00e      	b.n	80026c4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026a6:	f7fe fbb5 	bl	8000e14 <HAL_GetTick>
 80026aa:	4602      	mov	r2, r0
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	1ad3      	subs	r3, r2, r3
 80026b0:	2b02      	cmp	r3, #2
 80026b2:	d907      	bls.n	80026c4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e15c      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
 80026b8:	40023800 	.word	0x40023800
 80026bc:	42470000 	.word	0x42470000
 80026c0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026c4:	4b8a      	ldr	r3, [pc, #552]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 80026c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80026c8:	f003 0302 	and.w	r3, r3, #2
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d1ea      	bne.n	80026a6 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0304 	and.w	r3, r3, #4
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f000 8097 	beq.w	800280c <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80026de:	2300      	movs	r3, #0
 80026e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80026e2:	4b83      	ldr	r3, [pc, #524]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 80026e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d10f      	bne.n	800270e <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	60bb      	str	r3, [r7, #8]
 80026f2:	4b7f      	ldr	r3, [pc, #508]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 80026f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f6:	4a7e      	ldr	r2, [pc, #504]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 80026f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026fc:	6413      	str	r3, [r2, #64]	; 0x40
 80026fe:	4b7c      	ldr	r3, [pc, #496]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002702:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002706:	60bb      	str	r3, [r7, #8]
 8002708:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800270a:	2301      	movs	r3, #1
 800270c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800270e:	4b79      	ldr	r3, [pc, #484]	; (80028f4 <HAL_RCC_OscConfig+0x4b0>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002716:	2b00      	cmp	r3, #0
 8002718:	d118      	bne.n	800274c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800271a:	4b76      	ldr	r3, [pc, #472]	; (80028f4 <HAL_RCC_OscConfig+0x4b0>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a75      	ldr	r2, [pc, #468]	; (80028f4 <HAL_RCC_OscConfig+0x4b0>)
 8002720:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002724:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002726:	f7fe fb75 	bl	8000e14 <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800272c:	e008      	b.n	8002740 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800272e:	f7fe fb71 	bl	8000e14 <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	2b02      	cmp	r3, #2
 800273a:	d901      	bls.n	8002740 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800273c:	2303      	movs	r3, #3
 800273e:	e118      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002740:	4b6c      	ldr	r3, [pc, #432]	; (80028f4 <HAL_RCC_OscConfig+0x4b0>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002748:	2b00      	cmp	r3, #0
 800274a:	d0f0      	beq.n	800272e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	2b01      	cmp	r3, #1
 8002752:	d106      	bne.n	8002762 <HAL_RCC_OscConfig+0x31e>
 8002754:	4b66      	ldr	r3, [pc, #408]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002756:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002758:	4a65      	ldr	r2, [pc, #404]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 800275a:	f043 0301 	orr.w	r3, r3, #1
 800275e:	6713      	str	r3, [r2, #112]	; 0x70
 8002760:	e01c      	b.n	800279c <HAL_RCC_OscConfig+0x358>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	2b05      	cmp	r3, #5
 8002768:	d10c      	bne.n	8002784 <HAL_RCC_OscConfig+0x340>
 800276a:	4b61      	ldr	r3, [pc, #388]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 800276c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800276e:	4a60      	ldr	r2, [pc, #384]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002770:	f043 0304 	orr.w	r3, r3, #4
 8002774:	6713      	str	r3, [r2, #112]	; 0x70
 8002776:	4b5e      	ldr	r3, [pc, #376]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002778:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800277a:	4a5d      	ldr	r2, [pc, #372]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	6713      	str	r3, [r2, #112]	; 0x70
 8002782:	e00b      	b.n	800279c <HAL_RCC_OscConfig+0x358>
 8002784:	4b5a      	ldr	r3, [pc, #360]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002786:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002788:	4a59      	ldr	r2, [pc, #356]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 800278a:	f023 0301 	bic.w	r3, r3, #1
 800278e:	6713      	str	r3, [r2, #112]	; 0x70
 8002790:	4b57      	ldr	r3, [pc, #348]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002792:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002794:	4a56      	ldr	r2, [pc, #344]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002796:	f023 0304 	bic.w	r3, r3, #4
 800279a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	689b      	ldr	r3, [r3, #8]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d015      	beq.n	80027d0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027a4:	f7fe fb36 	bl	8000e14 <HAL_GetTick>
 80027a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027aa:	e00a      	b.n	80027c2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027ac:	f7fe fb32 	bl	8000e14 <HAL_GetTick>
 80027b0:	4602      	mov	r2, r0
 80027b2:	693b      	ldr	r3, [r7, #16]
 80027b4:	1ad3      	subs	r3, r2, r3
 80027b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80027ba:	4293      	cmp	r3, r2
 80027bc:	d901      	bls.n	80027c2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e0d7      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80027c2:	4b4b      	ldr	r3, [pc, #300]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 80027c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d0ee      	beq.n	80027ac <HAL_RCC_OscConfig+0x368>
 80027ce:	e014      	b.n	80027fa <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027d0:	f7fe fb20 	bl	8000e14 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027d6:	e00a      	b.n	80027ee <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027d8:	f7fe fb1c 	bl	8000e14 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e0c1      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027ee:	4b40      	ldr	r3, [pc, #256]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 80027f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80027f2:	f003 0302 	and.w	r3, r3, #2
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d1ee      	bne.n	80027d8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80027fa:	7dfb      	ldrb	r3, [r7, #23]
 80027fc:	2b01      	cmp	r3, #1
 80027fe:	d105      	bne.n	800280c <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002800:	4b3b      	ldr	r3, [pc, #236]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002802:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002804:	4a3a      	ldr	r2, [pc, #232]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002806:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800280a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	699b      	ldr	r3, [r3, #24]
 8002810:	2b00      	cmp	r3, #0
 8002812:	f000 80ad 	beq.w	8002970 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002816:	4b36      	ldr	r3, [pc, #216]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002818:	689b      	ldr	r3, [r3, #8]
 800281a:	f003 030c 	and.w	r3, r3, #12
 800281e:	2b08      	cmp	r3, #8
 8002820:	d060      	beq.n	80028e4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	2b02      	cmp	r3, #2
 8002828:	d145      	bne.n	80028b6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800282a:	4b33      	ldr	r3, [pc, #204]	; (80028f8 <HAL_RCC_OscConfig+0x4b4>)
 800282c:	2200      	movs	r2, #0
 800282e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002830:	f7fe faf0 	bl	8000e14 <HAL_GetTick>
 8002834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002836:	e008      	b.n	800284a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002838:	f7fe faec 	bl	8000e14 <HAL_GetTick>
 800283c:	4602      	mov	r2, r0
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	1ad3      	subs	r3, r2, r3
 8002842:	2b02      	cmp	r3, #2
 8002844:	d901      	bls.n	800284a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002846:	2303      	movs	r3, #3
 8002848:	e093      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800284a:	4b29      	ldr	r3, [pc, #164]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002852:	2b00      	cmp	r3, #0
 8002854:	d1f0      	bne.n	8002838 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	69da      	ldr	r2, [r3, #28]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	431a      	orrs	r2, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002864:	019b      	lsls	r3, r3, #6
 8002866:	431a      	orrs	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800286c:	085b      	lsrs	r3, r3, #1
 800286e:	3b01      	subs	r3, #1
 8002870:	041b      	lsls	r3, r3, #16
 8002872:	431a      	orrs	r2, r3
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002878:	061b      	lsls	r3, r3, #24
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002880:	071b      	lsls	r3, r3, #28
 8002882:	491b      	ldr	r1, [pc, #108]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 8002884:	4313      	orrs	r3, r2
 8002886:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002888:	4b1b      	ldr	r3, [pc, #108]	; (80028f8 <HAL_RCC_OscConfig+0x4b4>)
 800288a:	2201      	movs	r2, #1
 800288c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800288e:	f7fe fac1 	bl	8000e14 <HAL_GetTick>
 8002892:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002894:	e008      	b.n	80028a8 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002896:	f7fe fabd 	bl	8000e14 <HAL_GetTick>
 800289a:	4602      	mov	r2, r0
 800289c:	693b      	ldr	r3, [r7, #16]
 800289e:	1ad3      	subs	r3, r2, r3
 80028a0:	2b02      	cmp	r3, #2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e064      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028a8:	4b11      	ldr	r3, [pc, #68]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0f0      	beq.n	8002896 <HAL_RCC_OscConfig+0x452>
 80028b4:	e05c      	b.n	8002970 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028b6:	4b10      	ldr	r3, [pc, #64]	; (80028f8 <HAL_RCC_OscConfig+0x4b4>)
 80028b8:	2200      	movs	r2, #0
 80028ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80028bc:	f7fe faaa 	bl	8000e14 <HAL_GetTick>
 80028c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028c2:	e008      	b.n	80028d6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c4:	f7fe faa6 	bl	8000e14 <HAL_GetTick>
 80028c8:	4602      	mov	r2, r0
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d901      	bls.n	80028d6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e04d      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80028d6:	4b06      	ldr	r3, [pc, #24]	; (80028f0 <HAL_RCC_OscConfig+0x4ac>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d1f0      	bne.n	80028c4 <HAL_RCC_OscConfig+0x480>
 80028e2:	e045      	b.n	8002970 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	2b01      	cmp	r3, #1
 80028ea:	d107      	bne.n	80028fc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	e040      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40007000 	.word	0x40007000
 80028f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80028fc:	4b1f      	ldr	r3, [pc, #124]	; (800297c <HAL_RCC_OscConfig+0x538>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	699b      	ldr	r3, [r3, #24]
 8002906:	2b01      	cmp	r3, #1
 8002908:	d030      	beq.n	800296c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002914:	429a      	cmp	r2, r3
 8002916:	d129      	bne.n	800296c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002922:	429a      	cmp	r2, r3
 8002924:	d122      	bne.n	800296c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800292c:	4013      	ands	r3, r2
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002932:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002934:	4293      	cmp	r3, r2
 8002936:	d119      	bne.n	800296c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002942:	085b      	lsrs	r3, r3, #1
 8002944:	3b01      	subs	r3, #1
 8002946:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002948:	429a      	cmp	r2, r3
 800294a:	d10f      	bne.n	800296c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002956:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002958:	429a      	cmp	r2, r3
 800295a:	d107      	bne.n	800296c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002966:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002968:	429a      	cmp	r2, r3
 800296a:	d001      	beq.n	8002970 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800296c:	2301      	movs	r3, #1
 800296e:	e000      	b.n	8002972 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002970:	2300      	movs	r3, #0
}
 8002972:	4618      	mov	r0, r3
 8002974:	3718      	adds	r7, #24
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}
 800297a:	bf00      	nop
 800297c:	40023800 	.word	0x40023800

08002980 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b082      	sub	sp, #8
 8002984:	af00      	add	r7, sp, #0
 8002986:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d101      	bne.n	8002992 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e07b      	b.n	8002a8a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002996:	2b00      	cmp	r3, #0
 8002998:	d108      	bne.n	80029ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80029a2:	d009      	beq.n	80029b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2200      	movs	r2, #0
 80029a8:	61da      	str	r2, [r3, #28]
 80029aa:	e005      	b.n	80029b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	2200      	movs	r2, #0
 80029b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2200      	movs	r2, #0
 80029bc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80029c4:	b2db      	uxtb	r3, r3
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d106      	bne.n	80029d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f7fe f81e 	bl	8000a14 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2202      	movs	r2, #2
 80029dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	681a      	ldr	r2, [r3, #0]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80029ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002a00:	431a      	orrs	r2, r3
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002a0a:	431a      	orrs	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	691b      	ldr	r3, [r3, #16]
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	431a      	orrs	r2, r3
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	695b      	ldr	r3, [r3, #20]
 8002a1a:	f003 0301 	and.w	r3, r3, #1
 8002a1e:	431a      	orrs	r2, r3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002a28:	431a      	orrs	r2, r3
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002a32:	431a      	orrs	r2, r3
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	6a1b      	ldr	r3, [r3, #32]
 8002a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a3c:	ea42 0103 	orr.w	r1, r2, r3
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a44:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	699b      	ldr	r3, [r3, #24]
 8002a54:	0c1b      	lsrs	r3, r3, #16
 8002a56:	f003 0104 	and.w	r1, r3, #4
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5e:	f003 0210 	and.w	r2, r3, #16
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	430a      	orrs	r2, r1
 8002a68:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	69da      	ldr	r2, [r3, #28]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002a78:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002a88:	2300      	movs	r3, #0
}
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	3708      	adds	r7, #8
 8002a8e:	46bd      	mov	sp, r7
 8002a90:	bd80      	pop	{r7, pc}

08002a92 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a92:	b580      	push	{r7, lr}
 8002a94:	b082      	sub	sp, #8
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d101      	bne.n	8002aa4 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e03f      	b.n	8002b24 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aaa:	b2db      	uxtb	r3, r3
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d106      	bne.n	8002abe <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ab8:	6878      	ldr	r0, [r7, #4]
 8002aba:	f7fd fff3 	bl	8000aa4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2224      	movs	r2, #36	; 0x24
 8002ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	68da      	ldr	r2, [r3, #12]
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002ad4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002ad6:	6878      	ldr	r0, [r7, #4]
 8002ad8:	f000 f928 	bl	8002d2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	691a      	ldr	r2, [r3, #16]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002aea:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	695a      	ldr	r2, [r3, #20]
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002afa:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b0a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2220      	movs	r2, #32
 8002b16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2220      	movs	r2, #32
 8002b1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002b22:	2300      	movs	r3, #0
}
 8002b24:	4618      	mov	r0, r3
 8002b26:	3708      	adds	r7, #8
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}

08002b2c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b2c:	b580      	push	{r7, lr}
 8002b2e:	b08a      	sub	sp, #40	; 0x28
 8002b30:	af02      	add	r7, sp, #8
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	603b      	str	r3, [r7, #0]
 8002b38:	4613      	mov	r3, r2
 8002b3a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	2b20      	cmp	r3, #32
 8002b4a:	d17c      	bne.n	8002c46 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d002      	beq.n	8002b58 <HAL_UART_Transmit+0x2c>
 8002b52:	88fb      	ldrh	r3, [r7, #6]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d101      	bne.n	8002b5c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002b58:	2301      	movs	r3, #1
 8002b5a:	e075      	b.n	8002c48 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b62:	2b01      	cmp	r3, #1
 8002b64:	d101      	bne.n	8002b6a <HAL_UART_Transmit+0x3e>
 8002b66:	2302      	movs	r3, #2
 8002b68:	e06e      	b.n	8002c48 <HAL_UART_Transmit+0x11c>
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2201      	movs	r2, #1
 8002b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2200      	movs	r2, #0
 8002b76:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	2221      	movs	r2, #33	; 0x21
 8002b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b80:	f7fe f948 	bl	8000e14 <HAL_GetTick>
 8002b84:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	88fa      	ldrh	r2, [r7, #6]
 8002b8a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	88fa      	ldrh	r2, [r7, #6]
 8002b90:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	689b      	ldr	r3, [r3, #8]
 8002b96:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b9a:	d108      	bne.n	8002bae <HAL_UART_Transmit+0x82>
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	691b      	ldr	r3, [r3, #16]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d104      	bne.n	8002bae <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	61bb      	str	r3, [r7, #24]
 8002bac:	e003      	b.n	8002bb6 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002bae:	68bb      	ldr	r3, [r7, #8]
 8002bb0:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	2200      	movs	r2, #0
 8002bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002bbe:	e02a      	b.n	8002c16 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2180      	movs	r1, #128	; 0x80
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f000 f840 	bl	8002c50 <UART_WaitOnFlagUntilTimeout>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d001      	beq.n	8002bda <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e036      	b.n	8002c48 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d10b      	bne.n	8002bf8 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	881b      	ldrh	r3, [r3, #0]
 8002be4:	461a      	mov	r2, r3
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002bee:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002bf0:	69bb      	ldr	r3, [r7, #24]
 8002bf2:	3302      	adds	r3, #2
 8002bf4:	61bb      	str	r3, [r7, #24]
 8002bf6:	e007      	b.n	8002c08 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002bf8:	69fb      	ldr	r3, [r7, #28]
 8002bfa:	781a      	ldrb	r2, [r3, #0]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	3301      	adds	r3, #1
 8002c06:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	3b01      	subs	r3, #1
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c1a:	b29b      	uxth	r3, r3
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d1cf      	bne.n	8002bc0 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	9300      	str	r3, [sp, #0]
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	2200      	movs	r2, #0
 8002c28:	2140      	movs	r1, #64	; 0x40
 8002c2a:	68f8      	ldr	r0, [r7, #12]
 8002c2c:	f000 f810 	bl	8002c50 <UART_WaitOnFlagUntilTimeout>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002c36:	2303      	movs	r3, #3
 8002c38:	e006      	b.n	8002c48 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2220      	movs	r2, #32
 8002c3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002c42:	2300      	movs	r3, #0
 8002c44:	e000      	b.n	8002c48 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002c46:	2302      	movs	r3, #2
  }
}
 8002c48:	4618      	mov	r0, r3
 8002c4a:	3720      	adds	r7, #32
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}

08002c50 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b090      	sub	sp, #64	; 0x40
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	60f8      	str	r0, [r7, #12]
 8002c58:	60b9      	str	r1, [r7, #8]
 8002c5a:	603b      	str	r3, [r7, #0]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c60:	e050      	b.n	8002d04 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c62:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c68:	d04c      	beq.n	8002d04 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002c6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d007      	beq.n	8002c80 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c70:	f7fe f8d0 	bl	8000e14 <HAL_GetTick>
 8002c74:	4602      	mov	r2, r0
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	1ad3      	subs	r3, r2, r3
 8002c7a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d241      	bcs.n	8002d04 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	330c      	adds	r3, #12
 8002c86:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c8a:	e853 3f00 	ldrex	r3, [r3]
 8002c8e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c92:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002c96:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	330c      	adds	r3, #12
 8002c9e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002ca0:	637a      	str	r2, [r7, #52]	; 0x34
 8002ca2:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ca4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002ca6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002ca8:	e841 2300 	strex	r3, r2, [r1]
 8002cac:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8002cae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d1e5      	bne.n	8002c80 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	3314      	adds	r3, #20
 8002cba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	e853 3f00 	ldrex	r3, [r3]
 8002cc2:	613b      	str	r3, [r7, #16]
   return(result);
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	f023 0301 	bic.w	r3, r3, #1
 8002cca:	63bb      	str	r3, [r7, #56]	; 0x38
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	3314      	adds	r3, #20
 8002cd2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002cd4:	623a      	str	r2, [r7, #32]
 8002cd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002cd8:	69f9      	ldr	r1, [r7, #28]
 8002cda:	6a3a      	ldr	r2, [r7, #32]
 8002cdc:	e841 2300 	strex	r3, r2, [r1]
 8002ce0:	61bb      	str	r3, [r7, #24]
   return(result);
 8002ce2:	69bb      	ldr	r3, [r7, #24]
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d1e5      	bne.n	8002cb4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2220      	movs	r2, #32
 8002cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2220      	movs	r2, #32
 8002cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8002d00:	2303      	movs	r3, #3
 8002d02:	e00f      	b.n	8002d24 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	681a      	ldr	r2, [r3, #0]
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	68ba      	ldr	r2, [r7, #8]
 8002d10:	429a      	cmp	r2, r3
 8002d12:	bf0c      	ite	eq
 8002d14:	2301      	moveq	r3, #1
 8002d16:	2300      	movne	r3, #0
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	79fb      	ldrb	r3, [r7, #7]
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d09f      	beq.n	8002c62 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	3740      	adds	r7, #64	; 0x40
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}

08002d2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002d30:	b0c0      	sub	sp, #256	; 0x100
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	691b      	ldr	r3, [r3, #16]
 8002d40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d48:	68d9      	ldr	r1, [r3, #12]
 8002d4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	ea40 0301 	orr.w	r3, r0, r1
 8002d54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d60:	691b      	ldr	r3, [r3, #16]
 8002d62:	431a      	orrs	r2, r3
 8002d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d68:	695b      	ldr	r3, [r3, #20]
 8002d6a:	431a      	orrs	r2, r3
 8002d6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d70:	69db      	ldr	r3, [r3, #28]
 8002d72:	4313      	orrs	r3, r2
 8002d74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	68db      	ldr	r3, [r3, #12]
 8002d80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002d84:	f021 010c 	bic.w	r1, r1, #12
 8002d88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002d92:	430b      	orrs	r3, r1
 8002d94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	695b      	ldr	r3, [r3, #20]
 8002d9e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002da2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002da6:	6999      	ldr	r1, [r3, #24]
 8002da8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dac:	681a      	ldr	r2, [r3, #0]
 8002dae:	ea40 0301 	orr.w	r3, r0, r1
 8002db2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002db8:	681a      	ldr	r2, [r3, #0]
 8002dba:	4b8f      	ldr	r3, [pc, #572]	; (8002ff8 <UART_SetConfig+0x2cc>)
 8002dbc:	429a      	cmp	r2, r3
 8002dbe:	d005      	beq.n	8002dcc <UART_SetConfig+0xa0>
 8002dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002dc4:	681a      	ldr	r2, [r3, #0]
 8002dc6:	4b8d      	ldr	r3, [pc, #564]	; (8002ffc <UART_SetConfig+0x2d0>)
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d104      	bne.n	8002dd6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002dcc:	f7ff f97c 	bl	80020c8 <HAL_RCC_GetPCLK2Freq>
 8002dd0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002dd4:	e003      	b.n	8002dde <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002dd6:	f7ff f963 	bl	80020a0 <HAL_RCC_GetPCLK1Freq>
 8002dda:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002dde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002de2:	69db      	ldr	r3, [r3, #28]
 8002de4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002de8:	f040 810c 	bne.w	8003004 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002dec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002df0:	2200      	movs	r2, #0
 8002df2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002df6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002dfa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002dfe:	4622      	mov	r2, r4
 8002e00:	462b      	mov	r3, r5
 8002e02:	1891      	adds	r1, r2, r2
 8002e04:	65b9      	str	r1, [r7, #88]	; 0x58
 8002e06:	415b      	adcs	r3, r3
 8002e08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002e0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002e0e:	4621      	mov	r1, r4
 8002e10:	eb12 0801 	adds.w	r8, r2, r1
 8002e14:	4629      	mov	r1, r5
 8002e16:	eb43 0901 	adc.w	r9, r3, r1
 8002e1a:	f04f 0200 	mov.w	r2, #0
 8002e1e:	f04f 0300 	mov.w	r3, #0
 8002e22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002e26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002e2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002e2e:	4690      	mov	r8, r2
 8002e30:	4699      	mov	r9, r3
 8002e32:	4623      	mov	r3, r4
 8002e34:	eb18 0303 	adds.w	r3, r8, r3
 8002e38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002e3c:	462b      	mov	r3, r5
 8002e3e:	eb49 0303 	adc.w	r3, r9, r3
 8002e42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002e46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002e52:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002e56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	18db      	adds	r3, r3, r3
 8002e5e:	653b      	str	r3, [r7, #80]	; 0x50
 8002e60:	4613      	mov	r3, r2
 8002e62:	eb42 0303 	adc.w	r3, r2, r3
 8002e66:	657b      	str	r3, [r7, #84]	; 0x54
 8002e68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002e6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002e70:	f7fd fa1e 	bl	80002b0 <__aeabi_uldivmod>
 8002e74:	4602      	mov	r2, r0
 8002e76:	460b      	mov	r3, r1
 8002e78:	4b61      	ldr	r3, [pc, #388]	; (8003000 <UART_SetConfig+0x2d4>)
 8002e7a:	fba3 2302 	umull	r2, r3, r3, r2
 8002e7e:	095b      	lsrs	r3, r3, #5
 8002e80:	011c      	lsls	r4, r3, #4
 8002e82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002e86:	2200      	movs	r2, #0
 8002e88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002e8c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002e90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002e94:	4642      	mov	r2, r8
 8002e96:	464b      	mov	r3, r9
 8002e98:	1891      	adds	r1, r2, r2
 8002e9a:	64b9      	str	r1, [r7, #72]	; 0x48
 8002e9c:	415b      	adcs	r3, r3
 8002e9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002ea0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002ea4:	4641      	mov	r1, r8
 8002ea6:	eb12 0a01 	adds.w	sl, r2, r1
 8002eaa:	4649      	mov	r1, r9
 8002eac:	eb43 0b01 	adc.w	fp, r3, r1
 8002eb0:	f04f 0200 	mov.w	r2, #0
 8002eb4:	f04f 0300 	mov.w	r3, #0
 8002eb8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002ebc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002ec0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002ec4:	4692      	mov	sl, r2
 8002ec6:	469b      	mov	fp, r3
 8002ec8:	4643      	mov	r3, r8
 8002eca:	eb1a 0303 	adds.w	r3, sl, r3
 8002ece:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ed2:	464b      	mov	r3, r9
 8002ed4:	eb4b 0303 	adc.w	r3, fp, r3
 8002ed8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002edc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ee8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002eec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002ef0:	460b      	mov	r3, r1
 8002ef2:	18db      	adds	r3, r3, r3
 8002ef4:	643b      	str	r3, [r7, #64]	; 0x40
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	eb42 0303 	adc.w	r3, r2, r3
 8002efc:	647b      	str	r3, [r7, #68]	; 0x44
 8002efe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002f02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002f06:	f7fd f9d3 	bl	80002b0 <__aeabi_uldivmod>
 8002f0a:	4602      	mov	r2, r0
 8002f0c:	460b      	mov	r3, r1
 8002f0e:	4611      	mov	r1, r2
 8002f10:	4b3b      	ldr	r3, [pc, #236]	; (8003000 <UART_SetConfig+0x2d4>)
 8002f12:	fba3 2301 	umull	r2, r3, r3, r1
 8002f16:	095b      	lsrs	r3, r3, #5
 8002f18:	2264      	movs	r2, #100	; 0x64
 8002f1a:	fb02 f303 	mul.w	r3, r2, r3
 8002f1e:	1acb      	subs	r3, r1, r3
 8002f20:	00db      	lsls	r3, r3, #3
 8002f22:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002f26:	4b36      	ldr	r3, [pc, #216]	; (8003000 <UART_SetConfig+0x2d4>)
 8002f28:	fba3 2302 	umull	r2, r3, r3, r2
 8002f2c:	095b      	lsrs	r3, r3, #5
 8002f2e:	005b      	lsls	r3, r3, #1
 8002f30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002f34:	441c      	add	r4, r3
 8002f36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002f40:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002f44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002f48:	4642      	mov	r2, r8
 8002f4a:	464b      	mov	r3, r9
 8002f4c:	1891      	adds	r1, r2, r2
 8002f4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002f50:	415b      	adcs	r3, r3
 8002f52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002f58:	4641      	mov	r1, r8
 8002f5a:	1851      	adds	r1, r2, r1
 8002f5c:	6339      	str	r1, [r7, #48]	; 0x30
 8002f5e:	4649      	mov	r1, r9
 8002f60:	414b      	adcs	r3, r1
 8002f62:	637b      	str	r3, [r7, #52]	; 0x34
 8002f64:	f04f 0200 	mov.w	r2, #0
 8002f68:	f04f 0300 	mov.w	r3, #0
 8002f6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002f70:	4659      	mov	r1, fp
 8002f72:	00cb      	lsls	r3, r1, #3
 8002f74:	4651      	mov	r1, sl
 8002f76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f7a:	4651      	mov	r1, sl
 8002f7c:	00ca      	lsls	r2, r1, #3
 8002f7e:	4610      	mov	r0, r2
 8002f80:	4619      	mov	r1, r3
 8002f82:	4603      	mov	r3, r0
 8002f84:	4642      	mov	r2, r8
 8002f86:	189b      	adds	r3, r3, r2
 8002f88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002f8c:	464b      	mov	r3, r9
 8002f8e:	460a      	mov	r2, r1
 8002f90:	eb42 0303 	adc.w	r3, r2, r3
 8002f94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002f98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002fa4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002fa8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002fac:	460b      	mov	r3, r1
 8002fae:	18db      	adds	r3, r3, r3
 8002fb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002fb2:	4613      	mov	r3, r2
 8002fb4:	eb42 0303 	adc.w	r3, r2, r3
 8002fb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002fbe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002fc2:	f7fd f975 	bl	80002b0 <__aeabi_uldivmod>
 8002fc6:	4602      	mov	r2, r0
 8002fc8:	460b      	mov	r3, r1
 8002fca:	4b0d      	ldr	r3, [pc, #52]	; (8003000 <UART_SetConfig+0x2d4>)
 8002fcc:	fba3 1302 	umull	r1, r3, r3, r2
 8002fd0:	095b      	lsrs	r3, r3, #5
 8002fd2:	2164      	movs	r1, #100	; 0x64
 8002fd4:	fb01 f303 	mul.w	r3, r1, r3
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	00db      	lsls	r3, r3, #3
 8002fdc:	3332      	adds	r3, #50	; 0x32
 8002fde:	4a08      	ldr	r2, [pc, #32]	; (8003000 <UART_SetConfig+0x2d4>)
 8002fe0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe4:	095b      	lsrs	r3, r3, #5
 8002fe6:	f003 0207 	and.w	r2, r3, #7
 8002fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	4422      	add	r2, r4
 8002ff2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002ff4:	e106      	b.n	8003204 <UART_SetConfig+0x4d8>
 8002ff6:	bf00      	nop
 8002ff8:	40011000 	.word	0x40011000
 8002ffc:	40011400 	.word	0x40011400
 8003000:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003004:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003008:	2200      	movs	r2, #0
 800300a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800300e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003012:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003016:	4642      	mov	r2, r8
 8003018:	464b      	mov	r3, r9
 800301a:	1891      	adds	r1, r2, r2
 800301c:	6239      	str	r1, [r7, #32]
 800301e:	415b      	adcs	r3, r3
 8003020:	627b      	str	r3, [r7, #36]	; 0x24
 8003022:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003026:	4641      	mov	r1, r8
 8003028:	1854      	adds	r4, r2, r1
 800302a:	4649      	mov	r1, r9
 800302c:	eb43 0501 	adc.w	r5, r3, r1
 8003030:	f04f 0200 	mov.w	r2, #0
 8003034:	f04f 0300 	mov.w	r3, #0
 8003038:	00eb      	lsls	r3, r5, #3
 800303a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800303e:	00e2      	lsls	r2, r4, #3
 8003040:	4614      	mov	r4, r2
 8003042:	461d      	mov	r5, r3
 8003044:	4643      	mov	r3, r8
 8003046:	18e3      	adds	r3, r4, r3
 8003048:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800304c:	464b      	mov	r3, r9
 800304e:	eb45 0303 	adc.w	r3, r5, r3
 8003052:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003056:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800305a:	685b      	ldr	r3, [r3, #4]
 800305c:	2200      	movs	r2, #0
 800305e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003062:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003066:	f04f 0200 	mov.w	r2, #0
 800306a:	f04f 0300 	mov.w	r3, #0
 800306e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003072:	4629      	mov	r1, r5
 8003074:	008b      	lsls	r3, r1, #2
 8003076:	4621      	mov	r1, r4
 8003078:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800307c:	4621      	mov	r1, r4
 800307e:	008a      	lsls	r2, r1, #2
 8003080:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003084:	f7fd f914 	bl	80002b0 <__aeabi_uldivmod>
 8003088:	4602      	mov	r2, r0
 800308a:	460b      	mov	r3, r1
 800308c:	4b60      	ldr	r3, [pc, #384]	; (8003210 <UART_SetConfig+0x4e4>)
 800308e:	fba3 2302 	umull	r2, r3, r3, r2
 8003092:	095b      	lsrs	r3, r3, #5
 8003094:	011c      	lsls	r4, r3, #4
 8003096:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800309a:	2200      	movs	r2, #0
 800309c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80030a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80030a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80030a8:	4642      	mov	r2, r8
 80030aa:	464b      	mov	r3, r9
 80030ac:	1891      	adds	r1, r2, r2
 80030ae:	61b9      	str	r1, [r7, #24]
 80030b0:	415b      	adcs	r3, r3
 80030b2:	61fb      	str	r3, [r7, #28]
 80030b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80030b8:	4641      	mov	r1, r8
 80030ba:	1851      	adds	r1, r2, r1
 80030bc:	6139      	str	r1, [r7, #16]
 80030be:	4649      	mov	r1, r9
 80030c0:	414b      	adcs	r3, r1
 80030c2:	617b      	str	r3, [r7, #20]
 80030c4:	f04f 0200 	mov.w	r2, #0
 80030c8:	f04f 0300 	mov.w	r3, #0
 80030cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030d0:	4659      	mov	r1, fp
 80030d2:	00cb      	lsls	r3, r1, #3
 80030d4:	4651      	mov	r1, sl
 80030d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80030da:	4651      	mov	r1, sl
 80030dc:	00ca      	lsls	r2, r1, #3
 80030de:	4610      	mov	r0, r2
 80030e0:	4619      	mov	r1, r3
 80030e2:	4603      	mov	r3, r0
 80030e4:	4642      	mov	r2, r8
 80030e6:	189b      	adds	r3, r3, r2
 80030e8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80030ec:	464b      	mov	r3, r9
 80030ee:	460a      	mov	r2, r1
 80030f0:	eb42 0303 	adc.w	r3, r2, r3
 80030f4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80030f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030fc:	685b      	ldr	r3, [r3, #4]
 80030fe:	2200      	movs	r2, #0
 8003100:	67bb      	str	r3, [r7, #120]	; 0x78
 8003102:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003104:	f04f 0200 	mov.w	r2, #0
 8003108:	f04f 0300 	mov.w	r3, #0
 800310c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003110:	4649      	mov	r1, r9
 8003112:	008b      	lsls	r3, r1, #2
 8003114:	4641      	mov	r1, r8
 8003116:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800311a:	4641      	mov	r1, r8
 800311c:	008a      	lsls	r2, r1, #2
 800311e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003122:	f7fd f8c5 	bl	80002b0 <__aeabi_uldivmod>
 8003126:	4602      	mov	r2, r0
 8003128:	460b      	mov	r3, r1
 800312a:	4611      	mov	r1, r2
 800312c:	4b38      	ldr	r3, [pc, #224]	; (8003210 <UART_SetConfig+0x4e4>)
 800312e:	fba3 2301 	umull	r2, r3, r3, r1
 8003132:	095b      	lsrs	r3, r3, #5
 8003134:	2264      	movs	r2, #100	; 0x64
 8003136:	fb02 f303 	mul.w	r3, r2, r3
 800313a:	1acb      	subs	r3, r1, r3
 800313c:	011b      	lsls	r3, r3, #4
 800313e:	3332      	adds	r3, #50	; 0x32
 8003140:	4a33      	ldr	r2, [pc, #204]	; (8003210 <UART_SetConfig+0x4e4>)
 8003142:	fba2 2303 	umull	r2, r3, r2, r3
 8003146:	095b      	lsrs	r3, r3, #5
 8003148:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800314c:	441c      	add	r4, r3
 800314e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003152:	2200      	movs	r2, #0
 8003154:	673b      	str	r3, [r7, #112]	; 0x70
 8003156:	677a      	str	r2, [r7, #116]	; 0x74
 8003158:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800315c:	4642      	mov	r2, r8
 800315e:	464b      	mov	r3, r9
 8003160:	1891      	adds	r1, r2, r2
 8003162:	60b9      	str	r1, [r7, #8]
 8003164:	415b      	adcs	r3, r3
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800316c:	4641      	mov	r1, r8
 800316e:	1851      	adds	r1, r2, r1
 8003170:	6039      	str	r1, [r7, #0]
 8003172:	4649      	mov	r1, r9
 8003174:	414b      	adcs	r3, r1
 8003176:	607b      	str	r3, [r7, #4]
 8003178:	f04f 0200 	mov.w	r2, #0
 800317c:	f04f 0300 	mov.w	r3, #0
 8003180:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003184:	4659      	mov	r1, fp
 8003186:	00cb      	lsls	r3, r1, #3
 8003188:	4651      	mov	r1, sl
 800318a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800318e:	4651      	mov	r1, sl
 8003190:	00ca      	lsls	r2, r1, #3
 8003192:	4610      	mov	r0, r2
 8003194:	4619      	mov	r1, r3
 8003196:	4603      	mov	r3, r0
 8003198:	4642      	mov	r2, r8
 800319a:	189b      	adds	r3, r3, r2
 800319c:	66bb      	str	r3, [r7, #104]	; 0x68
 800319e:	464b      	mov	r3, r9
 80031a0:	460a      	mov	r2, r1
 80031a2:	eb42 0303 	adc.w	r3, r2, r3
 80031a6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80031a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	663b      	str	r3, [r7, #96]	; 0x60
 80031b2:	667a      	str	r2, [r7, #100]	; 0x64
 80031b4:	f04f 0200 	mov.w	r2, #0
 80031b8:	f04f 0300 	mov.w	r3, #0
 80031bc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80031c0:	4649      	mov	r1, r9
 80031c2:	008b      	lsls	r3, r1, #2
 80031c4:	4641      	mov	r1, r8
 80031c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80031ca:	4641      	mov	r1, r8
 80031cc:	008a      	lsls	r2, r1, #2
 80031ce:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80031d2:	f7fd f86d 	bl	80002b0 <__aeabi_uldivmod>
 80031d6:	4602      	mov	r2, r0
 80031d8:	460b      	mov	r3, r1
 80031da:	4b0d      	ldr	r3, [pc, #52]	; (8003210 <UART_SetConfig+0x4e4>)
 80031dc:	fba3 1302 	umull	r1, r3, r3, r2
 80031e0:	095b      	lsrs	r3, r3, #5
 80031e2:	2164      	movs	r1, #100	; 0x64
 80031e4:	fb01 f303 	mul.w	r3, r1, r3
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	011b      	lsls	r3, r3, #4
 80031ec:	3332      	adds	r3, #50	; 0x32
 80031ee:	4a08      	ldr	r2, [pc, #32]	; (8003210 <UART_SetConfig+0x4e4>)
 80031f0:	fba2 2303 	umull	r2, r3, r2, r3
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	f003 020f 	and.w	r2, r3, #15
 80031fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4422      	add	r2, r4
 8003202:	609a      	str	r2, [r3, #8]
}
 8003204:	bf00      	nop
 8003206:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800320a:	46bd      	mov	sp, r7
 800320c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003210:	51eb851f 	.word	0x51eb851f

08003214 <std>:
 8003214:	2300      	movs	r3, #0
 8003216:	b510      	push	{r4, lr}
 8003218:	4604      	mov	r4, r0
 800321a:	e9c0 3300 	strd	r3, r3, [r0]
 800321e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003222:	6083      	str	r3, [r0, #8]
 8003224:	8181      	strh	r1, [r0, #12]
 8003226:	6643      	str	r3, [r0, #100]	; 0x64
 8003228:	81c2      	strh	r2, [r0, #14]
 800322a:	6183      	str	r3, [r0, #24]
 800322c:	4619      	mov	r1, r3
 800322e:	2208      	movs	r2, #8
 8003230:	305c      	adds	r0, #92	; 0x5c
 8003232:	f000 f8f4 	bl	800341e <memset>
 8003236:	4b05      	ldr	r3, [pc, #20]	; (800324c <std+0x38>)
 8003238:	6263      	str	r3, [r4, #36]	; 0x24
 800323a:	4b05      	ldr	r3, [pc, #20]	; (8003250 <std+0x3c>)
 800323c:	62a3      	str	r3, [r4, #40]	; 0x28
 800323e:	4b05      	ldr	r3, [pc, #20]	; (8003254 <std+0x40>)
 8003240:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003242:	4b05      	ldr	r3, [pc, #20]	; (8003258 <std+0x44>)
 8003244:	6224      	str	r4, [r4, #32]
 8003246:	6323      	str	r3, [r4, #48]	; 0x30
 8003248:	bd10      	pop	{r4, pc}
 800324a:	bf00      	nop
 800324c:	08003399 	.word	0x08003399
 8003250:	080033bb 	.word	0x080033bb
 8003254:	080033f3 	.word	0x080033f3
 8003258:	08003417 	.word	0x08003417

0800325c <stdio_exit_handler>:
 800325c:	4a02      	ldr	r2, [pc, #8]	; (8003268 <stdio_exit_handler+0xc>)
 800325e:	4903      	ldr	r1, [pc, #12]	; (800326c <stdio_exit_handler+0x10>)
 8003260:	4803      	ldr	r0, [pc, #12]	; (8003270 <stdio_exit_handler+0x14>)
 8003262:	f000 b869 	b.w	8003338 <_fwalk_sglue>
 8003266:	bf00      	nop
 8003268:	2000000c 	.word	0x2000000c
 800326c:	08003db9 	.word	0x08003db9
 8003270:	20000018 	.word	0x20000018

08003274 <cleanup_stdio>:
 8003274:	6841      	ldr	r1, [r0, #4]
 8003276:	4b0c      	ldr	r3, [pc, #48]	; (80032a8 <cleanup_stdio+0x34>)
 8003278:	4299      	cmp	r1, r3
 800327a:	b510      	push	{r4, lr}
 800327c:	4604      	mov	r4, r0
 800327e:	d001      	beq.n	8003284 <cleanup_stdio+0x10>
 8003280:	f000 fd9a 	bl	8003db8 <_fflush_r>
 8003284:	68a1      	ldr	r1, [r4, #8]
 8003286:	4b09      	ldr	r3, [pc, #36]	; (80032ac <cleanup_stdio+0x38>)
 8003288:	4299      	cmp	r1, r3
 800328a:	d002      	beq.n	8003292 <cleanup_stdio+0x1e>
 800328c:	4620      	mov	r0, r4
 800328e:	f000 fd93 	bl	8003db8 <_fflush_r>
 8003292:	68e1      	ldr	r1, [r4, #12]
 8003294:	4b06      	ldr	r3, [pc, #24]	; (80032b0 <cleanup_stdio+0x3c>)
 8003296:	4299      	cmp	r1, r3
 8003298:	d004      	beq.n	80032a4 <cleanup_stdio+0x30>
 800329a:	4620      	mov	r0, r4
 800329c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032a0:	f000 bd8a 	b.w	8003db8 <_fflush_r>
 80032a4:	bd10      	pop	{r4, pc}
 80032a6:	bf00      	nop
 80032a8:	20000180 	.word	0x20000180
 80032ac:	200001e8 	.word	0x200001e8
 80032b0:	20000250 	.word	0x20000250

080032b4 <global_stdio_init.part.0>:
 80032b4:	b510      	push	{r4, lr}
 80032b6:	4b0b      	ldr	r3, [pc, #44]	; (80032e4 <global_stdio_init.part.0+0x30>)
 80032b8:	4c0b      	ldr	r4, [pc, #44]	; (80032e8 <global_stdio_init.part.0+0x34>)
 80032ba:	4a0c      	ldr	r2, [pc, #48]	; (80032ec <global_stdio_init.part.0+0x38>)
 80032bc:	601a      	str	r2, [r3, #0]
 80032be:	4620      	mov	r0, r4
 80032c0:	2200      	movs	r2, #0
 80032c2:	2104      	movs	r1, #4
 80032c4:	f7ff ffa6 	bl	8003214 <std>
 80032c8:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80032cc:	2201      	movs	r2, #1
 80032ce:	2109      	movs	r1, #9
 80032d0:	f7ff ffa0 	bl	8003214 <std>
 80032d4:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80032d8:	2202      	movs	r2, #2
 80032da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80032de:	2112      	movs	r1, #18
 80032e0:	f7ff bf98 	b.w	8003214 <std>
 80032e4:	200002b8 	.word	0x200002b8
 80032e8:	20000180 	.word	0x20000180
 80032ec:	0800325d 	.word	0x0800325d

080032f0 <__sfp_lock_acquire>:
 80032f0:	4801      	ldr	r0, [pc, #4]	; (80032f8 <__sfp_lock_acquire+0x8>)
 80032f2:	f000 b90d 	b.w	8003510 <__retarget_lock_acquire_recursive>
 80032f6:	bf00      	nop
 80032f8:	200002c1 	.word	0x200002c1

080032fc <__sfp_lock_release>:
 80032fc:	4801      	ldr	r0, [pc, #4]	; (8003304 <__sfp_lock_release+0x8>)
 80032fe:	f000 b908 	b.w	8003512 <__retarget_lock_release_recursive>
 8003302:	bf00      	nop
 8003304:	200002c1 	.word	0x200002c1

08003308 <__sinit>:
 8003308:	b510      	push	{r4, lr}
 800330a:	4604      	mov	r4, r0
 800330c:	f7ff fff0 	bl	80032f0 <__sfp_lock_acquire>
 8003310:	6a23      	ldr	r3, [r4, #32]
 8003312:	b11b      	cbz	r3, 800331c <__sinit+0x14>
 8003314:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003318:	f7ff bff0 	b.w	80032fc <__sfp_lock_release>
 800331c:	4b04      	ldr	r3, [pc, #16]	; (8003330 <__sinit+0x28>)
 800331e:	6223      	str	r3, [r4, #32]
 8003320:	4b04      	ldr	r3, [pc, #16]	; (8003334 <__sinit+0x2c>)
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d1f5      	bne.n	8003314 <__sinit+0xc>
 8003328:	f7ff ffc4 	bl	80032b4 <global_stdio_init.part.0>
 800332c:	e7f2      	b.n	8003314 <__sinit+0xc>
 800332e:	bf00      	nop
 8003330:	08003275 	.word	0x08003275
 8003334:	200002b8 	.word	0x200002b8

08003338 <_fwalk_sglue>:
 8003338:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800333c:	4607      	mov	r7, r0
 800333e:	4688      	mov	r8, r1
 8003340:	4614      	mov	r4, r2
 8003342:	2600      	movs	r6, #0
 8003344:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003348:	f1b9 0901 	subs.w	r9, r9, #1
 800334c:	d505      	bpl.n	800335a <_fwalk_sglue+0x22>
 800334e:	6824      	ldr	r4, [r4, #0]
 8003350:	2c00      	cmp	r4, #0
 8003352:	d1f7      	bne.n	8003344 <_fwalk_sglue+0xc>
 8003354:	4630      	mov	r0, r6
 8003356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800335a:	89ab      	ldrh	r3, [r5, #12]
 800335c:	2b01      	cmp	r3, #1
 800335e:	d907      	bls.n	8003370 <_fwalk_sglue+0x38>
 8003360:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003364:	3301      	adds	r3, #1
 8003366:	d003      	beq.n	8003370 <_fwalk_sglue+0x38>
 8003368:	4629      	mov	r1, r5
 800336a:	4638      	mov	r0, r7
 800336c:	47c0      	blx	r8
 800336e:	4306      	orrs	r6, r0
 8003370:	3568      	adds	r5, #104	; 0x68
 8003372:	e7e9      	b.n	8003348 <_fwalk_sglue+0x10>

08003374 <iprintf>:
 8003374:	b40f      	push	{r0, r1, r2, r3}
 8003376:	b507      	push	{r0, r1, r2, lr}
 8003378:	4906      	ldr	r1, [pc, #24]	; (8003394 <iprintf+0x20>)
 800337a:	ab04      	add	r3, sp, #16
 800337c:	6808      	ldr	r0, [r1, #0]
 800337e:	f853 2b04 	ldr.w	r2, [r3], #4
 8003382:	6881      	ldr	r1, [r0, #8]
 8003384:	9301      	str	r3, [sp, #4]
 8003386:	f000 f9e7 	bl	8003758 <_vfiprintf_r>
 800338a:	b003      	add	sp, #12
 800338c:	f85d eb04 	ldr.w	lr, [sp], #4
 8003390:	b004      	add	sp, #16
 8003392:	4770      	bx	lr
 8003394:	20000064 	.word	0x20000064

08003398 <__sread>:
 8003398:	b510      	push	{r4, lr}
 800339a:	460c      	mov	r4, r1
 800339c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033a0:	f000 f868 	bl	8003474 <_read_r>
 80033a4:	2800      	cmp	r0, #0
 80033a6:	bfab      	itete	ge
 80033a8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80033aa:	89a3      	ldrhlt	r3, [r4, #12]
 80033ac:	181b      	addge	r3, r3, r0
 80033ae:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80033b2:	bfac      	ite	ge
 80033b4:	6563      	strge	r3, [r4, #84]	; 0x54
 80033b6:	81a3      	strhlt	r3, [r4, #12]
 80033b8:	bd10      	pop	{r4, pc}

080033ba <__swrite>:
 80033ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033be:	461f      	mov	r7, r3
 80033c0:	898b      	ldrh	r3, [r1, #12]
 80033c2:	05db      	lsls	r3, r3, #23
 80033c4:	4605      	mov	r5, r0
 80033c6:	460c      	mov	r4, r1
 80033c8:	4616      	mov	r6, r2
 80033ca:	d505      	bpl.n	80033d8 <__swrite+0x1e>
 80033cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033d0:	2302      	movs	r3, #2
 80033d2:	2200      	movs	r2, #0
 80033d4:	f000 f83c 	bl	8003450 <_lseek_r>
 80033d8:	89a3      	ldrh	r3, [r4, #12]
 80033da:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80033de:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033e2:	81a3      	strh	r3, [r4, #12]
 80033e4:	4632      	mov	r2, r6
 80033e6:	463b      	mov	r3, r7
 80033e8:	4628      	mov	r0, r5
 80033ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033ee:	f000 b853 	b.w	8003498 <_write_r>

080033f2 <__sseek>:
 80033f2:	b510      	push	{r4, lr}
 80033f4:	460c      	mov	r4, r1
 80033f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80033fa:	f000 f829 	bl	8003450 <_lseek_r>
 80033fe:	1c43      	adds	r3, r0, #1
 8003400:	89a3      	ldrh	r3, [r4, #12]
 8003402:	bf15      	itete	ne
 8003404:	6560      	strne	r0, [r4, #84]	; 0x54
 8003406:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800340a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800340e:	81a3      	strheq	r3, [r4, #12]
 8003410:	bf18      	it	ne
 8003412:	81a3      	strhne	r3, [r4, #12]
 8003414:	bd10      	pop	{r4, pc}

08003416 <__sclose>:
 8003416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800341a:	f000 b809 	b.w	8003430 <_close_r>

0800341e <memset>:
 800341e:	4402      	add	r2, r0
 8003420:	4603      	mov	r3, r0
 8003422:	4293      	cmp	r3, r2
 8003424:	d100      	bne.n	8003428 <memset+0xa>
 8003426:	4770      	bx	lr
 8003428:	f803 1b01 	strb.w	r1, [r3], #1
 800342c:	e7f9      	b.n	8003422 <memset+0x4>
	...

08003430 <_close_r>:
 8003430:	b538      	push	{r3, r4, r5, lr}
 8003432:	4d06      	ldr	r5, [pc, #24]	; (800344c <_close_r+0x1c>)
 8003434:	2300      	movs	r3, #0
 8003436:	4604      	mov	r4, r0
 8003438:	4608      	mov	r0, r1
 800343a:	602b      	str	r3, [r5, #0]
 800343c:	f7fd fbdd 	bl	8000bfa <_close>
 8003440:	1c43      	adds	r3, r0, #1
 8003442:	d102      	bne.n	800344a <_close_r+0x1a>
 8003444:	682b      	ldr	r3, [r5, #0]
 8003446:	b103      	cbz	r3, 800344a <_close_r+0x1a>
 8003448:	6023      	str	r3, [r4, #0]
 800344a:	bd38      	pop	{r3, r4, r5, pc}
 800344c:	200002bc 	.word	0x200002bc

08003450 <_lseek_r>:
 8003450:	b538      	push	{r3, r4, r5, lr}
 8003452:	4d07      	ldr	r5, [pc, #28]	; (8003470 <_lseek_r+0x20>)
 8003454:	4604      	mov	r4, r0
 8003456:	4608      	mov	r0, r1
 8003458:	4611      	mov	r1, r2
 800345a:	2200      	movs	r2, #0
 800345c:	602a      	str	r2, [r5, #0]
 800345e:	461a      	mov	r2, r3
 8003460:	f7fd fbf2 	bl	8000c48 <_lseek>
 8003464:	1c43      	adds	r3, r0, #1
 8003466:	d102      	bne.n	800346e <_lseek_r+0x1e>
 8003468:	682b      	ldr	r3, [r5, #0]
 800346a:	b103      	cbz	r3, 800346e <_lseek_r+0x1e>
 800346c:	6023      	str	r3, [r4, #0]
 800346e:	bd38      	pop	{r3, r4, r5, pc}
 8003470:	200002bc 	.word	0x200002bc

08003474 <_read_r>:
 8003474:	b538      	push	{r3, r4, r5, lr}
 8003476:	4d07      	ldr	r5, [pc, #28]	; (8003494 <_read_r+0x20>)
 8003478:	4604      	mov	r4, r0
 800347a:	4608      	mov	r0, r1
 800347c:	4611      	mov	r1, r2
 800347e:	2200      	movs	r2, #0
 8003480:	602a      	str	r2, [r5, #0]
 8003482:	461a      	mov	r2, r3
 8003484:	f7fd fb80 	bl	8000b88 <_read>
 8003488:	1c43      	adds	r3, r0, #1
 800348a:	d102      	bne.n	8003492 <_read_r+0x1e>
 800348c:	682b      	ldr	r3, [r5, #0]
 800348e:	b103      	cbz	r3, 8003492 <_read_r+0x1e>
 8003490:	6023      	str	r3, [r4, #0]
 8003492:	bd38      	pop	{r3, r4, r5, pc}
 8003494:	200002bc 	.word	0x200002bc

08003498 <_write_r>:
 8003498:	b538      	push	{r3, r4, r5, lr}
 800349a:	4d07      	ldr	r5, [pc, #28]	; (80034b8 <_write_r+0x20>)
 800349c:	4604      	mov	r4, r0
 800349e:	4608      	mov	r0, r1
 80034a0:	4611      	mov	r1, r2
 80034a2:	2200      	movs	r2, #0
 80034a4:	602a      	str	r2, [r5, #0]
 80034a6:	461a      	mov	r2, r3
 80034a8:	f7fd fb8b 	bl	8000bc2 <_write>
 80034ac:	1c43      	adds	r3, r0, #1
 80034ae:	d102      	bne.n	80034b6 <_write_r+0x1e>
 80034b0:	682b      	ldr	r3, [r5, #0]
 80034b2:	b103      	cbz	r3, 80034b6 <_write_r+0x1e>
 80034b4:	6023      	str	r3, [r4, #0]
 80034b6:	bd38      	pop	{r3, r4, r5, pc}
 80034b8:	200002bc 	.word	0x200002bc

080034bc <__errno>:
 80034bc:	4b01      	ldr	r3, [pc, #4]	; (80034c4 <__errno+0x8>)
 80034be:	6818      	ldr	r0, [r3, #0]
 80034c0:	4770      	bx	lr
 80034c2:	bf00      	nop
 80034c4:	20000064 	.word	0x20000064

080034c8 <__libc_init_array>:
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	4d0d      	ldr	r5, [pc, #52]	; (8003500 <__libc_init_array+0x38>)
 80034cc:	4c0d      	ldr	r4, [pc, #52]	; (8003504 <__libc_init_array+0x3c>)
 80034ce:	1b64      	subs	r4, r4, r5
 80034d0:	10a4      	asrs	r4, r4, #2
 80034d2:	2600      	movs	r6, #0
 80034d4:	42a6      	cmp	r6, r4
 80034d6:	d109      	bne.n	80034ec <__libc_init_array+0x24>
 80034d8:	4d0b      	ldr	r5, [pc, #44]	; (8003508 <__libc_init_array+0x40>)
 80034da:	4c0c      	ldr	r4, [pc, #48]	; (800350c <__libc_init_array+0x44>)
 80034dc:	f000 fdbe 	bl	800405c <_init>
 80034e0:	1b64      	subs	r4, r4, r5
 80034e2:	10a4      	asrs	r4, r4, #2
 80034e4:	2600      	movs	r6, #0
 80034e6:	42a6      	cmp	r6, r4
 80034e8:	d105      	bne.n	80034f6 <__libc_init_array+0x2e>
 80034ea:	bd70      	pop	{r4, r5, r6, pc}
 80034ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80034f0:	4798      	blx	r3
 80034f2:	3601      	adds	r6, #1
 80034f4:	e7ee      	b.n	80034d4 <__libc_init_array+0xc>
 80034f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80034fa:	4798      	blx	r3
 80034fc:	3601      	adds	r6, #1
 80034fe:	e7f2      	b.n	80034e6 <__libc_init_array+0x1e>
 8003500:	080040f8 	.word	0x080040f8
 8003504:	080040f8 	.word	0x080040f8
 8003508:	080040f8 	.word	0x080040f8
 800350c:	080040fc 	.word	0x080040fc

08003510 <__retarget_lock_acquire_recursive>:
 8003510:	4770      	bx	lr

08003512 <__retarget_lock_release_recursive>:
 8003512:	4770      	bx	lr

08003514 <_free_r>:
 8003514:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003516:	2900      	cmp	r1, #0
 8003518:	d044      	beq.n	80035a4 <_free_r+0x90>
 800351a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800351e:	9001      	str	r0, [sp, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	f1a1 0404 	sub.w	r4, r1, #4
 8003526:	bfb8      	it	lt
 8003528:	18e4      	addlt	r4, r4, r3
 800352a:	f000 f8df 	bl	80036ec <__malloc_lock>
 800352e:	4a1e      	ldr	r2, [pc, #120]	; (80035a8 <_free_r+0x94>)
 8003530:	9801      	ldr	r0, [sp, #4]
 8003532:	6813      	ldr	r3, [r2, #0]
 8003534:	b933      	cbnz	r3, 8003544 <_free_r+0x30>
 8003536:	6063      	str	r3, [r4, #4]
 8003538:	6014      	str	r4, [r2, #0]
 800353a:	b003      	add	sp, #12
 800353c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003540:	f000 b8da 	b.w	80036f8 <__malloc_unlock>
 8003544:	42a3      	cmp	r3, r4
 8003546:	d908      	bls.n	800355a <_free_r+0x46>
 8003548:	6825      	ldr	r5, [r4, #0]
 800354a:	1961      	adds	r1, r4, r5
 800354c:	428b      	cmp	r3, r1
 800354e:	bf01      	itttt	eq
 8003550:	6819      	ldreq	r1, [r3, #0]
 8003552:	685b      	ldreq	r3, [r3, #4]
 8003554:	1949      	addeq	r1, r1, r5
 8003556:	6021      	streq	r1, [r4, #0]
 8003558:	e7ed      	b.n	8003536 <_free_r+0x22>
 800355a:	461a      	mov	r2, r3
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	b10b      	cbz	r3, 8003564 <_free_r+0x50>
 8003560:	42a3      	cmp	r3, r4
 8003562:	d9fa      	bls.n	800355a <_free_r+0x46>
 8003564:	6811      	ldr	r1, [r2, #0]
 8003566:	1855      	adds	r5, r2, r1
 8003568:	42a5      	cmp	r5, r4
 800356a:	d10b      	bne.n	8003584 <_free_r+0x70>
 800356c:	6824      	ldr	r4, [r4, #0]
 800356e:	4421      	add	r1, r4
 8003570:	1854      	adds	r4, r2, r1
 8003572:	42a3      	cmp	r3, r4
 8003574:	6011      	str	r1, [r2, #0]
 8003576:	d1e0      	bne.n	800353a <_free_r+0x26>
 8003578:	681c      	ldr	r4, [r3, #0]
 800357a:	685b      	ldr	r3, [r3, #4]
 800357c:	6053      	str	r3, [r2, #4]
 800357e:	440c      	add	r4, r1
 8003580:	6014      	str	r4, [r2, #0]
 8003582:	e7da      	b.n	800353a <_free_r+0x26>
 8003584:	d902      	bls.n	800358c <_free_r+0x78>
 8003586:	230c      	movs	r3, #12
 8003588:	6003      	str	r3, [r0, #0]
 800358a:	e7d6      	b.n	800353a <_free_r+0x26>
 800358c:	6825      	ldr	r5, [r4, #0]
 800358e:	1961      	adds	r1, r4, r5
 8003590:	428b      	cmp	r3, r1
 8003592:	bf04      	itt	eq
 8003594:	6819      	ldreq	r1, [r3, #0]
 8003596:	685b      	ldreq	r3, [r3, #4]
 8003598:	6063      	str	r3, [r4, #4]
 800359a:	bf04      	itt	eq
 800359c:	1949      	addeq	r1, r1, r5
 800359e:	6021      	streq	r1, [r4, #0]
 80035a0:	6054      	str	r4, [r2, #4]
 80035a2:	e7ca      	b.n	800353a <_free_r+0x26>
 80035a4:	b003      	add	sp, #12
 80035a6:	bd30      	pop	{r4, r5, pc}
 80035a8:	200002c4 	.word	0x200002c4

080035ac <sbrk_aligned>:
 80035ac:	b570      	push	{r4, r5, r6, lr}
 80035ae:	4e0e      	ldr	r6, [pc, #56]	; (80035e8 <sbrk_aligned+0x3c>)
 80035b0:	460c      	mov	r4, r1
 80035b2:	6831      	ldr	r1, [r6, #0]
 80035b4:	4605      	mov	r5, r0
 80035b6:	b911      	cbnz	r1, 80035be <sbrk_aligned+0x12>
 80035b8:	f000 fcbc 	bl	8003f34 <_sbrk_r>
 80035bc:	6030      	str	r0, [r6, #0]
 80035be:	4621      	mov	r1, r4
 80035c0:	4628      	mov	r0, r5
 80035c2:	f000 fcb7 	bl	8003f34 <_sbrk_r>
 80035c6:	1c43      	adds	r3, r0, #1
 80035c8:	d00a      	beq.n	80035e0 <sbrk_aligned+0x34>
 80035ca:	1cc4      	adds	r4, r0, #3
 80035cc:	f024 0403 	bic.w	r4, r4, #3
 80035d0:	42a0      	cmp	r0, r4
 80035d2:	d007      	beq.n	80035e4 <sbrk_aligned+0x38>
 80035d4:	1a21      	subs	r1, r4, r0
 80035d6:	4628      	mov	r0, r5
 80035d8:	f000 fcac 	bl	8003f34 <_sbrk_r>
 80035dc:	3001      	adds	r0, #1
 80035de:	d101      	bne.n	80035e4 <sbrk_aligned+0x38>
 80035e0:	f04f 34ff 	mov.w	r4, #4294967295
 80035e4:	4620      	mov	r0, r4
 80035e6:	bd70      	pop	{r4, r5, r6, pc}
 80035e8:	200002c8 	.word	0x200002c8

080035ec <_malloc_r>:
 80035ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035f0:	1ccd      	adds	r5, r1, #3
 80035f2:	f025 0503 	bic.w	r5, r5, #3
 80035f6:	3508      	adds	r5, #8
 80035f8:	2d0c      	cmp	r5, #12
 80035fa:	bf38      	it	cc
 80035fc:	250c      	movcc	r5, #12
 80035fe:	2d00      	cmp	r5, #0
 8003600:	4607      	mov	r7, r0
 8003602:	db01      	blt.n	8003608 <_malloc_r+0x1c>
 8003604:	42a9      	cmp	r1, r5
 8003606:	d905      	bls.n	8003614 <_malloc_r+0x28>
 8003608:	230c      	movs	r3, #12
 800360a:	603b      	str	r3, [r7, #0]
 800360c:	2600      	movs	r6, #0
 800360e:	4630      	mov	r0, r6
 8003610:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003614:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80036e8 <_malloc_r+0xfc>
 8003618:	f000 f868 	bl	80036ec <__malloc_lock>
 800361c:	f8d8 3000 	ldr.w	r3, [r8]
 8003620:	461c      	mov	r4, r3
 8003622:	bb5c      	cbnz	r4, 800367c <_malloc_r+0x90>
 8003624:	4629      	mov	r1, r5
 8003626:	4638      	mov	r0, r7
 8003628:	f7ff ffc0 	bl	80035ac <sbrk_aligned>
 800362c:	1c43      	adds	r3, r0, #1
 800362e:	4604      	mov	r4, r0
 8003630:	d155      	bne.n	80036de <_malloc_r+0xf2>
 8003632:	f8d8 4000 	ldr.w	r4, [r8]
 8003636:	4626      	mov	r6, r4
 8003638:	2e00      	cmp	r6, #0
 800363a:	d145      	bne.n	80036c8 <_malloc_r+0xdc>
 800363c:	2c00      	cmp	r4, #0
 800363e:	d048      	beq.n	80036d2 <_malloc_r+0xe6>
 8003640:	6823      	ldr	r3, [r4, #0]
 8003642:	4631      	mov	r1, r6
 8003644:	4638      	mov	r0, r7
 8003646:	eb04 0903 	add.w	r9, r4, r3
 800364a:	f000 fc73 	bl	8003f34 <_sbrk_r>
 800364e:	4581      	cmp	r9, r0
 8003650:	d13f      	bne.n	80036d2 <_malloc_r+0xe6>
 8003652:	6821      	ldr	r1, [r4, #0]
 8003654:	1a6d      	subs	r5, r5, r1
 8003656:	4629      	mov	r1, r5
 8003658:	4638      	mov	r0, r7
 800365a:	f7ff ffa7 	bl	80035ac <sbrk_aligned>
 800365e:	3001      	adds	r0, #1
 8003660:	d037      	beq.n	80036d2 <_malloc_r+0xe6>
 8003662:	6823      	ldr	r3, [r4, #0]
 8003664:	442b      	add	r3, r5
 8003666:	6023      	str	r3, [r4, #0]
 8003668:	f8d8 3000 	ldr.w	r3, [r8]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d038      	beq.n	80036e2 <_malloc_r+0xf6>
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	42a2      	cmp	r2, r4
 8003674:	d12b      	bne.n	80036ce <_malloc_r+0xe2>
 8003676:	2200      	movs	r2, #0
 8003678:	605a      	str	r2, [r3, #4]
 800367a:	e00f      	b.n	800369c <_malloc_r+0xb0>
 800367c:	6822      	ldr	r2, [r4, #0]
 800367e:	1b52      	subs	r2, r2, r5
 8003680:	d41f      	bmi.n	80036c2 <_malloc_r+0xd6>
 8003682:	2a0b      	cmp	r2, #11
 8003684:	d917      	bls.n	80036b6 <_malloc_r+0xca>
 8003686:	1961      	adds	r1, r4, r5
 8003688:	42a3      	cmp	r3, r4
 800368a:	6025      	str	r5, [r4, #0]
 800368c:	bf18      	it	ne
 800368e:	6059      	strne	r1, [r3, #4]
 8003690:	6863      	ldr	r3, [r4, #4]
 8003692:	bf08      	it	eq
 8003694:	f8c8 1000 	streq.w	r1, [r8]
 8003698:	5162      	str	r2, [r4, r5]
 800369a:	604b      	str	r3, [r1, #4]
 800369c:	4638      	mov	r0, r7
 800369e:	f104 060b 	add.w	r6, r4, #11
 80036a2:	f000 f829 	bl	80036f8 <__malloc_unlock>
 80036a6:	f026 0607 	bic.w	r6, r6, #7
 80036aa:	1d23      	adds	r3, r4, #4
 80036ac:	1af2      	subs	r2, r6, r3
 80036ae:	d0ae      	beq.n	800360e <_malloc_r+0x22>
 80036b0:	1b9b      	subs	r3, r3, r6
 80036b2:	50a3      	str	r3, [r4, r2]
 80036b4:	e7ab      	b.n	800360e <_malloc_r+0x22>
 80036b6:	42a3      	cmp	r3, r4
 80036b8:	6862      	ldr	r2, [r4, #4]
 80036ba:	d1dd      	bne.n	8003678 <_malloc_r+0x8c>
 80036bc:	f8c8 2000 	str.w	r2, [r8]
 80036c0:	e7ec      	b.n	800369c <_malloc_r+0xb0>
 80036c2:	4623      	mov	r3, r4
 80036c4:	6864      	ldr	r4, [r4, #4]
 80036c6:	e7ac      	b.n	8003622 <_malloc_r+0x36>
 80036c8:	4634      	mov	r4, r6
 80036ca:	6876      	ldr	r6, [r6, #4]
 80036cc:	e7b4      	b.n	8003638 <_malloc_r+0x4c>
 80036ce:	4613      	mov	r3, r2
 80036d0:	e7cc      	b.n	800366c <_malloc_r+0x80>
 80036d2:	230c      	movs	r3, #12
 80036d4:	603b      	str	r3, [r7, #0]
 80036d6:	4638      	mov	r0, r7
 80036d8:	f000 f80e 	bl	80036f8 <__malloc_unlock>
 80036dc:	e797      	b.n	800360e <_malloc_r+0x22>
 80036de:	6025      	str	r5, [r4, #0]
 80036e0:	e7dc      	b.n	800369c <_malloc_r+0xb0>
 80036e2:	605b      	str	r3, [r3, #4]
 80036e4:	deff      	udf	#255	; 0xff
 80036e6:	bf00      	nop
 80036e8:	200002c4 	.word	0x200002c4

080036ec <__malloc_lock>:
 80036ec:	4801      	ldr	r0, [pc, #4]	; (80036f4 <__malloc_lock+0x8>)
 80036ee:	f7ff bf0f 	b.w	8003510 <__retarget_lock_acquire_recursive>
 80036f2:	bf00      	nop
 80036f4:	200002c0 	.word	0x200002c0

080036f8 <__malloc_unlock>:
 80036f8:	4801      	ldr	r0, [pc, #4]	; (8003700 <__malloc_unlock+0x8>)
 80036fa:	f7ff bf0a 	b.w	8003512 <__retarget_lock_release_recursive>
 80036fe:	bf00      	nop
 8003700:	200002c0 	.word	0x200002c0

08003704 <__sfputc_r>:
 8003704:	6893      	ldr	r3, [r2, #8]
 8003706:	3b01      	subs	r3, #1
 8003708:	2b00      	cmp	r3, #0
 800370a:	b410      	push	{r4}
 800370c:	6093      	str	r3, [r2, #8]
 800370e:	da08      	bge.n	8003722 <__sfputc_r+0x1e>
 8003710:	6994      	ldr	r4, [r2, #24]
 8003712:	42a3      	cmp	r3, r4
 8003714:	db01      	blt.n	800371a <__sfputc_r+0x16>
 8003716:	290a      	cmp	r1, #10
 8003718:	d103      	bne.n	8003722 <__sfputc_r+0x1e>
 800371a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800371e:	f000 bb73 	b.w	8003e08 <__swbuf_r>
 8003722:	6813      	ldr	r3, [r2, #0]
 8003724:	1c58      	adds	r0, r3, #1
 8003726:	6010      	str	r0, [r2, #0]
 8003728:	7019      	strb	r1, [r3, #0]
 800372a:	4608      	mov	r0, r1
 800372c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003730:	4770      	bx	lr

08003732 <__sfputs_r>:
 8003732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003734:	4606      	mov	r6, r0
 8003736:	460f      	mov	r7, r1
 8003738:	4614      	mov	r4, r2
 800373a:	18d5      	adds	r5, r2, r3
 800373c:	42ac      	cmp	r4, r5
 800373e:	d101      	bne.n	8003744 <__sfputs_r+0x12>
 8003740:	2000      	movs	r0, #0
 8003742:	e007      	b.n	8003754 <__sfputs_r+0x22>
 8003744:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003748:	463a      	mov	r2, r7
 800374a:	4630      	mov	r0, r6
 800374c:	f7ff ffda 	bl	8003704 <__sfputc_r>
 8003750:	1c43      	adds	r3, r0, #1
 8003752:	d1f3      	bne.n	800373c <__sfputs_r+0xa>
 8003754:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003758 <_vfiprintf_r>:
 8003758:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800375c:	460d      	mov	r5, r1
 800375e:	b09d      	sub	sp, #116	; 0x74
 8003760:	4614      	mov	r4, r2
 8003762:	4698      	mov	r8, r3
 8003764:	4606      	mov	r6, r0
 8003766:	b118      	cbz	r0, 8003770 <_vfiprintf_r+0x18>
 8003768:	6a03      	ldr	r3, [r0, #32]
 800376a:	b90b      	cbnz	r3, 8003770 <_vfiprintf_r+0x18>
 800376c:	f7ff fdcc 	bl	8003308 <__sinit>
 8003770:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003772:	07d9      	lsls	r1, r3, #31
 8003774:	d405      	bmi.n	8003782 <_vfiprintf_r+0x2a>
 8003776:	89ab      	ldrh	r3, [r5, #12]
 8003778:	059a      	lsls	r2, r3, #22
 800377a:	d402      	bmi.n	8003782 <_vfiprintf_r+0x2a>
 800377c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800377e:	f7ff fec7 	bl	8003510 <__retarget_lock_acquire_recursive>
 8003782:	89ab      	ldrh	r3, [r5, #12]
 8003784:	071b      	lsls	r3, r3, #28
 8003786:	d501      	bpl.n	800378c <_vfiprintf_r+0x34>
 8003788:	692b      	ldr	r3, [r5, #16]
 800378a:	b99b      	cbnz	r3, 80037b4 <_vfiprintf_r+0x5c>
 800378c:	4629      	mov	r1, r5
 800378e:	4630      	mov	r0, r6
 8003790:	f000 fb78 	bl	8003e84 <__swsetup_r>
 8003794:	b170      	cbz	r0, 80037b4 <_vfiprintf_r+0x5c>
 8003796:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003798:	07dc      	lsls	r4, r3, #31
 800379a:	d504      	bpl.n	80037a6 <_vfiprintf_r+0x4e>
 800379c:	f04f 30ff 	mov.w	r0, #4294967295
 80037a0:	b01d      	add	sp, #116	; 0x74
 80037a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037a6:	89ab      	ldrh	r3, [r5, #12]
 80037a8:	0598      	lsls	r0, r3, #22
 80037aa:	d4f7      	bmi.n	800379c <_vfiprintf_r+0x44>
 80037ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80037ae:	f7ff feb0 	bl	8003512 <__retarget_lock_release_recursive>
 80037b2:	e7f3      	b.n	800379c <_vfiprintf_r+0x44>
 80037b4:	2300      	movs	r3, #0
 80037b6:	9309      	str	r3, [sp, #36]	; 0x24
 80037b8:	2320      	movs	r3, #32
 80037ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80037be:	f8cd 800c 	str.w	r8, [sp, #12]
 80037c2:	2330      	movs	r3, #48	; 0x30
 80037c4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003978 <_vfiprintf_r+0x220>
 80037c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80037cc:	f04f 0901 	mov.w	r9, #1
 80037d0:	4623      	mov	r3, r4
 80037d2:	469a      	mov	sl, r3
 80037d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037d8:	b10a      	cbz	r2, 80037de <_vfiprintf_r+0x86>
 80037da:	2a25      	cmp	r2, #37	; 0x25
 80037dc:	d1f9      	bne.n	80037d2 <_vfiprintf_r+0x7a>
 80037de:	ebba 0b04 	subs.w	fp, sl, r4
 80037e2:	d00b      	beq.n	80037fc <_vfiprintf_r+0xa4>
 80037e4:	465b      	mov	r3, fp
 80037e6:	4622      	mov	r2, r4
 80037e8:	4629      	mov	r1, r5
 80037ea:	4630      	mov	r0, r6
 80037ec:	f7ff ffa1 	bl	8003732 <__sfputs_r>
 80037f0:	3001      	adds	r0, #1
 80037f2:	f000 80a9 	beq.w	8003948 <_vfiprintf_r+0x1f0>
 80037f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80037f8:	445a      	add	r2, fp
 80037fa:	9209      	str	r2, [sp, #36]	; 0x24
 80037fc:	f89a 3000 	ldrb.w	r3, [sl]
 8003800:	2b00      	cmp	r3, #0
 8003802:	f000 80a1 	beq.w	8003948 <_vfiprintf_r+0x1f0>
 8003806:	2300      	movs	r3, #0
 8003808:	f04f 32ff 	mov.w	r2, #4294967295
 800380c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003810:	f10a 0a01 	add.w	sl, sl, #1
 8003814:	9304      	str	r3, [sp, #16]
 8003816:	9307      	str	r3, [sp, #28]
 8003818:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800381c:	931a      	str	r3, [sp, #104]	; 0x68
 800381e:	4654      	mov	r4, sl
 8003820:	2205      	movs	r2, #5
 8003822:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003826:	4854      	ldr	r0, [pc, #336]	; (8003978 <_vfiprintf_r+0x220>)
 8003828:	f7fc fcf2 	bl	8000210 <memchr>
 800382c:	9a04      	ldr	r2, [sp, #16]
 800382e:	b9d8      	cbnz	r0, 8003868 <_vfiprintf_r+0x110>
 8003830:	06d1      	lsls	r1, r2, #27
 8003832:	bf44      	itt	mi
 8003834:	2320      	movmi	r3, #32
 8003836:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800383a:	0713      	lsls	r3, r2, #28
 800383c:	bf44      	itt	mi
 800383e:	232b      	movmi	r3, #43	; 0x2b
 8003840:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003844:	f89a 3000 	ldrb.w	r3, [sl]
 8003848:	2b2a      	cmp	r3, #42	; 0x2a
 800384a:	d015      	beq.n	8003878 <_vfiprintf_r+0x120>
 800384c:	9a07      	ldr	r2, [sp, #28]
 800384e:	4654      	mov	r4, sl
 8003850:	2000      	movs	r0, #0
 8003852:	f04f 0c0a 	mov.w	ip, #10
 8003856:	4621      	mov	r1, r4
 8003858:	f811 3b01 	ldrb.w	r3, [r1], #1
 800385c:	3b30      	subs	r3, #48	; 0x30
 800385e:	2b09      	cmp	r3, #9
 8003860:	d94d      	bls.n	80038fe <_vfiprintf_r+0x1a6>
 8003862:	b1b0      	cbz	r0, 8003892 <_vfiprintf_r+0x13a>
 8003864:	9207      	str	r2, [sp, #28]
 8003866:	e014      	b.n	8003892 <_vfiprintf_r+0x13a>
 8003868:	eba0 0308 	sub.w	r3, r0, r8
 800386c:	fa09 f303 	lsl.w	r3, r9, r3
 8003870:	4313      	orrs	r3, r2
 8003872:	9304      	str	r3, [sp, #16]
 8003874:	46a2      	mov	sl, r4
 8003876:	e7d2      	b.n	800381e <_vfiprintf_r+0xc6>
 8003878:	9b03      	ldr	r3, [sp, #12]
 800387a:	1d19      	adds	r1, r3, #4
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	9103      	str	r1, [sp, #12]
 8003880:	2b00      	cmp	r3, #0
 8003882:	bfbb      	ittet	lt
 8003884:	425b      	neglt	r3, r3
 8003886:	f042 0202 	orrlt.w	r2, r2, #2
 800388a:	9307      	strge	r3, [sp, #28]
 800388c:	9307      	strlt	r3, [sp, #28]
 800388e:	bfb8      	it	lt
 8003890:	9204      	strlt	r2, [sp, #16]
 8003892:	7823      	ldrb	r3, [r4, #0]
 8003894:	2b2e      	cmp	r3, #46	; 0x2e
 8003896:	d10c      	bne.n	80038b2 <_vfiprintf_r+0x15a>
 8003898:	7863      	ldrb	r3, [r4, #1]
 800389a:	2b2a      	cmp	r3, #42	; 0x2a
 800389c:	d134      	bne.n	8003908 <_vfiprintf_r+0x1b0>
 800389e:	9b03      	ldr	r3, [sp, #12]
 80038a0:	1d1a      	adds	r2, r3, #4
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	9203      	str	r2, [sp, #12]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	bfb8      	it	lt
 80038aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80038ae:	3402      	adds	r4, #2
 80038b0:	9305      	str	r3, [sp, #20]
 80038b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003988 <_vfiprintf_r+0x230>
 80038b6:	7821      	ldrb	r1, [r4, #0]
 80038b8:	2203      	movs	r2, #3
 80038ba:	4650      	mov	r0, sl
 80038bc:	f7fc fca8 	bl	8000210 <memchr>
 80038c0:	b138      	cbz	r0, 80038d2 <_vfiprintf_r+0x17a>
 80038c2:	9b04      	ldr	r3, [sp, #16]
 80038c4:	eba0 000a 	sub.w	r0, r0, sl
 80038c8:	2240      	movs	r2, #64	; 0x40
 80038ca:	4082      	lsls	r2, r0
 80038cc:	4313      	orrs	r3, r2
 80038ce:	3401      	adds	r4, #1
 80038d0:	9304      	str	r3, [sp, #16]
 80038d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038d6:	4829      	ldr	r0, [pc, #164]	; (800397c <_vfiprintf_r+0x224>)
 80038d8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80038dc:	2206      	movs	r2, #6
 80038de:	f7fc fc97 	bl	8000210 <memchr>
 80038e2:	2800      	cmp	r0, #0
 80038e4:	d03f      	beq.n	8003966 <_vfiprintf_r+0x20e>
 80038e6:	4b26      	ldr	r3, [pc, #152]	; (8003980 <_vfiprintf_r+0x228>)
 80038e8:	bb1b      	cbnz	r3, 8003932 <_vfiprintf_r+0x1da>
 80038ea:	9b03      	ldr	r3, [sp, #12]
 80038ec:	3307      	adds	r3, #7
 80038ee:	f023 0307 	bic.w	r3, r3, #7
 80038f2:	3308      	adds	r3, #8
 80038f4:	9303      	str	r3, [sp, #12]
 80038f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80038f8:	443b      	add	r3, r7
 80038fa:	9309      	str	r3, [sp, #36]	; 0x24
 80038fc:	e768      	b.n	80037d0 <_vfiprintf_r+0x78>
 80038fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8003902:	460c      	mov	r4, r1
 8003904:	2001      	movs	r0, #1
 8003906:	e7a6      	b.n	8003856 <_vfiprintf_r+0xfe>
 8003908:	2300      	movs	r3, #0
 800390a:	3401      	adds	r4, #1
 800390c:	9305      	str	r3, [sp, #20]
 800390e:	4619      	mov	r1, r3
 8003910:	f04f 0c0a 	mov.w	ip, #10
 8003914:	4620      	mov	r0, r4
 8003916:	f810 2b01 	ldrb.w	r2, [r0], #1
 800391a:	3a30      	subs	r2, #48	; 0x30
 800391c:	2a09      	cmp	r2, #9
 800391e:	d903      	bls.n	8003928 <_vfiprintf_r+0x1d0>
 8003920:	2b00      	cmp	r3, #0
 8003922:	d0c6      	beq.n	80038b2 <_vfiprintf_r+0x15a>
 8003924:	9105      	str	r1, [sp, #20]
 8003926:	e7c4      	b.n	80038b2 <_vfiprintf_r+0x15a>
 8003928:	fb0c 2101 	mla	r1, ip, r1, r2
 800392c:	4604      	mov	r4, r0
 800392e:	2301      	movs	r3, #1
 8003930:	e7f0      	b.n	8003914 <_vfiprintf_r+0x1bc>
 8003932:	ab03      	add	r3, sp, #12
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	462a      	mov	r2, r5
 8003938:	4b12      	ldr	r3, [pc, #72]	; (8003984 <_vfiprintf_r+0x22c>)
 800393a:	a904      	add	r1, sp, #16
 800393c:	4630      	mov	r0, r6
 800393e:	f3af 8000 	nop.w
 8003942:	4607      	mov	r7, r0
 8003944:	1c78      	adds	r0, r7, #1
 8003946:	d1d6      	bne.n	80038f6 <_vfiprintf_r+0x19e>
 8003948:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800394a:	07d9      	lsls	r1, r3, #31
 800394c:	d405      	bmi.n	800395a <_vfiprintf_r+0x202>
 800394e:	89ab      	ldrh	r3, [r5, #12]
 8003950:	059a      	lsls	r2, r3, #22
 8003952:	d402      	bmi.n	800395a <_vfiprintf_r+0x202>
 8003954:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003956:	f7ff fddc 	bl	8003512 <__retarget_lock_release_recursive>
 800395a:	89ab      	ldrh	r3, [r5, #12]
 800395c:	065b      	lsls	r3, r3, #25
 800395e:	f53f af1d 	bmi.w	800379c <_vfiprintf_r+0x44>
 8003962:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003964:	e71c      	b.n	80037a0 <_vfiprintf_r+0x48>
 8003966:	ab03      	add	r3, sp, #12
 8003968:	9300      	str	r3, [sp, #0]
 800396a:	462a      	mov	r2, r5
 800396c:	4b05      	ldr	r3, [pc, #20]	; (8003984 <_vfiprintf_r+0x22c>)
 800396e:	a904      	add	r1, sp, #16
 8003970:	4630      	mov	r0, r6
 8003972:	f000 f879 	bl	8003a68 <_printf_i>
 8003976:	e7e4      	b.n	8003942 <_vfiprintf_r+0x1ea>
 8003978:	080040bc 	.word	0x080040bc
 800397c:	080040c6 	.word	0x080040c6
 8003980:	00000000 	.word	0x00000000
 8003984:	08003733 	.word	0x08003733
 8003988:	080040c2 	.word	0x080040c2

0800398c <_printf_common>:
 800398c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003990:	4616      	mov	r6, r2
 8003992:	4699      	mov	r9, r3
 8003994:	688a      	ldr	r2, [r1, #8]
 8003996:	690b      	ldr	r3, [r1, #16]
 8003998:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800399c:	4293      	cmp	r3, r2
 800399e:	bfb8      	it	lt
 80039a0:	4613      	movlt	r3, r2
 80039a2:	6033      	str	r3, [r6, #0]
 80039a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80039a8:	4607      	mov	r7, r0
 80039aa:	460c      	mov	r4, r1
 80039ac:	b10a      	cbz	r2, 80039b2 <_printf_common+0x26>
 80039ae:	3301      	adds	r3, #1
 80039b0:	6033      	str	r3, [r6, #0]
 80039b2:	6823      	ldr	r3, [r4, #0]
 80039b4:	0699      	lsls	r1, r3, #26
 80039b6:	bf42      	ittt	mi
 80039b8:	6833      	ldrmi	r3, [r6, #0]
 80039ba:	3302      	addmi	r3, #2
 80039bc:	6033      	strmi	r3, [r6, #0]
 80039be:	6825      	ldr	r5, [r4, #0]
 80039c0:	f015 0506 	ands.w	r5, r5, #6
 80039c4:	d106      	bne.n	80039d4 <_printf_common+0x48>
 80039c6:	f104 0a19 	add.w	sl, r4, #25
 80039ca:	68e3      	ldr	r3, [r4, #12]
 80039cc:	6832      	ldr	r2, [r6, #0]
 80039ce:	1a9b      	subs	r3, r3, r2
 80039d0:	42ab      	cmp	r3, r5
 80039d2:	dc26      	bgt.n	8003a22 <_printf_common+0x96>
 80039d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80039d8:	1e13      	subs	r3, r2, #0
 80039da:	6822      	ldr	r2, [r4, #0]
 80039dc:	bf18      	it	ne
 80039de:	2301      	movne	r3, #1
 80039e0:	0692      	lsls	r2, r2, #26
 80039e2:	d42b      	bmi.n	8003a3c <_printf_common+0xb0>
 80039e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039e8:	4649      	mov	r1, r9
 80039ea:	4638      	mov	r0, r7
 80039ec:	47c0      	blx	r8
 80039ee:	3001      	adds	r0, #1
 80039f0:	d01e      	beq.n	8003a30 <_printf_common+0xa4>
 80039f2:	6823      	ldr	r3, [r4, #0]
 80039f4:	6922      	ldr	r2, [r4, #16]
 80039f6:	f003 0306 	and.w	r3, r3, #6
 80039fa:	2b04      	cmp	r3, #4
 80039fc:	bf02      	ittt	eq
 80039fe:	68e5      	ldreq	r5, [r4, #12]
 8003a00:	6833      	ldreq	r3, [r6, #0]
 8003a02:	1aed      	subeq	r5, r5, r3
 8003a04:	68a3      	ldr	r3, [r4, #8]
 8003a06:	bf0c      	ite	eq
 8003a08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003a0c:	2500      	movne	r5, #0
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	bfc4      	itt	gt
 8003a12:	1a9b      	subgt	r3, r3, r2
 8003a14:	18ed      	addgt	r5, r5, r3
 8003a16:	2600      	movs	r6, #0
 8003a18:	341a      	adds	r4, #26
 8003a1a:	42b5      	cmp	r5, r6
 8003a1c:	d11a      	bne.n	8003a54 <_printf_common+0xc8>
 8003a1e:	2000      	movs	r0, #0
 8003a20:	e008      	b.n	8003a34 <_printf_common+0xa8>
 8003a22:	2301      	movs	r3, #1
 8003a24:	4652      	mov	r2, sl
 8003a26:	4649      	mov	r1, r9
 8003a28:	4638      	mov	r0, r7
 8003a2a:	47c0      	blx	r8
 8003a2c:	3001      	adds	r0, #1
 8003a2e:	d103      	bne.n	8003a38 <_printf_common+0xac>
 8003a30:	f04f 30ff 	mov.w	r0, #4294967295
 8003a34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003a38:	3501      	adds	r5, #1
 8003a3a:	e7c6      	b.n	80039ca <_printf_common+0x3e>
 8003a3c:	18e1      	adds	r1, r4, r3
 8003a3e:	1c5a      	adds	r2, r3, #1
 8003a40:	2030      	movs	r0, #48	; 0x30
 8003a42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003a46:	4422      	add	r2, r4
 8003a48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003a4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003a50:	3302      	adds	r3, #2
 8003a52:	e7c7      	b.n	80039e4 <_printf_common+0x58>
 8003a54:	2301      	movs	r3, #1
 8003a56:	4622      	mov	r2, r4
 8003a58:	4649      	mov	r1, r9
 8003a5a:	4638      	mov	r0, r7
 8003a5c:	47c0      	blx	r8
 8003a5e:	3001      	adds	r0, #1
 8003a60:	d0e6      	beq.n	8003a30 <_printf_common+0xa4>
 8003a62:	3601      	adds	r6, #1
 8003a64:	e7d9      	b.n	8003a1a <_printf_common+0x8e>
	...

08003a68 <_printf_i>:
 8003a68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003a6c:	7e0f      	ldrb	r7, [r1, #24]
 8003a6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003a70:	2f78      	cmp	r7, #120	; 0x78
 8003a72:	4691      	mov	r9, r2
 8003a74:	4680      	mov	r8, r0
 8003a76:	460c      	mov	r4, r1
 8003a78:	469a      	mov	sl, r3
 8003a7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003a7e:	d807      	bhi.n	8003a90 <_printf_i+0x28>
 8003a80:	2f62      	cmp	r7, #98	; 0x62
 8003a82:	d80a      	bhi.n	8003a9a <_printf_i+0x32>
 8003a84:	2f00      	cmp	r7, #0
 8003a86:	f000 80d4 	beq.w	8003c32 <_printf_i+0x1ca>
 8003a8a:	2f58      	cmp	r7, #88	; 0x58
 8003a8c:	f000 80c0 	beq.w	8003c10 <_printf_i+0x1a8>
 8003a90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003a94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003a98:	e03a      	b.n	8003b10 <_printf_i+0xa8>
 8003a9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003a9e:	2b15      	cmp	r3, #21
 8003aa0:	d8f6      	bhi.n	8003a90 <_printf_i+0x28>
 8003aa2:	a101      	add	r1, pc, #4	; (adr r1, 8003aa8 <_printf_i+0x40>)
 8003aa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003aa8:	08003b01 	.word	0x08003b01
 8003aac:	08003b15 	.word	0x08003b15
 8003ab0:	08003a91 	.word	0x08003a91
 8003ab4:	08003a91 	.word	0x08003a91
 8003ab8:	08003a91 	.word	0x08003a91
 8003abc:	08003a91 	.word	0x08003a91
 8003ac0:	08003b15 	.word	0x08003b15
 8003ac4:	08003a91 	.word	0x08003a91
 8003ac8:	08003a91 	.word	0x08003a91
 8003acc:	08003a91 	.word	0x08003a91
 8003ad0:	08003a91 	.word	0x08003a91
 8003ad4:	08003c19 	.word	0x08003c19
 8003ad8:	08003b41 	.word	0x08003b41
 8003adc:	08003bd3 	.word	0x08003bd3
 8003ae0:	08003a91 	.word	0x08003a91
 8003ae4:	08003a91 	.word	0x08003a91
 8003ae8:	08003c3b 	.word	0x08003c3b
 8003aec:	08003a91 	.word	0x08003a91
 8003af0:	08003b41 	.word	0x08003b41
 8003af4:	08003a91 	.word	0x08003a91
 8003af8:	08003a91 	.word	0x08003a91
 8003afc:	08003bdb 	.word	0x08003bdb
 8003b00:	682b      	ldr	r3, [r5, #0]
 8003b02:	1d1a      	adds	r2, r3, #4
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	602a      	str	r2, [r5, #0]
 8003b08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b0c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003b10:	2301      	movs	r3, #1
 8003b12:	e09f      	b.n	8003c54 <_printf_i+0x1ec>
 8003b14:	6820      	ldr	r0, [r4, #0]
 8003b16:	682b      	ldr	r3, [r5, #0]
 8003b18:	0607      	lsls	r7, r0, #24
 8003b1a:	f103 0104 	add.w	r1, r3, #4
 8003b1e:	6029      	str	r1, [r5, #0]
 8003b20:	d501      	bpl.n	8003b26 <_printf_i+0xbe>
 8003b22:	681e      	ldr	r6, [r3, #0]
 8003b24:	e003      	b.n	8003b2e <_printf_i+0xc6>
 8003b26:	0646      	lsls	r6, r0, #25
 8003b28:	d5fb      	bpl.n	8003b22 <_printf_i+0xba>
 8003b2a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003b2e:	2e00      	cmp	r6, #0
 8003b30:	da03      	bge.n	8003b3a <_printf_i+0xd2>
 8003b32:	232d      	movs	r3, #45	; 0x2d
 8003b34:	4276      	negs	r6, r6
 8003b36:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b3a:	485a      	ldr	r0, [pc, #360]	; (8003ca4 <_printf_i+0x23c>)
 8003b3c:	230a      	movs	r3, #10
 8003b3e:	e012      	b.n	8003b66 <_printf_i+0xfe>
 8003b40:	682b      	ldr	r3, [r5, #0]
 8003b42:	6820      	ldr	r0, [r4, #0]
 8003b44:	1d19      	adds	r1, r3, #4
 8003b46:	6029      	str	r1, [r5, #0]
 8003b48:	0605      	lsls	r5, r0, #24
 8003b4a:	d501      	bpl.n	8003b50 <_printf_i+0xe8>
 8003b4c:	681e      	ldr	r6, [r3, #0]
 8003b4e:	e002      	b.n	8003b56 <_printf_i+0xee>
 8003b50:	0641      	lsls	r1, r0, #25
 8003b52:	d5fb      	bpl.n	8003b4c <_printf_i+0xe4>
 8003b54:	881e      	ldrh	r6, [r3, #0]
 8003b56:	4853      	ldr	r0, [pc, #332]	; (8003ca4 <_printf_i+0x23c>)
 8003b58:	2f6f      	cmp	r7, #111	; 0x6f
 8003b5a:	bf0c      	ite	eq
 8003b5c:	2308      	moveq	r3, #8
 8003b5e:	230a      	movne	r3, #10
 8003b60:	2100      	movs	r1, #0
 8003b62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003b66:	6865      	ldr	r5, [r4, #4]
 8003b68:	60a5      	str	r5, [r4, #8]
 8003b6a:	2d00      	cmp	r5, #0
 8003b6c:	bfa2      	ittt	ge
 8003b6e:	6821      	ldrge	r1, [r4, #0]
 8003b70:	f021 0104 	bicge.w	r1, r1, #4
 8003b74:	6021      	strge	r1, [r4, #0]
 8003b76:	b90e      	cbnz	r6, 8003b7c <_printf_i+0x114>
 8003b78:	2d00      	cmp	r5, #0
 8003b7a:	d04b      	beq.n	8003c14 <_printf_i+0x1ac>
 8003b7c:	4615      	mov	r5, r2
 8003b7e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003b82:	fb03 6711 	mls	r7, r3, r1, r6
 8003b86:	5dc7      	ldrb	r7, [r0, r7]
 8003b88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003b8c:	4637      	mov	r7, r6
 8003b8e:	42bb      	cmp	r3, r7
 8003b90:	460e      	mov	r6, r1
 8003b92:	d9f4      	bls.n	8003b7e <_printf_i+0x116>
 8003b94:	2b08      	cmp	r3, #8
 8003b96:	d10b      	bne.n	8003bb0 <_printf_i+0x148>
 8003b98:	6823      	ldr	r3, [r4, #0]
 8003b9a:	07de      	lsls	r6, r3, #31
 8003b9c:	d508      	bpl.n	8003bb0 <_printf_i+0x148>
 8003b9e:	6923      	ldr	r3, [r4, #16]
 8003ba0:	6861      	ldr	r1, [r4, #4]
 8003ba2:	4299      	cmp	r1, r3
 8003ba4:	bfde      	ittt	le
 8003ba6:	2330      	movle	r3, #48	; 0x30
 8003ba8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003bac:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003bb0:	1b52      	subs	r2, r2, r5
 8003bb2:	6122      	str	r2, [r4, #16]
 8003bb4:	f8cd a000 	str.w	sl, [sp]
 8003bb8:	464b      	mov	r3, r9
 8003bba:	aa03      	add	r2, sp, #12
 8003bbc:	4621      	mov	r1, r4
 8003bbe:	4640      	mov	r0, r8
 8003bc0:	f7ff fee4 	bl	800398c <_printf_common>
 8003bc4:	3001      	adds	r0, #1
 8003bc6:	d14a      	bne.n	8003c5e <_printf_i+0x1f6>
 8003bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8003bcc:	b004      	add	sp, #16
 8003bce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	f043 0320 	orr.w	r3, r3, #32
 8003bd8:	6023      	str	r3, [r4, #0]
 8003bda:	4833      	ldr	r0, [pc, #204]	; (8003ca8 <_printf_i+0x240>)
 8003bdc:	2778      	movs	r7, #120	; 0x78
 8003bde:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003be2:	6823      	ldr	r3, [r4, #0]
 8003be4:	6829      	ldr	r1, [r5, #0]
 8003be6:	061f      	lsls	r7, r3, #24
 8003be8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003bec:	d402      	bmi.n	8003bf4 <_printf_i+0x18c>
 8003bee:	065f      	lsls	r7, r3, #25
 8003bf0:	bf48      	it	mi
 8003bf2:	b2b6      	uxthmi	r6, r6
 8003bf4:	07df      	lsls	r7, r3, #31
 8003bf6:	bf48      	it	mi
 8003bf8:	f043 0320 	orrmi.w	r3, r3, #32
 8003bfc:	6029      	str	r1, [r5, #0]
 8003bfe:	bf48      	it	mi
 8003c00:	6023      	strmi	r3, [r4, #0]
 8003c02:	b91e      	cbnz	r6, 8003c0c <_printf_i+0x1a4>
 8003c04:	6823      	ldr	r3, [r4, #0]
 8003c06:	f023 0320 	bic.w	r3, r3, #32
 8003c0a:	6023      	str	r3, [r4, #0]
 8003c0c:	2310      	movs	r3, #16
 8003c0e:	e7a7      	b.n	8003b60 <_printf_i+0xf8>
 8003c10:	4824      	ldr	r0, [pc, #144]	; (8003ca4 <_printf_i+0x23c>)
 8003c12:	e7e4      	b.n	8003bde <_printf_i+0x176>
 8003c14:	4615      	mov	r5, r2
 8003c16:	e7bd      	b.n	8003b94 <_printf_i+0x12c>
 8003c18:	682b      	ldr	r3, [r5, #0]
 8003c1a:	6826      	ldr	r6, [r4, #0]
 8003c1c:	6961      	ldr	r1, [r4, #20]
 8003c1e:	1d18      	adds	r0, r3, #4
 8003c20:	6028      	str	r0, [r5, #0]
 8003c22:	0635      	lsls	r5, r6, #24
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	d501      	bpl.n	8003c2c <_printf_i+0x1c4>
 8003c28:	6019      	str	r1, [r3, #0]
 8003c2a:	e002      	b.n	8003c32 <_printf_i+0x1ca>
 8003c2c:	0670      	lsls	r0, r6, #25
 8003c2e:	d5fb      	bpl.n	8003c28 <_printf_i+0x1c0>
 8003c30:	8019      	strh	r1, [r3, #0]
 8003c32:	2300      	movs	r3, #0
 8003c34:	6123      	str	r3, [r4, #16]
 8003c36:	4615      	mov	r5, r2
 8003c38:	e7bc      	b.n	8003bb4 <_printf_i+0x14c>
 8003c3a:	682b      	ldr	r3, [r5, #0]
 8003c3c:	1d1a      	adds	r2, r3, #4
 8003c3e:	602a      	str	r2, [r5, #0]
 8003c40:	681d      	ldr	r5, [r3, #0]
 8003c42:	6862      	ldr	r2, [r4, #4]
 8003c44:	2100      	movs	r1, #0
 8003c46:	4628      	mov	r0, r5
 8003c48:	f7fc fae2 	bl	8000210 <memchr>
 8003c4c:	b108      	cbz	r0, 8003c52 <_printf_i+0x1ea>
 8003c4e:	1b40      	subs	r0, r0, r5
 8003c50:	6060      	str	r0, [r4, #4]
 8003c52:	6863      	ldr	r3, [r4, #4]
 8003c54:	6123      	str	r3, [r4, #16]
 8003c56:	2300      	movs	r3, #0
 8003c58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c5c:	e7aa      	b.n	8003bb4 <_printf_i+0x14c>
 8003c5e:	6923      	ldr	r3, [r4, #16]
 8003c60:	462a      	mov	r2, r5
 8003c62:	4649      	mov	r1, r9
 8003c64:	4640      	mov	r0, r8
 8003c66:	47d0      	blx	sl
 8003c68:	3001      	adds	r0, #1
 8003c6a:	d0ad      	beq.n	8003bc8 <_printf_i+0x160>
 8003c6c:	6823      	ldr	r3, [r4, #0]
 8003c6e:	079b      	lsls	r3, r3, #30
 8003c70:	d413      	bmi.n	8003c9a <_printf_i+0x232>
 8003c72:	68e0      	ldr	r0, [r4, #12]
 8003c74:	9b03      	ldr	r3, [sp, #12]
 8003c76:	4298      	cmp	r0, r3
 8003c78:	bfb8      	it	lt
 8003c7a:	4618      	movlt	r0, r3
 8003c7c:	e7a6      	b.n	8003bcc <_printf_i+0x164>
 8003c7e:	2301      	movs	r3, #1
 8003c80:	4632      	mov	r2, r6
 8003c82:	4649      	mov	r1, r9
 8003c84:	4640      	mov	r0, r8
 8003c86:	47d0      	blx	sl
 8003c88:	3001      	adds	r0, #1
 8003c8a:	d09d      	beq.n	8003bc8 <_printf_i+0x160>
 8003c8c:	3501      	adds	r5, #1
 8003c8e:	68e3      	ldr	r3, [r4, #12]
 8003c90:	9903      	ldr	r1, [sp, #12]
 8003c92:	1a5b      	subs	r3, r3, r1
 8003c94:	42ab      	cmp	r3, r5
 8003c96:	dcf2      	bgt.n	8003c7e <_printf_i+0x216>
 8003c98:	e7eb      	b.n	8003c72 <_printf_i+0x20a>
 8003c9a:	2500      	movs	r5, #0
 8003c9c:	f104 0619 	add.w	r6, r4, #25
 8003ca0:	e7f5      	b.n	8003c8e <_printf_i+0x226>
 8003ca2:	bf00      	nop
 8003ca4:	080040cd 	.word	0x080040cd
 8003ca8:	080040de 	.word	0x080040de

08003cac <__sflush_r>:
 8003cac:	898a      	ldrh	r2, [r1, #12]
 8003cae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003cb2:	4605      	mov	r5, r0
 8003cb4:	0710      	lsls	r0, r2, #28
 8003cb6:	460c      	mov	r4, r1
 8003cb8:	d458      	bmi.n	8003d6c <__sflush_r+0xc0>
 8003cba:	684b      	ldr	r3, [r1, #4]
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	dc05      	bgt.n	8003ccc <__sflush_r+0x20>
 8003cc0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	dc02      	bgt.n	8003ccc <__sflush_r+0x20>
 8003cc6:	2000      	movs	r0, #0
 8003cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003ccc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003cce:	2e00      	cmp	r6, #0
 8003cd0:	d0f9      	beq.n	8003cc6 <__sflush_r+0x1a>
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003cd8:	682f      	ldr	r7, [r5, #0]
 8003cda:	6a21      	ldr	r1, [r4, #32]
 8003cdc:	602b      	str	r3, [r5, #0]
 8003cde:	d032      	beq.n	8003d46 <__sflush_r+0x9a>
 8003ce0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003ce2:	89a3      	ldrh	r3, [r4, #12]
 8003ce4:	075a      	lsls	r2, r3, #29
 8003ce6:	d505      	bpl.n	8003cf4 <__sflush_r+0x48>
 8003ce8:	6863      	ldr	r3, [r4, #4]
 8003cea:	1ac0      	subs	r0, r0, r3
 8003cec:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003cee:	b10b      	cbz	r3, 8003cf4 <__sflush_r+0x48>
 8003cf0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003cf2:	1ac0      	subs	r0, r0, r3
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003cfa:	6a21      	ldr	r1, [r4, #32]
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	47b0      	blx	r6
 8003d00:	1c43      	adds	r3, r0, #1
 8003d02:	89a3      	ldrh	r3, [r4, #12]
 8003d04:	d106      	bne.n	8003d14 <__sflush_r+0x68>
 8003d06:	6829      	ldr	r1, [r5, #0]
 8003d08:	291d      	cmp	r1, #29
 8003d0a:	d82b      	bhi.n	8003d64 <__sflush_r+0xb8>
 8003d0c:	4a29      	ldr	r2, [pc, #164]	; (8003db4 <__sflush_r+0x108>)
 8003d0e:	410a      	asrs	r2, r1
 8003d10:	07d6      	lsls	r6, r2, #31
 8003d12:	d427      	bmi.n	8003d64 <__sflush_r+0xb8>
 8003d14:	2200      	movs	r2, #0
 8003d16:	6062      	str	r2, [r4, #4]
 8003d18:	04d9      	lsls	r1, r3, #19
 8003d1a:	6922      	ldr	r2, [r4, #16]
 8003d1c:	6022      	str	r2, [r4, #0]
 8003d1e:	d504      	bpl.n	8003d2a <__sflush_r+0x7e>
 8003d20:	1c42      	adds	r2, r0, #1
 8003d22:	d101      	bne.n	8003d28 <__sflush_r+0x7c>
 8003d24:	682b      	ldr	r3, [r5, #0]
 8003d26:	b903      	cbnz	r3, 8003d2a <__sflush_r+0x7e>
 8003d28:	6560      	str	r0, [r4, #84]	; 0x54
 8003d2a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d2c:	602f      	str	r7, [r5, #0]
 8003d2e:	2900      	cmp	r1, #0
 8003d30:	d0c9      	beq.n	8003cc6 <__sflush_r+0x1a>
 8003d32:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d36:	4299      	cmp	r1, r3
 8003d38:	d002      	beq.n	8003d40 <__sflush_r+0x94>
 8003d3a:	4628      	mov	r0, r5
 8003d3c:	f7ff fbea 	bl	8003514 <_free_r>
 8003d40:	2000      	movs	r0, #0
 8003d42:	6360      	str	r0, [r4, #52]	; 0x34
 8003d44:	e7c0      	b.n	8003cc8 <__sflush_r+0x1c>
 8003d46:	2301      	movs	r3, #1
 8003d48:	4628      	mov	r0, r5
 8003d4a:	47b0      	blx	r6
 8003d4c:	1c41      	adds	r1, r0, #1
 8003d4e:	d1c8      	bne.n	8003ce2 <__sflush_r+0x36>
 8003d50:	682b      	ldr	r3, [r5, #0]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d0c5      	beq.n	8003ce2 <__sflush_r+0x36>
 8003d56:	2b1d      	cmp	r3, #29
 8003d58:	d001      	beq.n	8003d5e <__sflush_r+0xb2>
 8003d5a:	2b16      	cmp	r3, #22
 8003d5c:	d101      	bne.n	8003d62 <__sflush_r+0xb6>
 8003d5e:	602f      	str	r7, [r5, #0]
 8003d60:	e7b1      	b.n	8003cc6 <__sflush_r+0x1a>
 8003d62:	89a3      	ldrh	r3, [r4, #12]
 8003d64:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d68:	81a3      	strh	r3, [r4, #12]
 8003d6a:	e7ad      	b.n	8003cc8 <__sflush_r+0x1c>
 8003d6c:	690f      	ldr	r7, [r1, #16]
 8003d6e:	2f00      	cmp	r7, #0
 8003d70:	d0a9      	beq.n	8003cc6 <__sflush_r+0x1a>
 8003d72:	0793      	lsls	r3, r2, #30
 8003d74:	680e      	ldr	r6, [r1, #0]
 8003d76:	bf08      	it	eq
 8003d78:	694b      	ldreq	r3, [r1, #20]
 8003d7a:	600f      	str	r7, [r1, #0]
 8003d7c:	bf18      	it	ne
 8003d7e:	2300      	movne	r3, #0
 8003d80:	eba6 0807 	sub.w	r8, r6, r7
 8003d84:	608b      	str	r3, [r1, #8]
 8003d86:	f1b8 0f00 	cmp.w	r8, #0
 8003d8a:	dd9c      	ble.n	8003cc6 <__sflush_r+0x1a>
 8003d8c:	6a21      	ldr	r1, [r4, #32]
 8003d8e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003d90:	4643      	mov	r3, r8
 8003d92:	463a      	mov	r2, r7
 8003d94:	4628      	mov	r0, r5
 8003d96:	47b0      	blx	r6
 8003d98:	2800      	cmp	r0, #0
 8003d9a:	dc06      	bgt.n	8003daa <__sflush_r+0xfe>
 8003d9c:	89a3      	ldrh	r3, [r4, #12]
 8003d9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003da2:	81a3      	strh	r3, [r4, #12]
 8003da4:	f04f 30ff 	mov.w	r0, #4294967295
 8003da8:	e78e      	b.n	8003cc8 <__sflush_r+0x1c>
 8003daa:	4407      	add	r7, r0
 8003dac:	eba8 0800 	sub.w	r8, r8, r0
 8003db0:	e7e9      	b.n	8003d86 <__sflush_r+0xda>
 8003db2:	bf00      	nop
 8003db4:	dfbffffe 	.word	0xdfbffffe

08003db8 <_fflush_r>:
 8003db8:	b538      	push	{r3, r4, r5, lr}
 8003dba:	690b      	ldr	r3, [r1, #16]
 8003dbc:	4605      	mov	r5, r0
 8003dbe:	460c      	mov	r4, r1
 8003dc0:	b913      	cbnz	r3, 8003dc8 <_fflush_r+0x10>
 8003dc2:	2500      	movs	r5, #0
 8003dc4:	4628      	mov	r0, r5
 8003dc6:	bd38      	pop	{r3, r4, r5, pc}
 8003dc8:	b118      	cbz	r0, 8003dd2 <_fflush_r+0x1a>
 8003dca:	6a03      	ldr	r3, [r0, #32]
 8003dcc:	b90b      	cbnz	r3, 8003dd2 <_fflush_r+0x1a>
 8003dce:	f7ff fa9b 	bl	8003308 <__sinit>
 8003dd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0f3      	beq.n	8003dc2 <_fflush_r+0xa>
 8003dda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003ddc:	07d0      	lsls	r0, r2, #31
 8003dde:	d404      	bmi.n	8003dea <_fflush_r+0x32>
 8003de0:	0599      	lsls	r1, r3, #22
 8003de2:	d402      	bmi.n	8003dea <_fflush_r+0x32>
 8003de4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003de6:	f7ff fb93 	bl	8003510 <__retarget_lock_acquire_recursive>
 8003dea:	4628      	mov	r0, r5
 8003dec:	4621      	mov	r1, r4
 8003dee:	f7ff ff5d 	bl	8003cac <__sflush_r>
 8003df2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003df4:	07da      	lsls	r2, r3, #31
 8003df6:	4605      	mov	r5, r0
 8003df8:	d4e4      	bmi.n	8003dc4 <_fflush_r+0xc>
 8003dfa:	89a3      	ldrh	r3, [r4, #12]
 8003dfc:	059b      	lsls	r3, r3, #22
 8003dfe:	d4e1      	bmi.n	8003dc4 <_fflush_r+0xc>
 8003e00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003e02:	f7ff fb86 	bl	8003512 <__retarget_lock_release_recursive>
 8003e06:	e7dd      	b.n	8003dc4 <_fflush_r+0xc>

08003e08 <__swbuf_r>:
 8003e08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e0a:	460e      	mov	r6, r1
 8003e0c:	4614      	mov	r4, r2
 8003e0e:	4605      	mov	r5, r0
 8003e10:	b118      	cbz	r0, 8003e1a <__swbuf_r+0x12>
 8003e12:	6a03      	ldr	r3, [r0, #32]
 8003e14:	b90b      	cbnz	r3, 8003e1a <__swbuf_r+0x12>
 8003e16:	f7ff fa77 	bl	8003308 <__sinit>
 8003e1a:	69a3      	ldr	r3, [r4, #24]
 8003e1c:	60a3      	str	r3, [r4, #8]
 8003e1e:	89a3      	ldrh	r3, [r4, #12]
 8003e20:	071a      	lsls	r2, r3, #28
 8003e22:	d525      	bpl.n	8003e70 <__swbuf_r+0x68>
 8003e24:	6923      	ldr	r3, [r4, #16]
 8003e26:	b31b      	cbz	r3, 8003e70 <__swbuf_r+0x68>
 8003e28:	6823      	ldr	r3, [r4, #0]
 8003e2a:	6922      	ldr	r2, [r4, #16]
 8003e2c:	1a98      	subs	r0, r3, r2
 8003e2e:	6963      	ldr	r3, [r4, #20]
 8003e30:	b2f6      	uxtb	r6, r6
 8003e32:	4283      	cmp	r3, r0
 8003e34:	4637      	mov	r7, r6
 8003e36:	dc04      	bgt.n	8003e42 <__swbuf_r+0x3a>
 8003e38:	4621      	mov	r1, r4
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	f7ff ffbc 	bl	8003db8 <_fflush_r>
 8003e40:	b9e0      	cbnz	r0, 8003e7c <__swbuf_r+0x74>
 8003e42:	68a3      	ldr	r3, [r4, #8]
 8003e44:	3b01      	subs	r3, #1
 8003e46:	60a3      	str	r3, [r4, #8]
 8003e48:	6823      	ldr	r3, [r4, #0]
 8003e4a:	1c5a      	adds	r2, r3, #1
 8003e4c:	6022      	str	r2, [r4, #0]
 8003e4e:	701e      	strb	r6, [r3, #0]
 8003e50:	6962      	ldr	r2, [r4, #20]
 8003e52:	1c43      	adds	r3, r0, #1
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d004      	beq.n	8003e62 <__swbuf_r+0x5a>
 8003e58:	89a3      	ldrh	r3, [r4, #12]
 8003e5a:	07db      	lsls	r3, r3, #31
 8003e5c:	d506      	bpl.n	8003e6c <__swbuf_r+0x64>
 8003e5e:	2e0a      	cmp	r6, #10
 8003e60:	d104      	bne.n	8003e6c <__swbuf_r+0x64>
 8003e62:	4621      	mov	r1, r4
 8003e64:	4628      	mov	r0, r5
 8003e66:	f7ff ffa7 	bl	8003db8 <_fflush_r>
 8003e6a:	b938      	cbnz	r0, 8003e7c <__swbuf_r+0x74>
 8003e6c:	4638      	mov	r0, r7
 8003e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003e70:	4621      	mov	r1, r4
 8003e72:	4628      	mov	r0, r5
 8003e74:	f000 f806 	bl	8003e84 <__swsetup_r>
 8003e78:	2800      	cmp	r0, #0
 8003e7a:	d0d5      	beq.n	8003e28 <__swbuf_r+0x20>
 8003e7c:	f04f 37ff 	mov.w	r7, #4294967295
 8003e80:	e7f4      	b.n	8003e6c <__swbuf_r+0x64>
	...

08003e84 <__swsetup_r>:
 8003e84:	b538      	push	{r3, r4, r5, lr}
 8003e86:	4b2a      	ldr	r3, [pc, #168]	; (8003f30 <__swsetup_r+0xac>)
 8003e88:	4605      	mov	r5, r0
 8003e8a:	6818      	ldr	r0, [r3, #0]
 8003e8c:	460c      	mov	r4, r1
 8003e8e:	b118      	cbz	r0, 8003e98 <__swsetup_r+0x14>
 8003e90:	6a03      	ldr	r3, [r0, #32]
 8003e92:	b90b      	cbnz	r3, 8003e98 <__swsetup_r+0x14>
 8003e94:	f7ff fa38 	bl	8003308 <__sinit>
 8003e98:	89a3      	ldrh	r3, [r4, #12]
 8003e9a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003e9e:	0718      	lsls	r0, r3, #28
 8003ea0:	d422      	bmi.n	8003ee8 <__swsetup_r+0x64>
 8003ea2:	06d9      	lsls	r1, r3, #27
 8003ea4:	d407      	bmi.n	8003eb6 <__swsetup_r+0x32>
 8003ea6:	2309      	movs	r3, #9
 8003ea8:	602b      	str	r3, [r5, #0]
 8003eaa:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003eae:	81a3      	strh	r3, [r4, #12]
 8003eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8003eb4:	e034      	b.n	8003f20 <__swsetup_r+0x9c>
 8003eb6:	0758      	lsls	r0, r3, #29
 8003eb8:	d512      	bpl.n	8003ee0 <__swsetup_r+0x5c>
 8003eba:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003ebc:	b141      	cbz	r1, 8003ed0 <__swsetup_r+0x4c>
 8003ebe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ec2:	4299      	cmp	r1, r3
 8003ec4:	d002      	beq.n	8003ecc <__swsetup_r+0x48>
 8003ec6:	4628      	mov	r0, r5
 8003ec8:	f7ff fb24 	bl	8003514 <_free_r>
 8003ecc:	2300      	movs	r3, #0
 8003ece:	6363      	str	r3, [r4, #52]	; 0x34
 8003ed0:	89a3      	ldrh	r3, [r4, #12]
 8003ed2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003ed6:	81a3      	strh	r3, [r4, #12]
 8003ed8:	2300      	movs	r3, #0
 8003eda:	6063      	str	r3, [r4, #4]
 8003edc:	6923      	ldr	r3, [r4, #16]
 8003ede:	6023      	str	r3, [r4, #0]
 8003ee0:	89a3      	ldrh	r3, [r4, #12]
 8003ee2:	f043 0308 	orr.w	r3, r3, #8
 8003ee6:	81a3      	strh	r3, [r4, #12]
 8003ee8:	6923      	ldr	r3, [r4, #16]
 8003eea:	b94b      	cbnz	r3, 8003f00 <__swsetup_r+0x7c>
 8003eec:	89a3      	ldrh	r3, [r4, #12]
 8003eee:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ef2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ef6:	d003      	beq.n	8003f00 <__swsetup_r+0x7c>
 8003ef8:	4621      	mov	r1, r4
 8003efa:	4628      	mov	r0, r5
 8003efc:	f000 f850 	bl	8003fa0 <__smakebuf_r>
 8003f00:	89a0      	ldrh	r0, [r4, #12]
 8003f02:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003f06:	f010 0301 	ands.w	r3, r0, #1
 8003f0a:	d00a      	beq.n	8003f22 <__swsetup_r+0x9e>
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60a3      	str	r3, [r4, #8]
 8003f10:	6963      	ldr	r3, [r4, #20]
 8003f12:	425b      	negs	r3, r3
 8003f14:	61a3      	str	r3, [r4, #24]
 8003f16:	6923      	ldr	r3, [r4, #16]
 8003f18:	b943      	cbnz	r3, 8003f2c <__swsetup_r+0xa8>
 8003f1a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003f1e:	d1c4      	bne.n	8003eaa <__swsetup_r+0x26>
 8003f20:	bd38      	pop	{r3, r4, r5, pc}
 8003f22:	0781      	lsls	r1, r0, #30
 8003f24:	bf58      	it	pl
 8003f26:	6963      	ldrpl	r3, [r4, #20]
 8003f28:	60a3      	str	r3, [r4, #8]
 8003f2a:	e7f4      	b.n	8003f16 <__swsetup_r+0x92>
 8003f2c:	2000      	movs	r0, #0
 8003f2e:	e7f7      	b.n	8003f20 <__swsetup_r+0x9c>
 8003f30:	20000064 	.word	0x20000064

08003f34 <_sbrk_r>:
 8003f34:	b538      	push	{r3, r4, r5, lr}
 8003f36:	4d06      	ldr	r5, [pc, #24]	; (8003f50 <_sbrk_r+0x1c>)
 8003f38:	2300      	movs	r3, #0
 8003f3a:	4604      	mov	r4, r0
 8003f3c:	4608      	mov	r0, r1
 8003f3e:	602b      	str	r3, [r5, #0]
 8003f40:	f7fc fe90 	bl	8000c64 <_sbrk>
 8003f44:	1c43      	adds	r3, r0, #1
 8003f46:	d102      	bne.n	8003f4e <_sbrk_r+0x1a>
 8003f48:	682b      	ldr	r3, [r5, #0]
 8003f4a:	b103      	cbz	r3, 8003f4e <_sbrk_r+0x1a>
 8003f4c:	6023      	str	r3, [r4, #0]
 8003f4e:	bd38      	pop	{r3, r4, r5, pc}
 8003f50:	200002bc 	.word	0x200002bc

08003f54 <__swhatbuf_r>:
 8003f54:	b570      	push	{r4, r5, r6, lr}
 8003f56:	460c      	mov	r4, r1
 8003f58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f5c:	2900      	cmp	r1, #0
 8003f5e:	b096      	sub	sp, #88	; 0x58
 8003f60:	4615      	mov	r5, r2
 8003f62:	461e      	mov	r6, r3
 8003f64:	da0d      	bge.n	8003f82 <__swhatbuf_r+0x2e>
 8003f66:	89a3      	ldrh	r3, [r4, #12]
 8003f68:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003f6c:	f04f 0100 	mov.w	r1, #0
 8003f70:	bf0c      	ite	eq
 8003f72:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8003f76:	2340      	movne	r3, #64	; 0x40
 8003f78:	2000      	movs	r0, #0
 8003f7a:	6031      	str	r1, [r6, #0]
 8003f7c:	602b      	str	r3, [r5, #0]
 8003f7e:	b016      	add	sp, #88	; 0x58
 8003f80:	bd70      	pop	{r4, r5, r6, pc}
 8003f82:	466a      	mov	r2, sp
 8003f84:	f000 f848 	bl	8004018 <_fstat_r>
 8003f88:	2800      	cmp	r0, #0
 8003f8a:	dbec      	blt.n	8003f66 <__swhatbuf_r+0x12>
 8003f8c:	9901      	ldr	r1, [sp, #4]
 8003f8e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8003f92:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8003f96:	4259      	negs	r1, r3
 8003f98:	4159      	adcs	r1, r3
 8003f9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003f9e:	e7eb      	b.n	8003f78 <__swhatbuf_r+0x24>

08003fa0 <__smakebuf_r>:
 8003fa0:	898b      	ldrh	r3, [r1, #12]
 8003fa2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003fa4:	079d      	lsls	r5, r3, #30
 8003fa6:	4606      	mov	r6, r0
 8003fa8:	460c      	mov	r4, r1
 8003faa:	d507      	bpl.n	8003fbc <__smakebuf_r+0x1c>
 8003fac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003fb0:	6023      	str	r3, [r4, #0]
 8003fb2:	6123      	str	r3, [r4, #16]
 8003fb4:	2301      	movs	r3, #1
 8003fb6:	6163      	str	r3, [r4, #20]
 8003fb8:	b002      	add	sp, #8
 8003fba:	bd70      	pop	{r4, r5, r6, pc}
 8003fbc:	ab01      	add	r3, sp, #4
 8003fbe:	466a      	mov	r2, sp
 8003fc0:	f7ff ffc8 	bl	8003f54 <__swhatbuf_r>
 8003fc4:	9900      	ldr	r1, [sp, #0]
 8003fc6:	4605      	mov	r5, r0
 8003fc8:	4630      	mov	r0, r6
 8003fca:	f7ff fb0f 	bl	80035ec <_malloc_r>
 8003fce:	b948      	cbnz	r0, 8003fe4 <__smakebuf_r+0x44>
 8003fd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fd4:	059a      	lsls	r2, r3, #22
 8003fd6:	d4ef      	bmi.n	8003fb8 <__smakebuf_r+0x18>
 8003fd8:	f023 0303 	bic.w	r3, r3, #3
 8003fdc:	f043 0302 	orr.w	r3, r3, #2
 8003fe0:	81a3      	strh	r3, [r4, #12]
 8003fe2:	e7e3      	b.n	8003fac <__smakebuf_r+0xc>
 8003fe4:	89a3      	ldrh	r3, [r4, #12]
 8003fe6:	6020      	str	r0, [r4, #0]
 8003fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003fec:	81a3      	strh	r3, [r4, #12]
 8003fee:	9b00      	ldr	r3, [sp, #0]
 8003ff0:	6163      	str	r3, [r4, #20]
 8003ff2:	9b01      	ldr	r3, [sp, #4]
 8003ff4:	6120      	str	r0, [r4, #16]
 8003ff6:	b15b      	cbz	r3, 8004010 <__smakebuf_r+0x70>
 8003ff8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ffc:	4630      	mov	r0, r6
 8003ffe:	f000 f81d 	bl	800403c <_isatty_r>
 8004002:	b128      	cbz	r0, 8004010 <__smakebuf_r+0x70>
 8004004:	89a3      	ldrh	r3, [r4, #12]
 8004006:	f023 0303 	bic.w	r3, r3, #3
 800400a:	f043 0301 	orr.w	r3, r3, #1
 800400e:	81a3      	strh	r3, [r4, #12]
 8004010:	89a3      	ldrh	r3, [r4, #12]
 8004012:	431d      	orrs	r5, r3
 8004014:	81a5      	strh	r5, [r4, #12]
 8004016:	e7cf      	b.n	8003fb8 <__smakebuf_r+0x18>

08004018 <_fstat_r>:
 8004018:	b538      	push	{r3, r4, r5, lr}
 800401a:	4d07      	ldr	r5, [pc, #28]	; (8004038 <_fstat_r+0x20>)
 800401c:	2300      	movs	r3, #0
 800401e:	4604      	mov	r4, r0
 8004020:	4608      	mov	r0, r1
 8004022:	4611      	mov	r1, r2
 8004024:	602b      	str	r3, [r5, #0]
 8004026:	f7fc fdf4 	bl	8000c12 <_fstat>
 800402a:	1c43      	adds	r3, r0, #1
 800402c:	d102      	bne.n	8004034 <_fstat_r+0x1c>
 800402e:	682b      	ldr	r3, [r5, #0]
 8004030:	b103      	cbz	r3, 8004034 <_fstat_r+0x1c>
 8004032:	6023      	str	r3, [r4, #0]
 8004034:	bd38      	pop	{r3, r4, r5, pc}
 8004036:	bf00      	nop
 8004038:	200002bc 	.word	0x200002bc

0800403c <_isatty_r>:
 800403c:	b538      	push	{r3, r4, r5, lr}
 800403e:	4d06      	ldr	r5, [pc, #24]	; (8004058 <_isatty_r+0x1c>)
 8004040:	2300      	movs	r3, #0
 8004042:	4604      	mov	r4, r0
 8004044:	4608      	mov	r0, r1
 8004046:	602b      	str	r3, [r5, #0]
 8004048:	f7fc fdf3 	bl	8000c32 <_isatty>
 800404c:	1c43      	adds	r3, r0, #1
 800404e:	d102      	bne.n	8004056 <_isatty_r+0x1a>
 8004050:	682b      	ldr	r3, [r5, #0]
 8004052:	b103      	cbz	r3, 8004056 <_isatty_r+0x1a>
 8004054:	6023      	str	r3, [r4, #0]
 8004056:	bd38      	pop	{r3, r4, r5, pc}
 8004058:	200002bc 	.word	0x200002bc

0800405c <_init>:
 800405c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800405e:	bf00      	nop
 8004060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004062:	bc08      	pop	{r3}
 8004064:	469e      	mov	lr, r3
 8004066:	4770      	bx	lr

08004068 <_fini>:
 8004068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800406a:	bf00      	nop
 800406c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800406e:	bc08      	pop	{r3}
 8004070:	469e      	mov	lr, r3
 8004072:	4770      	bx	lr
