--------------------------------------------------------------------------------
Release 14.6 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/var/autofs/misc/cad/xilinx/14.6/14.6/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25
system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   7.142ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.858ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLKFX
  Logical resource: clkgen1/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y1.CLKFX
  Clock network: clkgen1/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLK0
  Logical resource: dvi.dvictrl0/dll2/CLK0
  Location pin: DCM_ADV_X0Y10.CLK0
  Clock network: dvi.dvictrl0/clk_n
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLK0
  Logical resource: clkgen0/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y11.CLK0
  Clock network: clkgen0/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 4.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clkgen0/xc5l.v/dll0/CLKIN
  Logical resource: clkgen0/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y11.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 6.251ns (max period limit - period)
  Period: 25.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 8.243ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Logical resource: clk_pad/xcv2.u0/g2.ttl0.bf/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: clk_pad/xcv2.u0/ol
--------------------------------------------------------------------------------
Slack: 15.866ns (max period limit - period)
  Period: 15.385ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: dvi.dvictrl0/dll2/CLKFX
  Logical resource: dvi.dvictrl0/dll2/CLKFX
  Location pin: DCM_ADV_X0Y10.CLKFX
  Clock network: clk65
--------------------------------------------------------------------------------
Slack: 17.858ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLKFX
  Logical resource: dvi.dvictrl0/dll1/CLKFX
  Location pin: DCM_ADV_X0Y2.CLKFX
  Clock network: clk40
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen1/xc5l.v/dll0/CLKIN
  Logical resource: clkgen1/xc5l.v/dll0/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen1/xc5l.v/dll0/CLK0
  Logical resource: clkgen1/xc5l.v/dll0/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: clkgen1/xc5l.v/clk_j
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll1/CLKIN
  Logical resource: dvi.dvictrl0/dll1/CLKIN
  Location pin: DCM_ADV_X0Y2.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: dvi.dvictrl0/dll2/CLKIN
  Logical resource: dvi.dvictrl0/dll2/CLKIN
  Location pin: DCM_ADV_X0Y10.CLKIN
  Clock network: lclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 to 20 nS 
and duty cycle corrected to HIGH 10 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 64887836 paths analyzed, 16114 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.041ns.
--------------------------------------------------------------------------------
Slack:                  1.959ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.713ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X20Y48.A2      net (fanout=1)        1.074   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(7)
    SLICE_X20Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(8)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(7)1
    SLICE_X18Y47.D1      net (fanout=3)        0.910   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(7)
    SLICE_X18Y47.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(7)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CMUX    Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X7Y48.C1       net (fanout=1)        1.346   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(22)
    SLICE_X7Y48.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(22)1
    SLICE_X7Y49.B1       net (fanout=5)        0.880   cpus[0].u0/cpu_0/exeUnit/B_internal(22)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.713ns (4.780ns logic, 12.933ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.705ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X20Y48.A2      net (fanout=1)        1.074   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(7)
    SLICE_X20Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(8)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(7)1
    SLICE_X18Y47.D1      net (fanout=3)        0.910   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(7)
    SLICE_X18Y47.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(7)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CMUX    Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X7Y48.C1       net (fanout=1)        1.346   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(22)
    SLICE_X7Y48.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(22)1
    SLICE_X7Y49.B1       net (fanout=5)        0.880   cpus[0].u0/cpu_0/exeUnit/B_internal(22)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.705ns (4.783ns logic, 12.922ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.705ns (Levels of Logic = 17)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X11Y46.A3      net (fanout=1)        1.219   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)
    SLICE_X11Y46.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_and0000
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(2)1
    SLICE_X18Y46.C5      net (fanout=5)        0.622   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)
    SLICE_X18Y46.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(2)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CMUX    Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X7Y48.C1       net (fanout=1)        1.346   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(22)
    SLICE_X7Y48.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(22)1
    SLICE_X7Y49.B1       net (fanout=5)        0.880   cpus[0].u0/cpu_0/exeUnit/B_internal(22)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.705ns (4.915ns logic, 12.790ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  1.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.697ns (Levels of Logic = 17)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X11Y46.A3      net (fanout=1)        1.219   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)
    SLICE_X11Y46.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_and0000
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(2)1
    SLICE_X18Y46.C5      net (fanout=5)        0.622   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)
    SLICE_X18Y46.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(2)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CMUX    Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X7Y48.C1       net (fanout=1)        1.346   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(22)
    SLICE_X7Y48.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(22)1
    SLICE_X7Y49.B1       net (fanout=5)        0.880   cpus[0].u0/cpu_0/exeUnit/B_internal(22)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.697ns (4.918ns logic, 12.779ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.645ns (Levels of Logic = 17)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X20Y48.A2      net (fanout=1)        1.074   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(7)
    SLICE_X20Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(8)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(7)1
    SLICE_X18Y47.D1      net (fanout=3)        0.910   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(7)
    SLICE_X18Y47.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(7)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X11Y48.C2      net (fanout=1)        1.167   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(25)
    SLICE_X11Y48.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(25)1
    SLICE_X7Y49.B3       net (fanout=5)        0.886   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.645ns (4.885ns logic, 12.760ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.645ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL6 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X19Y47.D1      net (fanout=1)        1.282   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(6)
    SLICE_X19Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(6)1
    SLICE_X18Y47.C3      net (fanout=3)        0.603   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
    SLICE_X18Y47.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(6)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CMUX    Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X7Y48.C1       net (fanout=1)        1.346   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(22)
    SLICE_X7Y48.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(22)1
    SLICE_X7Y49.B1       net (fanout=5)        0.880   cpus[0].u0/cpu_0/exeUnit/B_internal(22)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.645ns (4.811ns logic, 12.834ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.645ns (Levels of Logic = 15)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X20Y48.A2      net (fanout=1)        1.074   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(7)
    SLICE_X20Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(8)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(7)1
    SLICE_X18Y47.D1      net (fanout=3)        0.910   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(7)
    SLICE_X18Y47.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(7)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X14Y50.D3      net (fanout=1)        0.619   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X14Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X10Y47.D1      net (fanout=4)        1.500   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.645ns (4.677ns logic, 12.968ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  2.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.645ns (Levels of Logic = 14)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X16Y49.D1      net (fanout=1)        1.422   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X16Y49.D       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X16Y49.C6      net (fanout=4)        0.179   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X16Y49.C       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X14Y50.A4      net (fanout=12)       0.581   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X14Y50.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)31
    SLICE_X14Y50.B1      net (fanout=25)       1.031   cpus[0].u0/cpu_0/exeUnit/N36
    SLICE_X14Y50.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(16)_SW0
    SLICE_X7Y49.A4       net (fanout=1)        1.174   N1182
    SLICE_X7Y49.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(16)
    SLICE_X7Y49.B4       net (fanout=5)        0.521   cpus[0].u0/cpu_0/exeUnit/B_internal(16)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.645ns (4.024ns logic, 13.621ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.637ns (Levels of Logic = 17)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X20Y48.A2      net (fanout=1)        1.074   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(7)
    SLICE_X20Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(8)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(7)1
    SLICE_X18Y47.D1      net (fanout=3)        0.910   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(7)
    SLICE_X18Y47.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(7)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X11Y48.C2      net (fanout=1)        1.167   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(25)
    SLICE_X11Y48.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(25)1
    SLICE_X7Y49.B3       net (fanout=5)        0.886   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.637ns (4.888ns logic, 12.749ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.637ns (Levels of Logic = 18)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X11Y46.A3      net (fanout=1)        1.219   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)
    SLICE_X11Y46.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_and0000
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(2)1
    SLICE_X18Y46.C5      net (fanout=5)        0.622   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)
    SLICE_X18Y46.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(2)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X11Y48.C2      net (fanout=1)        1.167   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(25)
    SLICE_X11Y48.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(25)1
    SLICE_X7Y49.B3       net (fanout=5)        0.886   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.637ns (5.020ns logic, 12.617ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.637ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL6 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X19Y47.D1      net (fanout=1)        1.282   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(6)
    SLICE_X19Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(6)1
    SLICE_X18Y47.C3      net (fanout=3)        0.603   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
    SLICE_X18Y47.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(6)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CMUX    Tcinc                 0.334   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X7Y48.C1       net (fanout=1)        1.346   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(22)
    SLICE_X7Y48.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)22128
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(22)1
    SLICE_X7Y49.B1       net (fanout=5)        0.880   cpus[0].u0/cpu_0/exeUnit/B_internal(22)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.637ns (4.814ns logic, 12.823ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.637ns (Levels of Logic = 14)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOBDOL15Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X16Y49.D1      net (fanout=1)        1.422   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(31)
    SLICE_X16Y49.D       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(31)1
    SLICE_X16Y49.C6      net (fanout=4)        0.179   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
    SLICE_X16Y49.C       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(31)
                                                       cpus[0].u0/cpu_0/exeUnit/S_internal_and000211
    SLICE_X14Y50.A4      net (fanout=12)       0.581   cpus[0].u0/cpu_0/exeUnit/N54
    SLICE_X14Y50.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(10)31
    SLICE_X14Y50.B1      net (fanout=25)       1.031   cpus[0].u0/cpu_0/exeUnit/N36
    SLICE_X14Y50.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(16)_SW0
    SLICE_X7Y49.A4       net (fanout=1)        1.174   N1182
    SLICE_X7Y49.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(16)
    SLICE_X7Y49.B4       net (fanout=5)        0.521   cpus[0].u0/cpu_0/exeUnit/B_internal(16)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.637ns (4.027ns logic, 13.610ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack:                  2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.637ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X11Y46.A3      net (fanout=1)        1.219   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)
    SLICE_X11Y46.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_and0000
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(2)1
    SLICE_X18Y46.C5      net (fanout=5)        0.622   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)
    SLICE_X18Y46.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(2)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X14Y50.D3      net (fanout=1)        0.619   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X14Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X10Y47.D1      net (fanout=4)        1.500   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.637ns (4.812ns logic, 12.825ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  2.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.637ns (Levels of Logic = 15)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X20Y48.A2      net (fanout=1)        1.074   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(7)
    SLICE_X20Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(8)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(7)1
    SLICE_X18Y47.D1      net (fanout=3)        0.910   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(7)
    SLICE_X18Y47.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(7)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X14Y50.D3      net (fanout=1)        0.619   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X14Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X10Y47.D1      net (fanout=4)        1.500   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.637ns (4.680ns logic, 12.957ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  2.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.636ns (Levels of Logic = 13)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X20Y48.A2      net (fanout=1)        1.074   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(7)
    SLICE_X20Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(8)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(7)1
    SLICE_X18Y47.D1      net (fanout=3)        0.910   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(7)
    SLICE_X18Y47.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(7)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.AMUX    Tcina                 0.271   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X14Y47.B1      net (fanout=1)        1.197   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(8)
    SLICE_X14Y47.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D3      net (fanout=4)        1.195   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.636ns (4.405ns logic, 13.231ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  2.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.629ns (Levels of Logic = 16)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X11Y46.A3      net (fanout=1)        1.219   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)
    SLICE_X11Y46.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_and0000
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(2)1
    SLICE_X18Y46.C5      net (fanout=5)        0.622   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)
    SLICE_X18Y46.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(2)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X14Y50.D3      net (fanout=1)        0.619   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X14Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X10Y47.D1      net (fanout=4)        1.500   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.629ns (4.815ns logic, 12.814ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  2.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.629ns (Levels of Logic = 18)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X11Y46.A3      net (fanout=1)        1.219   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)
    SLICE_X11Y46.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_and0000
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(2)1
    SLICE_X18Y46.C5      net (fanout=5)        0.622   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)
    SLICE_X18Y46.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(2)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X11Y48.C2      net (fanout=1)        1.167   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(25)
    SLICE_X11Y48.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(25)1
    SLICE_X7Y49.B3       net (fanout=5)        0.886   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.629ns (5.023ns logic, 12.606ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.628ns (Levels of Logic = 14)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X11Y46.A3      net (fanout=1)        1.219   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)
    SLICE_X11Y46.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_and0000
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(2)1
    SLICE_X18Y46.C5      net (fanout=5)        0.622   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)
    SLICE_X18Y46.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(2)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.AMUX    Tcina                 0.271   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X14Y47.B1      net (fanout=1)        1.197   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(8)
    SLICE_X14Y47.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D3      net (fanout=4)        1.195   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.628ns (4.540ns logic, 13.088ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  2.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.628ns (Levels of Logic = 13)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X20Y48.A2      net (fanout=1)        1.074   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(7)
    SLICE_X20Y48.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/data_to_MEM(8)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(7)1
    SLICE_X18Y47.D1      net (fanout=3)        0.910   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(7)
    SLICE_X18Y47.COUT    Topcyd                0.392   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(7)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.AMUX    Tcina                 0.271   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X14Y47.B1      net (fanout=1)        1.197   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(8)
    SLICE_X14Y47.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D3      net (fanout=4)        1.195   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.628ns (4.408ns logic, 13.220ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  2.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.620ns (Levels of Logic = 14)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X11Y46.A3      net (fanout=1)        1.219   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(2)
    SLICE_X11Y46.A       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal_and0000
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(2)1
    SLICE_X18Y46.C5      net (fanout=5)        0.622   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(2)
    SLICE_X18Y46.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(2)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(3)
    SLICE_X18Y47.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.AMUX    Tcina                 0.271   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X14Y47.B1      net (fanout=1)        1.197   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(8)
    SLICE_X14Y47.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D3      net (fanout=4)        1.195   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.620ns (4.543ns logic, 13.077ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.577ns (Levels of Logic = 15)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL6 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X19Y47.D1      net (fanout=1)        1.282   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(6)
    SLICE_X19Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(6)1
    SLICE_X18Y47.C3      net (fanout=3)        0.603   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
    SLICE_X18Y47.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(6)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X14Y50.D3      net (fanout=1)        0.619   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X14Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X10Y47.D1      net (fanout=4)        1.500   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.577ns (4.708ns logic, 12.869ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  2.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.577ns (Levels of Logic = 17)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL6 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X19Y47.D1      net (fanout=1)        1.282   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(6)
    SLICE_X19Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(6)1
    SLICE_X18Y47.C3      net (fanout=3)        0.603   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
    SLICE_X18Y47.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(6)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X11Y48.C2      net (fanout=1)        1.167   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(25)
    SLICE_X11Y48.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(25)1
    SLICE_X7Y49.B3       net (fanout=5)        0.886   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.577ns (4.916ns logic, 12.661ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  2.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.569ns (Levels of Logic = 15)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL6 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X19Y47.D1      net (fanout=1)        1.282   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(6)
    SLICE_X19Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(6)1
    SLICE_X18Y47.C3      net (fanout=3)        0.603   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
    SLICE_X18Y47.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(6)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X14Y50.D3      net (fanout=1)        0.619   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(17)
    SLICE_X14Y50.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(17)1
    SLICE_X10Y47.D1      net (fanout=4)        1.500   cpus[0].u0/cpu_0/exeUnit/B_internal(17)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.569ns (4.711ns logic, 12.858ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  2.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.569ns (Levels of Logic = 17)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL6 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X19Y47.D1      net (fanout=1)        1.282   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(6)
    SLICE_X19Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(6)1
    SLICE_X18Y47.C3      net (fanout=3)        0.603   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
    SLICE_X18Y47.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(6)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X18Y49.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.CIN     net (fanout=1)        0.010   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(15)
    SLICE_X18Y50.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(19)
    SLICE_X18Y51.COUT    Tbyp                  0.104   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(23)
    SLICE_X18Y52.BMUX    Tcinb                 0.335   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(27)
    SLICE_X11Y48.C2      net (fanout=1)        1.167   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(25)
    SLICE_X11Y48.C       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/N44
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(25)1
    SLICE_X7Y49.B3       net (fanout=5)        0.886   cpus[0].u0/cpu_0/exeUnit/B_internal(25)
    SLICE_X7Y49.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C3       net (fanout=1)        1.219   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)940
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.C2       net (fanout=5)        1.376   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Tilo                  0.392   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW11
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.569ns (4.919ns logic, 12.650ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  2.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpus[0].u0/cpu_0/idunit/Mram_reg_file (RAM)
  Destination:          cpus[0].u0/ahbo1.haddr_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      17.568ns (Levels of Logic = 13)
  Clock Path Skew:      -0.078ns (0.690 - 0.768)
  Source Clock:         clkm rising at 0.000ns
  Destination Clock:    clkm rising at 20.000ns
  Clock Uncertainty:    0.250ns

  Clock Uncertainty:          0.250ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cpus[0].u0/cpu_0/idunit/Mram_reg_file to cpus[0].u0/ahbo1.haddr_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL6 Trcko_DO              2.180   cpus[0].u0/cpu_0/idunit/Mram_reg_file
                                                       cpus[0].u0/cpu_0/idunit/Mram_reg_file
    SLICE_X19Y47.D1      net (fanout=1)        1.282   cpus[0].u0/cpu_0/idunit/operand_b_temp_reg(6)
    SLICE_X19Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
                                                       cpus[0].u0/cpu_0/idunit/operands_to_EXE_b(6)1
    SLICE_X18Y47.C3      net (fanout=3)        0.603   cpus[0].u0/cpu_0/operands_to_EXE_by_ID_b(6)
    SLICE_X18Y47.COUT    Topcyc                0.423   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal_mux0000(6)1
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.CIN     net (fanout=1)        0.000   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(7)
    SLICE_X18Y48.AMUX    Tcina                 0.271   cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
                                                       cpus[0].u0/cpu_0/exeUnit/Madd_B_internal_share0000_cy(11)
    SLICE_X14Y47.B1      net (fanout=1)        1.197   cpus[0].u0/cpu_0/exeUnit/B_internal_share0000(8)
    SLICE_X14Y47.B       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
                                                       cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D3      net (fanout=4)        1.195   cpus[0].u0/cpu_0/exeUnit/B_internal(8)
    SLICE_X10Y47.D       Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C4       net (fanout=1)        1.361   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)929
    SLICE_X2Y36.C        Tilo                  0.094   N1370
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)978
    SLICE_X2Y48.A1       net (fanout=88)       2.194   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(0)_bdd28
    SLICE_X2Y48.A        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(17)12
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)41
    SLICE_X0Y47.C1       net (fanout=2)        0.882   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd9
    SLICE_X0Y47.C        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)31
    SLICE_X0Y47.D3       net (fanout=2)        0.774   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd7
    SLICE_X0Y47.D        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)21
    SLICE_X1Y47.B1       net (fanout=2)        0.714   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(18)_bdd5
    SLICE_X1Y47.B        Tilo                  0.094   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)1
    SLICE_X1Y47.C3       net (fanout=1)        0.432   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
    SLICE_X1Y47.CMUX     Tilo                  0.392   cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_bdd0
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)_G
                                                       cpus[0].u0/cpu_0/exeUnit/ALU_unit/Q(26)
    SLICE_X2Y53.D2       net (fanout=5)        1.387   cpus[0].u0/cpu_0/exeUnit/Q_internal(26)
    SLICE_X2Y53.CMUX     Topdc                 0.389   N1760
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW12
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)_SW1_f7
    SLICE_X6Y57.C2       net (fanout=1)        1.111   N1760
    SLICE_X6Y57.CLK      Tas                   0.029   cpus[0].u0/ahbo1.haddr_27
                                                       cpus[0].u0/cpu_0/ma/ma_to_mem_adr(26)
                                                       cpus[0].u0/ahbo1.haddr_26
    -------------------------------------------------  ---------------------------
    Total                                     17.568ns (4.436ns logic, 13.132ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "clkgen0/xc5l.v/clk0B" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 multiplied by 2.00 to 20 nS and duty cycle corrected to HIGH 10 nS 

--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpfx)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.251ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpc)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 11.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: clkgen0/xc5l.v/lsdclk
--------------------------------------------------------------------------------
Slack: 12.858ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 7.142ns (140.017MHz) (Tdcmpco)
  Physical resource: clkgen0/xc5l.v/dll0/CLKFX
  Logical resource: clkgen0/xc5l.v/dll0/CLKFX
  Location pin: DCM_ADV_X0Y11.CLKFX
  Clock network: clkgen0/xc5l.v/clk0B
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Logical resource: clkgen0/xc5l.v/sd0.dll1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/CLKAL
  Location pin: RAMB36_X2Y15.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[0].r/REGCLKAL
  Location pin: RAMB36_X2Y15.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X1Y9.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X1Y9.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X2Y17.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[1].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X2Y17.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[2].r/CLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[2].r/CLKAL
  Location pin: RAMB36_X1Y18.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[2].r/REGCLKAL
  Location pin: RAMB36_X1Y18.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X2Y16.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[4].r/REGCLKAL
  Location pin: RAMB36_X2Y16.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[6].r/CLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[6].r/CLKAL
  Location pin: RAMB36_X1Y17.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[3].aram/xc2v.x0/a14.x[6].r/REGCLKAL
  Location pin: RAMB36_X1Y17.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[1].r/CLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[1].r/CLKAL
  Location pin: RAMB36_X2Y8.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[1].r/REGCLKAL
  Location pin: RAMB36_X2Y8.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[3].r/CLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[3].r/CLKAL
  Location pin: RAMB36_X1Y8.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[3].r/REGCLKAL
  Location pin: RAMB36_X1Y8.REGCLKARDRCLKL
  Clock network: clkm
--------------------------------------------------------------------------------
Slack: 17.778ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[4].r/CLKAL
  Logical resource: ocram.ahbram0/ra[0].aram/xc2v.x0/a14.x[4].r/CLKAL
  Location pin: RAMB36_X0Y8.CLKARDCLKL
  Clock network: clkm
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from  
NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;  duty cycle corrected to 10 
nS  HIGH 5 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.332ns.
--------------------------------------------------------------------------------
Slack:                  8.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.370ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.120 - 0.129)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X49Y71.A1      net (fanout=2)        0.873   dvi.dvictrl0/clkval(0)
    SLICE_X49Y71.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      1.370ns (0.497ns logic, 0.873ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  9.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_0 (FF)
  Destination:          dvi.dvictrl0/clkval_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_0 to dvi.dvictrl0/clkval_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y71.AQ      Tcko                  0.471   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/clkval_0
    SLICE_X48Y71.A4      net (fanout=2)        0.384   dvi.dvictrl0/clkval(0)
    SLICE_X48Y71.CLK     Tas                   0.007   dvi.dvictrl0/clkval(0)
                                                       dvi.dvictrl0/Mcount_clkval_xor(0)11_INV_0
                                                       dvi.dvictrl0/clkval_0
    -------------------------------------------------  ---------------------------
    Total                                      0.862ns (0.478ns logic, 0.384ns route)
                                                       (55.5% logic, 44.5% route)

--------------------------------------------------------------------------------
Slack:                  9.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/clkval_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      0.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns
  Destination Clock:    dvi.dvictrl0/clk_m rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/clkval_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X49Y71.A4      net (fanout=2)        0.359   clk25
    SLICE_X49Y71.CLK     Tas                   0.026   clk25
                                                       dvi.dvictrl0/Mcount_clkval_xor(1)11
                                                       dvi.dvictrl0/clkval_1
    -------------------------------------------------  ---------------------------
    Total                                      0.835ns (0.476ns logic, 0.359ns route)
                                                       (57.0% logic, 43.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "dvi.dvictrl0/clk_l" derived from
 NET "clk_pad/xcv2.u0/ol" PERIOD = 10 ns HIGH 50%;
 duty cycle corrected to 10 nS  HIGH 5 nS 

--------------------------------------------------------------------------------
Slack: 1.668ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 8.332ns (120.019MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg03/I0
  Logical resource: dvi.dvictrl0/bufg03/I0
  Location pin: BUFGCTRL_X0Y5.I0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y71.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: dvi.dvictrl0/clkval(0)/CLK
  Logical resource: dvi.dvictrl0/clkval_0/CK
  Location pin: SLICE_X48Y71.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y71.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 9.182ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: clk25/CLK
  Logical resource: dvi.dvictrl0/clkval_1/CK
  Location pin: SLICE_X49Y71.CLK
  Clock network: dvi.dvictrl0/clk_m
--------------------------------------------------------------------------------
Slack: 21.251ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 31.251ns (31.999MHz) (Tdcmpco)
  Physical resource: dvi.dvictrl0/dll1/CLK0
  Logical resource: dvi.dvictrl0/dll1/CLK0
  Location pin: DCM_ADV_X0Y2.CLK0
  Clock network: dvi.dvictrl0/clk_l
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.700ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clkvga" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y59.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_c.s3_1/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_c.s3_1/CLK
  Location pin: SLICE_X56Y59.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X64Y48.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_0/CLK
  Location pin: SLICE_X64Y48.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X64Y48.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_1/CLK
  Location pin: SLICE_X64Y48.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.850ns (Twpl)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X64Y48.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 13.685ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.850ns (Twph)
  Physical resource: dvi.dvi0/sync_w.s3_2/CLK
  Logical resource: dvi.dvi0/Mshreg_sync_w.s3_2/CLK
  Location pin: SLICE_X64Y48.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_n/CLK
  Logical resource: dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: clkvga_p/CLK
  Logical resource: dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(0)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(1)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(2)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(3)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(4)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y72.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.385ns
  High pulse: 7.692ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: lcd_datal(5)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y73.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------
Slack: 14.385ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.385ns
  Low pulse: 7.692ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: lcd_datal(6)/CLK
  Logical resource: dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0/CK
  Location pin: OLOGIC_X2Y74.CLK
  Clock network: clkvga
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk65" PERIOD = 15.385 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 13.719ns (period - min period limit)
  Period: 15.385ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg02/I0
  Logical resource: dvi.dvictrl0/bufg02/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: clk65
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk40" PERIOD = 25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk40" PERIOD = 25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------
Slack: 23.334ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg01/I0
  Logical resource: dvi.dvictrl0/bufg01/I0
  Location pin: BUFGCTRL_X0Y4.I0
  Clock network: clk40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk25" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.334ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: dvi.dvictrl0/bufg00/I0
  Logical resource: dvi.dvictrl0/bufg00/I0
  Location pin: BUFGCTRL_X0Y6.I0
  Clock network: dvi.dvictrl0/lvgaclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_200" PERIOD = 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7361 paths analyzed, 1894 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.939ns.
--------------------------------------------------------------------------------
Slack:                  0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.316ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.370 - 1.488)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y60.AX       net (fanout=8)        1.875   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y60.CLK      Tdick                -0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.441ns logic, 1.875ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Slack:                  0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.310ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.370 - 1.488)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y60.BX       net (fanout=8)        1.875   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y60.CLK      Tdick                -0.015   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.310ns (0.435ns logic, 1.875ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack:                  0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.329ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.361 - 1.455)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y86.A6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y64.CX       net (fanout=8)        1.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y64.CLK      Tdick                 0.009   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.329ns (0.574ns logic, 1.755ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.327ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.361 - 1.455)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y86.A6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y64.DX       net (fanout=8)        1.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y64.CLK      Tdick                 0.007   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.327ns (0.572ns logic, 1.755ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.190ns (Levels of Logic = 0)
  Clock Path Skew:      -0.225ns (1.463 - 1.688)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y276.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(59)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].qi
    SLICE_X1Y117.DX      net (fanout=1)        1.671   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(59)
    SLICE_X1Y117.CLK     Tdick                 0.002   ddrsp0.ddrc0/sdi_data(123)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.519ns logic, 1.671ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  0.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 1)
  Clock Path Skew:      -0.206ns (1.479 - 1.685)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    ILOGIC_X0Y273.Q2        Tickq                 0.530   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
                                                          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi
    SLICE_X5Y109.D6         net (fanout=1)        1.776   ddrsp0.ddrc0/sdi_data(61)
    SLICE_X5Y109.D          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)1
    RAMB36_X0Y16.DIBDIL9    net (fanout=1)        1.956   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.698ns (0.966ns logic, 3.732ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack:                  0.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.wdata_124 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[60].dout (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.919ns (Levels of Logic = 0)
  Clock Path Skew:      0.109ns (1.565 - 1.456)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.wdata_124 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[60].dout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y78.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_127
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.wdata_124
    OLOGIC_X0Y271.D1     net (fanout=3)        4.014   ddrsp0.ddrc0/ddr64.ddrc/r.wdata_124
    OLOGIC_X0Y271.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqout(60)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[60].dout
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (0.905ns logic, 4.014ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.867ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.790 - 0.726)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.B4         net (fanout=131)      2.611   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.B          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)1
    RAMB36_X0Y16.DIBDIL5    net (fanout=1)        1.370   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(57)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.867ns (0.886ns logic, 3.981ns route)
                                                          (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  0.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.209ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.361 - 1.455)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y86.A6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y64.AX       net (fanout=8)        1.337   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y64.CLK      Tdick                -0.003   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.209ns (0.562ns logic, 1.647ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  0.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.079ns (Levels of Logic = 0)
  Clock Path Skew:      -0.222ns (1.463 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y272.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].qi
    SLICE_X1Y117.BX      net (fanout=1)        1.573   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(57)
    SLICE_X1Y117.CLK     Tdick                -0.011   ddrsp0.ddrc0/sdi_data(123)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.079ns (0.506ns logic, 1.573ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.175ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.269ns (Levels of Logic = 0)
  Clock Path Skew:      -0.021ns (0.714 - 0.735)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y101.BQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.D1     net (fanout=10)       1.385   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_0
    OLOGIC_X0Y231.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[0].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (0.884ns logic, 1.385ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  0.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.050ns (Levels of Logic = 0)
  Clock Path Skew:      -0.220ns (1.465 - 1.685)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y273.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].qi
    SLICE_X0Y118.BX      net (fanout=1)        1.551   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(61)
    SLICE_X0Y118.CLK     Tdick                -0.018   ddrsp0.ddrc0/sdi_data(127)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[61].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.499ns logic, 1.551ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (1.495 - 1.492)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D1     net (fanout=4)        1.388   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.884ns logic, 1.388ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.casn (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.272ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (1.495 - 1.492)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.casn to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y99.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.casn
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.D2     net (fanout=4)        1.388   ddrsp0.ddrc0/ddr64.ddrc/r.casn
    OLOGIC_X0Y232.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_casnr
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/casgen
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (0.884ns logic, 1.388ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack:                  0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.171ns (Levels of Logic = 1)
  Clock Path Skew:      -0.094ns (1.361 - 1.455)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y86.AQ       Tcko                  0.471   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y86.A6       net (fanout=65)       0.310   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
    SLICE_X0Y86.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_bdrive
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe1_INV_0
    SLICE_X1Y64.BX       net (fanout=8)        1.302   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/oe
    SLICE_X1Y64.CLK      Tdick                -0.006   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    -------------------------------------------------  ---------------------------
    Total                                      2.171ns (0.559ns logic, 1.612ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.236ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y101.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D2     net (fanout=10)       1.352   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.236ns (0.884ns logic, 1.352ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack:                  0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.811ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.790 - 0.726)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y108.A4         net (fanout=131)      2.282   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y108.A          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)1
    RAMB36_X0Y16.DIBDIL8    net (fanout=1)        1.643   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(60)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.811ns (0.886ns logic, 3.925ns route)
                                                          (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  0.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.221ns (Levels of Logic = 0)
  Clock Path Skew:      -0.017ns (0.718 - 0.735)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1 to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y101.DQ      Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.D1     net (fanout=10)       1.337   ddrsp0.ddrc0/ddr64.ddrc/r.sdcsn_1
    OLOGIC_X0Y234.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_csnr(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrbanks[1].csn0gen
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.884ns logic, 1.337ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.784ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.790 - 0.726)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y106.B5         net (fanout=131)      1.954   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y106.B          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(45)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(45)1
    RAMB36_X0Y16.DIADIL9    net (fanout=1)        1.944   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(45)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.784ns (0.886ns logic, 3.898ns route)
                                                          (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack:                  0.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.064ns (0.790 - 0.726)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.C4         net (fanout=131)      2.016   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X5Y109.C          Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(61)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)1
    RAMB36_X0Y16.DIBDIL2    net (fanout=1)        1.870   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(54)
    RAMB36_X0Y16.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd2
    ----------------------------------------------------  ---------------------------
    Total                                         4.772ns (0.886ns logic, 3.886ns route)
                                                          (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  0.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.749ns (Levels of Logic = 1)
  Clock Path Skew:      0.052ns (0.778 - 0.726)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y86.BQ          Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_21
                                                          ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y63.A5          net (fanout=131)      1.883   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_20
    SLICE_X2Y63.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(92)
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(28)1
    RAMB36_X0Y17.DIBDIL12   net (fanout=1)        1.980   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(28)
    RAMB36_X0Y17.CLKBWRCLKL Trdck_DI              0.342   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         4.749ns (0.886ns logic, 3.863ns route)
                                                          (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  0.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.944ns (Levels of Logic = 0)
  Clock Path Skew:      -0.243ns (1.440 - 1.683)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y248.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(47)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].qi
    SLICE_X1Y108.DX      net (fanout=1)        1.425   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(47)
    SLICE_X1Y108.CLK     Tdick                 0.002   ddrsp0.ddrc0/sdi_data(111)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (0.519ns logic, 1.425ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  0.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[41].qi (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[41].dinq1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      1.931ns (Levels of Logic = 0)
  Clock Path Skew:      -0.236ns (1.452 - 1.688)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    clkml rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[41].qi to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[41].dinq1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X0Y243.Q1     Tickq                 0.517   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(41)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[41].qi
    SLICE_X0Y106.BX      net (fanout=1)        1.432   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqinl(41)
    SLICE_X0Y106.CLK     Tdick                -0.018   ddrsp0.ddrc0/sdi_data(107)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[41].dinq1
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.499ns logic, 1.432ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.370 - 1.488)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y60.CX       net (fanout=8)        1.595   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y60.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (0.448ns logic, 1.595ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  0.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.043ns (Levels of Logic = 0)
  Clock Path Skew:      -0.118ns (1.370 - 1.488)
  Source Clock:         clkml rising at 0.000ns
  Destination Clock:    clkml falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y87.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y60.DX       net (fanout=8)        1.595   ddrsp0.ddrc0/ddr64.ddrc/r.sdo_qdrive
    SLICE_X0Y60.CLK      Tdick                -0.002   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[3].doen_reg
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (0.448ns logic, 1.595ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_200" PERIOD = 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[39].del_dq0/C
  Location pin: IODELAY_X0Y118.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[47].del_dq0/C
  Location pin: IODELAY_X0Y248.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[55].del_dq0/C
  Location pin: IODELAY_X0Y268.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[63].del_dq0/C
  Location pin: IODELAY_X0Y278.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[48].del_dq0/C
  Location pin: IODELAY_X0Y249.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[56].del_dq0/C
  Location pin: IODELAY_X0Y269.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[49].del_dq0/C
  Location pin: IODELAY_X0Y252.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[57].del_dq0/C
  Location pin: IODELAY_X0Y272.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[58].del_dq0/C
  Location pin: IODELAY_X0Y275.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[0].del_dq0/C
  Location pin: IODELAY_X0Y84.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[59].del_dq0/C
  Location pin: IODELAY_X0Y276.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[1].del_dq0/C
  Location pin: IODELAY_X0Y86.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[2].del_dq0/C
  Location pin: IODELAY_X0Y91.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[3].del_dq0/C
  Location pin: IODELAY_X0Y93.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[10].del_dq0/C
  Location pin: IODELAY_X0Y66.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[4].del_dq0/C
  Location pin: IODELAY_X0Y83.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[11].del_dq0/C
  Location pin: IODELAY_X0Y68.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[5].del_dq0/C
  Location pin: IODELAY_X0Y85.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[12].del_dq0/C
  Location pin: IODELAY_X0Y52.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[20].del_dq0/C
  Location pin: IODELAY_X0Y72.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[6].del_dq0/C
  Location pin: IODELAY_X0Y88.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[13].del_dq0/C
  Location pin: IODELAY_X0Y56.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[21].del_dq0/C
  Location pin: IODELAY_X0Y74.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[7].del_dq0/C
  Location pin: IODELAY_X0Y89.C
  Clock network: clkml
--------------------------------------------------------------------------------
Slack: 1.001ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.999ns (250.063MHz) (Tiodper_C)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddgen[14].del_dq0/C
  Location pin: IODELAY_X0Y67.C
  Clock network: clkml
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from  NET 
"clk_200" PERIOD = 5 ns HIGH 50%;  duty cycle corrected to 5 nS  HIGH 2.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.852ns.
--------------------------------------------------------------------------------
Slack:                  0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (1.817 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y103.T1     net (fanout=2)        2.600   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y103.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (0.877ns logic, 2.600ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.477ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (1.817 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen_reg
    OLOGIC_X0Y102.T1     net (fanout=2)        2.600   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(4)
    OLOGIC_X0Y102.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].doen/N4
    -------------------------------------------------  ---------------------------
    Total                                      3.477ns (0.877ns logic, 2.600ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.889 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y263.T1     net (fanout=2)        2.326   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y263.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (0.877ns logic, 2.326ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.203ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.889 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen_reg
    OLOGIC_X0Y262.T1     net (fanout=2)        2.326   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
    OLOGIC_X0Y262.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].doen/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.203ns (0.877ns logic, 2.326ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y263.D1     net (fanout=2)        2.221   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y263.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (0.901ns logic, 2.221ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7 (FF)
  Requirement:          3.750ns
  Data Path Delay:      3.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.DQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].dsqreg
    OLOGIC_X0Y262.D1     net (fanout=2)        2.221   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
    OLOGIC_X0Y262.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[7].da0/N7
    -------------------------------------------------  ---------------------------
    Total                                      3.122ns (0.901ns logic, 2.221ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (1.888 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y63.T1      net (fanout=2)        2.120   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y63.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.877ns logic, 2.120ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.656ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (1.888 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen_reg
    OLOGIC_X0Y62.T1      net (fanout=2)        2.120   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(2)
    OLOGIC_X0Y62.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].doen/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.877ns logic, 2.120ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.889 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y257.T1     net (fanout=2)        2.120   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y257.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.877ns logic, 2.120ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.663ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.997ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.889 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen_reg
    OLOGIC_X0Y256.T1     net (fanout=2)        2.120   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(5)
    OLOGIC_X0Y256.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].doen/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.997ns (0.877ns logic, 2.120ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  0.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (1.817 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y103.D1     net (fanout=2)        2.025   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y103.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(4)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.901ns logic, 2.025ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.926ns (Levels of Logic = 0)
  Clock Path Skew:      0.008ns (1.817 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.AQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].dsqreg
    OLOGIC_X0Y102.D1     net (fanout=2)        2.025   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(4)
    OLOGIC_X0Y102.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[4].da0/N4
    -------------------------------------------------  ---------------------------
    Total                                      2.926ns (0.901ns logic, 2.025ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.888 - 1.820)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y64.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y63.D1      net (fanout=2)        1.981   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y63.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(2)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.879ns logic, 1.981ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.888 - 1.820)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y64.CQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].dsqreg
    OLOGIC_X0Y62.D1      net (fanout=2)        1.981   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(2)
    OLOGIC_X0Y62.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[2].da0/N2
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.879ns logic, 1.981ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------
Slack:                  0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.886 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y261.D1     net (fanout=2)        1.965   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y261.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.901ns logic, 1.965ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.866ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.886 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].dsqreg
    OLOGIC_X0Y260.D1     net (fanout=2)        1.965   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(6)
    OLOGIC_X0Y260.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.901ns logic, 1.965ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack:                  0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y257.D1     net (fanout=2)        1.960   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y257.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(5)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.901ns logic, 1.960ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.861ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (1.889 - 1.809)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].dsqreg
    OLOGIC_X0Y256.D1     net (fanout=2)        1.960   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(5)
    OLOGIC_X0Y256.CLK    Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[5].da0/N5
    -------------------------------------------------  ---------------------------
    Total                                      2.861ns (0.901ns logic, 1.960ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack:                  0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.886 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y261.T1     net (fanout=2)        1.798   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y261.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(6)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.877ns logic, 1.798ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  0.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.675ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (1.886 - 1.824)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y96.CQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(7)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen_reg
    OLOGIC_X0Y260.T1     net (fanout=2)        1.798   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(6)
    OLOGIC_X0Y260.CLK    Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].da0/N6
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[6].doen/N6
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.877ns logic, 1.798ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.885 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y59.T1      net (fanout=2)        1.684   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y59.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.877ns logic, 1.684ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  1.089ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.561ns (Levels of Logic = 0)
  Clock Path Skew:      0.055ns (1.885 - 1.830)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y60.BQ       Tcko                  0.467   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen_reg
    OLOGIC_X0Y58.T1      net (fanout=2)        1.684   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsoen_reg(1)
    OLOGIC_X0Y58.CLK     Totck                 0.410   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.561ns (0.877ns logic, 1.684ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.885 - 1.820)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y64.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y59.D1      net (fanout=2)        1.612   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y59.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(1)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.879ns logic, 1.612ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  1.169ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.065ns (1.885 - 1.820)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y64.BQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].dsqreg
    OLOGIC_X0Y58.D1      net (fanout=2)        1.612   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(1)
    OLOGIC_X0Y58.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1
    -------------------------------------------------  ---------------------------
    Total                                      2.491ns (0.879ns logic, 1.612ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  1.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg (FF)
  Destination:          ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0 (FF)
  Requirement:          3.750ns
  Data Path Delay:      2.169ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (1.817 - 1.820)
  Source Clock:         clkml falling at 2.500ns
  Destination Clock:    ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r rising at 6.250ns
  Clock Uncertainty:    0.155ns

  Clock Uncertainty:          0.155ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg to ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y64.AQ       Tcko                  0.445   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].dsqreg
    OLOGIC_X0Y97.D1      net (fanout=2)        1.290   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsn(0)
    OLOGIC_X0Y97.CLK     Todck                 0.434   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_dqsin(0)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.879ns logic, 1.290ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro" derived from
 NET "clk_200" PERIOD = 5 ns HIGH 50%;
 duty cycle corrected to 5 nS  HIGH 2.500 nS 

--------------------------------------------------------------------------------
Slack: 2.779ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.221ns (450.248MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 8.334ns (119.990MHz) (Tdcmpco)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/HMODE_dll.dll/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 3.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/bufg2/I0
  Location pin: BUFGCTRL_X0Y25.I0
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk_90ro
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0r/CK
  Location pin: OLOGIC_X0Y61.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0r/CK
  Location pin: OLOGIC_X0Y259.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(0)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[0].dclk0rb/CK
  Location pin: OLOGIC_X0Y60.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddr_clkbl(1)/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/ddrclocks[1].dclk0rb/CK
  Location pin: OLOGIC_X0Y258.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].da0/N0/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[0].doen/N0/CK
  Location pin: OLOGIC_X0Y96.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.500ns (Tockpwh)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tockper)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------
Slack: 4.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 0.500ns (Tockpwl)
  Physical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].da0/N1/CLK
  Logical resource: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/dqsgen[1].doen/N1/CK
  Location pin: OLOGIC_X0Y58.CLK
  Clock network: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/clk90r
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkm_clkml_path" TIG;

 1812 paths analyzed, 486 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  6.511ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.455ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.291 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL7      net (fanout=32)       0.938   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.455ns (1.262ns logic, 5.193ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  6.511ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.455ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.291 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL6      net (fanout=32)       0.938   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.455ns (1.262ns logic, 5.193ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  6.511ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.455ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.291 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL5      net (fanout=32)       0.938   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.455ns (1.262ns logic, 5.193ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  6.511ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.455ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.291 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL4      net (fanout=32)       0.938   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.455ns (1.262ns logic, 5.193ns route)
                                                          (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  6.355ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.299ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.291 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL1      net (fanout=32)       0.782   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.299ns (1.262ns logic, 5.037ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.355ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.299ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.291 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL3      net (fanout=32)       0.782   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.299ns (1.262ns logic, 5.037ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.355ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.299ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.291 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL2      net (fanout=32)       0.782   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.299ns (1.262ns logic, 5.037ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.355ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4 (RAM)
  Data Path Delay:      6.299ns (Levels of Logic = 2)
  Clock Path Skew:      0.254ns (4.291 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.WEBL0      net (fanout=32)       0.782   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y14.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd4
    ----------------------------------------------------  ---------------------------
    Total                                         6.299ns (1.262ns logic, 5.037ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.345ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (4.299 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL1      net (fanout=32)       0.780   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.297ns (1.262ns logic, 5.035ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.345ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (4.299 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL6      net (fanout=32)       0.780   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.297ns (1.262ns logic, 5.035ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.345ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (4.299 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL5      net (fanout=32)       0.780   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.297ns (1.262ns logic, 5.035ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.345ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (4.299 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL7      net (fanout=32)       0.780   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.297ns (1.262ns logic, 5.035ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.345ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (4.299 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL0      net (fanout=32)       0.780   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.297ns (1.262ns logic, 5.035ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.345ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (4.299 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL2      net (fanout=32)       0.780   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.297ns (1.262ns logic, 5.035ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.345ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (4.299 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL4      net (fanout=32)       0.780   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.297ns (1.262ns logic, 5.035ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.345ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1 (RAM)
  Data Path Delay:      6.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.262ns (4.299 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.WEBL3      net (fanout=32)       0.780   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y17.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd1
    ----------------------------------------------------  ---------------------------
    Total                                         6.297ns (1.262ns logic, 5.035ns route)
                                                          (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  6.196ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7 (FF)
  Data Path Delay:      6.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (4.174 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y97.A3       net (fanout=293)      3.483   rst0/rstoutl_1
    SLICE_X4Y97.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(119)
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X3Y71.SR       net (fanout=32)       1.449   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X3Y71.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (1.091ns logic, 4.932ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  6.196ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_6 (FF)
  Data Path Delay:      6.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (4.174 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y97.A3       net (fanout=293)      3.483   rst0/rstoutl_1
    SLICE_X4Y97.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(119)
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X3Y71.SR       net (fanout=32)       1.449   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X3Y71.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_6
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (1.091ns logic, 4.932ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  6.196ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_5 (FF)
  Data Path Delay:      6.023ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (4.174 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y97.A3       net (fanout=293)      3.483   rst0/rstoutl_1
    SLICE_X4Y97.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(119)
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X3Y71.SR       net (fanout=32)       1.449   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X3Y71.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_5
    -------------------------------------------------  ---------------------------
    Total                                      6.023ns (1.091ns logic, 4.932ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  6.194ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_4 (FF)
  Data Path Delay:      6.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.137ns (4.174 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y97.A3       net (fanout=293)      3.483   rst0/rstoutl_1
    SLICE_X4Y97.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(119)
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X3Y71.SR       net (fanout=32)       1.449   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X3Y71.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_7
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_4
    -------------------------------------------------  ---------------------------
    Total                                      6.021ns (1.089ns logic, 4.932ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Delay:                  6.191ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_2 (FF)
  Data Path Delay:      6.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.175ns (4.212 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y97.A3       net (fanout=293)      3.483   rst0/rstoutl_1
    SLICE_X4Y97.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(119)
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X2Y74.SR       net (fanout=32)       1.482   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X2Y74.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_2
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.091ns logic, 4.965ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  6.191ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_1 (FF)
  Data Path Delay:      6.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.175ns (4.212 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y97.A3       net (fanout=293)      3.483   rst0/rstoutl_1
    SLICE_X4Y97.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(119)
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X2Y74.SR       net (fanout=32)       1.482   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X2Y74.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_1
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.091ns logic, 4.965ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  6.191ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3 (FF)
  Data Path Delay:      6.056ns (Levels of Logic = 1)
  Clock Path Skew:      0.175ns (4.212 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y97.A3       net (fanout=293)      3.483   rst0/rstoutl_1
    SLICE_X4Y97.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(119)
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X2Y74.SR       net (fanout=32)       1.482   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X2Y74.CLK      Tsrck                 0.547   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
    -------------------------------------------------  ---------------------------
    Total                                      6.056ns (1.091ns logic, 4.965ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  6.189ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_0 (FF)
  Data Path Delay:      6.054ns (Levels of Logic = 1)
  Clock Path Skew:      0.175ns (4.212 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y85.AQ      Tcko                  0.450   rst0/rstoutl_1
                                                       rst0/rstoutl_1
    SLICE_X4Y97.A3       net (fanout=293)      3.483   rst0/rstoutl_1
    SLICE_X4Y97.A        Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/ri_hrdata(119)
                                                       ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv271
    SLICE_X2Y74.SR       net (fanout=32)       1.482   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst_inv
    SLICE_X2Y74.CLK      Tsrck                 0.545   ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_3
                                                       ddrsp0.ddrc0/ddr64.ddrc/r.cfg.refresh_0
    -------------------------------------------------  ---------------------------
    Total                                      6.054ns (1.089ns logic, 4.965ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Delay:                  6.135ns (data path - clock path skew + uncertainty)
  Source:               rst0/rstoutl_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3 (RAM)
  Data Path Delay:      6.096ns (Levels of Logic = 2)
  Clock Path Skew:      0.271ns (4.308 - 4.037)
  Source Clock:         clkm rising
  Destination Clock:    clkml rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: rst0/rstoutl_1 to ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X65Y85.AQ         Tcko                  0.450   rst0/rstoutl_1
                                                          rst0/rstoutl_1
    SLICE_X5Y89.A3          net (fanout=293)      2.990   rst0/rstoutl_1
    SLICE_X5Y89.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.sdstate_1
                                                          ddrsp0.ddrc0/ddr64.ddrc/ddr_rst1
    SLICE_X7Y81.A4          net (fanout=27)       1.265   ddrsp0.ddrc0/ddr64.ddrc/ddr_rst
    SLICE_X7Y81.A           Tilo                  0.094   ddrsp0.ddrc0/ddr64.ddrc/r.hready
                                                          ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.WEBL7      net (fanout=32)       0.579   ddrsp0.ddrc0/ddr64.ddrc/ri_hready
    RAMB36_X0Y15.CLKBWRCLKL Trcck_WE              0.624   ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
                                                          ddrsp0.ddrc0/ddr64.ddrc/read_buff/xc2v.x0/a0.x0/Mram_rfd3
    ----------------------------------------------------  ---------------------------
    Total                                         6.096ns (1.262ns logic, 4.834ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_clkml_clkm_path" TIG;

 514 paths analyzed, 514 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.938ns (data path - clock path skew + uncertainty)
  Source:               ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl (FF)
  Destination:          rst0/r_0 (FF)
  Data Path Delay:      2.948ns (Levels of Logic = 2)
  Clock Path Skew:      -0.680ns (3.890 - 4.570)
  Source Clock:         clkml rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.310ns

  Clock Uncertainty:          0.310ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.428ns
    Phase Error (PE):           0.060ns

  Maximum Data Path: ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl to rst0/r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y105.AQ      Tcko                  0.450   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X31Y80.A4      net (fanout=2)        2.230   ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/vlockl
    SLICE_X31Y80.A       Tilo                  0.094   rst0/r(3)
                                                       ddrsp0.ddrc0/ddr_phy0/ddr_phy0/xc4v.ddr_phy0/odtl_0_and000011
    SLICE_X31Y80.B6      net (fanout=3)        0.147   lock
    SLICE_X31Y80.CLK     Tas                   0.027   rst0/r(3)
                                                       clklock1
                                                       rst0/r_0
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.571ns logic, 2.377ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Delay:                  3.062ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      3.062ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X4Y91.C2       net (fanout=68)       2.612   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.450ns logic, 2.612ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  3.062ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      3.062ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X4Y91.C2       net (fanout=68)       2.612   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (0.450ns logic, 2.612ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  2.902ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      2.902ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X4Y91.A2       net (fanout=68)       2.452   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.450ns logic, 2.452ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  2.902ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      2.902ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X4Y91.A2       net (fanout=68)       2.452   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.902ns (0.450ns logic, 2.452ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  2.894ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      2.894ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X4Y91.B2       net (fanout=68)       2.444   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.450ns logic, 2.444ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  2.894ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      2.894ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X4Y91.B2       net (fanout=68)       2.444   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.450ns logic, 2.444ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay:                  2.816ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      2.816ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X4Y90.C4       net (fanout=68)       2.366   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (0.450ns logic, 2.366ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay:                  2.816ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      2.816ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X4Y90.C4       net (fanout=68)       2.366   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (0.450ns logic, 2.366ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay:                  2.806ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      2.806ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X4Y91.C4       net (fanout=68)       2.356   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.450ns logic, 2.356ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay:                  2.806ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      2.806ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.DQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_3
    SLICE_X4Y91.C4       net (fanout=68)       2.356   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.450ns logic, 2.356ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay:                  2.683ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      2.683ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X4Y91.A3       net (fanout=68)       2.233   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.450ns logic, 2.233ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.683ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      2.683ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X4Y91.A3       net (fanout=68)       2.233   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.683ns (0.450ns logic, 2.233ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.682ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      2.682ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X4Y90.C1       net (fanout=68)       2.232   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.450ns logic, 2.232ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.682ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      2.682ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff1/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X4Y90.C1       net (fanout=68)       2.232   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.450ns logic, 2.232ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.680ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      2.680ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y59.C2       net (fanout=68)       2.230   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (0.450ns logic, 2.230ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.680ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      2.680ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1 to ddrsp0.ddrc0/ddr64.ddrc/write_buff2/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.BQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_1
    SLICE_X8Y59.C2       net (fanout=68)       2.230   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(1)
    -------------------------------------------------  ---------------------------
    Total                                      2.680ns (0.450ns logic, 2.230ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.677ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      2.677ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X4Y91.B3       net (fanout=68)       2.227   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.450ns logic, 2.227ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.677ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      2.677ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X4Y91.B3       net (fanout=68)       2.227   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.450ns logic, 2.227ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.675ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1 (RAM)
  Data Path Delay:      2.675ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X4Y91.C3       net (fanout=68)       2.225   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.450ns logic, 2.225ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.675ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC (RAM)
  Data Path Delay:      2.675ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.CQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_2
    SLICE_X4Y91.C3       net (fanout=68)       2.225   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(2)
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.450ns logic, 2.225ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay:                  2.666ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1 (RAM)
  Data Path Delay:      2.666ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X4Y91.A1       net (fanout=68)       2.216   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.450ns logic, 2.216ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  2.666ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA (RAM)
  Data Path Delay:      2.666ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X4Y91.A1       net (fanout=68)       2.216   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.666ns (0.450ns logic, 2.216ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  2.661ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1 (RAM)
  Data Path Delay:      2.661ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X4Y91.B1       net (fanout=68)       2.211   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.450ns logic, 2.211ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Delay:                  2.661ns (data path)
  Source:               ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 (FF)
  Destination:          ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB (RAM)
  Data Path Delay:      2.661ns (Levels of Logic = 0)
  Source Clock:         clkml rising at 0.000ns

  Maximum Data Path: ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0 to ddrsp0.ddrc0/ddr64.ddrc/write_buff3/xc2v.x0/a0.x0/Mram_rfd3_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y73.AQ       Tcko                  0.450   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(3)
                                                       ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra_0
    SLICE_X4Y91.B1       net (fanout=68)       2.211   ddrsp0.ddrc0/ddr64.ddrc/write_buff4/xc2v.x0/a0.x0/ra(0)
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.450ns logic, 2.211ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSPLB_TFT65_path" TIG;

 49939 paths analyzed, 458 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  5.416ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.416ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[11].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y79.CLK     net (fanout=85)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (0.794ns logic, 4.622ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.416ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.416ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y78.CLK     net (fanout=85)       2.012   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.416ns (0.794ns logic, 4.622ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.415ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.415ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y76.CLK     net (fanout=85)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (0.794ns logic, 4.621ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.415ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.415ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[9].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y77.CLK     net (fanout=85)       2.011   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.415ns (0.794ns logic, 4.621ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.413ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.413ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y75.CLK     net (fanout=85)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (0.794ns logic, 4.619ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.413ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.413ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[6].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y74.CLK     net (fanout=85)       2.009   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (0.794ns logic, 4.619ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.412ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.412ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[4].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y72.CLK     net (fanout=85)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (0.794ns logic, 4.618ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.412ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.412ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[5].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y73.CLK     net (fanout=85)       2.008   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (0.794ns logic, 4.618ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.409ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.409ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y70.CLK     net (fanout=85)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (0.794ns logic, 4.615ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.409ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.409ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y71.CLK     net (fanout=85)       2.005   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (0.794ns logic, 4.615ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.407ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.407ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y69.CLK     net (fanout=85)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (0.794ns logic, 4.613ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.407ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.407ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y68.CLK     net (fanout=85)       2.003   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (0.794ns logic, 4.613ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.405ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/hsync (FF)
  Data Path Delay:      5.405ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/hsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y67.CLK     net (fanout=85)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.405ns (0.794ns logic, 4.611ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.405ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/vsync (FF)
  Data Path Delay:      5.405ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/vsync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y66.CLK     net (fanout=85)       2.001   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.405ns (0.794ns logic, 4.611ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.401ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.401ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y62.CLK     net (fanout=85)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (0.794ns logic, 4.607ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.401ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0 (FF)
  Data Path Delay:      5.401ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_p/xil.xil0/V4.U0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y63.CLK     net (fanout=85)       1.997   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.401ns (0.794ns logic, 4.607ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.398ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/de (FF)
  Data Path Delay:      5.398ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/de
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    OLOGIC_X2Y61.CLK     net (fanout=85)       1.994   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (0.794ns logic, 4.604ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  5.325ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/ddroreg_n/xil.xil0/preD2 (FF)
  Data Path Delay:      5.325ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/ddroreg_n/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X99Y31.CLK     net (fanout=85)       1.921   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.325ns (0.794ns logic, 4.531ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Delay:                  5.302ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.302ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[10].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y39.CLK     net (fanout=85)       1.898   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.302ns (0.794ns logic, 4.508ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.300ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[7].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y38.CLK     net (fanout=85)       1.896   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (0.794ns logic, 4.506ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.300ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.300ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[8].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y38.CLK     net (fanout=85)       1.896   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (0.794ns logic, 4.506ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.298ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.298ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[3].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y37.CLK     net (fanout=85)       1.894   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.298ns (0.794ns logic, 4.504ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.293ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.293ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[1].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X88Y35.CLK     net (fanout=85)       1.889   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.293ns (0.794ns logic, 4.499ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.288ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.288ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[2].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X87Y37.CLK     net (fanout=85)       1.884   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.288ns (0.794ns logic, 4.494ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay:                  5.286ns (data path)
  Source:               dvi.dvi0/r.clk_sel_0 (FF)
  Destination:          dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2 (FF)
  Data Path Delay:      5.286ns (Levels of Logic = 2)
  Source Clock:         clkm rising at 0.000ns

  Maximum Data Path: dvi.dvi0/r.clk_sel_0 to dvi.dvictrl0/static.dataregs[0].ddr_oreg0/xil.xil0/preD2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y69.AQ      Tcko                  0.450   dvi.dvi0/r.clk_sel_1
                                                       dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D2      net (fanout=2)        0.902   dvi.dvi0/r.clk_sel_0
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    BUFGCTRL_X0Y6.O      Tbgcko_O              0.250   dvi.dvictrl0/bufg00
                                                       dvi.dvictrl0/bufg00
    SLICE_X87Y36.CLK     net (fanout=85)       1.882   clkvga
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (0.794ns logic, 4.492ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT40_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT25_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.319ns (data path)
  Source:               dvi.dvictrl0/clkval_1 (FF)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.319ns (Levels of Logic = 1)
  Source Clock:         dvi.dvictrl0/clk_m rising at 0.000ns

  Maximum Data Path: dvi.dvictrl0/clkval_1 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y71.AQ      Tcko                  0.450   clk25
                                                       dvi.dvictrl0/clkval_1
    SLICE_X55Y68.D1      net (fanout=2)        1.067   clk25
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.319ns (0.544ns logic, 2.775ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_PLB_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT40_TFT65_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  3.775ns (data path)
  Source:               dvi.dvictrl0/bufg01 (OTHER)
  Destination:          dvi.dvictrl0/bufg00 (OTHER)
  Data Path Delay:      3.775ns (Levels of Logic = 1)

  Maximum Data Path: dvi.dvictrl0/bufg01 to dvi.dvictrl0/bufg00
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y68.D5      net (fanout=1)        1.973   dvi.dvictrl0/lclk40
    SLICE_X55Y68.D       Tilo                  0.094   dvi.dvi0/r.int_reg_3_19
                                                       dvi.dvictrl0/lvgaclk1
    BUFGCTRL_X0Y6.I0     net (fanout=1)        1.708   dvi.dvictrl0/lvgaclk
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (0.094ns logic, 3.681ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_PLB_path" TIG;

 132 paths analyzed, 121 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  11.176ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_en (FF)
  Destination:          apb0/r.prdata_3 (FF)
  Data Path Delay:      6.131ns (Levels of Logic = 4)
  Clock Path Skew:      -4.267ns (1.609 - 5.876)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/t.fifo_en to apb0/r.prdata_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y54.AQ      Tcko                  0.471   dvi.dvi0/t.fifo_en
                                                       dvi.dvi0/t.fifo_en
    SLICE_X60Y60.CX      net (fanout=12)       0.829   dvi.dvi0/t.fifo_en
    SLICE_X60Y60.CMUX    Taxc                  0.335   apb0/rin_prdata(3)1011
                                                       apb0/rin_prdata(3)1011_f7
    SLICE_X56Y62.A4      net (fanout=1)        0.684   apb0/rin_prdata(3)1011
    SLICE_X56Y62.A       Tilo                  0.094   N1430
                                                       apb0/rin_prdata(3)1096_SW0
    SLICE_X50Y78.A4      net (fanout=1)        1.304   N1430
    SLICE_X50Y78.A       Tilo                  0.094   apb0/rin_prdata(3)581
                                                       apb0/rin_prdata(3)1096
    SLICE_X45Y42.D6      net (fanout=1)        2.292   apb0/rin_prdata(3)1096
    SLICE_X45Y42.CLK     Tas                   0.028   apb0/r.prdata_3
                                                       apb0/rin_prdata(3)11121
                                                       apb0/r.prdata_3
    -------------------------------------------------  ---------------------------
    Total                                      6.131ns (1.022ns logic, 5.109ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay:                  9.536ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_22 (FF)
  Data Path Delay:      4.422ns (Levels of Logic = 2)
  Clock Path Skew:      -4.336ns (1.507 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y69.A1      net (fanout=34)       2.606   dvi.dvi0/r.status_cst
    SLICE_X40Y69.CLK     Tas                   0.007   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000321
                                                       dvi.dvi0/r.adress_22
    -------------------------------------------------  ---------------------------
    Total                                      4.422ns (0.572ns logic, 3.850ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  9.527ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_23 (FF)
  Data Path Delay:      4.413ns (Levels of Logic = 2)
  Clock Path Skew:      -4.336ns (1.507 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y69.B1      net (fanout=34)       2.601   dvi.dvi0/r.status_cst
    SLICE_X40Y69.CLK     Tas                   0.003   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000341
                                                       dvi.dvi0/r.adress_23
    -------------------------------------------------  ---------------------------
    Total                                      4.413ns (0.568ns logic, 3.845ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Delay:                  9.425ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_0 (FF)
  Data Path Delay:      4.380ns (Levels of Logic = 2)
  Clock Path Skew:      -4.267ns (1.576 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X59Y48.C1      net (fanout=34)       1.460   dvi.dvi0/r.status_cst
    SLICE_X59Y48.C       Tilo                  0.094   dvi.dvi0/Mcount_r.status_val
                                                       dvi.dvi0/r_status_and00002
    SLICE_X58Y47.SR      net (fanout=1)        0.472   dvi.dvi0/r_status_and0000
    SLICE_X58Y47.CLK     Tsrck                 0.545   dvi.dvi0/r.status_0
                                                       dvi.dvi0/r.status_0
    -------------------------------------------------  ---------------------------
    Total                                      4.380ns (1.204ns logic, 3.176ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Delay:                  9.347ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_17 (FF)
  Data Path Delay:      4.246ns (Levels of Logic = 2)
  Clock Path Skew:      -4.323ns (1.520 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X41Y67.D2      net (fanout=34)       2.409   dvi.dvi0/r.status_cst
    SLICE_X41Y67.CLK     Tas                   0.028   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000201
                                                       dvi.dvi0/r.adress_17
    -------------------------------------------------  ---------------------------
    Total                                      4.246ns (0.593ns logic, 3.653ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  9.344ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_16 (FF)
  Data Path Delay:      4.243ns (Levels of Logic = 2)
  Clock Path Skew:      -4.323ns (1.520 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X41Y67.C2      net (fanout=34)       2.405   dvi.dvi0/r.status_cst
    SLICE_X41Y67.CLK     Tas                   0.029   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000181
                                                       dvi.dvi0/r.adress_16
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (0.594ns logic, 3.649ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Delay:                  9.273ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_25 (FF)
  Data Path Delay:      4.159ns (Levels of Logic = 2)
  Clock Path Skew:      -4.336ns (1.507 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y69.D2      net (fanout=34)       2.340   dvi.dvi0/r.status_cst
    SLICE_X40Y69.CLK     Tas                   0.010   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000381
                                                       dvi.dvi0/r.adress_25
    -------------------------------------------------  ---------------------------
    Total                                      4.159ns (0.575ns logic, 3.584ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  9.261ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_24 (FF)
  Data Path Delay:      4.147ns (Levels of Logic = 2)
  Clock Path Skew:      -4.336ns (1.507 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y69.C2      net (fanout=34)       2.329   dvi.dvi0/r.status_cst
    SLICE_X40Y69.CLK     Tas                   0.009   dvi.dvi0/r.adress_25
                                                       dvi.dvi0/Mmux_r.adress_mux0000361
                                                       dvi.dvi0/r.adress_24
    -------------------------------------------------  ---------------------------
    Total                                      4.147ns (0.574ns logic, 3.573ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  9.250ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_26 (FF)
  Data Path Delay:      4.136ns (Levels of Logic = 2)
  Clock Path Skew:      -4.336ns (1.507 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y70.A3      net (fanout=34)       2.320   dvi.dvi0/r.status_cst
    SLICE_X40Y70.CLK     Tas                   0.007   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000401
                                                       dvi.dvi0/r.adress_26
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (0.572ns logic, 3.564ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  9.240ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_27 (FF)
  Data Path Delay:      4.126ns (Levels of Logic = 2)
  Clock Path Skew:      -4.336ns (1.507 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y70.B3      net (fanout=34)       2.314   dvi.dvi0/r.status_cst
    SLICE_X40Y70.CLK     Tas                   0.003   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000421
                                                       dvi.dvi0/r.adress_27
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (0.568ns logic, 3.558ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Delay:                  9.232ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_30 (FF)
  Data Path Delay:      4.111ns (Levels of Logic = 2)
  Clock Path Skew:      -4.343ns (1.500 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y70.A3      net (fanout=34)       2.276   dvi.dvi0/r.status_cst
    SLICE_X43Y70.CLK     Tas                   0.026   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000501
                                                       dvi.dvi0/r.adress_30
    -------------------------------------------------  ---------------------------
    Total                                      4.111ns (0.591ns logic, 3.520ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  9.230ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_31 (FF)
  Data Path Delay:      4.109ns (Levels of Logic = 2)
  Clock Path Skew:      -4.343ns (1.500 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X43Y70.B3      net (fanout=34)       2.273   dvi.dvi0/r.status_cst
    SLICE_X43Y70.CLK     Tas                   0.027   dvi.dvi0/r.adress_31
                                                       dvi.dvi0/Mmux_r.adress_mux0000521
                                                       dvi.dvi0/r.adress_31
    -------------------------------------------------  ---------------------------
    Total                                      4.109ns (0.592ns logic, 3.517ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Delay:                  9.098ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_15 (FF)
  Data Path Delay:      3.997ns (Levels of Logic = 2)
  Clock Path Skew:      -4.323ns (1.520 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X41Y67.B4      net (fanout=34)       2.161   dvi.dvi0/r.status_cst
    SLICE_X41Y67.CLK     Tas                   0.027   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000161
                                                       dvi.dvi0/r.adress_15
    -------------------------------------------------  ---------------------------
    Total                                      3.997ns (0.592ns logic, 3.405ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  9.096ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_14 (FF)
  Data Path Delay:      3.995ns (Levels of Logic = 2)
  Clock Path Skew:      -4.323ns (1.520 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X41Y67.A4      net (fanout=34)       2.160   dvi.dvi0/r.status_cst
    SLICE_X41Y67.CLK     Tas                   0.026   dvi.dvi0/r.adress_17
                                                       dvi.dvi0/Mmux_r.adress_mux0000141
                                                       dvi.dvi0/r.adress_14
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (0.591ns logic, 3.404ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  9.083ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_21 (FF)
  Data Path Delay:      3.977ns (Levels of Logic = 2)
  Clock Path Skew:      -4.328ns (1.515 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y68.D3      net (fanout=34)       2.158   dvi.dvi0/r.status_cst
    SLICE_X40Y68.CLK     Tas                   0.010   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000301
                                                       dvi.dvi0/r.adress_21
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.575ns logic, 3.402ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  9.069ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_20 (FF)
  Data Path Delay:      3.963ns (Levels of Logic = 2)
  Clock Path Skew:      -4.328ns (1.515 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y68.C3      net (fanout=34)       2.145   dvi.dvi0/r.status_cst
    SLICE_X40Y68.CLK     Tas                   0.009   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000281
                                                       dvi.dvi0/r.adress_20
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (0.574ns logic, 3.389ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay:                  9.045ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_29 (FF)
  Data Path Delay:      3.931ns (Levels of Logic = 2)
  Clock Path Skew:      -4.336ns (1.507 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y70.D5      net (fanout=34)       2.112   dvi.dvi0/r.status_cst
    SLICE_X40Y70.CLK     Tas                   0.010   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000461
                                                       dvi.dvi0/r.adress_29
    -------------------------------------------------  ---------------------------
    Total                                      3.931ns (0.575ns logic, 3.356ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay:                  9.031ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_28 (FF)
  Data Path Delay:      3.917ns (Levels of Logic = 2)
  Clock Path Skew:      -4.336ns (1.507 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y70.C5      net (fanout=34)       2.099   dvi.dvi0/r.status_cst
    SLICE_X40Y70.CLK     Tas                   0.009   dvi.dvi0/r.adress_29
                                                       dvi.dvi0/Mmux_r.adress_mux0000441
                                                       dvi.dvi0/r.adress_28
    -------------------------------------------------  ---------------------------
    Total                                      3.917ns (0.574ns logic, 3.343ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Delay:                  8.990ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_11 (FF)
  Data Path Delay:      3.922ns (Levels of Logic = 2)
  Clock Path Skew:      -4.290ns (1.553 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y64.A3      net (fanout=34)       2.087   dvi.dvi0/r.status_cst
    SLICE_X42Y64.CLK     Tas                   0.026   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux000081
                                                       dvi.dvi0/r.adress_11
    -------------------------------------------------  ---------------------------
    Total                                      3.922ns (0.591ns logic, 3.331ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay:                  8.962ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_10 (FF)
  Data Path Delay:      3.878ns (Levels of Logic = 2)
  Clock Path Skew:      -4.306ns (1.537 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y62.C2      net (fanout=34)       2.060   dvi.dvi0/r.status_cst
    SLICE_X40Y62.CLK     Tas                   0.009   dvi.dvi0/r.adress_10
                                                       dvi.dvi0/Mmux_r.adress_mux000061
                                                       dvi.dvi0/r.adress_10
    -------------------------------------------------  ---------------------------
    Total                                      3.878ns (0.574ns logic, 3.304ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Delay:                  8.881ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.status_1 (FF)
  Data Path Delay:      3.811ns (Levels of Logic = 2)
  Clock Path Skew:      -4.292ns (1.551 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.status_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X59Y48.D4      net (fanout=34)       0.951   dvi.dvi0/r.status_cst
    SLICE_X59Y48.D       Tilo                  0.094   dvi.dvi0/Mcount_r.status_val
                                                       dvi.dvi0/Mcount_r.status_val1
    SLICE_X59Y47.SR      net (fanout=1)        0.412   dvi.dvi0/Mcount_r.status_val
    SLICE_X59Y47.CLK     Tsrck                 0.545   dvi.dvi0/r.status_1
                                                       dvi.dvi0/r.status_1
    -------------------------------------------------  ---------------------------
    Total                                      3.811ns (1.204ns logic, 2.607ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Delay:                  8.860ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_18 (FF)
  Data Path Delay:      3.754ns (Levels of Logic = 2)
  Clock Path Skew:      -4.328ns (1.515 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y68.A5      net (fanout=34)       1.938   dvi.dvi0/r.status_cst
    SLICE_X40Y68.CLK     Tas                   0.007   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000221
                                                       dvi.dvi0/r.adress_18
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.572ns logic, 3.182ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  8.852ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_19 (FF)
  Data Path Delay:      3.746ns (Levels of Logic = 2)
  Clock Path Skew:      -4.328ns (1.515 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X40Y68.B5      net (fanout=34)       1.934   dvi.dvi0/r.status_cst
    SLICE_X40Y68.CLK     Tas                   0.003   dvi.dvi0/r.adress_21
                                                       dvi.dvi0/Mmux_r.adress_mux0000241
                                                       dvi.dvi0/r.adress_19
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (0.568ns logic, 3.178ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay:                  8.783ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_13 (FF)
  Data Path Delay:      3.715ns (Levels of Logic = 2)
  Clock Path Skew:      -4.290ns (1.553 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y64.D5      net (fanout=34)       1.878   dvi.dvi0/r.status_cst
    SLICE_X42Y64.CLK     Tas                   0.028   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000121
                                                       dvi.dvi0/r.adress_13
    -------------------------------------------------  ---------------------------
    Total                                      3.715ns (0.593ns logic, 3.122ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Delay:                  8.771ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/sync_c.s3_1 (FF)
  Destination:          dvi.dvi0/r.adress_12 (FF)
  Data Path Delay:      3.703ns (Levels of Logic = 2)
  Clock Path Skew:      -4.290ns (1.553 - 5.843)
  Source Clock:         clkvga rising
  Destination Clock:    clkm rising
  Clock Uncertainty:    0.778ns

  Clock Uncertainty:          0.778ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.692ns
    Phase Error (PE):           0.395ns

  Maximum Data Path: dvi.dvi0/sync_c.s3_1 to dvi.dvi0/r.adress_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y59.BQ      Tcko                  0.471   dvi.dvi0/sync_c.s3_1
                                                       dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D2      net (fanout=70)       1.244   dvi.dvi0/sync_c.s3_1
    SLICE_X67Y54.D       Tilo                  0.094   dvi.dvi0/r.status_cst
                                                       dvi.dvi0/r.status_cst1
    SLICE_X42Y64.C5      net (fanout=34)       1.865   dvi.dvi0/r.status_cst
    SLICE_X42Y64.CLK     Tas                   0.029   dvi.dvi0/r.adress_13
                                                       dvi.dvi0/Mmux_r.adress_mux0000101
                                                       dvi.dvi0/r.adress_12
    -------------------------------------------------  ---------------------------
    Total                                      3.703ns (0.594ns logic, 3.109ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT25_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TSTFT65_TFT40_path" TIG;

 7268 paths analyzed, 890 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay:                  8.878ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.673ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.B1        net (fanout=48)       1.654   dvi.dvi0/N47
    SLICE_X65Y51.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y9.ADDRAL11   net (fanout=1)        0.905   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.673ns (1.544ns logic, 7.129ns route)
                                                         (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Delay:                  8.688ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.483ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.A1        net (fanout=48)       1.656   dvi.dvi0/N47
    SLICE_X65Y51.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y9.ADDRAL10   net (fanout=1)        0.713   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.483ns (1.544ns logic, 6.939ns route)
                                                         (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Delay:                  8.626ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.421ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X63Y52.C2        net (fanout=48)       1.537   dvi.dvi0/N47
    SLICE_X63Y52.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y9.ADDRAL7    net (fanout=1)        0.770   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.421ns (1.544ns logic, 6.877ns route)
                                                         (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Delay:                  8.516ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.311ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y52.D3        net (fanout=48)       1.378   dvi.dvi0/N47
    SLICE_X65Y52.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y9.ADDRAL9    net (fanout=1)        0.819   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.311ns (1.544ns logic, 6.767ns route)
                                                         (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  8.501ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.296ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X60Y51.D3        net (fanout=48)       1.442   dvi.dvi0/N47
    SLICE_X60Y51.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y9.ADDRAL6    net (fanout=1)        0.740   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.296ns (1.544ns logic, 6.752ns route)
                                                         (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Delay:                  8.457ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.223ns (Levels of Logic = 5)
  Clock Path Skew:      0.073ns (0.610 - 0.537)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y49.DQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C1        net (fanout=2)        1.037   dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.B1        net (fanout=48)       1.654   dvi.dvi0/N47
    SLICE_X65Y51.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y9.ADDRAL11   net (fanout=1)        0.905   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.223ns (1.565ns logic, 6.658ns route)
                                                         (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------
Delay:                  8.317ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.112ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.A6        net (fanout=3)        0.595   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Tilo                  0.374   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.B1        net (fanout=48)       1.654   dvi.dvi0/N47
    SLICE_X65Y51.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y9.ADDRAL11   net (fanout=1)        0.905   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.112ns (1.547ns logic, 6.565ns route)
                                                         (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Delay:                  8.267ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.033ns (Levels of Logic = 5)
  Clock Path Skew:      0.073ns (0.610 - 0.537)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y49.DQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C1        net (fanout=2)        1.037   dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.A1        net (fanout=48)       1.656   dvi.dvi0/N47
    SLICE_X65Y51.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y9.ADDRAL10   net (fanout=1)        0.713   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.033ns (1.565ns logic, 6.468ns route)
                                                         (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay:                  8.263ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.058ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X61Y50.C6        net (fanout=48)       1.108   dvi.dvi0/N47
    SLICE_X61Y50.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y9.ADDRAL12   net (fanout=1)        0.836   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.058ns (1.544ns logic, 6.514ns route)
                                                         (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay:                  8.244ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.039ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.D6        net (fanout=48)       1.087   dvi.dvi0/N47
    SLICE_X65Y51.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y9.ADDRAL8    net (fanout=1)        0.838   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.039ns (1.544ns logic, 6.495ns route)
                                                         (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay:                  8.229ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      8.024ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X60Y51.A5        net (fanout=48)       1.222   dvi.dvi0/N47
    SLICE_X60Y51.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(7)1
    RAMB36_X2Y9.ADDRAL13   net (fanout=1)        0.688   dvi.dvi0/read_pointer_clut(7)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        8.024ns (1.544ns logic, 6.480ns route)
                                                         (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Delay:                  8.205ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.971ns (Levels of Logic = 5)
  Clock Path Skew:      0.073ns (0.610 - 0.537)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y49.DQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C1        net (fanout=2)        1.037   dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X63Y52.C2        net (fanout=48)       1.537   dvi.dvi0/N47
    SLICE_X63Y52.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y9.ADDRAL7    net (fanout=1)        0.770   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.971ns (1.565ns logic, 6.406ns route)
                                                         (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay:                  8.127ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.922ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.A6        net (fanout=3)        0.595   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Tilo                  0.374   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.A1        net (fanout=48)       1.656   dvi.dvi0/N47
    SLICE_X65Y51.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y9.ADDRAL10   net (fanout=1)        0.713   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.922ns (1.547ns logic, 6.375ns route)
                                                         (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Delay:                  8.095ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.861ns (Levels of Logic = 5)
  Clock Path Skew:      0.073ns (0.610 - 0.537)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y49.DQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C1        net (fanout=2)        1.037   dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y52.D3        net (fanout=48)       1.378   dvi.dvi0/N47
    SLICE_X65Y52.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y9.ADDRAL9    net (fanout=1)        0.819   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.861ns (1.565ns logic, 6.296ns route)
                                                         (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay:                  8.080ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.846ns (Levels of Logic = 5)
  Clock Path Skew:      0.073ns (0.610 - 0.537)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y49.DQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C1        net (fanout=2)        1.037   dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X60Y51.D3        net (fanout=48)       1.442   dvi.dvi0/N47
    SLICE_X60Y51.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y9.ADDRAL6    net (fanout=1)        0.740   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.846ns (1.565ns logic, 6.281ns route)
                                                         (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Delay:                  8.070ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.805ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (0.610 - 0.568)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y49.BQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_1
    SLICE_X74Y49.C3        net (fanout=2)        0.640   dvi.dvi0/t.read_pointer_out_1
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.B1        net (fanout=48)       1.654   dvi.dvi0/N47
    SLICE_X65Y51.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y9.ADDRAL11   net (fanout=1)        0.905   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.805ns (1.544ns logic, 6.261ns route)
                                                         (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay:                  8.069ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.804ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (0.610 - 0.568)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y49.AQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_0
    SLICE_X74Y49.C2        net (fanout=2)        0.639   dvi.dvi0/t.read_pointer_out_0
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.B1        net (fanout=48)       1.654   dvi.dvi0/N47
    SLICE_X65Y51.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y9.ADDRAL11   net (fanout=1)        0.905   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.804ns (1.544ns logic, 6.260ns route)
                                                         (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay:                  8.065ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.860ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.A6        net (fanout=3)        0.595   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Tilo                  0.374   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X63Y52.C2        net (fanout=48)       1.537   dvi.dvi0/N47
    SLICE_X63Y52.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(1)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(1)1
    RAMB36_X2Y9.ADDRAL7    net (fanout=1)        0.770   dvi.dvi0/read_pointer_clut(1)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.860ns (1.547ns logic, 6.313ns route)
                                                         (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Delay:                  7.955ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.750ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.A6        net (fanout=3)        0.595   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Tilo                  0.374   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y52.D3        net (fanout=48)       1.378   dvi.dvi0/N47
    SLICE_X65Y52.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(3)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(3)1
    RAMB36_X2Y9.ADDRAL9    net (fanout=1)        0.819   dvi.dvi0/read_pointer_clut(3)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.750ns (1.547ns logic, 6.203ns route)
                                                         (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  7.940ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.fifo_ren (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.735ns (Levels of Logic = 5)
  Clock Path Skew:      0.102ns (0.610 - 0.508)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.fifo_ren to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X67Y57.BQ        Tcko                  0.450   dvi.dvi0/t.fifo_ren
                                                         dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C5        net (fanout=20)       1.508   dvi.dvi0/t.fifo_ren
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.A6        net (fanout=3)        0.595   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Tilo                  0.374   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X60Y51.D3        net (fanout=48)       1.442   dvi.dvi0/N47
    SLICE_X60Y51.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(0)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)1
    RAMB36_X2Y9.ADDRAL6    net (fanout=1)        0.740   dvi.dvi0/read_pointer_clut(0)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.735ns (1.547ns logic, 6.188ns route)
                                                         (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Delay:                  7.896ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.662ns (Levels of Logic = 5)
  Clock Path Skew:      0.073ns (0.610 - 0.537)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y49.DQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C1        net (fanout=2)        1.037   dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.A6        net (fanout=3)        0.595   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Tilo                  0.374   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_G
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.B1        net (fanout=48)       1.654   dvi.dvi0/N47
    SLICE_X65Y51.B         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(5)1
    RAMB36_X2Y9.ADDRAL11   net (fanout=1)        0.905   dvi.dvi0/read_pointer_clut(5)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.662ns (1.568ns logic, 6.094ns route)
                                                         (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Delay:                  7.880ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_1 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.615ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (0.610 - 0.568)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_1 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y49.BQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_1
    SLICE_X74Y49.C3        net (fanout=2)        0.640   dvi.dvi0/t.read_pointer_out_1
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.A1        net (fanout=48)       1.656   dvi.dvi0/N47
    SLICE_X65Y51.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y9.ADDRAL10   net (fanout=1)        0.713   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.615ns (1.544ns logic, 6.071ns route)
                                                         (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  7.879ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_0 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.614ns (Levels of Logic = 5)
  Clock Path Skew:      0.042ns (0.610 - 0.568)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_0 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X74Y49.AQ        Tcko                  0.450   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t.read_pointer_out_0
    SLICE_X74Y49.C2        net (fanout=2)        0.639   dvi.dvi0/t.read_pointer_out_0
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.A1        net (fanout=48)       1.656   dvi.dvi0/N47
    SLICE_X65Y51.A         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(4)1
    RAMB36_X2Y9.ADDRAL10   net (fanout=1)        0.713   dvi.dvi0/read_pointer_clut(4)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.614ns (1.544ns logic, 6.070ns route)
                                                         (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Delay:                  7.842ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.608ns (Levels of Logic = 5)
  Clock Path Skew:      0.073ns (0.610 - 0.537)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y49.DQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C1        net (fanout=2)        1.037   dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X61Y50.C6        net (fanout=48)       1.108   dvi.dvi0/N47
    SLICE_X61Y50.C         Tilo                  0.094   dvi.dvi0/read_pointer_clut(6)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(6)1
    RAMB36_X2Y9.ADDRAL12   net (fanout=1)        0.836   dvi.dvi0/read_pointer_clut(6)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.608ns (1.565ns logic, 6.043ns route)
                                                         (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Delay:                  7.823ns (data path - clock path skew + uncertainty)
  Source:               dvi.dvi0/t.read_pointer_out_6 (FF)
  Destination:          dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0 (RAM)
  Data Path Delay:      7.589ns (Levels of Logic = 5)
  Clock Path Skew:      0.073ns (0.610 - 0.537)
  Source Clock:         clkvga rising at 0.000ns
  Destination Clock:    clkvga rising at 15.385ns
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.543ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dvi.dvi0/t.read_pointer_out_6 to dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X72Y49.DQ        Tcko                  0.471   dvi.dvi0/t.read_pointer_out_6
                                                         dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C1        net (fanout=2)        1.037   dvi.dvi0/t.read_pointer_out_6
    SLICE_X74Y49.C         Tilo                  0.094   dvi.dvi0/t.read_pointer_out_3
                                                         dvi.dvi0/t_sync_not00012_SW0
    SLICE_X77Y49.A5        net (fanout=1)        0.552   N1050
    SLICE_X77Y49.A         Tilo                  0.094   N389
                                                         dvi.dvi0/t_sync_not00012
    SLICE_X67Y48.B1        net (fanout=3)        1.159   dvi.dvi0/v1_lock_and0000
    SLICE_X67Y48.AMUX      Topba                 0.371   dvi.dvi0/t.lock
                                                         dvi.dvi0/v1_lock_mux0002_F
                                                         dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A2        net (fanout=15)       1.351   dvi.dvi0/v1_lock_mux0002
    SLICE_X72Y48.A         Tilo                  0.094   dvi.dvi0/t.data_out_17
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(0)21
    SLICE_X65Y51.D6        net (fanout=48)       1.087   dvi.dvi0/N47
    SLICE_X65Y51.D         Tilo                  0.094   dvi.dvi0/read_pointer_clut(2)
                                                         dvi.dvi0/v1_read_pointer_clut_mux0006(2)1
    RAMB36_X2Y9.ADDRAL8    net (fanout=1)        0.838   dvi.dvi0/read_pointer_clut(2)
    RAMB36_X2Y9.CLKARDCLKL Trcck_ADDR            0.347   dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
                                                         dvi.dvi0/clutram/xc2v.x0/a6.x0/a9.x[0].r0
    ---------------------------------------------------  ---------------------------
    Total                                        7.589ns (1.565ns logic, 6.024ns route)
                                                         (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk_pad/xcv2.u0/ol
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_pad/xcv2.u0/ol             |     10.000ns|      7.142ns|      9.021ns|            0|            0|            0|     64887839|
| clkgen0/xc5l.v/clk0B          |     20.000ns|     18.041ns|          N/A|            0|            0|     64887836|            0|
| dvi.dvictrl0/clk_l            |     10.000ns|      8.332ns|          N/A|            0|            0|            3|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for clk_200
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk_200                        |      5.000ns|      4.939ns|      4.852ns|            0|            0|         7361|           32|
| ddrsp0.ddrc0/ddr_phy0/ddr_phy0|      5.000ns|      4.852ns|          N/A|            0|            0|           32|            0|
| /xc4v.ddr_phy0/clk_90ro       |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |   18.041|         |    2.244|         |
clk_200_n      |    3.938|         |         |         |
clk_200_p      |    3.938|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.511|         |         |         |
clk_200_n      |    4.939|    3.639|    2.469|         |
clk_200_p      |    4.939|    3.639|    2.469|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_200_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100        |    6.511|         |         |         |
clk_200_n      |    4.939|    3.639|    2.469|         |
clk_200_p      |    4.939|    3.639|    2.469|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 64954899 paths, 0 nets, and 37833 connections

Design statistics:
   Minimum period:  18.041ns{1}   (Maximum frequency:  55.429MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Dec 27 18:10:35 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 742 MB



