Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Dec 15 21:22:42 2023
| Host         : LAPTOP-UGQ0I2VJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file Dual_core_mcu_timing_summary_postroute_physopted.rpt -pb Dual_core_mcu_timing_summary_postroute_physopted.pb -rpx Dual_core_mcu_timing_summary_postroute_physopted.rpx
| Design       : Dual_core_mcu
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.515        0.000                      0                34558        0.065        0.000                      0                34558        2.000        0.000                       0                 17139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        5.515        0.000                      0                34558        0.065        0.000                      0                34558       11.250        0.000                       0                 17135  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.933ns  (logic 3.138ns (16.575%)  route 15.795ns (83.425%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 22.775 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.820    13.026    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.150 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_6/O
                         net (fo=4, routed)           0.429    13.579    PROGRAM_PROCESSOR/IR_processor_2[31]_i_6_n_0
    SLICE_X85Y26         LUT5 (Prop_lut5_I1_O)        0.124    13.703 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.388    14.092    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X85Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.216 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.218    16.434    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X52Y62         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.462    22.775    PROGRAM_PROCESSOR/clk_out1
    SLICE_X52Y62         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0/C
                         clock pessimism             -0.538    22.237    
                         clock uncertainty           -0.083    22.154    
    SLICE_X52Y62         FDRE (Setup_fdre_C_CE)      -0.205    21.949    PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0
  -------------------------------------------------------------------
                         required time                         21.949    
                         arrival time                         -16.434    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.515ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.933ns  (logic 3.138ns (16.575%)  route 15.795ns (83.425%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.225ns = ( 22.775 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.820    13.026    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.150 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_6/O
                         net (fo=4, routed)           0.429    13.579    PROGRAM_PROCESSOR/IR_processor_2[31]_i_6_n_0
    SLICE_X85Y26         LUT5 (Prop_lut5_I1_O)        0.124    13.703 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.388    14.092    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X85Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.216 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.218    16.434    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X52Y62         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.462    22.775    PROGRAM_PROCESSOR/clk_out1
    SLICE_X52Y62         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[25]/C
                         clock pessimism             -0.538    22.237    
                         clock uncertainty           -0.083    22.154    
    SLICE_X52Y62         FDRE (Setup_fdre_C_CE)      -0.205    21.949    PROGRAM_PROCESSOR/IR_processor_2_reg[25]
  -------------------------------------------------------------------
                         required time                         21.949    
                         arrival time                         -16.434    
  -------------------------------------------------------------------
                         slack                                  5.515    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 3.138ns (16.584%)  route 15.784ns (83.416%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 22.840 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.820    13.026    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.150 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_6/O
                         net (fo=4, routed)           0.429    13.579    PROGRAM_PROCESSOR/IR_processor_2[31]_i_6_n_0
    SLICE_X85Y26         LUT5 (Prop_lut5_I1_O)        0.124    13.703 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.388    14.092    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X85Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.216 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.208    16.423    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.527    22.840    PROGRAM_PROCESSOR/clk_out1
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]/C
                         clock pessimism             -0.538    22.302    
                         clock uncertainty           -0.083    22.219    
    SLICE_X57Y68         FDRE (Setup_fdre_C_CE)      -0.205    22.014    PROGRAM_PROCESSOR/IR_processor_2_reg[17]
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 3.138ns (16.584%)  route 15.784ns (83.416%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 22.840 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.820    13.026    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.150 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_6/O
                         net (fo=4, routed)           0.429    13.579    PROGRAM_PROCESSOR/IR_processor_2[31]_i_6_n_0
    SLICE_X85Y26         LUT5 (Prop_lut5_I1_O)        0.124    13.703 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.388    14.092    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X85Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.216 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.208    16.423    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.527    22.840    PROGRAM_PROCESSOR/clk_out1
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]/C
                         clock pessimism             -0.538    22.302    
                         clock uncertainty           -0.083    22.219    
    SLICE_X57Y68         FDRE (Setup_fdre_C_CE)      -0.205    22.014    PROGRAM_PROCESSOR/IR_processor_2_reg[18]
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 3.138ns (16.584%)  route 15.784ns (83.416%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 22.840 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.820    13.026    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.150 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_6/O
                         net (fo=4, routed)           0.429    13.579    PROGRAM_PROCESSOR/IR_processor_2[31]_i_6_n_0
    SLICE_X85Y26         LUT5 (Prop_lut5_I1_O)        0.124    13.703 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.388    14.092    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X85Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.216 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.208    16.423    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.527    22.840    PROGRAM_PROCESSOR/clk_out1
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__2/C
                         clock pessimism             -0.538    22.302    
                         clock uncertainty           -0.083    22.219    
    SLICE_X57Y68         FDRE (Setup_fdre_C_CE)      -0.205    22.014    PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__2
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 3.138ns (16.584%)  route 15.784ns (83.416%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 22.840 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.820    13.026    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.150 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_6/O
                         net (fo=4, routed)           0.429    13.579    PROGRAM_PROCESSOR/IR_processor_2[31]_i_6_n_0
    SLICE_X85Y26         LUT5 (Prop_lut5_I1_O)        0.124    13.703 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.388    14.092    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X85Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.216 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.208    16.423    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.527    22.840    PROGRAM_PROCESSOR/clk_out1
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1/C
                         clock pessimism             -0.538    22.302    
                         clock uncertainty           -0.083    22.219    
    SLICE_X57Y68         FDRE (Setup_fdre_C_CE)      -0.205    22.014    PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__1
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.591ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.922ns  (logic 3.138ns (16.584%)  route 15.784ns (83.416%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.160ns = ( 22.840 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.820    13.026    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.150 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_6/O
                         net (fo=4, routed)           0.429    13.579    PROGRAM_PROCESSOR/IR_processor_2[31]_i_6_n_0
    SLICE_X85Y26         LUT5 (Prop_lut5_I1_O)        0.124    13.703 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.388    14.092    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X85Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.216 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.208    16.423    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.527    22.840    PROGRAM_PROCESSOR/clk_out1
    SLICE_X57Y68         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/C
                         clock pessimism             -0.538    22.302    
                         clock uncertainty           -0.083    22.219    
    SLICE_X57Y68         FDRE (Setup_fdre_C_CE)      -0.205    22.014    PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1
  -------------------------------------------------------------------
                         required time                         22.014    
                         arrival time                         -16.423    
  -------------------------------------------------------------------
                         slack                                  5.591    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[22]_rep__3/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.769ns  (logic 3.014ns (16.059%)  route 15.755ns (83.941%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 22.764 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.424    12.630    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.754 f  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=19, routed)          0.786    13.540    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X84Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.664 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=54, routed)          2.606    16.270    PROGRAM_PROCESSOR/IR_processor_1[31]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[22]_rep__3/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.451    22.764    PROGRAM_PROCESSOR/clk_out1
    SLICE_X51Y73         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[22]_rep__3/C
                         clock pessimism             -0.538    22.226    
                         clock uncertainty           -0.083    22.143    
    SLICE_X51Y73         FDRE (Setup_fdre_C_CE)      -0.205    21.938    PROGRAM_PROCESSOR/IR_processor_1_reg[22]_rep__3
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                         -16.270    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_1_reg[23]_rep__5/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.769ns  (logic 3.014ns (16.059%)  route 15.755ns (83.941%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT4=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.236ns = ( 22.764 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.424    12.630    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y25         LUT6 (Prop_lut6_I1_O)        0.124    12.754 f  PROGRAM_PROCESSOR/IR_processor_1[31]_i_4/O
                         net (fo=19, routed)          0.786    13.540    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_n_0
    SLICE_X84Y29         LUT6 (Prop_lut6_I2_O)        0.124    13.664 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_1/O
                         net (fo=54, routed)          2.606    16.270    PROGRAM_PROCESSOR/IR_processor_1[31]_i_1_n_0
    SLICE_X51Y73         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[23]_rep__5/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.451    22.764    PROGRAM_PROCESSOR/clk_out1
    SLICE_X51Y73         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_1_reg[23]_rep__5/C
                         clock pessimism             -0.538    22.226    
                         clock uncertainty           -0.083    22.143    
    SLICE_X51Y73         FDRE (Setup_fdre_C_CE)      -0.205    21.938    PROGRAM_PROCESSOR/IR_processor_1_reg[23]_rep__5
  -------------------------------------------------------------------
                         required time                         21.938    
                         arrival time                         -16.270    
  -------------------------------------------------------------------
                         slack                                  5.668    

Slack (MET) :             5.668ns  (required time - arrival time)
  Source:                 registers_management/new_data_register_reg_sub_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.781ns  (logic 3.138ns (16.708%)  route 15.643ns (83.292%))
  Logic Levels:           14  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.223ns = ( 22.777 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.498ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.726    -2.498    registers_management/clk_out1
    SLICE_X82Y29         FDRE                                         r  registers_management/new_data_register_reg_sub_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y29         FDRE (Prop_fdre_C_Q)         0.518    -1.980 r  registers_management/new_data_register_reg_sub_reg[9]/Q
                         net (fo=66, routed)          4.808     2.828    registers_management/p_0_in40_in
    SLICE_X37Y107        LUT4 (Prop_lut4_I1_O)        0.124     2.952 f  registers_management/MAIN_RPOCESSOR_BLOCK.registers_owner[9][50]_i_2/O
                         net (fo=8, routed)           1.066     4.017    registers_management/registers_renew[9][50]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     4.141 r  registers_management/PC[9]_i_475/O
                         net (fo=1, routed)           0.000     4.141    registers_management/PC[9]_i_475_n_0
    SLICE_X40Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     4.358 r  registers_management/PC_reg[9]_i_189/O
                         net (fo=1, routed)           0.713     5.072    registers_management/PC_reg[9]_i_189_n_0
    SLICE_X44Y100        LUT6 (Prop_lut6_I3_O)        0.299     5.371 r  registers_management/PC[9]_i_83/O
                         net (fo=7, routed)           2.612     7.982    registers_management/PC[9]_i_83_n_0
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.124     8.106 r  registers_management/IR_processor_1[31]_i_88/O
                         net (fo=1, routed)           0.000     8.106    registers_management/IR_processor_1[31]_i_88_n_0
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.486 r  registers_management/IR_processor_1_reg[31]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.486    registers_management/IR_processor_1_reg[31]_i_73_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.603 r  registers_management/IR_processor_1_reg[31]_i_59/CO[3]
                         net (fo=1, routed)           0.001     8.604    registers_management/IR_processor_1_reg[31]_i_59_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.721 r  registers_management/IR_processor_1_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     8.721    registers_management/IR_processor_1_reg[31]_i_30_n_0
    SLICE_X46Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.036 f  registers_management/IR_processor_1_reg[31]_i_16/O[3]
                         net (fo=2, routed)           2.291    11.327    registers_management/O[1]
    SLICE_X83Y27         LUT6 (Prop_lut6_I1_O)        0.307    11.634 r  registers_management/IR_processor_1[31]_i_12/O
                         net (fo=2, routed)           0.448    12.082    PROGRAM_PROCESSOR/IR_processor_1[31]_i_4_1
    SLICE_X83Y26         LUT6 (Prop_lut6_I0_O)        0.124    12.206 r  PROGRAM_PROCESSOR/IR_processor_1[31]_i_6/O
                         net (fo=3, routed)           0.820    13.026    PROGRAM_PROCESSOR/IR_processor_1[31]_i_6_n_0
    SLICE_X83Y26         LUT2 (Prop_lut2_I0_O)        0.124    13.150 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_6/O
                         net (fo=4, routed)           0.429    13.579    PROGRAM_PROCESSOR/IR_processor_2[31]_i_6_n_0
    SLICE_X85Y26         LUT5 (Prop_lut5_I1_O)        0.124    13.703 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_2/O
                         net (fo=19, routed)          0.388    14.092    PROGRAM_PROCESSOR/IR_processor_2[31]_i_2_n_0
    SLICE_X85Y27         LUT6 (Prop_lut6_I1_O)        0.124    14.216 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.067    16.283    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X51Y59         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       1.464    22.777    PROGRAM_PROCESSOR/clk_out1
    SLICE_X51Y59         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1/C
                         clock pessimism             -0.538    22.239    
                         clock uncertainty           -0.083    22.156    
    SLICE_X51Y59         FDRE (Setup_fdre_C_CE)      -0.205    21.951    PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1
  -------------------------------------------------------------------
                         required time                         21.951    
                         arrival time                         -16.283    
  -------------------------------------------------------------------
                         slack                                  5.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.227ns (53.882%)  route 0.194ns (46.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.584    -0.596    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/clk_out1
    SLICE_X59Y49         FDRE                                         r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.468 r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq_reg[19]/Q
                         net (fo=3, routed)           0.194    -0.273    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq_reg_n_0_[19]
    SLICE_X60Y50         LUT3 (Prop_lut3_I0_O)        0.099    -0.174 r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq_next[20]
    SLICE_X60Y50         FDRE                                         r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.849    -0.370    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/clk_out1
    SLICE_X60Y50         FDRE                                         r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq_reg[20]/C
                         clock pessimism              0.040    -0.330    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.091    -0.239    ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.alu/operand_1_seq_reg[20]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.addr_wr_pm_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            IMEM/addr_wr_buf_reg[6]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.275%)  route 0.259ns (64.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.554    -0.626    ISSUE_PROCESSOR_1/clk_out1
    SLICE_X47Y19         FDRE                                         r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.addr_wr_pm_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.addr_wr_pm_reg_reg[6]/Q
                         net (fo=12, routed)          0.259    -0.226    IMEM/addr_wr_buf_reg[9]_0[6]
    SLICE_X50Y18         FDRE                                         r  IMEM/addr_wr_buf_reg[6]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.816    -0.403    IMEM/clk_out1
    SLICE_X50Y18         FDRE                                         r  IMEM/addr_wr_buf_reg[6]_rep__4/C
                         clock pessimism              0.035    -0.368    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.076    -0.292    IMEM/addr_wr_buf_reg[6]_rep__4
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.addr_wr_pm_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            IMEM/addr_wr_buf_reg[6]_rep__3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.099%)  route 0.261ns (64.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.403ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.554    -0.626    ISSUE_PROCESSOR_1/clk_out1
    SLICE_X47Y19         FDRE                                         r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.addr_wr_pm_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  ISSUE_PROCESSOR_1/MAIN_RPOCESSOR_BLOCK.addr_wr_pm_reg_reg[6]/Q
                         net (fo=12, routed)          0.261    -0.224    IMEM/addr_wr_buf_reg[9]_0[6]
    SLICE_X50Y18         FDRE                                         r  IMEM/addr_wr_buf_reg[6]_rep__3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.816    -0.403    IMEM/clk_out1
    SLICE_X50Y18         FDRE                                         r  IMEM/addr_wr_buf_reg[6]_rep__3/C
                         clock pessimism              0.035    -0.368    
    SLICE_X50Y18         FDRE (Hold_fdre_C_D)         0.076    -0.292    IMEM/addr_wr_buf_reg[6]_rep__3
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.547%)  route 0.207ns (59.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.664    -0.515    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X80Y107        FDRE                                         r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.207    -0.167    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/ADDRD3
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.937    -0.282    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/WCLK
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.198    -0.480    
    SLICE_X82Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.240    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.547%)  route 0.207ns (59.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.664    -0.515    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X80Y107        FDRE                                         r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.207    -0.167    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/ADDRD3
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.937    -0.282    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/WCLK
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.198    -0.480    
    SLICE_X82Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.240    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.547%)  route 0.207ns (59.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.664    -0.515    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X80Y107        FDRE                                         r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.207    -0.167    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/ADDRD3
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.937    -0.282    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/WCLK
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.198    -0.480    
    SLICE_X82Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.240    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.547%)  route 0.207ns (59.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.664    -0.515    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X80Y107        FDRE                                         r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.207    -0.167    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/ADDRD3
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.937    -0.282    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/WCLK
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.198    -0.480    
    SLICE_X82Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.240    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.547%)  route 0.207ns (59.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.664    -0.515    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X80Y107        FDRE                                         r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.207    -0.167    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/ADDRD3
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.937    -0.282    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/WCLK
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.198    -0.480    
    SLICE_X82Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.240    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.547%)  route 0.207ns (59.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.664    -0.515    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X80Y107        FDRE                                         r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.207    -0.167    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/ADDRD3
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.937    -0.282    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/WCLK
    SLICE_X82Y107        RAMD32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.198    -0.480    
    SLICE_X82Y107        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.240    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.547%)  route 0.207ns (59.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.282ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    0.198ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.664    -0.515    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/clk_out1
    SLICE_X80Y107        FDRE                                         r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.374 r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.207    -0.167    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/ADDRD3
    SLICE_X82Y107        RAMS32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17133, routed)       0.937    -0.282    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/WCLK
    SLICE_X82Y107        RAMS32                                       r  UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.198    -0.480    
    SLICE_X82Y107        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.240    UART_PERIPHERAL_2/FIFO_RX_BLOCK.fifo_rx/buffer_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  system_tick/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X92Y60    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X85Y57    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X85Y57    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X88Y54    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X88Y54    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X85Y57    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X88Y54    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X88Y57    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y51    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y51    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y51    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y51    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.data_type_mbuf_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X86Y56    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y62    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_42_47/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y63    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_48_53/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X82Y63    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_48_53/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  system_tick/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT



