# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.0 Build 156 04/24/2013 SJ Full Version
# Date created = 21:25:49  November 19, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Scanner_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C55F484C8
set_global_assignment -name TOP_LEVEL_ENTITY Scanner
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:25:49  NOVEMBER 19, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION 13.0
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name VERILOG_FILE Seven_Segment_Display.v
set_global_assignment -name VERILOG_FILE Frequency_Divider.v
set_global_assignment -name VERILOG_FILE Selector.v
set_global_assignment -name BDF_FILE Scanner.bdf
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_location_assignment PIN_T1 -to clk_50mhz
set_location_assignment PIN_AB20 -to DS1
set_location_assignment PIN_Y21 -to DS2
set_location_assignment PIN_Y22 -to DS3
set_location_assignment PIN_W22 -to DS4
set_location_assignment PIN_V22 -to DS5
set_location_assignment PIN_U22 -to DS6
set_location_assignment PIN_AA17 -to DS7
set_location_assignment PIN_V16 -to DS8
set_location_assignment PIN_AA20 -to LA
set_location_assignment PIN_W20 -to LB
set_location_assignment PIN_R21 -to LC
set_location_assignment PIN_P21 -to LD
set_location_assignment PIN_N21 -to LE
set_location_assignment PIN_N20 -to LF
set_location_assignment PIN_M21 -to LG
set_location_assignment PIN_D6 -to data8[3]
set_location_assignment PIN_C8 -to data8[2]
set_location_assignment PIN_E7 -to data8[1]
set_location_assignment PIN_F8 -to data8[0]
set_location_assignment PIN_N18 -to data7[3]
set_location_assignment PIN_M20 -to data7[2]
set_location_assignment PIN_AA15 -to data7[1]
set_location_assignment PIN_V13 -to data7[0]
set_location_assignment PIN_C7 -to data6[3]
set_location_assignment PIN_E6 -to data6[2]
set_location_assignment PIN_F7 -to data6[1]
set_location_assignment PIN_A3 -to data6[0]
set_location_assignment PIN_AB17 -to data5[3]
set_location_assignment PIN_AB18 -to data5[2]
set_location_assignment PIN_C3 -to data5[1]
set_location_assignment PIN_E5 -to data5[0]
set_global_assignment -name SIMULATION_MODE TIMING
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name VECTOR_WAVEFORM_FILE Selector.vwf
set_global_assignment -name EDA_GENERATE_FUNCTIONAL_NETLIST OFF -section_id eda_simulation
set_global_assignment -name VECTOR_WAVEFORM_FILE Seven_Segment_Display.vwf
set_global_assignment -name VERILOG_FILE Chooser.v
set_global_assignment -name VECTOR_WAVEFORM_FILE Frequency_Divider.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE output_files/Scanner.vwf
set_location_assignment PIN_AB15 -to pin_name1
set_global_assignment -name VECTOR_WAVEFORM_FILE Scanner.vwf
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE "D:/16021019/Scanner/Scanner.vwf"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top