/* Generated by Yosys 0.60+39 (git sha1 49feaa114, g++ 15.2.1 -fPIC -O3) */

module fp_mul16(clk, X, Y, R);
  input clk;
  wire clk;
  input [33:0] X;
  wire [33:0] X;
  input [33:0] Y;
  wire [33:0] Y;
  output [33:0] R;
  wire [33:0] R;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [1:0] _07_;
  wire [9:0] _08_;
  wire [47:0] _09_;
  wire _10_;
  wire [9:0] _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire [32:0] _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire [9:0] _22_;
  wire _23_;
  wire [1:0] _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire [1:0] _30_;
  reg _31_;
  reg [1:0] _32_;
  wire [47:0] _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire [9:0] bias;
  wire [1:0] exc;
  wire [1:0] exc_d1;
  wire [1:0] excpostnorm;
  wire [3:0] excsel;
  wire [9:0] exppostnorm;
  wire [32:0] expsig;
  wire [32:0] expsigpostround;
  wire [9:0] expsum;
  wire [9:0] expsumpresub;
  wire [7:0] expx;
  wire [7:0] expy;
  wire [1:0] finalexc;
  wire guard;
  wire norm;
  wire round;
  wire sign;
  wire sign_d1;
  wire [47:0] sigprod;
  wire [47:0] sigprodext;
  wire [23:0] sigx;
  wire [23:0] sigy;
  wire sticky;
  assign _26_ = exc_d1 == 2'h2;
  assign _27_ = _25_ | _26_;
  assign _28_ = exc_d1 == 2'h0;
  assign _29_ = _27_ | _28_;
  function [1:0] \:105 ;
    input [1:0] a;
    input [1:0] b;
    input [0:0] s;
    (* parallel_case *)
    casez (s)
      1'b1:
        \:105  = b[1:0];
      default:
        \:105  = a;
    endcase
  endfunction
  assign _30_ = \:105 (excpostnorm, exc_d1, _29_);
  always @(posedge clk)
    _31_ <= sign;
  always @(posedge clk)
    _32_ <= exc;
  assign _11_ = { 2'h0, expx } + { 2'h0, expy };
  assign _22_ = expsumpresub - bias;
  assign _34_ = excsel == 4'h0;
  assign _35_ = excsel == 4'h1;
  assign _36_ = _34_ | _35_;
  assign _37_ = excsel == 4'h4;
  assign _38_ = _36_ | _37_;
  assign _01_ = excsel == 4'h5;
  assign _02_ = excsel == 4'h6;
  assign _03_ = excsel == 4'h9;
  assign _04_ = _02_ | _03_;
  assign _05_ = excsel == 4'ha;
  assign _06_ = _04_ | _05_;
  function [1:0] \:52 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* parallel_case *)
    casez (s)
      3'b??1:
        \:52  = b[1:0];
      3'b?1?:
        \:52  = b[3:2];
      3'b1??:
        \:52  = b[5:4];
      default:
        \:52  = a;
    endcase
  endfunction
  assign _07_ = \:52 (2'h3, 6'h24, { _06_, _01_, _38_ });
  assign _08_ = expsum + { 9'h000, norm };
  assign _09_ = norm ? { sigprod[46:0], 1'h0 } : { sigprod[45:0], 2'h0 };
  assign _10_ = sigprodext[23:0] == 24'h000000;
  assign _12_ = _10_ ? 1'h0 : 1'h1;
  assign _13_ = ~ sigprodext[25];
  assign _14_ = guard & _13_;
  assign _15_ = _14_ | sigprodext[25];
  assign _16_ = sticky & _15_;
  assign _18_ = expsigpostround[32:31] == 2'h0;
  assign _19_ = expsigpostround[32:31] == 2'h1;
  assign _00_ = X[31] ^ Y[31];
  assign _20_ = expsigpostround[32:31] == 2'h3;
  assign _21_ = expsigpostround[32:31] == 2'h2;
  assign _23_ = _20_ | _21_;
  function [1:0] \:96 ;
    input [1:0] a;
    input [5:0] b;
    input [2:0] s;
    (* parallel_case *)
    casez (s)
      3'b??1:
        \:96  = b[1:0];
      3'b?1?:
        \:96  = b[3:2];
      3'b1??:
        \:96  = b[5:4];
      default:
        \:96  = a;
    endcase
  endfunction
  assign _24_ = \:96 (2'h3, 6'h09, { _23_, _19_, _18_ });
  assign _25_ = exc_d1 == 2'h3;
  IntAdder_33_Freq400_uid9 roundingadder (
    .Cin(round),
    .R(_17_),
    .X(expsig),
    .Y(33'h000000000),
    .clk(clk)
  );
  IntMultiplier_24x24_48_Freq400_uid5 significandmultiplication (
    .R(_33_),
    .X(sigx),
    .Y(sigy),
    .clk(clk)
  );
  assign sign = _00_;
  assign sign_d1 = _31_;
  assign expx = X[30:23];
  assign expy = Y[30:23];
  assign expsumpresub = _11_;
  assign bias = 10'h07f;
  assign expsum = _22_;
  assign sigx = { 1'h1, X[22:0] };
  assign sigy = { 1'h1, Y[22:0] };
  assign sigprod = _33_;
  assign excsel = { X[33:32], Y[33:32] };
  assign exc = _07_;
  assign exc_d1 = _32_;
  assign norm = sigprod[47];
  assign exppostnorm = _08_;
  assign sigprodext = _09_;
  assign expsig = { exppostnorm, sigprodext[47:25] };
  assign sticky = sigprodext[24];
  assign guard = _12_;
  assign round = _16_;
  assign expsigpostround = _17_;
  assign excpostnorm = _24_;
  assign finalexc = _30_;
  assign R = { finalexc, sign_d1, expsigpostround[30:0] };
endmodule
