Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto df86eb32c0ba486fb7f84ca4bba9451d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot datapath_tb_behav xil_defaultlib.datapath_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port exmem_rd [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:153]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port exmemRD [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:156]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Mux32Bit2To1
Compiling module xil_defaultlib.ProgramCounter
Compiling module xil_defaultlib.PCAdder
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.IFIDReg
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignExtension
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.IDEXReg
Compiling module xil_defaultlib.ALU32Bit
Compiling module xil_defaultlib.Mux32Bit3To1
Compiling module xil_defaultlib.Mux1Bit
Compiling module xil_defaultlib.hitolowregister
Compiling module xil_defaultlib.EXMEMReg
Compiling module xil_defaultlib.StoreMux
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.BranchAndGate
Compiling module xil_defaultlib.MEMWBReg
Compiling module xil_defaultlib.ForwardingUnit
Compiling module xil_defaultlib.HazardDetectionUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.datapath_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot datapath_tb_behav
