{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683377489764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683377489764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 18:21:29 2023 " "Processing started: Sat May 06 18:21:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683377489764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683377489764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe_reg_control -c pipe_reg_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_reg_control -c pipe_reg_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683377489765 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683377490221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683377490221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_reg_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipe_reg_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipe_reg_control-Behavioral " "Found design unit 1: pipe_reg_control-Behavioral" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683377501544 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipe_reg_control " "Found entity 1: pipe_reg_control" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683377501544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683377501544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipe_reg_control " "Elaborating entity \"pipe_reg_control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683377501579 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683377502162 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683377502609 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683377502609 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[0\] " "No output dependent on input pin \"instruction\[0\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[1\] " "No output dependent on input pin \"instruction\[1\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[2\] " "No output dependent on input pin \"instruction\[2\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[3\] " "No output dependent on input pin \"instruction\[3\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[4\] " "No output dependent on input pin \"instruction\[4\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[5\] " "No output dependent on input pin \"instruction\[5\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[6\] " "No output dependent on input pin \"instruction\[6\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[7\] " "No output dependent on input pin \"instruction\[7\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[8\] " "No output dependent on input pin \"instruction\[8\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[9\] " "No output dependent on input pin \"instruction\[9\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[10\] " "No output dependent on input pin \"instruction\[10\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "instruction\[11\] " "No output dependent on input pin \"instruction\[11\]\"" {  } { { "pipe_reg_control.vhd" "" { Text "D:/EE@IITB/Microprocessors/Project/Entities/Pipe_Register_control/pipe_reg_control.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683377502682 "|pipe_reg_control|instruction[11]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683377502682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "34 " "Implemented 34 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683377502683 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683377502683 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10 " "Implemented 10 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683377502683 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683377502683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683377502712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 18:21:42 2023 " "Processing ended: Sat May 06 18:21:42 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683377502712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683377502712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683377502712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683377502712 ""}
