

================================================================
== Vivado HLS Report for 'subconv_1x1_8_p'
================================================================
* Date:           Sat Dec 15 03:40:12 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1048417|  1048417|  1048417|  1048417|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  1048416|  1048416|     21842|          -|          -|    48|    no    |
        | + Loop 1.1          |    21840|    21840|      2730|          -|          -|     8|    no    |
        |  ++ Loop 1.1.1      |     2728|     2728|       341|          -|          -|     8|    no    |
        |   +++ Loop 1.1.1.1  |      336|      336|         7|          -|          -|    48|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 14
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / (!exitcond)
	12  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	5  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_15 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:266
:0  br label %.loopexit


 <State 2>: 3.88ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i6 [ 0, %0 ], [ %co_8, %.loopexit.loopexit ]

ST_2: exitcond1 (8)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:266
.loopexit:1  %exitcond1 = icmp eq i6 %co, -16

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_2: co_8 (10)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:266
.loopexit:3  %co_8 = add i6 %co, 1

ST_2: StgValue_20 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:266
.loopexit:4  br i1 %exitcond1, label %3, label %.preheader61.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
.preheader61.preheader:0  %tmp = zext i6 %co to i64

ST_2: tmp_s (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:266
.preheader61.preheader:1  %tmp_s = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %co, i6 0)

ST_2: p_shl2_cast (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:266
.preheader61.preheader:2  %p_shl2_cast = zext i12 %tmp_s to i13

ST_2: tmp_145 (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:266
.preheader61.preheader:3  %tmp_145 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %co, i4 0)

ST_2: p_shl3_cast (17)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
.preheader61.preheader:4  %p_shl3_cast = zext i10 %tmp_145 to i13

ST_2: tmp_146 (18)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:271
.preheader61.preheader:5  %tmp_146 = sub i13 %p_shl2_cast, %p_shl3_cast

ST_2: tmp_147 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:266
.preheader61.preheader:6  %tmp_147 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %co, i3 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:266
.preheader61.preheader:7  %p_shl_cast = zext i9 %tmp_147 to i10

ST_2: tmp_148 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:266
.preheader61.preheader:8  %tmp_148 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
.preheader61.preheader:9  %p_shl1_cast = zext i7 %tmp_148 to i10

ST_2: tmp_149 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:274
.preheader61.preheader:10  %tmp_149 = add i10 %p_shl1_cast, %p_shl_cast

ST_2: bias_V_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273
.preheader61.preheader:11  %bias_V_addr = getelementptr [48 x i8]* %bias_V, i64 0, i64 %tmp

ST_2: StgValue_33 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:267
.preheader61.preheader:12  br label %.preheader61

ST_2: StgValue_34 (147)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:278
:0  ret void


 <State 3>: 4.66ns
ST_3: h (27)  [1/1] 0.00ns
.preheader61:0  %h = phi i4 [ %h_8, %2 ], [ 1, %.preheader61.preheader ]

ST_3: exitcond2 (28)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:267
.preheader61:1  %exitcond2 = icmp eq i4 %h, -7

ST_3: empty_52 (29)  [1/1] 0.00ns
.preheader61:2  %empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: StgValue_38 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:267
.preheader61:3  br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader

ST_3: tmp_cast (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
.preheader.preheader:0  %tmp_cast = zext i4 %h to i10

ST_3: tmp_150 (33)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:274
.preheader.preheader:1  %tmp_150 = add i10 %tmp_cast, %tmp_149

ST_3: tmp_151 (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
.preheader.preheader:2  %tmp_151 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_150, i3 0)

ST_3: p_shl4_cast (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
.preheader.preheader:3  %p_shl4_cast = zext i13 %tmp_151 to i14

ST_3: tmp_152 (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
.preheader.preheader:4  %tmp_152 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_150, i1 false)

ST_3: p_shl5_cast (37)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
.preheader.preheader:5  %p_shl5_cast = zext i11 %tmp_152 to i14

ST_3: tmp_153 (38)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:274
.preheader.preheader:6  %tmp_153 = add i14 %p_shl4_cast, %p_shl5_cast

ST_3: StgValue_46 (39)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:268
.preheader.preheader:7  br label %.preheader

ST_3: StgValue_47 (145)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.10ns
ST_4: w (41)  [1/1] 0.00ns
.preheader:0  %w = phi i4 [ %w_8, %_ifconv1 ], [ 1, %.preheader.preheader ]

ST_4: exitcond3 (42)  [1/1] 3.10ns  loc: acceleartor_hls_padding/components.cpp:268
.preheader:1  %exitcond3 = icmp eq i4 %w, -7

ST_4: empty_53 (43)  [1/1] 0.00ns
.preheader:2  %empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_4: StgValue_51 (44)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:268
.preheader:3  br i1 %exitcond3, label %2, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78

ST_4: tmp_116_cast (46)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:0  %tmp_116_cast = zext i4 %w to i14

ST_4: tmp_154 (47)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:274
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:1  %tmp_154 = add i14 %tmp_153, %tmp_116_cast

ST_4: tmp_172_cast (48)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:2  %tmp_172_cast = zext i14 %tmp_154 to i64

ST_4: output_V_addr (49)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:3  %output_V_addr = getelementptr [4800 x i8]* %output_V, i64 0, i64 %tmp_172_cast

ST_4: StgValue_56 (50)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:270
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78:4  br label %1

ST_4: h_8 (142)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:267
:0  %h_8 = add i4 %h, 1

ST_4: StgValue_58 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:267
:1  br label %.preheader61


 <State 5>: 7.57ns
ST_5: p_Val2_s (52)  [1/1] 0.00ns
:0  %p_Val2_s = phi i8 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %sum_V, %_ifconv ]

ST_5: ci (53)  [1/1] 0.00ns
:1  %ci = phi i6 [ 0, %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i78 ], [ %ci_2, %_ifconv ]

ST_5: exitcond (54)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:270
:2  %exitcond = icmp eq i6 %ci, -16

ST_5: empty_54 (55)  [1/1] 0.00ns
:3  %empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 48, i64 48)

ST_5: ci_2 (56)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:270
:4  %ci_2 = add i6 %ci, 1

ST_5: StgValue_64 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:270
:5  br i1 %exitcond, label %_ifconv1, label %_ifconv

ST_5: tmp_121_cast (59)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:270
_ifconv:0  %tmp_121_cast = zext i6 %ci to i13

ST_5: tmp_155 (60)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:270
_ifconv:1  %tmp_155 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %ci, i3 0)

ST_5: p_shl8_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:270
_ifconv:2  %p_shl8_cast = zext i9 %tmp_155 to i10

ST_5: tmp_156 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:270
_ifconv:3  %tmp_156 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %ci, i1 false)

ST_5: p_shl9_cast (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:4  %p_shl9_cast = zext i7 %tmp_156 to i10

ST_5: tmp_158 (64)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:5  %tmp_158 = add i10 %p_shl8_cast, %p_shl9_cast

ST_5: tmp_159 (65)  [1/1] 1.86ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:6  %tmp_159 = add i10 %tmp_cast, %tmp_158

ST_5: tmp_160 (66)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:7  %tmp_160 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_159, i3 0)

ST_5: p_shl6_cast (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:8  %p_shl6_cast = zext i13 %tmp_160 to i14

ST_5: tmp_161 (68)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:9  %tmp_161 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_159, i1 false)

ST_5: p_shl7_cast (69)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:10  %p_shl7_cast = zext i11 %tmp_161 to i14

ST_5: tmp_162 (70)  [1/1] 1.92ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:11  %tmp_162 = add i14 %p_shl6_cast, %p_shl7_cast

ST_5: tmp_163 (71)  [1/1] 1.92ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:12  %tmp_163 = add i14 %tmp_116_cast, %tmp_162

ST_5: tmp_164 (74)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:15  %tmp_164 = add i13 %tmp_121_cast, %tmp_146

ST_5: tmp_181_cast (75)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:16  %tmp_181_cast = sext i13 %tmp_164 to i64

ST_5: weight_V_addr (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:17  %weight_V_addr = getelementptr [2304 x i8]* %weight_V, i64 0, i64 %tmp_181_cast

ST_5: weight_V_load (77)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_5: p_Val2_51 (120)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:273
_ifconv1:1  %p_Val2_51 = load i8* %bias_V_addr, align 1

ST_5: w_8 (139)  [1/1] 2.35ns  loc: acceleartor_hls_padding/components.cpp:268
_ifconv1:20  %w_8 = add i4 1, %w


 <State 6>: 3.25ns
ST_6: tmp_180_cast (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:13  %tmp_180_cast = zext i14 %tmp_163 to i64

ST_6: input_V_addr (73)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:14  %input_V_addr = getelementptr [4800 x i8]* %input_V, i64 0, i64 %tmp_180_cast

ST_6: weight_V_load (77)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:18  %weight_V_load = load i8* %weight_V_addr, align 1

ST_6: input_V_load (79)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:20  %input_V_load = load i8* %input_V_addr, align 1


 <State 7>: 3.25ns
ST_7: input_V_load (79)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:20  %input_V_load = load i8* %input_V_addr, align 1


 <State 8>: 6.43ns
ST_8: OP1_V (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:19  %OP1_V = sext i8 %weight_V_load to i16

ST_8: OP2_V (80)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:21  %OP2_V = sext i8 %input_V_load to i16

ST_8: p_Val2_54 (81)  [1/1] 6.43ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:22  %p_Val2_54 = mul i16 %OP1_V, %OP2_V

ST_8: tmp_166 (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:28  %tmp_166 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_54, i32 5)


 <State 9>: 6.78ns
ST_9: tmp_122 (82)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:23  %tmp_122 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_Val2_s, i6 0)

ST_9: tmp_160_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:24  %tmp_160_cast = sext i14 %tmp_122 to i16

ST_9: p_Val2_55 (84)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:25  %p_Val2_55 = add i16 %tmp_160_cast, %p_Val2_54

ST_9: signbit (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:26  %signbit = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_55, i32 15)

ST_9: p_Val2_56 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:27  %p_Val2_56 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %p_Val2_55, i32 6, i32 13)

ST_9: tmp_123 (88)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:29  %tmp_123 = zext i1 %tmp_166 to i8

ST_9: tmp_167 (89)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node carry)
_ifconv:30  %tmp_167 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_55, i32 13)

ST_9: p_Val2_57 (90)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:31  %p_Val2_57 = add i8 %p_Val2_56, %tmp_123

ST_9: newsignbit (91)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:32  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_57, i32 7)

ST_9: tmp_124 (92)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node carry)
_ifconv:33  %tmp_124 = xor i1 %newsignbit, true

ST_9: carry (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271 (out node of the LUT)
_ifconv:34  %carry = and i1 %tmp_167, %tmp_124

ST_9: tmp_126 (95)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:36  %tmp_126 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %p_Val2_55, i32 14, i32 15)


 <State 10>: 8.28ns
ST_10: tmp_169 (94)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:35  %tmp_169 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_55, i32 14)

ST_10: Range1_all_ones (96)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:37  %Range1_all_ones = icmp eq i2 %tmp_126, -1

ST_10: Range1_all_zeros (97)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:38  %Range1_all_zeros = icmp eq i2 %tmp_126, 0

ST_10: deleted_zeros (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:39  %deleted_zeros = select i1 %carry, i1 %Range1_all_ones, i1 %Range1_all_zeros

ST_10: tmp_125 (99)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:40  %tmp_125 = xor i1 %tmp_169, true

ST_10: p_41_i_i (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:41  %p_41_i_i = and i1 %signbit, %tmp_125

ST_10: deleted_ones (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node brmerge40_demorgan_i)
_ifconv:42  %deleted_ones = select i1 %carry, i1 %p_41_i_i, i1 %Range1_all_ones

ST_10: p_38_i_i (102)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:43  %p_38_i_i = and i1 %carry, %Range1_all_ones

ST_10: p_not_i_i (103)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:44  %p_not_i_i = xor i1 %deleted_zeros, true

ST_10: brmerge_i_i8 (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:45  %brmerge_i_i8 = or i1 %newsignbit, %p_not_i_i

ST_10: tmp_127 (105)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271
_ifconv:46  %tmp_127 = xor i1 %signbit, true

ST_10: overflow (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node brmerge_i_i_i)
_ifconv:47  %overflow = and i1 %brmerge_i_i8, %tmp_127

ST_10: brmerge40_demorgan_i (107)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271 (out node of the LUT)
_ifconv:48  %brmerge40_demorgan_i = and i1 %newsignbit, %deleted_ones

ST_10: tmp2_demorgan (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node underflow)
_ifconv:49  %tmp2_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

ST_10: tmp2 (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node underflow)
_ifconv:50  %tmp2 = xor i1 %tmp2_demorgan, true

ST_10: underflow (110)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271 (out node of the LUT)
_ifconv:51  %underflow = and i1 %signbit, %tmp2

ST_10: brmerge_i_i_i (111)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271 (out node of the LUT)
_ifconv:52  %brmerge_i_i_i = or i1 %underflow, %overflow


 <State 11>: 4.14ns
ST_11: tmp3 (112)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node sum_V)
_ifconv:53  %tmp3 = or i1 %brmerge40_demorgan_i, %tmp_127

ST_11: underflow_not (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node sum_V)
_ifconv:54  %underflow_not = or i1 %tmp3, %p_38_i_i

ST_11: p_Val2_62_mux (114)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271 (out node of the LUT)
_ifconv:55  %p_Val2_62_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_57

ST_11: p_Val2_s_55 (115)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:271 (grouped into LUT with out node sum_V)
_ifconv:56  %p_Val2_s_55 = select i1 %underflow, i8 -128, i8 %p_Val2_57

ST_11: sum_V (116)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:271 (out node of the LUT)
_ifconv:57  %sum_V = select i1 %underflow_not, i8 %p_Val2_62_mux, i8 %p_Val2_s_55

ST_11: StgValue_127 (117)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:270
_ifconv:58  br label %1


 <State 12>: 4.64ns
ST_12: tmp_117 (119)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273
_ifconv1:0  %tmp_117 = sext i8 %p_Val2_s to i9

ST_12: p_Val2_51 (120)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:273
_ifconv1:1  %p_Val2_51 = load i8* %bias_V_addr, align 1

ST_12: tmp_118 (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273
_ifconv1:2  %tmp_118 = sext i8 %p_Val2_51 to i9

ST_12: p_Val2_52 (122)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:273
_ifconv1:3  %p_Val2_52 = add i9 %tmp_118, %tmp_117

ST_12: isneg (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273
_ifconv1:4  %isneg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %p_Val2_52, i32 8)

ST_12: result_V (124)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:273
_ifconv1:5  %result_V = add i8 %p_Val2_51, %p_Val2_s

ST_12: newsignbit_8 (125)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273
_ifconv1:6  %newsignbit_8 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %result_V, i32 7)


 <State 13>: 7.05ns
ST_13: tmp_119 (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273 (grouped into LUT with out node p_result_V)
_ifconv1:7  %tmp_119 = xor i1 %newsignbit_8, true

ST_13: underflow_8 (127)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273 (grouped into LUT with out node p_result_V)
_ifconv1:8  %underflow_8 = and i1 %isneg, %tmp_119

ST_13: brmerge_i_i (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273 (grouped into LUT with out node result_1)
_ifconv1:9  %brmerge_i_i = xor i1 %isneg, %newsignbit_8

ST_13: isneg_not (129)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273 (grouped into LUT with out node result_1)
_ifconv1:10  %isneg_not = xor i1 %isneg, true

ST_13: brmerge9 (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273 (grouped into LUT with out node result_1)
_ifconv1:11  %brmerge9 = or i1 %newsignbit_8, %isneg_not

ST_13: result_V_mux (131)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:273 (grouped into LUT with out node result_1)
_ifconv1:12  %result_V_mux = select i1 %brmerge_i_i, i8 127, i8 %result_V

ST_13: p_result_V (132)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:273 (out node of the LUT)
_ifconv1:13  %p_result_V = select i1 %underflow_8, i8 -128, i8 %result_V

ST_13: result_1 (133)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:273 (out node of the LUT)
_ifconv1:14  %result_1 = select i1 %brmerge9, i8 %result_V_mux, i8 %p_result_V

ST_13: tmp_157 (134)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
_ifconv1:15  %tmp_157 = trunc i8 %result_1 to i7

ST_13: tmp_120 (135)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:274
_ifconv1:16  %tmp_120 = icmp sgt i8 %result_1, 0


 <State 14>: 5.32ns
ST_14: p_s (136)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:274
_ifconv1:17  %p_s = select i1 %tmp_120, i7 %tmp_157, i7 0

ST_14: p_cast (137)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:274
_ifconv1:18  %p_cast = zext i7 %p_s to i8

ST_14: StgValue_147 (138)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:274
_ifconv1:19  store i8 %p_cast, i8* %output_V_addr, align 1

ST_14: StgValue_148 (140)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:268
_ifconv1:21  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:266) [7]  (1.59 ns)

 <State 2>: 3.88ns
The critical path consists of the following:
	'phi' operation ('co') with incoming values : ('co', acceleartor_hls_padding/components.cpp:266) [7]  (0 ns)
	'icmp' operation ('exitcond1', acceleartor_hls_padding/components.cpp:266) [8]  (3.88 ns)

 <State 3>: 4.66ns
The critical path consists of the following:
	'phi' operation ('h') with incoming values : ('h', acceleartor_hls_padding/components.cpp:267) [27]  (0 ns)
	'add' operation ('tmp_150', acceleartor_hls_padding/components.cpp:274) [33]  (2.32 ns)
	'add' operation ('tmp_153', acceleartor_hls_padding/components.cpp:274) [38]  (2.34 ns)

 <State 4>: 3.1ns
The critical path consists of the following:
	'phi' operation ('w') with incoming values : ('w', acceleartor_hls_padding/components.cpp:268) [41]  (0 ns)
	'icmp' operation ('exitcond3', acceleartor_hls_padding/components.cpp:268) [42]  (3.1 ns)

 <State 5>: 7.57ns
The critical path consists of the following:
	'phi' operation ('ci') with incoming values : ('ci', acceleartor_hls_padding/components.cpp:270) [53]  (0 ns)
	'add' operation ('tmp_158', acceleartor_hls_padding/components.cpp:271) [64]  (1.86 ns)
	'add' operation ('tmp_159', acceleartor_hls_padding/components.cpp:271) [65]  (1.86 ns)
	'add' operation ('tmp_162', acceleartor_hls_padding/components.cpp:271) [70]  (1.92 ns)
	'add' operation ('tmp_163', acceleartor_hls_padding/components.cpp:271) [71]  (1.92 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_V_addr', acceleartor_hls_padding/components.cpp:271) [73]  (0 ns)
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:271) on array 'input_V' [79]  (3.25 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_V_load', acceleartor_hls_padding/components.cpp:271) on array 'input_V' [79]  (3.25 ns)

 <State 8>: 6.43ns
The critical path consists of the following:
	'mul' operation ('__Val2__', acceleartor_hls_padding/components.cpp:271) [81]  (6.43 ns)

 <State 9>: 6.78ns
The critical path consists of the following:
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:271) [84]  (2.39 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:271) [90]  (2.32 ns)
	'xor' operation ('tmp_124', acceleartor_hls_padding/components.cpp:271) [92]  (0 ns)
	'and' operation ('carry', acceleartor_hls_padding/components.cpp:271) [93]  (2.07 ns)

 <State 10>: 8.28ns
The critical path consists of the following:
	'icmp' operation ('Range1_all_ones', acceleartor_hls_padding/components.cpp:271) [96]  (2.07 ns)
	'and' operation ('p_38_i_i', acceleartor_hls_padding/components.cpp:271) [102]  (2.07 ns)
	'or' operation ('tmp2_demorgan', acceleartor_hls_padding/components.cpp:271) [108]  (0 ns)
	'xor' operation ('tmp2', acceleartor_hls_padding/components.cpp:271) [109]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:271) [110]  (2.07 ns)
	'or' operation ('brmerge_i_i_i', acceleartor_hls_padding/components.cpp:271) [111]  (2.07 ns)

 <State 11>: 4.14ns
The critical path consists of the following:
	'select' operation ('p_Val2_62_mux', acceleartor_hls_padding/components.cpp:271) [114]  (2.07 ns)
	'select' operation ('sum.V', acceleartor_hls_padding/components.cpp:271) [116]  (2.07 ns)

 <State 12>: 4.64ns
The critical path consists of the following:
	'load' operation ('__Val2__', acceleartor_hls_padding/components.cpp:273) on array 'bias_V' [120]  (2.32 ns)
	'add' operation ('__Val2__', acceleartor_hls_padding/components.cpp:273) [122]  (2.32 ns)

 <State 13>: 7.05ns
The critical path consists of the following:
	'xor' operation ('tmp_119', acceleartor_hls_padding/components.cpp:273) [126]  (0 ns)
	'and' operation ('underflow', acceleartor_hls_padding/components.cpp:273) [127]  (0 ns)
	'select' operation ('p_result_V', acceleartor_hls_padding/components.cpp:273) [132]  (2.07 ns)
	'select' operation ('result_1', acceleartor_hls_padding/components.cpp:273) [133]  (2.07 ns)
	'icmp' operation ('tmp_120', acceleartor_hls_padding/components.cpp:274) [135]  (2.91 ns)

 <State 14>: 5.32ns
The critical path consists of the following:
	'select' operation ('p_s', acceleartor_hls_padding/components.cpp:274) [136]  (2.07 ns)
	'store' operation (acceleartor_hls_padding/components.cpp:274) of variable 'p_cast', acceleartor_hls_padding/components.cpp:274 on array 'output_V' [138]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
