;; Gangster Program file - leave this comment in place as the ;;
;; shows this is a Gangster Text File
;; Created from C:\Documents and Settings\Administrator\×ÀÃæ\Emosyn_Generic_Theseus_C_code\TT40\Generic_TT40_Example_C_Code.hex.gng
BAUD 5CF ; divide by 1488 decimal
LTIME 00FA ; set timeout for 1110mS
RX 3B
RX 92
RX 95
RX 00
RX 00
RX 40
TX 12
TX 00
TX 1E
BAUD 07B ; divide by 124 decimal
STIME 01CC ; set timeout for 1996uS
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1F
TX 80
TX 84
TX C1
TX 85
TX 81
TX 45
TX 40
TX 87
TX 01
TX 47
TX C0
TX 46
TX 80
TX 86
TX 41
TX 82
TX 01
TX 42
TX C0
TX 43
TX 80
TX 83
TX 41
TX 41
TX 00
TX 81
TX C1
TX 80
TX 81
TX 40
TX 40
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX DA
RX 2D
RX 79
RX 2E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1F
TX 40
TX 5C
TX C0
TX 5D
TX 80
TX 9D
TX 41
TX 5F
TX 00
TX 9F
TX C1
TX 9E
TX 81
TX 5E
TX 40
TX 5A
TX 00
TX 9A
TX C1
TX 9B
TX 81
TX 5B
TX 40
TX 99
TX 01
TX 59
TX C0
TX 58
TX 80
TX 98
TX 41
TX 88
TX 01
TX 48
TX C0
TX 49
TX 80
TX 89
TX 41
TX 4B
TX 00
TX 8B
TX C1
TX 8A
TX 81
TX 4A
TX 40
TX 4E
TX 00
TX 8E
TX C1
TX 8F
TX 81
TX 4F
TX 40
TX 8D
TX 01
TX 4D
TX C0
TX 4C
TX 80
TX 8C
TX 41
TX 44
TX 00
STIME 0399 ; set timeout for 3997uS
RX 27
RX 1A
RX 86
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1F
TX 00
TX 74
TX C0
TX 75
TX 80
TX B5
TX 41
TX 77
TX 00
TX B7
TX C1
TX B6
TX 81
TX 76
TX 40
TX 72
TX 00
TX B2
TX C1
TX B3
TX 81
TX 73
TX 40
TX B1
TX 01
TX 71
TX C0
TX 70
TX 80
TX B0
TX 41
TX 50
TX 00
TX 90
TX C1
TX 91
TX 81
TX 51
TX 40
TX 93
TX 01
TX 53
TX C0
TX 52
TX 80
TX 92
TX 41
TX 96
TX 01
TX 56
TX C0
TX 57
TX 80
TX 97
TX 41
TX 55
TX 00
TX 95
TX C1
TX 94
TX 81
TX 54
TX 40
TX 9C
TX 01
STIME 0399 ; set timeout for 3997uS
RX 68
RX 1C
RX 87
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1E
TX C0
TX AC
TX C1
TX AD
TX 81
TX 6D
TX 40
TX AF
TX 01
TX 6F
TX C0
TX 6E
TX 80
TX AE
TX 41
TX AA
TX 01
TX 6A
TX C0
TX 6B
TX 80
TX AB
TX 41
TX 69
TX 00
TX A9
TX C1
TX A8
TX 81
TX 68
TX 40
TX 78
TX 00
TX B8
TX C1
TX B9
TX 81
TX 79
TX 40
TX BB
TX 01
TX 7B
TX C0
TX 7A
TX 80
TX BA
TX 41
TX BE
TX 01
TX 7E
TX C0
TX 7F
TX 80
TX BF
TX 41
TX 7D
TX 00
TX BD
TX C1
TX BC
TX 81
TX 7C
TX 40
TX B4
TX 01
STIME 0399 ; set timeout for 3997uS
RX C9
RX 1E
RX A7
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1E
TX 80
TX 24
TX C0
TX 25
TX 80
TX E5
TX 41
TX 27
TX 00
TX E7
TX C1
TX E6
TX 81
TX 26
TX 40
TX 22
TX 00
TX E2
TX C1
TX E3
TX 81
TX 23
TX 40
TX E1
TX 01
TX 21
TX C0
TX 20
TX 80
TX E0
TX 41
TX A0
TX 01
TX 60
TX C0
TX 61
TX 80
TX A1
TX 41
TX 63
TX 00
TX A3
TX C1
TX A2
TX 81
TX 62
TX 40
TX 66
TX 00
TX A6
TX C1
TX A7
TX 81
TX 67
TX 40
TX A5
TX 01
TX 65
TX C0
TX 64
TX 80
TX A4
TX 41
TX 6C
TX 00
STIME 0399 ; set timeout for 3997uS
RX 07
RX 1C
RX A5
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1E
TX 40
TX FC
TX C1
TX FD
TX 81
TX 3D
TX 40
TX FF
TX 01
TX 3F
TX C0
TX 3E
TX 80
TX FE
TX 41
TX FA
TX 01
TX 3A
TX C0
TX 3B
TX 80
TX FB
TX 41
TX 39
TX 00
TX F9
TX C1
TX F8
TX 81
TX 38
TX 40
TX 28
TX 00
TX E8
TX C1
TX E9
TX 81
TX 29
TX 40
TX EB
TX 01
TX 2B
TX C0
TX 2A
TX 80
TX EA
TX 41
TX EE
TX 01
TX 2E
TX C0
TX 2F
TX 80
TX EF
TX 41
TX 2D
TX 00
TX ED
TX C1
TX EC
TX 81
TX 2C
TX 40
TX E4
TX 01
STIME 0399 ; set timeout for 3997uS
RX 29
RX 1F
RX 87
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1E
TX 00
TX D4
TX C1
TX D5
TX 81
TX 15
TX 40
TX D7
TX 01
TX 17
TX C0
TX 16
TX 80
TX D6
TX 41
TX D2
TX 01
TX 12
TX C0
TX 13
TX 80
TX D3
TX 41
TX 11
TX 00
TX D1
TX C1
TX D0
TX 81
TX 10
TX 40
TX F0
TX 01
TX 30
TX C0
TX 31
TX 80
TX F1
TX 41
TX 33
TX 00
TX F3
TX C1
TX F2
TX 81
TX 32
TX 40
TX 36
TX 00
TX F6
TX C1
TX F7
TX 81
TX 37
TX 40
TX F5
TX 01
TX 35
TX C0
TX 34
TX 80
TX F4
TX 41
TX 3C
TX 00
STIME 0399 ; set timeout for 3997uS
RX A8
RX 1C
RX C6
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1D
TX C0
TX 0C
TX C0
TX 0D
TX 80
TX CD
TX 41
TX 0F
TX 00
TX CF
TX C1
TX CE
TX 81
TX 0E
TX 40
TX 0A
TX 00
TX CA
TX C1
TX CB
TX 81
TX 0B
TX 40
TX C9
TX 01
TX 09
TX C0
TX 08
TX 80
TX C8
TX 41
TX D8
TX 01
TX 18
TX C0
TX 19
TX 80
TX D9
TX 41
TX 1B
TX 00
TX DB
TX C1
TX DA
TX 81
TX 1A
TX 40
TX 1E
TX 00
TX DE
TX C1
TX DF
TX 81
TX 1F
TX 40
TX DD
TX 01
TX 1D
TX C0
TX 1C
TX 80
TX DC
TX 41
TX 14
TX 00
STIME 0399 ; set timeout for 3997uS
RX C7
RX 19
RX A4
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1D
TX 80
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX F2
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
TX 00
TX 04
TX 00
TX E5
TX 00
TX F2
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 03
TX 00
TX FF
TX 00
TX 00
TX C0
TX C1
TX C1
TX 81
TX 01
TX 40
TX C3
TX 01
TX 03
TX C0
TX 02
TX 80
TX C2
TX 41
TX C6
TX 01
TX 06
TX C0
TX 07
TX 80
TX C7
TX 41
TX 05
TX 00
TX C5
TX C1
TX C4
TX 81
TX 04
TX 40
TX CC
TX 01
STIME 0399 ; set timeout for 3997uS
RX C7
RX 11
RX 64
RX 12
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1D
TX 40
TX 00
TX 12
TX 00
TX 34
TX 00
TX 03
TX 00
TX 01
TX 00
TX 01
TX 00
TX 02
TX 00
TX 03
TX 00
TX 02
TX 00
TX E5
TX 00
TX E4
TX 00
TX A0
TX 00
TX 00
TX 00
TX 01
TX 00
TX 01
TX 00
TX 11
TX 00
TX 02
TX 00
TX E5
TX 00
TX E8
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
TX 00
TX 04
TX 00
TX E5
TX 00
TX E8
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 03
TX 00
TX E5
TX 00
TX F0
TX 00
TX 01
TX 00
TX 01
STIME 0399 ; set timeout for 3997uS
RX 4B
RX 08
RX A8
RX 08
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1D
TX 00
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX AA
TX 00
TX 00
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX B4
TX 00
TX 12
TX 00
TX 34
TX 00
TX 02
TX 00
TX 01
TX 00
TX 11
TX 00
TX 22
TX 00
TX 02
TX 00
TX E5
TX 00
TX C0
TX 00
TX 00
TX 00
TX 00
TX 00
TX 08
TX 00
TX 0B
TX 00
TX E5
TX 00
TX C0
TX 00
TX 00
TX 00
TX 00
TX 00
TX 09
TX 00
TX 0C
TX 00
TX E5
TX 00
TX E0
STIME 0399 ; set timeout for 3997uS
RX E3
RX 08
RX 00
RX 09
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1C
TX C0
TX 00
TX 02
TX 00
TX 05
TX 00
TX E5
TX 00
TX 88
TX 00
TX 12
TX 00
TX 34
TX 00
TX 03
TX 00
TX 03
TX 00
TX E5
TX 00
TX 8C
TX 00
TX 00
TX 00
TX 40
TX 00
TX 02
TX 00
TX 01
TX 00
TX 11
TX 00
TX 22
TX 00
TX 02
TX 00
TX E5
TX 00
TX 8E
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 05
TX 00
TX E5
TX 00
TX 8E
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX 05
TX 00
TX E5
TX 00
TX AA
TX 00
TX 01
STIME 0399 ; set timeout for 3997uS
RX 2E
RX 08
RX 0A
RX 09
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1C
TX 80
TX 00
TX FF
TX 00
TX 80
TX 00
TX 14
TX 00
TX 17
TX 00
TX E5
TX 00
TX 78
TX 00
TX FF
TX 00
TX 80
TX 00
TX 10
TX 00
TX 03
TX 00
TX E5
TX 00
TX 7A
TX 00
TX 12
TX 00
TX 34
TX 00
TX 06
TX 00
TX 09
TX 00
TX E5
TX 00
TX 7C
TX 00
TX 12
TX 00
TX 00
TX 00
TX 06
TX 00
TX 09
TX 00
TX E5
TX 00
TX 7E
TX 00
TX 12
TX 00
TX 34
TX 00
TX 06
TX 00
TX 09
TX 00
TX E5
TX 00
TX 88
TX 00
TX 12
TX 00
TX 34
STIME 0399 ; set timeout for 3997uS
RX 3A
RX 0B
RX D6
RX 0B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1C
TX 40
TX 00
TX E5
TX 00
TX 52
TX 00
TX 00
TX 00
TX 28
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX 54
TX 00
TX 00
TX 00
TX 00
TX 00
TX 08
TX 00
TX 0B
TX 00
TX E5
TX 00
TX 54
TX 00
TX 00
TX 00
TX 00
TX 00
TX 09
TX 00
TX 03
TX 00
TX E5
TX 00
TX 5C
TX 00
TX 00
TX 00
TX 00
TX 00
TX 05
TX 00
TX 08
TX 00
TX E5
TX 00
TX 5C
TX 00
TX 00
TX 00
TX 00
TX 00
TX 06
TX 00
TX 03
TX 00
TX E5
TX 00
TX 78
STIME 0399 ; set timeout for 3997uS
RX E8
RX 07
RX 44
RX 08
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1C
TX 00
TX 00
TX E5
TX 00
TX 42
TX 00
TX 33
TX 00
TX 00
TX 00
TX 00
TX 00
TX 05
TX 00
TX E5
TX 00
TX 44
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
TX 00
TX 04
TX 00
TX E5
TX 00
TX 44
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 03
TX 00
TX E5
TX 00
TX 4A
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
TX 00
TX 01
TX 00
TX 01
TX 00
TX 02
TX 00
TX E5
TX 00
TX 4E
TX 00
TX 00
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
STIME 0399 ; set timeout for 3997uS
RX 25
RX 06
RX 41
RX 06
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1B
TX C0
TX 00
TX 55
TX 00
TX 02
TX 00
TX E5
TX 00
TX 2C
TX 00
TX 80
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX 2C
TX 00
TX C0
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX 3E
TX 00
TX 70
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX 40
TX 00
TX 11
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX 40
TX 00
TX 90
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
STIME 0399 ; set timeout for 3997uS
RX 46
RX 08
RX 21
RX 09
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1B
TX 80
TX 00
TX 00
TX 00
TX 02
TX 00
TX 01
TX 00
TX 40
TX 00
TX 20
TX 00
TX 02
TX 00
TX E5
TX 00
TX 20
TX 00
TX 60
TX 00
TX 00
TX 00
TX 03
TX 00
TX 03
TX 00
TX E5
TX 00
TX 26
TX 00
TX 12
TX 00
TX 34
TX 00
TX 01
TX 00
TX 01
TX 00
TX 55
TX 00
TX 02
TX 00
TX E5
TX 00
TX 26
TX 00
TX 12
TX 00
TX 34
TX 00
TX 02
TX 00
TX 03
TX 00
TX E5
TX 00
TX 26
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
TX 00
TX 01
STIME 0399 ; set timeout for 3997uS
RX DD
RX 05
RX 78
RX 06
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1B
TX 40
TX 00
TX 01
TX 00
TX FE
TX 00
TX FE
TX 00
TX FE
TX 00
TX 02
TX 00
TX E5
TX 00
TX 1C
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
TX 00
TX 04
TX 00
TX E5
TX 00
TX 1C
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 03
TX 00
TX E5
TX 00
TX 1E
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
TX 00
TX 04
TX 00
TX E5
TX 00
TX 1E
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 03
TX 00
TX E5
TX 00
TX 20
TX 00
TX 60
STIME 0399 ; set timeout for 3997uS
RX 7E
RX 08
RX D9
RX 08
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1B
TX 00
TX 00
TX 12
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX 03
TX 00
TX E5
TX 00
TX 14
TX 00
TX 40
TX 00
TX 01
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX 16
TX 00
TX 20
TX 00
TX 01
TX 00
TX 00
TX 00
TX 03
TX 00
TX E5
TX 00
TX 18
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX 01
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
TX 00
TX 02
TX 00
TX E5
TX 00
TX 18
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
STIME 0399 ; set timeout for 3997uS
RX 78
RX 04
RX 93
RX 04
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1A
TX C0
TX 00
TX 04
TX 00
TX E5
TX 00
TX 0E
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 03
TX 00
TX E5
TX 00
TX 10
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 01
TX 00
TX DC
TX 00
TX 00
TX 00
TX 02
TX 00
TX E5
TX 00
TX 10
TX 00
TX 00
TX 00
TX 00
TX 00
TX 03
TX 00
TX 03
TX 00
TX E5
TX 00
TX 12
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 01
TX 00
TX 00
TX 00
TX E0
TX 00
TX 02
TX 00
TX E5
STIME 0399 ; set timeout for 3997uS
RX 8E
RX 06
RX 68
RX 07
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1A
TX 80
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 00
TX E5
TX 00
TX 0A
TX 00
TX 00
TX 00
TX 00
TX 00
TX 08
TX 00
TX 0B
TX 00
TX E5
TX 00
TX 0A
TX 00
TX 00
TX 00
TX 00
TX 00
TX 09
TX 00
TX 03
TX 00
TX E5
TX 00
TX 0C
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
TX 00
TX 04
TX 00
TX E5
TX 00
TX 0C
TX 00
TX 00
TX 00
TX 00
TX 00
TX 02
TX 00
TX 03
TX 00
TX E5
TX 00
TX 0E
TX 00
TX 00
TX 00
TX 00
TX 00
TX 01
STIME 0399 ; set timeout for 3997uS
RX D7
RX 0A
RX 71
RX 0B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1A
TX 40
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 14
TX EF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 12
TX A6
TX FF
TX FF
TX 09
TX 8E
TX FF
TX FF
TX 17
TX 87
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 16
TX EF
TX 17
TX 64
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 3C
RX 38
RX 96
RX 38
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 1A
TX 00
TX 15
TX E5
TX 18
TX B4
TX 16
TX 44
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 13
TX 47
TX FF
TX FF
TX 18
TX 9A
TX 19
TX 3F
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 16
TX 15
TX FF
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 7D
RX 35
RX 97
RX 35
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 19
TX C0
TX FF
TX FF
TX FF
TX FF
TX 16
TX 9D
TX 19
TX 0B
TX 19
TX 6F
TX 18
TX 2C
TX FF
TX FF
TX FF
TX FF
TX 18
TX CE
TX FF
TX FF
TX 19
TX 65
TX FF
TX FF
TX 19
TX 1D
TX 15
TX 6D
TX FF
TX FF
TX FF
TX FF
TX 19
TX 4E
TX 12
TX 54
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 0F
TX F5
STIME 0399 ; set timeout for 3997uS
RX 66
RX 2F
RX 3F
RX 30
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 19
TX 80
TX 22
TX 01
TX A5
TX 00
TX 00
TX 32
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
TX 15
TX 2E
TX 17
TX A9
TX 17
TX CA
TX 14
TX 6B
TX 14
TX 29
TX 17
TX 16
TX 17
TX 3D
TX 12
TX F7
TX 19
TX 5B
TX 18
TX 0C
TX 17
TX EB
TX 13
TX E4
TX FF
TX FF
TX FF
TX FF
TX 14
TX AD
TX FF
TX FF
TX FF
TX FF
TX 16
TX 73
TX FF
TX FF
TX 10
TX E8
TX 19
TX 79
TX FF
TX FF
TX FF
TX FF
TX FF
TX FF
STIME 0399 ; set timeout for 3997uS
RX 6F
RX 24
RX 08
RX 25
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 19
TX 40
TX FF
TX 12
TX 18
TX F9
TX 7F
TX 01
TX 12
TX 18
TX F9
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 78
TX AA
TX E6
TX 54
TX 01
TX 79
TX A2
TX F7
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 78
TX AA
TX E6
TX F5
TX A8
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 53
TX A8
TX FD
TX C2
TX 8C
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 78
TX AA
TX E6
TX F5
TX B0
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 12
TX 11
TX E4
TX 7E
TX 90
TX 7F
TX 00
STIME 0399 ; set timeout for 3997uS
RX CB
RX 1D
RX 24
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 19
TX 00
TX E5
TX B2
TX 30
TX E3
TX 05
TX 53
TX B2
TX F7
TX 80
TX EF
TX 22
TX 78
TX AA
TX E6
TX FF
TX 7D
TX 02
TX 12
TX 0C
TX 85
TX E4
TX 78
TX A6
TX F6
TX 08
TX F6
TX FF
TX FE
TX 22
TX 78
TX AA
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 04
TX 26
TX 12
TX 01
TX D0
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX 7D
TX A9
TX 7F
TX 03
TX 12
TX 04
TX 0E
TX 78
TX AA
TX E6
TX FF
TX 7D
TX 01
TX 02
TX 0C
TX 85
TX E4
STIME 0399 ; set timeout for 3997uS
RX 02
RX 1F
RX 1B
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 18
TX C0
TX FF
TX 12
TX 18
TX F9
TX 78
TX AC
TX 16
TX E6
TX 70
TX EF
TX 7E
TX 90
TX FF
TX 22
TX 12
TX 04
TX 03
TX AD
TX 07
TX 78
TX AA
TX E6
TX FE
TX 08
TX E6
TX FB
TX E4
TX EB
TX FF
TX 12
TX 18
TX 66
TX 7E
TX 90
TX 7F
TX 00
TX 22
TX AE
TX 07
TX A8
TX 05
TX EE
TX D3
TX 94
TX 00
TX 40
TX 09
TX E6
TX FF
TX 12
TX 18
TX F9
TX 08
TX 1E
TX 80
TX F1
TX 22
TX 8F
TX 99
TX 30
TX 99
TX FD
TX C2
TX 99
STIME 0399 ; set timeout for 3997uS
RX A3
RX 1F
RX 7B
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 18
TX 80
TX A8
TX 05
TX E6
TX FD
TX 12
TX 11
TX C6
TX EF
TX 54
TX 80
TX 70
TX 0B
TX 08
TX A3
TX AE
TX 83
TX AF
TX 82
TX DB
TX EE
TX 7F
TX 00
TX 22
TX 7F
TX FF
TX 22
TX 78
TX AB
TX E6
TX F5
TX 08
TX 12
TX 04
TX 03
TX AE
TX 08
TX 05
TX 08
TX A8
TX 06
TX A6
TX 07
TX 78
TX AC
TX 16
TX E6
TX 70
TX EF
TX 7E
TX 90
TX FF
TX 22
TX 78
TX AA
TX E6
TX F5
TX 08
TX AF
TX 08
TX 05
TX 08
TX A8
TX 07
TX E6
STIME 0399 ; set timeout for 3997uS
RX 17
RX 1D
RX AF
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 18
TX 40
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 7B
TX 01
TX E4
TX FD
TX FF
TX 12
TX 01
TX DE
TX 75
TX A8
TX B2
TX 75
TX B2
TX 04
TX E4
TX FD
TX 7F
TX 11
TX 12
TX 0C
TX 85
TX 78
TX A2
TX 76
TX 01
TX 22
TX AB
TX 07
TX AA
TX 06
TX C2
TX 8C
TX C2
TX 8D
TX 43
TX A8
TX 02
TX 53
TX 89
TX F0
TX ED
TX 42
TX 89
TX EA
TX F5
TX 8C
TX EB
TX F5
TX 8A
TX D2
TX 8C
TX 22
STIME 0399 ; set timeout for 3997uS
RX CE
RX 20
RX 26
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 18
TX 00
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX B4
TX 01
TX 0B
TX AF
TX A8
TX 12
TX 18
TX F9
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX B4
TX 01
TX 0B
TX AF
TX B0
TX 12
TX 18
TX F9
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
STIME 0399 ; set timeout for 3997uS
RX FE
RX 1E
RX 16
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 17
TX C0
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX B4
TX 01
TX 0C
TX 12
TX 01
TX E2
TX 12
TX 18
TX F9
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX B4
TX 01
TX 0C
TX 12
TX 01
TX DC
TX 12
TX 18
TX F9
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
STIME 0399 ; set timeout for 3997uS
RX BA
RX 1D
RX 91
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 17
TX 80
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX B4
TX 01
TX 0D
TX 78
TX A2
TX E6
TX FF
TX 12
TX 18
TX F9
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX B4
TX 01
TX 0C
TX 12
TX 01
TX E0
TX 12
TX 18
TX F9
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
STIME 0399 ; set timeout for 3997uS
RX 4F
RX 1F
RX E6
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 17
TX 40
TX FF
TX 08
TX E6
TX FD
TX 12
TX 01
TX D4
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX B4
TX 01
TX 0E
TX A2
TX C0
TX E4
TX 33
TX FF
TX 12
TX 18
TX F9
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
STIME 0399 ; set timeout for 3997uS
RX 1A
RX 1F
RX 71
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 17
TX 00
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AA
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 01
TX D2
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AA
TX E6
STIME 0399 ; set timeout for 3997uS
RX 04
RX 20
RX 1B
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 16
TX C0
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 7F
TX 3B
TX 12
TX 18
TX F9
TX 7F
TX 93
TX 12
TX 18
TX F9
TX 7F
TX 11
TX 12
TX 18
TX F9
TX E4
TX FF
TX 12
TX 18
TX F9
TX E4
TX FF
TX 12
TX 18
TX F9
TX 7F
TX 40
TX 12
TX 18
TX F9
TX 12
TX 01
TX DC
TX 78
TX AE
TX EF
TX F6
TX 02
TX 18
TX F9
TX 78
TX AA
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 01
TX E6
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 30
STIME 0399 ; set timeout for 3997uS
RX A5
RX 21
RX 7B
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 16
TX 80
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AA
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 04
TX 26
TX 12
TX 11
TX B7
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
STIME 0399 ; set timeout for 3997uS
RX F5
RX 1D
RX 8B
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 16
TX 40
TX 7E
TX 90
TX FF
TX 22
TX 78
TX AA
TX E6
TX FE
TX 08
TX E6
TX 7C
TX 00
TX 24
TX 00
TX FF
TX EC
TX 3E
TX F5
TX 09
TX 8F
TX 0A
TX 05
TX 0A
TX E5
TX 0A
TX AE
TX 09
TX 70
TX 02
TX 05
TX 09
TX 14
TX F5
TX 82
TX 8E
TX 83
TX E0
TX FF
TX 12
TX 18
TX F9
TX 78
TX AC
TX 16
TX E6
TX 70
TX E6
TX 7E
TX 90
TX FF
TX 22
TX 78
TX AA
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 04
TX 26
TX 12
TX 11
TX A8
STIME 0399 ; set timeout for 3997uS
RX F4
RX 1D
RX 4A
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 16
TX 00
TX 14
TX F5
TX 82
TX 8E
TX 83
TX E4
TX 93
TX FF
TX 12
TX 18
TX F9
TX 78
TX AC
TX 16
TX E6
TX 70
TX E5
TX 7E
TX 90
TX FF
TX 22
TX 78
TX AA
TX E6
TX FE
TX 08
TX E6
TX 7C
TX 00
TX 24
TX 00
TX FF
TX EC
TX 3E
TX F5
TX 09
TX 8F
TX 0A
TX 12
TX 04
TX 03
TX 05
TX 0A
TX E5
TX 0A
TX AC
TX 09
TX 70
TX 02
TX 05
TX 09
TX 14
TX F5
TX 82
TX 8C
TX 83
TX EF
TX F0
TX 78
TX AC
TX 16
TX E6
TX 70
TX E6
STIME 0399 ; set timeout for 3997uS
RX 68
RX 1E
RX 7E
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 15
TX C0
TX BF
TX FF
TX 05
TX 12
TX 19
TX 2F
TX 80
TX 0A
TX 7D
TX A9
TX 7F
TX 04
TX 12
TX 04
TX 0E
TX 12
TX 10
TX 73
TX 78
TX A2
TX E6
TX FF
TX 12
TX 11
TX 48
TX 7D
TX A8
TX 7F
TX 05
TX 12
TX 04
TX 0E
TX 12
TX 10
TX 73
TX 80
TX ED
TX 78
TX AA
TX E6
TX FE
TX 08
TX E6
TX 7C
TX 00
TX 24
TX 00
TX FF
TX EC
TX 3E
TX F5
TX 0B
TX 8F
TX 0C
TX 05
TX 0C
TX E5
TX 0C
TX AE
TX 0B
TX 70
TX 02
TX 05
TX 0B
STIME 0399 ; set timeout for 3997uS
RX D7
RX 16
RX AC
RX 17
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 15
TX 80
TX 74
TX AE
TX 2F
TX F8
TX E4
TX F6
TX 78
TX AD
TX 06
TX 80
TX EC
TX 7F
TX AE
TX 12
TX 01
TX E4
TX 7D
TX AE
TX 7F
TX 08
TX 12
TX 18
TX E5
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 12
TX 18
TX 4C
TX 12
TX 16
TX C7
TX 78
TX A2
TX E6
TX FF
TX 12
TX 11
TX 48
TX 12
TX 04
TX 03
TX 78
TX A8
TX EF
TX F6
STIME 0399 ; set timeout for 3997uS
RX C3
RX 1D
RX 58
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 15
TX 40
TX 0B
TX 74
TX AE
TX 2F
TX F8
TX E4
TX F6
TX 78
TX AD
TX 06
TX 80
TX EC
TX 7F
TX AE
TX 12
TX 01
TX DA
TX 7D
TX AE
TX 7F
TX 08
TX 12
TX 18
TX E5
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX 64
TX 08
TX 70
TX 29
TX 78
TX AD
TX F6
TX 78
TX AD
TX E6
TX FF
TX C3
TX 94
TX 08
TX 50
TX 0B
STIME 0399 ; set timeout for 3997uS
RX C5
RX 1F
RX 1A
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 15
TX 00
TX 78
TX AC
TX 96
TX 50
TX 14
TX 74
TX 00
TX 2F
TX F5
TX 82
TX E4
TX 34
TX B0
TX F5
TX 83
TX E0
TX FF
TX 12
TX 18
TX F9
TX 78
TX AD
TX 06
TX 80
TX E2
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX 64
TX 08
TX 70
TX 29
TX 78
TX AD
TX F6
TX 78
TX AD
TX E6
TX FF
TX C3
TX 94
TX 08
TX 50
STIME 0399 ; set timeout for 3997uS
RX 21
RX 21
RX 36
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 14
TX C0
TX E6
TX FD
TX 12
TX 04
TX 26
TX 78
TX AE
TX E6
TX FD
TX 12
TX 11
TX C6
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX D3
TX 94
TX 40
TX 50
TX 28
TX E4
TX 78
TX AD
TX F6
TX 78
TX AD
TX E6
TX FF
TX C3
STIME 0399 ; set timeout for 3997uS
RX CE
RX 21
RX A2
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 14
TX 80
TX 12
TX 04
TX 26
TX 78
TX AB
TX E6
TX FD
TX 12
TX 01
TX D8
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX 64
TX 01
TX 70
TX 2C
TX 12
TX 04
TX 03
TX 78
TX AE
TX A6
TX 07
TX 78
TX AA
TX E6
TX FF
TX 08
STIME 0399 ; set timeout for 3997uS
RX FB
RX 1C
RX 8F
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 14
TX 40
TX 26
TX 78
TX AB
TX E6
TX FD
TX 12
TX 01
TX D6
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX 64
TX 02
TX 70
TX 2C
TX 7D
TX AE
TX 7F
TX 02
TX 12
TX 04
TX 0E
TX 78
TX AE
TX E6
TX FF
TX 08
TX E6
TX FD
STIME 0399 ; set timeout for 3997uS
RX AF
RX 1E
RX 03
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 14
TX 00
TX 08
TX E6
TX FB
TX 12
TX 18
TX 80
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 0B
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 67
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX 64
TX 02
TX 70
TX 2C
TX 7D
TX AE
TX 7F
TX 02
TX 12
TX 04
TX 0E
TX 78
TX AE
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 04
STIME 0399 ; set timeout for 3997uS
RX 43
RX 1D
RX 57
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 13
TX C0
TX FE
TX 74
TX 9E
TX 2F
TX F5
TX 82
TX 74
TX 1D
TX 3E
TX F5
TX 83
TX E5
TX 25
TX FF
TX E4
TX 93
TX F5
TX 25
TX 74
TX 01
TX 93
TX 6F
TX F5
TX 26
TX EB
TX 1B
TX 70
TX C2
TX 1A
TX 80
TX BF
TX AE
TX 25
TX AF
TX 26
TX 22
TX 78
TX AC
TX E6
TX 64
TX 02
TX 70
TX 2F
TX 7D
TX AE
TX 7F
TX 02
TX 12
TX 04
TX 0E
TX 78
TX AA
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 04
TX 26
TX 78
TX AE
TX E6
TX FD
STIME 0399 ; set timeout for 3997uS
RX 9A
RX 1F
RX 6D
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 13
TX 80
TX F9
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 8E
TX 23
TX 8F
TX 24
TX 8C
TX 25
TX 8D
TX 26
TX D3
TX EB
TX 94
TX 00
TX EA
TX 94
TX 00
TX 40
TX 38
TX 05
TX 24
TX E5
TX 24
TX AE
TX 23
TX 70
TX 02
TX 05
TX 23
TX 14
TX F5
TX 82
TX 8E
TX 83
TX E0
TX FF
TX E5
TX 26
TX 6F
TX 25
TX E0
TX FF
TX E4
TX 33
STIME 0399 ; set timeout for 3997uS
RX ED
RX 1D
RX 80
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 13
TX 40
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX E4
TX F5
TX 21
TX F5
TX 22
TX 78
TX AC
TX E6
TX 64
TX 02
TX 70
TX 34
TX 78
TX AA
TX E6
TX FE
TX 08
TX E6
TX 7C
TX 00
TX 24
TX 00
TX FF
TX EC
TX 3E
TX F5
TX 09
TX 8F
TX 0A
TX 7B
TX 00
TX 7A
TX 01
TX AD
TX 22
TX AC
TX 21
TX FE
TX 12
TX 13
TX 96
TX 8E
TX 21
TX 8F
TX 22
TX E5
TX 21
TX FF
TX 12
TX 18
TX F9
TX AF
TX 22
TX E5
TX 22
TX 12
TX 18
STIME 0399 ; set timeout for 3997uS
RX E7
RX 1D
RX 3A
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 13
TX 00
TX 76
TX 67
TX 80
TX 38
TX 7D
TX AE
TX 7F
TX 03
TX 12
TX 04
TX 0E
TX 78
TX AE
TX E6
TX FF
TX D3
TX 94
TX 02
TX 50
TX 0E
TX 08
TX E6
TX FD
TX 54
TX F0
TX 70
TX 07
TX 08
TX E6
TX FB
TX 54
TX F0
TX 60
TX 09
TX 78
TX A6
TX 76
TX 6A
TX 08
TX 76
TX 80
TX 80
TX 14
TX 12
TX 01
TX DE
TX 78
TX B6
TX EF
TX F6
TX 78
TX A6
TX 60
TX 04
TX 76
TX 6F
TX 80
TX 02
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
STIME 0399 ; set timeout for 3997uS
RX ED
RX 1B
RX 00
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 12
TX C0
TX 03
TX AD
TX 07
TX 78
TX A0
TX E6
TX FE
TX 08
TX E6
TX FF
TX 12
TX 11
TX C6
TX 78
TX B6
TX EF
TX F6
TX 78
TX AC
TX 16
TX 78
TX A1
TX 06
TX E6
TX 18
TX 70
TX 01
TX 06
TX EF
TX 30
TX E7
TX 07
TX 78
TX A6
TX 76
TX 65
TX 08
TX 76
TX 81
TX 78
TX AC
TX E6
TX D3
TX 94
TX 00
TX 50
TX CF
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX AC
TX E6
TX 64
TX 03
TX 60
TX 06
TX 78
TX A6
STIME 0399 ; set timeout for 3997uS
RX 05
RX 20
RX D7
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 12
TX 80
TX 12
TX 18
TX F9
TX 78
TX B1
TX E6
TX FF
TX 12
TX 18
TX F9
TX 78
TX B2
TX E6
TX FF
TX 12
TX 18
TX F9
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX A6
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX AA
TX E6
TX FF
TX 08
TX E6
TX FD
TX 12
TX 04
TX 26
TX 78
TX A0
TX A6
TX 06
TX 08
TX A6
TX 07
TX 12
TX 04
STIME 0399 ; set timeout for 3997uS
RX 1C
RX 1E
RX AE
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 12
TX 40
TX 01
TX D0
TX 00
TX D0
TX D0
TX D0
TX 86
TX D0
TX 84
TX D0
TX 85
TX D0
TX 82
TX D0
TX 83
TX D0
TX F0
TX D0
TX E0
TX 32
TX 78
TX AE
TX A6
TX 88
TX 08
TX A6
TX 89
TX 08
TX A6
TX 8A
TX 08
TX A6
TX 8C
TX 78
TX A5
TX E6
TX 78
TX B2
TX F6
TX 78
TX AC
TX E6
TX 64
TX 05
TX 70
TX 29
TX 78
TX AE
TX E6
TX FF
TX 12
TX 18
TX F9
TX 78
TX AF
TX E6
TX FF
TX 12
TX 18
TX F9
TX 78
TX B0
TX E6
TX FF
STIME 0399 ; set timeout for 3997uS
RX 4D
RX 25
RX 9F
RX 25
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 12
TX 00
TX C0
TX E0
TX C0
TX F0
TX C0
TX 83
TX C0
TX 82
TX C0
TX 85
TX C0
TX 84
TX C0
TX 86
TX 75
TX 86
TX 00
TX C0
TX D0
TX 75
TX D0
TX 00
TX C0
TX 00
TX C0
TX 01
TX C0
TX 02
TX C0
TX 03
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
TX 7F
TX 2B
TX 12
TX 18
TX F9
TX AF
TX B0
TX 12
TX 18
TX F9
TX 75
TX B0
TX 00
TX D0
TX 07
TX D0
TX 06
TX D0
TX 05
TX D0
TX 04
TX D0
TX 03
TX D0
TX 02
TX D0
STIME 0399 ; set timeout for 3997uS
RX CF
RX 1E
RX E1
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 11
TX C0
TX 75
TX C9
TX 20
TX 02
TX 11
TX D3
TX 12
TX 11
TX EE
TX 70
TX 32
TX 8E
TX 83
TX 8F
TX 82
TX 75
TX C9
TX 04
TX ED
TX F0
TX 43
TX 80
TX 02
TX 30
TX 80
TX FD
TX C2
TX 80
TX 7F
TX 00
TX 20
TX 85
TX 02
TX 7F
TX FF
TX 22
TX 75
TX C9
TX 70
TX 75
TX 80
TX 02
TX 30
TX 80
TX FD
TX 22
TX C3
TX EE
TX 94
TX 04
TX 40
TX 06
TX 94
TX A0
TX 50
TX 02
TX E4
TX 22
TX 74
TX FF
TX 22
TX 7F
TX FF
TX 22
STIME 0399 ; set timeout for 3997uS
RX 76
RX 1C
RX 47
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 11
TX 80
TX 04
TX 76
TX 01
TX 80
TX 04
TX 78
TX B0
TX 76
TX 02
TX 7B
TX 0F
TX E4
TX FD
TX 7F
TX 02
TX 12
TX 01
TX DE
TX 43
TX 87
TX 01
TX 00
TX 00
TX 00
TX 00
TX 00
TX 78
TX B0
TX E6
TX FF
TX 18
TX E6
TX FD
TX 18
TX E6
TX FB
TX 12
TX 01
TX DE
TX 22
TX 12
TX 11
TX EE
TX 70
TX 50
TX 8E
TX 83
TX 8F
TX 82
TX 75
TX C9
TX 10
TX 02
TX 11
TX D3
TX 12
TX 11
TX EE
TX 70
TX 41
TX 8E
TX 83
TX 8F
TX 82
STIME 0399 ; set timeout for 3997uS
RX 66
RX 19
RX F7
RX 19
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 11
TX 40
TX 30
TX 99
TX FD
TX C2
TX 99
TX 02
TX B1
TX F0
TX EF
TX 70
TX 09
TX 43
TX 87
TX 01
TX 00
TX 00
TX 00
TX 00
TX 00
TX 22
TX EF
TX 64
TX 01
TX 70
TX 4E
TX 12
TX 01
TX E2
TX 78
TX AF
TX EF
TX F6
TX 54
TX 0F
TX 18
TX F6
TX 08
TX E6
TX 54
TX F0
TX FF
TX C4
TX 54
TX 0F
TX F6
TX 12
TX 01
TX E0
TX 78
TX B0
TX EF
TX F6
TX 30
TX E1
TX 04
TX E4
TX F6
TX 80
TX 0E
TX 78
TX B0
TX E6
TX 30
TX E0
STIME 0399 ; set timeout for 3997uS
RX 86
RX 1E
RX D7
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 11
TX 00
TX A3
TX D9
TX F3
TX 90
TX B1
TX F0
TX 74
TX 02
TX F0
TX A3
TX 74
TX B1
TX F0
TX A3
TX 74
TX F0
TX F0
TX C2
TX AF
TX 02
TX B1
TX 00
TX 7E
TX 00
TX 7F
TX FF
TX 12
TX 01
TX D0
TX 75
TX 86
TX 00
TX 90
TX 9C
TX 00
TX 78
TX 05
TX 75
TX C9
TX 10
TX F0
TX 43
TX 80
TX 02
TX 30
TX 80
TX FD
TX C2
TX 80
TX 05
TX 83
TX D8
TX F0
TX 75
TX 99
TX 90
TX 30
TX 99
TX FD
TX C2
TX 99
TX 75
TX 99
TX 00
STIME 0399 ; set timeout for 3997uS
RX 6B
RX 21
RX 7C
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 10
TX C0
TX 74
TX 01
TX 93
TX AA
TX 06
TX F9
TX 12
TX 0F
TX 55
TX 78
TX A6
TX A6
TX 06
TX 08
TX A6
TX 07
TX 80
TX 07
TX 78
TX A6
TX 76
TX 6D
TX 08
TX 76
TX 00
TX 78
TX A7
TX E6
TX 18
TX 46
TX 60
TX 07
TX 7D
TX A6
TX 7F
TX 02
TX 12
TX 18
TX E5
TX 22
TX 79
TX 32
TX 75
TX 86
TX 00
TX 90
TX 11
TX 16
TX 75
TX 86
TX 01
TX 90
TX B1
TX 00
TX 75
TX 86
TX 00
TX E4
TX 93
TX A3
TX 75
TX 86
TX 01
TX F0
STIME 0399 ; set timeout for 3997uS
RX E6
RX 17
RX B6
RX 18
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 10
TX 80
TX 78
TX A9
TX E6
TX FF
TX 30
TX E0
TX 06
TX 78
TX A6
TX 76
TX 6D
TX 80
TX 49
TX EF
TX C3
TX 13
TX 25
TX E0
TX 24
TX 86
TX F5
TX 82
TX E4
TX 34
TX 19
TX F5
TX 83
TX 74
TX 01
TX 93
TX F4
TX 70
TX 03
TX E4
TX 93
TX F4
TX 60
TX 2C
TX 78
TX A9
TX E6
TX FF
TX 12
TX 18
TX F9
TX 78
TX A9
TX E6
TX C3
TX 13
TX 25
TX E0
TX 24
TX 86
TX F5
TX 82
TX E4
TX 34
TX 19
TX F5
TX 83
TX E4
TX 93
TX FE
STIME 0399 ; set timeout for 3997uS
RX 2A
RX 23
RX BA
RX 23
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 10
TX 40
TX 23
TX E4
TX 78
TX AD
TX F6
TX 78
TX 21
TX E4
TX 75
TX F0
TX 01
TX 12
TX 0F
TX 1F
TX 12
TX 0E
TX 08
TX FF
TX 12
TX 18
TX F9
TX 78
TX AD
TX 06
TX E6
TX C3
TX 94
TX 14
TX 40
TX E7
TX 78
TX A6
TX 76
TX 90
TX 80
TX 04
TX 78
TX A6
TX 76
TX 6C
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX 78
TX A8
TX E6
TX 64
TX E5
TX 60
TX 06
TX 78
TX A6
TX 76
TX 6E
TX 80
TX 56
STIME 0399 ; set timeout for 3997uS
RX F6
RX 1D
RX 46
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 10
TX 00
TX 25
TX 78
TX AD
TX F6
TX 79
TX AD
TX E7
TX C3
TX 78
TX AB
TX 96
TX 50
TX 19
TX 18
TX E6
TX FF
TX 05
TX 25
TX E5
TX 25
TX AC
TX 24
TX 70
TX 02
TX 05
TX 24
TX 14
TX F5
TX 82
TX 8C
TX 83
TX EF
TX F0
TX 78
TX AD
TX 06
TX 80
TX DE
TX 75
TX 24
TX B0
TX 75
TX 25
TX 00
TX AA
TX 24
TX A9
TX 25
TX 7B
TX 01
TX 78
TX AB
TX E6
TX FD
TX 7C
TX 00
TX 12
TX 04
TX 2E
TX 8B
TX 21
TX 8A
TX 22
TX 89
STIME 0399 ; set timeout for 3997uS
RX 72
RX 1C
RX 82
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0F
TX C0
TX 54
TX 1F
TX FE
TX E4
TX 93
TX A3
TX 60
TX 01
TX 0E
TX CF
TX 54
TX C0
TX 25
TX E0
TX 60
TX A8
TX 40
TX B8
TX E4
TX 93
TX A3
TX FA
TX E4
TX 93
TX A3
TX F8
TX E4
TX 93
TX A3
TX C8
TX C5
TX 82
TX C8
TX CA
TX C5
TX 83
TX CA
TX F0
TX A3
TX C8
TX C5
TX 82
TX C8
TX CA
TX C5
TX 83
TX CA
TX DF
TX E9
TX DE
TX E7
TX 80
TX BE
TX 78
TX AC
TX E6
TX 64
TX 14
TX 70
TX 68
TX 75
TX 24
TX B0
TX F5
STIME 0399 ; set timeout for 3997uS
RX 7E
RX 28
RX 4D
RX 29
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0F
TX 80
TX 03
TX F6
TX 80
TX 01
TX F2
TX 08
TX DF
TX F4
TX 80
TX 29
TX E4
TX 93
TX A3
TX F8
TX 54
TX 07
TX 24
TX 0C
TX C8
TX C3
TX 33
TX C4
TX 54
TX 0F
TX 44
TX 20
TX C8
TX 83
TX 40
TX 04
TX F4
TX 56
TX 80
TX 01
TX 46
TX F6
TX DF
TX E4
TX 80
TX 0B
TX 01
TX 02
TX 04
TX 08
TX 10
TX 20
TX 40
TX 80
TX 90
TX 19
TX 81
TX E4
TX 7E
TX 01
TX 93
TX 60
TX BC
TX A3
TX FF
TX 54
TX 3F
TX 30
TX E5
TX 09
STIME 0399 ; set timeout for 3997uS
RX 48
RX 1B
RX D7
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0F
TX 40
TX F8
TX 74
TX 01
TX 93
TX F5
TX 82
TX 88
TX 83
TX E4
TX 73
TX 74
TX 02
TX 93
TX 68
TX 60
TX EF
TX A3
TX A3
TX A3
TX 80
TX DF
TX 8A
TX 83
TX 89
TX 82
TX E4
TX 73
TX 78
TX FF
TX E4
TX F6
TX D8
TX FD
TX 90
TX B0
TX 00
TX 7F
TX 00
TX 7E
TX 02
TX E4
TX F0
TX A3
TX DF
TX FC
TX DE
TX FA
TX 75
TX 81
TX B6
TX 02
TX 0F
TX B0
TX 02
TX 15
TX AC
TX E4
TX 93
TX A3
TX F8
TX E4
TX 93
TX A3
TX 40
STIME 0399 ; set timeout for 3997uS
RX 7B
RX 25
RX CA
RX 25
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0F
TX 00
TX EE
TX F6
TX 08
TX EF
TX F6
TX 22
TX D0
TX 83
TX D0
TX 82
TX E4
TX 93
TX F6
TX 08
TX 74
TX 01
TX 93
TX F6
TX 08
TX 74
TX 02
TX 93
TX F6
TX 08
TX 74
TX 03
TX 93
TX F6
TX 74
TX 04
TX 73
TX FA
TX E6
TX FB
TX 08
TX 08
TX E6
TX F9
TX 25
TX F0
TX F6
TX 18
TX E6
TX CA
TX 3A
TX F6
TX 22
TX D0
TX 83
TX D0
TX 82
TX F8
TX E4
TX 93
TX 70
TX 12
TX 74
TX 01
TX 93
TX 70
TX 0D
TX A3
TX A3
TX 93
STIME 0399 ; set timeout for 3997uS
RX E8
RX 22
RX F7
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0E
TX C0
TX 13
TX FC
TX ED
TX 13
TX FD
TX EE
TX 13
TX FE
TX EF
TX 13
TX FF
TX D8
TX F1
TX 22
TX E8
TX 60
TX 0F
TX EF
TX C3
TX 33
TX FF
TX EE
TX 33
TX FE
TX ED
TX 33
TX FD
TX EC
TX 33
TX FC
TX D8
TX F1
TX 22
TX E6
TX FC
TX 08
TX E6
TX FD
TX 08
TX E6
TX FE
TX 08
TX E6
TX FF
TX 22
TX E6
TX FB
TX 08
TX E6
TX F9
TX 08
TX E6
TX FA
TX 08
TX E6
TX CB
TX F8
TX 22
TX EC
TX F6
TX 08
TX ED
TX F6
TX 08
STIME 0399 ; set timeout for 3997uS
RX 94
RX 29
RX 62
RX 2A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0E
TX 80
TX 38
TX FC
TX 22
TX EF
TX 4B
TX FF
TX EE
TX 4A
TX FE
TX ED
TX 49
TX FD
TX EC
TX 48
TX FC
TX 22
TX EF
TX 6B
TX FF
TX EE
TX 6A
TX FE
TX ED
TX 69
TX FD
TX EC
TX 68
TX FC
TX 22
TX CF
TX F4
TX CF
TX CE
TX F4
TX CE
TX CD
TX F4
TX CD
TX CC
TX F4
TX CC
TX 22
TX EB
TX 9F
TX F5
TX F0
TX EA
TX 9E
TX 42
TX F0
TX E9
TX 9D
TX 42
TX F0
TX E8
TX 9C
TX 45
TX F0
TX 22
TX E8
TX 60
TX 0F
TX EC
TX C3
STIME 0399 ; set timeout for 3997uS
RX DE
RX 2C
RX 6C
RX 2D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0E
TX 40
TX EC
TX 98
TX 40
TX 05
TX FC
TX EE
TX 9D
TX FE
TX 0F
TX D5
TX F0
TX E9
TX E4
TX CE
TX FD
TX 22
TX ED
TX F8
TX F5
TX F0
TX EE
TX 84
TX 20
TX D2
TX 1C
TX FE
TX AD
TX F0
TX 75
TX F0
TX 08
TX EF
TX 2F
TX FF
TX ED
TX 33
TX FD
TX 40
TX 07
TX 98
TX 50
TX 06
TX D5
TX F0
TX F2
TX 22
TX C3
TX 98
TX FD
TX 0F
TX D5
TX F0
TX EA
TX 22
TX EF
TX 2B
TX FF
TX EE
TX 3A
TX FE
TX ED
TX 39
TX FD
TX EC
STIME 0399 ; set timeout for 3997uS
RX FC
RX 29
RX 4A
RX 2A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0E
TX 00
TX 7D
TX A6
TX 7F
TX 02
TX 12
TX 18
TX E5
TX 22
TX BB
TX 01
TX 06
TX 89
TX 82
TX 8A
TX 83
TX E0
TX 22
TX 50
TX 02
TX E7
TX 22
TX BB
TX FE
TX 02
TX E3
TX 22
TX 89
TX 82
TX 8A
TX 83
TX E4
TX 93
TX 22
TX BC
TX 00
TX 0B
TX BE
TX 00
TX 29
TX EF
TX 8D
TX F0
TX 84
TX FF
TX AD
TX F0
TX 22
TX E4
TX CC
TX F8
TX 75
TX F0
TX 08
TX EF
TX 2F
TX FF
TX EE
TX 33
TX FE
TX EC
TX 33
TX FC
TX EE
TX 9D
STIME 0399 ; set timeout for 3997uS
RX D0
RX 21
RX DE
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0D
TX C0
TX 90
TX 08
TX 76
TX 00
TX 7D
TX A6
TX 7F
TX 02
TX 12
TX 18
TX E5
TX 78
TX 60
TX E6
TX FC
TX 08
TX E6
TX FD
TX EC
TX F5
TX B4
TX AF
TX 05
TX EF
TX F5
TX B4
TX 22
TX E5
TX 21
TX B4
TX 01
TX 14
TX 7F
TX FF
TX 12
TX 18
TX F9
TX E4
TX FF
TX 12
TX 18
TX F9
TX 7F
TX FF
TX 12
TX 18
TX F9
TX E4
TX FF
TX 12
TX 18
TX F9
TX E5
TX 21
TX B4
TX 02
TX 0E
TX 78
TX A6
TX 76
TX 6A
TX 08
TX 76
TX 86
STIME 0399 ; set timeout for 3997uS
RX 52
RX 20
RX 1F
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0D
TX 80
TX FC
TX 08
TX E6
TX FD
TX 78
TX 5C
TX E6
TX FE
TX 08
TX E6
TX FF
TX 12
TX 0E
TX 21
TX EF
TX 24
TX FF
TX FF
TX EE
TX 34
TX FF
TX FE
TX 78
TX 60
TX F6
TX 08
TX EF
TX F6
TX 64
TX 1F
TX 4E
TX 60
TX 0B
TX E6
TX 64
TX 73
TX 70
TX 04
TX 18
TX E6
TX 64
TX 01
TX 70
TX 2F
TX E5
TX 21
TX B4
TX 01
TX 07
TX 7D
TX A8
TX 7F
TX 04
TX 12
TX 18
TX E5
TX E5
TX 21
TX B4
TX 02
TX 0E
TX 78
TX A6
TX 76
STIME 0399 ; set timeout for 3997uS
RX FE
RX 1E
RX 8B
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0D
TX 40
TX 78
TX 5E
TX 76
TX 00
TX 08
TX 76
TX 04
TX 80
TX 34
TX 78
TX 5E
TX 76
TX 00
TX 08
TX 76
TX 08
TX 80
TX 2B
TX 78
TX 5E
TX 76
TX 00
TX 08
TX 76
TX 10
TX 80
TX 22
TX 78
TX 5E
TX 76
TX 00
TX 08
TX 76
TX 20
TX 80
TX 19
TX 78
TX 5E
TX 76
TX 00
TX 08
TX 76
TX 0C
TX 80
TX 10
TX 78
TX 5E
TX 76
TX 00
TX 08
TX 76
TX 14
TX 80
TX 07
TX 78
TX 5E
TX 76
TX 00
TX 08
TX 76
TX 01
TX 78
TX 5E
TX E6
STIME 0399 ; set timeout for 3997uS
RX 50
RX 12
RX 9D
RX 12
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0D
TX 00
TX 80
TX 0A
TX 78
TX 5C
TX 76
TX 06
TX 80
TX 04
TX 78
TX 5C
TX 76
TX 08
TX 08
TX 76
TX 00
TX 80
TX 07
TX 78
TX 5C
TX 76
TX 01
TX 08
TX 76
TX 74
TX EF
TX 54
TX 0F
TX 12
TX 0F
TX 2F
TX 0D
TX 37
TX 02
TX 0D
TX 40
TX 03
TX 0D
TX 49
TX 04
TX 0D
TX 52
TX 05
TX 0D
TX 5B
TX 06
TX 0D
TX 64
TX 08
TX 0D
TX 6D
TX 09
TX 00
TX 00
TX 0D
TX 76
TX 78
TX 5E
TX 76
TX 00
TX 08
TX 76
TX 02
TX 80
TX 3D
STIME 0399 ; set timeout for 3997uS
RX 5E
RX 0E
RX 6B
RX 0E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0C
TX C0
TX 00
TX 0D
TX 11
TX 78
TX 5C
TX 76
TX 02
TX 08
TX 76
TX 2E
TX 80
TX 4C
TX 78
TX 5C
TX 76
TX 02
TX 08
TX 76
TX E8
TX 80
TX 43
TX 78
TX 5C
TX 76
TX 04
TX 08
TX 76
TX 5C
TX 80
TX 3A
TX 78
TX 5C
TX 76
TX 05
TX 08
TX 76
TX D0
TX 80
TX 31
TX 78
TX 5C
TX 76
TX 07
TX 08
TX 76
TX 44
TX 80
TX 28
TX 78
TX 5C
TX 76
TX 02
TX 80
TX 16
TX 78
TX 5C
TX 76
TX 03
TX 80
TX 10
TX 78
TX 5C
TX 76
TX 04
STIME 0399 ; set timeout for 3997uS
RX 4F
RX 14
RX 1B
RX 15
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0C
TX 80
TX FE
TX 08
TX E6
TX FF
TX 22
TX 8D
TX 21
TX 78
TX 5C
TX 76
TX 01
TX 08
TX 76
TX 74
TX 08
TX 76
TX 00
TX 08
TX 76
TX 01
TX 08
TX 76
TX 01
TX 08
TX 76
TX 73
TX EF
TX C4
TX 54
TX 0F
TX 12
TX 0F
TX 2F
TX 0C
TX C3
TX 02
TX 0C
TX CC
TX 03
TX 0C
TX D5
TX 04
TX 0C
TX DE
TX 05
TX 0C
TX E7
TX 06
TX 0C
TX F0
TX 09
TX 0C
TX F6
TX 0A
TX 0C
TX FC
TX 0B
TX 0D
TX 02
TX 0C
TX 0D
TX 08
TX 0D
TX 00
STIME 0399 ; set timeout for 3997uS
RX A5
RX 12
RX 31
RX 13
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0C
TX 40
TX FF
TX 05
TX 22
TX E5
TX 22
TX AC
TX 21
TX 70
TX 02
TX 05
TX 21
TX 14
TX F5
TX 82
TX 8C
TX 83
TX E0
TX FD
TX 12
TX 11
TX C6
TX 78
TX B6
TX A6
TX 07
TX 78
TX 66
TX 06
TX E6
TX 18
TX 70
TX 01
TX 06
TX C3
TX 78
TX 65
TX E6
TX 94
TX 01
TX 40
TX CB
TX 78
TX B6
TX E6
TX 78
TX A6
TX 30
TX E7
TX 07
TX 76
TX 65
TX 08
TX 76
TX 81
TX 80
TX 05
TX 76
TX 90
TX 08
TX 76
TX 00
TX 78
TX A6
TX E6
STIME 0399 ; set timeout for 3997uS
RX 83
RX 1B
RX CF
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0C
TX 00
TX 05
TX 21
TX 14
TX F5
TX 82
TX 8C
TX 83
TX E0
TX FD
TX 12
TX 11
TX C6
TX 78
TX B6
TX A6
TX 07
TX 78
TX 66
TX 06
TX E6
TX 18
TX 70
TX 01
TX 06
TX C3
TX 78
TX 65
TX E6
TX 94
TX 01
TX 40
TX CB
TX 78
TX B6
TX E6
TX 54
TX 80
TX FF
TX 33
TX 95
TX E0
TX 4F
TX 70
TX 3D
TX 30
TX 03
TX 3A
TX 78
TX 65
TX F6
TX 08
TX F6
TX 78
TX 5C
TX 08
TX 06
TX E6
TX 18
TX 86
TX 06
TX 70
TX 01
TX 06
TX 14
STIME 0399 ; set timeout for 3997uS
RX A0
RX 1A
RX AC
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0B
TX C0
TX 7F
TX 00
TX 30
TX 03
TX 05
TX 12
TX 11
TX B7
TX 80
TX 03
TX 12
TX 11
TX A8
TX 78
TX B6
TX A6
TX 07
TX 78
TX 5D
TX E4
TX F6
TX 75
TX 21
TX 9A
TX F5
TX 22
TX 78
TX B6
TX E6
TX 54
TX 80
TX FF
TX 33
TX 95
TX E0
TX 4F
TX 70
TX 3A
TX 78
TX 65
TX F6
TX 08
TX F6
TX 78
TX 5C
TX 08
TX 06
TX E6
TX 18
TX 86
TX 06
TX 70
TX 01
TX 06
TX 14
TX FF
TX 05
TX 22
TX E5
TX 22
TX AC
TX 21
TX 70
TX 02
STIME 0399 ; set timeout for 3997uS
RX 6C
RX 19
RX 37
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0B
TX 80
TX 2E
TX 78
TX 5E
TX 08
TX 06
TX E6
TX 18
TX 86
TX 06
TX 70
TX 01
TX 06
TX 14
TX FF
TX 05
TX 22
TX E5
TX 22
TX AC
TX 21
TX 70
TX 02
TX 05
TX 21
TX 14
TX F5
TX 82
TX 8C
TX 83
TX E0
TX FD
TX 12
TX 11
TX C6
TX 78
TX B6
TX A6
TX 07
TX E6
TX 20
TX E7
TX 05
TX 78
TX AD
TX 06
TX 80
TX C9
TX 78
TX B6
TX E6
TX 54
TX 80
TX FF
TX 33
TX 95
TX E0
TX 4F
TX 70
TX 16
TX 78
TX 5C
TX E6
TX FE
TX 08
STIME 0399 ; set timeout for 3997uS
RX 7E
RX 1B
RX 09
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0B
TX 40
TX 12
TX 11
TX C6
TX 78
TX B6
TX A6
TX 07
TX E6
TX 20
TX E7
TX 05
TX 78
TX AD
TX 06
TX 80
TX C9
TX 78
TX B6
TX E6
TX 54
TX 80
TX FF
TX 33
TX 95
TX E0
TX 4F
TX 70
TX 53
TX 30
TX 02
TX 50
TX 78
TX 60
TX E6
TX FE
TX 08
TX E6
TX FF
TX 24
TX 00
TX 78
TX 5F
TX F6
TX E4
TX 34
TX 9B
TX 18
TX F6
TX 8E
TX 21
TX 8F
TX 22
TX E4
TX 78
TX AD
TX F6
TX 78
TX AD
TX E6
TX C3
TX 78
TX 64
TX 96
TX 50
STIME 0399 ; set timeout for 3997uS
RX 97
RX 20
RX E2
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0B
TX 00
TX 78
TX 60
TX E6
TX FE
TX 08
TX E6
TX FF
TX 24
TX 00
TX 78
TX 5F
TX F6
TX E4
TX 34
TX 9A
TX 18
TX F6
TX 8E
TX 21
TX 8F
TX 22
TX E4
TX 78
TX AD
TX F6
TX 78
TX AD
TX E6
TX C3
TX 78
TX 63
TX 96
TX 50
TX 2E
TX 78
TX 5E
TX 08
TX 06
TX E6
TX 18
TX 86
TX 06
TX 70
TX 01
TX 06
TX 14
TX FF
TX 05
TX 22
TX E5
TX 22
TX AC
TX 21
TX 70
TX 02
TX 05
TX 21
TX 14
TX F5
TX 82
TX 8C
TX 83
TX E0
TX FD
STIME 0399 ; set timeout for 3997uS
RX 78
RX 1D
RX 83
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0A
TX C0
TX 96
TX 50
TX 2E
TX 78
TX 5E
TX 08
TX 06
TX E6
TX 18
TX 86
TX 06
TX 70
TX 01
TX 06
TX 14
TX FF
TX 05
TX 22
TX E5
TX 22
TX AC
TX 21
TX 70
TX 02
TX 05
TX 21
TX 14
TX F5
TX 82
TX 8C
TX 83
TX E0
TX FD
TX 12
TX 11
TX C6
TX 78
TX B6
TX A6
TX 07
TX E6
TX 20
TX E7
TX 05
TX 78
TX AD
TX 06
TX 80
TX C9
TX 78
TX B6
TX E6
TX 54
TX 80
TX FF
TX 33
TX 95
TX E0
TX 4F
TX 70
TX 53
TX 30
TX 01
TX 50
STIME 0399 ; set timeout for 3997uS
RX 62
RX 1A
RX 2C
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0A
TX 80
TX FC
TX E4
TX 2B
TX EA
TX 34
TX 01
TX FA
TX C3
TX ED
TX 94
TX 00
TX EC
TX 9A
TX 50
TX 09
TX E6
TX 2F
TX F4
TX 04
TX 78
TX 63
TX F6
TX D2
TX 01
TX 78
TX B6
TX E6
TX 54
TX 80
TX FF
TX 33
TX 95
TX E0
TX 4F
TX 70
TX 4D
TX 30
TX 00
TX 4A
TX 78
TX 5C
TX E6
TX 08
TX F5
TX 21
TX 75
TX 22
TX 00
TX 08
TX 76
TX 9A
TX 08
TX 76
TX 00
TX E4
TX 78
TX AD
TX F6
TX 78
TX AD
TX E6
TX C3
TX 78
TX 62
STIME 0399 ; set timeout for 3997uS
RX B9
RX 1F
RX 43
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0A
TX 40
TX 18
TX E6
TX 34
TX 02
TX FC
TX C3
TX EF
TX 94
TX 00
TX EE
TX 9C
TX 50
TX 0E
TX 08
TX E6
TX 78
TX AC
TX 26
TX F4
TX 04
TX 78
TX 64
TX F6
TX D2
TX 02
TX D2
TX 03
TX 78
TX 5C
TX E6
TX FE
TX 08
TX E6
TX AC
TX 06
TX D3
TX 94
TX 00
TX EE
TX 9C
TX 40
TX 06
TX E6
TX 78
TX 62
TX F6
TX D2
TX 00
TX 78
TX AC
TX E6
TX FF
TX FD
TX 78
TX 5C
TX E6
TX FA
TX 08
TX E6
TX FB
TX 2D
TX FD
TX E4
TX 3A
STIME 0399 ; set timeout for 3997uS
RX 0B
RX 23
RX 55
RX 23
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 0A
TX 00
TX 01
TX 06
TX 14
TX FF
TX 12
TX 11
TX C6
TX 78
TX B6
TX A6
TX 07
TX E6
TX 20
TX E7
TX 05
TX 78
TX AD
TX 06
TX 80
TX D5
TX 78
TX B6
TX E6
TX 54
TX 80
TX FF
TX 33
TX 95
TX E0
TX 4F
TX 70
TX 78
TX 78
TX AC
TX E6
TX FF
TX 78
TX 5C
TX E6
TX FC
TX 08
TX E6
TX FD
TX 2F
TX FF
TX E4
TX 3C
TX FE
TX E4
TX 2D
TX EC
TX 34
TX 01
TX FC
TX D3
TX EF
TX 94
TX 00
TX EE
TX 9C
TX 40
TX 1D
TX E4
TX 26
STIME 0399 ; set timeout for 3997uS
RX 81
RX 22
RX 8B
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 09
TX C0
TX 26
TX F6
TX 18
TX 74
TX 9A
TX 36
TX F6
TX 78
TX AC
TX E6
TX 2F
TX 78
TX 61
TX F6
TX E4
TX 3E
TX 18
TX F6
TX 7F
TX 00
TX 7E
TX 9A
TX 12
TX 11
TX B7
TX 78
TX B6
TX EF
TX F6
TX 54
TX 80
TX FF
TX 33
TX 95
TX E0
TX 4F
TX 70
TX 2E
TX 78
TX AD
TX F6
TX 79
TX AD
TX E7
TX C3
TX 78
TX AC
TX 96
TX 50
TX 22
TX 12
TX 04
TX 03
TX AD
TX 07
TX 78
TX 5E
TX 08
TX 06
TX E6
TX 18
TX 86
TX 06
TX 70
STIME 0399 ; set timeout for 3997uS
RX 54
RX 1E
RX 1D
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 09
TX 80
TX 35
TX 57
TX F5
TX 57
TX 02
TX 04
TX 7B
TX 7B
TX 00
TX 7A
TX 00
TX 79
TX 2B
TX 22
TX E4
TX F5
TX 20
TX 78
TX B6
TX F6
TX 78
TX AD
TX F6
TX 78
TX 65
TX F6
TX 08
TX F6
TX 78
TX AA
TX E6
TX 7F
TX 00
TX 78
TX 5C
TX F6
TX FE
TX 08
TX EF
TX F6
TX 78
TX AB
TX E6
TX FD
TX EE
TX 78
TX 5C
TX F6
TX ED
TX 08
TX F6
TX 18
TX E6
TX FE
TX 08
TX E6
TX FF
TX E4
TX 08
TX F6
TX EF
TX 08
TX F6
TX E4
STIME 0399 ; set timeout for 3997uS
RX 9E
RX 24
RX 27
RX 25
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 09
TX 40
TX 34
TX F5
TX 33
TX E5
TX 3A
TX 25
TX 4E
TX FF
TX E5
TX 39
TX 35
TX 4D
TX FE
TX E5
TX 38
TX 35
TX 4C
TX FD
TX E5
TX 37
TX 35
TX 4B
TX 8F
TX 3A
TX 8E
TX 39
TX 8D
TX 38
TX F5
TX 37
TX E5
TX 3E
TX 25
TX 52
TX FF
TX E5
TX 3D
TX 35
TX 51
TX FE
TX E5
TX 3C
TX 35
TX 50
TX FD
TX E5
TX 3B
TX 35
TX 4F
TX 8F
TX 3E
TX 8E
TX 3D
TX 8D
TX 3C
TX F5
TX 3B
TX 74
TX 40
TX 25
TX 58
TX F5
TX 58
TX E4
STIME 0399 ; set timeout for 3997uS
RX BC
RX 1E
RX 05
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 09
TX 00
TX FD
TX E5
TX 2B
TX 35
TX 3F
TX 8F
TX 2E
TX 8E
TX 2D
TX 8D
TX 2C
TX F5
TX 2B
TX E5
TX 32
TX 25
TX 46
TX FF
TX E5
TX 31
TX 35
TX 45
TX FE
TX E5
TX 30
TX 35
TX 44
TX FD
TX E5
TX 2F
TX 35
TX 43
TX 8F
TX 32
TX 8E
TX 31
TX 8D
TX 30
TX F5
TX 2F
TX E5
TX 36
TX 25
TX 4A
TX FF
TX E5
TX 35
TX 35
TX 49
TX FE
TX E5
TX 34
TX 35
TX 48
TX FD
TX E5
TX 33
TX 35
TX 47
TX 8F
TX 36
TX 8E
TX 35
TX 8D
STIME 0399 ; set timeout for 3997uS
RX B4
RX 1D
RX BD
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 08
TX C0
TX D0
TX 01
TX D0
TX 00
TX 12
TX 0E
TX 83
TX 8F
TX 4A
TX 8E
TX 49
TX 8D
TX 48
TX 8C
TX 47
TX 85
TX 42
TX 46
TX 85
TX 41
TX 45
TX 85
TX 40
TX 44
TX 85
TX 3F
TX 43
TX 85
TX 56
TX 42
TX 85
TX 55
TX 41
TX 85
TX 54
TX 40
TX 85
TX 53
TX 3F
TX 05
TX 5A
TX E5
TX 5A
TX 64
TX 50
TX 60
TX 03
TX 02
TX 06
TX 56
TX E5
TX 2E
TX 25
TX 42
TX FF
TX E5
TX 2D
TX 35
TX 41
TX FE
TX E5
TX 2C
TX 35
TX 40
STIME 0399 ; set timeout for 3997uS
RX C4
RX 17
RX 8C
RX 18
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 08
TX 80
TX 8C
TX 53
TX 85
TX 4E
TX 52
TX 85
TX 4D
TX 51
TX 85
TX 4C
TX 50
TX 85
TX 4B
TX 4F
TX 85
TX 4A
TX 4E
TX 85
TX 49
TX 4D
TX 85
TX 48
TX 4C
TX 85
TX 47
TX 4B
TX AF
TX 46
TX AE
TX 45
TX AD
TX 44
TX AC
TX 43
TX 78
TX 1E
TX 12
TX 0E
TX CE
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
TX AF
TX 46
TX AE
TX 45
TX AD
TX 44
TX AC
TX 43
TX 78
TX 02
TX 12
TX 0E
TX BB
TX D0
TX 03
TX D0
TX 02
STIME 0399 ; set timeout for 3997uS
RX F3
RX 18
RX 7B
RX 19
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 08
TX 40
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX 12
TX 0E
TX 83
TX EF
TX 25
TX 56
TX FF
TX EE
TX 35
TX 55
TX FE
TX ED
TX 35
TX 54
TX FD
TX EC
TX 35
TX 53
TX FC
TX EF
TX 25
TX 52
TX FF
TX EE
TX 35
TX 51
TX FE
TX ED
TX 35
TX 50
TX FD
TX EC
TX 35
TX 4F
TX FC
TX E5
TX 59
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX 12
TX 0E
TX ED
TX 12
TX 0E
TX 76
TX 8F
TX 56
TX 8E
TX 55
TX 8D
TX 54
STIME 0399 ; set timeout for 3997uS
RX 69
RX 20
RX B1
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 08
TX 00
TX 65
TX 4C
TX FD
TX EC
TX 65
TX 4B
TX FC
TX EF
TX 24
TX D6
TX FF
TX EE
TX 34
TX C1
TX FE
TX ED
TX 34
TX 62
TX FD
TX EC
TX 34
TX CA
TX 8F
TX 56
TX 8E
TX 55
TX 8D
TX 54
TX F5
TX 53
TX AF
TX 42
TX AE
TX 41
TX AD
TX 40
TX AC
TX 3F
TX 78
TX 05
TX 12
TX 0E
TX CE
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
TX AF
TX 42
TX AE
TX 41
TX AD
TX 40
TX AC
TX 3F
TX 78
TX 1B
TX 12
TX 0E
TX BB
STIME 0399 ; set timeout for 3997uS
RX C9
RX 1F
RX D1
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 07
TX C0
TX 4E
TX FF
TX E5
TX 49
TX 55
TX 4D
TX FE
TX E5
TX 48
TX 55
TX 4C
TX FD
TX E5
TX 47
TX 55
TX 4B
TX FC
TX 12
TX 0E
TX 83
TX EF
TX 24
TX DC
TX FF
TX EE
TX 34
TX BC
TX FE
TX ED
TX 34
TX 1B
TX FD
TX EC
TX 34
TX 8F
TX 80
TX 31
TX 65
TX 4A
TX FF
TX E5
TX 45
TX 65
TX 49
TX FE
TX E5
TX 44
TX 65
TX 48
TX FD
TX E5
TX 43
TX 65
TX 47
TX FC
TX EF
TX 65
TX 4E
TX FF
TX EE
TX 65
TX 4D
TX FE
TX ED
STIME 0399 ; set timeout for 3997uS
RX 07
RX 25
RX CE
RX 25
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 07
TX 80
TX 02
TX 08
TX 16
TX E5
TX 5A
TX C3
TX 94
TX 3C
TX E5
TX 46
TX 50
TX 59
TX 55
TX 4E
TX FB
TX E5
TX 45
TX 55
TX 4D
TX FA
TX E5
TX 44
TX 55
TX 4C
TX F9
TX E5
TX 43
TX 55
TX 4B
TX F8
TX E5
TX 46
TX 55
TX 4A
TX FF
TX E5
TX 45
TX 55
TX 49
TX FE
TX E5
TX 44
TX 55
TX 48
TX FD
TX E5
TX 43
TX 55
TX 47
TX FC
TX 12
TX 0E
TX 83
TX A8
TX 04
TX A9
TX 05
TX AA
TX 06
TX AB
TX 07
TX E5
TX 4A
TX 55
STIME 0399 ; set timeout for 3997uS
RX A2
RX 1E
RX 29
RX 1F
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 07
TX 40
TX EC
TX 34
TX 5A
TX 02
TX 08
TX 16
TX E5
TX 5A
TX C3
TX 94
TX 28
TX 50
TX 36
TX E5
TX 46
TX 65
TX 4A
TX FF
TX E5
TX 45
TX 65
TX 49
TX FE
TX E5
TX 44
TX 65
TX 48
TX FD
TX E5
TX 43
TX 65
TX 47
TX FC
TX EF
TX 65
TX 4E
TX FF
TX EE
TX 65
TX 4D
TX FE
TX ED
TX 65
TX 4C
TX FD
TX EC
TX 65
TX 4B
TX FC
TX EF
TX 24
TX A1
TX FF
TX EE
TX 34
TX EB
TX FE
TX ED
TX 34
TX D9
TX FD
TX EC
TX 34
TX 6E
STIME 0399 ; set timeout for 3997uS
RX E5
RX 24
RX 2C
RX 25
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 07
TX 00
TX 50
TX 44
TX AF
TX 46
TX AE
TX 45
TX AD
TX 44
TX AC
TX 43
TX 12
TX 0E
TX 9D
TX EF
TX 55
TX 4E
TX FB
TX EE
TX 55
TX 4D
TX FA
TX ED
TX 55
TX 4C
TX F9
TX EC
TX 55
TX 4B
TX F8
TX E5
TX 46
TX 55
TX 4A
TX FF
TX E5
TX 45
TX 55
TX 49
TX FE
TX E5
TX 44
TX 55
TX 48
TX FD
TX E5
TX 43
TX 55
TX 47
TX FC
TX 12
TX 0E
TX 83
TX EF
TX 24
TX 99
TX FF
TX EE
TX 34
TX 79
TX FE
TX ED
TX 34
TX 82
TX FD
STIME 0399 ; set timeout for 3997uS
RX D4
RX 22
RX DB
RX 22
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 06
TX C0
TX 54
TX 8C
TX 53
TX E5
TX 5A
TX D3
TX 94
TX 0F
TX 40
TX 31
TX 78
TX 01
TX 12
TX 0E
TX CE
TX C0
TX 04
TX C0
TX 05
TX C0
TX 06
TX C0
TX 07
TX AF
TX 56
TX AE
TX 55
TX AD
TX 54
TX AC
TX 53
TX 78
TX 1F
TX 12
TX 0E
TX BB
TX D0
TX 03
TX D0
TX 02
TX D0
TX 01
TX D0
TX 00
TX 12
TX 0E
TX 83
TX E5
TX 59
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX 12
TX 0E
TX FA
TX E5
TX 5A
TX C3
TX 94
TX 14
STIME 0399 ; set timeout for 3997uS
RX BD
RX 1A
RX 83
RX 1B
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 06
TX 80
TX 24
TX 5C
TX F8
TX 12
TX 0E
TX ED
TX D0
TX 07
TX D0
TX 06
TX 12
TX 0E
TX 90
TX C0
TX 06
TX C0
TX 07
TX E5
TX 59
TX 24
TX 02
TX FF
TX EF
TX 54
TX 0F
TX FF
TX EF
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX 12
TX 0E
TX ED
TX D0
TX 07
TX D0
TX 06
TX 12
TX 0E
TX 90
TX E5
TX 59
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX 12
TX 0E
TX ED
TX 12
TX 0E
TX 90
TX 8F
TX 56
TX 8E
TX 55
TX 8D
STIME 0399 ; set timeout for 3997uS
RX D0
RX 1B
RX 56
RX 1C
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 06
TX 40
TX 4D
TX 85
TX 38
TX 4C
TX 85
TX 37
TX 4B
TX 85
TX 3E
TX 52
TX 85
TX 3D
TX 51
TX 85
TX 3C
TX 50
TX 85
TX 3B
TX 4F
TX E4
TX F5
TX 5A
TX E5
TX 5A
TX 54
TX 0F
TX F5
TX 59
TX 24
TX 08
TX FF
TX EF
TX 54
TX 0F
TX FF
TX EF
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX 12
TX 0E
TX E1
TX C0
TX 06
TX C0
TX 07
TX E5
TX 59
TX 24
TX 0D
TX FF
TX EF
TX 54
TX 0F
TX FF
TX EF
TX 25
TX E0
TX 25
TX E0
STIME 0399 ; set timeout for 3997uS
RX FB
RX 1D
RX 41
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 06
TX 00
TX CE
TX 33
TX CE
TX D8
TX F9
TX FF
TX E4
TX FC
TX FD
TX 78
TX 98
TX 12
TX 0E
TX FA
TX 85
TX 29
TX 57
TX 85
TX 2A
TX 58
TX 43
TX 5B
TX 02
TX 85
TX 2E
TX 42
TX 85
TX 2D
TX 41
TX 85
TX 2C
TX 40
TX 85
TX 2B
TX 3F
TX 85
TX 32
TX 46
TX 85
TX 31
TX 45
TX 85
TX 30
TX 44
TX 85
TX 2F
TX 43
TX 85
TX 36
TX 4A
TX 85
TX 35
TX 49
TX 85
TX 34
TX 48
TX 85
TX 33
TX 47
TX 85
TX 3A
TX 4E
TX 85
TX 39
STIME 0399 ; set timeout for 3997uS
RX D5
RX 19
RX DB
RX 19
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 05
TX C0
TX 12
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX C0
TX 00
TX 12
TX 0E
TX E1
TX EE
TX 44
TX 80
TX FE
TX 80
TX 10
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX C0
TX 00
TX 12
TX 0E
TX E1
TX EF
TX 44
TX 80
TX FF
TX EC
TX D0
TX 00
TX 12
TX 0E
TX FA
TX 75
TX 5B
TX 01
TX E5
TX 5A
TX C3
TX 94
TX 0E
TX 50
TX 24
TX E5
TX 5B
TX 20
TX E1
TX 1F
TX E5
TX 2A
TX AE
TX 29
TX 78
TX 03
TX C3
TX 33
STIME 0399 ; set timeout for 3997uS
RX 00
RX 1D
RX C5
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 05
TX 80
TX 00
TX 80
TX 66
TX E4
TX 7F
TX 02
TX FE
TX FD
TX FC
TX AB
TX 56
TX AA
TX 55
TX A9
TX 54
TX A8
TX 53
TX C3
TX 12
TX 0E
TX AA
TX 50
TX 14
TX E5
TX 5A
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX C0
TX 00
TX 12
TX 0E
TX E1
TX ED
TX 44
TX 80
TX FD
TX 80
TX 38
TX E4
TX 7F
TX 03
TX FE
TX FD
TX FC
TX AB
TX 56
TX AA
TX 55
TX A9
TX 54
TX A8
TX 53
TX C3
TX 12
TX 0E
TX AA
TX E5
TX 5A
TX 50
STIME 0399 ; set timeout for 3997uS
RX 84
RX 20
RX 09
RX 21
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 05
TX 40
TX 03
TX 02
TX 05
TX EC
TX E5
TX 2A
TX 54
TX 3F
TX F5
TX 59
TX 54
TX 03
TX FF
TX E4
TX 8F
TX 56
TX F5
TX 55
TX F5
TX 54
TX F5
TX 53
TX E5
TX 59
TX 13
TX 13
TX 54
TX 3F
TX F5
TX 5A
TX E4
TX FF
TX FE
TX FD
TX FC
TX AB
TX 56
TX AA
TX 55
TX A9
TX 54
TX A8
TX 53
TX C3
TX 12
TX 0E
TX AA
TX 70
TX 12
TX E5
TX 5A
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX 12
TX 0F
TX 06
TX 80
TX 00
TX 00
STIME 0399 ; set timeout for 3997uS
RX 6F
RX 1E
RX B4
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 05
TX 00
TX E4
TX 35
TX 27
TX F5
TX 27
TX 05
TX 5A
TX E5
TX 5A
TX 54
TX 3F
TX 60
TX 14
TX 7E
TX 00
TX E5
TX 58
TX 25
TX 5A
TX FF
TX EE
TX 35
TX 57
TX FE
TX C3
TX EF
TX 95
TX 2A
TX EE
TX 95
TX 29
TX 40
TX 96
TX C3
TX E5
TX 2A
TX 95
TX 58
TX FF
TX E5
TX 29
TX 95
TX 57
TX FE
TX C3
TX EF
TX 94
TX 40
TX EE
TX 64
TX 80
TX 94
TX 80
TX 40
TX 03
TX 02
TX 06
TX 17
TX E4
TX F5
TX 5A
TX E5
TX 5B
TX 60
STIME 0399 ; set timeout for 3997uS
RX FC
RX 1F
RX 01
RX 20
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 04
TX C0
TX FF
TX E4
TX FC
TX FD
TX FE
TX E5
TX 5A
TX 54
TX 03
TX FB
TX C3
TX 74
TX 03
TX 9B
TX 75
TX F0
TX 08
TX A4
TX F9
TX F8
TX 12
TX 0E
TX CE
TX E5
TX 5A
TX 13
TX 13
TX 54
TX 3F
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX 12
TX 0E
TX ED
TX 12
TX 0E
TX 83
TX E5
TX 5A
TX 13
TX 13
TX 54
TX 3F
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX 12
TX 0E
TX FA
TX 74
TX 01
TX 25
TX 28
TX F5
TX 28
STIME 0399 ; set timeout for 3997uS
RX CD
RX 1D
RX 91
RX 1E
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 04
TX 80
TX E5
TX 57
TX 95
TX 29
TX 40
TX 09
TX E5
TX 5B
TX 64
TX 03
TX 70
TX 03
TX 02
TX 09
TX 87
TX E4
TX F5
TX 5A
TX E5
TX 5A
TX 25
TX E0
TX 25
TX E0
TX 24
TX 5C
TX F8
TX 12
TX 0F
TX 06
TX 00
TX 00
TX 00
TX 00
TX 05
TX 5A
TX E5
TX 5A
TX B4
TX 10
TX E9
TX E4
TX F5
TX 5A
TX C3
TX E5
TX 58
TX 95
TX 2A
TX E5
TX 57
TX 95
TX 29
TX 50
TX 6A
TX AB
TX 26
TX AA
TX 27
TX A9
TX 28
TX 12
TX 0E
TX 08
STIME 0399 ; set timeout for 3997uS
RX 96
RX 19
RX 1A
RX 1A
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 04
TX 40
TX 23
TX 75
TX 2C
TX 45
TX 75
TX 2B
TX 67
TX 75
TX 32
TX 89
TX 75
TX 31
TX AB
TX 75
TX 30
TX CD
TX 75
TX 2F
TX EF
TX 75
TX 36
TX FE
TX 75
TX 35
TX DC
TX 75
TX 34
TX BA
TX 75
TX 33
TX 98
TX 75
TX 3A
TX 76
TX 75
TX 39
TX 54
TX 75
TX 38
TX 32
TX 75
TX 37
TX 10
TX 75
TX 3E
TX F0
TX 75
TX 3D
TX E1
TX 75
TX 3C
TX D2
TX 75
TX 3B
TX C3
TX F5
TX 57
TX F5
TX 58
TX D3
TX E5
TX 58
TX 95
TX 2A
STIME 0399 ; set timeout for 3997uS
RX BE
RX 1C
RX 02
RX 1D
STIME 1A01 ; set timeout for 28891uS
TX 50
TX 00
TX 04
TX 00
TX 02
TX 0F
TX 5B
TX 30
TX 98
TX FD
TX C2
TX 98
TX AF
TX 99
TX 22
TX 02
TX 04
TX 22
TX AE
TX 07
TX A8
TX 05
TX EE
TX D3
TX 94
TX 00
TX 40
TX 09
TX 12
TX 04
TX 03
TX A6
TX 07
TX 08
TX 1E
TX 80
TX F1
TX 22
TX 32
TX 02
TX 19
TX 85
TX EF
TX FE
TX ED
TX FF
TX 22
TX 02
TX 12
TX 00
TX 8B
TX 26
TX 8A
TX 27
TX 89
TX 28
TX 8C
TX 29
TX 8D
TX 2A
TX E4
TX F5
TX 5B
TX 75
TX 2E
TX 01
TX 75
TX 2D
STIME 0399 ; set timeout for 3997uS
RX 76
RX 17
RX 7A
RX 17
SUCCESS
