# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../arm_image.vhd" \
"../../../../../../master_slave.vhd" \
"../../../../../../master_slave_tb.vhd" \

# Do not sort compile order
nosort
