Test signal = /testbench/cpu/l3/cpu(0)/u0/leon3x0/vhdl/p0/iu/r.a.rsel2
oldval = 101
pos1: 2 pos0: 1 posU: -1
newval = 100
Signal value: 000
oldval = 000
pos1: -1 pos0: 2 posU: -1
newval = 001
force in 122106
651,940 ns >> iteration no: 0
======================================
progstatus: 0
execerr: 0
latent: 1
progstatus default value, probably error!
>>>>>>>>>>>>>>> 730740000
======================================
