// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kp_502_7_sqrt_fixed_32_32_s (
        ap_clk,
        ap_rst,
        x,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [30:0] x;
output  [15:0] ap_return;
input   ap_ce;

reg[15:0] ap_return;

wire   [34:0] x_l_I_V_34_fu_504_p3;
reg   [34:0] x_l_I_V_34_reg_1499;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
wire   [15:0] res_I_V_35_fu_512_p3;
reg   [15:0] res_I_V_35_reg_1505;
wire   [0:0] icmp_ln443_3_fu_552_p2;
reg   [0:0] icmp_ln443_3_reg_1511;
wire   [6:0] sub_ln219_3_fu_558_p2;
reg   [6:0] sub_ln219_3_reg_1517;
wire   [34:0] x_l_I_V_38_fu_907_p3;
reg   [34:0] x_l_I_V_38_reg_1522;
wire   [15:0] res_I_V_39_fu_915_p3;
reg   [15:0] res_I_V_39_reg_1528;
wire   [0:0] icmp_ln443_8_fu_955_p2;
reg   [0:0] icmp_ln443_8_reg_1534;
wire   [11:0] sub_ln219_8_fu_961_p2;
reg   [11:0] sub_ln219_8_reg_1540;
wire   [34:0] x_l_I_V_42_fu_1228_p3;
reg   [34:0] x_l_I_V_42_reg_1545;
wire   [15:0] res_I_V_43_fu_1236_p3;
reg   [15:0] res_I_V_43_reg_1551;
wire   [0:0] icmp_ln443_12_fu_1276_p2;
reg   [0:0] icmp_ln443_12_reg_1557;
wire   [15:0] sub_ln219_12_fu_1282_p2;
reg   [15:0] sub_ln219_12_reg_1563;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_fu_224_p3;
wire   [0:0] xor_ln219_fu_232_p2;
wire   [34:0] zext_ln666_fu_220_p1;
wire   [2:0] select_ln277_fu_238_p3;
wire   [34:0] p_Result_49_fu_246_p5;
wire   [15:0] res_I_V_32_fu_266_p3;
wire   [1:0] p_Result_s_fu_274_p4;
wire   [34:0] x_l_I_V_31_fu_258_p3;
wire   [2:0] tmp_1_fu_284_p3;
wire   [3:0] p_Result_50_fu_292_p4;
wire   [3:0] zext_ln443_fu_302_p1;
wire   [3:0] sub_ln219_fu_312_p2;
wire   [0:0] icmp_ln443_fu_306_p2;
wire   [34:0] p_Result_51_fu_318_p5;
wire   [15:0] p_Result_52_fu_330_p4;
wire   [15:0] res_I_V_33_fu_348_p3;
wire   [2:0] p_Result_4_fu_356_p4;
wire   [34:0] x_l_I_V_32_fu_340_p3;
wire   [3:0] tmp_2_fu_366_p3;
wire   [4:0] p_Result_53_fu_374_p4;
wire   [4:0] zext_ln443_1_fu_384_p1;
wire   [4:0] sub_ln219_1_fu_394_p2;
wire   [0:0] icmp_ln443_1_fu_388_p2;
wire   [34:0] p_Result_54_fu_400_p5;
wire   [15:0] p_Result_55_fu_412_p4;
wire   [15:0] res_I_V_34_fu_430_p3;
wire   [3:0] p_Result_8_fu_438_p4;
wire   [34:0] x_l_I_V_33_fu_422_p3;
wire   [4:0] tmp_3_fu_448_p3;
wire   [5:0] p_Result_56_fu_456_p4;
wire   [5:0] zext_ln443_2_fu_466_p1;
wire   [5:0] sub_ln219_2_fu_476_p2;
wire   [0:0] icmp_ln443_2_fu_470_p2;
wire   [34:0] p_Result_57_fu_482_p5;
wire   [15:0] p_Result_58_fu_494_p4;
wire   [4:0] p_Result_9_fu_520_p4;
wire   [5:0] tmp_4_fu_530_p3;
wire   [6:0] p_Result_59_fu_538_p4;
wire   [6:0] zext_ln443_3_fu_548_p1;
wire   [34:0] p_Result_60_fu_564_p5;
wire   [15:0] p_Result_61_fu_574_p4;
wire   [15:0] res_I_V_36_fu_589_p3;
wire   [5:0] p_Result_13_fu_595_p4;
wire   [34:0] x_l_I_V_35_fu_583_p3;
wire   [6:0] tmp_5_fu_605_p3;
wire   [7:0] p_Result_62_fu_613_p4;
wire   [7:0] zext_ln443_4_fu_623_p1;
wire   [7:0] sub_ln219_4_fu_633_p2;
wire   [0:0] icmp_ln443_4_fu_627_p2;
wire   [34:0] p_Result_63_fu_639_p5;
wire   [15:0] p_Result_64_fu_651_p4;
wire   [15:0] res_I_V_37_fu_669_p3;
wire   [6:0] p_Result_16_fu_677_p4;
wire   [34:0] x_l_I_V_36_fu_661_p3;
wire   [7:0] tmp_6_fu_687_p3;
wire   [8:0] p_Result_65_fu_695_p4;
wire   [8:0] zext_ln443_5_fu_705_p1;
wire   [8:0] sub_ln219_5_fu_715_p2;
wire   [0:0] icmp_ln443_5_fu_709_p2;
wire   [34:0] p_Result_66_fu_721_p5;
wire   [15:0] p_Result_67_fu_733_p4;
wire   [15:0] res_I_V_38_fu_751_p3;
wire   [7:0] p_Result_19_fu_759_p4;
wire   [34:0] x_l_I_V_fu_743_p3;
wire   [8:0] tmp_7_fu_769_p3;
wire   [9:0] p_Result_68_fu_777_p4;
wire   [9:0] zext_ln443_6_fu_787_p1;
wire   [9:0] sub_ln219_6_fu_797_p2;
wire   [0:0] icmp_ln443_6_fu_791_p2;
wire   [34:0] p_Result_69_fu_803_p5;
wire   [15:0] p_Result_70_fu_815_p4;
wire   [15:0] res_I_V_fu_833_p3;
wire   [8:0] p_Result_22_fu_841_p4;
wire   [34:0] x_l_I_V_37_fu_825_p3;
wire   [9:0] tmp_8_fu_851_p3;
wire   [10:0] p_Result_71_fu_859_p4;
wire   [10:0] zext_ln443_7_fu_869_p1;
wire   [10:0] sub_ln219_7_fu_879_p2;
wire   [0:0] icmp_ln443_7_fu_873_p2;
wire   [34:0] p_Result_72_fu_885_p5;
wire   [15:0] p_Result_73_fu_897_p4;
wire   [9:0] p_Result_25_fu_923_p4;
wire   [10:0] tmp_9_fu_933_p3;
wire   [11:0] p_Result_74_fu_941_p4;
wire   [11:0] zext_ln443_8_fu_951_p1;
wire   [34:0] p_Result_75_fu_967_p5;
wire   [15:0] p_Result_76_fu_977_p4;
wire   [15:0] res_I_V_40_fu_992_p3;
wire   [10:0] p_Result_28_fu_998_p4;
wire   [34:0] x_l_I_V_39_fu_986_p3;
wire   [11:0] tmp_s_fu_1008_p3;
wire   [12:0] p_Result_77_fu_1016_p4;
wire   [12:0] zext_ln443_9_fu_1026_p1;
wire   [12:0] sub_ln219_9_fu_1036_p2;
wire   [0:0] icmp_ln443_9_fu_1030_p2;
wire   [34:0] p_Result_78_fu_1042_p5;
wire   [15:0] p_Result_79_fu_1054_p4;
wire   [15:0] res_I_V_41_fu_1072_p3;
wire   [11:0] p_Result_31_fu_1080_p4;
wire   [34:0] x_l_I_V_40_fu_1064_p3;
wire   [12:0] tmp_10_fu_1090_p3;
wire   [13:0] p_Result_80_fu_1098_p4;
wire   [13:0] zext_ln443_10_fu_1108_p1;
wire   [13:0] sub_ln219_10_fu_1118_p2;
wire   [0:0] icmp_ln443_10_fu_1112_p2;
wire   [34:0] p_Result_81_fu_1124_p5;
wire   [15:0] p_Result_82_fu_1136_p4;
wire   [15:0] res_I_V_42_fu_1154_p3;
wire   [12:0] p_Result_34_fu_1162_p4;
wire   [34:0] x_l_I_V_41_fu_1146_p3;
wire   [13:0] tmp_11_fu_1172_p3;
wire   [14:0] p_Result_83_fu_1180_p4;
wire   [14:0] zext_ln443_11_fu_1190_p1;
wire   [14:0] sub_ln219_11_fu_1200_p2;
wire   [0:0] icmp_ln443_11_fu_1194_p2;
wire   [34:0] p_Result_84_fu_1206_p5;
wire   [15:0] p_Result_85_fu_1218_p4;
wire   [13:0] p_Result_37_fu_1244_p4;
wire   [14:0] tmp_12_fu_1254_p3;
wire   [15:0] p_Result_86_fu_1262_p4;
wire   [15:0] zext_ln443_12_fu_1272_p1;
wire   [34:0] p_Result_87_fu_1288_p5;
wire   [15:0] p_Result_88_fu_1298_p4;
wire   [15:0] res_I_V_44_fu_1313_p3;
wire   [14:0] p_Result_40_fu_1319_p4;
wire   [34:0] x_l_I_V_43_fu_1307_p3;
wire   [15:0] tmp_13_fu_1329_p3;
wire   [16:0] p_Result_89_fu_1337_p4;
wire   [16:0] zext_ln443_13_fu_1347_p1;
wire   [16:0] sub_ln219_13_fu_1357_p2;
wire   [0:0] icmp_ln443_13_fu_1351_p2;
wire   [34:0] p_Result_90_fu_1363_p5;
wire   [15:0] p_Result_91_fu_1375_p4;
wire   [15:0] res_I_V_45_fu_1393_p3;
wire   [34:0] x_l_I_V_44_fu_1385_p3;
wire   [16:0] tmp_14_fu_1401_p3;
wire   [17:0] p_Result_92_fu_1409_p1;
wire   [17:0] zext_ln443_14_fu_1413_p1;
wire   [17:0] sub_ln219_14_fu_1423_p2;
wire   [0:0] icmp_ln443_14_fu_1417_p2;
wire   [34:0] p_Result_93_fu_1429_p5;
wire   [15:0] p_Result_94_fu_1441_p4;
wire   [15:0] res_I_V_46_fu_1459_p3;
wire   [32:0] mul_I_V_fu_1467_p3;
wire   [34:0] x_l_I_V_45_fu_1451_p3;
wire   [34:0] zext_ln671_fu_1475_p1;
wire   [0:0] p_Result_s_61_fu_1479_p2;
wire   [15:0] res_I_V_30_fu_1485_p2;
wire   [15:0] res_I_V_47_fu_1491_p3;
reg    ap_ce_reg;
reg   [30:0] x_int_reg;
reg   [15:0] ap_return_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= res_I_V_47_fu_1491_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        icmp_ln443_12_reg_1557 <= icmp_ln443_12_fu_1276_p2;
        icmp_ln443_3_reg_1511 <= icmp_ln443_3_fu_552_p2;
        icmp_ln443_8_reg_1534 <= icmp_ln443_8_fu_955_p2;
        res_I_V_35_reg_1505 <= res_I_V_35_fu_512_p3;
        res_I_V_39_reg_1528 <= res_I_V_39_fu_915_p3;
        res_I_V_43_reg_1551 <= res_I_V_43_fu_1236_p3;
        sub_ln219_12_reg_1563 <= sub_ln219_12_fu_1282_p2;
        sub_ln219_3_reg_1517 <= sub_ln219_3_fu_558_p2;
        sub_ln219_8_reg_1540 <= sub_ln219_8_fu_961_p2;
        x_l_I_V_34_reg_1499 <= x_l_I_V_34_fu_504_p3;
        x_l_I_V_38_reg_1522 <= x_l_I_V_38_fu_907_p3;
        x_l_I_V_42_reg_1545 <= x_l_I_V_42_fu_1228_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_int_reg <= x;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = res_I_V_47_fu_1491_p3;
    end else begin
        ap_return = 'bx;
    end
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign icmp_ln443_10_fu_1112_p2 = ((p_Result_80_fu_1098_p4 < zext_ln443_10_fu_1108_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_11_fu_1194_p2 = ((p_Result_83_fu_1180_p4 < zext_ln443_11_fu_1190_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_12_fu_1276_p2 = ((p_Result_86_fu_1262_p4 < zext_ln443_12_fu_1272_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_13_fu_1351_p2 = ((p_Result_89_fu_1337_p4 < zext_ln443_13_fu_1347_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_14_fu_1417_p2 = ((p_Result_92_fu_1409_p1 < zext_ln443_14_fu_1413_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_1_fu_388_p2 = ((p_Result_53_fu_374_p4 < zext_ln443_1_fu_384_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_2_fu_470_p2 = ((p_Result_56_fu_456_p4 < zext_ln443_2_fu_466_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_3_fu_552_p2 = ((p_Result_59_fu_538_p4 < zext_ln443_3_fu_548_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_4_fu_627_p2 = ((p_Result_62_fu_613_p4 < zext_ln443_4_fu_623_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_5_fu_709_p2 = ((p_Result_65_fu_695_p4 < zext_ln443_5_fu_705_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_6_fu_791_p2 = ((p_Result_68_fu_777_p4 < zext_ln443_6_fu_787_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_7_fu_873_p2 = ((p_Result_71_fu_859_p4 < zext_ln443_7_fu_869_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_8_fu_955_p2 = ((p_Result_74_fu_941_p4 < zext_ln443_8_fu_951_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_9_fu_1030_p2 = ((p_Result_77_fu_1016_p4 < zext_ln443_9_fu_1026_p1) ? 1'b1 : 1'b0);

assign icmp_ln443_fu_306_p2 = ((p_Result_50_fu_292_p4 < zext_ln443_fu_302_p1) ? 1'b1 : 1'b0);

assign mul_I_V_fu_1467_p3 = {{17'd0}, {res_I_V_46_fu_1459_p3}};

assign p_Result_13_fu_595_p4 = {{res_I_V_36_fu_589_p3[15:10]}};

assign p_Result_16_fu_677_p4 = {{res_I_V_37_fu_669_p3[15:9]}};

assign p_Result_19_fu_759_p4 = {{res_I_V_38_fu_751_p3[15:8]}};

assign p_Result_22_fu_841_p4 = {{res_I_V_fu_833_p3[15:7]}};

assign p_Result_25_fu_923_p4 = {{res_I_V_39_fu_915_p3[15:6]}};

assign p_Result_28_fu_998_p4 = {{res_I_V_40_fu_992_p3[15:5]}};

assign p_Result_31_fu_1080_p4 = {{res_I_V_41_fu_1072_p3[15:4]}};

assign p_Result_34_fu_1162_p4 = {{res_I_V_42_fu_1154_p3[15:3]}};

assign p_Result_37_fu_1244_p4 = {{res_I_V_43_fu_1236_p3[15:2]}};

assign p_Result_40_fu_1319_p4 = {{res_I_V_44_fu_1313_p3[15:1]}};

assign p_Result_49_fu_246_p5 = {{zext_ln666_fu_220_p1[34:33]}, {select_ln277_fu_238_p3}, {zext_ln666_fu_220_p1[29:0]}};

assign p_Result_4_fu_356_p4 = {{res_I_V_33_fu_348_p3[15:13]}};

assign p_Result_50_fu_292_p4 = {{x_l_I_V_31_fu_258_p3[31:28]}};

assign p_Result_51_fu_318_p5 = {{x_l_I_V_31_fu_258_p3[34:32]}, {sub_ln219_fu_312_p2}, {x_l_I_V_31_fu_258_p3[27:0]}};

assign p_Result_52_fu_330_p4 = {res_I_V_32_fu_266_p3[16 - 1:15], |(1'd1), res_I_V_32_fu_266_p3[13:0]};

assign p_Result_53_fu_374_p4 = {{x_l_I_V_32_fu_340_p3[30:26]}};

assign p_Result_54_fu_400_p5 = {{x_l_I_V_32_fu_340_p3[34:31]}, {sub_ln219_1_fu_394_p2}, {x_l_I_V_32_fu_340_p3[25:0]}};

assign p_Result_55_fu_412_p4 = {res_I_V_33_fu_348_p3[16 - 1:14], |(1'd1), res_I_V_33_fu_348_p3[12:0]};

assign p_Result_56_fu_456_p4 = {{x_l_I_V_33_fu_422_p3[29:24]}};

assign p_Result_57_fu_482_p5 = {{x_l_I_V_33_fu_422_p3[34:30]}, {sub_ln219_2_fu_476_p2}, {x_l_I_V_33_fu_422_p3[23:0]}};

assign p_Result_58_fu_494_p4 = {res_I_V_34_fu_430_p3[16 - 1:13], |(1'd1), res_I_V_34_fu_430_p3[11:0]};

assign p_Result_59_fu_538_p4 = {{x_l_I_V_34_fu_504_p3[28:22]}};

assign p_Result_60_fu_564_p5 = {{x_l_I_V_34_reg_1499[34:29]}, {sub_ln219_3_reg_1517}, {x_l_I_V_34_reg_1499[21:0]}};

assign p_Result_61_fu_574_p4 = {res_I_V_35_reg_1505[16 - 1:12], |(1'd1), res_I_V_35_reg_1505[10:0]};

assign p_Result_62_fu_613_p4 = {{x_l_I_V_35_fu_583_p3[27:20]}};

assign p_Result_63_fu_639_p5 = {{x_l_I_V_35_fu_583_p3[34:28]}, {sub_ln219_4_fu_633_p2}, {x_l_I_V_35_fu_583_p3[19:0]}};

assign p_Result_64_fu_651_p4 = {res_I_V_36_fu_589_p3[16 - 1:11], |(1'd1), res_I_V_36_fu_589_p3[9:0]};

assign p_Result_65_fu_695_p4 = {{x_l_I_V_36_fu_661_p3[26:18]}};

assign p_Result_66_fu_721_p5 = {{x_l_I_V_36_fu_661_p3[34:27]}, {sub_ln219_5_fu_715_p2}, {x_l_I_V_36_fu_661_p3[17:0]}};

assign p_Result_67_fu_733_p4 = {res_I_V_37_fu_669_p3[16 - 1:10], |(1'd1), res_I_V_37_fu_669_p3[8:0]};

assign p_Result_68_fu_777_p4 = {{x_l_I_V_fu_743_p3[25:16]}};

assign p_Result_69_fu_803_p5 = {{x_l_I_V_fu_743_p3[34:26]}, {sub_ln219_6_fu_797_p2}, {x_l_I_V_fu_743_p3[15:0]}};

assign p_Result_70_fu_815_p4 = {res_I_V_38_fu_751_p3[16 - 1:9], |(1'd1), res_I_V_38_fu_751_p3[7:0]};

assign p_Result_71_fu_859_p4 = {{x_l_I_V_37_fu_825_p3[24:14]}};

assign p_Result_72_fu_885_p5 = {{x_l_I_V_37_fu_825_p3[34:25]}, {sub_ln219_7_fu_879_p2}, {x_l_I_V_37_fu_825_p3[13:0]}};

assign p_Result_73_fu_897_p4 = {res_I_V_fu_833_p3[16 - 1:8], |(1'd1), res_I_V_fu_833_p3[6:0]};

assign p_Result_74_fu_941_p4 = {{x_l_I_V_38_fu_907_p3[23:12]}};

assign p_Result_75_fu_967_p5 = {{x_l_I_V_38_reg_1522[34:24]}, {sub_ln219_8_reg_1540}, {x_l_I_V_38_reg_1522[11:0]}};

assign p_Result_76_fu_977_p4 = {res_I_V_39_reg_1528[16 - 1:7], |(1'd1), res_I_V_39_reg_1528[5:0]};

assign p_Result_77_fu_1016_p4 = {{x_l_I_V_39_fu_986_p3[22:10]}};

assign p_Result_78_fu_1042_p5 = {{x_l_I_V_39_fu_986_p3[34:23]}, {sub_ln219_9_fu_1036_p2}, {x_l_I_V_39_fu_986_p3[9:0]}};

assign p_Result_79_fu_1054_p4 = {res_I_V_40_fu_992_p3[16 - 1:6], |(1'd1), res_I_V_40_fu_992_p3[4:0]};

assign p_Result_80_fu_1098_p4 = {{x_l_I_V_40_fu_1064_p3[21:8]}};

assign p_Result_81_fu_1124_p5 = {{x_l_I_V_40_fu_1064_p3[34:22]}, {sub_ln219_10_fu_1118_p2}, {x_l_I_V_40_fu_1064_p3[7:0]}};

assign p_Result_82_fu_1136_p4 = {res_I_V_41_fu_1072_p3[16 - 1:5], |(1'd1), res_I_V_41_fu_1072_p3[3:0]};

assign p_Result_83_fu_1180_p4 = {{x_l_I_V_41_fu_1146_p3[20:6]}};

assign p_Result_84_fu_1206_p5 = {{x_l_I_V_41_fu_1146_p3[34:21]}, {sub_ln219_11_fu_1200_p2}, {x_l_I_V_41_fu_1146_p3[5:0]}};

assign p_Result_85_fu_1218_p4 = {res_I_V_42_fu_1154_p3[16 - 1:4], |(1'd1), res_I_V_42_fu_1154_p3[2:0]};

assign p_Result_86_fu_1262_p4 = {{x_l_I_V_42_fu_1228_p3[19:4]}};

assign p_Result_87_fu_1288_p5 = {{x_l_I_V_42_reg_1545[34:20]}, {sub_ln219_12_reg_1563}, {x_l_I_V_42_reg_1545[3:0]}};

assign p_Result_88_fu_1298_p4 = {res_I_V_43_reg_1551[16 - 1:3], |(1'd1), res_I_V_43_reg_1551[1:0]};

assign p_Result_89_fu_1337_p4 = {{x_l_I_V_43_fu_1307_p3[18:2]}};

assign p_Result_8_fu_438_p4 = {{res_I_V_34_fu_430_p3[15:12]}};

assign p_Result_90_fu_1363_p5 = {{x_l_I_V_43_fu_1307_p3[34:19]}, {sub_ln219_13_fu_1357_p2}, {x_l_I_V_43_fu_1307_p3[1:0]}};

assign p_Result_91_fu_1375_p4 = {res_I_V_44_fu_1313_p3[16 - 1:2], |(1'd1), res_I_V_44_fu_1313_p3[0:0]};

assign p_Result_92_fu_1409_p1 = x_l_I_V_44_fu_1385_p3[17:0];

assign p_Result_93_fu_1429_p5 = {{x_l_I_V_44_fu_1385_p3[34:18]}, {sub_ln219_14_fu_1423_p2}};

assign p_Result_94_fu_1441_p4 = {res_I_V_45_fu_1393_p3[16-1:1], |(1'd1)};

assign p_Result_9_fu_520_p4 = {{res_I_V_35_fu_512_p3[15:11]}};

assign p_Result_s_61_fu_1479_p2 = ((x_l_I_V_45_fu_1451_p3 > zext_ln671_fu_1475_p1) ? 1'b1 : 1'b0);

assign p_Result_s_fu_274_p4 = {{res_I_V_32_fu_266_p3[15:14]}};

assign res_I_V_30_fu_1485_p2 = (res_I_V_46_fu_1459_p3 + 16'd1);

assign res_I_V_32_fu_266_p3 = ((tmp_fu_224_p3[0:0] == 1'b1) ? 16'd32768 : 16'd0);

assign res_I_V_33_fu_348_p3 = ((icmp_ln443_fu_306_p2[0:0] == 1'b1) ? res_I_V_32_fu_266_p3 : p_Result_52_fu_330_p4);

assign res_I_V_34_fu_430_p3 = ((icmp_ln443_1_fu_388_p2[0:0] == 1'b1) ? res_I_V_33_fu_348_p3 : p_Result_55_fu_412_p4);

assign res_I_V_35_fu_512_p3 = ((icmp_ln443_2_fu_470_p2[0:0] == 1'b1) ? res_I_V_34_fu_430_p3 : p_Result_58_fu_494_p4);

assign res_I_V_36_fu_589_p3 = ((icmp_ln443_3_reg_1511[0:0] == 1'b1) ? res_I_V_35_reg_1505 : p_Result_61_fu_574_p4);

assign res_I_V_37_fu_669_p3 = ((icmp_ln443_4_fu_627_p2[0:0] == 1'b1) ? res_I_V_36_fu_589_p3 : p_Result_64_fu_651_p4);

assign res_I_V_38_fu_751_p3 = ((icmp_ln443_5_fu_709_p2[0:0] == 1'b1) ? res_I_V_37_fu_669_p3 : p_Result_67_fu_733_p4);

assign res_I_V_39_fu_915_p3 = ((icmp_ln443_7_fu_873_p2[0:0] == 1'b1) ? res_I_V_fu_833_p3 : p_Result_73_fu_897_p4);

assign res_I_V_40_fu_992_p3 = ((icmp_ln443_8_reg_1534[0:0] == 1'b1) ? res_I_V_39_reg_1528 : p_Result_76_fu_977_p4);

assign res_I_V_41_fu_1072_p3 = ((icmp_ln443_9_fu_1030_p2[0:0] == 1'b1) ? res_I_V_40_fu_992_p3 : p_Result_79_fu_1054_p4);

assign res_I_V_42_fu_1154_p3 = ((icmp_ln443_10_fu_1112_p2[0:0] == 1'b1) ? res_I_V_41_fu_1072_p3 : p_Result_82_fu_1136_p4);

assign res_I_V_43_fu_1236_p3 = ((icmp_ln443_11_fu_1194_p2[0:0] == 1'b1) ? res_I_V_42_fu_1154_p3 : p_Result_85_fu_1218_p4);

assign res_I_V_44_fu_1313_p3 = ((icmp_ln443_12_reg_1557[0:0] == 1'b1) ? res_I_V_43_reg_1551 : p_Result_88_fu_1298_p4);

assign res_I_V_45_fu_1393_p3 = ((icmp_ln443_13_fu_1351_p2[0:0] == 1'b1) ? res_I_V_44_fu_1313_p3 : p_Result_91_fu_1375_p4);

assign res_I_V_46_fu_1459_p3 = ((icmp_ln443_14_fu_1417_p2[0:0] == 1'b1) ? res_I_V_45_fu_1393_p3 : p_Result_94_fu_1441_p4);

assign res_I_V_47_fu_1491_p3 = ((p_Result_s_61_fu_1479_p2[0:0] == 1'b1) ? res_I_V_30_fu_1485_p2 : res_I_V_46_fu_1459_p3);

assign res_I_V_fu_833_p3 = ((icmp_ln443_6_fu_791_p2[0:0] == 1'b1) ? res_I_V_38_fu_751_p3 : p_Result_70_fu_815_p4);

assign select_ln277_fu_238_p3 = ((xor_ln219_fu_232_p2[0:0] == 1'b1) ? 3'd7 : 3'd0);

assign sub_ln219_10_fu_1118_p2 = (p_Result_80_fu_1098_p4 - zext_ln443_10_fu_1108_p1);

assign sub_ln219_11_fu_1200_p2 = (p_Result_83_fu_1180_p4 - zext_ln443_11_fu_1190_p1);

assign sub_ln219_12_fu_1282_p2 = (p_Result_86_fu_1262_p4 - zext_ln443_12_fu_1272_p1);

assign sub_ln219_13_fu_1357_p2 = (p_Result_89_fu_1337_p4 - zext_ln443_13_fu_1347_p1);

assign sub_ln219_14_fu_1423_p2 = (p_Result_92_fu_1409_p1 - zext_ln443_14_fu_1413_p1);

assign sub_ln219_1_fu_394_p2 = (p_Result_53_fu_374_p4 - zext_ln443_1_fu_384_p1);

assign sub_ln219_2_fu_476_p2 = (p_Result_56_fu_456_p4 - zext_ln443_2_fu_466_p1);

assign sub_ln219_3_fu_558_p2 = (p_Result_59_fu_538_p4 - zext_ln443_3_fu_548_p1);

assign sub_ln219_4_fu_633_p2 = (p_Result_62_fu_613_p4 - zext_ln443_4_fu_623_p1);

assign sub_ln219_5_fu_715_p2 = (p_Result_65_fu_695_p4 - zext_ln443_5_fu_705_p1);

assign sub_ln219_6_fu_797_p2 = (p_Result_68_fu_777_p4 - zext_ln443_6_fu_787_p1);

assign sub_ln219_7_fu_879_p2 = (p_Result_71_fu_859_p4 - zext_ln443_7_fu_869_p1);

assign sub_ln219_8_fu_961_p2 = (p_Result_74_fu_941_p4 - zext_ln443_8_fu_951_p1);

assign sub_ln219_9_fu_1036_p2 = (p_Result_77_fu_1016_p4 - zext_ln443_9_fu_1026_p1);

assign sub_ln219_fu_312_p2 = (p_Result_50_fu_292_p4 - zext_ln443_fu_302_p1);

assign tmp_10_fu_1090_p3 = {{p_Result_31_fu_1080_p4}, {1'd1}};

assign tmp_11_fu_1172_p3 = {{p_Result_34_fu_1162_p4}, {1'd1}};

assign tmp_12_fu_1254_p3 = {{p_Result_37_fu_1244_p4}, {1'd1}};

assign tmp_13_fu_1329_p3 = {{p_Result_40_fu_1319_p4}, {1'd1}};

assign tmp_14_fu_1401_p3 = {{res_I_V_45_fu_1393_p3}, {1'd1}};

assign tmp_1_fu_284_p3 = {{p_Result_s_fu_274_p4}, {1'd1}};

assign tmp_2_fu_366_p3 = {{p_Result_4_fu_356_p4}, {1'd1}};

assign tmp_3_fu_448_p3 = {{p_Result_8_fu_438_p4}, {1'd1}};

assign tmp_4_fu_530_p3 = {{p_Result_9_fu_520_p4}, {1'd1}};

assign tmp_5_fu_605_p3 = {{p_Result_13_fu_595_p4}, {1'd1}};

assign tmp_6_fu_687_p3 = {{p_Result_16_fu_677_p4}, {1'd1}};

assign tmp_7_fu_769_p3 = {{p_Result_19_fu_759_p4}, {1'd1}};

assign tmp_8_fu_851_p3 = {{p_Result_22_fu_841_p4}, {1'd1}};

assign tmp_9_fu_933_p3 = {{p_Result_25_fu_923_p4}, {1'd1}};

assign tmp_fu_224_p3 = x_int_reg[32'd30];

assign tmp_s_fu_1008_p3 = {{p_Result_28_fu_998_p4}, {1'd1}};

assign x_l_I_V_31_fu_258_p3 = ((tmp_fu_224_p3[0:0] == 1'b1) ? p_Result_49_fu_246_p5 : zext_ln666_fu_220_p1);

assign x_l_I_V_32_fu_340_p3 = ((icmp_ln443_fu_306_p2[0:0] == 1'b1) ? x_l_I_V_31_fu_258_p3 : p_Result_51_fu_318_p5);

assign x_l_I_V_33_fu_422_p3 = ((icmp_ln443_1_fu_388_p2[0:0] == 1'b1) ? x_l_I_V_32_fu_340_p3 : p_Result_54_fu_400_p5);

assign x_l_I_V_34_fu_504_p3 = ((icmp_ln443_2_fu_470_p2[0:0] == 1'b1) ? x_l_I_V_33_fu_422_p3 : p_Result_57_fu_482_p5);

assign x_l_I_V_35_fu_583_p3 = ((icmp_ln443_3_reg_1511[0:0] == 1'b1) ? x_l_I_V_34_reg_1499 : p_Result_60_fu_564_p5);

assign x_l_I_V_36_fu_661_p3 = ((icmp_ln443_4_fu_627_p2[0:0] == 1'b1) ? x_l_I_V_35_fu_583_p3 : p_Result_63_fu_639_p5);

assign x_l_I_V_37_fu_825_p3 = ((icmp_ln443_6_fu_791_p2[0:0] == 1'b1) ? x_l_I_V_fu_743_p3 : p_Result_69_fu_803_p5);

assign x_l_I_V_38_fu_907_p3 = ((icmp_ln443_7_fu_873_p2[0:0] == 1'b1) ? x_l_I_V_37_fu_825_p3 : p_Result_72_fu_885_p5);

assign x_l_I_V_39_fu_986_p3 = ((icmp_ln443_8_reg_1534[0:0] == 1'b1) ? x_l_I_V_38_reg_1522 : p_Result_75_fu_967_p5);

assign x_l_I_V_40_fu_1064_p3 = ((icmp_ln443_9_fu_1030_p2[0:0] == 1'b1) ? x_l_I_V_39_fu_986_p3 : p_Result_78_fu_1042_p5);

assign x_l_I_V_41_fu_1146_p3 = ((icmp_ln443_10_fu_1112_p2[0:0] == 1'b1) ? x_l_I_V_40_fu_1064_p3 : p_Result_81_fu_1124_p5);

assign x_l_I_V_42_fu_1228_p3 = ((icmp_ln443_11_fu_1194_p2[0:0] == 1'b1) ? x_l_I_V_41_fu_1146_p3 : p_Result_84_fu_1206_p5);

assign x_l_I_V_43_fu_1307_p3 = ((icmp_ln443_12_reg_1557[0:0] == 1'b1) ? x_l_I_V_42_reg_1545 : p_Result_87_fu_1288_p5);

assign x_l_I_V_44_fu_1385_p3 = ((icmp_ln443_13_fu_1351_p2[0:0] == 1'b1) ? x_l_I_V_43_fu_1307_p3 : p_Result_90_fu_1363_p5);

assign x_l_I_V_45_fu_1451_p3 = ((icmp_ln443_14_fu_1417_p2[0:0] == 1'b1) ? x_l_I_V_44_fu_1385_p3 : p_Result_93_fu_1429_p5);

assign x_l_I_V_fu_743_p3 = ((icmp_ln443_5_fu_709_p2[0:0] == 1'b1) ? x_l_I_V_36_fu_661_p3 : p_Result_66_fu_721_p5);

assign xor_ln219_fu_232_p2 = (tmp_fu_224_p3 ^ 1'd1);

assign zext_ln443_10_fu_1108_p1 = tmp_10_fu_1090_p3;

assign zext_ln443_11_fu_1190_p1 = tmp_11_fu_1172_p3;

assign zext_ln443_12_fu_1272_p1 = tmp_12_fu_1254_p3;

assign zext_ln443_13_fu_1347_p1 = tmp_13_fu_1329_p3;

assign zext_ln443_14_fu_1413_p1 = tmp_14_fu_1401_p3;

assign zext_ln443_1_fu_384_p1 = tmp_2_fu_366_p3;

assign zext_ln443_2_fu_466_p1 = tmp_3_fu_448_p3;

assign zext_ln443_3_fu_548_p1 = tmp_4_fu_530_p3;

assign zext_ln443_4_fu_623_p1 = tmp_5_fu_605_p3;

assign zext_ln443_5_fu_705_p1 = tmp_6_fu_687_p3;

assign zext_ln443_6_fu_787_p1 = tmp_7_fu_769_p3;

assign zext_ln443_7_fu_869_p1 = tmp_8_fu_851_p3;

assign zext_ln443_8_fu_951_p1 = tmp_9_fu_933_p3;

assign zext_ln443_9_fu_1026_p1 = tmp_s_fu_1008_p3;

assign zext_ln443_fu_302_p1 = tmp_1_fu_284_p3;

assign zext_ln666_fu_220_p1 = x_int_reg;

assign zext_ln671_fu_1475_p1 = mul_I_V_fu_1467_p3;

endmodule //kp_502_7_sqrt_fixed_32_32_s
