#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Apr 29 08:48:29 2024
# Process ID: 4995
# Current directory: /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src
# Command line: vivado -mode batch -source ProjectGeneration.tcl -notrace
# Log file: /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/vivado.log
# Journal file: /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/vivado.jou
# Running On: ub2020p4p3vm, OS: Linux, CPU Frequency: 1992.000 MHz, CPU Physical cores: 3, Host memory: 10437 MB
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1343.988 ; gain = 39.836 ; free physical = 449 ; free virtual = 24917
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bpm_mc_c_addsub_v12_0_i0' to 'bpm_mc_c_addsub_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000000000000000000000000000' to '0' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i0'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bpm_mc_c_addsub_v12_0_i1' to 'bpm_mc_c_addsub_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000000000000000000000000000000' to '0' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i1'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bpm_mc_c_addsub_v12_0_i2' to 'bpm_mc_c_addsub_v12_0_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '000000000000000000000000000000000' to '0' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i2'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bpm_mc_c_addsub_v12_0_i3' to 'bpm_mc_c_addsub_v12_0_i3' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'B_Value' from '0000000000000000000000000000000000' to '0' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i3'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_Sense' from 'Active_High' to 'Active_Low' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i3'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Bypass_CE_Priority' from 'CE_Overrides_Bypass' to 'Bypass_Overrides_CE' has been ignored for IP 'bpm_mc_c_addsub_v12_0_i3'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bpm_mc_div_gen_v5_1_i0' to 'bpm_mc_div_gen_v5_1_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'bpm_mc_mult_gen_v12_0_i0' to 'bpm_mc_mult_gen_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'SclrCePriority' from 'SCLR_Overrides_CE' to 'CE_Overrides_SCLR' has been ignored for IP 'bpm_mc_mult_gen_v12_0_i0'
IP Repository Located at : /tools/Xilinx/Vivado/2023.2/data/ip
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Adding File /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/ip/bpm_mc_c_addsub_v12_0_i0/bpm_mc_c_addsub_v12_0_i0.xci
Adding File /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/ip/bpm_mc_c_addsub_v12_0_i1/bpm_mc_c_addsub_v12_0_i1.xci
Adding File /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/ip/bpm_mc_c_addsub_v12_0_i2/bpm_mc_c_addsub_v12_0_i2.xci
Adding File /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/ip/bpm_mc_c_addsub_v12_0_i3/bpm_mc_c_addsub_v12_0_i3.xci
Adding File /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/ip/bpm_mc_div_gen_v5_1_i0/bpm_mc_div_gen_v5_1_i0.xci
Adding File /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/ip/bpm_mc_mult_gen_v12_0_i0/bpm_mc_mult_gen_v12_0_i0.xci
Adding File /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/sysgen/bpm_mc.xdc
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'i' and definition port 'DATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'x' and definition port 'DATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'y' and definition port 'DATA'.
WARNING: [IP_Flow 19-3480] slave: Portmap direction mismatched between component port 'ce_out' and definition port 'DATA'.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog'.)
0
Wrote  : </xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/bd/bpm_mc_bd/bpm_mc_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /bpm_mc_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /bpm_mc_1/*'
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /bpm_mc_1/*'
Wrote  : </xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/bd/bpm_mc_bd/bpm_mc_bd.bd> 
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/synth/bpm_mc_bd.vhd
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/bd/bpm_mc_bd/bpm_mc_bd.bd
CRITICAL WARNING: [filemgmt 20-1702] Unable to set property on the file: /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/sim/bpm_mc_bd.vhd
File is managed as part of sub-design (IP, Block Design, DSP Design, etc.) file: /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/bd/bpm_mc_bd/bpm_mc_bd.bd
INFO: Setting More Options property of synthesis to -mode out_of_context.
INFO: To enable analysis of IP Catalog flow results the top module is set to bpm_mc_stub.
INFO: SG_Analyzer -- Running synth_1 ...
INFO: [BD 41-1662] The design 'bpm_mc_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/synth/bpm_mc_bd.vhd
VHDL Output written to : /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/sim/bpm_mc_bd.vhd
VHDL Output written to : /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/hdl/bpm_mc_bd_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block bpm_mc_1 .
Exporting to file /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/hw_handoff/bpm_mc_bd.hwh
Generated Hardware Definition File /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/synth/bpm_mc_bd.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bpm_mc_bd_bpm_mc_1_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Apr 29 08:49:06 2024] Launched bpm_mc_bd_bpm_mc_1_0_synth_1...
Run output will be captured here: /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.runs/bpm_mc_bd_bpm_mc_1_0_synth_1/runme.log
[Mon Apr 29 08:49:06 2024] Launched synth_1...
Run output will be captured here: /xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.runs/synth_1/runme.log
[Mon Apr 29 08:49:06 2024] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bpm_mc_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bpm_mc_bd_wrapper.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bpm_mc_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1343.148 ; gain = 56.836 ; free physical = 1603 ; free virtual = 24310
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
Command: synth_design -top bpm_mc_bd_wrapper -part xc7z030sbg485-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Device 21-403] Loading part xc7z030sbg485-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5253
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2135.145 ; gain = 405.684 ; free physical = 510 ; free virtual = 23254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'bpm_mc_bd_wrapper' [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/imports/hdl/bpm_mc_bd_wrapper.vhd:38]
INFO: [Synth 8-3491] module 'bpm_mc_bd' declared at '/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/synth/bpm_mc_bd.vhd:15' bound to instance 'bpm_mc_bd_i' of component 'bpm_mc_bd' [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/imports/hdl/bpm_mc_bd_wrapper.vhd:62]
INFO: [Synth 8-638] synthesizing module 'bpm_mc_bd' [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/synth/bpm_mc_bd.vhd:42]
INFO: [Synth 8-3491] module 'bpm_mc_bd_bpm_mc_1_0' declared at '/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.runs/synth_1/.Xil/Vivado-5247-ub2020p4p3vm/realtime/bpm_mc_bd_bpm_mc_1_0_stub.vhdl:6' bound to instance 'bpm_mc_1' of component 'bpm_mc_bd_bpm_mc_1_0' [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/synth/bpm_mc_bd.vhd:140]
INFO: [Synth 8-638] synthesizing module 'bpm_mc_bd_bpm_mc_1_0' [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.runs/synth_1/.Xil/Vivado-5247-ub2020p4p3vm/realtime/bpm_mc_bd_bpm_mc_1_0_stub.vhdl:30]
INFO: [Synth 8-256] done synthesizing module 'bpm_mc_bd' (0#1) [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/synth/bpm_mc_bd.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'bpm_mc_bd_wrapper' (0#1) [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/sources_1/imports/hdl/bpm_mc_bd_wrapper.vhd:38]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2224.113 ; gain = 494.652 ; free physical = 407 ; free virtual = 23152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2238.957 ; gain = 509.496 ; free physical = 405 ; free virtual = 23150
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2238.957 ; gain = 509.496 ; free physical = 405 ; free virtual = 23150
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2238.957 ; gain = 0.000 ; free physical = 405 ; free virtual = 23150
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/ip/bpm_mc_bd_bpm_mc_1_0/bpm_mc_bd_bpm_mc_1_0/bpm_mc_bd_bpm_mc_1_0_in_context.xdc] for cell 'bpm_mc_bd_i/bpm_mc_1'
Finished Parsing XDC File [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.gen/sources_1/bd/bpm_mc_bd/ip/bpm_mc_bd_bpm_mc_1_0/bpm_mc_bd_bpm_mc_1_0/bpm_mc_bd_bpm_mc_1_0_in_context.xdc] for cell 'bpm_mc_bd_i/bpm_mc_1'
Parsing XDC File [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc_clock.xdc]
Finished Parsing XDC File [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc_clock.xdc]
Parsing XDC File [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc.xdc]
WARNING: [Vivado 12-508] No pins matched 'bpm_mc_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q'. [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc.xdc:2]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -flat -endpoints [get_pins {bpm_mc_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]'. [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc.xdc:2]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of [filter [all_fanout -flat -endpoints [get_pins {bpm_mc_default_clock_driver/clockdriver/pipelined_ce.ce_pipeline[1].ce_reg/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q}]] IS_ENABLE]'. [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc.xdc:2]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc.xdc:4]
Finished Parsing XDC File [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/bpm_mc_bd_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.srcs/constrs_1/imports/sysgen/bpm_mc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bpm_mc_bd_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bpm_mc_bd_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.875 ; gain = 0.000 ; free physical = 390 ; free virtual = 23136
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2271.910 ; gain = 0.000 ; free physical = 389 ; free virtual = 23135
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 385 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030sbg485-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 385 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bpm_mc_bd_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bpm_mc_bd_i/bpm_mc_1. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 386 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 385 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 385 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 385 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23131
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23132
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------+----------+
|      |BlackBox name        |Instances |
+------+---------------------+----------+
|1     |bpm_mc_bd_bpm_mc_1_0 |         1|
+------+---------------------+----------+

Report Cell Usage: 
+------+--------------------------+------+
|      |Cell                      |Count |
+------+--------------------------+------+
|1     |bpm_mc_bd_bpm_mc_1_0_bbox |     1|
+------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23132
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2271.910 ; gain = 509.496 ; free physical = 384 ; free virtual = 23132
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2271.910 ; gain = 542.449 ; free physical = 384 ; free virtual = 23132
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.910 ; gain = 0.000 ; free physical = 384 ; free virtual = 23132
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2271.910 ; gain = 0.000 ; free physical = 668 ; free virtual = 23415
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3fe0fd7b
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:34 . Memory (MB): peak = 2271.910 ; gain = 918.855 ; free physical = 667 ; free virtual = 23415
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1812.777; main = 1485.490; forked = 347.362
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3276.812; main = 2271.879; forked = 1004.934
INFO: [Common 17-1381] The checkpoint '/xilinxworks/sysgen/bpm_panda/netlist/ip/bpm_mc/src/ip_catalog/bpm_mc.runs/synth_1/bpm_mc_bd_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bpm_mc_bd_wrapper_utilization_synth.rpt -pb bpm_mc_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 08:51:58 2024...
[Mon Apr 29 08:52:01 2024] synth_1 finished
wait_on_runs: Time (s): cpu = 00:02:49 ; elapsed = 00:02:56 . Memory (MB): peak = 1688.113 ; gain = 0.000 ; free physical = 2028 ; free virtual = 24774
INFO: SG_Analyzer -- Timing paths data will be collected from the post-synthesis design ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
WARNING: [Common 17-673] Cannot get value of property 'ULTRA_RAMS' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Vivado 12-180] No cells matched 'bpm_mc_bd_i/bpm_mc_1/U0/bpm_mc_struct/clock_enable_probe/*'.
INFO: Setting More Options property of synthesis to empty string.
INFO: For IP Catalog flow the top module is reverted back to bpm_mc_bd_wrapper after collecting results for analysis.
INFO: SG_Analyzer -- Collected Vivado timing paths and resource utilization information ...
INFO: [Common 17-206] Exiting Vivado at Mon Apr 29 08:53:59 2024...
