#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  3 22:47:40 2025
# Process ID: 24236
# Current directory: C:/Users/RISHIK NAIR/Downloads/To-do/FIFO_Random_Depth/fifo-that-lies-to-you
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15024 C:\Users\RISHIK NAIR\Downloads\To-do\FIFO_Random_Depth\fifo-that-lies-to-you\FIFO_Random_Depth.xpr
# Log file: C:/Users/RISHIK NAIR/Downloads/To-do/FIFO_Random_Depth/fifo-that-lies-to-you/vivado.log
# Journal file: C:/Users/RISHIK NAIR/Downloads/To-do/FIFO_Random_Depth/fifo-that-lies-to-you\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/RISHIK NAIR/Downloads/To-do/FIFO_Random_Depth/fifo-that-lies-to-you/FIFO_Random_Depth.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/RISHIK NAIR/Downloads/To-do/FIFO_Random_Depth' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/RISHIK NAIR/Downloads/To-do/FIFO_Random_Depth/fifo-that-lies-to-you/tb_chaos_fifo_behav.wcfg', nor could it be found using path 'C:/Users/RISHIK NAIR/Downloads/To-do/FIFO_Random_Depth/tb_chaos_fifo_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 933.555 ; gain = 174.188
update_compile_order -fileset sources_1
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3287 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'chaos_fifo' is not ideal for floorplanning, since the cellview 'chaos_fifo' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2258.711 ; gain = 10.688
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2258.711 ; gain = 10.688
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 12 instances

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3215.035 ; gain = 2270.020
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 4735.047 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 4735.047 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Wed Dec  3 23:05:07 2025...
