verilog xil_defaultlib --include "../../../../impm1.gen/sources_1/bd/design_1/ipshared/3a46/rtl" --include "../../../../impm1.gen/sources_1/bd/design_1/ipshared/7698" --include "../../../../impm1.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ipshared/3a46/rtl/AhbToAxi.vp" \
"../../../bd/design_1/ipshared/3a46/rtl/cm1_nvic.vp" \
"../../../bd/design_1/ipshared/3a46/rtl/CortexM1.vp" \
"../../../bd/design_1/ipshared/3a46/rtl/CortexM1DbgAXI.vp" \
"../../../bd/design_1/ip/design_1_CORTEXM1_AXI_0_0/sim/design_1_CORTEXM1_AXI_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
