{
  "board": {
    "3dviewports": [],
    "design_settings": {
      "defaults": {
        "board_outline_line_width": 0.09999999999999999,
        "copper_line_width": 0.19999999999999998,
        "copper_text_italic": false,
        "copper_text_size_h": 1.5,
        "copper_text_size_v": 1.5,
        "copper_text_thickness": 0.3,
        "copper_text_upright": false,
        "courtyard_line_width": 0.049999999999999996,
        "dimension_precision": 4,
        "dimension_units": 3,
        "dimensions": {
          "arrow_length": 1270000,
          "extension_offset": 500000,
          "keep_text_aligned": true,
          "suppress_zeroes": false,
          "text_position": 0,
          "units_format": 1
        },
        "fab_line_width": 0.09999999999999999,
        "fab_text_italic": false,
        "fab_text_size_h": 1.0,
        "fab_text_size_v": 1.0,
        "fab_text_thickness": 0.15,
        "fab_text_upright": false,
        "other_line_width": 0.09999999999999999,
        "other_text_italic": false,
        "other_text_size_h": 1.0,
        "other_text_size_v": 1.0,
        "other_text_thickness": 0.15,
        "other_text_upright": false,
        "pads": {
          "drill": 0.0,
          "height": 0.8,
          "width": 0.4
        },
        "silk_line_width": 0.15,
        "silk_text_italic": false,
        "silk_text_size_h": 0.7,
        "silk_text_size_v": 0.7,
        "silk_text_thickness": 0.15,
        "silk_text_upright": false,
        "zones": {
          "45_degree_only": false,
          "min_clearance": 0.12
        }
      },
      "diff_pair_dimensions": [
        {
          "gap": 0.0,
          "via_gap": 0.0,
          "width": 0.0
        }
      ],
      "drc_exclusions": [
        "clearance|187768000|162065500|f528da5c-5b13-45c5-b9d5-93f85d375b78|42707358-20a6-452a-a7d8-b8c13785ca74",
        "clearance|187787500|171764500|4dd943df-6abd-4813-95d4-75fb4b763dc3|e9be6145-fccc-4d63-924f-c4d0e9850a30",
        "clearance|187787500|179563500|21bc4494-df0f-4dc8-ab5d-30d59449019b|77932e11-917f-402c-8981-5c63924c97c8",
        "clearance|187812500|189164500|0fa62c29-d790-472a-964c-c734d66246f2|e5b38b44-5d95-42ba-9757-eea42a88a30a",
        "clearance|189543000|161938500|d9467e83-ea2a-4585-9159-8e5119bf70b5|c97cc9d3-a738-4d5c-8406-27a222e3cf20",
        "clearance|189562500|171637500|38407406-715d-4657-8ce7-3ef261b26f0f|062173b1-ea30-408a-8292-702e2b023ac4",
        "clearance|189562500|179436500|353eed02-2df3-45de-868a-1cb1c9ae5667|3458451c-8f2e-4a10-b21d-a28feceea4cc",
        "clearance|189587500|189037500|6dc7feb7-404a-4600-9ee8-9abe7016428b|bbfa2522-b796-4bbc-8ff7-4b68e0271259",
        "clearance|198112500|191389500|3ad2f0b2-6e94-480b-ae65-08f972f857fe|f0393adc-18b0-4c88-a161-41dd8f15b9cf",
        "clearance|198164001|159763500|13c09d80-708a-4ab1-a667-b2955ff34dd9|f3ce16c5-ec21-4d0d-94d6-327c11e95250",
        "clearance|198612500|177237500|58b77a91-e84e-4f88-ba67-c0408b8c8a0d|4bae871c-c380-46bf-b01a-71de4e9514dd",
        "clearance|198637500|174038498|5ff6522d-5b69-4c21-ae43-8b0ee2a84549|14c337c0-45b8-43bd-9663-8d42fb1367b8",
        "clearance|199887500|191262500|6153c234-ae94-42d1-b11c-9379b0d2e64e|ea3d1d6f-811a-4eee-8db8-896ee7c9da22",
        "clearance|199939001|159635500|989675d6-22a4-48c1-8812-c52583385e96|35649d96-1a16-4728-9e48-1b61f74067b5",
        "clearance|200336500|173911498|30eb7f14-6918-4899-b325-e0aef3a99b4b|b2d202f7-1147-45d8-9fb4-71b5b579caca",
        "clearance|200387500|177110500|21c094a7-2e1f-4f0a-9a5d-f36bd0d295a3|4777fc89-4a9a-4213-8fa5-754de00f6c15",
        "hole_clearance|79549000|126276000|66341cab-b44d-4f7e-a8f4-0e817412de44|36f92460-d37b-485f-a137-30869b4e6746"
      ],
      "meta": {
        "filename": "board_design_settings.json",
        "version": 2
      },
      "rule_severities": {
        "annular_width": "error",
        "clearance": "error",
        "copper_edge_clearance": "error",
        "courtyards_overlap": "ignore",
        "diff_pair_gap_out_of_range": "error",
        "diff_pair_uncoupled_length_too_long": "error",
        "drill_out_of_range": "error",
        "duplicate_footprints": "warning",
        "extra_footprint": "warning",
        "footprint_type_mismatch": "error",
        "hole_clearance": "error",
        "hole_near_hole": "error",
        "invalid_outline": "error",
        "item_on_disabled_layer": "error",
        "items_not_allowed": "error",
        "length_out_of_range": "error",
        "malformed_courtyard": "ignore",
        "microvia_drill_out_of_range": "error",
        "missing_courtyard": "ignore",
        "missing_footprint": "warning",
        "net_conflict": "warning",
        "npth_inside_courtyard": "ignore",
        "padstack": "error",
        "pth_inside_courtyard": "ignore",
        "shorting_items": "error",
        "silk_over_copper": "ignore",
        "silk_overlap": "ignore",
        "skew_out_of_range": "error",
        "through_hole_pad_without_hole": "error",
        "too_many_vias": "error",
        "track_dangling": "error",
        "track_width": "error",
        "tracks_crossing": "error",
        "unconnected_items": "error",
        "unresolved_variable": "error",
        "via_dangling": "ignore",
        "zone_has_empty_net": "error",
        "zones_intersect": "error"
      },
      "rule_severitieslegacy_courtyards_overlap": true,
      "rule_severitieslegacy_no_courtyard_defined": false,
      "rules": {
        "allow_blind_buried_vias": false,
        "allow_microvias": false,
        "max_error": 0.005,
        "min_clearance": 0.09999999999999999,
        "min_copper_edge_clearance": 0.19999999999999998,
        "min_hole_clearance": 0.19999999999999998,
        "min_hole_to_hole": 0.25,
        "min_microvia_diameter": 0.19999999999999998,
        "min_microvia_drill": 0.09999999999999999,
        "min_silk_clearance": 0.0,
        "min_through_hole_diameter": 0.09999999999999999,
        "min_track_width": 0.09999999999999999,
        "min_via_annular_width": 0.125,
        "min_via_diameter": 0.44999999999999996,
        "use_height_for_length_calcs": true
      },
      "track_widths": [
        0.0,
        0.1,
        0.107,
        0.114,
        0.15,
        0.177,
        0.182,
        0.198,
        0.201,
        0.256,
        0.4,
        2.0
      ],
      "via_dimensions": [
        {
          "diameter": 0.0,
          "drill": 0.0
        },
        {
          "diameter": 0.45,
          "drill": 0.1
        }
      ],
      "zones_allow_external_fillets": false,
      "zones_use_no_outline": true
    },
    "layer_presets": [],
    "viewports": []
  },
  "boards": [],
  "cvpcb": {
    "equivalence_files": []
  },
  "erc": {
    "erc_exclusions": [],
    "meta": {
      "version": 0
    },
    "pin_map": [
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        1,
        0,
        1,
        2
      ],
      [
        0,
        1,
        0,
        0,
        0,
        0,
        1,
        1,
        2,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        0,
        2
      ],
      [
        1,
        1,
        1,
        1,
        1,
        0,
        1,
        1,
        1,
        1,
        1,
        2
      ],
      [
        0,
        0,
        0,
        1,
        0,
        0,
        1,
        0,
        0,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        2,
        0,
        0,
        1,
        0,
        2,
        2,
        2,
        2
      ],
      [
        0,
        2,
        0,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        0,
        2,
        1,
        1,
        0,
        0,
        1,
        0,
        2,
        0,
        0,
        2
      ],
      [
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2,
        2
      ]
    ],
    "rule_severities": {
      "bus_definition_conflict": "error",
      "bus_entry_needed": "error",
      "bus_label_syntax": "error",
      "bus_to_bus_conflict": "error",
      "bus_to_net_conflict": "error",
      "different_unit_footprint": "error",
      "different_unit_net": "error",
      "duplicate_reference": "error",
      "duplicate_sheet_names": "error",
      "extra_units": "error",
      "global_label_dangling": "ignore",
      "hier_label_mismatch": "error",
      "label_dangling": "error",
      "lib_symbol_issues": "warning",
      "multiple_net_names": "warning",
      "net_not_bus_member": "warning",
      "no_connect_connected": "ignore",
      "no_connect_dangling": "warning",
      "pin_not_connected": "error",
      "pin_not_driven": "error",
      "pin_to_pin": "ignore",
      "power_pin_not_driven": "error",
      "similar_labels": "warning",
      "unannotated": "error",
      "unit_value_mismatch": "error",
      "unresolved_variable": "error",
      "wire_dangling": "error"
    }
  },
  "libraries": {
    "pinned_footprint_libs": [],
    "pinned_symbol_libs": []
  },
  "meta": {
    "filename": "sodimm-ddr5-tester.kicad_pro",
    "version": 1
  },
  "net_settings": {
    "classes": [
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Default",
        "pcb_color": "rgba(0, 0, 0, 0.000)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "100Ohm-diff",
        "nets": [
          "/DDR5 SODIMM/A.CK0_N",
          "/DDR5 SODIMM/A.CK0_P",
          "/DDR5 SODIMM/A.CK1_N",
          "/DDR5 SODIMM/A.CK1_P",
          "/DDR5 SODIMM/B.CK0_N",
          "/DDR5 SODIMM/B.CK0_P",
          "/DDR5 SODIMM/B.CK1_N",
          "/DDR5 SODIMM/B.CK1_P",
          "/Ethernet/ETH1_N",
          "/Ethernet/ETH1_P",
          "/Ethernet/ETH2_N",
          "/Ethernet/ETH2_P",
          "/Ethernet/ETH3_N",
          "/Ethernet/ETH3_P",
          "/Ethernet/ETH4_N",
          "/Ethernet/ETH4_P",
          "/FPGA bank 12/HyperRAM.CK_N",
          "/FPGA bank 12/HyperRAM.CK_P",
          "/FPGA bank 16/HDMI.CLK_N",
          "/FPGA bank 16/HDMI.CLK_P",
          "/FPGA bank 16/HDMI.D0_N",
          "/FPGA bank 16/HDMI.D0_P",
          "/FPGA bank 16/HDMI.D1_N",
          "/FPGA bank 16/HDMI.D1_P",
          "/FPGA bank 16/HDMI.D2_N",
          "/FPGA bank 16/HDMI.D2_P",
          "/HDMI + SD Card/HDMI_CONN_CLK_N",
          "/HDMI + SD Card/HDMI_CONN_CLK_P",
          "/HDMI + SD Card/HDMI_CONN_D0_N",
          "/HDMI + SD Card/HDMI_CONN_D0_P",
          "/HDMI + SD Card/HDMI_CONN_D1_N",
          "/HDMI + SD Card/HDMI_CONN_D1_P",
          "/HDMI + SD Card/HDMI_CONN_D2_N",
          "/HDMI + SD Card/HDMI_CONN_D2_P"
        ],
        "pcb_color": "rgb(255, 153, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.2,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "12V",
        "nets": [
          "/Supply/12V_PCIE_fused",
          "/Supply/12V_aux",
          "/Supply/12V_aux_fused",
          "VDC"
        ],
        "pcb_color": "rgb(255, 255, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "40Ohm-se_DQ",
        "nets": [
          "/DDR5 SODIMM/A.DQ0",
          "/DDR5 SODIMM/A.DQ1",
          "/DDR5 SODIMM/A.DQ10",
          "/DDR5 SODIMM/A.DQ11",
          "/DDR5 SODIMM/A.DQ12",
          "/DDR5 SODIMM/A.DQ13",
          "/DDR5 SODIMM/A.DQ14",
          "/DDR5 SODIMM/A.DQ15",
          "/DDR5 SODIMM/A.DQ16",
          "/DDR5 SODIMM/A.DQ17",
          "/DDR5 SODIMM/A.DQ18",
          "/DDR5 SODIMM/A.DQ19",
          "/DDR5 SODIMM/A.DQ2",
          "/DDR5 SODIMM/A.DQ20",
          "/DDR5 SODIMM/A.DQ21",
          "/DDR5 SODIMM/A.DQ22",
          "/DDR5 SODIMM/A.DQ23",
          "/DDR5 SODIMM/A.DQ24",
          "/DDR5 SODIMM/A.DQ25",
          "/DDR5 SODIMM/A.DQ26",
          "/DDR5 SODIMM/A.DQ27",
          "/DDR5 SODIMM/A.DQ28",
          "/DDR5 SODIMM/A.DQ29",
          "/DDR5 SODIMM/A.DQ3",
          "/DDR5 SODIMM/A.DQ30",
          "/DDR5 SODIMM/A.DQ31",
          "/DDR5 SODIMM/A.DQ4",
          "/DDR5 SODIMM/A.DQ5",
          "/DDR5 SODIMM/A.DQ6",
          "/DDR5 SODIMM/A.DQ7",
          "/DDR5 SODIMM/A.DQ8",
          "/DDR5 SODIMM/A.DQ9",
          "/DDR5 SODIMM/A.~{DM0}",
          "/DDR5 SODIMM/A.~{DM1}",
          "/DDR5 SODIMM/A.~{DM2}",
          "/DDR5 SODIMM/A.~{DM3}",
          "/DDR5 SODIMM/B.DQ0",
          "/DDR5 SODIMM/B.DQ1",
          "/DDR5 SODIMM/B.DQ10",
          "/DDR5 SODIMM/B.DQ11",
          "/DDR5 SODIMM/B.DQ12",
          "/DDR5 SODIMM/B.DQ13",
          "/DDR5 SODIMM/B.DQ14",
          "/DDR5 SODIMM/B.DQ15",
          "/DDR5 SODIMM/B.DQ16",
          "/DDR5 SODIMM/B.DQ17",
          "/DDR5 SODIMM/B.DQ18",
          "/DDR5 SODIMM/B.DQ19",
          "/DDR5 SODIMM/B.DQ2",
          "/DDR5 SODIMM/B.DQ20",
          "/DDR5 SODIMM/B.DQ21",
          "/DDR5 SODIMM/B.DQ22",
          "/DDR5 SODIMM/B.DQ23",
          "/DDR5 SODIMM/B.DQ24",
          "/DDR5 SODIMM/B.DQ25",
          "/DDR5 SODIMM/B.DQ26",
          "/DDR5 SODIMM/B.DQ27",
          "/DDR5 SODIMM/B.DQ28",
          "/DDR5 SODIMM/B.DQ29",
          "/DDR5 SODIMM/B.DQ3",
          "/DDR5 SODIMM/B.DQ30",
          "/DDR5 SODIMM/B.DQ31",
          "/DDR5 SODIMM/B.DQ4",
          "/DDR5 SODIMM/B.DQ5",
          "/DDR5 SODIMM/B.DQ6",
          "/DDR5 SODIMM/B.DQ7",
          "/DDR5 SODIMM/B.DQ8",
          "/DDR5 SODIMM/B.DQ9",
          "/DDR5 SODIMM/B.~{DM0}",
          "/DDR5 SODIMM/B.~{DM1}",
          "/DDR5 SODIMM/B.~{DM2}",
          "/DDR5 SODIMM/B.~{DM3}"
        ],
        "pcb_color": "rgb(255, 0, 214)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "50Ohm-se",
        "nets": [
          "/DDR5 SODIMM/A.CA0",
          "/DDR5 SODIMM/A.CA1",
          "/DDR5 SODIMM/A.CA10",
          "/DDR5 SODIMM/A.CA11",
          "/DDR5 SODIMM/A.CA12",
          "/DDR5 SODIMM/A.CA2",
          "/DDR5 SODIMM/A.CA3",
          "/DDR5 SODIMM/A.CA4",
          "/DDR5 SODIMM/A.CA5",
          "/DDR5 SODIMM/A.CA6",
          "/DDR5 SODIMM/A.CA7",
          "/DDR5 SODIMM/A.CA8",
          "/DDR5 SODIMM/A.CA9",
          "/DDR5 SODIMM/A.CB0",
          "/DDR5 SODIMM/A.CB1",
          "/DDR5 SODIMM/A.CB2",
          "/DDR5 SODIMM/A.CB3",
          "/DDR5 SODIMM/A.~{CS0}",
          "/DDR5 SODIMM/A.~{CS1}",
          "/DDR5 SODIMM/B.CA0",
          "/DDR5 SODIMM/B.CA1",
          "/DDR5 SODIMM/B.CA10",
          "/DDR5 SODIMM/B.CA11",
          "/DDR5 SODIMM/B.CA12",
          "/DDR5 SODIMM/B.CA2",
          "/DDR5 SODIMM/B.CA3",
          "/DDR5 SODIMM/B.CA4",
          "/DDR5 SODIMM/B.CA5",
          "/DDR5 SODIMM/B.CA6",
          "/DDR5 SODIMM/B.CA7",
          "/DDR5 SODIMM/B.CA8",
          "/DDR5 SODIMM/B.CA9",
          "/DDR5 SODIMM/B.CB0",
          "/DDR5 SODIMM/B.CB1",
          "/DDR5 SODIMM/B.CB2",
          "/DDR5 SODIMM/B.CB3",
          "/DDR5 SODIMM/B.~{CS0}",
          "/DDR5 SODIMM/B.~{CS1}",
          "/Ethernet/ETH.MDC",
          "/Ethernet/ETH.MDIO",
          "/Ethernet/ETH.REF_CLK",
          "/Ethernet/ETH.RXC",
          "/Ethernet/ETH.RXD0",
          "/Ethernet/ETH.RXD1",
          "/Ethernet/ETH.RXD2",
          "/Ethernet/ETH.RXD3",
          "/Ethernet/ETH.RX_CTL",
          "/Ethernet/ETH.TXC",
          "/Ethernet/ETH.TXD0",
          "/Ethernet/ETH.TXD1",
          "/Ethernet/ETH.TXD2",
          "/Ethernet/ETH.TXD3",
          "/Ethernet/ETH.TX_CTL",
          "/Ethernet/ETH.~{INT}",
          "/Ethernet/ETH.~{RESET}",
          "/FPGA Config/FLASH.IO0",
          "/FPGA Config/FLASH.IO1",
          "/FPGA Config/FLASH.IO2",
          "/FPGA Config/FLASH.IO3",
          "/FPGA Config/FLASH.SCK",
          "/FPGA Config/FLASH.~{CS}",
          "/FPGA bank 12/HyperRAM.DQ0",
          "/FPGA bank 12/HyperRAM.DQ1",
          "/FPGA bank 12/HyperRAM.DQ2",
          "/FPGA bank 12/HyperRAM.DQ3",
          "/FPGA bank 12/HyperRAM.DQ4",
          "/FPGA bank 12/HyperRAM.DQ5",
          "/FPGA bank 12/HyperRAM.DQ6",
          "/FPGA bank 12/HyperRAM.DQ7",
          "/FPGA bank 12/HyperRAM.RWDS",
          "/FPGA bank 12/HyperRAM.~{CS}",
          "/FPGA bank 12/HyperRAM.~{RESET}",
          "/FPGA bank 16/GCLK100",
          "/FPGA bank 16/SD.CD",
          "/FPGA bank 16/SD.CLK",
          "/FPGA bank 16/SD.CMD",
          "/FPGA bank 16/SD.DAT0",
          "/FPGA bank 16/SD.DAT1",
          "/FPGA bank 16/SD.DAT2",
          "/FPGA bank 16/SD.DAT3",
          "/HyperRAM + QSPI Flash/IO0",
          "/HyperRAM + QSPI Flash/IO1",
          "/HyperRAM + QSPI Flash/IO2",
          "/HyperRAM + QSPI Flash/IO3"
        ],
        "pcb_color": "rgb(255, 255, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "80Ohm-diff_DQS",
        "nets": [
          "/DDR5 SODIMM/A.DQS0_N",
          "/DDR5 SODIMM/A.DQS0_P",
          "/DDR5 SODIMM/A.DQS1_N",
          "/DDR5 SODIMM/A.DQS1_P",
          "/DDR5 SODIMM/A.DQS2_N",
          "/DDR5 SODIMM/A.DQS2_P",
          "/DDR5 SODIMM/A.DQS3_N",
          "/DDR5 SODIMM/A.DQS3_P",
          "/DDR5 SODIMM/A.DQS4_N",
          "/DDR5 SODIMM/A.DQS4_P",
          "/DDR5 SODIMM/B.DQS0_N",
          "/DDR5 SODIMM/B.DQS0_P",
          "/DDR5 SODIMM/B.DQS1_N",
          "/DDR5 SODIMM/B.DQS1_P",
          "/DDR5 SODIMM/B.DQS2_N",
          "/DDR5 SODIMM/B.DQS2_P",
          "/DDR5 SODIMM/B.DQS3_N",
          "/DDR5 SODIMM/B.DQS3_P",
          "/DDR5 SODIMM/B.DQS4_N",
          "/DDR5 SODIMM/B.DQS4_P"
        ],
        "pcb_color": "rgb(0, 255, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "85Ohm-diff_PCIe",
        "nets": [
          "/FPGA MGT Interface/GTR_REFCLK0_N",
          "/FPGA MGT Interface/GTR_REFCLK0_P",
          "/FPGA MGT Interface/GTX_TX0_N",
          "/FPGA MGT Interface/GTX_TX0_P",
          "/FPGA MGT Interface/GTX_TX1_N",
          "/FPGA MGT Interface/GTX_TX1_P",
          "/FPGA MGT Interface/GTX_TX2_N",
          "/FPGA MGT Interface/GTX_TX2_P",
          "/FPGA MGT Interface/GTX_TX3_N",
          "/FPGA MGT Interface/GTX_TX3_P",
          "/FPGA MGT Interface/PCIE.CLK_N",
          "/FPGA MGT Interface/PCIE.CLK_P",
          "/FPGA MGT Interface/PCIE.RXD0_N",
          "/FPGA MGT Interface/PCIE.RXD0_P",
          "/FPGA MGT Interface/PCIE.RXD1_N",
          "/FPGA MGT Interface/PCIE.RXD1_P",
          "/FPGA MGT Interface/PCIE.RXD2_N",
          "/FPGA MGT Interface/PCIE.RXD2_P",
          "/FPGA MGT Interface/PCIE.RXD3_N",
          "/FPGA MGT Interface/PCIE.RXD3_P",
          "/FPGA MGT Interface/PCIE.TXD0_N",
          "/FPGA MGT Interface/PCIE.TXD0_P",
          "/FPGA MGT Interface/PCIE.TXD1_N",
          "/FPGA MGT Interface/PCIE.TXD1_P",
          "/FPGA MGT Interface/PCIE.TXD2_N",
          "/FPGA MGT Interface/PCIE.TXD2_P",
          "/FPGA MGT Interface/PCIE.TXD3_N",
          "/FPGA MGT Interface/PCIE.TXD3_P"
        ],
        "pcb_color": "rgb(0, 255, 255)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.1,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.1,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "90Ohm-diff",
        "nets": [
          "/Debug FTDI/DBG_USB_N",
          "/Debug FTDI/DBG_USB_P"
        ],
        "pcb_color": "rgb(0, 255, 163)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6.0
      },
      {
        "bus_width": 12.0,
        "clearance": 0.1,
        "diff_pair_gap": 0.25,
        "diff_pair_via_gap": 0.25,
        "diff_pair_width": 0.2,
        "line_style": 0,
        "microvia_diameter": 0.3,
        "microvia_drill": 0.1,
        "name": "Supply",
        "nets": [
          "+1V0",
          "+1V0_MGTAVCC",
          "+1V1",
          "+1V2",
          "+1V2_MGTAVTT",
          "+1V8",
          "+3V3",
          "+3V3_AON",
          "+5V",
          "/Debug FTDI/VBUS",
          "/Ethernet/AVDDH",
          "/Ethernet/AVDDL",
          "/Ethernet/AVDDL_PLL",
          "/Supply/1V0_BS",
          "/Supply/1V0_FB",
          "/Supply/1V0_REG",
          "/Supply/1V0_SS",
          "/Supply/1V0_SW",
          "/Supply/1V0_VCC",
          "/Supply/1V1_SEN_+",
          "/Supply/1V1_SEN_-",
          "/Supply/1V1_local",
          "/Supply/1V2_SEN_+",
          "/Supply/1V2_SEN_-",
          "/Supply/1V2_local",
          "/Supply/1V7",
          "/Supply/1V7_SEN_+",
          "/Supply/1V7_SEN_-",
          "/Supply/1V7_local",
          "/Supply/1V8_SEN_+",
          "/Supply/1V8_SEN_-",
          "/Supply/1V8_local",
          "/Supply/3V3_SEN_+",
          "/Supply/3V3_SEN_-",
          "/Supply/3V3_local",
          "/Supply/5V_SEN_+",
          "/Supply/5V_SEN_-",
          "/Supply/5V_local",
          "/Supply/spare",
          "/Supply/spare_local",
          "DAC_VREF",
          "GND"
        ],
        "pcb_color": "rgb(255, 0, 0)",
        "schematic_color": "rgba(0, 0, 0, 0.000)",
        "track_width": 0.1,
        "via_diameter": 0.45,
        "via_drill": 0.1,
        "wire_width": 6.0
      }
    ],
    "meta": {
      "version": 2
    },
    "net_colors": {
      "GND": "rgb(0, 0, 255)"
    },
    "netclass_assignments": null,
    "netclass_patterns": [
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH3_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH3_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH4_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/ETH4_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/INT_ETH1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/INT_ETH1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/INT_ETH2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/INT_ETH2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/INT_ETH3_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/INT_ETH3_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/INT_ETH4_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "/Ethernet/INT_ETH4_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "C_TMDS_CLK_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "C_TMDS_CLK_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "C_TMDS_D0_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "C_TMDS_D0_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "C_TMDS_D1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "C_TMDS_D1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "C_TMDS_D2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "C_TMDS_D2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH3_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH3_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH4_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "EXT_ETH4_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_0"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_10_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_10_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_11_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_11_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_12_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_12_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_13_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_13_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_14_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_14_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_15_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_15_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_16_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_16_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_17_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_17_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_18_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_18_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_19_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_19_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_20_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_20_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_21_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_21_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_22_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_22_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_23_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_23_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_24_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_24_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_25"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_2_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_3_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_3_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_4_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_4_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_5_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_5_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_6_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_6_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_7_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_7_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_8_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_8_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_9_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "FMC_IO_9_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "HR_CKN"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "HR_CKP"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "TMDS_CLK_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "TMDS_CLK_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "TMDS_D0_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "TMDS_D0_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "TMDS_D1_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "TMDS_D1_P"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "TMDS_D2_N"
      },
      {
        "netclass": "100Ohm-diff",
        "pattern": "TMDS_D2_P"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A0"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A1"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A10\\AP"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A11"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A12\\~{BC}"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A13"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A17"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A2"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A3"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A4"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A5"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A6"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A7"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A8"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "A9"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "BA0"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "BA1"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "BG0"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "BG1"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CB0"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CB1"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CB2"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CB3"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CB4"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CB5"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CB6"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CB7"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CKE0"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "CKE1\\NC"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ0"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ1"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ10"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ11"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ12"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ13"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ14"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ15"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ16"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ17"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ18"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ19"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ2"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ20"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ21"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ22"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ23"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ24"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ25"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ26"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ27"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ28"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ29"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ3"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ30"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ31"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ32"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ33"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ34"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ35"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ36"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ37"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ38"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ39"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ4"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ40"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ41"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ42"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ43"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ44"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ45"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ46"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ47"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ48"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ49"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ5"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ50"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ51"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ52"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ53"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ54"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ55"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ56"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ57"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ58"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ59"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ6"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ60"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ61"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ62"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ63"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ7"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ8"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "DQ9"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_CS"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_DQ0"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_DQ1"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_DQ2"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_DQ3"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_DQ4"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_DQ5"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_DQ6"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_DQ7"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_RST"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "HR_RW"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "NC\\C2"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "Net-(R163-Pad1)"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "ODT0"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "ODT1\\NC"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "PARITY"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{ACT}"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{ALERT}"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{CAS}\\A15"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{CS0}"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{CS1}\\NC"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{CS2}\\C0"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{CS3}\\C1,NC"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{EVENT}"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{RAS}\\A16"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{RESET}"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{SAVE}"
      },
      {
        "netclass": "50Ohm-se_DQ",
        "pattern": "~{WE}\\A14"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "CK0_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "CK0_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "CK1_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "CK1_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS0_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS0_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS10_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS10_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS11_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS11_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS12_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS12_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS13_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS13_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS14_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS14_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS15_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS15_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS16_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS16_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS17_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS17_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS1_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS1_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS2_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS2_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS3_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS3_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS4_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS4_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS5_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS5_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS6_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS6_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS7_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS7_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS8_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS8_P"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS9_N"
      },
      {
        "netclass": "80Ohm-diff_DQS",
        "pattern": "DQS9_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTR_REFCLK0_R_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTR_REFCLK0_R_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX0_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX0_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX1_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX1_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX2_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX2_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX3_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX3_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX4_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX4_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX5_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX5_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX6_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX6_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX7_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FMC HPC/GTX_TX7_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA banks 115-116/GTR_REFCLK0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "/FPGA banks 115-116/GTR_REFCLK0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTR_REFCLK0_C_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTR_REFCLK0_C_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX4_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX4_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX5_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX5_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX6_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX6_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX7_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_RX7_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX0_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX0_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX1_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX1_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX2_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX2_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX3_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX3_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX4_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX4_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX5_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX5_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX6_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX6_P"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX7_N"
      },
      {
        "netclass": "85Ohm-diff_PCIe",
        "pattern": "GTX_TX7_P"
      },
      {
        "netclass": "90Ohm-diff_USB",
        "pattern": "DBG_USB_N"
      },
      {
        "netclass": "90Ohm-diff_USB",
        "pattern": "DBG_USB_P"
      },
      {
        "netclass": "POE",
        "pattern": "/Ethernet/PAIR_12"
      },
      {
        "netclass": "POE",
        "pattern": "/Ethernet/PAIR_36"
      },
      {
        "netclass": "POE",
        "pattern": "/Ethernet/PAIR_78"
      },
      {
        "netclass": "POE",
        "pattern": "/Ethernet/PAIR_910"
      },
      {
        "netclass": "POE",
        "pattern": "/Ethernet/VDD"
      },
      {
        "netclass": "POE",
        "pattern": "/Ethernet/VDD_RAW"
      },
      {
        "netclass": "POE",
        "pattern": "/Ethernet/VSS"
      },
      {
        "netclass": "POE",
        "pattern": "/Ethernet/VSS_RAW"
      },
      {
        "netclass": "POE",
        "pattern": "GNDD"
      }
    ]
  },
  "pcbnew": {
    "last_paths": {
      "gencad": "",
      "idf": "",
      "netlist": "",
      "specctra_dsn": "",
      "step": "",
      "vrml": "data-center-rdimm-ddr4-tester.wrl"
    },
    "page_layout_descr_file": ""
  },
  "schematic": {
    "annotate_start_num": 0,
    "drawing": {
      "default_line_thickness": 6.0,
      "default_text_size": 50.0,
      "field_names": [],
      "intersheets_ref_own_page": false,
      "intersheets_ref_prefix": "Pg. ",
      "intersheets_ref_short": false,
      "intersheets_ref_show": true,
      "intersheets_ref_suffix": "",
      "junction_size_choice": 3,
      "label_size_ratio": 0.25,
      "pin_symbol_size": 0.0,
      "text_offset_ratio": 0.08
    },
    "legacy_lib_dir": "",
    "legacy_lib_list": [],
    "meta": {
      "version": 1
    },
    "net_format_name": "Pcbnew",
    "ngspice": {
      "fix_include_paths": true,
      "fix_passive_vals": false,
      "meta": {
        "version": 0
      },
      "model_mode": 0,
      "workbook_filename": ""
    },
    "page_layout_descr_file": "",
    "plot_directory": "./doc",
    "spice_adjust_passive_values": false,
    "spice_external_command": "spice \"%I\"",
    "subpart_first_id": 65,
    "subpart_id_separator": 0
  },
  "sheets": [
    [
      "1faa6543-e26a-4449-8bac-ee14b9f19e5f",
      ""
    ],
    [
      "00000000-0000-0000-0000-00005fea2994",
      "HyperRAM + QSPI Flash"
    ],
    [
      "00000000-0000-0000-0000-00005fd53c7d",
      "FPGA Config"
    ],
    [
      "00000000-0000-0000-0000-000061827943",
      "DDR5 SODIMM"
    ],
    [
      "00000000-0000-0000-0000-0000600295c1",
      "FPGA power"
    ],
    [
      "00000000-0000-0000-0000-0000600e76d8",
      "Debug FTDI"
    ],
    [
      "00000000-0000-0000-0000-00005f982999",
      "Ethernet"
    ],
    [
      "00000000-0000-0000-0000-000061b4860c",
      "FPGA banks HP"
    ],
    [
      "00000000-0000-0000-0000-000060225b0c",
      "Supply"
    ],
    [
      "e98c799f-d02e-47b6-ad5c-871bd722b830",
      "FPGA MGT Interface"
    ],
    [
      "fea793c3-bc28-42ef-95e7-45c2f3eee090",
      "PCIe connector"
    ],
    [
      "38c9b230-412f-4879-8fc8-e1b4a3d643e0",
      "FPGA bank 12"
    ],
    [
      "e240eeea-be8a-4736-b415-db6627c3e732",
      "FPGA banks unused"
    ],
    [
      "34ebf93d-6b28-4c40-a799-aace59d6d135",
      "FPGA bank 14"
    ],
    [
      "c1ddaa09-f59e-4e22-abc1-585fde8776d6",
      "FPGA bank 16"
    ],
    [
      "3f0d6799-172b-44a7-b59e-98d6f5f3049b",
      "I^{2}C"
    ],
    [
      "59a8849d-b77a-4f79-b7ae-cd57b3cb4d28",
      "HDMI + SD Card"
    ]
  ],
  "text_variables": {}
}
