// ------------------------------------------------------------------
// Copyright (c) 2004-2007 Atheros Corporation.  All rights reserved.
// 
//
// Permission to use, copy, modify, and/or distribute this software for any
// purpose with or without fee is hereby granted, provided that the above
// copyright notice and this permission notice appear in all copies.
//
// THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
// WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
// ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
// WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
// ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
// OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
//
//
// ------------------------------------------------------------------
//===================================================================
// Author(s): ="Atheros"
//===================================================================

/* Copyright (C) 2010 Denali Software Inc.  All rights reserved              */
/* THIS FILE IS AUTOMATICALLY GENERATED BY DENALI BLUEPRINT, DO NOT EDIT     */


#ifndef _MAP_RF_REG_REG_H_
#define _MAP_RF_REG_REG_H_


/* macros for RAM1 */
#define RAM1_ADDRESS                                                                      0x00000000
#define RAM1_OFFSET                                                                       0x00000000
#define RAM1_DATA_MSB                                                                              7
#define RAM1_DATA_LSB                                                                              0
#define RAM1_DATA_MASK                                                                    0x000000ff
#define RAM1_DATA_GET(x)                                                   (((x) & 0x000000ff) >> 0)
#define RAM1_DATA_SET(x)                                                   (((x) << 0) & 0x000000ff)

/* macros for INT_PENDING */
#define INT_PENDING_ADDRESS                                                               0x00000400
#define INT_PENDING_OFFSET                                                                0x00000400
#define INT_PENDING_REG_MSB                                                                       31
#define INT_PENDING_REG_LSB                                                                        0
#define INT_PENDING_REG_MASK                                                              0xffffffff
#define INT_PENDING_REG_GET(x)                                             (((x) & 0xffffffff) >> 0)
#define INT_PENDING_REG_SET(x)                                             (((x) << 0) & 0xffffffff)

/* macros for BB_WR_MASK_0 */
#define BB_WR_MASK_0_ADDRESS                                                              0x00000430
#define BB_WR_MASK_0_OFFSET                                                               0x00000430
#define BB_WR_MASK_0_REG_MSB                                                                      31
#define BB_WR_MASK_0_REG_LSB                                                                       0
#define BB_WR_MASK_0_REG_MASK                                                             0xffffffff
#define BB_WR_MASK_0_REG_GET(x)                                            (((x) & 0xffffffff) >> 0)
#define BB_WR_MASK_0_REG_SET(x)                                            (((x) << 0) & 0xffffffff)

/* macros for BB_WR_MASK_1 */
#define BB_WR_MASK_1_ADDRESS                                                              0x00000434
#define BB_WR_MASK_1_OFFSET                                                               0x00000434
#define BB_WR_MASK_1_REG_MSB                                                                      31
#define BB_WR_MASK_1_REG_LSB                                                                       0
#define BB_WR_MASK_1_REG_MASK                                                             0xffffffff
#define BB_WR_MASK_1_REG_GET(x)                                            (((x) & 0xffffffff) >> 0)
#define BB_WR_MASK_1_REG_SET(x)                                            (((x) << 0) & 0xffffffff)

/* macros for BB_WR_MASK_2 */
#define BB_WR_MASK_2_ADDRESS                                                              0x00000438
#define BB_WR_MASK_2_OFFSET                                                               0x00000438
#define BB_WR_MASK_2_REG_MSB                                                                      31
#define BB_WR_MASK_2_REG_LSB                                                                       0
#define BB_WR_MASK_2_REG_MASK                                                             0xffffffff
#define BB_WR_MASK_2_REG_GET(x)                                            (((x) & 0xffffffff) >> 0)
#define BB_WR_MASK_2_REG_SET(x)                                            (((x) << 0) & 0xffffffff)

/* macros for BB_WR_MASK_3 */
#define BB_WR_MASK_3_ADDRESS                                                              0x0000043c
#define BB_WR_MASK_3_OFFSET                                                               0x0000043c
#define BB_WR_MASK_3_REG_MSB                                                                      10
#define BB_WR_MASK_3_REG_LSB                                                                       0
#define BB_WR_MASK_3_REG_MASK                                                             0x000007ff
#define BB_WR_MASK_3_REG_GET(x)                                            (((x) & 0x000007ff) >> 0)
#define BB_WR_MASK_3_REG_SET(x)                                            (((x) << 0) & 0x000007ff)

/* macros for RF_WR_MASK_0 */
#define RF_WR_MASK_0_ADDRESS                                                              0x00000440
#define RF_WR_MASK_0_OFFSET                                                               0x00000440
#define RF_WR_MASK_0_REG_MSB                                                                      31
#define RF_WR_MASK_0_REG_LSB                                                                       0
#define RF_WR_MASK_0_REG_MASK                                                             0xffffffff
#define RF_WR_MASK_0_REG_GET(x)                                            (((x) & 0xffffffff) >> 0)
#define RF_WR_MASK_0_REG_SET(x)                                            (((x) << 0) & 0xffffffff)

/* macros for RF_WR_MASK_1 */
#define RF_WR_MASK_1_ADDRESS                                                              0x00000444
#define RF_WR_MASK_1_OFFSET                                                               0x00000444
#define RF_WR_MASK_1_REG_MSB                                                                       8
#define RF_WR_MASK_1_REG_LSB                                                                       0
#define RF_WR_MASK_1_REG_MASK                                                             0x000001ff
#define RF_WR_MASK_1_REG_GET(x)                                            (((x) & 0x000001ff) >> 0)
#define RF_WR_MASK_1_REG_SET(x)                                            (((x) << 0) & 0x000001ff)

/* macros for BB_RD_MASK_0 */
#define BB_RD_MASK_0_ADDRESS                                                              0x00000448
#define BB_RD_MASK_0_OFFSET                                                               0x00000448
#define BB_RD_MASK_0_REG_MSB                                                                      31
#define BB_RD_MASK_0_REG_LSB                                                                       0
#define BB_RD_MASK_0_REG_MASK                                                             0xffffffff
#define BB_RD_MASK_0_REG_GET(x)                                            (((x) & 0xffffffff) >> 0)
#define BB_RD_MASK_0_REG_SET(x)                                            (((x) << 0) & 0xffffffff)

/* macros for BB_RD_MASK_1 */
#define BB_RD_MASK_1_ADDRESS                                                              0x0000044c
#define BB_RD_MASK_1_OFFSET                                                               0x0000044c
#define BB_RD_MASK_1_REG_MSB                                                                      31
#define BB_RD_MASK_1_REG_LSB                                                                       0
#define BB_RD_MASK_1_REG_MASK                                                             0xffffffff
#define BB_RD_MASK_1_REG_GET(x)                                            (((x) & 0xffffffff) >> 0)
#define BB_RD_MASK_1_REG_SET(x)                                            (((x) << 0) & 0xffffffff)

/* macros for BB_RD_MASK_2 */
#define BB_RD_MASK_2_ADDRESS                                                              0x00000450
#define BB_RD_MASK_2_OFFSET                                                               0x00000450
#define BB_RD_MASK_2_REG_MSB                                                                      31
#define BB_RD_MASK_2_REG_LSB                                                                       0
#define BB_RD_MASK_2_REG_MASK                                                             0xffffffff
#define BB_RD_MASK_2_REG_GET(x)                                            (((x) & 0xffffffff) >> 0)
#define BB_RD_MASK_2_REG_SET(x)                                            (((x) << 0) & 0xffffffff)

/* macros for BB_RD_MASK_3 */
#define BB_RD_MASK_3_ADDRESS                                                              0x00000454
#define BB_RD_MASK_3_OFFSET                                                               0x00000454
#define BB_RD_MASK_3_REG_MSB                                                                      10
#define BB_RD_MASK_3_REG_LSB                                                                       0
#define BB_RD_MASK_3_REG_MASK                                                             0x000007ff
#define BB_RD_MASK_3_REG_GET(x)                                            (((x) & 0x000007ff) >> 0)
#define BB_RD_MASK_3_REG_SET(x)                                            (((x) << 0) & 0x000007ff)

/* macros for RF_RD_MASK_0 */
#define RF_RD_MASK_0_ADDRESS                                                              0x00000458
#define RF_RD_MASK_0_OFFSET                                                               0x00000458
#define RF_RD_MASK_0_REG_MSB                                                                      31
#define RF_RD_MASK_0_REG_LSB                                                                       0
#define RF_RD_MASK_0_REG_MASK                                                             0xffffffff
#define RF_RD_MASK_0_REG_GET(x)                                            (((x) & 0xffffffff) >> 0)
#define RF_RD_MASK_0_REG_SET(x)                                            (((x) << 0) & 0xffffffff)

/* macros for RF_RD_MASK_1 */
#define RF_RD_MASK_1_ADDRESS                                                              0x0000045c
#define RF_RD_MASK_1_OFFSET                                                               0x0000045c
#define RF_RD_MASK_1_REG_MSB                                                                       8
#define RF_RD_MASK_1_REG_LSB                                                                       0
#define RF_RD_MASK_1_REG_MASK                                                             0x000001ff
#define RF_RD_MASK_1_REG_GET(x)                                            (((x) & 0x000001ff) >> 0)
#define RF_RD_MASK_1_REG_SET(x)                                            (((x) << 0) & 0x000001ff)

/* macros for INT_SRC */
#define INT_SRC_ADDRESS                                                                   0x00000460
#define INT_SRC_OFFSET                                                                    0x00000460
#define INT_SRC_REG_MSB                                                                           11
#define INT_SRC_REG_LSB                                                                            0
#define INT_SRC_REG_MASK                                                                  0x00000fff
#define INT_SRC_REG_GET(x)                                                 (((x) & 0x00000fff) >> 0)

/* macros for RAM2 */
#define RAM2_ADDRESS                                                                      0x00000800
#define RAM2_OFFSET                                                                       0x00000800
#define RAM2_DATA_MSB                                                                              6
#define RAM2_DATA_LSB                                                                              0
#define RAM2_DATA_MASK                                                                    0x0000007f
#define RAM2_DATA_GET(x)                                                   (((x) & 0x0000007f) >> 0)
#define RAM2_DATA_SET(x)                                                   (((x) << 0) & 0x0000007f)


#ifndef __ASSEMBLER__

typedef struct map_rf_reg_reg_s {
  volatile unsigned int RAM1[256];                                     /*        0x0 - 0x400      */
  volatile unsigned int INT_PENDING[12];                               /*      0x400 - 0x430      */
  volatile unsigned int BB_WR_MASK_0;                                  /*      0x430 - 0x434      */
  volatile unsigned int BB_WR_MASK_1;                                  /*      0x434 - 0x438      */
  volatile unsigned int BB_WR_MASK_2;                                  /*      0x438 - 0x43c      */
  volatile unsigned int BB_WR_MASK_3;                                  /*      0x43c - 0x440      */
  volatile unsigned int RF_WR_MASK_0;                                  /*      0x440 - 0x444      */
  volatile unsigned int RF_WR_MASK_1;                                  /*      0x444 - 0x448      */
  volatile unsigned int BB_RD_MASK_0;                                  /*      0x448 - 0x44c      */
  volatile unsigned int BB_RD_MASK_1;                                  /*      0x44c - 0x450      */
  volatile unsigned int BB_RD_MASK_2;                                  /*      0x450 - 0x454      */
  volatile unsigned int BB_RD_MASK_3;                                  /*      0x454 - 0x458      */
  volatile unsigned int RF_RD_MASK_0;                                  /*      0x458 - 0x45c      */
  volatile unsigned int RF_RD_MASK_1;                                  /*      0x45c - 0x460      */
  volatile unsigned int INT_SRC;                                       /*      0x460 - 0x464      */
  volatile char pad__0[0x39c];                                         /*      0x464 - 0x800      */
  volatile unsigned int RAM2[128];                                     /*      0x800 - 0xa00      */
} map_rf_reg_reg_t;

#endif /* __ASSEMBLER__ */

#endif /* _MAP_RF_REG_REG_H_ */
