From 39c13e33128df79fd202ea14486dd640963e97d1 Mon Sep 17 00:00:00 2001
From: Mirko Ardinghi <mirko.ardinghi@engicam.com>
Date: Thu, 31 Oct 2019 13:59:07 +0100
Subject: [PATCH] changed eth PLL

---
 arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts | 36 ++++++++++++---------
 1 file changed, 21 insertions(+), 15 deletions(-)

diff --git a/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts b/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts
index 3fd0a6e72..b8cbbd047 100644
--- a/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts
+++ b/arch/arm/boot/dts/stm32mp157a-ugeast-mx.dts
@@ -288,9 +288,8 @@
 &pinctrl {
     u-boot,dm-pre-reloc;
     eth1_pins_mx: eth1_mx-0 {
-				pins {
-					pinmux =  <STM32_PINMUX('A', 1, AF0)>, /* ETH_CLK */
-						 <STM32_PINMUX('A', 2, AF11)>, /* ETH_MDIO */
+				pins1 {
+					pinmux = <STM32_PINMUX('A', 2, AF11)>, /* ETH_MDIO */
 						 <STM32_PINMUX('C', 1, AF11)>, /* ETH_MDC */
 						 <STM32_PINMUX('A', 7, AF11)>, /* ETH_RX_DV */
 						 <STM32_PINMUX('B', 11, AF11)>, /* ETH_TX_EN */
@@ -302,6 +301,13 @@
 					drive-push-pull;
 					slew-rate = <3>;
 				};
+        
+        pins2 {
+          pinmux = <STM32_PINMUX('A', 1, AF0)>; /* ETH_CLK */
+          bias-disable;
+          slew-rate = <1>;
+        };
+         
     };
 
     eth_res: eth_res-0 {
@@ -472,19 +478,19 @@
             pinmux = <STM32_PINMUX('A', 10, ANALOG)>; /* USB_OTG_HS_ID */
         };
     };
-    eth1_sleep_pins_mx: eth1_sleep_mx-0 {
+    /*eth1_sleep_pins_mx: eth1_sleep_mx-0 {
         pins {
-            pinmux = <STM32_PINMUX('A', 1, ANALOG)>, /* ETH1_CLK */
-                     <STM32_PINMUX('A', 2, ANALOG)>, /* ETH1_MDIO */
-                     <STM32_PINMUX('A', 7, ANALOG)>, /* ETH1_CRS_DV */
-                     <STM32_PINMUX('B', 11, ANALOG)>, /* ETH1_TX_EN */
-                     <STM32_PINMUX('C', 1, ANALOG)>, /* ETH1_MDC */
-                     <STM32_PINMUX('C', 4, ANALOG)>, /* ETH1_RXD0 */
-                     <STM32_PINMUX('C', 5, ANALOG)>, /* ETH1_RXD1 */
-                     <STM32_PINMUX('G', 13, ANALOG)>, /* ETH1_TXD0 */
-                     <STM32_PINMUX('G', 14, ANALOG)>; /* ETH1_TXD1 */
-        };
-    };
+            pinmux = <STM32_PINMUX('A', 1, ANALOG)>, // ETH1_CLK 
+                     <STM32_PINMUX('A', 2, ANALOG)>, // ETH1_MDIO 
+                     <STM32_PINMUX('A', 7, ANALOG)>, // ETH1_CRS_DV 
+                     <STM32_PINMUX('B', 11, ANALOG)>, // ETH1_TX_EN 
+                     <STM32_PINMUX('C', 1, ANALOG)>, // ETH1_MDC 
+                     <STM32_PINMUX('C', 4, ANALOG)>, // ETH1_RXD0 
+                     <STM32_PINMUX('C', 5, ANALOG)>, // ETH1_RXD1 
+                     <STM32_PINMUX('G', 13, ANALOG)>, // ETH1_TXD0 
+                     <STM32_PINMUX('G', 14, ANALOG)>; // ETH1_TXD1 
+        };
+    };*/
     fdcan1_sleep_pins_mx: fdcan1_sleep_mx-0 {
         pins {
             pinmux = <STM32_PINMUX('B', 9, ANALOG)>, /* FDCAN1_TX */
-- 
2.20.1

