#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Sep 24 22:59:49 2015
# Process ID: 6588
# Log file: C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/vivado.log
# Journal file: C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Jeffery Fonda/Documents/EE214 Projects/project_3.1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 693.758 ; gain = 143.980
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'source' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.sim/sim_1/behav'
"xvlog -m64 --relax -prj source_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.srcs/sources_1/imports/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 243e7f670d4e48a3acc41c1ce2eba76d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot source_behav xil_defaultlib.source xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.source
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot source_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jeffery -notrace
couldn't read file "C:/Users/Jeffery": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 24 23:00:35 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "source_behav -key {Behavioral:sim_1:Functional:source} -tclbatch {source.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source source.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'source_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 714.938 ; gain = 10.059
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'source' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.sim/sim_1/behav'
"xvlog -m64 --relax -prj source_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.srcs/sources_1/imports/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 243e7f670d4e48a3acc41c1ce2eba76d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot source_behav xil_defaultlib.source xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.source
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot source_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jeffery -notrace
couldn't read file "C:/Users/Jeffery": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Thu Sep 24 23:02:23 2015...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jeffery Fonda/Dropbox/Classes/EE Classes/EE214 Projects/project_3.1/project_3.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "source_behav -key {Behavioral:sim_1:Functional:source} -tclbatch {source.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source source.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'source_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 737.703 ; gain = 15.469
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 24 23:05:52 2015...
