{"vcs1":{"timestamp_begin":1680470885.566589088, "rt":0.75, "ut":0.28, "st":0.14}}
{"vcselab":{"timestamp_begin":1680470886.354796970, "rt":0.90, "ut":0.21, "st":0.10}}
{"link":{"timestamp_begin":1680470887.275423766, "rt":0.50, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680470885.277870439}
{"VCS_COMP_START_TIME": 1680470885.277870439}
{"VCS_COMP_END_TIME": 1680470888.754309279}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339088}}
{"stitch_vcselab": {"peak_mem": 239016}}
