ARM GAS  /tmp/ccK5fETa.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f4xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f4xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccK5fETa.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccK5fETa.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_DAC_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_DAC_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_DAC_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/ccK5fETa.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief DAC MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hdac: DAC handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 87 1 is_stmt 0 view .LVU15
 100 0000 00B5     		push	{lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 4
 103              		.cfi_offset 14, -4
 104 0002 89B0     		sub	sp, sp, #36
 105              	.LCFI3:
 106              		.cfi_def_cfa_offset 40
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 107              		.loc 1 88 3 is_stmt 1 view .LVU16
 108              		.loc 1 88 20 is_stmt 0 view .LVU17
 109 0004 0023     		movs	r3, #0
 110 0006 0393     		str	r3, [sp, #12]
 111 0008 0493     		str	r3, [sp, #16]
 112 000a 0593     		str	r3, [sp, #20]
 113 000c 0693     		str	r3, [sp, #24]
 114 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hdac->Instance==DAC)
 115              		.loc 1 89 3 is_stmt 1 view .LVU18
 116              		.loc 1 89 10 is_stmt 0 view .LVU19
 117 0010 0268     		ldr	r2, [r0]
 118              		.loc 1 89 5 view .LVU20
 119 0012 134B     		ldr	r3, .L9
 120 0014 9A42     		cmp	r2, r3
 121 0016 02D0     		beq	.L8
 122              	.LVL1:
 123              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 100:Core/Src/stm32f4xx_hal_msp.c ****     */
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspInit 1 */
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspInit 1 */
ARM GAS  /tmp/ccK5fETa.s 			page 5


 109:Core/Src/stm32f4xx_hal_msp.c ****   }
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c **** }
 124              		.loc 1 111 1 view .LVU21
 125 0018 09B0     		add	sp, sp, #36
 126              	.LCFI4:
 127              		.cfi_remember_state
 128              		.cfi_def_cfa_offset 4
 129              		@ sp needed
 130 001a 5DF804FB 		ldr	pc, [sp], #4
 131              	.LVL2:
 132              	.L8:
 133              	.LCFI5:
 134              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 135              		.loc 1 95 5 is_stmt 1 view .LVU22
 136              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 137              		.loc 1 95 5 view .LVU23
 138 001e 0022     		movs	r2, #0
 139 0020 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 95 5 view .LVU24
 141 0022 03F5E233 		add	r3, r3, #115712
 142 0026 196C     		ldr	r1, [r3, #64]
 143 0028 41F00051 		orr	r1, r1, #536870912
 144 002c 1964     		str	r1, [r3, #64]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 95 5 view .LVU25
 146 002e 196C     		ldr	r1, [r3, #64]
 147 0030 01F00051 		and	r1, r1, #536870912
 148 0034 0191     		str	r1, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 95 5 view .LVU26
 150 0036 0199     		ldr	r1, [sp, #4]
 151              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 95 5 view .LVU27
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 153              		.loc 1 97 5 view .LVU28
 154              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 155              		.loc 1 97 5 view .LVU29
 156 0038 0292     		str	r2, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 157              		.loc 1 97 5 view .LVU30
 158 003a 196B     		ldr	r1, [r3, #48]
 159 003c 41F00101 		orr	r1, r1, #1
 160 0040 1963     		str	r1, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 161              		.loc 1 97 5 view .LVU31
 162 0042 1B6B     		ldr	r3, [r3, #48]
 163 0044 03F00103 		and	r3, r3, #1
 164 0048 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 165              		.loc 1 97 5 view .LVU32
 166 004a 029B     		ldr	r3, [sp, #8]
ARM GAS  /tmp/ccK5fETa.s 			page 6


 167              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 168              		.loc 1 97 5 view .LVU33
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 169              		.loc 1 101 5 view .LVU34
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 170              		.loc 1 101 25 is_stmt 0 view .LVU35
 171 004c 1023     		movs	r3, #16
 172 004e 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 102 5 is_stmt 1 view .LVU36
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 102 26 is_stmt 0 view .LVU37
 175 0050 0323     		movs	r3, #3
 176 0052 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 177              		.loc 1 103 5 is_stmt 1 view .LVU38
 103:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 178              		.loc 1 103 26 is_stmt 0 view .LVU39
 179 0054 0592     		str	r2, [sp, #20]
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 180              		.loc 1 104 5 is_stmt 1 view .LVU40
 181 0056 03A9     		add	r1, sp, #12
 182 0058 0248     		ldr	r0, .L9+4
 183              	.LVL3:
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 184              		.loc 1 104 5 is_stmt 0 view .LVU41
 185 005a FFF7FEFF 		bl	HAL_GPIO_Init
 186              	.LVL4:
 187              		.loc 1 111 1 view .LVU42
 188 005e DBE7     		b	.L5
 189              	.L10:
 190              		.align	2
 191              	.L9:
 192 0060 00740040 		.word	1073771520
 193 0064 00000240 		.word	1073872896
 194              		.cfi_endproc
 195              	.LFE131:
 197              		.section	.text.HAL_DAC_MspDeInit,"ax",%progbits
 198              		.align	1
 199              		.global	HAL_DAC_MspDeInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu fpv4-sp-d16
 205              	HAL_DAC_MspDeInit:
 206              	.LVL5:
 207              	.LFB132:
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c **** /**
 114:Core/Src/stm32f4xx_hal_msp.c **** * @brief DAC MSP De-Initialization
 115:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 116:Core/Src/stm32f4xx_hal_msp.c **** * @param hdac: DAC handle pointer
 117:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 118:Core/Src/stm32f4xx_hal_msp.c **** */
 119:Core/Src/stm32f4xx_hal_msp.c **** void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac)
 120:Core/Src/stm32f4xx_hal_msp.c **** {
ARM GAS  /tmp/ccK5fETa.s 			page 7


 208              		.loc 1 120 1 is_stmt 1 view -0
 209              		.cfi_startproc
 210              		@ args = 0, pretend = 0, frame = 0
 211              		@ frame_needed = 0, uses_anonymous_args = 0
 212              		.loc 1 120 1 is_stmt 0 view .LVU44
 213 0000 08B5     		push	{r3, lr}
 214              	.LCFI6:
 215              		.cfi_def_cfa_offset 8
 216              		.cfi_offset 3, -8
 217              		.cfi_offset 14, -4
 121:Core/Src/stm32f4xx_hal_msp.c ****   if(hdac->Instance==DAC)
 218              		.loc 1 121 3 is_stmt 1 view .LVU45
 219              		.loc 1 121 10 is_stmt 0 view .LVU46
 220 0002 0268     		ldr	r2, [r0]
 221              		.loc 1 121 5 view .LVU47
 222 0004 064B     		ldr	r3, .L15
 223 0006 9A42     		cmp	r2, r3
 224 0008 00D0     		beq	.L14
 225              	.LVL6:
 226              	.L11:
 122:Core/Src/stm32f4xx_hal_msp.c ****   {
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 0 */
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_DAC_CLK_DISABLE();
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**DAC GPIO Configuration
 130:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> DAC_OUT1
 131:Core/Src/stm32f4xx_hal_msp.c ****     */
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4);
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN DAC_MspDeInit 1 */
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END DAC_MspDeInit 1 */
 137:Core/Src/stm32f4xx_hal_msp.c ****   }
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c **** }
 227              		.loc 1 139 1 view .LVU48
 228 000a 08BD     		pop	{r3, pc}
 229              	.LVL7:
 230              	.L14:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 231              		.loc 1 127 5 is_stmt 1 view .LVU49
 232 000c 054A     		ldr	r2, .L15+4
 233 000e 136C     		ldr	r3, [r2, #64]
 234 0010 23F00053 		bic	r3, r3, #536870912
 235 0014 1364     		str	r3, [r2, #64]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 236              		.loc 1 132 5 view .LVU50
 237 0016 1021     		movs	r1, #16
 238 0018 0348     		ldr	r0, .L15+8
 239              	.LVL8:
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 240              		.loc 1 132 5 is_stmt 0 view .LVU51
 241 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 242              	.LVL9:
ARM GAS  /tmp/ccK5fETa.s 			page 8


 243              		.loc 1 139 1 view .LVU52
 244 001e F4E7     		b	.L11
 245              	.L16:
 246              		.align	2
 247              	.L15:
 248 0020 00740040 		.word	1073771520
 249 0024 00380240 		.word	1073887232
 250 0028 00000240 		.word	1073872896
 251              		.cfi_endproc
 252              	.LFE132:
 254              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 255              		.align	1
 256              		.global	HAL_SPI_MspInit
 257              		.syntax unified
 258              		.thumb
 259              		.thumb_func
 260              		.fpu fpv4-sp-d16
 262              	HAL_SPI_MspInit:
 263              	.LVL10:
 264              	.LFB133:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c **** /**
 142:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 143:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 144:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 145:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 146:Core/Src/stm32f4xx_hal_msp.c **** */
 147:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 148:Core/Src/stm32f4xx_hal_msp.c **** {
 265              		.loc 1 148 1 is_stmt 1 view -0
 266              		.cfi_startproc
 267              		@ args = 0, pretend = 0, frame = 32
 268              		@ frame_needed = 0, uses_anonymous_args = 0
 269              		.loc 1 148 1 is_stmt 0 view .LVU54
 270 0000 00B5     		push	{lr}
 271              	.LCFI7:
 272              		.cfi_def_cfa_offset 4
 273              		.cfi_offset 14, -4
 274 0002 89B0     		sub	sp, sp, #36
 275              	.LCFI8:
 276              		.cfi_def_cfa_offset 40
 149:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 277              		.loc 1 149 3 is_stmt 1 view .LVU55
 278              		.loc 1 149 20 is_stmt 0 view .LVU56
 279 0004 0023     		movs	r3, #0
 280 0006 0393     		str	r3, [sp, #12]
 281 0008 0493     		str	r3, [sp, #16]
 282 000a 0593     		str	r3, [sp, #20]
 283 000c 0693     		str	r3, [sp, #24]
 284 000e 0793     		str	r3, [sp, #28]
 150:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 285              		.loc 1 150 3 is_stmt 1 view .LVU57
 286              		.loc 1 150 10 is_stmt 0 view .LVU58
 287 0010 0268     		ldr	r2, [r0]
 288              		.loc 1 150 5 view .LVU59
 289 0012 154B     		ldr	r3, .L21
 290 0014 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccK5fETa.s 			page 9


 291 0016 02D0     		beq	.L20
 292              	.LVL11:
 293              	.L17:
 151:Core/Src/stm32f4xx_hal_msp.c ****   {
 152:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 153:Core/Src/stm32f4xx_hal_msp.c **** 
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 155:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 156:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 159:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 160:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 161:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 162:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 163:Core/Src/stm32f4xx_hal_msp.c ****     */
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 174:Core/Src/stm32f4xx_hal_msp.c ****   }
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c **** }
 294              		.loc 1 176 1 view .LVU60
 295 0018 09B0     		add	sp, sp, #36
 296              	.LCFI9:
 297              		.cfi_remember_state
 298              		.cfi_def_cfa_offset 4
 299              		@ sp needed
 300 001a 5DF804FB 		ldr	pc, [sp], #4
 301              	.LVL12:
 302              	.L20:
 303              	.LCFI10:
 304              		.cfi_restore_state
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 305              		.loc 1 156 5 is_stmt 1 view .LVU61
 306              	.LBB6:
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 307              		.loc 1 156 5 view .LVU62
 308 001e 0022     		movs	r2, #0
 309 0020 0192     		str	r2, [sp, #4]
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 310              		.loc 1 156 5 view .LVU63
 311 0022 03F58433 		add	r3, r3, #67584
 312 0026 596C     		ldr	r1, [r3, #68]
 313 0028 41F48051 		orr	r1, r1, #4096
 314 002c 5964     		str	r1, [r3, #68]
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 315              		.loc 1 156 5 view .LVU64
 316 002e 596C     		ldr	r1, [r3, #68]
 317 0030 01F48051 		and	r1, r1, #4096
ARM GAS  /tmp/ccK5fETa.s 			page 10


 318 0034 0191     		str	r1, [sp, #4]
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 319              		.loc 1 156 5 view .LVU65
 320 0036 0199     		ldr	r1, [sp, #4]
 321              	.LBE6:
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 322              		.loc 1 156 5 view .LVU66
 158:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 323              		.loc 1 158 5 view .LVU67
 324              	.LBB7:
 158:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 325              		.loc 1 158 5 view .LVU68
 326 0038 0292     		str	r2, [sp, #8]
 158:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 327              		.loc 1 158 5 view .LVU69
 328 003a 196B     		ldr	r1, [r3, #48]
 329 003c 41F00101 		orr	r1, r1, #1
 330 0040 1963     		str	r1, [r3, #48]
 158:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 331              		.loc 1 158 5 view .LVU70
 332 0042 1B6B     		ldr	r3, [r3, #48]
 333 0044 03F00103 		and	r3, r3, #1
 334 0048 0293     		str	r3, [sp, #8]
 158:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 335              		.loc 1 158 5 view .LVU71
 336 004a 029B     		ldr	r3, [sp, #8]
 337              	.LBE7:
 158:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 338              		.loc 1 158 5 view .LVU72
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 339              		.loc 1 164 5 view .LVU73
 164:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 340              		.loc 1 164 25 is_stmt 0 view .LVU74
 341 004c E023     		movs	r3, #224
 342 004e 0393     		str	r3, [sp, #12]
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 343              		.loc 1 165 5 is_stmt 1 view .LVU75
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 344              		.loc 1 165 26 is_stmt 0 view .LVU76
 345 0050 0223     		movs	r3, #2
 346 0052 0493     		str	r3, [sp, #16]
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 347              		.loc 1 166 5 is_stmt 1 view .LVU77
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 348              		.loc 1 166 26 is_stmt 0 view .LVU78
 349 0054 0592     		str	r2, [sp, #20]
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 350              		.loc 1 167 5 is_stmt 1 view .LVU79
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 351              		.loc 1 167 27 is_stmt 0 view .LVU80
 352 0056 0323     		movs	r3, #3
 353 0058 0693     		str	r3, [sp, #24]
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 354              		.loc 1 168 5 is_stmt 1 view .LVU81
 168:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 355              		.loc 1 168 31 is_stmt 0 view .LVU82
 356 005a 0523     		movs	r3, #5
ARM GAS  /tmp/ccK5fETa.s 			page 11


 357 005c 0793     		str	r3, [sp, #28]
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 358              		.loc 1 169 5 is_stmt 1 view .LVU83
 359 005e 03A9     		add	r1, sp, #12
 360 0060 0248     		ldr	r0, .L21+4
 361              	.LVL13:
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 362              		.loc 1 169 5 is_stmt 0 view .LVU84
 363 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 364              	.LVL14:
 365              		.loc 1 176 1 view .LVU85
 366 0066 D7E7     		b	.L17
 367              	.L22:
 368              		.align	2
 369              	.L21:
 370 0068 00300140 		.word	1073819648
 371 006c 00000240 		.word	1073872896
 372              		.cfi_endproc
 373              	.LFE133:
 375              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 376              		.align	1
 377              		.global	HAL_SPI_MspDeInit
 378              		.syntax unified
 379              		.thumb
 380              		.thumb_func
 381              		.fpu fpv4-sp-d16
 383              	HAL_SPI_MspDeInit:
 384              	.LVL15:
 385              	.LFB134:
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c **** /**
 179:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 180:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 181:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 182:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 183:Core/Src/stm32f4xx_hal_msp.c **** */
 184:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 185:Core/Src/stm32f4xx_hal_msp.c **** {
 386              		.loc 1 185 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 0
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 185 1 is_stmt 0 view .LVU87
 391 0000 08B5     		push	{r3, lr}
 392              	.LCFI11:
 393              		.cfi_def_cfa_offset 8
 394              		.cfi_offset 3, -8
 395              		.cfi_offset 14, -4
 186:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 396              		.loc 1 186 3 is_stmt 1 view .LVU88
 397              		.loc 1 186 10 is_stmt 0 view .LVU89
 398 0002 0268     		ldr	r2, [r0]
 399              		.loc 1 186 5 view .LVU90
 400 0004 064B     		ldr	r3, .L27
 401 0006 9A42     		cmp	r2, r3
 402 0008 00D0     		beq	.L26
 403              	.LVL16:
ARM GAS  /tmp/ccK5fETa.s 			page 12


 404              	.L23:
 187:Core/Src/stm32f4xx_hal_msp.c ****   {
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 191:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 192:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 195:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 196:Core/Src/stm32f4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 197:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 198:Core/Src/stm32f4xx_hal_msp.c ****     */
 199:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 204:Core/Src/stm32f4xx_hal_msp.c ****   }
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c **** }
 405              		.loc 1 206 1 view .LVU91
 406 000a 08BD     		pop	{r3, pc}
 407              	.LVL17:
 408              	.L26:
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 409              		.loc 1 192 5 is_stmt 1 view .LVU92
 410 000c 054A     		ldr	r2, .L27+4
 411 000e 536C     		ldr	r3, [r2, #68]
 412 0010 23F48053 		bic	r3, r3, #4096
 413 0014 5364     		str	r3, [r2, #68]
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 414              		.loc 1 199 5 view .LVU93
 415 0016 E021     		movs	r1, #224
 416 0018 0348     		ldr	r0, .L27+8
 417              	.LVL18:
 199:Core/Src/stm32f4xx_hal_msp.c **** 
 418              		.loc 1 199 5 is_stmt 0 view .LVU94
 419 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 420              	.LVL19:
 421              		.loc 1 206 1 view .LVU95
 422 001e F4E7     		b	.L23
 423              	.L28:
 424              		.align	2
 425              	.L27:
 426 0020 00300140 		.word	1073819648
 427 0024 00380240 		.word	1073887232
 428 0028 00000240 		.word	1073872896
 429              		.cfi_endproc
 430              	.LFE134:
 432              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 433              		.align	1
 434              		.global	HAL_TIM_Base_MspInit
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 438              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccK5fETa.s 			page 13


 440              	HAL_TIM_Base_MspInit:
 441              	.LVL20:
 442              	.LFB135:
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c **** /**
 209:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 210:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 211:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 212:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 213:Core/Src/stm32f4xx_hal_msp.c **** */
 214:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 215:Core/Src/stm32f4xx_hal_msp.c **** {
 443              		.loc 1 215 1 is_stmt 1 view -0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 40
 446              		@ frame_needed = 0, uses_anonymous_args = 0
 447              		.loc 1 215 1 is_stmt 0 view .LVU97
 448 0000 00B5     		push	{lr}
 449              	.LCFI12:
 450              		.cfi_def_cfa_offset 4
 451              		.cfi_offset 14, -4
 452 0002 8BB0     		sub	sp, sp, #44
 453              	.LCFI13:
 454              		.cfi_def_cfa_offset 48
 216:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 455              		.loc 1 216 3 is_stmt 1 view .LVU98
 456              		.loc 1 216 20 is_stmt 0 view .LVU99
 457 0004 0023     		movs	r3, #0
 458 0006 0593     		str	r3, [sp, #20]
 459 0008 0693     		str	r3, [sp, #24]
 460 000a 0793     		str	r3, [sp, #28]
 461 000c 0893     		str	r3, [sp, #32]
 462 000e 0993     		str	r3, [sp, #36]
 217:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 463              		.loc 1 217 3 is_stmt 1 view .LVU100
 464              		.loc 1 217 15 is_stmt 0 view .LVU101
 465 0010 0368     		ldr	r3, [r0]
 466              		.loc 1 217 5 view .LVU102
 467 0012 334A     		ldr	r2, .L37
 468 0014 9342     		cmp	r3, r2
 469 0016 08D0     		beq	.L34
 218:Core/Src/stm32f4xx_hal_msp.c ****   {
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 222:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 223:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 224:Core/Src/stm32f4xx_hal_msp.c **** 
 225:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 226:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 227:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 228:Core/Src/stm32f4xx_hal_msp.c ****     */
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 233:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
ARM GAS  /tmp/ccK5fETa.s 			page 14


 234:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 239:Core/Src/stm32f4xx_hal_msp.c ****   }
 240:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 470              		.loc 1 240 8 is_stmt 1 view .LVU103
 471              		.loc 1 240 10 is_stmt 0 view .LVU104
 472 0018 324A     		ldr	r2, .L37+4
 473 001a 9342     		cmp	r3, r2
 474 001c 29D0     		beq	.L35
 241:Core/Src/stm32f4xx_hal_msp.c ****   {
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 245:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 246:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 249:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 250:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 251:Core/Src/stm32f4xx_hal_msp.c ****     */
 252:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 256:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 257:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 260:Core/Src/stm32f4xx_hal_msp.c **** 
 261:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 262:Core/Src/stm32f4xx_hal_msp.c ****   }
 263:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 475              		.loc 1 263 8 is_stmt 1 view .LVU105
 476              		.loc 1 263 10 is_stmt 0 view .LVU106
 477 001e 324A     		ldr	r2, .L37+8
 478 0020 9342     		cmp	r3, r2
 479 0022 48D0     		beq	.L36
 480              	.LVL21:
 481              	.L29:
 264:Core/Src/stm32f4xx_hal_msp.c ****   {
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 266:Core/Src/stm32f4xx_hal_msp.c **** 
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 268:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 269:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 272:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 273:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 274:Core/Src/stm32f4xx_hal_msp.c **** 
 275:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 276:Core/Src/stm32f4xx_hal_msp.c ****   }
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 278:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /tmp/ccK5fETa.s 			page 15


 482              		.loc 1 278 1 view .LVU107
 483 0024 0BB0     		add	sp, sp, #44
 484              	.LCFI14:
 485              		.cfi_remember_state
 486              		.cfi_def_cfa_offset 4
 487              		@ sp needed
 488 0026 5DF804FB 		ldr	pc, [sp], #4
 489              	.LVL22:
 490              	.L34:
 491              	.LCFI15:
 492              		.cfi_restore_state
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 493              		.loc 1 223 5 is_stmt 1 view .LVU108
 494              	.LBB8:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 495              		.loc 1 223 5 view .LVU109
 496 002a 0022     		movs	r2, #0
 497 002c 0092     		str	r2, [sp]
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 498              		.loc 1 223 5 view .LVU110
 499 002e 2F4B     		ldr	r3, .L37+12
 500 0030 596C     		ldr	r1, [r3, #68]
 501 0032 41F00101 		orr	r1, r1, #1
 502 0036 5964     		str	r1, [r3, #68]
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 503              		.loc 1 223 5 view .LVU111
 504 0038 596C     		ldr	r1, [r3, #68]
 505 003a 01F00101 		and	r1, r1, #1
 506 003e 0091     		str	r1, [sp]
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 507              		.loc 1 223 5 view .LVU112
 508 0040 0099     		ldr	r1, [sp]
 509              	.LBE8:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 510              		.loc 1 223 5 view .LVU113
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 511              		.loc 1 225 5 view .LVU114
 512              	.LBB9:
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 513              		.loc 1 225 5 view .LVU115
 514 0042 0192     		str	r2, [sp, #4]
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 515              		.loc 1 225 5 view .LVU116
 516 0044 196B     		ldr	r1, [r3, #48]
 517 0046 41F00101 		orr	r1, r1, #1
 518 004a 1963     		str	r1, [r3, #48]
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 519              		.loc 1 225 5 view .LVU117
 520 004c 1B6B     		ldr	r3, [r3, #48]
 521 004e 03F00103 		and	r3, r3, #1
 522 0052 0193     		str	r3, [sp, #4]
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 523              		.loc 1 225 5 view .LVU118
 524 0054 019B     		ldr	r3, [sp, #4]
 525              	.LBE9:
 225:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 526              		.loc 1 225 5 view .LVU119
ARM GAS  /tmp/ccK5fETa.s 			page 16


 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 527              		.loc 1 229 5 view .LVU120
 229:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 528              		.loc 1 229 25 is_stmt 0 view .LVU121
 529 0056 4FF40073 		mov	r3, #512
 530 005a 0593     		str	r3, [sp, #20]
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 531              		.loc 1 230 5 is_stmt 1 view .LVU122
 230:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 532              		.loc 1 230 26 is_stmt 0 view .LVU123
 533 005c 0223     		movs	r3, #2
 534 005e 0693     		str	r3, [sp, #24]
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 535              		.loc 1 231 5 is_stmt 1 view .LVU124
 231:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 536              		.loc 1 231 26 is_stmt 0 view .LVU125
 537 0060 0792     		str	r2, [sp, #28]
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 538              		.loc 1 232 5 is_stmt 1 view .LVU126
 232:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 539              		.loc 1 232 27 is_stmt 0 view .LVU127
 540 0062 0892     		str	r2, [sp, #32]
 233:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 541              		.loc 1 233 5 is_stmt 1 view .LVU128
 233:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 542              		.loc 1 233 31 is_stmt 0 view .LVU129
 543 0064 0123     		movs	r3, #1
 544 0066 0993     		str	r3, [sp, #36]
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 545              		.loc 1 234 5 is_stmt 1 view .LVU130
 546 0068 05A9     		add	r1, sp, #20
 547 006a 2148     		ldr	r0, .L37+16
 548              	.LVL23:
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 549              		.loc 1 234 5 is_stmt 0 view .LVU131
 550 006c FFF7FEFF 		bl	HAL_GPIO_Init
 551              	.LVL24:
 552 0070 D8E7     		b	.L29
 553              	.LVL25:
 554              	.L35:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 555              		.loc 1 246 5 is_stmt 1 view .LVU132
 556              	.LBB10:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 557              		.loc 1 246 5 view .LVU133
 558 0072 0022     		movs	r2, #0
 559 0074 0292     		str	r2, [sp, #8]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 560              		.loc 1 246 5 view .LVU134
 561 0076 1D4B     		ldr	r3, .L37+12
 562 0078 196C     		ldr	r1, [r3, #64]
 563 007a 41F00401 		orr	r1, r1, #4
 564 007e 1964     		str	r1, [r3, #64]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 565              		.loc 1 246 5 view .LVU135
 566 0080 196C     		ldr	r1, [r3, #64]
 567 0082 01F00401 		and	r1, r1, #4
ARM GAS  /tmp/ccK5fETa.s 			page 17


 568 0086 0291     		str	r1, [sp, #8]
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 569              		.loc 1 246 5 view .LVU136
 570 0088 0299     		ldr	r1, [sp, #8]
 571              	.LBE10:
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 572              		.loc 1 246 5 view .LVU137
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 573              		.loc 1 248 5 view .LVU138
 574              	.LBB11:
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 575              		.loc 1 248 5 view .LVU139
 576 008a 0392     		str	r2, [sp, #12]
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 577              		.loc 1 248 5 view .LVU140
 578 008c 196B     		ldr	r1, [r3, #48]
 579 008e 41F00201 		orr	r1, r1, #2
 580 0092 1963     		str	r1, [r3, #48]
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 581              		.loc 1 248 5 view .LVU141
 582 0094 1B6B     		ldr	r3, [r3, #48]
 583 0096 03F00203 		and	r3, r3, #2
 584 009a 0393     		str	r3, [sp, #12]
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 585              		.loc 1 248 5 view .LVU142
 586 009c 039B     		ldr	r3, [sp, #12]
 587              	.LBE11:
 248:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 588              		.loc 1 248 5 view .LVU143
 252:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 589              		.loc 1 252 5 view .LVU144
 252:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 590              		.loc 1 252 25 is_stmt 0 view .LVU145
 591 009e 8023     		movs	r3, #128
 592 00a0 0593     		str	r3, [sp, #20]
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 593              		.loc 1 253 5 is_stmt 1 view .LVU146
 253:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 594              		.loc 1 253 26 is_stmt 0 view .LVU147
 595 00a2 0223     		movs	r3, #2
 596 00a4 0693     		str	r3, [sp, #24]
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 597              		.loc 1 254 5 is_stmt 1 view .LVU148
 254:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 598              		.loc 1 254 26 is_stmt 0 view .LVU149
 599 00a6 0792     		str	r2, [sp, #28]
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 600              		.loc 1 255 5 is_stmt 1 view .LVU150
 255:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 601              		.loc 1 255 27 is_stmt 0 view .LVU151
 602 00a8 0892     		str	r2, [sp, #32]
 256:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 603              		.loc 1 256 5 is_stmt 1 view .LVU152
 256:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 604              		.loc 1 256 31 is_stmt 0 view .LVU153
 605 00aa 0993     		str	r3, [sp, #36]
 257:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccK5fETa.s 			page 18


 606              		.loc 1 257 5 is_stmt 1 view .LVU154
 607 00ac 05A9     		add	r1, sp, #20
 608 00ae 1148     		ldr	r0, .L37+20
 609              	.LVL26:
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 610              		.loc 1 257 5 is_stmt 0 view .LVU155
 611 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 612              	.LVL27:
 613 00b4 B6E7     		b	.L29
 614              	.LVL28:
 615              	.L36:
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 616              		.loc 1 269 5 is_stmt 1 view .LVU156
 617              	.LBB12:
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 618              		.loc 1 269 5 view .LVU157
 619 00b6 0021     		movs	r1, #0
 620 00b8 0491     		str	r1, [sp, #16]
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 621              		.loc 1 269 5 view .LVU158
 622 00ba 0C4B     		ldr	r3, .L37+12
 623 00bc 1A6C     		ldr	r2, [r3, #64]
 624 00be 42F00802 		orr	r2, r2, #8
 625 00c2 1A64     		str	r2, [r3, #64]
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 626              		.loc 1 269 5 view .LVU159
 627 00c4 1B6C     		ldr	r3, [r3, #64]
 628 00c6 03F00803 		and	r3, r3, #8
 629 00ca 0493     		str	r3, [sp, #16]
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 630              		.loc 1 269 5 view .LVU160
 631 00cc 049B     		ldr	r3, [sp, #16]
 632              	.LBE12:
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt Init */
 633              		.loc 1 269 5 view .LVU161
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 634              		.loc 1 271 5 view .LVU162
 635 00ce 0A46     		mov	r2, r1
 636 00d0 3220     		movs	r0, #50
 637              	.LVL29:
 271:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 638              		.loc 1 271 5 is_stmt 0 view .LVU163
 639 00d2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 640              	.LVL30:
 272:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 641              		.loc 1 272 5 is_stmt 1 view .LVU164
 642 00d6 3220     		movs	r0, #50
 643 00d8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 644              	.LVL31:
 645              		.loc 1 278 1 is_stmt 0 view .LVU165
 646 00dc A2E7     		b	.L29
 647              	.L38:
 648 00de 00BF     		.align	2
 649              	.L37:
 650 00e0 00000140 		.word	1073807360
 651 00e4 00080040 		.word	1073743872
 652 00e8 000C0040 		.word	1073744896
ARM GAS  /tmp/ccK5fETa.s 			page 19


 653 00ec 00380240 		.word	1073887232
 654 00f0 00000240 		.word	1073872896
 655 00f4 00040240 		.word	1073873920
 656              		.cfi_endproc
 657              	.LFE135:
 659              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 660              		.align	1
 661              		.global	HAL_TIM_Base_MspDeInit
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	HAL_TIM_Base_MspDeInit:
 668              	.LVL32:
 669              	.LFB136:
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 280:Core/Src/stm32f4xx_hal_msp.c **** /**
 281:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 282:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 283:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 284:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 285:Core/Src/stm32f4xx_hal_msp.c **** */
 286:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 287:Core/Src/stm32f4xx_hal_msp.c **** {
 670              		.loc 1 287 1 is_stmt 1 view -0
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 0
 673              		@ frame_needed = 0, uses_anonymous_args = 0
 674              		.loc 1 287 1 is_stmt 0 view .LVU167
 675 0000 08B5     		push	{r3, lr}
 676              	.LCFI16:
 677              		.cfi_def_cfa_offset 8
 678              		.cfi_offset 3, -8
 679              		.cfi_offset 14, -4
 288:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 680              		.loc 1 288 3 is_stmt 1 view .LVU168
 681              		.loc 1 288 15 is_stmt 0 view .LVU169
 682 0002 0368     		ldr	r3, [r0]
 683              		.loc 1 288 5 view .LVU170
 684 0004 154A     		ldr	r2, .L47
 685 0006 9342     		cmp	r3, r2
 686 0008 06D0     		beq	.L44
 289:Core/Src/stm32f4xx_hal_msp.c ****   {
 290:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 293:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 294:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 295:Core/Src/stm32f4xx_hal_msp.c **** 
 296:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 297:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 298:Core/Src/stm32f4xx_hal_msp.c ****     */
 299:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9);
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 302:Core/Src/stm32f4xx_hal_msp.c **** 
 303:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
ARM GAS  /tmp/ccK5fETa.s 			page 20


 304:Core/Src/stm32f4xx_hal_msp.c ****   }
 305:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 687              		.loc 1 305 8 is_stmt 1 view .LVU171
 688              		.loc 1 305 10 is_stmt 0 view .LVU172
 689 000a 154A     		ldr	r2, .L47+4
 690 000c 9342     		cmp	r3, r2
 691 000e 0FD0     		beq	.L45
 306:Core/Src/stm32f4xx_hal_msp.c ****   {
 307:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 310:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 311:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 312:Core/Src/stm32f4xx_hal_msp.c **** 
 313:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM4 GPIO Configuration
 314:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> TIM4_CH2
 315:Core/Src/stm32f4xx_hal_msp.c ****     */
 316:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 319:Core/Src/stm32f4xx_hal_msp.c **** 
 320:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 321:Core/Src/stm32f4xx_hal_msp.c ****   }
 322:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 692              		.loc 1 322 8 is_stmt 1 view .LVU173
 693              		.loc 1 322 10 is_stmt 0 view .LVU174
 694 0010 144A     		ldr	r2, .L47+8
 695 0012 9342     		cmp	r3, r2
 696 0014 17D0     		beq	.L46
 697              	.LVL33:
 698              	.L39:
 323:Core/Src/stm32f4xx_hal_msp.c ****   {
 324:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 325:Core/Src/stm32f4xx_hal_msp.c **** 
 326:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 327:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 328:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 330:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM5 interrupt DeInit */
 331:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 332:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 334:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 335:Core/Src/stm32f4xx_hal_msp.c ****   }
 336:Core/Src/stm32f4xx_hal_msp.c **** 
 337:Core/Src/stm32f4xx_hal_msp.c **** }
 699              		.loc 1 337 1 view .LVU175
 700 0016 08BD     		pop	{r3, pc}
 701              	.LVL34:
 702              	.L44:
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 703              		.loc 1 294 5 is_stmt 1 view .LVU176
 704 0018 02F59C32 		add	r2, r2, #79872
 705 001c 536C     		ldr	r3, [r2, #68]
 706 001e 23F00103 		bic	r3, r3, #1
 707 0022 5364     		str	r3, [r2, #68]
 299:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccK5fETa.s 			page 21


 708              		.loc 1 299 5 view .LVU177
 709 0024 4FF40071 		mov	r1, #512
 710 0028 0F48     		ldr	r0, .L47+12
 711              	.LVL35:
 299:Core/Src/stm32f4xx_hal_msp.c **** 
 712              		.loc 1 299 5 is_stmt 0 view .LVU178
 713 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 714              	.LVL36:
 715 002e F2E7     		b	.L39
 716              	.LVL37:
 717              	.L45:
 311:Core/Src/stm32f4xx_hal_msp.c **** 
 718              		.loc 1 311 5 is_stmt 1 view .LVU179
 719 0030 02F50C32 		add	r2, r2, #143360
 720 0034 136C     		ldr	r3, [r2, #64]
 721 0036 23F00403 		bic	r3, r3, #4
 722 003a 1364     		str	r3, [r2, #64]
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 723              		.loc 1 316 5 view .LVU180
 724 003c 8021     		movs	r1, #128
 725 003e 0B48     		ldr	r0, .L47+16
 726              	.LVL38:
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 727              		.loc 1 316 5 is_stmt 0 view .LVU181
 728 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 729              	.LVL39:
 730 0044 E7E7     		b	.L39
 731              	.LVL40:
 732              	.L46:
 328:Core/Src/stm32f4xx_hal_msp.c **** 
 733              		.loc 1 328 5 is_stmt 1 view .LVU182
 734 0046 02F50B32 		add	r2, r2, #142336
 735 004a 136C     		ldr	r3, [r2, #64]
 736 004c 23F00803 		bic	r3, r3, #8
 737 0050 1364     		str	r3, [r2, #64]
 331:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 738              		.loc 1 331 5 view .LVU183
 739 0052 3220     		movs	r0, #50
 740              	.LVL41:
 331:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 741              		.loc 1 331 5 is_stmt 0 view .LVU184
 742 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 743              	.LVL42:
 744              		.loc 1 337 1 view .LVU185
 745 0058 DDE7     		b	.L39
 746              	.L48:
 747 005a 00BF     		.align	2
 748              	.L47:
 749 005c 00000140 		.word	1073807360
 750 0060 00080040 		.word	1073743872
 751 0064 000C0040 		.word	1073744896
 752 0068 00000240 		.word	1073872896
 753 006c 00040240 		.word	1073873920
 754              		.cfi_endproc
 755              	.LFE136:
 757              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 758              		.align	1
ARM GAS  /tmp/ccK5fETa.s 			page 22


 759              		.global	HAL_UART_MspInit
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 763              		.fpu fpv4-sp-d16
 765              	HAL_UART_MspInit:
 766              	.LVL43:
 767              	.LFB137:
 338:Core/Src/stm32f4xx_hal_msp.c **** 
 339:Core/Src/stm32f4xx_hal_msp.c **** /**
 340:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 341:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 342:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 343:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 344:Core/Src/stm32f4xx_hal_msp.c **** */
 345:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 346:Core/Src/stm32f4xx_hal_msp.c **** {
 768              		.loc 1 346 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 32
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		.loc 1 346 1 is_stmt 0 view .LVU187
 773 0000 10B5     		push	{r4, lr}
 774              	.LCFI17:
 775              		.cfi_def_cfa_offset 8
 776              		.cfi_offset 4, -8
 777              		.cfi_offset 14, -4
 778 0002 88B0     		sub	sp, sp, #32
 779              	.LCFI18:
 780              		.cfi_def_cfa_offset 40
 347:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 781              		.loc 1 347 3 is_stmt 1 view .LVU188
 782              		.loc 1 347 20 is_stmt 0 view .LVU189
 783 0004 0023     		movs	r3, #0
 784 0006 0393     		str	r3, [sp, #12]
 785 0008 0493     		str	r3, [sp, #16]
 786 000a 0593     		str	r3, [sp, #20]
 787 000c 0693     		str	r3, [sp, #24]
 788 000e 0793     		str	r3, [sp, #28]
 348:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 789              		.loc 1 348 3 is_stmt 1 view .LVU190
 790              		.loc 1 348 11 is_stmt 0 view .LVU191
 791 0010 0268     		ldr	r2, [r0]
 792              		.loc 1 348 5 view .LVU192
 793 0012 194B     		ldr	r3, .L53
 794 0014 9A42     		cmp	r2, r3
 795 0016 01D0     		beq	.L52
 796              	.LVL44:
 797              	.L49:
 349:Core/Src/stm32f4xx_hal_msp.c ****   {
 350:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 351:Core/Src/stm32f4xx_hal_msp.c **** 
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 353:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 354:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 355:Core/Src/stm32f4xx_hal_msp.c **** 
 356:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
ARM GAS  /tmp/ccK5fETa.s 			page 23


 357:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 358:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 359:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 360:Core/Src/stm32f4xx_hal_msp.c ****     */
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 363:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 365:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 366:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 368:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 369:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 370:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 371:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 372:Core/Src/stm32f4xx_hal_msp.c **** 
 373:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 374:Core/Src/stm32f4xx_hal_msp.c ****   }
 375:Core/Src/stm32f4xx_hal_msp.c **** 
 376:Core/Src/stm32f4xx_hal_msp.c **** }
 798              		.loc 1 376 1 view .LVU193
 799 0018 08B0     		add	sp, sp, #32
 800              	.LCFI19:
 801              		.cfi_remember_state
 802              		.cfi_def_cfa_offset 8
 803              		@ sp needed
 804 001a 10BD     		pop	{r4, pc}
 805              	.LVL45:
 806              	.L52:
 807              	.LCFI20:
 808              		.cfi_restore_state
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 809              		.loc 1 354 5 is_stmt 1 view .LVU194
 810              	.LBB13:
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 811              		.loc 1 354 5 view .LVU195
 812 001c 0024     		movs	r4, #0
 813 001e 0194     		str	r4, [sp, #4]
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 814              		.loc 1 354 5 view .LVU196
 815 0020 03F5FA33 		add	r3, r3, #128000
 816 0024 1A6C     		ldr	r2, [r3, #64]
 817 0026 42F40032 		orr	r2, r2, #131072
 818 002a 1A64     		str	r2, [r3, #64]
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 819              		.loc 1 354 5 view .LVU197
 820 002c 1A6C     		ldr	r2, [r3, #64]
 821 002e 02F40032 		and	r2, r2, #131072
 822 0032 0192     		str	r2, [sp, #4]
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 823              		.loc 1 354 5 view .LVU198
 824 0034 019A     		ldr	r2, [sp, #4]
 825              	.LBE13:
 354:Core/Src/stm32f4xx_hal_msp.c **** 
 826              		.loc 1 354 5 view .LVU199
 356:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 827              		.loc 1 356 5 view .LVU200
ARM GAS  /tmp/ccK5fETa.s 			page 24


 828              	.LBB14:
 356:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 829              		.loc 1 356 5 view .LVU201
 830 0036 0294     		str	r4, [sp, #8]
 356:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 831              		.loc 1 356 5 view .LVU202
 832 0038 1A6B     		ldr	r2, [r3, #48]
 833 003a 42F00102 		orr	r2, r2, #1
 834 003e 1A63     		str	r2, [r3, #48]
 356:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 835              		.loc 1 356 5 view .LVU203
 836 0040 1B6B     		ldr	r3, [r3, #48]
 837 0042 03F00103 		and	r3, r3, #1
 838 0046 0293     		str	r3, [sp, #8]
 356:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 839              		.loc 1 356 5 view .LVU204
 840 0048 029B     		ldr	r3, [sp, #8]
 841              	.LBE14:
 356:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 842              		.loc 1 356 5 view .LVU205
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 843              		.loc 1 361 5 view .LVU206
 361:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 844              		.loc 1 361 25 is_stmt 0 view .LVU207
 845 004a 0C23     		movs	r3, #12
 846 004c 0393     		str	r3, [sp, #12]
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 847              		.loc 1 362 5 is_stmt 1 view .LVU208
 362:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 848              		.loc 1 362 26 is_stmt 0 view .LVU209
 849 004e 0223     		movs	r3, #2
 850 0050 0493     		str	r3, [sp, #16]
 363:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 851              		.loc 1 363 5 is_stmt 1 view .LVU210
 363:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 852              		.loc 1 363 26 is_stmt 0 view .LVU211
 853 0052 0594     		str	r4, [sp, #20]
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 854              		.loc 1 364 5 is_stmt 1 view .LVU212
 364:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 855              		.loc 1 364 27 is_stmt 0 view .LVU213
 856 0054 0323     		movs	r3, #3
 857 0056 0693     		str	r3, [sp, #24]
 365:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 858              		.loc 1 365 5 is_stmt 1 view .LVU214
 365:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 859              		.loc 1 365 31 is_stmt 0 view .LVU215
 860 0058 0723     		movs	r3, #7
 861 005a 0793     		str	r3, [sp, #28]
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 862              		.loc 1 366 5 is_stmt 1 view .LVU216
 863 005c 03A9     		add	r1, sp, #12
 864 005e 0748     		ldr	r0, .L53+4
 865              	.LVL46:
 366:Core/Src/stm32f4xx_hal_msp.c **** 
 866              		.loc 1 366 5 is_stmt 0 view .LVU217
 867 0060 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccK5fETa.s 			page 25


 868              	.LVL47:
 369:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 869              		.loc 1 369 5 is_stmt 1 view .LVU218
 870 0064 2246     		mov	r2, r4
 871 0066 2146     		mov	r1, r4
 872 0068 2620     		movs	r0, #38
 873 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 874              	.LVL48:
 370:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 875              		.loc 1 370 5 view .LVU219
 876 006e 2620     		movs	r0, #38
 877 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 878              	.LVL49:
 879              		.loc 1 376 1 is_stmt 0 view .LVU220
 880 0074 D0E7     		b	.L49
 881              	.L54:
 882 0076 00BF     		.align	2
 883              	.L53:
 884 0078 00440040 		.word	1073759232
 885 007c 00000240 		.word	1073872896
 886              		.cfi_endproc
 887              	.LFE137:
 889              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 890              		.align	1
 891              		.global	HAL_UART_MspDeInit
 892              		.syntax unified
 893              		.thumb
 894              		.thumb_func
 895              		.fpu fpv4-sp-d16
 897              	HAL_UART_MspDeInit:
 898              	.LVL50:
 899              	.LFB138:
 377:Core/Src/stm32f4xx_hal_msp.c **** 
 378:Core/Src/stm32f4xx_hal_msp.c **** /**
 379:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 380:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 381:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 382:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 383:Core/Src/stm32f4xx_hal_msp.c **** */
 384:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 385:Core/Src/stm32f4xx_hal_msp.c **** {
 900              		.loc 1 385 1 is_stmt 1 view -0
 901              		.cfi_startproc
 902              		@ args = 0, pretend = 0, frame = 0
 903              		@ frame_needed = 0, uses_anonymous_args = 0
 904              		.loc 1 385 1 is_stmt 0 view .LVU222
 905 0000 08B5     		push	{r3, lr}
 906              	.LCFI21:
 907              		.cfi_def_cfa_offset 8
 908              		.cfi_offset 3, -8
 909              		.cfi_offset 14, -4
 386:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 910              		.loc 1 386 3 is_stmt 1 view .LVU223
 911              		.loc 1 386 11 is_stmt 0 view .LVU224
 912 0002 0268     		ldr	r2, [r0]
 913              		.loc 1 386 5 view .LVU225
 914 0004 084B     		ldr	r3, .L59
ARM GAS  /tmp/ccK5fETa.s 			page 26


 915 0006 9A42     		cmp	r2, r3
 916 0008 00D0     		beq	.L58
 917              	.LVL51:
 918              	.L55:
 387:Core/Src/stm32f4xx_hal_msp.c ****   {
 388:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 389:Core/Src/stm32f4xx_hal_msp.c **** 
 390:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 391:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 392:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 393:Core/Src/stm32f4xx_hal_msp.c **** 
 394:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 395:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 396:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 397:Core/Src/stm32f4xx_hal_msp.c ****     */
 398:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 400:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 401:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 402:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 403:Core/Src/stm32f4xx_hal_msp.c **** 
 404:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 405:Core/Src/stm32f4xx_hal_msp.c ****   }
 406:Core/Src/stm32f4xx_hal_msp.c **** 
 407:Core/Src/stm32f4xx_hal_msp.c **** }
 919              		.loc 1 407 1 view .LVU226
 920 000a 08BD     		pop	{r3, pc}
 921              	.LVL52:
 922              	.L58:
 392:Core/Src/stm32f4xx_hal_msp.c **** 
 923              		.loc 1 392 5 is_stmt 1 view .LVU227
 924 000c 074A     		ldr	r2, .L59+4
 925 000e 136C     		ldr	r3, [r2, #64]
 926 0010 23F40033 		bic	r3, r3, #131072
 927 0014 1364     		str	r3, [r2, #64]
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 928              		.loc 1 398 5 view .LVU228
 929 0016 0C21     		movs	r1, #12
 930 0018 0548     		ldr	r0, .L59+8
 931              	.LVL53:
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 932              		.loc 1 398 5 is_stmt 0 view .LVU229
 933 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 934              	.LVL54:
 401:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 935              		.loc 1 401 5 is_stmt 1 view .LVU230
 936 001e 2620     		movs	r0, #38
 937 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 938              	.LVL55:
 939              		.loc 1 407 1 is_stmt 0 view .LVU231
 940 0024 F1E7     		b	.L55
 941              	.L60:
 942 0026 00BF     		.align	2
 943              	.L59:
 944 0028 00440040 		.word	1073759232
 945 002c 00380240 		.word	1073887232
 946 0030 00000240 		.word	1073872896
ARM GAS  /tmp/ccK5fETa.s 			page 27


 947              		.cfi_endproc
 948              	.LFE138:
 950              		.text
 951              	.Letext0:
 952              		.file 2 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 953              		.file 3 "/home/cahill/stm32cubeMx/install_bin/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/inc
 954              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 955              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 956              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 957              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 958              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 959              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 960              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dac.h"
 961              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 962              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 963              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 964              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 965              		.file 15 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/ccK5fETa.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccK5fETa.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccK5fETa.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccK5fETa.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccK5fETa.s:85     .text.HAL_DAC_MspInit:0000000000000000 $t
     /tmp/ccK5fETa.s:92     .text.HAL_DAC_MspInit:0000000000000000 HAL_DAC_MspInit
     /tmp/ccK5fETa.s:192    .text.HAL_DAC_MspInit:0000000000000060 $d
     /tmp/ccK5fETa.s:198    .text.HAL_DAC_MspDeInit:0000000000000000 $t
     /tmp/ccK5fETa.s:205    .text.HAL_DAC_MspDeInit:0000000000000000 HAL_DAC_MspDeInit
     /tmp/ccK5fETa.s:248    .text.HAL_DAC_MspDeInit:0000000000000020 $d
     /tmp/ccK5fETa.s:255    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccK5fETa.s:262    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccK5fETa.s:370    .text.HAL_SPI_MspInit:0000000000000068 $d
     /tmp/ccK5fETa.s:376    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccK5fETa.s:383    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccK5fETa.s:426    .text.HAL_SPI_MspDeInit:0000000000000020 $d
     /tmp/ccK5fETa.s:433    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccK5fETa.s:440    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccK5fETa.s:650    .text.HAL_TIM_Base_MspInit:00000000000000e0 $d
     /tmp/ccK5fETa.s:660    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccK5fETa.s:667    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccK5fETa.s:749    .text.HAL_TIM_Base_MspDeInit:000000000000005c $d
     /tmp/ccK5fETa.s:758    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccK5fETa.s:765    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccK5fETa.s:884    .text.HAL_UART_MspInit:0000000000000078 $d
     /tmp/ccK5fETa.s:890    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccK5fETa.s:897    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccK5fETa.s:944    .text.HAL_UART_MspDeInit:0000000000000028 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
