INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:19:22 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.610ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_5_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        5.781ns  (logic 1.322ns (22.869%)  route 4.459ns (77.131%))
  Logic Levels:           12  (CARRY4=6 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2197, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X16Y150        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_5_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y150        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/stq_addr_5_q_reg[3]/Q
                         net (fo=13, routed)          0.869     1.631    lsq1/handshake_lsq_lsq1_core/stq_addr_5_q[3]
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.043     1.674 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_373/O
                         net (fo=1, routed)           0.000     1.674    lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_373_n_0
    SLICE_X8Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     1.920 r  lsq1/handshake_lsq_lsq1_core/hist_loadEn_INST_0_i_131/CO[3]
                         net (fo=7, routed)           0.632     2.552    lsq1/handshake_lsq_lsq1_core/p_6_in565_in
    SLICE_X11Y136        LUT5 (Prop_lut5_I1_O)        0.043     2.595 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[31]_i_51/O
                         net (fo=1, routed)           0.000     2.595    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[31]_i_51_n_0
    SLICE_X11Y136        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     2.783 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_20/CO[3]
                         net (fo=1, routed)           0.000     2.783    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_20_n_0
    SLICE_X11Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.832 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.832    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_16_n_0
    SLICE_X11Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.881 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.881    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_19_n_0
    SLICE_X11Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.930 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.930    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_21_n_0
    SLICE_X11Y140        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     3.083 f  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[31]_i_17/O[1]
                         net (fo=1, routed)           0.757     3.839    lsq1/handshake_lsq_lsq1_core/TEMP_66_double_out1[21]
    SLICE_X11Y143        LUT6 (Prop_lut6_I1_O)        0.119     3.958 r  lsq1/handshake_lsq_lsq1_core/ldq_issue_0_q_i_12/O
                         net (fo=33, routed)          1.400     5.358    lsq1/handshake_lsq_lsq1_core/bypass_idx_oh_0_2
    SLICE_X50Y174        LUT4 (Prop_lut4_I1_O)        0.043     5.401 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[24]_i_5/O
                         net (fo=1, routed)           0.297     5.698    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[24]_i_5_n_0
    SLICE_X50Y173        LUT5 (Prop_lut5_I4_O)        0.043     5.741 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[24]_i_2/O
                         net (fo=1, routed)           0.505     6.246    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[24]_i_2_n_0
    SLICE_X43Y167        LUT5 (Prop_lut5_I0_O)        0.043     6.289 r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q[24]_i_1/O
                         net (fo=1, routed)           0.000     6.289    lsq1/handshake_lsq_lsq1_core/ldq_data_0_d[24]
    SLICE_X43Y167        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=2197, unset)         0.483     3.683    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X43Y167        FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[24]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X43Y167        FDRE (Setup_fdre_C_D)        0.032     3.679    lsq1/handshake_lsq_lsq1_core/ldq_data_0_q_reg[24]
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 -2.610    




