ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.file	"stm32f3xx_hal_msp.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	2
  22              		.global	HAL_MspInit
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB123:
  28              		.file 1 "Src/stm32f3xx_hal_msp.c"
   1:Src/stm32f3xx_hal_msp.c **** /**
   2:Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f3xx_hal_msp.c ****   * File Name          : stm32f3xx_hal_msp.c
   4:Src/stm32f3xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f3xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f3xx_hal_msp.c ****   *
   8:Src/stm32f3xx_hal_msp.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
   9:Src/stm32f3xx_hal_msp.c ****   *
  10:Src/stm32f3xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  11:Src/stm32f3xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  12:Src/stm32f3xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  13:Src/stm32f3xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  14:Src/stm32f3xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  15:Src/stm32f3xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  16:Src/stm32f3xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  17:Src/stm32f3xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  18:Src/stm32f3xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  19:Src/stm32f3xx_hal_msp.c ****   *      without specific prior written permission.
  20:Src/stm32f3xx_hal_msp.c ****   *
  21:Src/stm32f3xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Src/stm32f3xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Src/stm32f3xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  24:Src/stm32f3xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  25:Src/stm32f3xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  26:Src/stm32f3xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  27:Src/stm32f3xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  28:Src/stm32f3xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  29:Src/stm32f3xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30:Src/stm32f3xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 2


  31:Src/stm32f3xx_hal_msp.c ****   *
  32:Src/stm32f3xx_hal_msp.c ****   ******************************************************************************
  33:Src/stm32f3xx_hal_msp.c ****   */
  34:Src/stm32f3xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  35:Src/stm32f3xx_hal_msp.c **** #include "stm32f3xx_hal.h"
  36:Src/stm32f3xx_hal_msp.c **** 
  37:Src/stm32f3xx_hal_msp.c **** extern void Error_Handler(void);
  38:Src/stm32f3xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  39:Src/stm32f3xx_hal_msp.c **** 
  40:Src/stm32f3xx_hal_msp.c **** /* USER CODE END 0 */
  41:Src/stm32f3xx_hal_msp.c **** 
  42:Src/stm32f3xx_hal_msp.c **** /**
  43:Src/stm32f3xx_hal_msp.c ****   * Initializes the Global MSP.
  44:Src/stm32f3xx_hal_msp.c ****   */
  45:Src/stm32f3xx_hal_msp.c **** void HAL_MspInit(void)
  46:Src/stm32f3xx_hal_msp.c **** {
  29              		.loc 1 46 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33 0000 80B5     		push	{r7, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 7, -8
  37              		.cfi_offset 14, -4
  38 0002 82B0     		sub	sp, sp, #8
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 16
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44              	.LBB2:
  47:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  48:Src/stm32f3xx_hal_msp.c **** 
  49:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  50:Src/stm32f3xx_hal_msp.c **** 
  51:Src/stm32f3xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  45              		.loc 1 51 0
  46 0006 1E4A     		ldr	r2, .L2
  47 0008 1D4B     		ldr	r3, .L2
  48 000a 9B69     		ldr	r3, [r3, #24]
  49 000c 43F00103 		orr	r3, r3, #1
  50 0010 9361     		str	r3, [r2, #24]
  51 0012 1B4B     		ldr	r3, .L2
  52 0014 9B69     		ldr	r3, [r3, #24]
  53 0016 03F00103 		and	r3, r3, #1
  54 001a 7B60     		str	r3, [r7, #4]
  55 001c 7B68     		ldr	r3, [r7, #4]
  56              	.LBE2:
  52:Src/stm32f3xx_hal_msp.c **** 
  53:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  57              		.loc 1 53 0
  58 001e 0320     		movs	r0, #3
  59 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  54:Src/stm32f3xx_hal_msp.c **** 
  55:Src/stm32f3xx_hal_msp.c ****   /* System interrupt init*/
  56:Src/stm32f3xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 3


  57:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
  60              		.loc 1 57 0
  61 0024 6FF00B00 		mvn	r0, #11
  62 0028 0021     		movs	r1, #0
  63 002a 0022     		movs	r2, #0
  64 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  58:Src/stm32f3xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  59:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  65              		.loc 1 59 0
  66 0030 6FF00A00 		mvn	r0, #10
  67 0034 0021     		movs	r1, #0
  68 0036 0022     		movs	r2, #0
  69 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60:Src/stm32f3xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  61:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  70              		.loc 1 61 0
  71 003c 6FF00900 		mvn	r0, #9
  72 0040 0021     		movs	r1, #0
  73 0042 0022     		movs	r2, #0
  74 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  62:Src/stm32f3xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  63:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  75              		.loc 1 63 0
  76 0048 6FF00400 		mvn	r0, #4
  77 004c 0021     		movs	r1, #0
  78 004e 0022     		movs	r2, #0
  79 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  64:Src/stm32f3xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  65:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  80              		.loc 1 65 0
  81 0054 6FF00300 		mvn	r0, #3
  82 0058 0021     		movs	r1, #0
  83 005a 0022     		movs	r2, #0
  84 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  66:Src/stm32f3xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  67:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  85              		.loc 1 67 0
  86 0060 6FF00100 		mvn	r0, #1
  87 0064 0021     		movs	r1, #0
  88 0066 0022     		movs	r2, #0
  89 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  68:Src/stm32f3xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  69:Src/stm32f3xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  90              		.loc 1 69 0
  91 006c 4FF0FF30 		mov	r0, #-1
  92 0070 0021     		movs	r1, #0
  93 0072 0022     		movs	r2, #0
  94 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  70:Src/stm32f3xx_hal_msp.c **** 
  71:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  72:Src/stm32f3xx_hal_msp.c **** 
  73:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  74:Src/stm32f3xx_hal_msp.c **** }
  95              		.loc 1 74 0
  96 0078 0837     		adds	r7, r7, #8
  97              	.LCFI3:
  98              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 4


  99 007a BD46     		mov	sp, r7
 100              	.LCFI4:
 101              		.cfi_def_cfa_register 13
 102              		@ sp needed
 103 007c 80BD     		pop	{r7, pc}
 104              	.L3:
 105 007e 00BF     		.align	2
 106              	.L2:
 107 0080 00100240 		.word	1073876992
 108              		.cfi_endproc
 109              	.LFE123:
 111              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 112              		.align	2
 113              		.global	HAL_CAN_MspInit
 114              		.thumb
 115              		.thumb_func
 117              	HAL_CAN_MspInit:
 118              	.LFB124:
  75:Src/stm32f3xx_hal_msp.c **** 
  76:Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  77:Src/stm32f3xx_hal_msp.c **** {
 119              		.loc 1 77 0
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 32
 122              		@ frame_needed = 1, uses_anonymous_args = 0
 123 0000 80B5     		push	{r7, lr}
 124              	.LCFI5:
 125              		.cfi_def_cfa_offset 8
 126              		.cfi_offset 7, -8
 127              		.cfi_offset 14, -4
 128 0002 88B0     		sub	sp, sp, #32
 129              	.LCFI6:
 130              		.cfi_def_cfa_offset 40
 131 0004 00AF     		add	r7, sp, #0
 132              	.LCFI7:
 133              		.cfi_def_cfa_register 7
 134 0006 7860     		str	r0, [r7, #4]
  78:Src/stm32f3xx_hal_msp.c **** 
  79:Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  80:Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 135              		.loc 1 80 0
 136 0008 7B68     		ldr	r3, [r7, #4]
 137 000a 1B68     		ldr	r3, [r3]
 138 000c 114A     		ldr	r2, .L6
 139 000e 9342     		cmp	r3, r2
 140 0010 1DD1     		bne	.L4
 141              	.LBB3:
  81:Src/stm32f3xx_hal_msp.c ****   {
  82:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 0 */
  83:Src/stm32f3xx_hal_msp.c **** 
  84:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 0 */
  85:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
  86:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 142              		.loc 1 86 0
 143 0012 114A     		ldr	r2, .L6+4
 144 0014 104B     		ldr	r3, .L6+4
 145 0016 DB69     		ldr	r3, [r3, #28]
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 5


 146 0018 43F00073 		orr	r3, r3, #33554432
 147 001c D361     		str	r3, [r2, #28]
 148 001e 0E4B     		ldr	r3, .L6+4
 149 0020 DB69     		ldr	r3, [r3, #28]
 150 0022 03F00073 		and	r3, r3, #33554432
 151 0026 BB60     		str	r3, [r7, #8]
 152 0028 BB68     		ldr	r3, [r7, #8]
 153              	.LBE3:
  87:Src/stm32f3xx_hal_msp.c ****   
  88:Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration    
  89:Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
  90:Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX 
  91:Src/stm32f3xx_hal_msp.c ****     */
  92:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 154              		.loc 1 92 0
 155 002a 4FF4C053 		mov	r3, #6144
 156 002e FB60     		str	r3, [r7, #12]
  93:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 157              		.loc 1 93 0
 158 0030 0223     		movs	r3, #2
 159 0032 3B61     		str	r3, [r7, #16]
  94:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 160              		.loc 1 94 0
 161 0034 0023     		movs	r3, #0
 162 0036 7B61     		str	r3, [r7, #20]
  95:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 163              		.loc 1 95 0
 164 0038 0323     		movs	r3, #3
 165 003a BB61     		str	r3, [r7, #24]
  96:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 166              		.loc 1 96 0
 167 003c 0923     		movs	r3, #9
 168 003e FB61     		str	r3, [r7, #28]
  97:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 169              		.loc 1 97 0
 170 0040 07F10C03 		add	r3, r7, #12
 171 0044 4FF09040 		mov	r0, #1207959552
 172 0048 1946     		mov	r1, r3
 173 004a FFF7FEFF 		bl	HAL_GPIO_Init
 174              	.L4:
  98:Src/stm32f3xx_hal_msp.c **** 
  99:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 100:Src/stm32f3xx_hal_msp.c **** 
 101:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 1 */
 102:Src/stm32f3xx_hal_msp.c ****   }
 103:Src/stm32f3xx_hal_msp.c **** 
 104:Src/stm32f3xx_hal_msp.c **** }
 175              		.loc 1 104 0
 176 004e 2037     		adds	r7, r7, #32
 177              	.LCFI8:
 178              		.cfi_def_cfa_offset 8
 179 0050 BD46     		mov	sp, r7
 180              	.LCFI9:
 181              		.cfi_def_cfa_register 13
 182              		@ sp needed
 183 0052 80BD     		pop	{r7, pc}
 184              	.L7:
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 6


 185              		.align	2
 186              	.L6:
 187 0054 00640040 		.word	1073767424
 188 0058 00100240 		.word	1073876992
 189              		.cfi_endproc
 190              	.LFE124:
 192              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 193              		.align	2
 194              		.global	HAL_CAN_MspDeInit
 195              		.thumb
 196              		.thumb_func
 198              	HAL_CAN_MspDeInit:
 199              	.LFB125:
 105:Src/stm32f3xx_hal_msp.c **** 
 106:Src/stm32f3xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 107:Src/stm32f3xx_hal_msp.c **** {
 200              		.loc 1 107 0
 201              		.cfi_startproc
 202              		@ args = 0, pretend = 0, frame = 8
 203              		@ frame_needed = 1, uses_anonymous_args = 0
 204 0000 80B5     		push	{r7, lr}
 205              	.LCFI10:
 206              		.cfi_def_cfa_offset 8
 207              		.cfi_offset 7, -8
 208              		.cfi_offset 14, -4
 209 0002 82B0     		sub	sp, sp, #8
 210              	.LCFI11:
 211              		.cfi_def_cfa_offset 16
 212 0004 00AF     		add	r7, sp, #0
 213              	.LCFI12:
 214              		.cfi_def_cfa_register 7
 215 0006 7860     		str	r0, [r7, #4]
 108:Src/stm32f3xx_hal_msp.c **** 
 109:Src/stm32f3xx_hal_msp.c ****   if(hcan->Instance==CAN)
 216              		.loc 1 109 0
 217 0008 7B68     		ldr	r3, [r7, #4]
 218 000a 1B68     		ldr	r3, [r3]
 219 000c 084A     		ldr	r2, .L10
 220 000e 9342     		cmp	r3, r2
 221 0010 0BD1     		bne	.L8
 110:Src/stm32f3xx_hal_msp.c ****   {
 111:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 0 */
 112:Src/stm32f3xx_hal_msp.c **** 
 113:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 0 */
 114:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 115:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 222              		.loc 1 115 0
 223 0012 084A     		ldr	r2, .L10+4
 224 0014 074B     		ldr	r3, .L10+4
 225 0016 DB69     		ldr	r3, [r3, #28]
 226 0018 23F00073 		bic	r3, r3, #33554432
 227 001c D361     		str	r3, [r2, #28]
 116:Src/stm32f3xx_hal_msp.c ****   
 117:Src/stm32f3xx_hal_msp.c ****     /**CAN GPIO Configuration    
 118:Src/stm32f3xx_hal_msp.c ****     PA11     ------> CAN_RX
 119:Src/stm32f3xx_hal_msp.c ****     PA12     ------> CAN_TX 
 120:Src/stm32f3xx_hal_msp.c ****     */
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 7


 121:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 228              		.loc 1 121 0
 229 001e 4FF09040 		mov	r0, #1207959552
 230 0022 4FF4C051 		mov	r1, #6144
 231 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 232              	.L8:
 122:Src/stm32f3xx_hal_msp.c **** 
 123:Src/stm32f3xx_hal_msp.c ****   }
 124:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 125:Src/stm32f3xx_hal_msp.c **** 
 126:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 1 */
 127:Src/stm32f3xx_hal_msp.c **** 
 128:Src/stm32f3xx_hal_msp.c **** }
 233              		.loc 1 128 0
 234 002a 0837     		adds	r7, r7, #8
 235              	.LCFI13:
 236              		.cfi_def_cfa_offset 8
 237 002c BD46     		mov	sp, r7
 238              	.LCFI14:
 239              		.cfi_def_cfa_register 13
 240              		@ sp needed
 241 002e 80BD     		pop	{r7, pc}
 242              	.L11:
 243              		.align	2
 244              	.L10:
 245 0030 00640040 		.word	1073767424
 246 0034 00100240 		.word	1073876992
 247              		.cfi_endproc
 248              	.LFE125:
 250              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 251              		.align	2
 252              		.global	HAL_TIM_Encoder_MspInit
 253              		.thumb
 254              		.thumb_func
 256              	HAL_TIM_Encoder_MspInit:
 257              	.LFB126:
 129:Src/stm32f3xx_hal_msp.c **** 
 130:Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
 131:Src/stm32f3xx_hal_msp.c **** {
 258              		.loc 1 131 0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 40
 261              		@ frame_needed = 1, uses_anonymous_args = 0
 262 0000 80B5     		push	{r7, lr}
 263              	.LCFI15:
 264              		.cfi_def_cfa_offset 8
 265              		.cfi_offset 7, -8
 266              		.cfi_offset 14, -4
 267 0002 8AB0     		sub	sp, sp, #40
 268              	.LCFI16:
 269              		.cfi_def_cfa_offset 48
 270 0004 00AF     		add	r7, sp, #0
 271              	.LCFI17:
 272              		.cfi_def_cfa_register 7
 273 0006 7860     		str	r0, [r7, #4]
 132:Src/stm32f3xx_hal_msp.c **** 
 133:Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 8


 134:Src/stm32f3xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 274              		.loc 1 134 0
 275 0008 7B68     		ldr	r3, [r7, #4]
 276 000a 1B68     		ldr	r3, [r3]
 277 000c B3F1804F 		cmp	r3, #1073741824
 278 0010 1DD1     		bne	.L13
 279              	.LBB4:
 135:Src/stm32f3xx_hal_msp.c ****   {
 136:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 137:Src/stm32f3xx_hal_msp.c **** 
 138:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 139:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 140:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 280              		.loc 1 140 0
 281 0012 214A     		ldr	r2, .L15
 282 0014 204B     		ldr	r3, .L15
 283 0016 DB69     		ldr	r3, [r3, #28]
 284 0018 43F00103 		orr	r3, r3, #1
 285 001c D361     		str	r3, [r2, #28]
 286 001e 1E4B     		ldr	r3, .L15
 287 0020 DB69     		ldr	r3, [r3, #28]
 288 0022 03F00103 		and	r3, r3, #1
 289 0026 3B61     		str	r3, [r7, #16]
 290 0028 3B69     		ldr	r3, [r7, #16]
 291              	.LBE4:
 141:Src/stm32f3xx_hal_msp.c ****   
 142:Src/stm32f3xx_hal_msp.c ****     /**TIM2 GPIO Configuration    
 143:Src/stm32f3xx_hal_msp.c ****     PA0     ------> TIM2_CH1
 144:Src/stm32f3xx_hal_msp.c ****     PA1     ------> TIM2_CH2 
 145:Src/stm32f3xx_hal_msp.c ****     */
 146:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = ENC_R_A_Pin|ENC_R_B_Pin;
 292              		.loc 1 146 0
 293 002a 0323     		movs	r3, #3
 294 002c 7B61     		str	r3, [r7, #20]
 147:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 295              		.loc 1 147 0
 296 002e 0223     		movs	r3, #2
 297 0030 BB61     		str	r3, [r7, #24]
 148:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 298              		.loc 1 148 0
 299 0032 0023     		movs	r3, #0
 300 0034 FB61     		str	r3, [r7, #28]
 149:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 301              		.loc 1 149 0
 302 0036 0023     		movs	r3, #0
 303 0038 3B62     		str	r3, [r7, #32]
 150:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 304              		.loc 1 150 0
 305 003a 0123     		movs	r3, #1
 306 003c 7B62     		str	r3, [r7, #36]
 151:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 307              		.loc 1 151 0
 308 003e 07F11403 		add	r3, r7, #20
 309 0042 4FF09040 		mov	r0, #1207959552
 310 0046 1946     		mov	r1, r3
 311 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 312 004c 21E0     		b	.L12
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 9


 313              	.L13:
 152:Src/stm32f3xx_hal_msp.c **** 
 153:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 154:Src/stm32f3xx_hal_msp.c **** 
 155:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 156:Src/stm32f3xx_hal_msp.c ****   }
 157:Src/stm32f3xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM3)
 314              		.loc 1 157 0
 315 004e 7B68     		ldr	r3, [r7, #4]
 316 0050 1B68     		ldr	r3, [r3]
 317 0052 124A     		ldr	r2, .L15+4
 318 0054 9342     		cmp	r3, r2
 319 0056 1CD1     		bne	.L12
 320              	.LBB5:
 158:Src/stm32f3xx_hal_msp.c ****   {
 159:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 160:Src/stm32f3xx_hal_msp.c **** 
 161:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 162:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 163:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 321              		.loc 1 163 0
 322 0058 0F4A     		ldr	r2, .L15
 323 005a 0F4B     		ldr	r3, .L15
 324 005c DB69     		ldr	r3, [r3, #28]
 325 005e 43F00203 		orr	r3, r3, #2
 326 0062 D361     		str	r3, [r2, #28]
 327 0064 0C4B     		ldr	r3, .L15
 328 0066 DB69     		ldr	r3, [r3, #28]
 329 0068 03F00203 		and	r3, r3, #2
 330 006c FB60     		str	r3, [r7, #12]
 331 006e FB68     		ldr	r3, [r7, #12]
 332              	.LBE5:
 164:Src/stm32f3xx_hal_msp.c ****   
 165:Src/stm32f3xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 166:Src/stm32f3xx_hal_msp.c ****     PA4     ------> TIM3_CH2
 167:Src/stm32f3xx_hal_msp.c ****     PA6     ------> TIM3_CH1 
 168:Src/stm32f3xx_hal_msp.c ****     */
 169:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = ENC_L_B_Pin|ENC_L_A_Pin;
 333              		.loc 1 169 0
 334 0070 5023     		movs	r3, #80
 335 0072 7B61     		str	r3, [r7, #20]
 170:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 336              		.loc 1 170 0
 337 0074 0223     		movs	r3, #2
 338 0076 BB61     		str	r3, [r7, #24]
 171:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 339              		.loc 1 171 0
 340 0078 0023     		movs	r3, #0
 341 007a FB61     		str	r3, [r7, #28]
 172:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 342              		.loc 1 172 0
 343 007c 0023     		movs	r3, #0
 344 007e 3B62     		str	r3, [r7, #32]
 173:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 345              		.loc 1 173 0
 346 0080 0223     		movs	r3, #2
 347 0082 7B62     		str	r3, [r7, #36]
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 10


 174:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 348              		.loc 1 174 0
 349 0084 07F11403 		add	r3, r7, #20
 350 0088 4FF09040 		mov	r0, #1207959552
 351 008c 1946     		mov	r1, r3
 352 008e FFF7FEFF 		bl	HAL_GPIO_Init
 353              	.L12:
 175:Src/stm32f3xx_hal_msp.c **** 
 176:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 177:Src/stm32f3xx_hal_msp.c **** 
 178:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 179:Src/stm32f3xx_hal_msp.c ****   }
 180:Src/stm32f3xx_hal_msp.c **** 
 181:Src/stm32f3xx_hal_msp.c **** }
 354              		.loc 1 181 0
 355 0092 2837     		adds	r7, r7, #40
 356              	.LCFI18:
 357              		.cfi_def_cfa_offset 8
 358 0094 BD46     		mov	sp, r7
 359              	.LCFI19:
 360              		.cfi_def_cfa_register 13
 361              		@ sp needed
 362 0096 80BD     		pop	{r7, pc}
 363              	.L16:
 364              		.align	2
 365              	.L15:
 366 0098 00100240 		.word	1073876992
 367 009c 00040040 		.word	1073742848
 368              		.cfi_endproc
 369              	.LFE126:
 371              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 372              		.align	2
 373              		.global	HAL_TIM_Base_MspInit
 374              		.thumb
 375              		.thumb_func
 377              	HAL_TIM_Base_MspInit:
 378              	.LFB127:
 182:Src/stm32f3xx_hal_msp.c **** 
 183:Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 184:Src/stm32f3xx_hal_msp.c **** {
 379              		.loc 1 184 0
 380              		.cfi_startproc
 381              		@ args = 0, pretend = 0, frame = 16
 382              		@ frame_needed = 1, uses_anonymous_args = 0
 383              		@ link register save eliminated.
 384 0000 80B4     		push	{r7}
 385              	.LCFI20:
 386              		.cfi_def_cfa_offset 4
 387              		.cfi_offset 7, -4
 388 0002 85B0     		sub	sp, sp, #20
 389              	.LCFI21:
 390              		.cfi_def_cfa_offset 24
 391 0004 00AF     		add	r7, sp, #0
 392              	.LCFI22:
 393              		.cfi_def_cfa_register 7
 394 0006 7860     		str	r0, [r7, #4]
 185:Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 11


 186:Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 395              		.loc 1 186 0
 396 0008 7B68     		ldr	r3, [r7, #4]
 397 000a 1B68     		ldr	r3, [r3]
 398 000c 124A     		ldr	r2, .L20
 399 000e 9342     		cmp	r3, r2
 400 0010 0CD1     		bne	.L18
 401              	.LBB6:
 187:Src/stm32f3xx_hal_msp.c ****   {
 188:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 189:Src/stm32f3xx_hal_msp.c **** 
 190:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 191:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 192:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 402              		.loc 1 192 0
 403 0012 124A     		ldr	r2, .L20+4
 404 0014 114B     		ldr	r3, .L20+4
 405 0016 9B69     		ldr	r3, [r3, #24]
 406 0018 43F40033 		orr	r3, r3, #131072
 407 001c 9361     		str	r3, [r2, #24]
 408 001e 0F4B     		ldr	r3, .L20+4
 409 0020 9B69     		ldr	r3, [r3, #24]
 410 0022 03F40033 		and	r3, r3, #131072
 411 0026 FB60     		str	r3, [r7, #12]
 412 0028 FB68     		ldr	r3, [r7, #12]
 413              	.LBE6:
 414 002a 10E0     		b	.L17
 415              	.L18:
 193:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 194:Src/stm32f3xx_hal_msp.c **** 
 195:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 196:Src/stm32f3xx_hal_msp.c ****   }
 197:Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 416              		.loc 1 197 0
 417 002c 7B68     		ldr	r3, [r7, #4]
 418 002e 1B68     		ldr	r3, [r3]
 419 0030 0B4A     		ldr	r2, .L20+8
 420 0032 9342     		cmp	r3, r2
 421 0034 0BD1     		bne	.L17
 422              	.LBB7:
 198:Src/stm32f3xx_hal_msp.c ****   {
 199:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 200:Src/stm32f3xx_hal_msp.c **** 
 201:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 202:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 203:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 423              		.loc 1 203 0
 424 0036 094A     		ldr	r2, .L20+4
 425 0038 084B     		ldr	r3, .L20+4
 426 003a 9B69     		ldr	r3, [r3, #24]
 427 003c 43F48023 		orr	r3, r3, #262144
 428 0040 9361     		str	r3, [r2, #24]
 429 0042 064B     		ldr	r3, .L20+4
 430 0044 9B69     		ldr	r3, [r3, #24]
 431 0046 03F48023 		and	r3, r3, #262144
 432 004a BB60     		str	r3, [r7, #8]
 433 004c BB68     		ldr	r3, [r7, #8]
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 12


 434              	.L17:
 435              	.LBE7:
 204:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 205:Src/stm32f3xx_hal_msp.c **** 
 206:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 207:Src/stm32f3xx_hal_msp.c ****   }
 208:Src/stm32f3xx_hal_msp.c **** 
 209:Src/stm32f3xx_hal_msp.c **** }
 436              		.loc 1 209 0
 437 004e 1437     		adds	r7, r7, #20
 438              	.LCFI23:
 439              		.cfi_def_cfa_offset 4
 440 0050 BD46     		mov	sp, r7
 441              	.LCFI24:
 442              		.cfi_def_cfa_register 13
 443              		@ sp needed
 444 0052 5DF8047B 		ldr	r7, [sp], #4
 445              	.LCFI25:
 446              		.cfi_restore 7
 447              		.cfi_def_cfa_offset 0
 448 0056 7047     		bx	lr
 449              	.L21:
 450              		.align	2
 451              	.L20:
 452 0058 00440140 		.word	1073824768
 453 005c 00100240 		.word	1073876992
 454 0060 00480140 		.word	1073825792
 455              		.cfi_endproc
 456              	.LFE127:
 458              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 459              		.align	2
 460              		.global	HAL_TIM_MspPostInit
 461              		.thumb
 462              		.thumb_func
 464              	HAL_TIM_MspPostInit:
 465              	.LFB128:
 210:Src/stm32f3xx_hal_msp.c **** 
 211:Src/stm32f3xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 212:Src/stm32f3xx_hal_msp.c **** {
 466              		.loc 1 212 0
 467              		.cfi_startproc
 468              		@ args = 0, pretend = 0, frame = 32
 469              		@ frame_needed = 1, uses_anonymous_args = 0
 470 0000 80B5     		push	{r7, lr}
 471              	.LCFI26:
 472              		.cfi_def_cfa_offset 8
 473              		.cfi_offset 7, -8
 474              		.cfi_offset 14, -4
 475 0002 88B0     		sub	sp, sp, #32
 476              	.LCFI27:
 477              		.cfi_def_cfa_offset 40
 478 0004 00AF     		add	r7, sp, #0
 479              	.LCFI28:
 480              		.cfi_def_cfa_register 7
 481 0006 7860     		str	r0, [r7, #4]
 213:Src/stm32f3xx_hal_msp.c **** 
 214:Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 13


 215:Src/stm32f3xx_hal_msp.c ****   if(htim->Instance==TIM16)
 482              		.loc 1 215 0
 483 0008 7B68     		ldr	r3, [r7, #4]
 484 000a 1B68     		ldr	r3, [r3]
 485 000c 164A     		ldr	r2, .L25
 486 000e 9342     		cmp	r3, r2
 487 0010 10D1     		bne	.L23
 216:Src/stm32f3xx_hal_msp.c ****   {
 217:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspPostInit 0 */
 218:Src/stm32f3xx_hal_msp.c **** 
 219:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspPostInit 0 */
 220:Src/stm32f3xx_hal_msp.c ****     /**TIM16 GPIO Configuration    
 221:Src/stm32f3xx_hal_msp.c ****     PB4     ------> TIM16_CH1 
 222:Src/stm32f3xx_hal_msp.c ****     */
 223:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = MOT_R_EN_Pin;
 488              		.loc 1 223 0
 489 0012 1023     		movs	r3, #16
 490 0014 FB60     		str	r3, [r7, #12]
 224:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 491              		.loc 1 224 0
 492 0016 0223     		movs	r3, #2
 493 0018 3B61     		str	r3, [r7, #16]
 225:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 494              		.loc 1 225 0
 495 001a 0023     		movs	r3, #0
 496 001c 7B61     		str	r3, [r7, #20]
 226:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 497              		.loc 1 226 0
 498 001e 0023     		movs	r3, #0
 499 0020 BB61     		str	r3, [r7, #24]
 227:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 500              		.loc 1 227 0
 501 0022 0123     		movs	r3, #1
 502 0024 FB61     		str	r3, [r7, #28]
 228:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(MOT_R_EN_GPIO_Port, &GPIO_InitStruct);
 503              		.loc 1 228 0
 504 0026 07F10C03 		add	r3, r7, #12
 505 002a 1048     		ldr	r0, .L25+4
 506 002c 1946     		mov	r1, r3
 507 002e FFF7FEFF 		bl	HAL_GPIO_Init
 508 0032 15E0     		b	.L22
 509              	.L23:
 229:Src/stm32f3xx_hal_msp.c **** 
 230:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspPostInit 1 */
 231:Src/stm32f3xx_hal_msp.c **** 
 232:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspPostInit 1 */
 233:Src/stm32f3xx_hal_msp.c ****   }
 234:Src/stm32f3xx_hal_msp.c ****   else if(htim->Instance==TIM17)
 510              		.loc 1 234 0
 511 0034 7B68     		ldr	r3, [r7, #4]
 512 0036 1B68     		ldr	r3, [r3]
 513 0038 0D4A     		ldr	r2, .L25+8
 514 003a 9342     		cmp	r3, r2
 515 003c 10D1     		bne	.L22
 235:Src/stm32f3xx_hal_msp.c ****   {
 236:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspPostInit 0 */
 237:Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 14


 238:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspPostInit 0 */
 239:Src/stm32f3xx_hal_msp.c ****   
 240:Src/stm32f3xx_hal_msp.c ****     /**TIM17 GPIO Configuration    
 241:Src/stm32f3xx_hal_msp.c ****     PA7     ------> TIM17_CH1 
 242:Src/stm32f3xx_hal_msp.c ****     */
 243:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = MOT_L_EN_Pin;
 516              		.loc 1 243 0
 517 003e 8023     		movs	r3, #128
 518 0040 FB60     		str	r3, [r7, #12]
 244:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 519              		.loc 1 244 0
 520 0042 0223     		movs	r3, #2
 521 0044 3B61     		str	r3, [r7, #16]
 245:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 522              		.loc 1 245 0
 523 0046 0023     		movs	r3, #0
 524 0048 7B61     		str	r3, [r7, #20]
 246:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 525              		.loc 1 246 0
 526 004a 0023     		movs	r3, #0
 527 004c BB61     		str	r3, [r7, #24]
 247:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM17;
 528              		.loc 1 247 0
 529 004e 0123     		movs	r3, #1
 530 0050 FB61     		str	r3, [r7, #28]
 248:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(MOT_L_EN_GPIO_Port, &GPIO_InitStruct);
 531              		.loc 1 248 0
 532 0052 07F10C03 		add	r3, r7, #12
 533 0056 4FF09040 		mov	r0, #1207959552
 534 005a 1946     		mov	r1, r3
 535 005c FFF7FEFF 		bl	HAL_GPIO_Init
 536              	.L22:
 249:Src/stm32f3xx_hal_msp.c **** 
 250:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspPostInit 1 */
 251:Src/stm32f3xx_hal_msp.c **** 
 252:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspPostInit 1 */
 253:Src/stm32f3xx_hal_msp.c ****   }
 254:Src/stm32f3xx_hal_msp.c **** 
 255:Src/stm32f3xx_hal_msp.c **** }
 537              		.loc 1 255 0
 538 0060 2037     		adds	r7, r7, #32
 539              	.LCFI29:
 540              		.cfi_def_cfa_offset 8
 541 0062 BD46     		mov	sp, r7
 542              	.LCFI30:
 543              		.cfi_def_cfa_register 13
 544              		@ sp needed
 545 0064 80BD     		pop	{r7, pc}
 546              	.L26:
 547 0066 00BF     		.align	2
 548              	.L25:
 549 0068 00440140 		.word	1073824768
 550 006c 00040048 		.word	1207960576
 551 0070 00480140 		.word	1073825792
 552              		.cfi_endproc
 553              	.LFE128:
 555              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 15


 556              		.align	2
 557              		.global	HAL_TIM_Encoder_MspDeInit
 558              		.thumb
 559              		.thumb_func
 561              	HAL_TIM_Encoder_MspDeInit:
 562              	.LFB129:
 256:Src/stm32f3xx_hal_msp.c **** 
 257:Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 258:Src/stm32f3xx_hal_msp.c **** {
 563              		.loc 1 258 0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 8
 566              		@ frame_needed = 1, uses_anonymous_args = 0
 567 0000 80B5     		push	{r7, lr}
 568              	.LCFI31:
 569              		.cfi_def_cfa_offset 8
 570              		.cfi_offset 7, -8
 571              		.cfi_offset 14, -4
 572 0002 82B0     		sub	sp, sp, #8
 573              	.LCFI32:
 574              		.cfi_def_cfa_offset 16
 575 0004 00AF     		add	r7, sp, #0
 576              	.LCFI33:
 577              		.cfi_def_cfa_register 7
 578 0006 7860     		str	r0, [r7, #4]
 259:Src/stm32f3xx_hal_msp.c **** 
 260:Src/stm32f3xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 579              		.loc 1 260 0
 580 0008 7B68     		ldr	r3, [r7, #4]
 581 000a 1B68     		ldr	r3, [r3]
 582 000c B3F1804F 		cmp	r3, #1073741824
 583 0010 0BD1     		bne	.L28
 261:Src/stm32f3xx_hal_msp.c ****   {
 262:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 263:Src/stm32f3xx_hal_msp.c **** 
 264:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 265:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 266:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 584              		.loc 1 266 0
 585 0012 0F4A     		ldr	r2, .L30
 586 0014 0E4B     		ldr	r3, .L30
 587 0016 DB69     		ldr	r3, [r3, #28]
 588 0018 23F00103 		bic	r3, r3, #1
 589 001c D361     		str	r3, [r2, #28]
 267:Src/stm32f3xx_hal_msp.c ****   
 268:Src/stm32f3xx_hal_msp.c ****     /**TIM2 GPIO Configuration    
 269:Src/stm32f3xx_hal_msp.c ****     PA0     ------> TIM2_CH1
 270:Src/stm32f3xx_hal_msp.c ****     PA1     ------> TIM2_CH2 
 271:Src/stm32f3xx_hal_msp.c ****     */
 272:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, ENC_R_A_Pin|ENC_R_B_Pin);
 590              		.loc 1 272 0
 591 001e 4FF09040 		mov	r0, #1207959552
 592 0022 0321     		movs	r1, #3
 593 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 594 0028 0FE0     		b	.L27
 595              	.L28:
 273:Src/stm32f3xx_hal_msp.c **** 
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 16


 274:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 275:Src/stm32f3xx_hal_msp.c **** 
 276:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 277:Src/stm32f3xx_hal_msp.c ****   }
 278:Src/stm32f3xx_hal_msp.c ****   else if(htim_encoder->Instance==TIM3)
 596              		.loc 1 278 0
 597 002a 7B68     		ldr	r3, [r7, #4]
 598 002c 1B68     		ldr	r3, [r3]
 599 002e 094A     		ldr	r2, .L30+4
 600 0030 9342     		cmp	r3, r2
 601 0032 0AD1     		bne	.L27
 279:Src/stm32f3xx_hal_msp.c ****   {
 280:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 281:Src/stm32f3xx_hal_msp.c **** 
 282:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 283:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 284:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 602              		.loc 1 284 0
 603 0034 064A     		ldr	r2, .L30
 604 0036 064B     		ldr	r3, .L30
 605 0038 DB69     		ldr	r3, [r3, #28]
 606 003a 23F00203 		bic	r3, r3, #2
 607 003e D361     		str	r3, [r2, #28]
 285:Src/stm32f3xx_hal_msp.c ****   
 286:Src/stm32f3xx_hal_msp.c ****     /**TIM3 GPIO Configuration    
 287:Src/stm32f3xx_hal_msp.c ****     PA4     ------> TIM3_CH2
 288:Src/stm32f3xx_hal_msp.c ****     PA6     ------> TIM3_CH1 
 289:Src/stm32f3xx_hal_msp.c ****     */
 290:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, ENC_L_B_Pin|ENC_L_A_Pin);
 608              		.loc 1 290 0
 609 0040 4FF09040 		mov	r0, #1207959552
 610 0044 5021     		movs	r1, #80
 611 0046 FFF7FEFF 		bl	HAL_GPIO_DeInit
 612              	.L27:
 291:Src/stm32f3xx_hal_msp.c **** 
 292:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 293:Src/stm32f3xx_hal_msp.c **** 
 294:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 295:Src/stm32f3xx_hal_msp.c ****   }
 296:Src/stm32f3xx_hal_msp.c **** 
 297:Src/stm32f3xx_hal_msp.c **** }
 613              		.loc 1 297 0
 614 004a 0837     		adds	r7, r7, #8
 615              	.LCFI34:
 616              		.cfi_def_cfa_offset 8
 617 004c BD46     		mov	sp, r7
 618              	.LCFI35:
 619              		.cfi_def_cfa_register 13
 620              		@ sp needed
 621 004e 80BD     		pop	{r7, pc}
 622              	.L31:
 623              		.align	2
 624              	.L30:
 625 0050 00100240 		.word	1073876992
 626 0054 00040040 		.word	1073742848
 627              		.cfi_endproc
 628              	.LFE129:
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 17


 630              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 631              		.align	2
 632              		.global	HAL_TIM_Base_MspDeInit
 633              		.thumb
 634              		.thumb_func
 636              	HAL_TIM_Base_MspDeInit:
 637              	.LFB130:
 298:Src/stm32f3xx_hal_msp.c **** 
 299:Src/stm32f3xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 300:Src/stm32f3xx_hal_msp.c **** {
 638              		.loc 1 300 0
 639              		.cfi_startproc
 640              		@ args = 0, pretend = 0, frame = 8
 641              		@ frame_needed = 1, uses_anonymous_args = 0
 642              		@ link register save eliminated.
 643 0000 80B4     		push	{r7}
 644              	.LCFI36:
 645              		.cfi_def_cfa_offset 4
 646              		.cfi_offset 7, -4
 647 0002 83B0     		sub	sp, sp, #12
 648              	.LCFI37:
 649              		.cfi_def_cfa_offset 16
 650 0004 00AF     		add	r7, sp, #0
 651              	.LCFI38:
 652              		.cfi_def_cfa_register 7
 653 0006 7860     		str	r0, [r7, #4]
 301:Src/stm32f3xx_hal_msp.c **** 
 302:Src/stm32f3xx_hal_msp.c ****   if(htim_base->Instance==TIM16)
 654              		.loc 1 302 0
 655 0008 7B68     		ldr	r3, [r7, #4]
 656 000a 1B68     		ldr	r3, [r3]
 657 000c 0C4A     		ldr	r2, .L35
 658 000e 9342     		cmp	r3, r2
 659 0010 06D1     		bne	.L33
 303:Src/stm32f3xx_hal_msp.c ****   {
 304:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 305:Src/stm32f3xx_hal_msp.c **** 
 306:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 307:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 308:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 660              		.loc 1 308 0
 661 0012 0C4A     		ldr	r2, .L35+4
 662 0014 0B4B     		ldr	r3, .L35+4
 663 0016 9B69     		ldr	r3, [r3, #24]
 664 0018 23F40033 		bic	r3, r3, #131072
 665 001c 9361     		str	r3, [r2, #24]
 666 001e 0AE0     		b	.L32
 667              	.L33:
 309:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 310:Src/stm32f3xx_hal_msp.c **** 
 311:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 312:Src/stm32f3xx_hal_msp.c ****   }
 313:Src/stm32f3xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 668              		.loc 1 313 0
 669 0020 7B68     		ldr	r3, [r7, #4]
 670 0022 1B68     		ldr	r3, [r3]
 671 0024 084A     		ldr	r2, .L35+8
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 18


 672 0026 9342     		cmp	r3, r2
 673 0028 05D1     		bne	.L32
 314:Src/stm32f3xx_hal_msp.c ****   {
 315:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 316:Src/stm32f3xx_hal_msp.c **** 
 317:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 318:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 319:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 674              		.loc 1 319 0
 675 002a 064A     		ldr	r2, .L35+4
 676 002c 054B     		ldr	r3, .L35+4
 677 002e 9B69     		ldr	r3, [r3, #24]
 678 0030 23F48023 		bic	r3, r3, #262144
 679 0034 9361     		str	r3, [r2, #24]
 680              	.L32:
 320:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 321:Src/stm32f3xx_hal_msp.c **** 
 322:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 323:Src/stm32f3xx_hal_msp.c ****   }
 324:Src/stm32f3xx_hal_msp.c **** 
 325:Src/stm32f3xx_hal_msp.c **** }
 681              		.loc 1 325 0
 682 0036 0C37     		adds	r7, r7, #12
 683              	.LCFI39:
 684              		.cfi_def_cfa_offset 4
 685 0038 BD46     		mov	sp, r7
 686              	.LCFI40:
 687              		.cfi_def_cfa_register 13
 688              		@ sp needed
 689 003a 5DF8047B 		ldr	r7, [sp], #4
 690              	.LCFI41:
 691              		.cfi_restore 7
 692              		.cfi_def_cfa_offset 0
 693 003e 7047     		bx	lr
 694              	.L36:
 695              		.align	2
 696              	.L35:
 697 0040 00440140 		.word	1073824768
 698 0044 00100240 		.word	1073876992
 699 0048 00480140 		.word	1073825792
 700              		.cfi_endproc
 701              	.LFE130:
 703              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 704              		.align	2
 705              		.global	HAL_UART_MspInit
 706              		.thumb
 707              		.thumb_func
 709              	HAL_UART_MspInit:
 710              	.LFB131:
 326:Src/stm32f3xx_hal_msp.c **** 
 327:Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 328:Src/stm32f3xx_hal_msp.c **** {
 711              		.loc 1 328 0
 712              		.cfi_startproc
 713              		@ args = 0, pretend = 0, frame = 32
 714              		@ frame_needed = 1, uses_anonymous_args = 0
 715 0000 80B5     		push	{r7, lr}
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 19


 716              	.LCFI42:
 717              		.cfi_def_cfa_offset 8
 718              		.cfi_offset 7, -8
 719              		.cfi_offset 14, -4
 720 0002 88B0     		sub	sp, sp, #32
 721              	.LCFI43:
 722              		.cfi_def_cfa_offset 40
 723 0004 00AF     		add	r7, sp, #0
 724              	.LCFI44:
 725              		.cfi_def_cfa_register 7
 726 0006 7860     		str	r0, [r7, #4]
 329:Src/stm32f3xx_hal_msp.c **** 
 330:Src/stm32f3xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 331:Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 727              		.loc 1 331 0
 728 0008 7B68     		ldr	r3, [r7, #4]
 729 000a 1B68     		ldr	r3, [r3]
 730 000c 114A     		ldr	r2, .L39
 731 000e 9342     		cmp	r3, r2
 732 0010 1DD1     		bne	.L37
 733              	.LBB8:
 332:Src/stm32f3xx_hal_msp.c ****   {
 333:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 334:Src/stm32f3xx_hal_msp.c **** 
 335:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 336:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock enable */
 337:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 734              		.loc 1 337 0
 735 0012 114A     		ldr	r2, .L39+4
 736 0014 104B     		ldr	r3, .L39+4
 737 0016 DB69     		ldr	r3, [r3, #28]
 738 0018 43F40033 		orr	r3, r3, #131072
 739 001c D361     		str	r3, [r2, #28]
 740 001e 0E4B     		ldr	r3, .L39+4
 741 0020 DB69     		ldr	r3, [r3, #28]
 742 0022 03F40033 		and	r3, r3, #131072
 743 0026 BB60     		str	r3, [r7, #8]
 744 0028 BB68     		ldr	r3, [r7, #8]
 745              	.LBE8:
 338:Src/stm32f3xx_hal_msp.c ****   
 339:Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 340:Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 341:Src/stm32f3xx_hal_msp.c ****     PA15     ------> USART2_RX 
 342:Src/stm32f3xx_hal_msp.c ****     */
 343:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 746              		.loc 1 343 0
 747 002a 48F20403 		movw	r3, #32772
 748 002e FB60     		str	r3, [r7, #12]
 344:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 749              		.loc 1 344 0
 750 0030 0223     		movs	r3, #2
 751 0032 3B61     		str	r3, [r7, #16]
 345:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 752              		.loc 1 345 0
 753 0034 0123     		movs	r3, #1
 754 0036 7B61     		str	r3, [r7, #20]
 346:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 20


 755              		.loc 1 346 0
 756 0038 0323     		movs	r3, #3
 757 003a BB61     		str	r3, [r7, #24]
 347:Src/stm32f3xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 758              		.loc 1 347 0
 759 003c 0723     		movs	r3, #7
 760 003e FB61     		str	r3, [r7, #28]
 348:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 761              		.loc 1 348 0
 762 0040 07F10C03 		add	r3, r7, #12
 763 0044 4FF09040 		mov	r0, #1207959552
 764 0048 1946     		mov	r1, r3
 765 004a FFF7FEFF 		bl	HAL_GPIO_Init
 766              	.L37:
 349:Src/stm32f3xx_hal_msp.c **** 
 350:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 351:Src/stm32f3xx_hal_msp.c **** 
 352:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 353:Src/stm32f3xx_hal_msp.c ****   }
 354:Src/stm32f3xx_hal_msp.c **** 
 355:Src/stm32f3xx_hal_msp.c **** }
 767              		.loc 1 355 0
 768 004e 2037     		adds	r7, r7, #32
 769              	.LCFI45:
 770              		.cfi_def_cfa_offset 8
 771 0050 BD46     		mov	sp, r7
 772              	.LCFI46:
 773              		.cfi_def_cfa_register 13
 774              		@ sp needed
 775 0052 80BD     		pop	{r7, pc}
 776              	.L40:
 777              		.align	2
 778              	.L39:
 779 0054 00440040 		.word	1073759232
 780 0058 00100240 		.word	1073876992
 781              		.cfi_endproc
 782              	.LFE131:
 784              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 785              		.align	2
 786              		.global	HAL_UART_MspDeInit
 787              		.thumb
 788              		.thumb_func
 790              	HAL_UART_MspDeInit:
 791              	.LFB132:
 356:Src/stm32f3xx_hal_msp.c **** 
 357:Src/stm32f3xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 358:Src/stm32f3xx_hal_msp.c **** {
 792              		.loc 1 358 0
 793              		.cfi_startproc
 794              		@ args = 0, pretend = 0, frame = 8
 795              		@ frame_needed = 1, uses_anonymous_args = 0
 796 0000 80B5     		push	{r7, lr}
 797              	.LCFI47:
 798              		.cfi_def_cfa_offset 8
 799              		.cfi_offset 7, -8
 800              		.cfi_offset 14, -4
 801 0002 82B0     		sub	sp, sp, #8
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 21


 802              	.LCFI48:
 803              		.cfi_def_cfa_offset 16
 804 0004 00AF     		add	r7, sp, #0
 805              	.LCFI49:
 806              		.cfi_def_cfa_register 7
 807 0006 7860     		str	r0, [r7, #4]
 359:Src/stm32f3xx_hal_msp.c **** 
 360:Src/stm32f3xx_hal_msp.c ****   if(huart->Instance==USART2)
 808              		.loc 1 360 0
 809 0008 7B68     		ldr	r3, [r7, #4]
 810 000a 1B68     		ldr	r3, [r3]
 811 000c 0A4A     		ldr	r2, .L43
 812 000e 9342     		cmp	r3, r2
 813 0010 0ED1     		bne	.L41
 361:Src/stm32f3xx_hal_msp.c ****   {
 362:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 363:Src/stm32f3xx_hal_msp.c **** 
 364:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 365:Src/stm32f3xx_hal_msp.c ****     /* Peripheral clock disable */
 366:Src/stm32f3xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 814              		.loc 1 366 0
 815 0012 0A4A     		ldr	r2, .L43+4
 816 0014 094B     		ldr	r3, .L43+4
 817 0016 DB69     		ldr	r3, [r3, #28]
 818 0018 23F40033 		bic	r3, r3, #131072
 819 001c D361     		str	r3, [r2, #28]
 367:Src/stm32f3xx_hal_msp.c ****   
 368:Src/stm32f3xx_hal_msp.c ****     /**USART2 GPIO Configuration    
 369:Src/stm32f3xx_hal_msp.c ****     PA2     ------> USART2_TX
 370:Src/stm32f3xx_hal_msp.c ****     PA15     ------> USART2_RX 
 371:Src/stm32f3xx_hal_msp.c ****     */
 372:Src/stm32f3xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 820              		.loc 1 372 0
 821 001e 4FF09040 		mov	r0, #1207959552
 822 0022 48F20401 		movw	r1, #32772
 823 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 373:Src/stm32f3xx_hal_msp.c **** 
 374:Src/stm32f3xx_hal_msp.c ****     /* Peripheral interrupt DeInit*/
 375:Src/stm32f3xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 824              		.loc 1 375 0
 825 002a 2620     		movs	r0, #38
 826 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 827              	.L41:
 376:Src/stm32f3xx_hal_msp.c **** 
 377:Src/stm32f3xx_hal_msp.c ****   }
 378:Src/stm32f3xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 379:Src/stm32f3xx_hal_msp.c **** 
 380:Src/stm32f3xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 381:Src/stm32f3xx_hal_msp.c **** 
 382:Src/stm32f3xx_hal_msp.c **** }
 828              		.loc 1 382 0
 829 0030 0837     		adds	r7, r7, #8
 830              	.LCFI50:
 831              		.cfi_def_cfa_offset 8
 832 0032 BD46     		mov	sp, r7
 833              	.LCFI51:
 834              		.cfi_def_cfa_register 13
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 22


 835              		@ sp needed
 836 0034 80BD     		pop	{r7, pc}
 837              	.L44:
 838 0036 00BF     		.align	2
 839              	.L43:
 840 0038 00440040 		.word	1073759232
 841 003c 00100240 		.word	1073876992
 842              		.cfi_endproc
 843              	.LFE132:
 845              		.text
 846              	.Letext0:
 847              		.file 2 "/usr/local/Cellar/arm-none-eabi-gcc/20150921/arm-none-eabi/include/machine/_default_types
 848              		.file 3 "/usr/local/Cellar/arm-none-eabi-gcc/20150921/arm-none-eabi/include/sys/_stdint.h"
 849              		.file 4 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303x8.h"
 850              		.file 5 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 851              		.file 6 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 852              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 853              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_can.h"
 854              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_tim.h"
 855              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_uart.h"
 856              		.file 11 "Drivers/CMSIS/Include/core_cm4.h"
ARM GAS  /var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s 			page 23


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f3xx_hal_msp.c
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:21     .text.HAL_MspInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:107    .text.HAL_MspInit:0000000000000080 $d
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:112    .text.HAL_CAN_MspInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:117    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:187    .text.HAL_CAN_MspInit:0000000000000054 $d
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:193    .text.HAL_CAN_MspDeInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:198    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:245    .text.HAL_CAN_MspDeInit:0000000000000030 $d
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:251    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:256    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:366    .text.HAL_TIM_Encoder_MspInit:0000000000000098 $d
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:372    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:377    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:452    .text.HAL_TIM_Base_MspInit:0000000000000058 $d
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:459    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:464    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:549    .text.HAL_TIM_MspPostInit:0000000000000068 $d
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:556    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:561    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:625    .text.HAL_TIM_Encoder_MspDeInit:0000000000000050 $d
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:631    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:636    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:697    .text.HAL_TIM_Base_MspDeInit:0000000000000040 $d
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:704    .text.HAL_UART_MspInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:709    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:779    .text.HAL_UART_MspInit:0000000000000054 $d
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:785    .text.HAL_UART_MspDeInit:0000000000000000 $t
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:790    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
/var/folders/0z/_3zh0q697778kwks4bv8s9bh0000gn/T//ccmGDnPU.s:840    .text.HAL_UART_MspDeInit:0000000000000038 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
