
---------- Begin Simulation Statistics ----------
final_tick                               2541792724500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 203275                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746820                       # Number of bytes of host memory used
host_op_rate                                   203274                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    20.65                       # Real time elapsed on the host
host_tick_rate                              570640259                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197308                       # Number of instructions simulated
sim_ops                                       4197308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011783                       # Number of seconds simulated
sim_ticks                                 11782879500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             47.318577                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  363992                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               769237                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2564                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             73395                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            834962                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              50759                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          238208                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           187449                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1007289                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63384                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26126                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197308                       # Number of instructions committed
system.cpu.committedOps                       4197308                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.611261                       # CPI: cycles per instruction
system.cpu.discardedOps                        194188                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608611                       # DTB accesses
system.cpu.dtb.data_acv                           131                       # DTB access violations
system.cpu.dtb.data_hits                      1453372                       # DTB hits
system.cpu.dtb.data_misses                       7606                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   406753                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       850493                       # DTB read hits
system.cpu.dtb.read_misses                       6815                       # DTB read misses
system.cpu.dtb.write_accesses                  201858                       # DTB write accesses
system.cpu.dtb.write_acv                           88                       # DTB write access violations
system.cpu.dtb.write_hits                      602879                       # DTB write hits
system.cpu.dtb.write_misses                       791                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18040                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3389592                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1031759                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659655                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16694237                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.178213                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  940128                       # ITB accesses
system.cpu.itb.fetch_acv                          780                       # ITB acv
system.cpu.itb.fetch_hits                      932497                       # ITB hits
system.cpu.itb.fetch_misses                      7631                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.47%      9.47% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.88% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4197     69.26%     79.14% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.93% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.05% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.79%     94.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.88%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6060                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14403                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2423     47.42%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2670     52.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5110                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2410     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2410     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4837                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10878803500     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9256000      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17730500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               881291000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11787081000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902622                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946575                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 870                      
system.cpu.kern.mode_good::user                   870                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 870                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591837                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743590                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7978564000     67.69%     67.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3808517000     32.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23552191                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85451      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542169     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839702     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592895     14.13%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104763      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197308                       # Class of committed instruction
system.cpu.quiesceCycles                        13568                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6857954                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          431                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22823453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22823453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22823453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22823453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117043.348718                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117043.348718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117043.348718                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117043.348718                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13061486                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13061486                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13061486                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13061486                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66981.979487                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66981.979487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66981.979487                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66981.979487                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22473956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22473956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117051.854167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117051.854167                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12861989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12861989                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66989.526042                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66989.526042                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.295513                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539364732000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.295513                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205970                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205970                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             127785                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34849                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86229                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34151                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28990                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28990                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          86819                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40860                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       259804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       259804                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 469122                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11071040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11071040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6689152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6689585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17771889                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157083                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002750                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052370                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156651     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     432      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157083                       # Request fanout histogram
system.membus.reqLayer0.occupancy              348500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           818928036                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375747250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          460293250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5552384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10022464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5552384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5552384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230336                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230336                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           86756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69845                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156601                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34849                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34849                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471224712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         379370764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850595476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471224712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471224712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      189286159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            189286159                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      189286159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471224712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        379370764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039881635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     76807.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69334.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000169126500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7309                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7309                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405505                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111355                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156601                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     120870                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156601                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   120870                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10460                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2245                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8695                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5648                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2006140750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  730705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4746284500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13727.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32477.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103529                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79982                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.84                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156601                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               120870                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  133752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     306                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81219                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.588828                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.348615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.243038                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34283     42.21%     42.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24304     29.92%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10060     12.39%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4489      5.53%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2333      2.87%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1384      1.70%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          973      1.20%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          583      0.72%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2810      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81219                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.993433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.402014                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.531251                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1304     17.84%     17.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5534     75.71%     93.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           281      3.84%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            86      1.18%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.62%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           14      0.19%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            7      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7309                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.226433                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.211632                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.725847                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6580     90.03%     90.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               84      1.15%     91.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              433      5.92%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              149      2.04%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               59      0.81%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7309                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9353024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7590336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10022464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7735680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       793.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11782874500                       # Total gap between requests
system.mem_ctrls.avgGap                      42465.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4915648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4437376                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7590336                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417185629.370138287544                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376595211.722228050232                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644183452.779942274094                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        86756                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69845                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       120870                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2495821750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2250462750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 289953416000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28768.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32220.81                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2398886.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            312746280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166213410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           558169500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          307792080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     929950320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5142153540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        194391360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7611416490                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.972531                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    454190000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    393380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10935309500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267228780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142012695                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           485277240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311294700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     929950320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5101289670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        228803040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7465856445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.619010                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    543278250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    393380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10846221250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1008453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11775679500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1608703                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1608703                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1608703                       # number of overall hits
system.cpu.icache.overall_hits::total         1608703                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        86820                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          86820                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        86820                       # number of overall misses
system.cpu.icache.overall_misses::total         86820                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5335188000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5335188000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5335188000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5335188000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1695523                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1695523                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1695523                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1695523                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.051205                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051205                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.051205                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051205                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61451.140290                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61451.140290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61451.140290                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61451.140290                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86229                       # number of writebacks
system.cpu.icache.writebacks::total             86229                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        86820                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        86820                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        86820                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        86820                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5248369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5248369000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5248369000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5248369000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.051205                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.051205                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.051205                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.051205                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60451.151808                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60451.151808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60451.151808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60451.151808                       # average overall mshr miss latency
system.cpu.icache.replacements                  86229                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1608703                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1608703                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        86820                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         86820                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5335188000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5335188000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1695523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1695523                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.051205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051205                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61451.140290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61451.140290                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        86820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        86820                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5248369000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5248369000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.051205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.051205                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60451.151808                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60451.151808                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.800941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1630734                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86307                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.894574                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.800941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995705                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3477865                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3477865                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1314130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1314130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1314130                       # number of overall hits
system.cpu.dcache.overall_hits::total         1314130                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105666                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105666                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105666                       # number of overall misses
system.cpu.dcache.overall_misses::total        105666                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6779407000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6779407000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6779407000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6779407000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1419796                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1419796                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1419796                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1419796                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074423                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074423                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074423                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074423                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64158.830655                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64158.830655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64158.830655                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64158.830655                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34673                       # number of writebacks
system.cpu.dcache.writebacks::total             34673                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36709                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36709                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36709                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68957                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68957                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68957                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4394854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4394854000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4394854000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4394854000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048568                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048568                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63733.254057                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63733.254057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63733.254057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63733.254057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68821                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       782940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          782940                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49185                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3295125500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3295125500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       832125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       832125                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059108                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66994.520687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66994.520687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9231                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39954                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670540000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670540000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66840.366421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66840.366421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531190                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56481                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3484281500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3484281500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587671                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096110                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61689.444238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61689.444238                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27478                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29003                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724314000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724314000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049352                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59452.953143                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59452.953143                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10274                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          905                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     66229000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     66229000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080955                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080955                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73181.215470                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73181.215470                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          905                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     65324000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     65324000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080955                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080955                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72181.215470                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72181.215470                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11113                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11113                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541792724500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.451078                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1380654                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68821                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.061522                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.451078                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          726                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2954021                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2954021                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552281790500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 598681                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749892                       # Number of bytes of host memory used
host_op_rate                                   598677                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.36                       # Real time elapsed on the host
host_tick_rate                              665242311                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7399984                       # Number of instructions simulated
sim_ops                                       7399984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008223                       # Number of seconds simulated
sim_ticks                                  8222783000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             36.881252                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  190509                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               516547                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1670                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             43529                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            511213                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              35821                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          213165                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           177344                       # Number of indirect misses.
system.cpu.branchPred.lookups                  636477                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   50037                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        19509                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2459770                       # Number of instructions committed
system.cpu.committedOps                       2459770                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.640441                       # CPI: cycles per instruction
system.cpu.discardedOps                        117011                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   165791                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       825142                       # DTB hits
system.cpu.dtb.data_misses                       3132                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   108445                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       483761                       # DTB read hits
system.cpu.dtb.read_misses                       2670                       # DTB read misses
system.cpu.dtb.write_accesses                   57346                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      341381                       # DTB write hits
system.cpu.dtb.write_misses                       462                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4696                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1956914                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            569000                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           370829                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12283473                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.150592                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  348821                       # ITB accesses
system.cpu.itb.fetch_acv                          265                       # ITB acv
system.cpu.itb.fetch_hits                      345889                       # ITB hits
system.cpu.itb.fetch_misses                      2932                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.81%      4.81% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.05% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5071     80.00%     85.04% # number of callpals executed
system.cpu.kern.callpal::rdps                     156      2.46%     87.51% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.54% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.57% # number of callpals executed
system.cpu.kern.callpal::rti                      461      7.27%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.34%     96.18% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.43% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.55%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6339                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9922                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2302     41.26%     41.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       8      0.14%     42.10% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3230     57.90%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5579                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2299     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.84%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        8      0.17%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2299     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4645                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5882977500     71.54%     71.54% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                66122500      0.80%     72.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10676000      0.13%     72.48% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2263185000     27.52%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8222961000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998697                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711765                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832586                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 419                      
system.cpu.kern.mode_good::user                   419                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               766                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 419                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.546997                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.707173                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6883247000     83.71%     83.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1339714000     16.29%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16333958                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43227      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1521742     61.87%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3563      0.14%     63.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485264     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339032     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58776      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2459770                       # Class of committed instruction
system.cpu.quiesceCycles                       111608                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4050485                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       128225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        256316                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2659330482                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2659330482                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2659330482                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2659330482                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118097.987477                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118097.987477                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118097.987477                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118097.987477                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            99                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    24.750000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1532167523                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1532167523                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1532167523                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1532167523                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68041.900835                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68041.900835                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68041.900835                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68041.900835                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6245474                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6245474                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115656.925926                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115656.925926                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3545474                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3545474                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65656.925926                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65656.925926                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2653085008                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2653085008                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118103.855413                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118103.855413                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1528622049                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1528622049                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68047.633948                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68047.633948                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              91377                       # Transaction distribution
system.membus.trans_dist::WriteReq                794                       # Transaction distribution
system.membus.trans_dist::WriteResp               794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41783                       # Transaction distribution
system.membus.trans_dist::WritebackClean        71933                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14370                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15402                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15402                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          71944                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18287                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       215814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       215814                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       100912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       104794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 365644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9207680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9207680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2919                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3389056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3391975                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14037351                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            130045                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001684                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.041003                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  129826     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     219      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              130045                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3111000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           724204062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295725                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          184353500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          382194500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4603968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2152640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6756608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4603968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4603968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2674112                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2674112                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           71937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33635                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              105572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41783                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41783                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         559903867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         261789713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             821693580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    559903867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        559903867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      325207658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            325207658                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      325207658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        559903867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        261789713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1146901238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    112505.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     66950.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000244748750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6920                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6920                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              286143                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             106144                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      105573                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     113624                       # Number of write requests accepted
system.mem_ctrls.readBursts                    105573                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   113624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5127                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1119                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3066                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9049                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              8916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9577                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5160                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1508445250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  502230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3391807750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15017.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33767.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       126                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    71830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   78764                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                105573                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               113624                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   91869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    456                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        62361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.539664                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.002926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   237.824073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        25520     40.92%     40.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18758     30.08%     71.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7727     12.39%     83.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3559      5.71%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1914      3.07%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1030      1.65%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          626      1.00%     94.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          438      0.70%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2789      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        62361                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6920                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.515607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.772765                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.221467                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1462     21.13%     21.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            881     12.73%     33.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4196     60.64%     94.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           200      2.89%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            89      1.29%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            37      0.53%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            23      0.33%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            12      0.17%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      0.12%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             1      0.01%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             4      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6920                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.240394                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.818207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6048     87.40%     87.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              309      4.47%     91.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              360      5.20%     97.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              139      2.01%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.51%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.16%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.06%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.07%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.03%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6920                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6428544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  328128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7200512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6756672                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7271936                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       875.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    821.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    884.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8222786000                       # Total gap between requests
system.mem_ctrls.avgGap                      37513.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4284800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2143744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7200512                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 521088784.660862445831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 260707840.642274051905                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 875678222.324485659599                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        71938                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33635                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       113624                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2244341250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1147466500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 204851450500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31198.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34115.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1802888.92                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            253848420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            134912250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           400097040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          311367780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     649059840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3493372110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        216602880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5459260320                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.918812                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    529653750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    274560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7420759250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            191587620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            101816055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           317344440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          276106680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     649059840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3457496310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246928800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5240339745                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.295152                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    609151250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    274560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7341561500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23258                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23258                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3882                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48918                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2919                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441047                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               168000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3088000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117395482                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1163000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1637000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              111500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10429066000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       894603                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           894603                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       894603                       # number of overall hits
system.cpu.icache.overall_hits::total          894603                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        71943                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          71943                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        71943                       # number of overall misses
system.cpu.icache.overall_misses::total         71943                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4645606000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4645606000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4645606000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4645606000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       966546                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       966546                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       966546                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       966546                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.074433                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.074433                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.074433                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.074433                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64573.426185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64573.426185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64573.426185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64573.426185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        71933                       # number of writebacks
system.cpu.icache.writebacks::total             71933                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        71943                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        71943                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        71943                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        71943                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4573663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4573663000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4573663000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4573663000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.074433                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074433                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.074433                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074433                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63573.426185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63573.426185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63573.426185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63573.426185                       # average overall mshr miss latency
system.cpu.icache.replacements                  71933                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       894603                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          894603                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        71943                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         71943                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4645606000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4645606000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       966546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       966546                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.074433                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.074433                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64573.426185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64573.426185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        71943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        71943                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4573663000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4573663000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.074433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074433                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63573.426185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63573.426185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.985030                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              988326                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             72454                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.640738                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.985030                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999971                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2005035                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2005035                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       749134                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           749134                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       749134                       # number of overall hits
system.cpu.dcache.overall_hits::total          749134                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51285                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51285                       # number of overall misses
system.cpu.dcache.overall_misses::total         51285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3362577000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3362577000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3362577000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3362577000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       800419                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       800419                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       800419                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800419                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.064073                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064073                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.064073                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.064073                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65566.481427                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65566.481427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65566.481427                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65566.481427                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19319                       # number of writebacks
system.cpu.dcache.writebacks::total             19319                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18228                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18228                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18228                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33057                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33057                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1941                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2171519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2171519500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2171519500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2171519500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233774500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233774500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041300                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041300                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041300                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65690.156397                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65690.156397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65690.156397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65690.156397                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120440.236991                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120440.236991                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33635                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       448975                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          448975                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1511791000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1511791000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       470406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       470406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045559                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70542.251878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70542.251878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3782                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3782                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17649                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1247871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1247871000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233774500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233774500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037519                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70704.912460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70704.912460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203813.862249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203813.862249                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300159                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29854                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1850786000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1850786000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330013                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330013                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090463                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61994.573591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61994.573591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14446                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15408                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15408                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          794                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    923648500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    923648500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046689                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59946.034528                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59946.034528                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8523                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8523                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          588                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          588                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     44621500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     44621500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.064537                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.064537                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75886.904762                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75886.904762                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          585                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          585                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     43875000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43875000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.064208                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.064208                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8796                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8796                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8796                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8796                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10489066000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              823730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34659                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             23.766698                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          848                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          119                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1670287                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1670287                       # Number of data accesses

---------- End Simulation Statistics   ----------
