
#Circuit Summary:
#---------------
#number of inputs = 32
#number of outputs = 32
#number of gates = 4800
#number of wires = 4832
#atpg: cputime for reading in circuit ../sample_circuits/c6288.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c6288.ckt: 0.2s 0.2s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c6288.ckt: 0.0s 0.2s
#atpg: cputime for creating dummy nodes ../sample_circuits/c6288.ckt: 0.0s 0.2s
#number of equivalent faults = 7808
#atpg: cputime for generating fault list ../sample_circuits/c6288.ckt: 0.0s 0.2s
T'11011110011010111100000101100011'
T'01110001110101111110100101010011'
T'01111111111111001000000000000101'
T'01111111111111101000000000001101'
T'01111111111011101000000000110101'
T'01111111100101001000000010001101'
T'01111110000100001000001110001110'
T'01111110001001111000010101111111'
T'01111110110101101001010111000101'
T'00111111111111110111111111111111'
T'10111111111111110111111111111111'
T'10101010111100011110100000101111'
T'11011111111111111000000000000111'
T'11011111111111111000000000001111'
T'11011111111111101000000000011101'
T'11011111111110111000000011101011'
T'11011111111110011000001111010011'
T'11011111110000001000011101110010'
T'11011111101010011000111100100011'
T'11011111001001101001110001011100'
T'11011110000010001011100100000110'
T'11101111111111111000000000011110'
T'11101111111111111000000001111110'
T'11101111111111001000000011111111'
T'11101111111101111000000111100100'
T'11101111111000001000001111001101'
T'11101111110100011000011111000101'
T'11101111101111101001111110110100'
T'00010111111111110111111111111111'
T'10010111111111110111111111111111'
T'10001011111111110111111111111111'
T'00100101111111110111111111111111'
T'10000101111111110111111111111111'
T'11111101110010101111111110000011'
T'11111111011101001111111111101000'
T'11111111101110111111111111111001'
T'11100011100100100111111101100100'
T'11111111111111111111111111111110'
T'00011111111111111001111111111111'
T'01000100001111111000000000111111'
T'10000000000001100111111111111111'
T'11111111111011001011111111111100'
T'11111101110111001011111110100100'
T'11111011011011111011111110010010'
T'11110111100010001011111100000111'
T'11001111111011111001010011111111'
T'11111110111110010111111111111101'

#number of aborted faults = 7

#number of redundant faults = 120

#number of calling podem1 = 174

#total number of backtracks = 778

#FAULT COVERAGE RESULTS :
#number of test vectors = 47
#total number of gate faults (uncollapsed) = 17376
#total number of detected faults = 17109
#total gate fault coverage = 98.46%
#number of equivalent gate faults (collapsed) = 7808
#number of equivalent detected faults = 7681
#equivalent gate fault coverage = 98.37%

#atpg: cputime for test pattern generation ../sample_circuits/c6288.ckt: 0.4s 0.6s
