# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU.srcs/sources_1/new/ControlUnits.vhd" \
"../../../../ALU.srcs/sources_1/new/SCP_ControlUnit.vhd" \

# Do not sort compile order
nosort
