;redcode
;assert 1
	SPL -6, @-30
	CMP 271, 60
	SUB 12, @18
	SPL 0, <402
	SPL 0, <402
	MOV -6, <-20
	MOV -6, <-20
	DJN -1, @-20
	SLT 121, 30
	JMN @12, #0
	ADD 271, 60
	SUB @121, 103
	SUB @127, @6
	ADD 271, 60
	ADD 30, 9
	MOV 17, <-20
	SUB 172, @201
	SLT #12, @0
	SPL 0, <402
	SUB <1, <-1
	MOV 17, <-20
	SUB 412, <88
	SUB 12, @18
	SPL 0, <402
	CMP 172, @201
	CMP 172, @201
	ADD 30, 9
	ADD 30, 9
	SPL 0, <402
	DJN 12, #10
	JMP 30, 9
	SUB 12, @18
	JMN @12, #0
	ADD 30, 9
	ADD 30, 9
	ADD 260, 60
	MOV 17, <-20
	MOV 17, <-20
	ADD 260, 60
	ADD 260, 60
	ADD 30, 9
	DJN 0, 7
	SPL -6, @-30
	SUB #12, @3
	DJN 0, 7
	SPL -6, @-30
	DJN 271, 481
	SUB 12, @18
	SUB 12, @18
	SUB 12, @18
	SUB @121, 103
	SPL 0, <402
