--------------- Initial state ---------------

----------------- Test code -----------------
sw $0, 0($0)

self:
beq $0, $0, self

sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)

.section .final_16_instructions
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)
sw $0, 0($0)

---------- Expected state updates -----------
dmem_word[0] = 0

------------ Timeout cycle count ------------
230
