[
  {
    "name": "劉俊麟",
    "email": "junlin@mail.ntut.edu.tw",
    "latestUpdate": "2025-05-27 10:03:24",
    "objective": "本課程涵蓋以下主題：\n1. 數字的進制轉換以及二進制表示方式\n2. 布林代數式與函數\n3. 數位電路化簡技巧，如卡諾圖與製表法\n4. 組合邏輯電路，如：加法器 / 減法器、比較器、多工器、邊 / 解碼器\n5. 可編程邏輯電路，如：唯讀記憶體 / 可編程唯讀記憶體（ROM / PROM）、可編程邏輯電路（PLD）、可編程邏輯陣列（PLA）\n6. 順序邏輯電路，如：狀態機\nThis course covers the following topics:\n1. Number representation, number bases and base conversions, and binary codes\n2. Boolean algebra and functions, canonical forms\n3. Combinational design techniques: K-maps, tabulation method\n4. Combinational logic circuits: adders/subtractors, comparators, multiplexors/demultiplexors, and decoders/encoders\n5. Programmable logic circuits: read-only memory/programmable read-only memory (ROM/PROM), programmable logic devices (PLD), and programmable logic arrays (PLA)\n6. Sequential logic circuits: state machine",
    "schedule": "Week 1: Introduction\nWeek 2-3: Boolean Algebra & Logic Gates\nWeek 4: Minterm & Maxterm expansions\nWeek 5: Karnaugh Maps\nWeek 6: Quine-McClusky Method\nWeek 7: Multi-Level Gate Circuits\nWeek 8: Combinational Circuit Design and Simulation Using Gates\nWeek 9: Midterm Exam\nWeek 10: Multiplexers, Decoders, and Programmable Logic Devices\nWeek 11-12: Latches and Flip-Flops\nWeek 13-14: Registers and Counters\nWeek 15: Analysis of Clocked Sequential Circuits\nWeek 16-17: Derivation of State Graphs and Tables\nWeek 18: Final Exam",
    "scorePolicy": "Attendance: 10%\nAssignments: 20%\nMidterm Exam.: 35%\nFinal Exam.: 35%",
    "materials": "Charles H. Roth, Jr. and Larry L. Kinney, Fundamentals of Logic Design, Cengage, 7th Edition, 2013..",
    "consultation": "Office Hours: Wed. 13-14, Thurs. 13-15, Fri. 15-16, @EE&CS Bldg. Rm. 215",
    "課程對應SDGs指標": "SDG9：產業創新與基礎設施（Industry, Innovation and Infrastructure）",
    "課程是否導入AI": "AI4：簡單介紹 AI 的基本概念（Briefly introduce the basic concept of AI）",
    "remarks": "",
    "foreignLanguageTextbooks": true
  }
]
