Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 15 13:25:17 2020
| Host         : Lee-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uartSystem_control_sets_placed.rpt
| Design       : uartSystem
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    50 |
|    Minimum number of control sets                        |    50 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   263 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    50 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |    14 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           35 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           13 |
| Yes          | No                    | No                     |              40 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              47 |           19 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|          Clock Signal         |          Enable Signal         |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+
|  baud_BUFG                    | receiver/data_out_0[2]         |                                |                1 |              1 |         1.00 |
|  genblk1[3].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  genblk1[5].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | receiver/data_out_0[0]         |                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | receiver/data_out_0[1]         |                                |                1 |              1 |         1.00 |
|  genblk1[7].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | receiver/data_out_0[3]         |                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | receiver/data_out_0[5]         |                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | receiver/data_out_0[4]         |                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | receiver/data_out_0[6]         |                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | receiver/data_out_0[7]         |                                |                1 |              1 |         1.00 |
|  genblk1[2].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  baud_BUFG                    | transmitter/bit_out            | transmitter/bit_out0           |                1 |              1 |         1.00 |
|  genblk1[6].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  genblk1[0].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  genblk1[10].div/clkDiv_reg_0 |                                |                                |                1 |              1 |         1.00 |
|  genblk1[4].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  genblk1[9].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  genblk1[13].div/clkDiv_reg_0 |                                |                                |                1 |              1 |         1.00 |
|  genblk1[11].div/clkDiv_reg_0 |                                |                                |                1 |              1 |         1.00 |
|  genblk1[8].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  genblk1[12].div/clkDiv_reg_0 |                                |                                |                1 |              1 |         1.00 |
|  genblk1[15].div/clkDiv_reg_0 |                                |                                |                1 |              1 |         1.00 |
|  genblk1[1].div/clkDiv_reg_0  |                                |                                |                1 |              1 |         1.00 |
|  genblk1[16].div/clkDiv_reg_0 |                                |                                |                1 |              1 |         1.00 |
|  genblk1[17].div/clkDiv       |                                |                                |                1 |              1 |         1.00 |
|  genblk1[14].div/clkDiv_reg_0 |                                |                                |                1 |              1 |         1.00 |
|  divTarget/CLK                |                                |                                |                1 |              2 |         2.00 |
| ~success_BUFG                 | input_state/thous[3]_i_1_n_0   |                                |                2 |              4 |         2.00 |
| ~success_BUFG                 | input_state/thous_A[3]_i_2_n_0 | input_state/thous_A[3]_i_1_n_0 |                1 |              4 |         4.00 |
| ~success_BUFG                 | input_state/thous_B[3]_i_2_n_0 | input_state/thous_B[3]_i_1_n_0 |                1 |              4 |         4.00 |
| ~success_BUFG                 | input_state/huns[3]_i_1_n_0    |                                |                3 |              4 |         1.33 |
|  baud_BUFG                    | receiver/E[0]                  |                                |                1 |              4 |         4.00 |
| ~success_BUFG                 |                                |                                |                3 |              4 |         1.33 |
| ~success_BUFG                 | input_state/CEB2               | input_state/huns_A[3]_i_1_n_0  |                1 |              4 |         4.00 |
| ~success_BUFG                 | input_state/__8                | input_state/huns_A[3]_i_1_n_0  |                1 |              4 |         4.00 |
| ~success_BUFG                 | input_state/huns_B[3]_i_1_n_0  | input_state/tens_B[3]_i_1_n_0  |                2 |              4 |         2.00 |
| ~success_BUFG                 | input_state/ones[3]_i_1_n_0    |                                |                2 |              4 |         2.00 |
| ~success_BUFG                 | input_state/ones_B[3]_i_1_n_0  | input_state/tens_B[3]_i_1_n_0  |                1 |              4 |         4.00 |
| ~success_BUFG                 | input_state/CEA2               | input_state/thous_B[3]_i_1_n_0 |                2 |              4 |         2.00 |
| ~success_BUFG                 | input_state/tens[3]_i_1_n_0    |                                |                1 |              4 |         4.00 |
| ~success_BUFG                 | input_state/tens_B[3]_i_2_n_0  | input_state/tens_B[3]_i_1_n_0  |                1 |              4 |         4.00 |
|  baud_BUFG                    | transmitter/temp[6]_i_1_n_0    |                                |                1 |              6 |         6.00 |
|  baud_BUFG                    | receiver/received_reg_0[0]     |                                |                2 |              6 |         3.00 |
|  baud_BUFG                    |                                |                                |                3 |              8 |         2.67 |
|  baud_BUFG                    |                                | transmitter/count[7]_i_1_n_0   |                3 |              8 |         2.67 |
|  baud_BUFG                    |                                | receiver/count[7]_i_1__0_n_0   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                | cal/result[13]_i_2_n_0         | input_state/SR[0]              |                8 |             14 |         1.75 |
|  clk_IBUF_BUFG                |                                |                                |               10 |             18 |         1.80 |
|  clk_IBUF_BUFG                |                                | baudrate_gen/clear             |                8 |             32 |         4.00 |
+-------------------------------+--------------------------------+--------------------------------+------------------+----------------+--------------+


