{
  "section_index": 88,
  "section_id": "9.3",
  "title": "9.3 Power Levels",
  "level": 2,
  "pages": {
    "start": 86,
    "end": 87,
    "count": 2
  },
  "content": {
    "text": "",
    "tables": [
      {
        "id": "table_87_88",
        "page": 87,
        "bbox": [
          119.0,
          88.0,
          936.0,
          513.0
        ],
        "image_path": "Table_9_3_Power_Levels.png",
        "title": "Table_9_3_Power_Levels",
        "table_md": "| Requirement ID | Description |\n| :--- | :--- |\n| PWR-1 | The Power Management (Feature Identifier 02h) shall be supported and the NVMe Power State Descriptor table in Identify Controller Data Structure bytes 3071:2048 shall be filled out per the NVMe 1.4b specification. |\n| PWR-2 | Obsolete. See <u>DCLP-9 (DSSD Power State Table Descriptors)</u> and <u>Section 4.8.10.2 DSSD Power State Descriptor</u>. |\n| PWR-3 | The method of measurement for Maximum Average Power (MAP) is defined in <u>PCM-1 (device max average power)</u>. MAP values are reported in the Maximum Power (MP) field of NVMe Power State Descriptors. |\n| PWR-4 | Power state entries above the maximum rated power envelope of the device shall not be populated in the NVMe Power State Descriptor table in Identify Controller Data Structure bytes 3071:2048. |\n| PWR-5 | The Set Features for Power Management (Feature Identifier 02h) with the SV bit 31 in Command Dword 10 shall be supported so that the power level can be set and will be saved across power cycles. |\n| PWR-6 | The device, regardless of form factor or capacity, shall have an idle power of 5 Watts or less with European regulation. |\n| PWR-7 | The device shall not consume more power than the PCI-SIG Slot Capabilities register Slot Power Limit regardless of other settings (e.g., DSSD Power State, NVMe Power State). |"
      }
    ],
    "figures": []
  },
  "statistics": {
    "table_count": 1,
    "figure_count": 0
  }
}