verilog xil_defaultlib --include "../../../../Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/8c62/hdl" --include "../../../../Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../../Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_5/sim/design_1_xbar_5.v" \
"../../../bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/src/fifo_generator_0/sim/fifo_generator_0.v" \
"../../../bd/design_1/ipshared/e32f/src/axi_lvds_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/e32f/src/piso.v" \
"../../../bd/design_1/ipshared/e32f/src/sipo.v" \
"../../../bd/design_1/ipshared/e32f/src/axi_lvds_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi_lvds_v2_0_0_0/sim/design_1_axi_lvds_v2_0_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_lvds_v2_0_0_1/sim/design_1_axi_lvds_v2_0_0_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_axi_lvds_v2_0_2_0/sim/design_1_axi_lvds_v2_0_2_0.v" \
"../../../bd/design_1/ip/design_1_axi_lvds_v2_0_3_0/sim/design_1_axi_lvds_v2_0_3_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_2/sim/design_1_xlconstant_0_2.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_3/sim/design_1_xlconstant_0_3.v" \
"../../../bd/design_1/ip/design_1_cmn_clk_0_0/sim/design_1_cmn_clk_0_0.v" \
"../../../bd/design_1/ip/design_1_filter_0_0/sim/design_1_filter_0_0.v" \
"../../../bd/design_1/ip/design_1_filter_0_1/sim/design_1_filter_0_1.v" \
"../../../bd/design_1/ip/design_1_filter_1_0/sim/design_1_filter_1_0.v" \
"../../../bd/design_1/ip/design_1_filter_2_0/sim/design_1_filter_2_0.v" \
"../../../bd/design_1/ip/design_1_axi_lvds_v2_0_3_1/sim/design_1_axi_lvds_v2_0_3_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" \
"../../../bd/design_1/ip/design_1_filter_3_0/sim/design_1_filter_3_0.v" \
"../../../bd/design_1/ip/design_1_RS_485_0/sim/design_1_RS_485_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" \
"../../../bd/design_1/ip/design_1_filter_4_0/sim/design_1_filter_4_0.v" \
"../../../bd/design_1/ip/design_1_tier2_xbar_0_0/sim/design_1_tier2_xbar_0_0.v" \
"../../../bd/design_1/ip/design_1_tier2_xbar_1_0/sim/design_1_tier2_xbar_1_0.v" \
"../../../bd/design_1/ip/design_1_tier2_xbar_2_0/sim/design_1_tier2_xbar_2_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/sim/design_1_auto_ds_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_11/sim/design_1_auto_pc_11.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_ds_1/sim/design_1_auto_ds_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../bd/design_1/ip/design_1_auto_ds_3/sim/design_1_auto_ds_3.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_auto_ds_4/sim/design_1_auto_ds_4.v" \
"../../../bd/design_1/ip/design_1_auto_pc_4/sim/design_1_auto_pc_4.v" \
"../../../bd/design_1/ip/design_1_auto_ds_5/sim/design_1_auto_ds_5.v" \
"../../../bd/design_1/ip/design_1_auto_pc_5/sim/design_1_auto_pc_5.v" \
"../../../bd/design_1/ip/design_1_auto_ds_6/sim/design_1_auto_ds_6.v" \
"../../../bd/design_1/ip/design_1_auto_pc_6/sim/design_1_auto_pc_6.v" \
"../../../bd/design_1/ip/design_1_auto_ds_7/sim/design_1_auto_ds_7.v" \
"../../../bd/design_1/ip/design_1_auto_pc_7/sim/design_1_auto_pc_7.v" \
"../../../bd/design_1/ip/design_1_auto_ds_8/sim/design_1_auto_ds_8.v" \
"../../../bd/design_1/ip/design_1_auto_pc_8/sim/design_1_auto_pc_8.v" \
"../../../bd/design_1/ip/design_1_auto_ds_9/sim/design_1_auto_ds_9.v" \
"../../../bd/design_1/ip/design_1_auto_pc_9/sim/design_1_auto_pc_9.v" \
"../../../bd/design_1/ip/design_1_auto_ds_10/sim/design_1_auto_ds_10.v" \
"../../../bd/design_1/ip/design_1_auto_pc_10/sim/design_1_auto_pc_10.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
