Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Jun 12 17:47:42 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.377     -316.259                     31                  194        0.042        0.000                      0                  194        3.000        0.000                       0                   201  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0      -10.377     -316.259                     31                  194        0.042        0.000                      0                  194        4.020        0.000                       0                   197  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           31  Failing Endpoints,  Worst Slack      -10.377ns,  Total Violation     -316.259ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.377ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.339ns  (logic 6.538ns (32.145%)  route 13.801ns (67.855%))
  Logic Levels:           29  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.803    15.003    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.373    15.376 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16/O
                         net (fo=2, routed)           0.653    16.029    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.153 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6/O
                         net (fo=3, routed)           1.009    17.162    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I3_O)        0.124    17.286 r  design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4/O
                         net (fo=5, routed)           0.332    17.618    design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.742 r  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.640    18.382    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.506 f  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2/O
                         net (fo=30, routed)          0.865    19.371    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2_n_0
    SLICE_X64Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.495 r  design_1_i/fadd_0/inst/sa/y[18]_INST_0/O
                         net (fo=1, routed)           0.000    19.495    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[18]
    SLICE_X64Y60         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.504     8.552    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y60         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X64Y60         FDRE (Setup_fdre_C_D)        0.077     9.119    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -19.495    
  -------------------------------------------------------------------
                         slack                                -10.377    

Slack (VIOLATED) :        -10.368ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.293ns  (logic 6.662ns (32.829%)  route 13.631ns (67.171%))
  Logic Levels:           30  (CARRY4=11 LUT1=1 LUT2=2 LUT3=1 LUT4=3 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 8.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.756    14.956    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X60Y60         LUT6 (Prop_lut6_I4_O)        0.373    15.329 r  design_1_i/fadd_0/inst/sa/y[3]_INST_0_i_19/O
                         net (fo=2, routed)           0.812    16.141    design_1_i/fadd_0/inst/sa/y[3]_INST_0_i_19_n_0
    SLICE_X59Y60         LUT2 (Prop_lut2_I0_O)        0.124    16.265 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_11/O
                         net (fo=1, routed)           0.283    16.548    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_11_n_0
    SLICE_X61Y60         LUT6 (Prop_lut6_I1_O)        0.124    16.672 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_5/O
                         net (fo=4, routed)           0.459    17.132    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_5_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I1_O)        0.124    17.256 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_4/O
                         net (fo=4, routed)           0.816    18.072    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_4_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I4_O)        0.124    18.196 r  design_1_i/fadd_0/inst/sa/y[23]_INST_0_i_4/O
                         net (fo=1, routed)           0.455    18.650    design_1_i/fadd_0/inst/sa/y[23]_INST_0_i_4_n_0
    SLICE_X61Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.774 r  design_1_i/fadd_0/inst/sa/y[23]_INST_0_i_2/O
                         net (fo=1, routed)           0.550    19.325    design_1_i/fadd_0/inst/sa/y[23]_INST_0_i_2_n_0
    SLICE_X59Y64         LUT6 (Prop_lut6_I3_O)        0.124    19.449 r  design_1_i/fadd_0/inst/sa/y[23]_INST_0/O
                         net (fo=1, routed)           0.000    19.449    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[23]
    SLICE_X59Y64         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.500     8.548    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X59Y64         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/C
                         clock pessimism              0.578     9.126    
                         clock uncertainty           -0.074     9.052    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)        0.029     9.081    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]
  -------------------------------------------------------------------
                         required time                          9.081    
                         arrival time                         -19.449    
  -------------------------------------------------------------------
                         slack                                -10.368    

Slack (VIOLATED) :        -10.360ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.277ns  (logic 6.538ns (32.243%)  route 13.739ns (67.757%))
  Logic Levels:           29  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.803    15.003    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.373    15.376 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16/O
                         net (fo=2, routed)           0.653    16.029    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.153 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6/O
                         net (fo=3, routed)           1.009    17.162    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I3_O)        0.124    17.286 r  design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4/O
                         net (fo=5, routed)           0.332    17.618    design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.742 r  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.640    18.382    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.506 f  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2/O
                         net (fo=30, routed)          0.803    19.309    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2_n_0
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.124    19.433 r  design_1_i/fadd_0/inst/sa/y[6]_INST_0/O
                         net (fo=1, routed)           0.000    19.433    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[6]
    SLICE_X63Y59         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.504     8.552    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X63Y59         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X63Y59         FDRE (Setup_fdre_C_D)        0.031     9.073    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.073    
                         arrival time                         -19.433    
  -------------------------------------------------------------------
                         slack                                -10.360    

Slack (VIOLATED) :        -10.357ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.276ns  (logic 6.538ns (32.245%)  route 13.738ns (67.755%))
  Logic Levels:           29  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 8.553 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.803    15.003    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.373    15.376 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16/O
                         net (fo=2, routed)           0.653    16.029    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.153 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6/O
                         net (fo=3, routed)           1.009    17.162    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I3_O)        0.124    17.286 r  design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4/O
                         net (fo=5, routed)           0.332    17.618    design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.742 r  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.640    18.382    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.506 f  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2/O
                         net (fo=30, routed)          0.802    19.308    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2_n_0
    SLICE_X65Y58         LUT6 (Prop_lut6_I2_O)        0.124    19.432 r  design_1_i/fadd_0/inst/sa/y[19]_INST_0/O
                         net (fo=1, routed)           0.000    19.432    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[19]
    SLICE_X65Y58         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.505     8.553    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y58         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][19]/C
                         clock pessimism              0.564     9.117    
                         clock uncertainty           -0.074     9.043    
    SLICE_X65Y58         FDRE (Setup_fdre_C_D)        0.032     9.075    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][19]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                         -19.432    
  -------------------------------------------------------------------
                         slack                                -10.357    

Slack (VIOLATED) :        -10.353ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.268ns  (logic 6.538ns (32.258%)  route 13.730ns (67.742%))
  Logic Levels:           29  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.803    15.003    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.373    15.376 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16/O
                         net (fo=2, routed)           0.653    16.029    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.153 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6/O
                         net (fo=3, routed)           1.009    17.162    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I3_O)        0.124    17.286 r  design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4/O
                         net (fo=5, routed)           0.332    17.618    design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.742 f  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.640    18.382    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.506 r  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2/O
                         net (fo=30, routed)          0.794    19.300    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.424 r  design_1_i/fadd_0/inst/sa/y[28]_INST_0/O
                         net (fo=1, routed)           0.000    19.424    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[28]
    SLICE_X65Y62         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.502     8.550    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y62         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.031     9.071    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                         -19.424    
  -------------------------------------------------------------------
                         slack                                -10.353    

Slack (VIOLATED) :        -10.351ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.264ns  (logic 6.538ns (32.264%)  route 13.726ns (67.736%))
  Logic Levels:           29  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns = ( 8.550 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.803    15.003    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.373    15.376 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16/O
                         net (fo=2, routed)           0.653    16.029    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.153 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6/O
                         net (fo=3, routed)           1.009    17.162    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I3_O)        0.124    17.286 r  design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4/O
                         net (fo=5, routed)           0.332    17.618    design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.742 r  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.640    18.382    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.506 f  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2/O
                         net (fo=30, routed)          0.790    19.296    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2_n_0
    SLICE_X65Y62         LUT6 (Prop_lut6_I2_O)        0.124    19.420 r  design_1_i/fadd_0/inst/sa/y[15]_INST_0/O
                         net (fo=1, routed)           0.000    19.420    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[15]
    SLICE_X65Y62         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.502     8.550    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y62         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/C
                         clock pessimism              0.564     9.114    
                         clock uncertainty           -0.074     9.040    
    SLICE_X65Y62         FDRE (Setup_fdre_C_D)        0.029     9.069    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                         -19.420    
  -------------------------------------------------------------------
                         slack                                -10.351    

Slack (VIOLATED) :        -10.340ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.302ns  (logic 6.538ns (32.203%)  route 13.764ns (67.797%))
  Logic Levels:           29  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.803    15.003    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.373    15.376 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16/O
                         net (fo=2, routed)           0.653    16.029    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.153 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6/O
                         net (fo=3, routed)           1.009    17.162    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I3_O)        0.124    17.286 r  design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4/O
                         net (fo=5, routed)           0.332    17.618    design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.742 r  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.640    18.382    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.506 f  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2/O
                         net (fo=30, routed)          0.828    19.334    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2_n_0
    SLICE_X64Y59         LUT6 (Prop_lut6_I2_O)        0.124    19.458 r  design_1_i/fadd_0/inst/sa/y[2]_INST_0/O
                         net (fo=1, routed)           0.000    19.458    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[2]
    SLICE_X64Y59         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.504     8.552    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y59         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)        0.077     9.119    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.119    
                         arrival time                         -19.458    
  -------------------------------------------------------------------
                         slack                                -10.340    

Slack (VIOLATED) :        -10.322ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.240ns  (logic 6.538ns (32.303%)  route 13.702ns (67.697%))
  Logic Levels:           29  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.803    15.003    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.373    15.376 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16/O
                         net (fo=2, routed)           0.653    16.029    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.153 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6/O
                         net (fo=3, routed)           1.009    17.162    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I3_O)        0.124    17.286 r  design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4/O
                         net (fo=5, routed)           0.332    17.618    design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.742 r  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.640    18.382    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.506 f  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2/O
                         net (fo=30, routed)          0.766    19.272    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2_n_0
    SLICE_X63Y60         LUT6 (Prop_lut6_I2_O)        0.124    19.396 r  design_1_i/fadd_0/inst/sa/y[12]_INST_0/O
                         net (fo=1, routed)           0.000    19.396    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[12]
    SLICE_X63Y60         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.504     8.552    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X63Y60         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/C
                         clock pessimism              0.564     9.116    
                         clock uncertainty           -0.074     9.042    
    SLICE_X63Y60         FDRE (Setup_fdre_C_D)        0.032     9.074    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                         -19.396    
  -------------------------------------------------------------------
                         slack                                -10.322    

Slack (VIOLATED) :        -10.314ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.227ns  (logic 6.538ns (32.324%)  route 13.689ns (67.676%))
  Logic Levels:           29  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 8.548 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.803    15.003    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.373    15.376 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16/O
                         net (fo=2, routed)           0.653    16.029    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.153 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6/O
                         net (fo=3, routed)           1.009    17.162    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I3_O)        0.124    17.286 r  design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4/O
                         net (fo=5, routed)           0.332    17.618    design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.742 r  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.640    18.382    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.506 f  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2/O
                         net (fo=30, routed)          0.753    19.259    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2_n_0
    SLICE_X63Y65         LUT6 (Prop_lut6_I3_O)        0.124    19.383 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0/O
                         net (fo=1, routed)           0.000    19.383    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[22]
    SLICE_X63Y65         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.500     8.548    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]/C
                         clock pessimism              0.564     9.112    
                         clock uncertainty           -0.074     9.038    
    SLICE_X63Y65         FDRE (Setup_fdre_C_D)        0.031     9.069    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]
  -------------------------------------------------------------------
                         required time                          9.069    
                         arrival time                         -19.383    
  -------------------------------------------------------------------
                         slack                                -10.314    

Slack (VIOLATED) :        -10.289ns  (required time - arrival time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        20.201ns  (logic 6.538ns (32.365%)  route 13.663ns (67.635%))
  Logic Levels:           29  (CARRY4=11 LUT1=1 LUT2=1 LUT3=1 LUT4=4 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 8.549 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.844ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.623    -0.844    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y56         FDRE (Prop_fdre_C_Q)         0.478    -0.366 f  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][23]/Q
                         net (fo=11, routed)          0.965     0.599    design_1_i/fadd_0/inst/sa/x1[23]
    SLICE_X58Y55         LUT5 (Prop_lut5_I0_O)        0.298     0.897 r  design_1_i/fadd_0/inst/sa/sube_carry_i_11/O
                         net (fo=13, routed)          0.680     1.577    design_1_i/fadd_0/inst/sa/sube_carry_i_11_n_0
    SLICE_X57Y55         LUT2 (Prop_lut2_I1_O)        0.124     1.701 r  design_1_i/fadd_0/inst/sa/sube_carry_i_8/O
                         net (fo=1, routed)           0.000     1.701    design_1_i/fadd_0/inst/sa/sube_carry_i_8_n_0
    SLICE_X57Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.233 r  design_1_i/fadd_0/inst/sa/sube_carry/CO[3]
                         net (fo=1, routed)           0.000     2.233    design_1_i/fadd_0/inst/sa/sube_carry_n_0
    SLICE_X57Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.567 f  design_1_i/fadd_0/inst/sa/sube_carry__0/O[1]
                         net (fo=4, routed)           0.686     3.254    design_1_i/fadd_0/inst/sa/sube[5]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.303     3.557 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_58/O
                         net (fo=26, routed)          0.652     4.208    design_1_i/fadd_0/inst/sa/sum2_carry_i_58_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I3_O)        0.124     4.332 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_43/O
                         net (fo=3, routed)           0.998     5.330    design_1_i/fadd_0/inst/sa/sum2_carry_i_43_n_0
    SLICE_X56Y56         LUT5 (Prop_lut5_I0_O)        0.124     5.454 f  design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32/O
                         net (fo=2, routed)           0.601     6.055    design_1_i/fadd_0/inst/sa/sum2_carry__0_i_32_n_0
    SLICE_X54Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.179 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_32/O
                         net (fo=2, routed)           0.668     6.847    design_1_i/fadd_0/inst/sa/sum2_carry_i_32_n_0
    SLICE_X55Y58         LUT5 (Prop_lut5_I0_O)        0.124     6.971 f  design_1_i/fadd_0/inst/sa/sum2_carry_i_17/O
                         net (fo=1, routed)           0.297     7.268    design_1_i/fadd_0/inst/sa/sum2_carry_i_17_n_0
    SLICE_X57Y58         LUT1 (Prop_lut1_I0_O)        0.124     7.392 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113/O
                         net (fo=1, routed)           0.000     7.392    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_113_n_0
    SLICE_X57Y58         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.790 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000     7.790    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_91_n_0
    SLICE_X57Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.904 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42/CO[3]
                         net (fo=1, routed)           0.000     7.904    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_42_n_0
    SLICE_X57Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43/CO[3]
                         net (fo=1, routed)           0.000     8.018    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_43_n_0
    SLICE_X57Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.132    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_41_n_0
    SLICE_X57Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.246 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40/CO[3]
                         net (fo=1, routed)           0.000     8.246    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_40_n_0
    SLICE_X57Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.360 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19/CO[3]
                         net (fo=1, routed)           0.000     8.360    design_1_i/fadd_0/inst/sa/ze0__0_carry_i_19_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.673 r  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_9/O[3]
                         net (fo=90, routed)          0.949     9.623    design_1_i/fadd_0/inst/sa/O[2]
    SLICE_X57Y67         LUT3 (Prop_lut3_I1_O)        0.332     9.955 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_36/O
                         net (fo=3, routed)           0.971    10.925    design_1_i/fadd_0/inst/sa/y[0]_0
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.326    11.251 f  design_1_i/fadd_0/inst/sa/ze0__0_carry_i_12/O
                         net (fo=19, routed)          0.933    12.184    design_1_i/fadd_0/inst_n_36
    SLICE_X59Y65         LUT5 (Prop_lut5_I2_O)        0.124    12.308 f  design_1_i/fadd_0/y[30]_INST_0_i_27/O
                         net (fo=36, routed)          0.566    12.874    design_1_i/fadd_0/inst/sa/x2[22]_45
    SLICE_X59Y64         LUT4 (Prop_lut4_I0_O)        0.124    12.998 r  design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19/O
                         net (fo=2, routed)           0.533    13.531    design_1_i/fadd_0/inst/sa/y[30]_INST_0_i_19_n_0
    SLICE_X59Y62         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    13.929 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43/CO[3]
                         net (fo=1, routed)           0.000    13.929    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_43_n_0
    SLICE_X59Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.200 r  design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22/CO[0]
                         net (fo=40, routed)          0.803    15.003    design_1_i/fadd_0/inst/sa/y[22]_INST_0_i_22_n_3
    SLICE_X61Y66         LUT5 (Prop_lut5_I3_O)        0.373    15.376 f  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16/O
                         net (fo=2, routed)           0.653    16.029    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_16_n_0
    SLICE_X61Y65         LUT4 (Prop_lut4_I0_O)        0.124    16.153 r  design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6/O
                         net (fo=3, routed)           1.009    17.162    design_1_i/fadd_0/inst/sa/y[27]_INST_0_i_6_n_0
    SLICE_X63Y61         LUT5 (Prop_lut5_I3_O)        0.124    17.286 r  design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4/O
                         net (fo=5, routed)           0.332    17.618    design_1_i/fadd_0/inst/sa/y[26]_INST_0_i_4_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    17.742 r  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5/O
                         net (fo=1, routed)           0.640    18.382    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_5_n_0
    SLICE_X63Y63         LUT6 (Prop_lut6_I0_O)        0.124    18.506 f  design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2/O
                         net (fo=30, routed)          0.727    19.233    design_1_i/fadd_0/inst/sa/y[29]_INST_0_i_2_n_0
    SLICE_X65Y63         LUT6 (Prop_lut6_I2_O)        0.124    19.357 r  design_1_i/fadd_0/inst/sa/y[1]_INST_0/O
                         net (fo=1, routed)           0.000    19.357    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/d[1]
    SLICE_X65Y63         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         1.501     8.549    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y63         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/C
                         clock pessimism              0.564     9.113    
                         clock uncertainty           -0.074     9.039    
    SLICE_X65Y63         FDRE (Setup_fdre_C_D)        0.029     9.068    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.068    
                         arrival time                         -19.357    
  -------------------------------------------------------------------
                         slack                                -10.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.591    -0.556    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X62Y54         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                         net (fo=1, routed)           0.119    -0.297    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    SLICE_X60Y54         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.860    -0.795    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y54         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/CLK
                         clock pessimism              0.274    -0.521    
    SLICE_X60Y54         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.338    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.583    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X57Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/Q
                         net (fo=1, routed)           0.110    -0.332    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][31]
    SLICE_X56Y55         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.822    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y55         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/CLK
                         clock pessimism              0.255    -0.567    
    SLICE_X56Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.384    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.592    -0.555    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y50         FDRE                                         r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.358    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][0]
    SLICE_X64Y50         SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.792    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y50         SRL16E                                       r  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14/CLK
                         clock pessimism              0.250    -0.542    
    SLICE_X64Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.425    design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][0]_srl14
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.016%)  route 0.159ns (52.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.588    -0.559    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y62         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/Q
                         net (fo=1, routed)           0.159    -0.259    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][15]
    SLICE_X60Y62         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.856    -0.799    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y62         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14/CLK
                         clock pessimism              0.274    -0.525    
    SLICE_X60Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.342    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][15]_srl14
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.577%)  route 0.175ns (55.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.587    -0.560    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X63Y65         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/Q
                         net (fo=1, routed)           0.175    -0.244    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][7]
    SLICE_X60Y64         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.855    -0.800    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X60Y64         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14/CLK
                         clock pessimism              0.274    -0.526    
    SLICE_X60Y64         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.343    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][7]_srl14
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][30]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.589    -0.558    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X63Y61         FDRE                                         r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/Q
                         net (fo=1, routed)           0.101    -0.316    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][30]
    SLICE_X64Y61         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][30]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.860    -0.795    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y61         SRL16E                                       r  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][30]_srl14/CLK
                         clock pessimism              0.253    -0.542    
    SLICE_X64Y61         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.433    design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][30]_srl14
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][9]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.592    -0.555    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y52         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][9]/Q
                         net (fo=1, routed)           0.059    -0.368    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][9]
    SLICE_X64Y52         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][9]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.792    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y52         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][9]_srl14/CLK
                         clock pessimism              0.250    -0.542    
    SLICE_X64Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056    -0.486    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][9]_srl14
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.592    -0.555    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y52         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/Q
                         net (fo=1, routed)           0.059    -0.368    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][14]
    SLICE_X64Y52         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.792    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y52         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14/CLK
                         clock pessimism              0.250    -0.542    
    SLICE_X64Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.487    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][14]_srl14
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.564    -0.583    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X57Y56         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/Q
                         net (fo=1, routed)           0.110    -0.332    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][29]
    SLICE_X56Y55         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.832    -0.822    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X56Y55         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/CLK
                         clock pessimism              0.255    -0.567    
    SLICE_X56Y55         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.452    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.592    -0.555    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X65Y52         FDRE                                         r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y52         FDRE (Prop_fdre_C_Q)         0.128    -0.427 r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/Q
                         net (fo=1, routed)           0.059    -0.368    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg_n_0_[0][8]
    SLICE_X64Y52         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=195, routed)         0.863    -0.792    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/clk
    SLICE_X64Y52         SRL16E                                       r  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14/CLK
                         clock pessimism              0.250    -0.542    
    SLICE_X64Y52         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049    -0.493    design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][8]_srl14
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.368    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y54     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y52     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y56     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][25]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][26]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][28]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][30]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y61     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y61     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][28]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X64Y61     design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][25]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][26]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][27]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][28]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][29]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y54     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y54     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][2]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][30]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y55     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][31]_srl14/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y54     design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[14][3]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



