{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643996811346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643996811346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb  4 18:46:51 2022 " "Processing started: Fri Feb  4 18:46:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643996811346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996811346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996811346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643996811505 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643996811505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_forwarding_unit-str " "Found design unit 1: branch_forwarding_unit-str" {  } { { "../hdl/src/branch_forwarding_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818939 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_forwarding_unit " "Found entity 1: branch_forwarding_unit" {  } { { "../hdl/src/branch_forwarding_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/branch_forwarding_unit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 wb_stage-str " "Found design unit 1: wb_stage-str" {  } { { "../hdl/src/wb_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818940 ""} { "Info" "ISGN_ENTITY_NAME" "1 wb_stage " "Found entity 1: wb_stage" {  } { { "../hdl/src/wb_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/wb_stage.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unary_AND-str " "Found design unit 1: unary_AND-str" {  } { { "../hdl/src/unary_AND.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818940 ""} { "Info" "ISGN_ENTITY_NAME" "1 unary_AND " "Found entity 1: unary_AND" {  } { { "../hdl/src/unary_AND.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/unary_AND.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV32I_control-str " "Found design unit 1: RV32I_control-str" {  } { { "../hdl/src/RV32I_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818941 ""} { "Info" "ISGN_ENTITY_NAME" "1 RV32I_control " "Found entity 1: RV32I_control" {  } { { "../hdl/src/RV32I_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RV32I-str " "Found design unit 1: RV32I-str" {  } { { "../hdl/src/RV32I.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818941 ""} { "Info" "ISGN_ENTITY_NAME" "1 RV32I " "Found entity 1: RV32I" {  } { { "../hdl/src/RV32I.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818941 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../hdl/src/reg_regfile.vhd " "Can't analyze file -- file ../hdl/src/reg_regfile.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1643996818942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-arch " "Found design unit 1: reg_file-arch" {  } { { "../hdl/src/reg_file.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818943 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "../hdl/src/reg_file.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "../hdl/src/reg.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818943 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "../hdl/src/reg.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-rtl " "Found design unit 1: ram-rtl" {  } { { "../hdl/src/ram.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818944 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../hdl/src/ram.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/ram.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/param_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/param_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 param_pkg " "Found design unit 1: param_pkg" {  } { { "../hdl/src/param_pkg.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/param_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to1-arch " "Found design unit 1: mux_32to1-arch" {  } { { "../hdl/src/mux_32to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818945 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "../hdl/src/mux_32to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_32to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-str " "Found design unit 1: mux_4to1-str" {  } { { "../hdl/src/mux_4to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818945 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "../hdl/src/mux_4to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_4to1.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_stall-str " "Found design unit 1: mux_2to1_stall-str" {  } { { "../hdl/src/mux_2to1_stall.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_stall " "Found entity 1: mux_2to1_stall" {  } { { "../hdl/src/mux_2to1_stall.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_stall.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_bit-str " "Found design unit 1: mux_2to1_bit-str" {  } { { "../hdl/src/mux_2to1_bit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818946 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_bit " "Found entity 1: mux_2to1_bit" {  } { { "../hdl/src/mux_2to1_bit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1_bit.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-arch " "Found design unit 1: mux_2to1-arch" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818947 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_stage_control-str " "Found design unit 1: mem_stage_control-str" {  } { { "../hdl/src/mem_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818947 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_stage_control " "Found entity 1: mem_stage_control" {  } { { "../hdl/src/mem_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage_control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_stage-str " "Found design unit 1: mem_stage-str" {  } { { "../hdl/src/mem_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_stage " "Found entity 1: mem_stage" {  } { { "../hdl/src/mem_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mem_stage.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate_generator-str " "Found design unit 1: immediate_generator-str" {  } { { "../hdl/src/immediate_generator.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818948 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "../hdl/src/immediate_generator.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/immediate_generator.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hazard_unit-str " "Found design unit 1: hazard_unit-str" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818949 ""} { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-str " "Found design unit 1: forwarding_unit-str" {  } { { "../hdl/src/forwarding_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818950 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../hdl/src/forwarding_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/forwarding_unit.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_stage-str " "Found design unit 1: fetch_stage-str" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818950 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage " "Found entity 1: fetch_stage" {  } { { "../hdl/src/fetch_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_stage_control-str " "Found design unit 1: execute_stage_control-str" {  } { { "../hdl/src/execute_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818951 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_stage_control " "Found entity 1: execute_stage_control" {  } { { "../hdl/src/execute_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_stage-str " "Found design unit 1: execute_stage-str" {  } { { "../hdl/src/execute_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818952 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_stage " "Found entity 1: execute_stage" {  } { { "../hdl/src/execute_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equality_checker-str " "Found design unit 1: equality_checker-str" {  } { { "../hdl/src/equality_checker.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818952 ""} { "Info" "ISGN_ENTITY_NAME" "1 equality_checker " "Found entity 1: equality_checker" {  } { { "../hdl/src/equality_checker.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_stage_control-str " "Found design unit 1: decode_stage_control-str" {  } { { "../hdl/src/decode_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818953 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_stage_control " "Found entity 1: decode_stage_control" {  } { { "../hdl/src/decode_stage_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_stage-str " "Found design unit 1: decode_stage-str" {  } { { "../hdl/src/decode_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818953 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "../hdl/src/decode_stage.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_5to32-arch " "Found design unit 1: dec_5to32-arch" {  } { { "../hdl/src/dec_5to32.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818954 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_5to32 " "Found entity 1: dec_5to32" {  } { { "../hdl/src/dec_5to32.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/dec_5to32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-str " "Found design unit 1: control-str" {  } { { "../hdl/src/control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818955 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../hdl/src/control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/control.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 barrel_shifter-str " "Found design unit 1: barrel_shifter-str" {  } { { "../hdl/src/barrel_shifter.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818955 ""} { "Info" "ISGN_ENTITY_NAME" "1 barrel_shifter " "Found entity 1: barrel_shifter" {  } { { "../hdl/src/barrel_shifter.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_control-str " "Found design unit 1: alu_control-str" {  } { { "../hdl/src/alu_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818956 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "../hdl/src/alu_control.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu_control.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-str " "Found design unit 1: alu-str" {  } { { "../hdl/src/alu.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818956 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../hdl/src/alu.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub-str " "Found design unit 1: add_sub-str" {  } { { "../hdl/src/add_sub.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818957 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_sub " "Found entity 1: add_sub" {  } { { "../hdl/src/add_sub.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/add_sub.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 absolute_value-str " "Found design unit 1: absolute_value-str" {  } { { "../hdl/src/absolute_value.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818957 ""} { "Info" "ISGN_ENTITY_NAME" "1 absolute_value " "Found entity 1: absolute_value" {  } { { "../hdl/src/absolute_value.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/absolute_value.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996818957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996818957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RV32I " "Elaborating entity \"RV32I\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643996819008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stage fetch_stage:fetch_stage_1 " "Elaborating entity \"fetch_stage\" for hierarchy \"fetch_stage:fetch_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "fetch_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg fetch_stage:fetch_stage_1\|reg:PC " "Elaborating entity \"reg\" for hierarchy \"fetch_stage:fetch_stage_1\|reg:PC\"" {  } { { "../hdl/src/fetch_stage.vhd" "PC" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1 fetch_stage:fetch_stage_1\|mux_2to1:pcinputmux " "Elaborating entity \"mux_2to1\" for hierarchy \"fetch_stage:fetch_stage_1\|mux_2to1:pcinputmux\"" {  } { { "../hdl/src/fetch_stage.vhd" "pcinputmux" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/fetch_stage.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819035 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[0\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[0\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819035 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[1\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[1\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819035 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[2\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[2\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819035 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[3\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[3\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[4\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[4\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[5\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[5\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[6\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[6\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[7\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[7\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[8\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[8\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[9\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[9\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[10\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[10\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[11\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[11\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[12\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[12\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[13\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[13\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[14\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[14\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[15\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[15\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[16\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[16\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[17\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[17\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[18\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[18\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[19\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[19\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[20\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[20\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[21\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[21\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[22\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[22\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[23\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[23\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[24\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[24\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[25\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[25\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[26\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[26\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[27\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[27\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[28\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[28\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[29\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[29\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[30\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[30\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_mux\[31\] mux_2to1.vhd(16) " "Inferred latch for \"out_mux\[31\]\" at mux_2to1.vhd(16)" {  } { { "../hdl/src/mux_2to1.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/mux_2to1.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996819036 "|RV32I|fetch_stage:fetch_stage_1|mux_2to1:pcinputmux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage decode_stage:decode_stage_1 " "Elaborating entity \"decode_stage\" for hierarchy \"decode_stage:decode_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "decode_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file decode_stage:decode_stage_1\|reg_file:register_file " "Elaborating entity \"reg_file\" for hierarchy \"decode_stage:decode_stage_1\|reg_file:register_file\"" {  } { { "../hdl/src/decode_stage.vhd" "register_file" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_5to32 decode_stage:decode_stage_1\|reg_file:register_file\|dec_5to32:dec " "Elaborating entity \"dec_5to32\" for hierarchy \"decode_stage:decode_stage_1\|reg_file:register_file\|dec_5to32:dec\"" {  } { { "../hdl/src/reg_file.vhd" "dec" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32to1 decode_stage:decode_stage_1\|reg_file:register_file\|mux_32to1:mux1 " "Elaborating entity \"mux_32to1\" for hierarchy \"decode_stage:decode_stage_1\|reg_file:register_file\|mux_32to1:mux1\"" {  } { { "../hdl/src/reg_file.vhd" "mux1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/reg_file.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator decode_stage:decode_stage_1\|immediate_generator:immediate_generator_1 " "Elaborating entity \"immediate_generator\" for hierarchy \"decode_stage:decode_stage_1\|immediate_generator:immediate_generator_1\"" {  } { { "../hdl/src/decode_stage.vhd" "immediate_generator_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4to1 decode_stage:decode_stage_1\|mux_4to1:mux_4to1_Rs1_forwarding " "Elaborating entity \"mux_4to1\" for hierarchy \"decode_stage:decode_stage_1\|mux_4to1:mux_4to1_Rs1_forwarding\"" {  } { { "../hdl/src/decode_stage.vhd" "mux_4to1_Rs1_forwarding" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "equality_checker decode_stage:decode_stage_1\|equality_checker:equality_checker_1 " "Elaborating entity \"equality_checker\" for hierarchy \"decode_stage:decode_stage_1\|equality_checker:equality_checker_1\"" {  } { { "../hdl/src/decode_stage.vhd" "equality_checker_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unary_AND decode_stage:decode_stage_1\|equality_checker:equality_checker_1\|unary_AND:unary_AND_1 " "Elaborating entity \"unary_AND\" for hierarchy \"decode_stage:decode_stage_1\|equality_checker:equality_checker_1\|unary_AND:unary_AND_1\"" {  } { { "../hdl/src/equality_checker.vhd" "unary_AND_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/equality_checker.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage execute_stage:execute_stage_1 " "Elaborating entity \"execute_stage\" for hierarchy \"execute_stage:execute_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "execute_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute_stage:execute_stage_1\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"execute_stage:execute_stage_1\|alu:alu_inst\"" {  } { { "../hdl/src/execute_stage.vhd" "alu_inst" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1 " "Elaborating entity \"add_sub\" for hierarchy \"execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\"" {  } { { "../hdl/src/alu.vhd" "add_sub_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel_shifter execute_stage:execute_stage_1\|alu:alu_inst\|barrel_shifter:barrel_shifter_1 " "Elaborating entity \"barrel_shifter\" for hierarchy \"execute_stage:execute_stage_1\|alu:alu_inst\|barrel_shifter:barrel_shifter_1\"" {  } { { "../hdl/src/alu.vhd" "barrel_shifter_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/alu.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_bit execute_stage:execute_stage_1\|alu:alu_inst\|barrel_shifter:barrel_shifter_1\|mux_2to1_bit:\\gen_stage0:30:mux_i " "Elaborating entity \"mux_2to1_bit\" for hierarchy \"execute_stage:execute_stage_1\|alu:alu_inst\|barrel_shifter:barrel_shifter_1\|mux_2to1_bit:\\gen_stage0:30:mux_i\"" {  } { { "../hdl/src/barrel_shifter.vhd" "\\gen_stage0:30:mux_i" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/barrel_shifter.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "absolute_value execute_stage:execute_stage_1\|absolute_value:absolute_value_1 " "Elaborating entity \"absolute_value\" for hierarchy \"execute_stage:execute_stage_1\|absolute_value:absolute_value_1\"" {  } { { "../hdl/src/execute_stage.vhd" "absolute_value_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage mem_stage:mem_stage_1 " "Elaborating entity \"mem_stage\" for hierarchy \"mem_stage:mem_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "mem_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_stage wb_stage:wb_stage_1 " "Elaborating entity \"wb_stage\" for hierarchy \"wb_stage:wb_stage_1\"" {  } { { "../hdl/src/RV32I.vhd" "wb_stage_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RV32I_control RV32I_control:RV32I_control_1 " "Elaborating entity \"RV32I_control\" for hierarchy \"RV32I_control:RV32I_control_1\"" {  } { { "../hdl/src/RV32I.vhd" "RV32I_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage_control RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1 " "Elaborating entity \"decode_stage_control\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\"" {  } { { "../hdl/src/RV32I_control.vhd" "decode_stage_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|control:control_1 " "Elaborating entity \"control\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|control:control_1\"" {  } { { "../hdl/src/decode_stage_control.vhd" "control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1 " "Elaborating entity \"hazard_unit\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|hazard_unit:hazard_unit_1\"" {  } { { "../hdl/src/decode_stage_control.vhd" "hazard_unit_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819150 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_fetch hazard_unit.vhd(63) " "VHDL Process Statement warning at hazard_unit.vhd(63): signal \"opcode_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819150 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_decode hazard_unit.vhd(63) " "VHDL Process Statement warning at hazard_unit.vhd(63): signal \"opcode_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819151 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemWrite_decode hazard_unit.vhd(65) " "VHDL Process Statement warning at hazard_unit.vhd(65): signal \"MemWrite_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819151 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rd_decode hazard_unit.vhd(65) " "VHDL Process Statement warning at hazard_unit.vhd(65): signal \"Rd_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819151 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs1_fetch hazard_unit.vhd(65) " "VHDL Process Statement warning at hazard_unit.vhd(65): signal \"Rs1_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819151 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Rs2_fetch hazard_unit.vhd(65) " "VHDL Process Statement warning at hazard_unit.vhd(65): signal \"Rs2_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819151 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_fetch hazard_unit.vhd(74) " "VHDL Process Statement warning at hazard_unit.vhd(74): signal \"opcode_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819151 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_decode hazard_unit.vhd(74) " "VHDL Process Statement warning at hazard_unit.vhd(74): signal \"opcode_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819151 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StallJmpDel1 hazard_unit.vhd(104) " "VHDL Process Statement warning at hazard_unit.vhd(104): signal \"StallJmpDel1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819151 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StallJmpDel2 hazard_unit.vhd(104) " "VHDL Process Statement warning at hazard_unit.vhd(104): signal \"StallJmpDel2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819152 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_fetch hazard_unit.vhd(105) " "VHDL Process Statement warning at hazard_unit.vhd(105): signal \"opcode_fetch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819152 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode_decode hazard_unit.vhd(105) " "VHDL Process Statement warning at hazard_unit.vhd(105): signal \"opcode_decode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../hdl/src/hazard_unit.vhd" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/hazard_unit.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1643996819152 "|RV32I|RV32I_control:RV32I_control_1|decode_stage_control:decode_stage_control_1|hazard_unit:hazard_unit_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_stall RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|mux_2to1_stall:mux_2to1_stall_1 " "Elaborating entity \"mux_2to1_stall\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|mux_2to1_stall:mux_2to1_stall_1\"" {  } { { "../hdl/src/decode_stage_control.vhd" "mux_2to1_stall_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_forwarding_unit RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|branch_forwarding_unit:branch_forwarding_unit_1 " "Elaborating entity \"branch_forwarding_unit\" for hierarchy \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|branch_forwarding_unit:branch_forwarding_unit_1\"" {  } { { "../hdl/src/decode_stage_control.vhd" "branch_forwarding_unit_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/decode_stage_control.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage_control RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1 " "Elaborating entity \"execute_stage_control\" for hierarchy \"RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\"" {  } { { "../hdl/src/RV32I_control.vhd" "execute_stage_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\|alu_control:alu_control_1 " "Elaborating entity \"alu_control\" for hierarchy \"RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\|alu_control:alu_control_1\"" {  } { { "../hdl/src/execute_stage_control.vhd" "alu_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\|forwarding_unit:forwarding_unit_1 " "Elaborating entity \"forwarding_unit\" for hierarchy \"RV32I_control:RV32I_control_1\|execute_stage_control:execute_stage_control_1\|forwarding_unit:forwarding_unit_1\"" {  } { { "../hdl/src/execute_stage_control.vhd" "forwarding_unit_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/execute_stage_control.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_stage_control RV32I_control:RV32I_control_1\|mem_stage_control:mem_stage_control_1 " "Elaborating entity \"mem_stage_control\" for hierarchy \"RV32I_control:RV32I_control_1\|mem_stage_control:mem_stage_control_1\"" {  } { { "../hdl/src/RV32I_control.vhd" "mem_stage_control_1" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/hdl/src/RV32I_control.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996819165 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|MemToReg_execute_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|MemToReg_execute_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643996820819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643996820819 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 31 " "Parameter WIDTH set to 31" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643996820819 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643996820819 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643996820819 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|Add0 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|Add0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "Add0" { Text "/home/stefano/intelFPGA/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1256 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643996820820 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643996820820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|altshift_taps:MemToReg_execute_rtl_0 " "Elaborated megafunction instantiation \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|altshift_taps:MemToReg_execute_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996820927 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|altshift_taps:MemToReg_execute_rtl_0 " "Instantiated megafunction \"RV32I_control:RV32I_control_1\|decode_stage_control:decode_stage_control_1\|altshift_taps:MemToReg_execute_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996820927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996820927 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 31 " "Parameter \"WIDTH\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996820927 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643996820927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_4km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_4km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_4km " "Found entity 1: shift_taps_4km" {  } { { "db/shift_taps_4km.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/shift_taps_4km.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996820963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996820963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k861 " "Found entity 1: altsyncram_k861" {  } { { "db/altsyncram_k861.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/altsyncram_k861.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996821002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996821002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r3e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r3e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r3e " "Found entity 1: add_sub_r3e" {  } { { "db/add_sub_r3e.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/add_sub_r3e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996821035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996821035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vof " "Found entity 1: cntr_vof" {  } { { "db/cntr_vof.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cntr_vof.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996821070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996821070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hgc " "Found entity 1: cmpr_hgc" {  } { { "db/cmpr_hgc.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cmpr_hgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996821103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996821103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i8h " "Found entity 1: cntr_i8h" {  } { { "db/cntr_i8h.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/cntr_i8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996821135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996821135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|lpm_add_sub:Add0 " "Elaborated megafunction instantiation \"execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|lpm_add_sub:Add0\"" {  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/stefano/intelFPGA/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1256 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996821146 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|lpm_add_sub:Add0 " "Instantiated megafunction \"execute_stage:execute_stage_1\|alu:alu_inst\|add_sub:add_sub_1\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996821146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996821146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996821146 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643996821146 ""}  } { { "ieee/1993/numeric_std_vhdl1993.vhd" "" { Text "/home/stefano/intelFPGA/20.1/quartus/libraries/vhdl/ieee/1993/numeric_std_vhdl1993.vhd" 1256 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643996821146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ivi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ivi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ivi " "Found entity 1: add_sub_ivi" {  } { { "db/add_sub_ivi.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/add_sub_ivi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643996821181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996821181 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_4km.tdf" "" { Text "/home/stefano/Desktop/isa_lab3/riscv_opt/quartus/db/shift_taps_4km.tdf" 42 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1643996821607 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1643996821607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643996822698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643996826896 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643996826896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3810 " "Implemented 3810 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "82 " "Implemented 82 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643996827130 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643996827130 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3631 " "Implemented 3631 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643996827130 ""} { "Info" "ICUT_CUT_TM_RAMS" "31 " "Implemented 31 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643996827130 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643996827130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "467 " "Peak virtual memory: 467 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643996827145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb  4 18:47:07 2022 " "Processing ended: Fri Feb  4 18:47:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643996827145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643996827145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643996827145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643996827145 ""}
