Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Tue May  1 15:39:13 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-373507704.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.525        0.000                      0                12214        0.037        0.000                      0                12210        0.264        0.000                       0                  3835  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           2.334        0.000                      0                   13        0.221        0.000                      0                   13        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                   31.758        0.000                      0                  443        0.066        0.000                      0                  443       18.750        0.000                       0                   154  
eth_tx_clk                   29.507        0.000                      0                  223        0.122        0.000                      0                  223       19.500        0.000                       0                   103  
sys_clk                       0.525        0.000                      0                11531        0.037        0.000                      0                11531        3.750        0.000                       0                  3480  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
                   netsoc_pll_clk200        3.671        0.000                      0                    1                                                                        
                   eth_rx_clk               2.464        0.000                      0                    1                                                                        
                   eth_tx_clk               2.464        0.000                      0                    1                                                                        
                   sys_clk                  2.394        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_6/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        2.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.419ns (22.489%)  route 1.444ns (77.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.444     8.080    clk200_rst
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.699    10.414    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.414    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.419ns (22.489%)  route 1.444ns (77.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.444     8.080    clk200_rst
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.699    10.414    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.414    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.419ns (22.489%)  route 1.444ns (77.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.444     8.080    clk200_rst
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.699    10.414    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.414    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.334ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.419ns (22.489%)  route 1.444ns (77.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.444     8.080    clk200_rst
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X64Y24         FDSE (Setup_fdse_C_S)       -0.699    10.414    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.414    
                         arrival time                          -8.080    
  -------------------------------------------------------------------
                         slack                                  2.334    

Slack (MET) :             2.809ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.116ns  (logic 0.718ns (33.929%)  route 1.398ns (66.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.217ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.635     6.217    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.419     6.636 r  FDPE_3/Q
                         net (fo=5, routed)           1.398     8.034    clk200_rst
    SLICE_X65Y24         LUT6 (Prop_lut6_I5_O)        0.299     8.333 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.333    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X65Y24         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.311    11.166    
                         clock uncertainty           -0.053    11.113    
    SLICE_X65Y24         FDRE (Setup_fdre_C_D)        0.029    11.142    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                          -8.333    
  -------------------------------------------------------------------
                         slack                                  2.809    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.602    netsoc_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.726 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.915    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.602    netsoc_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.726 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.915    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.602    netsoc_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.726 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.915    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.518     6.720 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.602    netsoc_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.726 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.915    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.980    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.980    
                         arrival time                          -7.915    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.139ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.773ns (40.923%)  route 1.116ns (59.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.855ns = ( 10.855 - 5.000 ) 
    Source Clock Delay      (SCD):    6.202ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.620     6.202    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.478     6.680 r  netsoc_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.116     7.796    netsoc_reset_counter[1]
    SLICE_X64Y24         LUT3 (Prop_lut3_I0_O)        0.295     8.091 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     8.091    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.505    10.855    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.202    
                         clock uncertainty           -0.053    11.149    
    SLICE_X64Y24         FDSE (Setup_fdse_C_D)        0.081    11.230    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.230    
                         arrival time                          -8.091    
  -------------------------------------------------------------------
                         slack                                  3.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.116     2.138    netsoc_reset_counter[0]
    SLICE_X65Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.183 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.183    netsoc_ic_reset_i_1_n_0
    SLICE_X65Y24         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X65Y24         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.535     1.870    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.091     1.961    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.961    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.195    netsoc_reset_counter[2]
    SLICE_X64Y24         LUT4 (Prop_lut4_I0_O)        0.048     2.243 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.243    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.195    netsoc_reset_counter[2]
    SLICE_X64Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.240 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.240    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.121     1.978    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    netsoc_reset_counter[0]
    SLICE_X64Y24         LUT2 (Prop_lut2_I0_O)        0.043     2.262 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.262    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.131     1.988    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.421%)  route 0.197ns (48.579%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.164     2.021 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.197     2.219    netsoc_reset_counter[0]
    SLICE_X64Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.264 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.264    netsoc_reset_counter0[0]
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_D)         0.120     1.977    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    netsoc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    netsoc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    netsoc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.247ns (58.156%)  route 0.178ns (41.844%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.857ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.584     1.857    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y24         FDSE (Prop_fdse_C_Q)         0.148     2.005 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.122     2.127    netsoc_reset_counter[3]
    SLICE_X64Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.226 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.282    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.548     1.857    
    SLICE_X64Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.841    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.846ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.826ns  (logic 0.128ns (15.493%)  route 0.698ns (84.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.405ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     1.866    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE (Prop_fdpe_C_Q)         0.128     1.994 r  FDPE_3/Q
                         net (fo=5, routed)           0.698     2.693    clk200_rst
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.852     2.405    clk200_clk
    SLICE_X64Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.514     1.891    
    SLICE_X64Y24         FDSE (Hold_fdse_C_S)        -0.045     1.846    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.846    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y36     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X65Y36     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X65Y24     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X64Y24     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_3/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X64Y24     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X65Y36     FDPE_3/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X65Y24     netsoc_ic_reset_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.758ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        8.054ns  (logic 1.306ns (16.215%)  route 6.748ns (83.785%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X31Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDSE (Prop_fdse_C_Q)         0.456     2.018 r  ethmac_crc32_checker_crc_reg_reg[26]/Q
                         net (fo=5, routed)           0.963     2.982    p_8_in45_in
    SLICE_X32Y12         LUT2 (Prop_lut2_I1_O)        0.152     3.134 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=13, routed)          1.622     4.756    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.082 r  ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           1.205     6.286    ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.410 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.433     6.844    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.968 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.808     7.776    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.900 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.717     9.617    ethmac_crc32_checker_source_source_payload_error
    SLICE_X48Y17         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.446    41.446    eth_rx_clk
    SLICE_X48Y17         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)       -0.043    41.375    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.375    
                         arrival time                          -9.617    
  -------------------------------------------------------------------
                         slack                                 31.758    

Slack (MET) :             31.902ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.912ns  (logic 1.306ns (16.506%)  route 6.606ns (83.494%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X31Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDSE (Prop_fdse_C_Q)         0.456     2.018 r  ethmac_crc32_checker_crc_reg_reg[26]/Q
                         net (fo=5, routed)           0.963     2.982    p_8_in45_in
    SLICE_X32Y12         LUT2 (Prop_lut2_I1_O)        0.152     3.134 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=13, routed)          1.622     4.756    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.082 r  ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           1.205     6.286    ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.410 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.433     6.844    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.968 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.808     7.776    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.900 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.575     9.475    ethmac_crc32_checker_source_source_payload_error
    SLICE_X48Y15         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X48Y15         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.455    
                         clock uncertainty           -0.035    41.420    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)       -0.043    41.377    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.377    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 31.902    

Slack (MET) :             32.209ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.590ns  (logic 1.306ns (17.207%)  route 6.284ns (82.793%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X31Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDSE (Prop_fdse_C_Q)         0.456     2.018 r  ethmac_crc32_checker_crc_reg_reg[26]/Q
                         net (fo=5, routed)           0.963     2.982    p_8_in45_in
    SLICE_X32Y12         LUT2 (Prop_lut2_I1_O)        0.152     3.134 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=13, routed)          1.622     4.756    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.082 r  ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           1.205     6.286    ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.410 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.433     6.844    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.968 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.808     7.776    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.900 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.253     9.153    ethmac_crc32_checker_source_source_payload_error
    SLICE_X48Y16         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.447    41.447    eth_rx_clk
    SLICE_X48Y16         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.454    
                         clock uncertainty           -0.035    41.419    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)       -0.058    41.361    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.361    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                 32.209    

Slack (MET) :             32.349ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.446ns  (logic 1.306ns (17.539%)  route 6.140ns (82.461%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 41.448 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X31Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDSE (Prop_fdse_C_Q)         0.456     2.018 r  ethmac_crc32_checker_crc_reg_reg[26]/Q
                         net (fo=5, routed)           0.963     2.982    p_8_in45_in
    SLICE_X32Y12         LUT2 (Prop_lut2_I1_O)        0.152     3.134 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=13, routed)          1.622     4.756    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.082 r  ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           1.205     6.286    ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.410 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.433     6.844    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.968 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.808     7.776    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.900 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.109     9.009    ethmac_crc32_checker_source_source_payload_error
    SLICE_X49Y15         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.448    41.448    eth_rx_clk
    SLICE_X49Y15         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.455    
                         clock uncertainty           -0.035    41.420    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)       -0.062    41.358    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.358    
                         arrival time                          -9.009    
  -------------------------------------------------------------------
                         slack                                 32.349    

Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.076ns (15.185%)  route 6.010ns (84.815%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X45Y15         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.115     3.133    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.799     4.056    storage_12_reg_i_9_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.180 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.122     5.302    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.426 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.521     5.947    p_264_in
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.172     7.243    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.367 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.282     8.649    ethmac_crc32_checker_crc_ce
    SLICE_X31Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[12]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X31Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.211    ethmac_crc32_checker_crc_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.076ns (15.185%)  route 6.010ns (84.815%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X45Y15         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.115     3.133    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.799     4.056    storage_12_reg_i_9_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.180 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.122     5.302    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.426 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.521     5.947    p_264_in
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.172     7.243    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.367 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.282     8.649    ethmac_crc32_checker_crc_ce
    SLICE_X31Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[17]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X31Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.211    ethmac_crc32_checker_crc_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.076ns (15.185%)  route 6.010ns (84.815%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X45Y15         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.115     3.133    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.799     4.056    storage_12_reg_i_9_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.180 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.122     5.302    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.426 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.521     5.947    p_264_in
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.172     7.243    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.367 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.282     8.649    ethmac_crc32_checker_crc_ce
    SLICE_X31Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[18]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X31Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.211    ethmac_crc32_checker_crc_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.562ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.086ns  (logic 1.076ns (15.185%)  route 6.010ns (84.815%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X45Y15         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.115     3.133    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.799     4.056    storage_12_reg_i_9_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.180 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.122     5.302    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.426 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.521     5.947    p_264_in
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.172     7.243    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.367 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.282     8.649    ethmac_crc32_checker_crc_ce
    SLICE_X31Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X31Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[5]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X31Y12         FDSE (Setup_fdse_C_CE)      -0.205    41.211    ethmac_crc32_checker_crc_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.211    
                         arrival time                          -8.649    
  -------------------------------------------------------------------
                         slack                                 32.562    

Slack (MET) :             32.633ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.248ns  (logic 1.430ns (19.729%)  route 5.818ns (80.271%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 41.441 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X31Y13         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDSE (Prop_fdse_C_Q)         0.456     2.018 r  ethmac_crc32_checker_crc_reg_reg[26]/Q
                         net (fo=5, routed)           0.963     2.982    p_8_in45_in
    SLICE_X32Y12         LUT2 (Prop_lut2_I1_O)        0.152     3.134 r  ethmac_crc32_checker_crc_reg[28]_i_2/O
                         net (fo=13, routed)          1.622     4.756    ethmac_crc32_checker_crc_reg[28]_i_2_n_0
    SLICE_X30Y11         LUT6 (Prop_lut6_I0_O)        0.326     5.082 r  ethmac_crc32_checker_crc_reg[28]_i_1/O
                         net (fo=2, routed)           1.205     6.286    ethmac_crc32_checker_crc_next_reg[28]
    SLICE_X31Y11         LUT6 (Prop_lut6_I2_O)        0.124     6.410 r  ethmac_rx_converter_converter_source_payload_data[39]_i_10/O
                         net (fo=1, routed)           0.433     6.844    ethmac_rx_converter_converter_source_payload_data[39]_i_10_n_0
    SLICE_X31Y11         LUT6 (Prop_lut6_I5_O)        0.124     6.968 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.808     7.776    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X31Y12         LUT6 (Prop_lut6_I1_O)        0.124     7.900 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.787     8.687    ethmac_crc32_checker_source_source_payload_error
    SLICE_X36Y16         LUT5 (Prop_lut5_I4_O)        0.124     8.811 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.811    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X36Y16         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.441    41.441    eth_rx_clk
    SLICE_X36Y16         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.007    41.448    
                         clock uncertainty           -0.035    41.413    
    SLICE_X36Y16         FDRE (Setup_fdre_C_D)        0.031    41.444    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.444    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                 32.633    

Slack (MET) :             32.788ns  (required time - arrival time)
  Source:                 ethmac_rx_cdc_graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_checker_crc_reg_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.897ns  (logic 1.076ns (15.601%)  route 5.821ns (84.399%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 41.444 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.562     1.562    eth_rx_clk
    SLICE_X45Y15         FDRE                                         r  ethmac_rx_cdc_graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  ethmac_rx_cdc_graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           1.115     3.133    ethmac_rx_cdc_graycounter0_q[3]
    SLICE_X38Y13         LUT6 (Prop_lut6_I1_O)        0.124     3.257 r  storage_12_reg_i_9/O
                         net (fo=1, routed)           0.799     4.056    storage_12_reg_i_9_n_0
    SLICE_X40Y13         LUT6 (Prop_lut6_I5_O)        0.124     4.180 r  storage_12_reg_i_1/O
                         net (fo=4, routed)           1.122     5.302    ethmac_rx_cdc_asyncfifo_writable
    SLICE_X37Y16         LUT6 (Prop_lut6_I5_O)        0.124     5.426 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.521     5.947    p_264_in
    SLICE_X36Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.071 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           1.172     7.243    ethmac_crc32_checker_sink_sink_ready
    SLICE_X33Y14         LUT5 (Prop_lut5_I0_O)        0.124     7.367 r  ethmac_crc32_checker_crc_reg[31]_i_1/O
                         net (fo=32, routed)          1.093     8.459    ethmac_crc32_checker_crc_ce
    SLICE_X30Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.444    41.444    eth_rx_clk
    SLICE_X30Y12         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[13]/C
                         clock pessimism              0.007    41.451    
                         clock uncertainty           -0.035    41.416    
    SLICE_X30Y12         FDSE (Setup_fdse_C_CE)      -0.169    41.247    ethmac_crc32_checker_crc_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         41.247    
                         arrival time                          -8.459    
  -------------------------------------------------------------------
                         slack                                 32.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ethphy_liteethphymiirx_converter_converter_source_last_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmaccrc32checker_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.292%)  route 0.234ns (55.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.561     0.561    eth_rx_clk
    SLICE_X36Y14         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  ethphy_liteethphymiirx_converter_converter_source_last_reg/Q
                         net (fo=11, routed)          0.234     0.936    ethphy_liteethphymiirx_converter_converter_source_last_reg_n_0
    SLICE_X33Y14         LUT6 (Prop_lut6_I2_O)        0.045     0.981 r  liteethmaccrc32checker_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.981    liteethmaccrc32checker_state[1]_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  liteethmaccrc32checker_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X33Y14         FDRE                                         r  liteethmaccrc32checker_state_reg[1]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091     0.915    liteethmaccrc32checker_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           0.981    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ethphy_liteethphymiirx_converter_sink_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_last_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.048%)  route 0.217ns (50.952%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X34Y14         FDRE                                         r  ethphy_liteethphymiirx_converter_sink_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  ethphy_liteethphymiirx_converter_sink_valid_reg/Q
                         net (fo=3, routed)           0.217     0.941    ethphy_liteethphymiirx_converter_sink_valid
    SLICE_X36Y14         LUT6 (Prop_lut6_I3_O)        0.045     0.986 r  ethphy_liteethphymiirx_converter_converter_source_last_i_1/O
                         net (fo=1, routed)           0.000     0.986    ethphy_liteethphymiirx_converter_converter_source_last_i_1_n_0
    SLICE_X36Y14         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.829     0.829    eth_rx_clk
    SLICE_X36Y14         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_last_reg/C
                         clock pessimism             -0.005     0.824    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.092     0.916    ethphy_liteethphymiirx_converter_converter_source_last_reg
  -------------------------------------------------------------------
                         required time                         -0.916    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.319%)  route 0.270ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.319%)  route 0.270ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.319%)  route 0.270ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.319%)  route 0.270ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.319%)  route 0.270ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.319%)  route 0.270ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y15         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y15         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.319%)  route 0.270ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y15         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y15         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y15         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.319%)  route 0.270ns (65.681%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     0.560    eth_rx_clk
    SLICE_X37Y16         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  ethmac_crc32_checker_syncfifo_produce_reg[1]/Q
                         net (fo=19, routed)          0.270     0.970    storage_10_reg_0_7_0_5/ADDRD1
    SLICE_X38Y15         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.828     0.828    storage_10_reg_0_7_0_5/WCLK
    SLICE_X38Y15         RAMS32                                       r  storage_10_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.253     0.575    
    SLICE_X38Y15         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     0.884    storage_10_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y34  FDPE_10/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y34  FDPE_11/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y12  xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y13  xilinxmultiregimpl7_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y13  xilinxmultiregimpl7_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y13  xilinxmultiregimpl7_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y13  xilinxmultiregimpl7_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y13  xilinxmultiregimpl7_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y12  xilinxmultiregimpl7_regs0_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y16  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y16  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X38Y15  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack       29.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.507ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.898ns  (logic 1.678ns (16.952%)  route 8.220ns (83.048%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.266     8.999    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.152     9.151 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.004    10.156    ethmac_tx_converter_converter_mux__0
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.326    10.482 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.986    11.468    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                 29.507    

Slack (MET) :             29.649ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 1.678ns (17.199%)  route 8.078ns (82.801%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.266     8.999    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.152     9.151 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.999    10.151    ethmac_tx_converter_converter_mux__0
    SLICE_X43Y2          LUT3 (Prop_lut3_I1_O)        0.326    10.477 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.849    11.326    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 29.649    

Slack (MET) :             29.684ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 1.678ns (17.261%)  route 8.044ns (82.739%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.266     8.999    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.152     9.151 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.764     9.916    ethmac_tx_converter_converter_mux__0
    SLICE_X43Y2          LUT5 (Prop_lut5_I2_O)        0.326    10.242 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.049    11.291    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                 29.684    

Slack (MET) :             29.851ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.554ns  (logic 1.678ns (17.563%)  route 7.876ns (82.437%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.266     8.999    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.152     9.151 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.804     9.956    ethmac_tx_converter_converter_mux__0
    SLICE_X43Y0          LUT4 (Prop_lut4_I0_O)        0.326    10.282 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.842    11.124    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -11.124    
  -------------------------------------------------------------------
                         slack                                 29.851    

Slack (MET) :             30.266ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 1.678ns (18.360%)  route 7.462ns (81.640%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.266     8.999    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.152     9.151 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.333     9.485    ethmac_tx_converter_converter_mux__0
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.326     9.811 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.898    10.709    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -10.709    
  -------------------------------------------------------------------
                         slack                                 30.266    

Slack (MET) :             30.313ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.546ns  (logic 1.678ns (17.578%)  route 7.868ns (82.422%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.266     8.999    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.152     9.151 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.999    10.151    ethmac_tx_converter_converter_mux__0
    SLICE_X43Y2          LUT3 (Prop_lut3_I1_O)        0.326    10.477 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           0.639    11.115    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    SLICE_X43Y2          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.451    41.451    eth_tx_clk
    SLICE_X43Y2          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[1]/C
                         clock pessimism              0.093    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X43Y2          FDRE (Setup_fdre_C_D)       -0.081    41.428    ethmac_tx_cdc_graycounter1_q_binary_reg[1]
  -------------------------------------------------------------------
                         required time                         41.428    
                         arrival time                         -11.115    
  -------------------------------------------------------------------
                         slack                                 30.313    

Slack (MET) :             30.415ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.990ns  (logic 1.448ns (16.107%)  route 7.542ns (83.893%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 41.497 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.890     8.623    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT6 (Prop_lut6_I1_O)        0.124     8.747 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.706     9.453    storage_11_reg_i_46_n_0
    SLICE_X41Y0          LUT4 (Prop_lut4_I1_O)        0.124     9.577 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.982    10.559    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.497    41.497    eth_tx_clk
    RAMB36_X1Y0          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.576    
                         clock uncertainty           -0.035    41.541    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.975    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.975    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                 30.415    

Slack (MET) :             30.479ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.678ns (17.864%)  route 7.715ns (82.136%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.266     8.999    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.152     9.151 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           1.004    10.156    ethmac_tx_converter_converter_mux__0
    SLICE_X43Y2          LUT2 (Prop_lut2_I1_O)        0.326    10.482 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.481    10.963    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    SLICE_X43Y2          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.451    41.451    eth_tx_clk
    SLICE_X43Y2          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[0]/C
                         clock pessimism              0.093    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X43Y2          FDRE (Setup_fdre_C_D)       -0.067    41.442    ethmac_tx_cdc_graycounter1_q_binary_reg[0]
  -------------------------------------------------------------------
                         required time                         41.442    
                         arrival time                         -10.963    
  -------------------------------------------------------------------
                         slack                                 30.479    

Slack (MET) :             30.600ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 1.678ns (18.084%)  route 7.601ns (81.915%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           1.266     8.999    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT3 (Prop_lut3_I2_O)        0.152     9.151 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.764     9.916    ethmac_tx_converter_converter_mux__0
    SLICE_X43Y2          LUT5 (Prop_lut5_I2_O)        0.326    10.242 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.606    10.848    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X43Y2          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.451    41.451    eth_tx_clk
    SLICE_X43Y2          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.093    41.544    
                         clock uncertainty           -0.035    41.509    
    SLICE_X43Y2          FDRE (Setup_fdre_C_D)       -0.061    41.448    ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                         -10.848    
  -------------------------------------------------------------------
                         slack                                 30.600    

Slack (MET) :             30.744ns  (required time - arrival time)
  Source:                 ethmac_tx_cdc_graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.949ns  (logic 1.476ns (16.494%)  route 7.473ns (83.506%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.569     1.569    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y1          FDRE (Prop_fdre_C_Q)         0.456     2.025 r  ethmac_tx_cdc_graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           1.027     3.053    ethmac_tx_cdc_graycounter1_q[0]
    SLICE_X40Y1          LUT6 (Prop_lut6_I3_O)        0.124     3.177 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.495     3.672    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X41Y1          LUT6 (Prop_lut6_I5_O)        0.124     3.796 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.636     4.431    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X36Y4          LUT3 (Prop_lut3_I1_O)        0.124     4.555 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.994     5.550    ethmac_padding_inserter_source_valid
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.124     5.674 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.916     6.590    ethmac_crc32_inserter_source_valid
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124     6.714 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.896     7.609    ethmac_preamble_inserter_sink_ready
    SLICE_X36Y4          LUT6 (Prop_lut6_I5_O)        0.124     7.733 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.890     8.623    ethmac_tx_converter_converter_mux0
    SLICE_X40Y0          LUT6 (Prop_lut6_I1_O)        0.124     8.747 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.960     9.707    storage_11_reg_i_46_n_0
    SLICE_X40Y1          LUT5 (Prop_lut5_I1_O)        0.152     9.859 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.659    10.518    ethmac_tx_cdc_graycounter1_q_next_binary__0[6]
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.451    41.451    eth_tx_clk
    SLICE_X40Y1          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.118    41.569    
                         clock uncertainty           -0.035    41.534    
    SLICE_X40Y1          FDRE (Setup_fdre_C_D)       -0.272    41.262    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.262    
                         arrival time                         -10.518    
  -------------------------------------------------------------------
                         slack                                 30.744    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X39Y1          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl4_regs0[0]
    SLICE_X39Y1          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X39Y1          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.075     0.641    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl4_regs0[1]
    SLICE_X43Y1          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)         0.075     0.641    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X43Y0          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl4_regs0[2]
    SLICE_X43Y0          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X43Y0          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X43Y0          FDRE (Hold_fdre_C_D)         0.075     0.641    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X41Y0          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl4_regs0[3]
    SLICE_X41Y0          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X41Y0          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X41Y0          FDRE (Hold_fdre_C_D)         0.075     0.641    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl4_regs0[4]
    SLICE_X43Y1          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X43Y1          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X43Y1          FDRE (Hold_fdre_C_D)         0.071     0.637    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X39Y1          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.762    xilinxmultiregimpl4_regs0[5]
    SLICE_X39Y1          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.835     0.835    eth_tx_clk
    SLICE_X39Y1          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.269     0.566    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.071     0.637    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.566     0.566    eth_tx_clk
    SLICE_X40Y2          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141     0.707 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.065     0.772    xilinxmultiregimpl4_regs0[6]
    SLICE_X40Y2          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.836     0.836    eth_tx_clk
    SLICE_X40Y2          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.270     0.566    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.075     0.641    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.772    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X30Y5          FDSE                                         r  ethmac_crc32_inserter_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDSE (Prop_fdse_C_Q)         0.164     0.729 r  ethmac_crc32_inserter_reg_reg[15]/Q
                         net (fo=2, routed)           0.094     0.823    p_30_in
    SLICE_X31Y5          LUT4 (Prop_lut4_I3_O)        0.048     0.871 r  ethmac_crc32_inserter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.871    ethmac_crc32_inserter_next_reg[23]
    SLICE_X31Y5          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X31Y5          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/C
                         clock pessimism             -0.256     0.578    
    SLICE_X31Y5          FDSE (Hold_fdse_C_D)         0.107     0.685    ethmac_crc32_inserter_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ethmac_tx_gap_inserter_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            liteethmacgap_state_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X37Y11         FDRE                                         r  ethmac_tx_gap_inserter_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  ethmac_tx_gap_inserter_counter_reg[0]/Q
                         net (fo=5, routed)           0.120     0.824    ethmac_tx_gap_inserter_counter_reg__0[0]
    SLICE_X36Y11         LUT6 (Prop_lut6_I3_O)        0.045     0.869 r  liteethmacgap_state_i_1/O
                         net (fo=1, routed)           0.000     0.869    liteethmacgap_state_i_1_n_0
    SLICE_X36Y11         FDRE                                         r  liteethmacgap_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X36Y11         FDRE                                         r  liteethmacgap_state_reg/C
                         clock pessimism             -0.256     0.576    
    SLICE_X36Y11         FDRE (Hold_fdre_C_D)         0.091     0.667    liteethmacgap_state_reg
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ethmac_crc32_inserter_reg_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_crc32_inserter_reg_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.909%)  route 0.128ns (36.091%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.565     0.565    eth_tx_clk
    SLICE_X31Y5          FDSE                                         r  ethmac_crc32_inserter_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDSE (Prop_fdse_C_Q)         0.128     0.693 r  ethmac_crc32_inserter_reg_reg[23]/Q
                         net (fo=2, routed)           0.128     0.821    p_8_in
    SLICE_X30Y4          LUT2 (Prop_lut2_I1_O)        0.099     0.920 r  ethmac_crc32_inserter_reg[31]_i_3/O
                         net (fo=1, routed)           0.000     0.920    ethmac_crc32_inserter_next_reg[31]
    SLICE_X30Y4          FDSE                                         r  ethmac_crc32_inserter_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.834     0.834    eth_tx_clk
    SLICE_X30Y4          FDSE                                         r  ethmac_crc32_inserter_reg_reg[31]/C
                         clock pessimism             -0.253     0.581    
    SLICE_X30Y4          FDSE (Hold_fdse_C_D)         0.120     0.701    ethmac_crc32_inserter_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y0   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y35  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X35Y35  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y1   xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y1   xilinxmultiregimpl4_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y0   xilinxmultiregimpl4_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y0   xilinxmultiregimpl4_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X43Y1   xilinxmultiregimpl4_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y1   xilinxmultiregimpl4_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y2   xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y35  FDPE_8/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y35  FDPE_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y1   xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y1   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y0   xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y0   xilinxmultiregimpl4_regs0_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y1   xilinxmultiregimpl4_regs0_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y1   xilinxmultiregimpl4_regs0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y2   xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y1   xilinxmultiregimpl4_regs1_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y35  FDPE_8/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y35  FDPE_8/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y35  FDPE_9/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X35Y35  FDPE_9/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y1   xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y1   xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y1   xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y1   xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y0   xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X43Y0   xilinxmultiregimpl4_regs0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.410ns  (logic 2.736ns (29.076%)  route 6.674ns (70.924%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.572     1.572    sys_clk
    SLICE_X49Y5          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     2.028 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.191     3.219    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y4          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.343 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=4, routed)           1.213     4.556    p_0_in6_in[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  netsoc_sdram_bankmachine0_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.680    netsoc_sdram_bankmachine0_count[2]_i_12_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  netsoc_sdram_bankmachine0_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.212    netsoc_sdram_bankmachine0_count_reg[2]_i_7_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.483 r  netsoc_sdram_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.712     6.196    netsoc_sdram_bankmachine0_hit
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.373     6.569 r  netsoc_sdram_bankmachine2_consume[2]_i_12/O
                         net (fo=1, routed)           0.512     7.081    netsoc_sdram_bankmachine2_consume[2]_i_12_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I5_O)        0.124     7.205 f  netsoc_sdram_bankmachine2_consume[2]_i_8/O
                         net (fo=9, routed)           0.889     8.094    netsoc_sdram_bankmachine2_consume[2]_i_8_n_0
    SLICE_X51Y2          LUT2 (Prop_lut2_I0_O)        0.152     8.246 f  netsoc_sdram_choose_req_grant[2]_i_7/O
                         net (fo=6, routed)           0.680     8.926    netsoc_sdram_choose_req_grant[2]_i_7_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I4_O)        0.332     9.258 f  netsoc_sdram_choose_req_grant[2]_i_17/O
                         net (fo=1, routed)           0.819    10.077    netsoc_sdram_choose_req_grant[2]_i_17_n_0
    SLICE_X52Y1          LUT6 (Prop_lut6_I3_O)        0.124    10.201 r  netsoc_sdram_choose_req_grant[2]_i_5/O
                         net (fo=3, routed)           0.657    10.858    netsoc_sdram_choose_req_grant[2]_i_5_n_0
    SLICE_X53Y0          LUT6 (Prop_lut6_I4_O)        0.124    10.982 r  netsoc_sdram_choose_req_grant[1]_i_1/O
                         net (fo=1, routed)           0.000    10.982    netsoc_sdram_choose_req_grant[1]_i_1_n_0
    SLICE_X53Y0          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.456    11.456    sys_clk
    SLICE_X53Y0          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X53Y0          FDRE (Setup_fdre_C_D)        0.029    11.508    netsoc_sdram_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.958ns (32.867%)  route 6.042ns (67.133%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.573     1.573    sys_clk
    SLICE_X51Y3          FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.183     3.176    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X50Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.501 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.022     4.522    p_0_in0_in[4]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.328     4.850 r  bankmachine2_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.850    bankmachine2_state[2]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.400 r  bankmachine2_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.400    bankmachine2_state_reg[2]_i_7_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.671 f  bankmachine2_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.626     6.298    netsoc_sdram_bankmachine2_hit
    SLICE_X48Y4          LUT6 (Prop_lut6_I0_O)        0.373     6.671 r  new_master_wdata_ready0_i_13/O
                         net (fo=5, routed)           0.786     7.457    new_master_wdata_ready0_i_13_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.118     7.575 f  new_master_wdata_ready0_i_10/O
                         net (fo=4, routed)           1.105     8.680    new_master_wdata_ready0_i_10_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.326     9.006 r  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.583     9.589    multiplexer_state[3]_i_10_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.713 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.413    10.126    multiplexer_state[3]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.250 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.323    10.573    multiplexer_next_state
    SLICE_X58Y7          FDRE                                         r  multiplexer_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.520    11.520    sys_clk
    SLICE_X58Y7          FDRE                                         r  multiplexer_state_reg[0]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.057    11.543    
    SLICE_X58Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.338    multiplexer_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.958ns (32.867%)  route 6.042ns (67.133%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.573     1.573    sys_clk
    SLICE_X51Y3          FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.183     3.176    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X50Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.501 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.022     4.522    p_0_in0_in[4]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.328     4.850 r  bankmachine2_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.850    bankmachine2_state[2]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.400 r  bankmachine2_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.400    bankmachine2_state_reg[2]_i_7_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.671 f  bankmachine2_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.626     6.298    netsoc_sdram_bankmachine2_hit
    SLICE_X48Y4          LUT6 (Prop_lut6_I0_O)        0.373     6.671 r  new_master_wdata_ready0_i_13/O
                         net (fo=5, routed)           0.786     7.457    new_master_wdata_ready0_i_13_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.118     7.575 f  new_master_wdata_ready0_i_10/O
                         net (fo=4, routed)           1.105     8.680    new_master_wdata_ready0_i_10_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.326     9.006 r  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.583     9.589    multiplexer_state[3]_i_10_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.713 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.413    10.126    multiplexer_state[3]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.250 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.323    10.573    multiplexer_next_state
    SLICE_X58Y7          FDRE                                         r  multiplexer_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.520    11.520    sys_clk
    SLICE_X58Y7          FDRE                                         r  multiplexer_state_reg[1]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.057    11.543    
    SLICE_X58Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.338    multiplexer_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.958ns (32.867%)  route 6.042ns (67.133%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.573     1.573    sys_clk
    SLICE_X51Y3          FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.183     3.176    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X50Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.501 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.022     4.522    p_0_in0_in[4]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.328     4.850 r  bankmachine2_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.850    bankmachine2_state[2]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.400 r  bankmachine2_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.400    bankmachine2_state_reg[2]_i_7_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.671 f  bankmachine2_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.626     6.298    netsoc_sdram_bankmachine2_hit
    SLICE_X48Y4          LUT6 (Prop_lut6_I0_O)        0.373     6.671 r  new_master_wdata_ready0_i_13/O
                         net (fo=5, routed)           0.786     7.457    new_master_wdata_ready0_i_13_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.118     7.575 f  new_master_wdata_ready0_i_10/O
                         net (fo=4, routed)           1.105     8.680    new_master_wdata_ready0_i_10_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.326     9.006 r  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.583     9.589    multiplexer_state[3]_i_10_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.713 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.413    10.126    multiplexer_state[3]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.250 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.323    10.573    multiplexer_next_state
    SLICE_X58Y7          FDRE                                         r  multiplexer_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.520    11.520    sys_clk
    SLICE_X58Y7          FDRE                                         r  multiplexer_state_reg[2]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.057    11.543    
    SLICE_X58Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.338    multiplexer_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine2_consume_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            multiplexer_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.000ns  (logic 2.958ns (32.867%)  route 6.042ns (67.133%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 11.520 - 10.000 ) 
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.573     1.573    sys_clk
    SLICE_X51Y3          FDRE                                         r  netsoc_sdram_bankmachine2_consume_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y3          FDRE (Prop_fdre_C_Q)         0.419     1.992 r  netsoc_sdram_bankmachine2_consume_reg[0]/Q
                         net (fo=27, routed)          1.183     3.176    storage_4_reg_0_7_12_17/ADDRA0
    SLICE_X50Y3          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.325     3.501 r  storage_4_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           1.022     4.522    p_0_in0_in[4]
    SLICE_X51Y4          LUT6 (Prop_lut6_I0_O)        0.328     4.850 r  bankmachine2_state[2]_i_11/O
                         net (fo=1, routed)           0.000     4.850    bankmachine2_state[2]_i_11_n_0
    SLICE_X51Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.400 r  bankmachine2_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.400    bankmachine2_state_reg[2]_i_7_n_0
    SLICE_X51Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.671 f  bankmachine2_state_reg[2]_i_6/CO[0]
                         net (fo=3, routed)           0.626     6.298    netsoc_sdram_bankmachine2_hit
    SLICE_X48Y4          LUT6 (Prop_lut6_I0_O)        0.373     6.671 r  new_master_wdata_ready0_i_13/O
                         net (fo=5, routed)           0.786     7.457    new_master_wdata_ready0_i_13_n_0
    SLICE_X57Y6          LUT2 (Prop_lut2_I1_O)        0.118     7.575 f  new_master_wdata_ready0_i_10/O
                         net (fo=4, routed)           1.105     8.680    new_master_wdata_ready0_i_10_n_0
    SLICE_X59Y8          LUT5 (Prop_lut5_I2_O)        0.326     9.006 r  multiplexer_state[3]_i_10/O
                         net (fo=2, routed)           0.583     9.589    multiplexer_state[3]_i_10_n_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I1_O)        0.124     9.713 f  multiplexer_state[3]_i_3/O
                         net (fo=1, routed)           0.413    10.126    multiplexer_state[3]_i_3_n_0
    SLICE_X61Y7          LUT6 (Prop_lut6_I0_O)        0.124    10.250 r  multiplexer_state[3]_i_1/O
                         net (fo=4, routed)           0.323    10.573    multiplexer_next_state
    SLICE_X58Y7          FDRE                                         r  multiplexer_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.520    11.520    sys_clk
    SLICE_X58Y7          FDRE                                         r  multiplexer_state_reg[3]/C
                         clock pessimism              0.079    11.599    
                         clock uncertainty           -0.057    11.543    
    SLICE_X58Y7          FDRE (Setup_fdre_C_CE)      -0.205    11.338    multiplexer_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.338    
                         arrival time                         -10.573    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.772ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.958ns  (logic 2.500ns (27.909%)  route 6.458ns (72.091%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 11.448 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.572     1.572    sys_clk
    SLICE_X49Y5          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     2.028 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.191     3.219    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y4          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.343 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=4, routed)           1.213     4.556    p_0_in6_in[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  netsoc_sdram_bankmachine0_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.680    netsoc_sdram_bankmachine0_count[2]_i_12_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  netsoc_sdram_bankmachine0_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.212    netsoc_sdram_bankmachine0_count_reg[2]_i_7_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.483 r  netsoc_sdram_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.712     6.196    netsoc_sdram_bankmachine0_hit
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.373     6.569 r  netsoc_sdram_bankmachine2_consume[2]_i_12/O
                         net (fo=1, routed)           0.512     7.081    netsoc_sdram_bankmachine2_consume[2]_i_12_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I5_O)        0.124     7.205 f  netsoc_sdram_bankmachine2_consume[2]_i_8/O
                         net (fo=9, routed)           0.429     7.634    netsoc_sdram_bankmachine2_consume[2]_i_8_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.758 f  netsoc_sdram_bankmachine2_consume[2]_i_4/O
                         net (fo=6, routed)           0.454     8.212    netsoc_sdram_bankmachine2_consume[2]_i_4_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.124     8.336 f  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=37, routed)          0.802     9.137    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.124     9.261 r  netsoc_sdram_bankmachine4_consume[2]_i_2/O
                         net (fo=4, routed)           0.664     9.925    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_do_read
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.124    10.049 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.481    10.530    lm32_cpu_n_135
    SLICE_X46Y11         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.448    11.448    sys_clk
    SLICE_X46Y11         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[2]/C
                         clock pessimism              0.079    11.527    
                         clock uncertainty           -0.057    11.471    
    SLICE_X46Y11         FDRE (Setup_fdre_C_CE)      -0.169    11.302    netsoc_sdram_bankmachine4_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.302    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine6_consume_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 3.348ns (36.582%)  route 5.804ns (63.418%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.456ns = ( 11.456 - 10.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.567     1.567    sys_clk
    SLICE_X47Y9          FDRE                                         r  netsoc_sdram_bankmachine6_consume_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y9          FDRE (Prop_fdre_C_Q)         0.419     1.986 r  netsoc_sdram_bankmachine6_consume_reg[2]/Q
                         net (fo=25, routed)          1.126     3.112    storage_8_reg_0_7_12_17/ADDRA2
    SLICE_X46Y7          RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.323     3.435 r  storage_8_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.753     4.188    p_0_in4_in[4]
    SLICE_X47Y7          LUT6 (Prop_lut6_I0_O)        0.328     4.516 r  netsoc_sdram_bankmachine6_count[2]_i_11/O
                         net (fo=1, routed)           0.000     4.516    netsoc_sdram_bankmachine6_count[2]_i_11_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.066 r  netsoc_sdram_bankmachine6_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.066    netsoc_sdram_bankmachine6_count_reg[2]_i_7_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.337 r  netsoc_sdram_bankmachine6_count_reg[2]_i_6/CO[0]
                         net (fo=4, routed)           0.720     6.057    netsoc_sdram_bankmachine6_hit
    SLICE_X51Y8          LUT6 (Prop_lut6_I2_O)        0.373     6.430 f  netsoc_sdram_bankmachine2_consume[2]_i_13/O
                         net (fo=1, routed)           0.469     6.899    netsoc_sdram_bankmachine2_consume[2]_i_13_n_0
    SLICE_X51Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.023 f  netsoc_sdram_bankmachine2_consume[2]_i_9/O
                         net (fo=7, routed)           1.063     8.087    netsoc_sdram_bankmachine2_consume[2]_i_9_n_0
    SLICE_X51Y2          LUT2 (Prop_lut2_I1_O)        0.152     8.239 r  netsoc_sdram_choose_req_grant[2]_i_6/O
                         net (fo=9, routed)           0.832     9.071    netsoc_sdram_choose_req_grant[2]_i_6_n_0
    SLICE_X53Y1          LUT2 (Prop_lut2_I0_O)        0.352     9.423 r  netsoc_sdram_choose_req_grant[2]_i_11/O
                         net (fo=1, routed)           0.266     9.688    netsoc_sdram_choose_req_grant[2]_i_11_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I5_O)        0.332    10.020 r  netsoc_sdram_choose_req_grant[2]_i_3/O
                         net (fo=1, routed)           0.575    10.595    netsoc_sdram_choose_req_grant[2]_i_3_n_0
    SLICE_X53Y1          LUT5 (Prop_lut5_I1_O)        0.124    10.719 r  netsoc_sdram_choose_req_grant[2]_i_1/O
                         net (fo=1, routed)           0.000    10.719    netsoc_sdram_choose_req_grant[2]_i_1_n_0
    SLICE_X53Y1          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.456    11.456    sys_clk
    SLICE_X53Y1          FDRE                                         r  netsoc_sdram_choose_req_grant_reg[2]/C
                         clock pessimism              0.079    11.535    
                         clock uncertainty           -0.057    11.479    
    SLICE_X53Y1          FDRE (Setup_fdre_C_D)        0.029    11.508    netsoc_sdram_choose_req_grant_reg[2]
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 netsoc_netsoc_uart_tx_pending_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.575ns  (logic 1.738ns (20.267%)  route 6.837ns (79.733%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 11.490 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.558     1.558    sys_clk
    SLICE_X46Y31         FDRE                                         r  netsoc_netsoc_uart_tx_pending_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.518     2.076 f  netsoc_netsoc_uart_tx_pending_reg/Q
                         net (fo=4, routed)           0.775     2.851    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/netsoc_netsoc_uart_tx_pending
    SLICE_X46Y30         LUT4 (Prop_lut4_I1_O)        0.124     2.975 f  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_6/O
                         net (fo=1, routed)           0.692     3.668    lm32_cpu/interrupt_unit/netsoc_netsoc_interrupt[1]
    SLICE_X44Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.792 r  lm32_cpu/interrupt_unit/pc_m[31]_i_2/O
                         net (fo=3, routed)           0.476     4.268    lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ie_reg
    SLICE_X39Y26         LUT5 (Prop_lut5_I2_O)        0.124     4.392 r  lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/pc_m[31]_i_1/O
                         net (fo=182, routed)         0.616     5.008    lm32_cpu/load_store_unit/dcache/E[0]
    SLICE_X31Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.132 r  lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3/O
                         net (fo=7, routed)           0.763     5.895    lm32_cpu/load_store_unit/dcache/pc_x[31]_i_3_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I1_O)        0.124     6.019 r  lm32_cpu/load_store_unit/dcache/exception_m_i_3/O
                         net (fo=10, routed)          0.633     6.652    lm32_cpu/load_store_unit/dcache/exception_m_reg
    SLICE_X35Y26         LUT4 (Prop_lut4_I3_O)        0.150     6.802 f  lm32_cpu/load_store_unit/dcache/b[31]_i_8/O
                         net (fo=2, routed)           0.878     7.680    lm32_cpu/instruction_unit/load_x_reg_0
    SLICE_X35Y26         LUT5 (Prop_lut5_I0_O)        0.326     8.006 r  lm32_cpu/instruction_unit/mem_reg_i_12/O
                         net (fo=156, routed)         0.985     8.991    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/load_x_reg
    SLICE_X45Y25         LUT3 (Prop_lut3_I1_O)        0.124     9.115 r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg_i_7__2/O
                         net (fo=2, routed)           1.019    10.134    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ADDRBWRADDR[1]
    RAMB18_X1Y13         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.490    11.490    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/out
    RAMB18_X1Y13         RAMB18E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg/CLKARDCLK
                         clock pessimism              0.079    11.569    
                         clock uncertainty           -0.057    11.512    
    RAMB18_X1Y13         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.946    lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         10.946    
                         arrival time                         -10.134    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.500ns (28.197%)  route 6.366ns (71.803%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.572     1.572    sys_clk
    SLICE_X49Y5          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     2.028 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.191     3.219    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y4          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.343 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=4, routed)           1.213     4.556    p_0_in6_in[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  netsoc_sdram_bankmachine0_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.680    netsoc_sdram_bankmachine0_count[2]_i_12_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  netsoc_sdram_bankmachine0_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.212    netsoc_sdram_bankmachine0_count_reg[2]_i_7_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.483 r  netsoc_sdram_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.712     6.196    netsoc_sdram_bankmachine0_hit
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.373     6.569 r  netsoc_sdram_bankmachine2_consume[2]_i_12/O
                         net (fo=1, routed)           0.512     7.081    netsoc_sdram_bankmachine2_consume[2]_i_12_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I5_O)        0.124     7.205 f  netsoc_sdram_bankmachine2_consume[2]_i_8/O
                         net (fo=9, routed)           0.429     7.634    netsoc_sdram_bankmachine2_consume[2]_i_8_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.758 f  netsoc_sdram_bankmachine2_consume[2]_i_4/O
                         net (fo=6, routed)           0.454     8.212    netsoc_sdram_bankmachine2_consume[2]_i_4_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.124     8.336 f  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=37, routed)          0.802     9.137    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.124     9.261 r  netsoc_sdram_bankmachine4_consume[2]_i_2/O
                         net (fo=4, routed)           0.664     9.925    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_do_read
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.124    10.049 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.390    10.439    lm32_cpu_n_135
    SLICE_X47Y10         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.449    11.449    sys_clk
    SLICE_X47Y10         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[0]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X47Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.267    netsoc_sdram_bankmachine4_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine0_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.866ns  (logic 2.500ns (28.197%)  route 6.366ns (71.803%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=2 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 11.449 - 10.000 ) 
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        1.572     1.572    sys_clk
    SLICE_X49Y5          FDRE                                         r  netsoc_sdram_bankmachine0_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y5          FDRE (Prop_fdre_C_Q)         0.456     2.028 r  netsoc_sdram_bankmachine0_consume_reg[1]/Q
                         net (fo=26, routed)          1.191     3.219    storage_2_reg_0_7_6_11/ADDRB1
    SLICE_X50Y4          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.124     3.343 r  storage_2_reg_0_7_6_11/RAMB_D1/O
                         net (fo=4, routed)           1.213     4.556    p_0_in6_in[1]
    SLICE_X45Y5          LUT6 (Prop_lut6_I0_O)        0.124     4.680 r  netsoc_sdram_bankmachine0_count[2]_i_12/O
                         net (fo=1, routed)           0.000     4.680    netsoc_sdram_bankmachine0_count[2]_i_12_n_0
    SLICE_X45Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.212 r  netsoc_sdram_bankmachine0_count_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.212    netsoc_sdram_bankmachine0_count_reg[2]_i_7_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.483 r  netsoc_sdram_bankmachine0_count_reg[2]_i_5/CO[0]
                         net (fo=4, routed)           0.712     6.196    netsoc_sdram_bankmachine0_hit
    SLICE_X48Y6          LUT6 (Prop_lut6_I2_O)        0.373     6.569 r  netsoc_sdram_bankmachine2_consume[2]_i_12/O
                         net (fo=1, routed)           0.512     7.081    netsoc_sdram_bankmachine2_consume[2]_i_12_n_0
    SLICE_X49Y6          LUT6 (Prop_lut6_I5_O)        0.124     7.205 f  netsoc_sdram_bankmachine2_consume[2]_i_8/O
                         net (fo=9, routed)           0.429     7.634    netsoc_sdram_bankmachine2_consume[2]_i_8_n_0
    SLICE_X49Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.758 f  netsoc_sdram_bankmachine2_consume[2]_i_4/O
                         net (fo=6, routed)           0.454     8.212    netsoc_sdram_bankmachine2_consume[2]_i_4_n_0
    SLICE_X51Y8          LUT4 (Prop_lut4_I1_O)        0.124     8.336 f  netsoc_sdram_bankmachine2_consume[2]_i_3/O
                         net (fo=37, routed)          0.802     9.137    netsoc_sdram_bankmachine2_consume[2]_i_3_n_0
    SLICE_X46Y10         LUT4 (Prop_lut4_I3_O)        0.124     9.261 r  netsoc_sdram_bankmachine4_consume[2]_i_2/O
                         net (fo=4, routed)           0.664     9.925    lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_do_read
    SLICE_X47Y10         LUT2 (Prop_lut2_I1_O)        0.124    10.049 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.390    10.439    lm32_cpu_n_135
    SLICE_X47Y10         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3481, routed)        1.449    11.449    sys_clk
    SLICE_X47Y10         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[1]/C
                         clock pessimism              0.079    11.528    
                         clock uncertainty           -0.057    11.472    
    SLICE_X47Y10         FDRE (Setup_fdre_C_CE)      -0.205    11.267    netsoc_sdram_bankmachine4_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.267    
                         arrival time                         -10.439    
  -------------------------------------------------------------------
                         slack                                  0.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 lm32_cpu/instruction_unit/icache_refill_data_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.104%)  route 0.245ns (59.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.559     0.559    lm32_cpu/instruction_unit/out
    SLICE_X52Y29         FDRE                                         r  lm32_cpu/instruction_unit/icache_refill_data_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y29         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  lm32_cpu/instruction_unit/icache_refill_data_reg[16]/Q
                         net (fo=1, routed)           0.245     0.968    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/icache_refill_data_reg[31][16]
    RAMB36_X1Y5          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.868     0.868    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/out
    RAMB36_X1Y5          RAMB36E1                                     r  lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.234     0.634    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     0.930    lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -0.930    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 netsoc_dna_status_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_dna_status_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.596%)  route 0.224ns (61.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.564     0.564    sys_clk
    SLICE_X36Y41         FDRE                                         r  netsoc_dna_status_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     0.705 r  netsoc_dna_status_reg[17]/Q
                         net (fo=2, routed)           0.224     0.929    data5[1]
    SLICE_X34Y42         FDRE                                         r  netsoc_dna_status_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.832     0.832    sys_clk
    SLICE_X34Y42         FDRE                                         r  netsoc_dna_status_reg[18]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X34Y42         FDRE (Hold_fdre_C_D)         0.063     0.890    netsoc_dna_status_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 netsoc_netsoc_timer0_load_storage_full_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_netsoc_timer0_value_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.034%)  route 0.209ns (52.966%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.569     0.569    sys_clk
    SLICE_X53Y49         FDRE                                         r  netsoc_netsoc_timer0_load_storage_full_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.141     0.710 r  netsoc_netsoc_timer0_load_storage_full_reg[30]/Q
                         net (fo=2, routed)           0.209     0.919    data0[6]
    SLICE_X53Y50         LUT5 (Prop_lut5_I4_O)        0.045     0.964 r  netsoc_netsoc_timer0_value[30]_i_1/O
                         net (fo=1, routed)           0.000     0.964    netsoc_netsoc_timer0_value[30]_i_1_n_0
    SLICE_X53Y50         FDRE                                         r  netsoc_netsoc_timer0_value_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.833     0.833    sys_clk
    SLICE_X53Y50         FDRE                                         r  netsoc_netsoc_timer0_value_reg[30]/C
                         clock pessimism              0.000     0.833    
    SLICE_X53Y50         FDRE (Hold_fdre_C_D)         0.091     0.924    netsoc_netsoc_timer0_value_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_21/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.568     0.568    sys_clk
    SLICE_X55Y5          FDRE                                         r  netsoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  netsoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.937    storage_5_reg_0_7_18_21/ADDRD0
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.839     0.839    storage_5_reg_0_7_18_21/WCLK
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMA/CLK
                         clock pessimism             -0.258     0.581    
    SLICE_X54Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.891    storage_5_reg_0_7_18_21/RAMA
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_21/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.568     0.568    sys_clk
    SLICE_X55Y5          FDRE                                         r  netsoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  netsoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.937    storage_5_reg_0_7_18_21/ADDRD0
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.839     0.839    storage_5_reg_0_7_18_21/WCLK
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMA_D1/CLK
                         clock pessimism             -0.258     0.581    
    SLICE_X54Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.891    storage_5_reg_0_7_18_21/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_21/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.568     0.568    sys_clk
    SLICE_X55Y5          FDRE                                         r  netsoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  netsoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.937    storage_5_reg_0_7_18_21/ADDRD0
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.839     0.839    storage_5_reg_0_7_18_21/WCLK
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMB/CLK
                         clock pessimism             -0.258     0.581    
    SLICE_X54Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.891    storage_5_reg_0_7_18_21/RAMB
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_21/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.568     0.568    sys_clk
    SLICE_X55Y5          FDRE                                         r  netsoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  netsoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.937    storage_5_reg_0_7_18_21/ADDRD0
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.839     0.839    storage_5_reg_0_7_18_21/WCLK
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMB_D1/CLK
                         clock pessimism             -0.258     0.581    
    SLICE_X54Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.891    storage_5_reg_0_7_18_21/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_21/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.568     0.568    sys_clk
    SLICE_X55Y5          FDRE                                         r  netsoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  netsoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.937    storage_5_reg_0_7_18_21/ADDRD0
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.839     0.839    storage_5_reg_0_7_18_21/WCLK
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMC/CLK
                         clock pessimism             -0.258     0.581    
    SLICE_X54Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.891    storage_5_reg_0_7_18_21/RAMC
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_21/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.568     0.568    sys_clk
    SLICE_X55Y5          FDRE                                         r  netsoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  netsoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.937    storage_5_reg_0_7_18_21/ADDRD0
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.839     0.839    storage_5_reg_0_7_18_21/WCLK
    SLICE_X54Y5          RAMD32                                       r  storage_5_reg_0_7_18_21/RAMC_D1/CLK
                         clock pessimism             -0.258     0.581    
    SLICE_X54Y5          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.891    storage_5_reg_0_7_18_21/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 netsoc_sdram_bankmachine3_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_5_reg_0_7_18_21/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.568     0.568    sys_clk
    SLICE_X55Y5          FDRE                                         r  netsoc_sdram_bankmachine3_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     0.709 r  netsoc_sdram_bankmachine3_produce_reg[0]/Q
                         net (fo=35, routed)          0.229     0.937    storage_5_reg_0_7_18_21/ADDRD0
    SLICE_X54Y5          RAMS32                                       r  storage_5_reg_0_7_18_21/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3481, routed)        0.839     0.839    storage_5_reg_0_7_18_21/WCLK
    SLICE_X54Y5          RAMS32                                       r  storage_5_reg_0_7_18_21/RAMD/CLK
                         clock pessimism             -0.258     0.581    
    SLICE_X54Y5          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.891    storage_5_reg_0_7_18_21/RAMD
  -------------------------------------------------------------------
                         required time                         -0.891    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y10   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X0Y11   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y5   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   memadr_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y3   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y16  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y29  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16  storage_13_reg_0_1_18_23/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16  storage_13_reg_0_1_18_23/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16  storage_13_reg_0_1_18_23/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16  storage_13_reg_0_1_18_23/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16  storage_13_reg_0_1_18_23/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16  storage_13_reg_0_1_18_23/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16  storage_13_reg_0_1_18_23/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y16  storage_13_reg_0_1_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_2_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y6   storage_2_reg_0_7_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        3.671ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 FDPE_2/Q
                            (internal pin)
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.866ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y36         FDPE                         0.000     0.000 r  FDPE_2/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X65Y36         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     2.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     2.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     3.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     3.274 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.866    clk200_clk
    SLICE_X65Y36         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.000     3.866    
                         clock uncertainty           -0.125     3.742    
    SLICE_X65Y36         FDPE (Setup_fdpe_C_D)       -0.005     3.737    FDPE_3
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  3.671    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.464ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 FDPE_10/Q
                            (internal pin)
  Destination:            FDPE_11/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDPE                         0.000     0.000 r  FDPE_10/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl5_rst_meta
    SLICE_X35Y34         FDPE                                         r  FDPE_11/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.560     2.560    eth_rx_clk
    SLICE_X35Y34         FDPE                                         r  FDPE_11/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X35Y34         FDPE (Setup_fdpe_C_D)       -0.005     2.530    FDPE_11
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.464    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.464ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.464ns  (required time - arrival time)
  Source:                 FDPE_8/Q
                            (internal pin)
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.560ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y35         FDPE                         0.000     0.000 r  FDPE_8/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X35Y35         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.560     2.560    eth_tx_clk
    SLICE_X35Y35         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.000     2.560    
                         clock uncertainty           -0.025     2.535    
    SLICE_X35Y35         FDPE (Setup_fdpe_C_D)       -0.005     2.530    FDPE_9
  -------------------------------------------------------------------
                         required time                          2.530    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.464    





---------------------------------------------------------------------------------------------------
From Clock:  
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.394ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.394ns  (required time - arrival time)
  Source:                 FDPE/Q
                            (internal pin)
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.066ns  (logic 0.000ns (0.000%)  route 0.066ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.595ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y38         FDPE                         0.000     0.000 r  FDPE/Q
                         net (fo=1, routed)           0.066     0.066    xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X65Y38         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y16       BUFG                         0.000     2.000 r  BUFG/O
                         net (fo=3481, routed)        0.595     2.595    sys_clk
    SLICE_X65Y38         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.000     2.595    
                         clock uncertainty           -0.129     2.465    
    SLICE_X65Y38         FDPE (Setup_fdpe_C_D)       -0.005     2.460    FDPE_1
  -------------------------------------------------------------------
                         required time                          2.460    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  2.394    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.060 (r) | FAST    |     2.149 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     5.241 (r) | SLOW    |    -1.076 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     3.079 (r) | SLOW    |    -0.735 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     3.326 (r) | SLOW    |    -0.828 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     3.214 (r) | SLOW    |    -0.790 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.246 (r) | SLOW    |    -0.794 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     3.087 (r) | SLOW    |    -0.577 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.495 (r) | SLOW    |    -0.380 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.222 (r) | SLOW    |    -1.167 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     2.401 (r) | SLOW    |    -0.375 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.908 (r) | SLOW    |      3.530 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.644 (r) | SLOW    |      3.373 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.619 (r) | SLOW    |      3.358 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.685 (r) | SLOW    |      3.406 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.440 (r) | SLOW    |      3.289 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      6.735 (r) | SLOW    |      1.648 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      6.597 (r) | SLOW    |      1.601 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      6.589 (r) | SLOW    |      1.594 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      6.745 (r) | SLOW    |      1.657 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      6.285 (r) | SLOW    |      1.454 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      6.739 (r) | SLOW    |      1.675 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      6.595 (r) | SLOW    |      1.596 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      6.435 (r) | SLOW    |      1.518 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      7.662 (r) | SLOW    |      2.099 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      7.975 (r) | SLOW    |      2.203 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      7.337 (r) | SLOW    |      1.971 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      7.802 (r) | SLOW    |      2.148 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      7.036 (r) | SLOW    |      1.825 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      7.822 (r) | SLOW    |      2.150 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      7.197 (r) | SLOW    |      1.915 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      7.962 (r) | SLOW    |      2.204 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      6.446 (r) | SLOW    |      1.516 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      7.359 (r) | SLOW    |      1.931 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      6.447 (r) | SLOW    |      1.524 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      7.360 (r) | SLOW    |      1.926 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.188 (r) | SLOW    |      2.982 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.124 (r) | SLOW    |      2.796 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     10.932 (r) | SLOW    |      3.023 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.316 (r) | SLOW    |      3.429 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |      9.561 (r) | SLOW    |      2.892 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.531 (r) | SLOW    |      3.191 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.666 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.242 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         3.913 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |        10.493 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.051 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.811 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.563 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.475 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.591 ns
Ideal Clock Offset to Actual Clock: -2.030 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   3.079 (r) | SLOW    | -0.735 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   3.326 (r) | SLOW    | -0.828 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   3.214 (r) | SLOW    | -0.790 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.246 (r) | SLOW    | -0.794 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.326 (r) | SLOW    | -0.735 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.690 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   6.735 (r) | SLOW    |   1.648 (r) | FAST    |    0.450 |
ddram_dq[1]        |   6.597 (r) | SLOW    |   1.601 (r) | FAST    |    0.312 |
ddram_dq[2]        |   6.589 (r) | SLOW    |   1.594 (r) | FAST    |    0.305 |
ddram_dq[3]        |   6.745 (r) | SLOW    |   1.657 (r) | FAST    |    0.460 |
ddram_dq[4]        |   6.285 (r) | SLOW    |   1.454 (r) | FAST    |    0.000 |
ddram_dq[5]        |   6.739 (r) | SLOW    |   1.675 (r) | FAST    |    0.455 |
ddram_dq[6]        |   6.595 (r) | SLOW    |   1.596 (r) | FAST    |    0.310 |
ddram_dq[7]        |   6.435 (r) | SLOW    |   1.518 (r) | FAST    |    0.150 |
ddram_dq[8]        |   7.662 (r) | SLOW    |   2.099 (r) | FAST    |    1.377 |
ddram_dq[9]        |   7.975 (r) | SLOW    |   2.203 (r) | FAST    |    1.690 |
ddram_dq[10]       |   7.337 (r) | SLOW    |   1.971 (r) | FAST    |    1.052 |
ddram_dq[11]       |   7.802 (r) | SLOW    |   2.148 (r) | FAST    |    1.517 |
ddram_dq[12]       |   7.036 (r) | SLOW    |   1.825 (r) | FAST    |    0.752 |
ddram_dq[13]       |   7.822 (r) | SLOW    |   2.150 (r) | FAST    |    1.537 |
ddram_dq[14]       |   7.197 (r) | SLOW    |   1.915 (r) | FAST    |    0.912 |
ddram_dq[15]       |   7.962 (r) | SLOW    |   2.204 (r) | FAST    |    1.677 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.975 (r) | SLOW    |   1.454 (r) | FAST    |    1.690 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 0.914 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   6.446 (r) | SLOW    |   1.516 (r) | FAST    |    0.000 |
ddram_dqs_n[1]     |   7.359 (r) | SLOW    |   1.931 (r) | FAST    |    0.913 |
ddram_dqs_p[0]     |   6.447 (r) | SLOW    |   1.524 (r) | FAST    |    0.007 |
ddram_dqs_p[1]     |   7.360 (r) | SLOW    |   1.926 (r) | FAST    |    0.914 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.360 (r) | SLOW    |   1.516 (r) | FAST    |    0.914 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.289 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.908 (r) | SLOW    |   3.530 (r) | FAST    |    0.289 |
eth_tx_data[1]     |   9.644 (r) | SLOW    |   3.373 (r) | FAST    |    0.025 |
eth_tx_data[2]     |   9.619 (r) | SLOW    |   3.358 (r) | FAST    |    0.000 |
eth_tx_data[3]     |   9.685 (r) | SLOW    |   3.406 (r) | FAST    |    0.066 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.908 (r) | SLOW    |   3.358 (r) | FAST    |    0.289 |
-------------------+-------------+---------+-------------+---------+----------+




