[13:43:23.134] <TB2>     INFO: *** Welcome to pxar ***
[13:43:23.134] <TB2>     INFO: *** Today: 2016/03/14
[13:43:23.140] <TB2>     INFO: *** Version: b2a7-dirty
[13:43:23.140] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C15.dat
[13:43:23.141] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:43:23.141] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//defaultMaskFile.dat
[13:43:23.141] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters_C15.dat
[13:43:23.219] <TB2>     INFO:         clk: 4
[13:43:23.219] <TB2>     INFO:         ctr: 4
[13:43:23.219] <TB2>     INFO:         sda: 19
[13:43:23.219] <TB2>     INFO:         tin: 9
[13:43:23.219] <TB2>     INFO:         level: 15
[13:43:23.219] <TB2>     INFO:         triggerdelay: 0
[13:43:23.220] <TB2>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[13:43:23.220] <TB2>     INFO: Log level: DEBUG
[13:43:23.230] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:43:23.251] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:43:23.254] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:43:23.257] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:43:24.818] <TB2>     INFO: DUT info: 
[13:43:24.818] <TB2>     INFO: The DUT currently contains the following objects:
[13:43:24.818] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:43:24.818] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:43:24.818] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:43:24.818] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:43:24.818] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.818] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.819] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:43:24.819] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:24.820] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:43:24.821] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:43:24.822] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:43:24.824] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 30887936
[13:43:24.824] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x29a2f90
[13:43:24.824] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x2917770
[13:43:24.824] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f3eb1d94010
[13:43:24.824] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f3eb7fff510
[13:43:24.824] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 30953472 fPxarMemory = 0x7f3eb1d94010
[13:43:24.826] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[13:43:24.827] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[13:43:24.827] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.5 C
[13:43:24.827] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:43:25.228] <TB2>     INFO: enter 'restricted' command line mode
[13:43:25.228] <TB2>     INFO: enter test to run
[13:43:25.228] <TB2>     INFO:   test: FPIXTest no parameter change
[13:43:25.228] <TB2>     INFO:   running: fpixtest
[13:43:25.228] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:43:25.230] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:43:25.230] <TB2>     INFO: ######################################################################
[13:43:25.230] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:43:25.231] <TB2>     INFO: ######################################################################
[13:43:25.234] <TB2>     INFO: ######################################################################
[13:43:25.234] <TB2>     INFO: PixTestPretest::doTest()
[13:43:25.234] <TB2>     INFO: ######################################################################
[13:43:25.236] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:25.236] <TB2>     INFO:    PixTestPretest::programROC() 
[13:43:25.236] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:43.253] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:43:43.253] <TB2>     INFO: IA differences per ROC:  17.7 16.9 17.7 17.7 19.3 18.5 19.3 19.3 18.5 20.1 17.7 18.5 17.7 18.5 18.5 18.5
[13:43:43.323] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:43.323] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:43:43.323] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:43.426] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 68.5312 mA
[13:43:43.527] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.0687 mA
[13:43:43.628] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.6688 mA
[13:43:43.728] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  81 Ia 23.8687 mA
[13:43:43.830] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.2688 mA
[13:43:43.931] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  88 Ia 23.8687 mA
[13:43:44.032] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.8687 mA
[13:43:44.134] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0687 mA
[13:43:44.234] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6688 mA
[13:43:44.335] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 24.6688 mA
[13:43:44.436] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  78 Ia 23.0687 mA
[13:43:44.537] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  84 Ia 24.6688 mA
[13:43:44.638] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  81 Ia 24.6688 mA
[13:43:44.740] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  78 Ia 23.0687 mA
[13:43:44.841] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  84 Ia 24.6688 mA
[13:43:44.942] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  81 Ia 24.6688 mA
[13:43:45.042] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  78 Ia 23.8687 mA
[13:43:45.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.6688 mA
[13:43:45.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  75 Ia 24.6688 mA
[13:43:45.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  72 Ia 23.8687 mA
[13:43:45.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 23.8687 mA
[13:43:45.548] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.6688 mA
[13:43:45.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  75 Ia 24.6688 mA
[13:43:45.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  72 Ia 23.0687 mA
[13:43:45.850] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  78 Ia 24.6688 mA
[13:43:45.950] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  75 Ia 23.8687 mA
[13:43:46.055] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 24.6688 mA
[13:43:46.155] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  75 Ia 23.8687 mA
[13:43:46.257] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.8687 mA
[13:43:46.358] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 25.4688 mA
[13:43:46.459] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  70 Ia 23.0687 mA
[13:43:46.560] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  76 Ia 24.6688 mA
[13:43:46.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  73 Ia 23.8687 mA
[13:43:46.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0687 mA
[13:43:46.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 23.8687 mA
[13:43:46.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.8687 mA
[13:43:47.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.8687 mA
[13:43:47.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8687 mA
[13:43:47.268] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.0687 mA
[13:43:47.369] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  84 Ia 24.6688 mA
[13:43:47.469] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  81 Ia 24.6688 mA
[13:43:47.570] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 23.0687 mA
[13:43:47.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  84 Ia 24.6688 mA
[13:43:47.771] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  81 Ia 24.6688 mA
[13:43:47.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 23.0687 mA
[13:43:47.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  84 Ia 25.4688 mA
[13:43:48.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  76 Ia 23.0687 mA
[13:43:48.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  82 Ia 24.6688 mA
[13:43:48.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  79 Ia 23.8687 mA
[13:43:48.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.8687 mA
[13:43:48.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  81
[13:43:48.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  88
[13:43:48.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[13:43:48.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  78
[13:43:48.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  72
[13:43:48.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  78
[13:43:48.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  75
[13:43:48.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  75
[13:43:48.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  78
[13:43:48.406] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  73
[13:43:48.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[13:43:48.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  78
[13:43:48.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  78
[13:43:48.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  78
[13:43:48.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  79
[13:43:48.407] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[13:43:50.233] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 372.2 mA = 23.2625 mA/ROC
[13:43:50.233] <TB2>     INFO: i(loss) [mA/ROC]:     18.5  19.3  17.7  17.7  18.5  18.5  19.3  18.5  18.5  18.5  19.3  17.7  17.7  18.5  18.5  18.5
[13:43:50.265] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:50.265] <TB2>     INFO:    PixTestPretest::findTiming() 
[13:43:50.265] <TB2>     INFO:    ----------------------------------------------------------------------
[13:43:50.265] <TB2>     INFO: PixTestCmd::init()
[13:43:50.265] <TB2>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[13:43:50.862] <TB2>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[13:45:21.256] <TB2>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[13:45:21.287] <TB2>     INFO: TBM phases:  160MHz: 1, 400MHz: 2, TBM delays: ROC(0/1):5, header/trailer: 1, token: 1
[13:45:21.287] <TB2>     INFO: (success/tries = 100/100), width = 4
[13:45:21.287] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x28 to 0x28
[13:45:21.287] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xed to 0xed
[13:45:21.287] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xed to 0xed
[13:45:21.287] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[13:45:21.287] <TB2>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[13:45:21.290] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:21.290] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:45:21.290] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:21.428] <TB2>     INFO: Expecting 231680 events.
[13:45:26.036] <TB2>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[13:45:26.039] <TB2>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[13:45:28.700] <TB2>     INFO: 231680 events read in total (6557ms).
[13:45:28.704] <TB2>     INFO: Test took 7411ms.
[13:45:29.041] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 77 and Delta(CalDel) = 62
[13:45:29.045] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 99 and Delta(CalDel) = 61
[13:45:29.049] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 72 and Delta(CalDel) = 60
[13:45:29.052] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 74 and Delta(CalDel) = 65
[13:45:29.056] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 75 and Delta(CalDel) = 61
[13:45:29.060] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 84 and Delta(CalDel) = 61
[13:45:29.063] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 77 and Delta(CalDel) = 63
[13:45:29.067] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 61
[13:45:29.070] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:45:29.074] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 79 and Delta(CalDel) = 60
[13:45:29.077] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 97 and Delta(CalDel) = 63
[13:45:29.081] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 83 and Delta(CalDel) = 64
[13:45:29.085] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 99 and Delta(CalDel) = 64
[13:45:29.088] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:45:29.092] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 87 and Delta(CalDel) = 61
[13:45:29.095] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 93 and Delta(CalDel) = 59
[13:45:29.136] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:45:29.171] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:29.171] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:45:29.171] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:29.307] <TB2>     INFO: Expecting 231680 events.
[13:45:37.497] <TB2>     INFO: 231680 events read in total (7475ms).
[13:45:37.502] <TB2>     INFO: Test took 8327ms.
[13:45:37.525] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[13:45:37.844] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:45:37.848] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[13:45:37.851] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 33
[13:45:37.855] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 30.5
[13:45:37.858] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 31
[13:45:37.861] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 156 +/- 31
[13:45:37.865] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 30
[13:45:37.869] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[13:45:37.872] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30.5
[13:45:37.876] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 31.5
[13:45:37.879] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[13:45:37.883] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 32
[13:45:37.886] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30
[13:45:37.890] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 31
[13:45:37.893] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 29.5
[13:45:37.926] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:45:37.926] <TB2>     INFO: CalDel:      138   134   130   152   129   129   156   134   121   130   155   143   147   139   133   125
[13:45:37.926] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:45:37.930] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C0.dat
[13:45:37.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C1.dat
[13:45:37.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C2.dat
[13:45:37.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C3.dat
[13:45:37.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C4.dat
[13:45:37.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C5.dat
[13:45:37.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C6.dat
[13:45:37.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C7.dat
[13:45:37.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C8.dat
[13:45:37.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C9.dat
[13:45:37.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C10.dat
[13:45:37.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C11.dat
[13:45:37.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C12.dat
[13:45:37.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C13.dat
[13:45:37.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C14.dat
[13:45:37.933] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters_C15.dat
[13:45:37.933] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:45:37.933] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:37.933] <TB2>     INFO: PixTestPretest::doTest() done, duration: 132 seconds
[13:45:37.933] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:45:37.993] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[13:45:37.993] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:45:37.996] <TB2>     INFO: ######################################################################
[13:45:37.996] <TB2>     INFO: PixTestAlive::doTest()
[13:45:37.996] <TB2>     INFO: ######################################################################
[13:45:37.998] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:37.998] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:37.998] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:37.000] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:38.349] <TB2>     INFO: Expecting 41600 events.
[13:45:42.415] <TB2>     INFO: 41600 events read in total (3351ms).
[13:45:42.415] <TB2>     INFO: Test took 4415ms.
[13:45:42.423] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:42.423] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66550
[13:45:42.423] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:45:42.800] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:45:42.800] <TB2>     INFO: number of dead pixels (per ROC):     3    7    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:42.800] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     4    7    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:42.803] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:42.803] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:42.803] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:42.804] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:43.151] <TB2>     INFO: Expecting 41600 events.
[13:45:46.135] <TB2>     INFO: 41600 events read in total (2269ms).
[13:45:46.135] <TB2>     INFO: Test took 3331ms.
[13:45:46.135] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:46.135] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:45:46.135] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:45:46.136] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:45:46.541] <TB2>     INFO: PixTestAlive::maskTest() done
[13:45:46.541] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:46.544] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:46.544] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:46.544] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:46.546] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:46.895] <TB2>     INFO: Expecting 41600 events.
[13:45:50.000] <TB2>     INFO: 41600 events read in total (3390ms).
[13:45:50.001] <TB2>     INFO: Test took 4455ms.
[13:45:51.009] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:51.009] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66550
[13:45:51.009] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:45:51.386] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:45:51.386] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:51.386] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:45:51.387] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[13:45:51.394] <TB2>     INFO: ######################################################################
[13:45:51.394] <TB2>     INFO: PixTestTrim::doTest()
[13:45:51.394] <TB2>     INFO: ######################################################################
[13:45:51.397] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:51.397] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:45:51.397] <TB2>     INFO:    ----------------------------------------------------------------------
[13:45:51.474] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:45:51.474] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:45:51.523] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:51.523] <TB2>     INFO:     run 1 of 1
[13:45:51.523] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:51.865] <TB2>     INFO: Expecting 5025280 events.
[13:46:36.222] <TB2>     INFO: 1385088 events read in total (43642ms).
[13:47:19.569] <TB2>     INFO: 2752696 events read in total (86989ms).
[13:48:03.364] <TB2>     INFO: 4133152 events read in total (130784ms).
[13:48:31.928] <TB2>     INFO: 5025280 events read in total (159348ms).
[13:48:31.977] <TB2>     INFO: Test took 160454ms.
[13:48:32.041] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:32.175] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:33.628] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:35.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:36.536] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:37.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:39.422] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:40.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:42.160] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:43.480] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:44.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:46.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:47.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:48.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:50.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:51.522] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:52.841] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:54.234] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 225239040
[13:48:54.238] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.0385 minThrLimit = 89.009 minThrNLimit = 113.234 -> result = 89.0385 -> 89
[13:48:54.238] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.0994 minThrLimit = 91.0873 minThrNLimit = 116.436 -> result = 91.0994 -> 91
[13:48:54.239] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.4872 minThrLimit = 93.4746 minThrNLimit = 116.056 -> result = 93.4872 -> 93
[13:48:54.239] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.474 minThrLimit = 89.4643 minThrNLimit = 110.096 -> result = 89.474 -> 89
[13:48:54.239] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3103 minThrLimit = 86.2899 minThrNLimit = 112.04 -> result = 86.3103 -> 86
[13:48:54.240] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.5291 minThrLimit = 89.5214 minThrNLimit = 116.704 -> result = 89.5291 -> 89
[13:48:54.240] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6031 minThrLimit = 91.602 minThrNLimit = 119.571 -> result = 91.6031 -> 91
[13:48:54.241] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.172 minThrLimit = 85.129 minThrNLimit = 108.955 -> result = 85.172 -> 85
[13:48:54.241] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.7683 minThrLimit = 88.7661 minThrNLimit = 116.957 -> result = 88.7683 -> 88
[13:48:54.241] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.3259 minThrLimit = 86.3025 minThrNLimit = 111.396 -> result = 86.3259 -> 86
[13:48:54.242] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.6245 minThrLimit = 86.5648 minThrNLimit = 111.222 -> result = 86.6245 -> 86
[13:48:54.242] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0487 minThrLimit = 86.9632 minThrNLimit = 112.444 -> result = 87.0487 -> 87
[13:48:54.243] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3199 minThrLimit = 81.3107 minThrNLimit = 104.663 -> result = 81.3199 -> 81
[13:48:54.243] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6927 minThrLimit = 87.6546 minThrNLimit = 112.655 -> result = 87.6927 -> 87
[13:48:54.244] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.4891 minThrLimit = 80.4826 minThrNLimit = 107.084 -> result = 80.4891 -> 80
[13:48:54.244] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.3037 minThrLimit = 90.299 minThrNLimit = 113.415 -> result = 90.3037 -> 90
[13:48:54.244] <TB2>     INFO: ROC 0 VthrComp = 89
[13:48:54.244] <TB2>     INFO: ROC 1 VthrComp = 91
[13:48:54.244] <TB2>     INFO: ROC 2 VthrComp = 93
[13:48:54.245] <TB2>     INFO: ROC 3 VthrComp = 89
[13:48:54.245] <TB2>     INFO: ROC 4 VthrComp = 86
[13:48:54.245] <TB2>     INFO: ROC 5 VthrComp = 89
[13:48:54.246] <TB2>     INFO: ROC 6 VthrComp = 91
[13:48:54.246] <TB2>     INFO: ROC 7 VthrComp = 85
[13:48:54.246] <TB2>     INFO: ROC 8 VthrComp = 88
[13:48:54.247] <TB2>     INFO: ROC 9 VthrComp = 86
[13:48:54.247] <TB2>     INFO: ROC 10 VthrComp = 86
[13:48:54.247] <TB2>     INFO: ROC 11 VthrComp = 87
[13:48:54.247] <TB2>     INFO: ROC 12 VthrComp = 81
[13:48:54.247] <TB2>     INFO: ROC 13 VthrComp = 87
[13:48:54.247] <TB2>     INFO: ROC 14 VthrComp = 80
[13:48:54.247] <TB2>     INFO: ROC 15 VthrComp = 90
[13:48:54.247] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:48:54.247] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:48:54.267] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:54.267] <TB2>     INFO:     run 1 of 1
[13:48:54.267] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:54.625] <TB2>     INFO: Expecting 5025280 events.
[13:49:29.324] <TB2>     INFO: 883584 events read in total (33980ms).
[13:50:04.231] <TB2>     INFO: 1764128 events read in total (68887ms).
[13:50:39.255] <TB2>     INFO: 2644144 events read in total (103911ms).
[13:51:14.005] <TB2>     INFO: 3515840 events read in total (138661ms).
[13:51:49.837] <TB2>     INFO: 4382656 events read in total (174493ms).
[13:52:15.736] <TB2>     INFO: 5025280 events read in total (200392ms).
[13:52:15.812] <TB2>     INFO: Test took 201545ms.
[13:52:15.994] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:16.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:18.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:19.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:21.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:23.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:24.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:26.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:28.541] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:30.103] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:31.655] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:33.208] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:34.766] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:36.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:37.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:39.476] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:41.035] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:42.616] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240930816
[13:52:42.620] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5765 for pixel 17/1 mean/min/max = 44.7907/32.9183/56.6631
[13:52:42.620] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.3867 for pixel 51/13 mean/min/max = 44.1515/32.3345/55.9685
[13:52:42.621] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.0607 for pixel 11/5 mean/min/max = 44.9335/33.7437/56.1232
[13:52:42.622] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.997 for pixel 1/65 mean/min/max = 45.8174/33.5337/58.1012
[13:52:42.622] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.8826 for pixel 20/79 mean/min/max = 43.3799/32.2776/54.4822
[13:52:42.623] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.9457 for pixel 18/16 mean/min/max = 44.4398/33.9087/54.9709
[13:52:42.624] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5 for pixel 19/1 mean/min/max = 45.1595/33.7503/56.5687
[13:52:42.624] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.9388 for pixel 51/20 mean/min/max = 43.7306/32.062/55.3992
[13:52:42.624] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.3735 for pixel 14/20 mean/min/max = 44.5759/34.7487/54.4032
[13:52:42.625] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.1174 for pixel 0/45 mean/min/max = 44.0931/31.9357/56.2505
[13:52:42.625] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.2386 for pixel 51/77 mean/min/max = 43.8641/32.438/55.2901
[13:52:42.625] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.0099 for pixel 6/24 mean/min/max = 43.5975/31.1658/56.0293
[13:52:42.626] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.8096 for pixel 14/1 mean/min/max = 44.0635/32.2125/55.9145
[13:52:42.626] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.9504 for pixel 0/35 mean/min/max = 43.8567/32.4726/55.2407
[13:52:42.626] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 54.5401 for pixel 51/25 mean/min/max = 43.6595/32.7006/54.6185
[13:52:42.627] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 58.6055 for pixel 0/16 mean/min/max = 45.7892/32.9221/58.6563
[13:52:42.627] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:52:42.759] <TB2>     INFO: Expecting 411648 events.
[13:52:50.349] <TB2>     INFO: 411648 events read in total (6876ms).
[13:52:50.355] <TB2>     INFO: Expecting 411648 events.
[13:52:57.893] <TB2>     INFO: 411648 events read in total (6873ms).
[13:52:57.903] <TB2>     INFO: Expecting 411648 events.
[13:53:05.427] <TB2>     INFO: 411648 events read in total (6858ms).
[13:53:05.439] <TB2>     INFO: Expecting 411648 events.
[13:53:12.970] <TB2>     INFO: 411648 events read in total (6867ms).
[13:53:12.983] <TB2>     INFO: Expecting 411648 events.
[13:53:20.587] <TB2>     INFO: 411648 events read in total (6939ms).
[13:53:20.603] <TB2>     INFO: Expecting 411648 events.
[13:53:28.228] <TB2>     INFO: 411648 events read in total (6969ms).
[13:53:28.248] <TB2>     INFO: Expecting 411648 events.
[13:53:35.850] <TB2>     INFO: 411648 events read in total (6954ms).
[13:53:35.873] <TB2>     INFO: Expecting 411648 events.
[13:53:43.450] <TB2>     INFO: 411648 events read in total (6931ms).
[13:53:43.475] <TB2>     INFO: Expecting 411648 events.
[13:53:51.095] <TB2>     INFO: 411648 events read in total (6973ms).
[13:53:51.122] <TB2>     INFO: Expecting 411648 events.
[13:53:58.682] <TB2>     INFO: 411648 events read in total (6921ms).
[13:53:58.711] <TB2>     INFO: Expecting 411648 events.
[13:54:06.284] <TB2>     INFO: 411648 events read in total (6928ms).
[13:54:06.316] <TB2>     INFO: Expecting 411648 events.
[13:54:13.903] <TB2>     INFO: 411648 events read in total (6943ms).
[13:54:13.936] <TB2>     INFO: Expecting 411648 events.
[13:54:21.547] <TB2>     INFO: 411648 events read in total (6974ms).
[13:54:21.585] <TB2>     INFO: Expecting 411648 events.
[13:54:29.092] <TB2>     INFO: 411648 events read in total (6877ms).
[13:54:29.132] <TB2>     INFO: Expecting 411648 events.
[13:54:36.741] <TB2>     INFO: 411648 events read in total (6971ms).
[13:54:36.784] <TB2>     INFO: Expecting 411648 events.
[13:54:44.340] <TB2>     INFO: 411648 events read in total (6927ms).
[13:54:44.385] <TB2>     INFO: Test took 121758ms.
[13:54:44.904] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.369 < 35 for itrim+1 = 101; old thr = 34.8955 ... break
[13:54:44.941] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0937 < 35 for itrim = 103; old thr = 34.2926 ... break
[13:54:44.981] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0075 < 35 for itrim = 103; old thr = 33.8569 ... break
[13:54:45.010] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7069 < 35 for itrim+1 = 103; old thr = 34.6108 ... break
[13:54:45.048] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6106 < 35 for itrim+1 = 94; old thr = 34.8617 ... break
[13:54:45.093] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4127 < 35 for itrim+1 = 108; old thr = 34.6545 ... break
[13:54:45.138] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2044 < 35 for itrim = 106; old thr = 34.0644 ... break
[13:54:45.177] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.345 < 35 for itrim = 95; old thr = 34.5645 ... break
[13:54:45.224] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0011 < 35 for itrim = 106; old thr = 34.7223 ... break
[13:54:45.259] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4115 < 35 for itrim = 102; old thr = 33.7207 ... break
[13:54:45.297] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0825 < 35 for itrim = 98; old thr = 34.1962 ... break
[13:54:45.335] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0192 < 35 for itrim = 102; old thr = 34.3587 ... break
[13:54:45.382] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1642 < 35 for itrim = 109; old thr = 34.6878 ... break
[13:54:45.416] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4687 < 35 for itrim+1 = 90; old thr = 34.5836 ... break
[13:54:45.455] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8257 < 35 for itrim+1 = 99; old thr = 34.4787 ... break
[13:54:45.484] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1203 < 35 for itrim = 101; old thr = 34.3977 ... break
[13:54:45.560] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:54:45.570] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:45.570] <TB2>     INFO:     run 1 of 1
[13:54:45.570] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:45.918] <TB2>     INFO: Expecting 5025280 events.
[13:55:21.400] <TB2>     INFO: 870128 events read in total (34767ms).
[13:55:56.166] <TB2>     INFO: 1738600 events read in total (69533ms).
[13:56:31.018] <TB2>     INFO: 2606808 events read in total (104385ms).
[13:57:05.696] <TB2>     INFO: 3465568 events read in total (139063ms).
[13:57:40.565] <TB2>     INFO: 4320328 events read in total (173932ms).
[13:58:09.193] <TB2>     INFO: 5025280 events read in total (202560ms).
[13:58:09.274] <TB2>     INFO: Test took 203704ms.
[13:58:09.457] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:09.856] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:11.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:12.924] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:14.502] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:16.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:17.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:19.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:20.660] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:22.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:23.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:25.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:26.704] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:28.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:29.750] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:31.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:32.799] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:34.365] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 273620992
[13:58:34.367] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.756362 .. 81.732505
[13:58:34.442] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 91 (-1/-1) hits flags = 528 (plus default)
[13:58:34.452] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:34.452] <TB2>     INFO:     run 1 of 1
[13:58:34.452] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:34.795] <TB2>     INFO: Expecting 3028480 events.
[13:59:11.011] <TB2>     INFO: 980536 events read in total (35501ms).
[13:59:46.903] <TB2>     INFO: 1957984 events read in total (71394ms).
[14:00:23.135] <TB2>     INFO: 2926000 events read in total (107626ms).
[14:00:27.205] <TB2>     INFO: 3028480 events read in total (111695ms).
[14:00:27.242] <TB2>     INFO: Test took 112790ms.
[14:00:27.329] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:27.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:00:28.757] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:00:29.999] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:00:31.265] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:00:32.518] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:00:33.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:00:35.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:00:36.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:00:37.545] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:00:38.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:00:40.045] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:00:41.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:00:42.542] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:00:43.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:00:45.048] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:00:46.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:00:47.548] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 354623488
[14:00:47.628] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.601045 .. 65.634803
[14:00:47.704] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 75 (-1/-1) hits flags = 528 (plus default)
[14:00:47.715] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:00:47.715] <TB2>     INFO:     run 1 of 1
[14:00:47.715] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:00:48.058] <TB2>     INFO: Expecting 2396160 events.
[14:01:25.602] <TB2>     INFO: 1019464 events read in total (36829ms).
[14:02:03.610] <TB2>     INFO: 2036584 events read in total (74837ms).
[14:02:16.886] <TB2>     INFO: 2396160 events read in total (88114ms).
[14:02:16.925] <TB2>     INFO: Test took 89211ms.
[14:02:16.994] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:17.134] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:18.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:19.408] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:20.547] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:21.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:22.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:23.956] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:25.098] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:26.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:27.353] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:28.482] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:29.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:30.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:31.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:32.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:34.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:35.249] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414093312
[14:02:35.330] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.821713 .. 57.018028
[14:02:35.404] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 67 (-1/-1) hits flags = 528 (plus default)
[14:02:35.414] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:35.414] <TB2>     INFO:     run 1 of 1
[14:02:35.414] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:35.757] <TB2>     INFO: Expecting 1963520 events.
[14:03:13.652] <TB2>     INFO: 1030280 events read in total (37181ms).
[14:03:47.599] <TB2>     INFO: 1963520 events read in total (71128ms).
[14:03:47.623] <TB2>     INFO: Test took 72209ms.
[14:03:47.675] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:47.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:48.947] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:50.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:51.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:52.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:53.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:55.105] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:56.488] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:57.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:58.638] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:59.710] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:00.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:01.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:02.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:03.995] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:05.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:06.140] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414359552
[14:04:06.223] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.310040 .. 57.018028
[14:04:06.300] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 67 (-1/-1) hits flags = 528 (plus default)
[14:04:06.310] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:06.310] <TB2>     INFO:     run 1 of 1
[14:04:06.310] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:06.658] <TB2>     INFO: Expecting 1896960 events.
[14:04:44.707] <TB2>     INFO: 1014488 events read in total (37334ms).
[14:05:17.279] <TB2>     INFO: 1896960 events read in total (69906ms).
[14:05:17.301] <TB2>     INFO: Test took 70991ms.
[14:05:17.352] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:17.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:18.531] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:19.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:20.664] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:21.725] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:22.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:23.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:24.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:25.002] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:27.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:28.131] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:29.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:30.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:31.330] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:32.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:33.474] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:34.545] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 414359552
[14:05:34.627] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:05:34.627] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:05:34.638] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:05:34.638] <TB2>     INFO:     run 1 of 1
[14:05:34.638] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:34.980] <TB2>     INFO: Expecting 1364480 events.
[14:06:14.729] <TB2>     INFO: 1075936 events read in total (39034ms).
[14:06:25.512] <TB2>     INFO: 1364480 events read in total (49817ms).
[14:06:25.526] <TB2>     INFO: Test took 50888ms.
[14:06:25.558] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:25.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:26.601] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:27.566] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:28.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:29.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:30.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:31.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:32.393] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:33.360] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:34.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:35.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:36.264] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:37.228] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:38.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:39.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:40.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:41.102] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423542784
[14:06:41.135] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C0.dat
[14:06:41.135] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C1.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C2.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C3.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C4.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C5.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C6.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C7.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C8.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C9.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C10.dat
[14:06:41.136] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C11.dat
[14:06:41.137] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C12.dat
[14:06:41.137] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C13.dat
[14:06:41.137] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C14.dat
[14:06:41.137] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C15.dat
[14:06:41.137] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C0.dat
[14:06:41.145] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C1.dat
[14:06:41.152] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C2.dat
[14:06:41.159] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C3.dat
[14:06:41.166] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C4.dat
[14:06:41.173] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C5.dat
[14:06:41.179] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C6.dat
[14:06:41.186] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C7.dat
[14:06:41.193] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C8.dat
[14:06:41.199] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C9.dat
[14:06:41.206] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C10.dat
[14:06:41.213] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C11.dat
[14:06:41.219] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C12.dat
[14:06:41.226] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C13.dat
[14:06:41.233] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C14.dat
[14:06:41.239] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//trimParameters35_C15.dat
[14:06:41.246] <TB2>     INFO: PixTestTrim::trimTest() done
[14:06:41.246] <TB2>     INFO: vtrim:     101 103 103 103  94 108 106  95 106 102  98 102 109  90  99 101 
[14:06:41.246] <TB2>     INFO: vthrcomp:   89  91  93  89  86  89  91  85  88  86  86  87  81  87  80  90 
[14:06:41.246] <TB2>     INFO: vcal mean:  34.97  34.91  35.00  35.00  34.98  35.00  35.05  34.98  35.05  35.09  34.99  34.94  34.99  34.99  34.98  35.01 
[14:06:41.246] <TB2>     INFO: vcal RMS:    1.24   1.55   0.81   0.84   0.76   0.76   0.79   0.79   0.74   0.79   0.77   0.86   0.82   0.79   0.76   0.82 
[14:06:41.246] <TB2>     INFO: bits mean:   9.68   9.85   9.75   9.20   9.91   9.64   9.63   9.87   9.63   9.75   9.51  10.44  10.03   9.61  10.06   8.74 
[14:06:41.246] <TB2>     INFO: bits RMS:    2.55   2.54   2.43   2.64   2.69   2.43   2.48   2.70   2.35   2.71   2.85   2.49   2.56   2.75   2.48   2.93 
[14:06:41.257] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:41.257] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:06:41.257] <TB2>     INFO:    ----------------------------------------------------------------------
[14:06:41.261] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:06:41.261] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:06:41.272] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:06:41.272] <TB2>     INFO:     run 1 of 1
[14:06:41.272] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:41.614] <TB2>     INFO: Expecting 4160000 events.
[14:07:26.724] <TB2>     INFO: 1085125 events read in total (44395ms).
[14:08:11.461] <TB2>     INFO: 2161455 events read in total (89132ms).
[14:08:55.522] <TB2>     INFO: 3224785 events read in total (133193ms).
[14:09:34.102] <TB2>     INFO: 4160000 events read in total (171773ms).
[14:09:34.160] <TB2>     INFO: Test took 172888ms.
[14:09:34.298] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:34.600] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:36.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:38.304] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:40.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:42.024] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:43.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:45.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:47.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:49.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:51.653] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:53.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:55.446] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:57.327] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:59.206] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:01.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:02.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:04.823] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 465715200
[14:10:04.824] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:10:04.897] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:10:04.897] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 189 (-1/-1) hits flags = 528 (plus default)
[14:10:04.908] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:10:04.908] <TB2>     INFO:     run 1 of 1
[14:10:04.908] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:10:05.261] <TB2>     INFO: Expecting 3952000 events.
[14:10:49.337] <TB2>     INFO: 1071385 events read in total (43361ms).
[14:11:32.747] <TB2>     INFO: 2131595 events read in total (86771ms).
[14:12:16.582] <TB2>     INFO: 3179080 events read in total (130606ms).
[14:12:48.847] <TB2>     INFO: 3952000 events read in total (162871ms).
[14:12:48.907] <TB2>     INFO: Test took 163999ms.
[14:12:49.044] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:12:49.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:12:51.243] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:12:53.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:12:54.943] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:12:56.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:12:58.620] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:13:00.462] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:13:02.284] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:13:04.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:13:05.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:13:07.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:13:09.585] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:13:11.405] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:13:13.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:13:15.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:13:16.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:13:18.751] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 465973248
[14:13:18.752] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:13:18.825] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:13:18.825] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[14:13:18.836] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:13:18.836] <TB2>     INFO:     run 1 of 1
[14:13:18.836] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:19.180] <TB2>     INFO: Expecting 3660800 events.
[14:14:04.144] <TB2>     INFO: 1106305 events read in total (44249ms).
[14:14:49.031] <TB2>     INFO: 2198135 events read in total (89136ms).
[14:15:32.553] <TB2>     INFO: 3278560 events read in total (132658ms).
[14:15:48.245] <TB2>     INFO: 3660800 events read in total (148350ms).
[14:15:48.309] <TB2>     INFO: Test took 149473ms.
[14:15:48.431] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:48.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:50.475] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:52.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:54.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:55.785] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:57.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:59.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:01.084] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:02.859] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:04.632] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:06.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:08.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:09.920] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:11.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:13.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:15.270] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:17.047] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 467591168
[14:16:17.048] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:16:17.121] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:16:17.121] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[14:16:17.132] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:16:17.132] <TB2>     INFO:     run 1 of 1
[14:16:17.132] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:17.482] <TB2>     INFO: Expecting 3723200 events.
[14:17:02.046] <TB2>     INFO: 1097205 events read in total (43849ms).
[14:17:46.281] <TB2>     INFO: 2181840 events read in total (88084ms).
[14:18:30.466] <TB2>     INFO: 3254820 events read in total (132269ms).
[14:18:49.979] <TB2>     INFO: 3723200 events read in total (151782ms).
[14:18:50.035] <TB2>     INFO: Test took 152903ms.
[14:18:50.158] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:50.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:52.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:53.994] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:55.778] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:57.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:59.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:01.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:02.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:04.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:06.426] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:08.209] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:09.989] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:11.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:13.562] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:15.351] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:17.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:18.928] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 472432640
[14:19:18.929] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:19:18.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:19:18.003] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[14:19:19.013] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:19:19.013] <TB2>     INFO:     run 1 of 1
[14:19:19.013] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:19.357] <TB2>     INFO: Expecting 3702400 events.
[14:20:04.371] <TB2>     INFO: 1099830 events read in total (44299ms).
[14:20:49.254] <TB2>     INFO: 2186560 events read in total (89182ms).
[14:21:33.949] <TB2>     INFO: 3260755 events read in total (133878ms).
[14:21:52.354] <TB2>     INFO: 3702400 events read in total (152282ms).
[14:21:52.407] <TB2>     INFO: Test took 153394ms.
[14:21:52.529] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:52.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:54.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:56.321] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:58.100] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:59.888] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:01.663] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:03.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:05.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:06.980] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:08.759] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:10.527] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:12.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:14.068] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:15.857] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:17.636] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:19.403] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:21.182] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 472567808
[14:22:21.183] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.19494, thr difference RMS: 1.29296
[14:22:21.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.57953, thr difference RMS: 1.38586
[14:22:21.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.29653, thr difference RMS: 1.59646
[14:22:21.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.64421, thr difference RMS: 1.59501
[14:22:21.184] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.00598, thr difference RMS: 1.19831
[14:22:21.185] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.10905, thr difference RMS: 1.22807
[14:22:21.185] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 9.72525, thr difference RMS: 1.48746
[14:22:21.185] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.33544, thr difference RMS: 1.1928
[14:22:21.185] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.05329, thr difference RMS: 1.20965
[14:22:21.186] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.15927, thr difference RMS: 1.17807
[14:22:21.186] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.997, thr difference RMS: 1.27709
[14:22:21.186] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.9783, thr difference RMS: 1.29019
[14:22:21.186] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.08102, thr difference RMS: 1.15597
[14:22:21.187] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.87067, thr difference RMS: 1.22764
[14:22:21.187] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.17287, thr difference RMS: 1.12082
[14:22:21.187] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.43002, thr difference RMS: 1.51451
[14:22:21.187] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.23855, thr difference RMS: 1.29029
[14:22:21.188] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.60688, thr difference RMS: 1.36732
[14:22:21.188] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.33487, thr difference RMS: 1.57008
[14:22:21.188] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.59757, thr difference RMS: 1.5582
[14:22:21.188] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 7.98725, thr difference RMS: 1.16832
[14:22:21.188] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.08729, thr difference RMS: 1.22993
[14:22:21.189] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 9.82595, thr difference RMS: 1.46069
[14:22:21.189] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.33744, thr difference RMS: 1.18123
[14:22:21.189] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.01675, thr difference RMS: 1.2026
[14:22:21.189] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.08691, thr difference RMS: 1.16782
[14:22:21.190] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.91972, thr difference RMS: 1.27099
[14:22:21.190] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.99153, thr difference RMS: 1.32347
[14:22:21.190] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 7.94032, thr difference RMS: 1.14158
[14:22:21.190] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.93782, thr difference RMS: 1.27272
[14:22:21.191] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.22807, thr difference RMS: 1.1185
[14:22:21.191] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.43062, thr difference RMS: 1.49067
[14:22:21.191] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.35123, thr difference RMS: 1.28301
[14:22:21.191] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.74868, thr difference RMS: 1.38956
[14:22:21.191] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.52374, thr difference RMS: 1.57506
[14:22:21.192] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.59028, thr difference RMS: 1.56546
[14:22:21.192] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.14838, thr difference RMS: 1.19726
[14:22:21.192] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.17033, thr difference RMS: 1.22313
[14:22:21.192] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 9.98117, thr difference RMS: 1.39764
[14:22:21.193] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.41758, thr difference RMS: 1.19332
[14:22:21.193] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.07401, thr difference RMS: 1.19556
[14:22:21.193] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.10423, thr difference RMS: 1.16153
[14:22:21.193] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.9642, thr difference RMS: 1.27105
[14:22:21.193] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.12833, thr difference RMS: 1.27901
[14:22:21.194] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 7.95968, thr difference RMS: 1.13333
[14:22:21.194] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.98426, thr difference RMS: 1.24596
[14:22:21.194] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.26335, thr difference RMS: 1.10428
[14:22:21.194] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.50205, thr difference RMS: 1.48201
[14:22:21.195] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.45962, thr difference RMS: 1.2637
[14:22:21.195] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.81749, thr difference RMS: 1.37367
[14:22:21.195] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.68448, thr difference RMS: 1.57607
[14:22:21.195] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.56698, thr difference RMS: 1.58556
[14:22:21.195] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.2989, thr difference RMS: 1.18891
[14:22:21.196] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.20611, thr difference RMS: 1.21721
[14:22:21.196] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.1876, thr difference RMS: 1.39527
[14:22:21.196] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.53326, thr difference RMS: 1.18975
[14:22:21.196] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.2146, thr difference RMS: 1.18547
[14:22:21.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.17866, thr difference RMS: 1.15661
[14:22:21.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.06898, thr difference RMS: 1.24584
[14:22:21.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.28273, thr difference RMS: 1.26647
[14:22:21.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 7.99761, thr difference RMS: 1.12304
[14:22:21.197] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.16539, thr difference RMS: 1.21916
[14:22:21.198] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.27091, thr difference RMS: 1.10181
[14:22:21.198] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.58115, thr difference RMS: 1.49125
[14:22:21.304] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:22:21.307] <TB2>     INFO: PixTestTrim::doTest() done, duration: 2189 seconds
[14:22:21.307] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:22:22.014] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:22:22.014] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:22:22.017] <TB2>     INFO: ######################################################################
[14:22:22.017] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:22:22.017] <TB2>     INFO: ######################################################################
[14:22:22.017] <TB2>     INFO:    ----------------------------------------------------------------------
[14:22:22.018] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:22:22.018] <TB2>     INFO:    ----------------------------------------------------------------------
[14:22:22.018] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:22:22.028] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:22:22.028] <TB2>     INFO:     run 1 of 1
[14:22:22.028] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:22.372] <TB2>     INFO: Expecting 59072000 events.
[14:22:51.364] <TB2>     INFO: 1073200 events read in total (28277ms).
[14:23:19.480] <TB2>     INFO: 2142000 events read in total (56393ms).
[14:23:47.749] <TB2>     INFO: 3211000 events read in total (84663ms).
[14:24:16.080] <TB2>     INFO: 4282200 events read in total (112993ms).
[14:24:44.368] <TB2>     INFO: 5350000 events read in total (141281ms).
[14:25:12.653] <TB2>     INFO: 6418400 events read in total (169566ms).
[14:25:40.002] <TB2>     INFO: 7491000 events read in total (197915ms).
[14:26:09.233] <TB2>     INFO: 8559400 events read in total (226146ms).
[14:26:37.497] <TB2>     INFO: 9627400 events read in total (254410ms).
[14:27:05.861] <TB2>     INFO: 10699000 events read in total (282774ms).
[14:27:34.118] <TB2>     INFO: 11767800 events read in total (311031ms).
[14:28:02.378] <TB2>     INFO: 12836400 events read in total (339291ms).
[14:28:30.722] <TB2>     INFO: 13908400 events read in total (367635ms).
[14:28:59.074] <TB2>     INFO: 14976800 events read in total (395987ms).
[14:29:27.375] <TB2>     INFO: 16044800 events read in total (424288ms).
[14:29:55.646] <TB2>     INFO: 17115600 events read in total (452559ms).
[14:30:23.982] <TB2>     INFO: 18185600 events read in total (480895ms).
[14:30:52.278] <TB2>     INFO: 19254400 events read in total (509191ms).
[14:31:20.595] <TB2>     INFO: 20325800 events read in total (537508ms).
[14:31:48.903] <TB2>     INFO: 21395000 events read in total (565816ms).
[14:32:17.143] <TB2>     INFO: 22462800 events read in total (594056ms).
[14:32:45.520] <TB2>     INFO: 23533400 events read in total (622433ms).
[14:33:13.812] <TB2>     INFO: 24603800 events read in total (650725ms).
[14:33:42.168] <TB2>     INFO: 25672200 events read in total (679081ms).
[14:34:10.551] <TB2>     INFO: 26743000 events read in total (707464ms).
[14:34:38.937] <TB2>     INFO: 27813000 events read in total (735850ms).
[14:35:07.328] <TB2>     INFO: 28881600 events read in total (764241ms).
[14:35:35.565] <TB2>     INFO: 29952600 events read in total (792478ms).
[14:36:03.917] <TB2>     INFO: 31022000 events read in total (820830ms).
[14:36:32.252] <TB2>     INFO: 32090200 events read in total (849165ms).
[14:37:00.570] <TB2>     INFO: 33159800 events read in total (877483ms).
[14:37:28.978] <TB2>     INFO: 34230400 events read in total (905891ms).
[14:37:57.278] <TB2>     INFO: 35298800 events read in total (934191ms).
[14:38:25.593] <TB2>     INFO: 36366200 events read in total (962506ms).
[14:38:54.109] <TB2>     INFO: 37438000 events read in total (991022ms).
[14:39:22.338] <TB2>     INFO: 38506200 events read in total (1019251ms).
[14:39:50.794] <TB2>     INFO: 39574400 events read in total (1047707ms).
[14:40:19.245] <TB2>     INFO: 40645000 events read in total (1076158ms).
[14:40:47.654] <TB2>     INFO: 41714000 events read in total (1104567ms).
[14:41:15.003] <TB2>     INFO: 42781400 events read in total (1132916ms).
[14:41:44.320] <TB2>     INFO: 43849200 events read in total (1161233ms).
[14:42:12.653] <TB2>     INFO: 44920800 events read in total (1189566ms).
[14:42:41.143] <TB2>     INFO: 45989000 events read in total (1218056ms).
[14:43:09.582] <TB2>     INFO: 47056000 events read in total (1246495ms).
[14:43:38.070] <TB2>     INFO: 48123200 events read in total (1274983ms).
[14:44:06.733] <TB2>     INFO: 49193200 events read in total (1303646ms).
[14:44:35.131] <TB2>     INFO: 50262000 events read in total (1332044ms).
[14:45:03.147] <TB2>     INFO: 51329200 events read in total (1360060ms).
[14:45:31.134] <TB2>     INFO: 52396400 events read in total (1388047ms).
[14:45:59.130] <TB2>     INFO: 53464200 events read in total (1416043ms).
[14:46:26.346] <TB2>     INFO: 54533400 events read in total (1443260ms).
[14:46:54.615] <TB2>     INFO: 55601800 events read in total (1471528ms).
[14:47:22.714] <TB2>     INFO: 56668800 events read in total (1499627ms).
[14:47:50.932] <TB2>     INFO: 57735800 events read in total (1527845ms).
[14:48:19.171] <TB2>     INFO: 58804400 events read in total (1556084ms).
[14:48:26.630] <TB2>     INFO: 59072000 events read in total (1563543ms).
[14:48:26.650] <TB2>     INFO: Test took 1564623ms.
[14:48:26.707] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:26.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:48:26.847] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:28.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:48:28.019] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:29.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:48:29.165] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:30.338] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:48:30.338] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:31.492] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:48:31.492] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:32.645] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:48:32.645] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:33.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:48:33.803] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:34.962] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:48:34.962] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:36.130] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:48:36.130] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:37.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:48:37.279] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:38.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:48:38.452] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:39.618] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:48:39.618] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:40.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:48:40.769] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:41.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:48:41.949] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:43.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:48:43.125] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:44.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:48:44.311] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:48:45.482] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498073600
[14:48:45.513] <TB2>     INFO: PixTestScurves::scurves() done 
[14:48:45.513] <TB2>     INFO: Vcal mean:  35.00  34.99  35.10  35.13  35.04  35.07  35.11  35.02  35.07  35.08  35.04  35.00  35.00  35.00  35.02  35.04 
[14:48:45.513] <TB2>     INFO: Vcal RMS:    1.17   1.53   0.69   0.70   0.63   0.61   0.66   0.66   0.60   0.66   0.65   0.74   0.69   0.65   0.63   0.70 
[14:48:45.513] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:48:45.587] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:48:45.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:48:45.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:48:45.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:48:45.587] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:48:45.587] <TB2>     INFO: ######################################################################
[14:48:45.587] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:48:45.587] <TB2>     INFO: ######################################################################
[14:48:45.590] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:48:45.933] <TB2>     INFO: Expecting 41600 events.
[14:48:50.013] <TB2>     INFO: 41600 events read in total (3365ms).
[14:48:50.013] <TB2>     INFO: Test took 4423ms.
[14:48:50.022] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:50.022] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66551
[14:48:50.022] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:48:50.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 42, 7] has eff 0/10
[14:48:50.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 42, 7]
[14:48:50.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 44, 10] has eff 0/10
[14:48:50.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 44, 10]
[14:48:50.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 49, 13] has eff 0/10
[14:48:50.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 49, 13]
[14:48:50.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 3] has eff 0/10
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 3]
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 4] has eff 0/10
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 4]
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 5] has eff 0/10
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 5]
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 6] has eff 0/10
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 6]
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 7] has eff 0/10
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 7]
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [1, 0, 9] has eff 0/10
[14:48:50.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [1, 0, 9]
[14:48:50.031] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 9
[14:48:50.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:48:50.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:48:50.032] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:48:50.370] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:48:50.716] <TB2>     INFO: Expecting 41600 events.
[14:48:54.818] <TB2>     INFO: 41600 events read in total (3387ms).
[14:48:54.818] <TB2>     INFO: Test took 4448ms.
[14:48:54.826] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:54.826] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66552
[14:48:54.826] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.174
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 192
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.808
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 165
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.765
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 168
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.491
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 175
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.319
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 179
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.947
[14:48:54.831] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,10] phvalue 179
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.863
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 193
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.005
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 172
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.225
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 177
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.672
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,7] phvalue 175
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.488
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.778
[14:48:54.832] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.151
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.262
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.811
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.178
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:48:54.833] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:48:54.922] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:48:55.265] <TB2>     INFO: Expecting 41600 events.
[14:48:59.395] <TB2>     INFO: 41600 events read in total (3416ms).
[14:48:59.396] <TB2>     INFO: Test took 4474ms.
[14:48:59.404] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:48:59.404] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66551
[14:48:59.404] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:48:59.408] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:48:59.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 49minph_roc = 2
[14:48:59.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.974
[14:48:59.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 81
[14:48:59.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.4511
[14:48:59.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 57
[14:48:59.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 52.2551
[14:48:59.409] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,30] phvalue 52
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1074
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,31] phvalue 67
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.8248
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 75
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9948
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,32] phvalue 77
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 97.2288
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 98
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.5978
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,44] phvalue 68
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2136
[14:48:59.410] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,61] phvalue 77
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7831
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 75
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.2446
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 68
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.8951
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 69
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.136
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 73
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8294
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [11 ,48] phvalue 73
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.368
[14:48:59.411] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,13] phvalue 77
[14:48:59.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0918
[14:48:59.412] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 62
[14:48:59.414] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 0 0
[14:48:59.825] <TB2>     INFO: Expecting 2560 events.
[14:49:00.784] <TB2>     INFO: 2560 events read in total (245ms).
[14:49:00.784] <TB2>     INFO: Test took 1370ms.
[14:49:00.784] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:00.785] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 1 1
[14:49:01.292] <TB2>     INFO: Expecting 2560 events.
[14:49:02.247] <TB2>     INFO: 2560 events read in total (242ms).
[14:49:02.248] <TB2>     INFO: Test took 1463ms.
[14:49:02.248] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:02.248] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 30, 2 2
[14:49:02.756] <TB2>     INFO: Expecting 2560 events.
[14:49:03.713] <TB2>     INFO: 2560 events read in total (243ms).
[14:49:03.714] <TB2>     INFO: Test took 1466ms.
[14:49:03.714] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:03.714] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 31, 3 3
[14:49:04.221] <TB2>     INFO: Expecting 2560 events.
[14:49:05.179] <TB2>     INFO: 2560 events read in total (243ms).
[14:49:05.179] <TB2>     INFO: Test took 1465ms.
[14:49:05.179] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:05.180] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 4 4
[14:49:05.687] <TB2>     INFO: Expecting 2560 events.
[14:49:06.645] <TB2>     INFO: 2560 events read in total (243ms).
[14:49:06.645] <TB2>     INFO: Test took 1465ms.
[14:49:06.645] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:06.645] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 32, 5 5
[14:49:07.153] <TB2>     INFO: Expecting 2560 events.
[14:49:08.112] <TB2>     INFO: 2560 events read in total (244ms).
[14:49:08.112] <TB2>     INFO: Test took 1467ms.
[14:49:08.112] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:08.113] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 6 6
[14:49:08.619] <TB2>     INFO: Expecting 2560 events.
[14:49:09.580] <TB2>     INFO: 2560 events read in total (246ms).
[14:49:09.580] <TB2>     INFO: Test took 1467ms.
[14:49:09.580] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:09.580] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 44, 7 7
[14:49:10.088] <TB2>     INFO: Expecting 2560 events.
[14:49:11.046] <TB2>     INFO: 2560 events read in total (244ms).
[14:49:11.046] <TB2>     INFO: Test took 1465ms.
[14:49:11.046] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:11.047] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 61, 8 8
[14:49:11.554] <TB2>     INFO: Expecting 2560 events.
[14:49:12.512] <TB2>     INFO: 2560 events read in total (243ms).
[14:49:12.513] <TB2>     INFO: Test took 1466ms.
[14:49:12.513] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:12.514] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 9 9
[14:49:13.020] <TB2>     INFO: Expecting 2560 events.
[14:49:13.978] <TB2>     INFO: 2560 events read in total (243ms).
[14:49:13.978] <TB2>     INFO: Test took 1464ms.
[14:49:13.978] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:13.979] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 10 10
[14:49:14.486] <TB2>     INFO: Expecting 2560 events.
[14:49:15.445] <TB2>     INFO: 2560 events read in total (244ms).
[14:49:15.446] <TB2>     INFO: Test took 1467ms.
[14:49:15.446] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:15.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 11 11
[14:49:15.953] <TB2>     INFO: Expecting 2560 events.
[14:49:16.910] <TB2>     INFO: 2560 events read in total (242ms).
[14:49:16.910] <TB2>     INFO: Test took 1463ms.
[14:49:16.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:16.912] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 12 12
[14:49:17.418] <TB2>     INFO: Expecting 2560 events.
[14:49:18.376] <TB2>     INFO: 2560 events read in total (243ms).
[14:49:18.376] <TB2>     INFO: Test took 1464ms.
[14:49:18.376] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:18.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 11, 48, 13 13
[14:49:18.884] <TB2>     INFO: Expecting 2560 events.
[14:49:19.844] <TB2>     INFO: 2560 events read in total (245ms).
[14:49:19.845] <TB2>     INFO: Test took 1468ms.
[14:49:19.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:19.845] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 13, 14 14
[14:49:20.352] <TB2>     INFO: Expecting 2560 events.
[14:49:21.312] <TB2>     INFO: 2560 events read in total (245ms).
[14:49:21.313] <TB2>     INFO: Test took 1468ms.
[14:49:21.313] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:21.313] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[14:49:21.821] <TB2>     INFO: Expecting 2560 events.
[14:49:22.779] <TB2>     INFO: 2560 events read in total (244ms).
[14:49:22.779] <TB2>     INFO: Test took 1467ms.
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC4
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC6
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:49:22.780] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[14:49:22.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:49:22.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC10
[14:49:22.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[14:49:22.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[14:49:22.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[14:49:22.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[14:49:22.781] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[14:49:22.783] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:49:23.289] <TB2>     INFO: Expecting 655360 events.
[14:49:35.076] <TB2>     INFO: 655360 events read in total (11072ms).
[14:49:35.088] <TB2>     INFO: Expecting 655360 events.
[14:49:46.725] <TB2>     INFO: 655360 events read in total (11073ms).
[14:49:46.740] <TB2>     INFO: Expecting 655360 events.
[14:49:58.382] <TB2>     INFO: 655360 events read in total (11074ms).
[14:49:58.402] <TB2>     INFO: Expecting 655360 events.
[14:50:09.993] <TB2>     INFO: 655360 events read in total (11033ms).
[14:50:10.017] <TB2>     INFO: Expecting 655360 events.
[14:50:21.645] <TB2>     INFO: 655360 events read in total (11072ms).
[14:50:21.673] <TB2>     INFO: Expecting 655360 events.
[14:50:33.299] <TB2>     INFO: 655360 events read in total (11078ms).
[14:50:33.331] <TB2>     INFO: Expecting 655360 events.
[14:50:44.965] <TB2>     INFO: 655360 events read in total (11084ms).
[14:50:44.001] <TB2>     INFO: Expecting 655360 events.
[14:50:56.622] <TB2>     INFO: 655360 events read in total (11076ms).
[14:50:56.664] <TB2>     INFO: Expecting 655360 events.
[14:51:08.266] <TB2>     INFO: 655360 events read in total (11063ms).
[14:51:08.312] <TB2>     INFO: Expecting 655360 events.
[14:51:19.925] <TB2>     INFO: 655360 events read in total (11082ms).
[14:51:19.974] <TB2>     INFO: Expecting 655360 events.
[14:51:31.597] <TB2>     INFO: 655360 events read in total (11089ms).
[14:51:31.651] <TB2>     INFO: Expecting 655360 events.
[14:51:43.353] <TB2>     INFO: 655360 events read in total (11175ms).
[14:51:43.411] <TB2>     INFO: Expecting 655360 events.
[14:51:55.077] <TB2>     INFO: 655360 events read in total (11139ms).
[14:51:55.141] <TB2>     INFO: Expecting 655360 events.
[14:52:06.779] <TB2>     INFO: 655360 events read in total (11112ms).
[14:52:06.846] <TB2>     INFO: Expecting 655360 events.
[14:52:18.494] <TB2>     INFO: 655360 events read in total (11121ms).
[14:52:18.563] <TB2>     INFO: Expecting 655360 events.
[14:52:30.338] <TB2>     INFO: 655360 events read in total (11248ms).
[14:52:30.412] <TB2>     INFO: Test took 187629ms.
[14:52:30.504] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:30.812] <TB2>     INFO: Expecting 655360 events.
[14:52:42.636] <TB2>     INFO: 655360 events read in total (11109ms).
[14:52:42.647] <TB2>     INFO: Expecting 655360 events.
[14:52:54.306] <TB2>     INFO: 655360 events read in total (11095ms).
[14:52:54.322] <TB2>     INFO: Expecting 655360 events.
[14:53:05.988] <TB2>     INFO: 655360 events read in total (11100ms).
[14:53:06.008] <TB2>     INFO: Expecting 655360 events.
[14:53:17.599] <TB2>     INFO: 655360 events read in total (11034ms).
[14:53:17.624] <TB2>     INFO: Expecting 655360 events.
[14:53:29.270] <TB2>     INFO: 655360 events read in total (11086ms).
[14:53:29.298] <TB2>     INFO: Expecting 655360 events.
[14:53:40.977] <TB2>     INFO: 655360 events read in total (11124ms).
[14:53:41.009] <TB2>     INFO: Expecting 655360 events.
[14:53:52.716] <TB2>     INFO: 655360 events read in total (11156ms).
[14:53:52.753] <TB2>     INFO: Expecting 655360 events.
[14:54:04.408] <TB2>     INFO: 655360 events read in total (11112ms).
[14:54:04.448] <TB2>     INFO: Expecting 655360 events.
[14:54:16.158] <TB2>     INFO: 655360 events read in total (11170ms).
[14:54:16.203] <TB2>     INFO: Expecting 655360 events.
[14:54:27.895] <TB2>     INFO: 655360 events read in total (11156ms).
[14:54:27.944] <TB2>     INFO: Expecting 655360 events.
[14:54:39.501] <TB2>     INFO: 655360 events read in total (11030ms).
[14:54:39.555] <TB2>     INFO: Expecting 655360 events.
[14:54:50.954] <TB2>     INFO: 655360 events read in total (10870ms).
[14:54:51.011] <TB2>     INFO: Expecting 655360 events.
[14:55:03.110] <TB2>     INFO: 655360 events read in total (11571ms).
[14:55:03.178] <TB2>     INFO: Expecting 655360 events.
[14:55:15.316] <TB2>     INFO: 655360 events read in total (11611ms).
[14:55:15.392] <TB2>     INFO: Expecting 655360 events.
[14:55:26.710] <TB2>     INFO: 655360 events read in total (10791ms).
[14:55:26.781] <TB2>     INFO: Expecting 655360 events.
[14:55:38.174] <TB2>     INFO: 655360 events read in total (10867ms).
[14:55:38.248] <TB2>     INFO: Test took 187745ms.
[14:55:38.417] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:55:38.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:55:38.418] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:55:38.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:55:38.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:55:38.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:55:38.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:55:38.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:55:38.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:55:38.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:55:38.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.422] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:55:38.422] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.422] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:55:38.422] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:55:38.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:55:38.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:55:38.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:38.424] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:55:38.424] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.430] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.437] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.444] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.451] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.458] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.465] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.472] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.479] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:55:38.485] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.492] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.499] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.505] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:55:38.512] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:55:38.519] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:55:38.525] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:55:38.532] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:55:38.539] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:55:38.545] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.552] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:55:38.559] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.566] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.572] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.579] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:38.586] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:55:38.617] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C0.dat
[14:55:38.617] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C1.dat
[14:55:38.617] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C2.dat
[14:55:38.617] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C3.dat
[14:55:38.617] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C4.dat
[14:55:38.618] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C5.dat
[14:55:38.618] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C6.dat
[14:55:38.618] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C7.dat
[14:55:38.618] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C8.dat
[14:55:38.618] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C9.dat
[14:55:38.618] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C10.dat
[14:55:38.619] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C11.dat
[14:55:38.619] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C12.dat
[14:55:38.619] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C13.dat
[14:55:38.619] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C14.dat
[14:55:38.619] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//dacParameters35_C15.dat
[14:55:38.969] <TB2>     INFO: Expecting 41600 events.
[14:55:42.796] <TB2>     INFO: 41600 events read in total (3112ms).
[14:55:42.797] <TB2>     INFO: Test took 4174ms.
[14:55:43.448] <TB2>     INFO: Expecting 41600 events.
[14:55:47.274] <TB2>     INFO: 41600 events read in total (3111ms).
[14:55:47.275] <TB2>     INFO: Test took 4174ms.
[14:55:47.928] <TB2>     INFO: Expecting 41600 events.
[14:55:51.757] <TB2>     INFO: 41600 events read in total (3114ms).
[14:55:51.757] <TB2>     INFO: Test took 4175ms.
[14:55:52.068] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:52.200] <TB2>     INFO: Expecting 2560 events.
[14:55:53.158] <TB2>     INFO: 2560 events read in total (244ms).
[14:55:53.158] <TB2>     INFO: Test took 1090ms.
[14:55:53.160] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:53.667] <TB2>     INFO: Expecting 2560 events.
[14:55:54.625] <TB2>     INFO: 2560 events read in total (243ms).
[14:55:54.625] <TB2>     INFO: Test took 1465ms.
[14:55:54.627] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:55.134] <TB2>     INFO: Expecting 2560 events.
[14:55:56.092] <TB2>     INFO: 2560 events read in total (243ms).
[14:55:56.092] <TB2>     INFO: Test took 1465ms.
[14:55:56.094] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:56.600] <TB2>     INFO: Expecting 2560 events.
[14:55:57.559] <TB2>     INFO: 2560 events read in total (244ms).
[14:55:57.559] <TB2>     INFO: Test took 1465ms.
[14:55:57.561] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:58.068] <TB2>     INFO: Expecting 2560 events.
[14:55:59.025] <TB2>     INFO: 2560 events read in total (242ms).
[14:55:59.026] <TB2>     INFO: Test took 1465ms.
[14:55:59.028] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:59.534] <TB2>     INFO: Expecting 2560 events.
[14:56:00.494] <TB2>     INFO: 2560 events read in total (245ms).
[14:56:00.495] <TB2>     INFO: Test took 1467ms.
[14:56:00.497] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:00.003] <TB2>     INFO: Expecting 2560 events.
[14:56:01.962] <TB2>     INFO: 2560 events read in total (244ms).
[14:56:01.962] <TB2>     INFO: Test took 1465ms.
[14:56:01.964] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:02.470] <TB2>     INFO: Expecting 2560 events.
[14:56:03.429] <TB2>     INFO: 2560 events read in total (244ms).
[14:56:03.429] <TB2>     INFO: Test took 1465ms.
[14:56:03.431] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:03.938] <TB2>     INFO: Expecting 2560 events.
[14:56:04.896] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:04.896] <TB2>     INFO: Test took 1465ms.
[14:56:04.898] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:05.404] <TB2>     INFO: Expecting 2560 events.
[14:56:06.362] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:06.363] <TB2>     INFO: Test took 1465ms.
[14:56:06.365] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:06.872] <TB2>     INFO: Expecting 2560 events.
[14:56:07.831] <TB2>     INFO: 2560 events read in total (244ms).
[14:56:07.832] <TB2>     INFO: Test took 1467ms.
[14:56:07.836] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:08.340] <TB2>     INFO: Expecting 2560 events.
[14:56:09.299] <TB2>     INFO: 2560 events read in total (244ms).
[14:56:09.300] <TB2>     INFO: Test took 1464ms.
[14:56:09.302] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:09.808] <TB2>     INFO: Expecting 2560 events.
[14:56:10.764] <TB2>     INFO: 2560 events read in total (241ms).
[14:56:10.765] <TB2>     INFO: Test took 1464ms.
[14:56:10.767] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:11.273] <TB2>     INFO: Expecting 2560 events.
[14:56:12.231] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:12.231] <TB2>     INFO: Test took 1464ms.
[14:56:12.234] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:12.740] <TB2>     INFO: Expecting 2560 events.
[14:56:13.698] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:13.698] <TB2>     INFO: Test took 1465ms.
[14:56:13.700] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:14.207] <TB2>     INFO: Expecting 2560 events.
[14:56:15.164] <TB2>     INFO: 2560 events read in total (242ms).
[14:56:15.165] <TB2>     INFO: Test took 1465ms.
[14:56:15.167] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:15.673] <TB2>     INFO: Expecting 2560 events.
[14:56:16.632] <TB2>     INFO: 2560 events read in total (244ms).
[14:56:16.633] <TB2>     INFO: Test took 1466ms.
[14:56:16.635] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:17.141] <TB2>     INFO: Expecting 2560 events.
[14:56:18.100] <TB2>     INFO: 2560 events read in total (244ms).
[14:56:18.100] <TB2>     INFO: Test took 1465ms.
[14:56:18.102] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:18.609] <TB2>     INFO: Expecting 2560 events.
[14:56:19.567] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:19.567] <TB2>     INFO: Test took 1465ms.
[14:56:19.569] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:20.076] <TB2>     INFO: Expecting 2560 events.
[14:56:21.034] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:21.034] <TB2>     INFO: Test took 1465ms.
[14:56:21.036] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:21.543] <TB2>     INFO: Expecting 2560 events.
[14:56:22.501] <TB2>     INFO: 2560 events read in total (243ms).
[14:56:22.501] <TB2>     INFO: Test took 1465ms.
[14:56:22.503] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:23.010] <TB2>     INFO: Expecting 2560 events.
[14:56:23.968] <TB2>     INFO: 2560 events read in total (244ms).
[14:56:23.968] <TB2>     INFO: Test took 1465ms.
[14:56:23.971] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:24.476] <TB2>     INFO: Expecting 2560 events.
[14:56:25.435] <TB2>     INFO: 2560 events read in total (244ms).
[14:56:25.436] <TB2>     INFO: Test took 1465ms.
[14:56:25.438] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:25.945] <TB2>     INFO: Expecting 2560 events.
[14:56:26.905] <TB2>     INFO: 2560 events read in total (245ms).
[14:56:26.906] <TB2>     INFO: Test took 1468ms.
[14:56:26.908] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:27.415] <TB2>     INFO: Expecting 2560 events.
[14:56:28.374] <TB2>     INFO: 2560 events read in total (244ms).
[14:56:28.374] <TB2>     INFO: Test took 1466ms.
[14:56:28.376] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:28.883] <TB2>     INFO: Expecting 2560 events.
[14:56:29.843] <TB2>     INFO: 2560 events read in total (246ms).
[14:56:29.844] <TB2>     INFO: Test took 1468ms.
[14:56:29.846] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:30.352] <TB2>     INFO: Expecting 2560 events.
[14:56:31.312] <TB2>     INFO: 2560 events read in total (245ms).
[14:56:31.312] <TB2>     INFO: Test took 1466ms.
[14:56:31.315] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:31.821] <TB2>     INFO: Expecting 2560 events.
[14:56:32.780] <TB2>     INFO: 2560 events read in total (245ms).
[14:56:32.781] <TB2>     INFO: Test took 1467ms.
[14:56:32.784] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:33.290] <TB2>     INFO: Expecting 2560 events.
[14:56:34.247] <TB2>     INFO: 2560 events read in total (242ms).
[14:56:34.247] <TB2>     INFO: Test took 1463ms.
[14:56:34.249] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:34.756] <TB2>     INFO: Expecting 2560 events.
[14:56:35.712] <TB2>     INFO: 2560 events read in total (241ms).
[14:56:35.713] <TB2>     INFO: Test took 1464ms.
[14:56:35.714] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:36.221] <TB2>     INFO: Expecting 2560 events.
[14:56:37.177] <TB2>     INFO: 2560 events read in total (241ms).
[14:56:37.178] <TB2>     INFO: Test took 1464ms.
[14:56:37.180] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:37.686] <TB2>     INFO: Expecting 2560 events.
[14:56:38.643] <TB2>     INFO: 2560 events read in total (242ms).
[14:56:38.643] <TB2>     INFO: Test took 1463ms.
[14:56:39.648] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[14:56:39.648] <TB2>     INFO: PH scale (per ROC):    86  79  80  72  83  80  80  80  85  78  83  80  80  89  85  78
[14:56:39.648] <TB2>     INFO: PH offset (per ROC):  164 189 191 184 171 171 152 176 166 175 176 176 175 170 167 186
[14:56:39.820] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:56:39.823] <TB2>     INFO: ######################################################################
[14:56:39.823] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:56:39.823] <TB2>     INFO: ######################################################################
[14:56:39.823] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:56:39.834] <TB2>     INFO: scanning low vcal = 10
[14:56:40.183] <TB2>     INFO: Expecting 41600 events.
[14:56:43.884] <TB2>     INFO: 41600 events read in total (2986ms).
[14:56:43.884] <TB2>     INFO: Test took 4050ms.
[14:56:43.885] <TB2>     INFO: scanning low vcal = 20
[14:56:44.392] <TB2>     INFO: Expecting 41600 events.
[14:56:48.099] <TB2>     INFO: 41600 events read in total (2992ms).
[14:56:48.099] <TB2>     INFO: Test took 4214ms.
[14:56:48.101] <TB2>     INFO: scanning low vcal = 30
[14:56:48.607] <TB2>     INFO: Expecting 41600 events.
[14:56:52.309] <TB2>     INFO: 41600 events read in total (2987ms).
[14:56:52.310] <TB2>     INFO: Test took 4209ms.
[14:56:52.311] <TB2>     INFO: scanning low vcal = 40
[14:56:52.816] <TB2>     INFO: Expecting 41600 events.
[14:56:57.010] <TB2>     INFO: 41600 events read in total (3479ms).
[14:56:57.011] <TB2>     INFO: Test took 4699ms.
[14:56:57.014] <TB2>     INFO: scanning low vcal = 50
[14:56:57.438] <TB2>     INFO: Expecting 41600 events.
[14:57:01.643] <TB2>     INFO: 41600 events read in total (3490ms).
[14:57:01.644] <TB2>     INFO: Test took 4630ms.
[14:57:01.647] <TB2>     INFO: scanning low vcal = 60
[14:57:02.071] <TB2>     INFO: Expecting 41600 events.
[14:57:06.285] <TB2>     INFO: 41600 events read in total (3499ms).
[14:57:06.286] <TB2>     INFO: Test took 4639ms.
[14:57:06.289] <TB2>     INFO: scanning low vcal = 70
[14:57:06.711] <TB2>     INFO: Expecting 41600 events.
[14:57:10.942] <TB2>     INFO: 41600 events read in total (3515ms).
[14:57:10.942] <TB2>     INFO: Test took 4653ms.
[14:57:10.946] <TB2>     INFO: scanning low vcal = 80
[14:57:11.370] <TB2>     INFO: Expecting 41600 events.
[14:57:15.629] <TB2>     INFO: 41600 events read in total (3544ms).
[14:57:15.630] <TB2>     INFO: Test took 4684ms.
[14:57:15.633] <TB2>     INFO: scanning low vcal = 90
[14:57:16.052] <TB2>     INFO: Expecting 41600 events.
[14:57:20.257] <TB2>     INFO: 41600 events read in total (3490ms).
[14:57:20.257] <TB2>     INFO: Test took 4624ms.
[14:57:20.261] <TB2>     INFO: scanning low vcal = 100
[14:57:20.686] <TB2>     INFO: Expecting 41600 events.
[14:57:25.029] <TB2>     INFO: 41600 events read in total (3628ms).
[14:57:25.029] <TB2>     INFO: Test took 4768ms.
[14:57:25.032] <TB2>     INFO: scanning low vcal = 110
[14:57:25.458] <TB2>     INFO: Expecting 41600 events.
[14:57:29.672] <TB2>     INFO: 41600 events read in total (3499ms).
[14:57:29.672] <TB2>     INFO: Test took 4639ms.
[14:57:29.675] <TB2>     INFO: scanning low vcal = 120
[14:57:30.097] <TB2>     INFO: Expecting 41600 events.
[14:57:34.307] <TB2>     INFO: 41600 events read in total (3495ms).
[14:57:34.307] <TB2>     INFO: Test took 4632ms.
[14:57:34.310] <TB2>     INFO: scanning low vcal = 130
[14:57:34.734] <TB2>     INFO: Expecting 41600 events.
[14:57:39.086] <TB2>     INFO: 41600 events read in total (3637ms).
[14:57:39.087] <TB2>     INFO: Test took 4776ms.
[14:57:39.091] <TB2>     INFO: scanning low vcal = 140
[14:57:39.552] <TB2>     INFO: Expecting 41600 events.
[14:57:43.784] <TB2>     INFO: 41600 events read in total (3517ms).
[14:57:43.785] <TB2>     INFO: Test took 4693ms.
[14:57:43.788] <TB2>     INFO: scanning low vcal = 150
[14:57:44.210] <TB2>     INFO: Expecting 41600 events.
[14:57:48.425] <TB2>     INFO: 41600 events read in total (3500ms).
[14:57:48.426] <TB2>     INFO: Test took 4638ms.
[14:57:48.429] <TB2>     INFO: scanning low vcal = 160
[14:57:48.852] <TB2>     INFO: Expecting 41600 events.
[14:57:53.061] <TB2>     INFO: 41600 events read in total (3495ms).
[14:57:53.062] <TB2>     INFO: Test took 4633ms.
[14:57:53.065] <TB2>     INFO: scanning low vcal = 170
[14:57:53.489] <TB2>     INFO: Expecting 41600 events.
[14:57:57.695] <TB2>     INFO: 41600 events read in total (3491ms).
[14:57:57.696] <TB2>     INFO: Test took 4631ms.
[14:57:57.700] <TB2>     INFO: scanning low vcal = 180
[14:57:58.124] <TB2>     INFO: Expecting 41600 events.
[14:58:02.384] <TB2>     INFO: 41600 events read in total (3545ms).
[14:58:02.385] <TB2>     INFO: Test took 4685ms.
[14:58:02.387] <TB2>     INFO: scanning low vcal = 190
[14:58:02.811] <TB2>     INFO: Expecting 41600 events.
[14:58:07.088] <TB2>     INFO: 41600 events read in total (3562ms).
[14:58:07.088] <TB2>     INFO: Test took 4701ms.
[14:58:07.091] <TB2>     INFO: scanning low vcal = 200
[14:58:07.513] <TB2>     INFO: Expecting 41600 events.
[14:58:11.786] <TB2>     INFO: 41600 events read in total (3558ms).
[14:58:11.786] <TB2>     INFO: Test took 4695ms.
[14:58:11.789] <TB2>     INFO: scanning low vcal = 210
[14:58:12.210] <TB2>     INFO: Expecting 41600 events.
[14:58:16.476] <TB2>     INFO: 41600 events read in total (3551ms).
[14:58:16.476] <TB2>     INFO: Test took 4687ms.
[14:58:16.479] <TB2>     INFO: scanning low vcal = 220
[14:58:16.904] <TB2>     INFO: Expecting 41600 events.
[14:58:21.176] <TB2>     INFO: 41600 events read in total (3557ms).
[14:58:21.176] <TB2>     INFO: Test took 4697ms.
[14:58:21.179] <TB2>     INFO: scanning low vcal = 230
[14:58:21.605] <TB2>     INFO: Expecting 41600 events.
[14:58:25.876] <TB2>     INFO: 41600 events read in total (3556ms).
[14:58:25.876] <TB2>     INFO: Test took 4697ms.
[14:58:25.879] <TB2>     INFO: scanning low vcal = 240
[14:58:26.303] <TB2>     INFO: Expecting 41600 events.
[14:58:30.571] <TB2>     INFO: 41600 events read in total (3553ms).
[14:58:30.572] <TB2>     INFO: Test took 4693ms.
[14:58:30.575] <TB2>     INFO: scanning low vcal = 250
[14:58:30.998] <TB2>     INFO: Expecting 41600 events.
[14:58:35.248] <TB2>     INFO: 41600 events read in total (3535ms).
[14:58:35.249] <TB2>     INFO: Test took 4674ms.
[14:58:35.253] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:58:35.676] <TB2>     INFO: Expecting 41600 events.
[14:58:39.943] <TB2>     INFO: 41600 events read in total (3552ms).
[14:58:39.944] <TB2>     INFO: Test took 4691ms.
[14:58:39.947] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:58:40.371] <TB2>     INFO: Expecting 41600 events.
[14:58:44.630] <TB2>     INFO: 41600 events read in total (3544ms).
[14:58:44.630] <TB2>     INFO: Test took 4683ms.
[14:58:44.633] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:58:45.056] <TB2>     INFO: Expecting 41600 events.
[14:58:49.310] <TB2>     INFO: 41600 events read in total (3539ms).
[14:58:49.311] <TB2>     INFO: Test took 4678ms.
[14:58:49.314] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:58:49.737] <TB2>     INFO: Expecting 41600 events.
[14:58:54.008] <TB2>     INFO: 41600 events read in total (3556ms).
[14:58:54.008] <TB2>     INFO: Test took 4694ms.
[14:58:54.011] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:58:54.435] <TB2>     INFO: Expecting 41600 events.
[14:58:58.695] <TB2>     INFO: 41600 events read in total (3545ms).
[14:58:58.696] <TB2>     INFO: Test took 4685ms.
[14:58:59.232] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:58:59.235] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:58:59.236] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:58:59.236] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:58:59.236] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:58:59.236] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:58:59.236] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:58:59.237] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:58:59.237] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:58:59.237] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:58:59.237] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:58:59.237] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:58:59.238] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:58:59.238] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:58:59.238] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:58:59.238] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:58:59.238] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:59:38.371] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:59:38.372] <TB2>     INFO: non-linearity mean:  0.968 0.964 0.968 0.958 0.968 0.963 0.958 0.964 0.965 0.963 0.969 0.961 0.962 0.962 0.960 0.963
[14:59:38.372] <TB2>     INFO: non-linearity RMS:   0.005 0.005 0.005 0.008 0.004 0.006 0.006 0.005 0.005 0.004 0.004 0.005 0.005 0.005 0.005 0.006
[14:59:38.372] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:59:38.394] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:59:38.416] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:59:38.438] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:59:38.461] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:59:38.483] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:59:38.505] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:59:38.527] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:59:38.550] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:59:38.572] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:59:38.594] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:59:38.616] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:59:38.639] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:59:38.661] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:59:38.683] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:59:38.705] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-19_FPIXTest-17C-Nebraska-160314-1341_2016-03-14_13h41m_1457980869//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:59:38.727] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[14:59:38.727] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:59:38.734] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:59:38.735] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:59:38.737] <TB2>     INFO: ######################################################################
[14:59:38.737] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:59:38.737] <TB2>     INFO: ######################################################################
[14:59:38.740] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:59:38.750] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:38.750] <TB2>     INFO:     run 1 of 1
[14:59:38.751] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:39.092] <TB2>     INFO: Expecting 3120000 events.
[15:00:27.163] <TB2>     INFO: 1275165 events read in total (47356ms).
[15:01:14.409] <TB2>     INFO: 2544455 events read in total (94602ms).
[15:01:35.918] <TB2>     INFO: 3120000 events read in total (116111ms).
[15:01:35.952] <TB2>     INFO: Test took 117201ms.
[15:01:36.021] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:36.154] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:37.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:38.952] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:40.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:41.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:43.117] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:44.523] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:45.961] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:47.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:48.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:50.153] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:51.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:52.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:54.315] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:55.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:57.079] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:58.472] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 498356224
[15:01:58.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:01:58.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.5799, RMS = 2.08716
[15:01:58.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 89
[15:01:58.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:01:58.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 77.0252, RMS = 2.42511
[15:01:58.503] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 90
[15:01:58.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:01:58.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.095, RMS = 1.61419
[15:01:58.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:01:58.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:01:58.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.8364, RMS = 1.80005
[15:01:58.504] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:01:58.505] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:01:58.505] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.6114, RMS = 1.61881
[15:01:58.505] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:01:58.506] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:01:58.506] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 75.1392, RMS = 1.76068
[15:01:58.506] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:01:58.507] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:01:58.507] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 71.2978, RMS = 2.08185
[15:01:58.507] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 82
[15:01:58.507] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:01:58.507] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 68.8436, RMS = 2.09454
[15:01:58.507] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 80
[15:01:58.508] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:01:58.508] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.007, RMS = 2.03674
[15:01:58.508] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:01:58.508] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:01:58.508] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.5679, RMS = 1.66738
[15:01:58.508] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:01:58.509] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:01:58.509] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.891, RMS = 1.48468
[15:01:58.509] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:01:58.509] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:01:58.509] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.9535, RMS = 1.4923
[15:01:58.509] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:01:58.510] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:01:58.510] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.4058, RMS = 1.22068
[15:01:58.510] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:01:58.510] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:01:58.510] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.3505, RMS = 1.37239
[15:01:58.510] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:01:58.511] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:01:58.511] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 71.7852, RMS = 2.15881
[15:01:58.511] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:01:58.511] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:01:58.511] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.0449, RMS = 2.16798
[15:01:58.511] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 82
[15:01:58.512] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:01:58.512] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 76.2342, RMS = 1.42015
[15:01:58.512] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:01:58.512] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:01:58.512] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.2228, RMS = 2.03184
[15:01:58.512] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:01:58.513] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:01:58.513] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.0539, RMS = 2.0938
[15:01:58.513] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:01:58.513] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:01:58.513] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 70.2818, RMS = 2.83169
[15:01:58.513] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:01:58.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:01:58.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.1816, RMS = 2.55441
[15:01:58.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:01:58.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:01:58.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.133, RMS = 2.4077
[15:01:58.514] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:01:58.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:01:58.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.9495, RMS = 1.51122
[15:01:58.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:01:58.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:01:58.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.0876, RMS = 2.2046
[15:01:58.515] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:01:58.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:01:58.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 65.2597, RMS = 1.93465
[15:01:58.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 75
[15:01:58.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:01:58.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 64.2146, RMS = 2.0256
[15:01:58.516] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 75
[15:01:58.517] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:01:58.517] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.7109, RMS = 1.35823
[15:01:58.518] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:01:58.518] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:01:58.518] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 74.0295, RMS = 1.87776
[15:01:58.518] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:01:58.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:01:58.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 72.2112, RMS = 2.20582
[15:01:58.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:01:58.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:01:58.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 69.5349, RMS = 2.2913
[15:01:58.519] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 81
[15:01:58.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:01:58.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.2747, RMS = 1.61662
[15:01:58.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:01:58.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:01:58.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 71.1353, RMS = 2.16765
[15:01:58.520] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 82
[15:01:58.523] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 139 seconds
[15:01:58.523] <TB2>     INFO: number of dead bumps (per ROC):   194    4    1    0    0    2    0    0    0    0    0    0    0    0    0    0
[15:01:58.523] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:01:58.615] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:01:58.615] <TB2>     INFO: enter test to run
[15:01:58.615] <TB2>     INFO:   test:  no parameter change
[15:01:58.616] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 375.4mA
[15:01:58.617] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[15:01:58.617] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.8 C
[15:01:58.617] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:01:59.083] <TB2>    QUIET: Connection to board 141 closed.
[15:01:59.083] <TB2>     INFO: pXar: this is the end, my friend
[15:01:59.084] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
