
---------- Begin Simulation Statistics ----------
final_tick                                17186014500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  90419                       # Simulator instruction rate (inst/s)
host_mem_usage                                 687748                       # Number of bytes of host memory used
host_op_rate                                    90455                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   110.60                       # Real time elapsed on the host
host_tick_rate                              155379819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003984                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017186                       # Number of seconds simulated
sim_ticks                                 17186014500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.829440                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61534                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                64212                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               888                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             64658                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                138                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             282                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              144                       # Number of indirect misses.
system.cpu.branchPred.lookups                   66581                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     613                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          118                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10003984                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.437203                       # CPI: cycles per instruction
system.cpu.discardedOps                          2447                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3720429                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           4905575                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1316602                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        23461753                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.290934                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         34372029                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3781097     37.80%     37.80% # Class of committed instruction
system.cpu.op_class_0::IntMult                     33      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     37.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                4904845     49.03%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1317984     13.17%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10003984                       # Class of committed instruction
system.cpu.tickCycles                        10910276                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       116917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        267130                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       147723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          527                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       298018                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            528                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                777                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       116683                       # Transaction distribution
system.membus.trans_dist::CleanEvict              234                       # Transaction distribution
system.membus.trans_dist::ReadExReq            149436                       # Transaction distribution
system.membus.trans_dist::ReadExResp           149436                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           777                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       417343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 417343                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17081344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17081344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            150213                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  150213    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              150213                       # Request fanout histogram
system.membus.respLayer1.occupancy          791540000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           793730000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       264089                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          154                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             924                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           149436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          149436                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           680                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          180                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       446800                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                448314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        53376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     19009408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               19062784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          117445                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7467712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           267741                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002211                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047050                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 267150     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    590      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             267741                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          296569000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         224427992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1021996                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   58                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   13                       # number of demand (read+write) hits
system.l2.demand_hits::total                       71                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  58                       # number of overall hits
system.l2.overall_hits::.cpu.data                  13                       # number of overall hits
system.l2.overall_hits::total                      71                       # number of overall hits
system.l2.demand_misses::.cpu.inst                622                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             149603                       # number of demand (read+write) misses
system.l2.demand_misses::total                 150225                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               622                       # number of overall misses
system.l2.overall_misses::.cpu.data            149603                       # number of overall misses
system.l2.overall_misses::total                150225                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46662500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11803114000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11849776500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46662500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11803114000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11849776500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              680                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           149616                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               150296                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             680                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          149616                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              150296                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.914706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999528                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.914706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999528                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75020.096463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78896.238712                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78880.189715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75020.096463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78896.238712                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78880.189715                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              116683                       # number of writebacks
system.l2.writebacks::total                    116683                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           618                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        149595                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            150213                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          618                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       149595                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           150213                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     40224000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10306604000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  10346828000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     40224000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10306604000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  10346828000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.908824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999448                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.908824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999448                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65087.378641                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68896.714462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68881.042253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65087.378641                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68896.714462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68881.042253                       # average overall mshr miss latency
system.l2.replacements                         117445                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       147406                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           147406                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       147406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       147406                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          135                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              135                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          135                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          135                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          149436                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              149436                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11789954500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11789954500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        149436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            149436                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78896.346931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78896.346931                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       149436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         149436                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10295594500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10295594500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68896.346931                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68896.346931                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 58                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46662500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46662500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            680                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.914706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.914706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75020.096463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75020.096463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          618                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     40224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     40224000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.908824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.908824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65087.378641                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65087.378641                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                13                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             167                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     13159500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     13159500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           180                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.927778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.927778                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78799.401198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78799.401198                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          159                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     11009500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     11009500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.883333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.883333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69242.138365                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69242.138365                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29377.123259                       # Cycle average of tags in use
system.l2.tags.total_refs                      297944                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    150213                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.983477                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       122.158951                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29254.964308                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.003728                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.892791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.896519                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          778                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7750                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        24155                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2533861                       # Number of tag accesses
system.l2.tags.data_accesses                  2533861                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          39552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9574080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9613632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        39552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         39552                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7467712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7467712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             618                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          149595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       116683                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             116683                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2301406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         557085530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             559386936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2301406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2301406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      434522617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            434522617                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      434522617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2301406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        557085530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            993909554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    116683.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    149595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000510800500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7285                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7285                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413938                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             109711                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150213                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     116683                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150213                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   116683                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7296                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1346319750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  751065000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4162813500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8962.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27712.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137974                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  108337                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150213                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               116683                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  150066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     136                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    830.984819                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   723.989882                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   302.952772                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          581      2.83%      2.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          918      4.47%      7.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          943      4.59%     11.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1318      6.41%     18.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1128      5.49%     23.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          980      4.77%     28.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          701      3.41%     31.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          764      3.72%     35.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13219     64.32%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20552                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7285                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.617433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.048980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    366.219482                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         7283     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7285                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7285                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.012491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.011758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.159739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7239     99.37%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.05%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               39      0.54%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7285                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9613632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7465664                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9613632                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7467712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       559.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       434.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    559.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    434.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17185989000                       # Total gap between requests
system.mem_ctrls.avgGap                      64392.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        39552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9574080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7465664                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2301406.181171324104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 557085530.214116811752                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 434403450.549864292145                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          618                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       149595                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       116683                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     14939000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4147874500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 339400562000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24173.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27727.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2908740.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             73242120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             38929110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           535614240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          304680960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1356510480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4075423050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3167494560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9551894520                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.794627                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8124528250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    573820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8487666250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             73506300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             39065730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           536906580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          304237260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1356510480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4071388020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3170892480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9552506850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        555.830257                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8133340750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    573820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8478853750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     17186014500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       784872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           784872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       784872                       # number of overall hits
system.cpu.icache.overall_hits::total          784872                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          680                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            680                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          680                       # number of overall misses
system.cpu.icache.overall_misses::total           680                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     49012500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     49012500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     49012500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     49012500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       785552                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       785552                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       785552                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       785552                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000866                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000866                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000866                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000866                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72077.205882                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72077.205882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72077.205882                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72077.205882                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          154                       # number of writebacks
system.cpu.icache.writebacks::total               154                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          680                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          680                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          680                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     48332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48332500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     48332500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48332500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000866                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000866                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000866                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000866                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71077.205882                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71077.205882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71077.205882                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71077.205882                       # average overall mshr miss latency
system.cpu.icache.replacements                    154                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       784872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          784872                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          680                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           680                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     49012500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     49012500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       785552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       785552                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000866                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72077.205882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72077.205882                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          680                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     48332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48332500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000866                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71077.205882                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71077.205882                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           525.140088                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              785552                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               680                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1155.223529                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   525.140088                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.512832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.512832                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          526                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          526                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.513672                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1571784                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1571784                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      5804486                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5804486                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5804514                       # number of overall hits
system.cpu.dcache.overall_hits::total         5804514                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       299034                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         299034                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       299045                       # number of overall misses
system.cpu.dcache.overall_misses::total        299045                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23532029500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23532029500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23532029500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23532029500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6103520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6103520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6103559                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6103559                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048994                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048994                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048995                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048995                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78693.491376                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78693.491376                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78690.596733                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78690.596733                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147406                       # number of writebacks
system.cpu.dcache.writebacks::total            147406                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       149426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       149426                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       149426                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       149426                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       149608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       149608                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       149616                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       149616                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  12027041500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  12027041500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  12027694500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  12027694500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024512                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024512                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024513                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024513                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80390.363483                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80390.363483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80390.429500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80390.429500                       # average overall mshr miss latency
system.cpu.dcache.replacements                 147568                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4785478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4785478                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           191                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14339000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14339000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4785669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4785669                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75073.298429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75073.298429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12932500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12932500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75188.953488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75188.953488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1019008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1019008                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       298843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       298843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23517690500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23517690500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1317851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1317851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.226765                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.226765                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78695.805155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78695.805155                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       149407                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       149407                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       149436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       149436                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12014109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12014109000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.113394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.113394                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80396.350277                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80396.350277                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            28                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           11                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           39                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.282051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.282051                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       653000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       653000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.205128                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.205128                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2029.400632                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5954158                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            149616                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.796265                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2029.400632                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          778                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12356790                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12356790                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17186014500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
