{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769428681958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769428681959 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 26 12:58:01 2026 " "Processing started: Mon Jan 26 12:58:01 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769428681959 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769428681959 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usb_tester -c usb_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off usb_tester -c usb_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769428681959 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769428682422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769428682422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM_7_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROM_7_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_7_seg-behavior " "Found design unit 1: ROM_7_seg-behavior" {  } { { "ROM_7_seg.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/usb_tester/ROM_7_seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769428692135 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_7_seg " "Found entity 1: ROM_7_seg" {  } { { "ROM_7_seg.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/usb_tester/ROM_7_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769428692135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769428692135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_synchronizer-RTL " "Found design unit 1: reset_synchronizer-RTL" {  } { { "reset_synchronizer.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/usb_tester/reset_synchronizer.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769428692136 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_synchronizer " "Found entity 1: reset_synchronizer" {  } { { "reset_synchronizer.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/usb_tester/reset_synchronizer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769428692136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769428692136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "antiprell.vhd 2 1 " "Found 2 design units, including 1 entities, in source file antiprell.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 antiprell-RTL " "Found design unit 1: antiprell-RTL" {  } { { "antiprell.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/usb_tester/antiprell.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769428692137 ""} { "Info" "ISGN_ENTITY_NAME" "1 antiprell " "Found entity 1: antiprell" {  } { { "antiprell.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/usb_tester/antiprell.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769428692137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769428692137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usb_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usb_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_tester-RTL " "Found design unit 1: usb_tester-RTL" {  } { { "usb_tester.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/usb_tester/usb_tester.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769428692139 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_tester " "Found entity 1: usb_tester" {  } { { "usb_tester.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/usb_tester/usb_tester.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769428692139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769428692139 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "wr_n usb_tester.vhd(94) " "VHDL error at usb_tester.vhd(94): object \"wr_n\" is used but not declared" {  } { { "usb_tester.vhd" "" { Text "/home/kaladin/Dokumenter/Koding/fpga/usb_tester/usb_tester.vhd" 94 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1769428692140 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769428692386 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 26 12:58:12 2026 " "Processing ended: Mon Jan 26 12:58:12 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769428692386 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769428692386 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769428692386 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769428692386 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769428693148 ""}
