

================================================================
== Vivado HLS Report for 'matmul_hw'
================================================================
* Date:           Wed Apr 26 10:05:37 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        hls_matmul_int
* Solution:       matmul_3b_4x4
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.05|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|   73|   74|   74|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_col   |   71|   71|        12|          4|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1922|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|       0|    128|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     92|
|Register         |        -|      -|    1049|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1049|   2143|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      6|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------+----------------------+---------+-------+---+----+
    |matmul_hw_mul_32scud_U2  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mul_32scud_U4  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mul_32scud_U6  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mul_32scud_U8  |matmul_hw_mul_32scud  |        0|      4|  0|   0|
    |matmul_hw_mux_42_bkb_U1  |matmul_hw_mux_42_bkb  |        0|      0|  0|  32|
    |matmul_hw_mux_42_bkb_U3  |matmul_hw_mux_42_bkb  |        0|      0|  0|  32|
    |matmul_hw_mux_42_bkb_U5  |matmul_hw_mux_42_bkb  |        0|      0|  0|  32|
    |matmul_hw_mux_42_bkb_U7  |matmul_hw_mux_42_bkb  |        0|      0|  0|  32|
    +-------------------------+----------------------+---------+-------+---+----+
    |Total                    |                      |        0|     16|  0| 128|
    +-------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |c_Din_A                        |     +    |      0|  0|  16|          32|          32|
    |i_1_fu_299_p2                  |     +    |      0|  0|   3|           1|           3|
    |indvar_flatten_next_fu_293_p2  |     +    |      0|  0|   5|           5|           1|
    |j_1_fu_911_p2                  |     +    |      0|  0|   3|           1|           3|
    |tmp2_fu_1124_p2                |     +    |      0|  0|  16|          32|          32|
    |tmp9_fu_1116_p2                |     +    |      0|  0|  32|          32|          32|
    |tmp_16_fu_403_p2               |     +    |      0|  0|   4|           3|           4|
    |tmp_18_fu_785_p2               |     +    |      0|  0|   5|           4|           5|
    |tmp_19_fu_796_p2               |     +    |      0|  0|   6|           6|           6|
    |exitcond_flatten_fu_287_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_305_p2             |   icmp   |      0|  0|   2|           3|           4|
    |sel_tmp2_fu_427_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_fu_440_p2             |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_414_p2              |   icmp   |      0|  0|   2|           2|           3|
    |tmp1_fu_325_p2                 |   icmp   |      0|  0|   2|           3|           1|
    |tmp_3_fu_395_p2                |   icmp   |      0|  0|   2|           3|           1|
    |tmp_mid1_fu_319_p2             |   icmp   |      0|  0|   2|           3|           1|
    |tmp_10_fu_381_p2               |    or    |      0|  0|   6|           5|           1|
    |tmp_12_fu_577_p2               |    or    |      0|  0|   6|           5|           2|
    |tmp_14_fu_758_p2               |    or    |      0|  0|   6|           5|           2|
    |a_row_0_1_fu_591_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_1_1_fu_772_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_2_1_fu_966_p3            |  select  |      0|  0|  32|           1|          32|
    |a_row_3_1_fu_959_p3            |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_14_fu_485_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_15_fu_493_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_16_fu_508_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_17_fu_515_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_18_fu_522_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_2_fu_445_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_3_fu_501_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_4_fu_432_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_5_fu_453_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_6_fu_461_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_7_fu_469_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_9_fu_477_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_0_3_fu_419_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_14_fu_655_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_15_fu_662_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_16_fu_676_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_17_fu_683_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_18_fu_690_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_2_fu_620_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_3_fu_669_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_4_fu_613_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_5_fu_627_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_6_fu_634_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_7_fu_641_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_9_fu_648_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_1_3_fu_606_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_14_fu_851_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_15_fu_858_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_16_fu_872_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_17_fu_879_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_18_fu_886_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_2_fu_816_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_3_fu_865_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_4_fu_809_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_5_fu_823_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_6_fu_830_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_7_fu_837_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_9_fu_844_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_2_3_fu_802_p3           |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_14_fu_1022_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_15_fu_1029_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_16_fu_1043_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_17_fu_1050_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_18_fu_1057_p3       |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_2_fu_987_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_3_fu_1036_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_4_fu_980_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_5_fu_994_p3         |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_6_fu_1001_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_7_fu_1008_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_9_fu_1015_p3        |  select  |      0|  0|  32|           1|          32|
    |b_copy_3_3_fu_973_p3           |  select  |      0|  0|  32|           1|          32|
    |j_mid2_fu_311_p3               |  select  |      0|  0|   3|           1|           1|
    |tmp_1_mid2_v_fu_339_p3         |  select  |      0|  0|   3|           1|           3|
    |tmp_mid2_fu_331_p3             |  select  |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|1922|         213|        1938|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                 |  32|          5|   32|        160|
    |ap_NS_fsm                     |   1|          7|    1|          7|
    |ap_enable_reg_pp0_iter2       |   1|          2|    1|          2|
    |b_Addr_A_orig                 |  32|          5|   32|        160|
    |c_WEN_A                       |   4|          2|    4|          8|
    |i_phi_fu_265_p4               |   3|          2|    3|          6|
    |i_reg_261                     |   3|          2|    3|          6|
    |indvar_flatten_phi_fu_254_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_250        |   5|          2|    5|         10|
    |j_phi_fu_276_p4               |   3|          2|    3|          6|
    |j_reg_272                     |   3|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  92|         33|   92|        381|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |a_row_0_2_fu_86                            |  32|   0|   32|          0|
    |a_row_1_2_fu_90                            |  32|   0|   32|          0|
    |a_row_2_2_fu_94                            |  32|   0|   32|          0|
    |a_row_3_1_reg_1439                         |  32|   0|   32|          0|
    |a_row_3_2_fu_98                            |  32|   0|   32|          0|
    |ap_CS_fsm                                  |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_tmp_19_reg_1424  |   6|   0|    6|          0|
    |b_copy_0_3_11_fu_102                       |  32|   0|   32|          0|
    |b_copy_0_3_12_fu_110                       |  32|   0|   32|          0|
    |b_copy_0_3_1_fu_114                        |  32|   0|   32|          0|
    |b_copy_0_3_8_fu_106                        |  32|   0|   32|          0|
    |b_copy_1_3_11_fu_118                       |  32|   0|   32|          0|
    |b_copy_1_3_12_fu_126                       |  32|   0|   32|          0|
    |b_copy_1_3_1_fu_130                        |  32|   0|   32|          0|
    |b_copy_1_3_8_fu_122                        |  32|   0|   32|          0|
    |b_copy_2_3_11_fu_134                       |  32|   0|   32|          0|
    |b_copy_2_3_12_fu_142                       |  32|   0|   32|          0|
    |b_copy_2_3_1_fu_146                        |  32|   0|   32|          0|
    |b_copy_2_3_8_fu_138                        |  32|   0|   32|          0|
    |b_copy_3_3_11_fu_150                       |  32|   0|   32|          0|
    |b_copy_3_3_12_fu_158                       |  32|   0|   32|          0|
    |b_copy_3_3_1_fu_162                        |  32|   0|   32|          0|
    |b_copy_3_3_8_fu_154                        |  32|   0|   32|          0|
    |exitcond_flatten_reg_1254                  |   1|   0|    1|          0|
    |i_reg_261                                  |   3|   0|    3|          0|
    |indvar_flatten_next_reg_1258               |   5|   0|    5|          0|
    |indvar_flatten_reg_250                     |   5|   0|    5|          0|
    |j_1_reg_1434                               |   3|   0|    3|          0|
    |j_mid2_reg_1263                            |   3|   0|    3|          0|
    |j_reg_272                                  |   3|   0|    3|          0|
    |reg_283                                    |  32|   0|   32|          0|
    |sel_tmp2_reg_1355                          |   1|   0|    1|          0|
    |sel_tmp4_reg_1368                          |   1|   0|    1|          0|
    |sel_tmp_reg_1345                           |   1|   0|    1|          0|
    |tmp9_reg_1469                              |  32|   0|   32|          0|
    |tmp_19_reg_1424                            |   6|   0|    6|          0|
    |tmp_1_mid2_v_reg_1293                      |   3|   0|    3|          0|
    |tmp_1_reg_1298                             |   3|   0|    5|          2|
    |tmp_2_1_reg_1459                           |  32|   0|   32|          0|
    |tmp_2_2_reg_1464                           |  32|   0|   32|          0|
    |tmp_2_3_reg_1474                           |  32|   0|   32|          0|
    |tmp_3_reg_1332                             |   1|   0|    1|          0|
    |tmp_4_reg_1384                             |  32|   0|   32|          0|
    |tmp_5_reg_1404                             |  32|   0|   32|          0|
    |tmp_7_reg_1429                             |  32|   0|   32|          0|
    |tmp_8_reg_1449                             |  32|   0|   32|          0|
    |tmp_mid2_reg_1273                          |   1|   0|    1|          0|
    |tmp_reg_1316                               |   2|   0|    2|          0|
    |tmp_s_reg_1454                             |  32|   0|   32|          0|
    |exitcond_flatten_reg_1254                  |   0|   1|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |1049|   1| 1052|          2|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_start  |  in |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_done   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_idle   | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|ap_ready  | out |    1| ap_ctrl_hs |   matmul_hw  | return value |
|a_Addr_A  | out |   32|    bram    |       a      |     array    |
|a_EN_A    | out |    1|    bram    |       a      |     array    |
|a_WEN_A   | out |    4|    bram    |       a      |     array    |
|a_Din_A   | out |   32|    bram    |       a      |     array    |
|a_Dout_A  |  in |   32|    bram    |       a      |     array    |
|a_Clk_A   | out |    1|    bram    |       a      |     array    |
|a_Rst_A   | out |    1|    bram    |       a      |     array    |
|b_Addr_A  | out |   32|    bram    |       b      |     array    |
|b_EN_A    | out |    1|    bram    |       b      |     array    |
|b_WEN_A   | out |    4|    bram    |       b      |     array    |
|b_Din_A   | out |   32|    bram    |       b      |     array    |
|b_Dout_A  |  in |   32|    bram    |       b      |     array    |
|b_Clk_A   | out |    1|    bram    |       b      |     array    |
|b_Rst_A   | out |    1|    bram    |       b      |     array    |
|c_Addr_A  | out |   32|    bram    |       c      |     array    |
|c_EN_A    | out |    1|    bram    |       c      |     array    |
|c_WEN_A   | out |    4|    bram    |       c      |     array    |
|c_Din_A   | out |   32|    bram    |       c      |     array    |
|c_Dout_A  |  in |   32|    bram    |       c      |     array    |
|c_Clk_A   | out |    1|    bram    |       c      |     array    |
|c_Rst_A   | out |    1|    bram    |       c      |     array    |
+----------+-----+-----+------------+--------------+--------------+

