<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>histogram</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1066</Best-caseLatency>
            <Average-caseLatency>1066</Average-caseLatency>
            <Worst-caseLatency>1066</Worst-caseLatency>
            <Best-caseRealTimeLatency>10.660 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>10.660 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>10.660 us</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>1067</DataflowPipelineThroughput>
            <Interval-min>1067</Interval-min>
            <Interval-max>1067</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>8</BRAM_18K>
            <FF>425</FF>
            <LUT>903</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>histogram</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>histogram</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>histogram</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>histogram</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>histogram</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>histogram</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_address0</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_ce0</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_d0</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_q0</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_we0</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_address1</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_ce1</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_d1</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_q1</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputA_we1</name>
            <Object>inputA</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_address0</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_ce0</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_d0</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_q0</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_we0</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_address1</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>9</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_ce1</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_d1</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_q1</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>inputB_we1</name>
            <Object>inputB</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_address0</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_ce0</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_d0</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_q0</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_we0</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_address1</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_ce1</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_d1</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_q1</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>hist_we1</name>
            <Object>hist</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>histogram</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>histogram_map3_U0</InstName>
                    <ModuleName>histogram_map3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>40</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_histogram_map3_Pipeline_VITIS_LOOP_4_1_fu_57</InstName>
                            <ModuleName>histogram_map3_Pipeline_VITIS_LOOP_4_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>57</ID>
                            <BindInstances>add_ln4_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_map3_Pipeline_VITIS_LOOP_10_2_fu_63</InstName>
                            <ModuleName>histogram_map3_Pipeline_VITIS_LOOP_10_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>63</ID>
                            <BindInstances>add_ln10_fu_140_p2 acc_2_fu_198_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>histogram_map_U0</InstName>
                    <ModuleName>histogram_map</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>48</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_histogram_map_Pipeline_VITIS_LOOP_4_1_fu_57</InstName>
                            <ModuleName>histogram_map_Pipeline_VITIS_LOOP_4_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>57</ID>
                            <BindInstances>add_ln4_fu_58_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_histogram_map_Pipeline_VITIS_LOOP_10_2_fu_63</InstName>
                            <ModuleName>histogram_map_Pipeline_VITIS_LOOP_10_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>63</ID>
                            <BindInstances>add_ln10_fu_140_p2 acc_1_fu_198_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>histogram_reduce_U0</InstName>
                    <ModuleName>histogram_reduce</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>56</ID>
                    <BindInstances>add_ln25_fu_93_p2 add_ln27_fu_110_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>hist1_U hist2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>histogram_map3_Pipeline_VITIS_LOOP_4_1</Name>
            <Loops>
                <VITIS_LOOP_4_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>546</Best-caseLatency>
                    <Average-caseLatency>546</Average-caseLatency>
                    <Worst-caseLatency>546</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>546</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_4_1>
                        <Name>VITIS_LOOP_4_1</Name>
                        <TripCount>544</TripCount>
                        <Latency>544</Latency>
                        <AbsoluteTimeLatency>5.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_4_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_4_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4_fu_58_p2" SOURCE="histogram_parallel.cpp:4" URAM="0" VARIABLE="add_ln4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_map3_Pipeline_VITIS_LOOP_10_2</Name>
            <Loops>
                <VITIS_LOOP_10_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.727</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_2>
                        <Name>VITIS_LOOP_10_2</Name>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>5.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_10_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>116</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>173</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_140_p2" SOURCE="histogram_parallel.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="acc_2_fu_198_p2" SOURCE="histogram_parallel.cpp:9" URAM="0" VARIABLE="acc_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_map3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.727</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1066</Best-caseLatency>
                    <Average-caseLatency>1066</Average-caseLatency>
                    <Worst-caseLatency>1066</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1066</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>178</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>histogram_map_Pipeline_VITIS_LOOP_4_1</Name>
            <Loops>
                <VITIS_LOOP_4_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.024</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>546</Best-caseLatency>
                    <Average-caseLatency>546</Average-caseLatency>
                    <Worst-caseLatency>546</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.460 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.460 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.460 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>546</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_4_1>
                        <Name>VITIS_LOOP_4_1</Name>
                        <TripCount>544</TripCount>
                        <Latency>544</Latency>
                        <AbsoluteTimeLatency>5.440 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_4_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>12</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_4_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln4_fu_58_p2" SOURCE="histogram_parallel.cpp:4" URAM="0" VARIABLE="add_ln4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_map_Pipeline_VITIS_LOOP_10_2</Name>
            <Loops>
                <VITIS_LOOP_10_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.727</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>516</Best-caseLatency>
                    <Average-caseLatency>516</Average-caseLatency>
                    <Worst-caseLatency>516</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>516</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_2>
                        <Name>VITIS_LOOP_10_2</Name>
                        <TripCount>512</TripCount>
                        <Latency>514</Latency>
                        <AbsoluteTimeLatency>5.140 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_10_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>116</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>173</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_140_p2" SOURCE="histogram_parallel.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_2" OPTYPE="add" PRAGMA="" RTLNAME="acc_1_fu_198_p2" SOURCE="histogram_parallel.cpp:9" URAM="0" VARIABLE="acc_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram_map</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.727</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1066</Best-caseLatency>
                    <Average-caseLatency>1066</Average-caseLatency>
                    <Worst-caseLatency>1066</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1066</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>178</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>383</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>histogram_reduce</Name>
            <Loops>
                <VITIS_LOOP_25_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>547</Best-caseLatency>
                    <Average-caseLatency>547</Average-caseLatency>
                    <Worst-caseLatency>547</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.470 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.470 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.470 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>547</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_1>
                        <Name>VITIS_LOOP_25_1</Name>
                        <TripCount>544</TripCount>
                        <Latency>545</Latency>
                        <AbsoluteTimeLatency>5.450 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_25_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>67</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>105</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_93_p2" SOURCE="histogram_parallel.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_110_p2" SOURCE="histogram_parallel.cpp:27" URAM="0" VARIABLE="add_ln27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>histogram</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.806</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1066</Best-caseLatency>
                    <Average-caseLatency>1066</Average-caseLatency>
                    <Worst-caseLatency>1066</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>10.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>10.660 us</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1067</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1067</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>2</UTIL_BRAM>
                    <FF>425</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>903</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="hist1_U" SOURCE="histogram_parallel.cpp:34" URAM="0" VARIABLE="hist1"/>
                <BindNode BINDTYPE="storage" BRAM="4" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="hist2_U" SOURCE="histogram_parallel.cpp:35" URAM="0" VARIABLE="hist2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="inputA" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="inputA_address0" name="inputA_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="inputA_ce0" name="inputA_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="inputA_d0" name="inputA_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="inputA_q0" name="inputA_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="inputA_we0" name="inputA_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="inputA_address1" name="inputA_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="inputA_ce1" name="inputA_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="inputA_d1" name="inputA_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="inputA_q1" name="inputA_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="inputA_we1" name="inputA_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="inputB" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="inputB_address0" name="inputB_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="inputB_ce0" name="inputB_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="inputB_d0" name="inputB_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="inputB_q0" name="inputB_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="inputB_we0" name="inputB_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="inputB_address1" name="inputB_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="inputB_ce1" name="inputB_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="inputB_d1" name="inputB_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="inputB_q1" name="inputB_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="inputB_we1" name="inputB_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="hist" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="hist_address0" name="hist_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="hist_ce0" name="hist_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="hist_d0" name="hist_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="hist_q0" name="hist_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="hist_we0" name="hist_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="hist_address1" name="hist_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="hist_ce1" name="hist_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="hist_d1" name="hist_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="hist_q1" name="hist_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="hist_we1" name="hist_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="inputA_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="inputA_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputA_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputA_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="inputA_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputA_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputA_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="inputA_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputA_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputA_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="inputA_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputA_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputA_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="inputA_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputA_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputA_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="inputA_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputA_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputA"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputB_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="inputB_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputB_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputB_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="inputB_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputB_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputB_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="inputB_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputB_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputB_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="9">
            <portMaps>
                <portMap portMapName="inputB_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputB_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputB_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="inputB_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputB_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="inputB_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="inputB_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>inputB_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="inputB"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hist_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="hist_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>hist_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hist"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hist_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="hist_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>hist_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hist"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hist_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="hist_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>hist_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hist"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hist_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="hist_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>hist_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hist"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hist_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="hist_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>hist_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hist"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="hist_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="hist_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>hist_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="hist"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="hist_address0">10</column>
                    <column name="hist_address1">10</column>
                    <column name="hist_d0">32</column>
                    <column name="hist_d1">32</column>
                    <column name="hist_q0">32</column>
                    <column name="hist_q1">32</column>
                    <column name="inputA_address0">9</column>
                    <column name="inputA_address1">9</column>
                    <column name="inputA_d0">32</column>
                    <column name="inputA_d1">32</column>
                    <column name="inputA_q0">32</column>
                    <column name="inputA_q1">32</column>
                    <column name="inputB_address0">9</column>
                    <column name="inputB_address1">9</column>
                    <column name="inputB_d0">32</column>
                    <column name="inputB_d1">32</column>
                    <column name="inputB_q0">32</column>
                    <column name="inputB_q1">32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="inputA">in, int*</column>
                    <column name="inputB">in, int*</column>
                    <column name="hist">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Name, HW Type, HW Usage</keys>
                    <column name="inputA">inputA_address0, port, offset</column>
                    <column name="inputA">inputA_ce0, port, </column>
                    <column name="inputA">inputA_d0, port, </column>
                    <column name="inputA">inputA_q0, port, </column>
                    <column name="inputA">inputA_we0, port, </column>
                    <column name="inputA">inputA_address1, port, offset</column>
                    <column name="inputA">inputA_ce1, port, </column>
                    <column name="inputA">inputA_d1, port, </column>
                    <column name="inputA">inputA_q1, port, </column>
                    <column name="inputA">inputA_we1, port, </column>
                    <column name="inputB">inputB_address0, port, offset</column>
                    <column name="inputB">inputB_ce0, port, </column>
                    <column name="inputB">inputB_d0, port, </column>
                    <column name="inputB">inputB_q0, port, </column>
                    <column name="inputB">inputB_we0, port, </column>
                    <column name="inputB">inputB_address1, port, offset</column>
                    <column name="inputB">inputB_ce1, port, </column>
                    <column name="inputB">inputB_d1, port, </column>
                    <column name="inputB">inputB_q1, port, </column>
                    <column name="inputB">inputB_we1, port, </column>
                    <column name="hist">hist_address0, port, offset</column>
                    <column name="hist">hist_ce0, port, </column>
                    <column name="hist">hist_d0, port, </column>
                    <column name="hist">hist_q0, port, </column>
                    <column name="hist">hist_we0, port, </column>
                    <column name="hist">hist_address1, port, offset</column>
                    <column name="hist">hist_ce1, port, </column>
                    <column name="hist">hist_d1, port, </column>
                    <column name="hist">hist_q1, port, </column>
                    <column name="hist">hist_we1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

