static void\r\nF_1 ( unsigned long V_1 )\r\n{\r\nunsigned int V_2 ;\r\nunsigned int V_3 ;\r\nV_2 = V_1 >> 16 ;\r\nV_3 = ( ( V_1 & 0xffff ) - 0x800 ) >> 4 ;\r\nV_3 += 16 ;\r\nV_3 &= V_4 ;\r\nV_3 |= V_2 << V_5 ;\r\nF_2 ( V_3 ) ;\r\n}\r\nstatic volatile unsigned long *\r\nF_3 ( unsigned int V_3 , struct V_6 * * V_7 )\r\n{\r\nvolatile unsigned long * V_8 ;\r\nunsigned int V_2 ;\r\nstruct V_6 * V_6 ;\r\nV_2 = V_3 >> V_5 ;\r\nif ( ! ( V_6 = F_4 ( V_2 ) ) ) {\r\nF_5 ( V_9\r\nL_1 ,\r\nV_10 , V_3 , V_2 ) ;\r\nreturn NULL ;\r\n}\r\nV_3 &= V_4 ;\r\nV_3 -= 16 ;\r\nif ( V_3 >= 0x180 ) {\r\nF_5 ( V_9\r\nL_2 ,\r\nV_10 , V_2 , V_3 ) ;\r\nreturn NULL ;\r\n}\r\nV_8 = & V_6 -> V_11 -> V_12 [ V_3 & 0xff ] . V_13 ;\r\nif ( V_3 >= 0x80 )\r\nV_8 = & V_6 -> V_11 -> V_14 [ ( ( V_3 - 0x80 ) >> 5 ) & 0x0f ] . V_13 ;\r\nif ( V_7 ) * V_7 = V_6 ;\r\nreturn V_8 ;\r\n}\r\nstatic void\r\nF_6 ( struct V_15 * V_16 )\r\n{\r\nvolatile unsigned long * V_8 ;\r\nunsigned int V_3 = V_16 -> V_3 ;\r\nstruct V_6 * V_6 ;\r\nV_8 = F_3 ( V_3 , & V_6 ) ;\r\nif ( ! V_8 || ! V_6 ) {\r\nF_5 ( V_9 L_3 ,\r\nV_10 , V_3 ) ;\r\nreturn;\r\n}\r\nF_7 ( & V_6 -> V_17 ) ;\r\n* V_8 |= 1UL << 24 ;\r\nF_8 () ;\r\n* V_8 ;\r\nF_9 ( & V_6 -> V_17 ) ;\r\n}\r\nstatic void\r\nF_10 ( struct V_15 * V_16 )\r\n{\r\nvolatile unsigned long * V_8 ;\r\nunsigned int V_3 = V_16 -> V_3 ;\r\nstruct V_6 * V_6 ;\r\nV_8 = F_3 ( V_3 , & V_6 ) ;\r\nif ( ! V_8 || ! V_6 ) {\r\nF_5 ( V_9 L_3 ,\r\nV_10 , V_3 ) ;\r\nreturn;\r\n}\r\nF_7 ( & V_6 -> V_17 ) ;\r\n* V_8 &= ~ ( 1UL << 24 ) ;\r\nF_8 () ;\r\n* V_8 ;\r\nF_9 ( & V_6 -> V_17 ) ;\r\n}\r\nstatic void\r\nF_11 ( struct V_15 * V_16 )\r\n{\r\nreturn;\r\n}\r\nstatic void\r\nF_12 ( struct V_6 * V_6 ,\r\nvolatile unsigned long * V_13 ,\r\nunsigned int V_18 )\r\n{\r\nunsigned long V_19 ;\r\nV_19 = * V_13 ;\r\nV_19 &= ~ ( 0x1ffUL << 24 ) ;\r\nV_19 |= ( ( unsigned long ) V_18 << 24 ) ;\r\n* V_13 = V_19 ;\r\nF_8 () ;\r\n* V_13 ;\r\n}\r\nstatic void\r\nF_13 ( struct V_6 * V_6 , unsigned int V_20 , unsigned int V_18 )\r\n{\r\nunsigned long V_19 ;\r\nV_19 = V_6 -> V_11 -> V_12 [ V_20 ] . V_13 ;\r\nV_19 &= ~ ( 0x1ffUL << 14 ) ;\r\nV_19 |= ( ( unsigned long ) V_18 << 14 ) ;\r\nV_6 -> V_11 -> V_12 [ V_20 ] . V_13 = V_19 ;\r\nF_8 () ;\r\nV_6 -> V_11 -> V_12 [ V_20 ] . V_13 ;\r\n}\r\nstatic void\r\nF_14 ( struct V_6 * V_6 , unsigned int V_20 , unsigned int V_18 )\r\n{\r\nunsigned long V_19 ;\r\nV_19 = V_6 -> V_11 -> V_14 [ V_20 ] . V_13 ;\r\nV_19 &= ~ ( 0x1ffUL << 14 ) ;\r\nV_19 |= ( ( unsigned long ) V_18 << 14 ) ;\r\nV_6 -> V_11 -> V_14 [ V_20 ] . V_13 = V_19 ;\r\nF_8 () ;\r\nV_6 -> V_11 -> V_14 [ V_20 ] . V_13 ;\r\n}\r\nstatic void T_1\r\nF_15 ( struct V_6 * V_6 , unsigned int V_20 , unsigned int V_18 )\r\n{\r\nV_6 -> V_11 -> V_12 [ V_20 ] . V_13 = ( ( unsigned long ) V_18 << 14 ) ;\r\nF_8 () ;\r\nV_6 -> V_11 -> V_12 [ V_20 ] . V_13 ;\r\n}\r\nstatic void T_1\r\nF_16 ( struct V_6 * V_6 , unsigned int V_20 , unsigned int V_18 )\r\n{\r\nV_6 -> V_11 -> V_14 [ V_20 ] . V_13 = ( ( unsigned long ) V_18 << 14 ) ;\r\nF_8 () ;\r\nV_6 -> V_11 -> V_14 [ V_20 ] . V_13 ;\r\n}\r\nstatic void T_1\r\nF_17 ( struct V_6 * V_6 ,\r\nstruct V_21 * V_22 ,\r\nstruct V_21 * V_23 )\r\n{\r\nlong V_24 = ( V_6 -> V_25 << V_5 ) + 16 ;\r\nlong V_26 ;\r\nF_5 ( L_4 ,\r\nV_6 -> V_25 , V_24 ) ;\r\nF_5 ( L_5 , V_27 ) ;\r\nF_7 ( & V_6 -> V_17 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_28 . V_13 , V_27 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_29 . V_13 , V_27 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_30 . V_13 , V_27 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_31 . V_13 , V_27 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_32 . V_13 , V_27 ) ;\r\nfor ( V_26 = 0 ; V_26 < 128 ; ++ V_26 ) {\r\nF_18 ( V_24 + V_26 , V_22 , V_33 ) ;\r\nF_19 ( V_26 , V_34 ) ;\r\n}\r\nfor ( V_26 = 0 ; V_26 < 0x60 ; ++ V_26 )\r\nF_15 ( V_6 , V_26 , V_27 ) ;\r\nF_15 ( V_6 , 0x74 , V_27 ) ;\r\nF_15 ( V_6 , 0x75 , V_27 ) ;\r\nfor ( V_26 = 128 ; V_26 < ( 128 + 512 ) ; ++ V_26 ) {\r\nF_18 ( V_24 + V_26 , V_23 , V_33 ) ;\r\nF_19 ( V_26 , V_34 ) ;\r\n}\r\nfor ( V_26 = 0 ; V_26 < 16 ; ++ V_26 )\r\nF_16 ( V_6 , V_26 , V_27 ) ;\r\nF_9 ( & V_6 -> V_17 ) ;\r\n}\r\nstatic void T_1\r\nF_20 ( void )\r\n{\r\nint V_26 ;\r\nstruct V_6 * V_6 = NULL ;\r\nfor ( V_26 = 0 ; V_26 < 16 ; ++ V_26 ) {\r\nF_18 ( V_26 , & V_35 ,\r\nV_33 ) ;\r\n}\r\nfor ( V_6 = NULL ; ( V_6 = F_21 ( V_6 ) ) != NULL ; )\r\nF_17 ( V_6 , & V_36 , & V_37 ) ;\r\n}\r\nstatic int\r\nF_22 ( const struct V_38 * V_39 , T_2 V_40 , T_2 V_41 )\r\n{\r\nstruct V_38 * V_42 = (struct V_38 * ) V_39 ;\r\nstruct V_43 * V_44 = V_42 -> V_45 ;\r\nstruct V_46 * V_46 = V_44 -> V_45 ;\r\nstruct V_6 * V_6 = V_46 -> V_6 ;\r\nint V_47 , V_48 ;\r\nT_3 V_49 ;\r\nT_3 V_50 ;\r\nT_2 V_51 ;\r\nint V_3 ;\r\nF_23 ( V_42 , V_52 , & V_51 ) ;\r\nV_3 = V_51 ;\r\nV_47 = V_42 -> V_53 ;\r\nV_49 = 0 ;\r\nif ( V_47 )\r\nF_24 ( V_42 , V_47 + V_54 , & V_49 ) ;\r\nif ( V_49 & V_55 ) {\r\nV_48 = V_56 ;\r\nif ( V_49 & V_57 )\r\nV_48 = V_58 ;\r\nF_24 ( V_42 , V_47 + V_48 , & V_50 ) ;\r\nV_3 = V_50 & 0x1ff ;\r\nV_3 += 0x80 ;\r\n#if 1\r\nF_5 ( L_6 ,\r\nV_42 -> V_59 -> V_60 ,\r\nF_25 ( V_42 -> V_61 ) ,\r\nF_26 ( V_42 -> V_61 ) ,\r\nV_44 -> V_62 ) ;\r\nF_5 ( L_7 ,\r\n1 << ( ( V_49 & V_63 ) >> 4 ) ,\r\nV_50 ) ;\r\nF_5 ( L_8 ,\r\n1 << ( ( V_49 & V_63 ) >> 4 ) ,\r\n( V_3 + 16 ) | ( V_6 -> V_25 << V_5 ) ,\r\n( V_3 + 16 ) | ( V_6 -> V_25 << V_5 ) ) ;\r\n#endif\r\n#if 0\r\npci_write_config_word(dev, msi_loc + PCI_MSI_FLAGS,\r\nmsg_ctl & ~PCI_MSI_FLAGS_ENABLE);\r\npci_read_config_byte(dev, PCI_INTERRUPT_LINE, &intline);\r\nirq = intline;\r\nprintk(" forcing LSI interrupt on irq %d [0x%x]\n", irq, irq);\r\n#endif\r\n}\r\nV_3 += 16 ;\r\nV_3 |= V_6 -> V_25 << V_5 ;\r\nreturn V_3 ;\r\n}\r\nstatic void T_1\r\nF_27 ( void )\r\n{\r\nstruct V_6 * V_6 ;\r\nF_28 () ;\r\nF_29 ( V_64 ) ;\r\nF_30 () ;\r\nF_31 ( NULL ) ;\r\nfor ( V_6 = NULL ; ( V_6 = F_21 ( V_6 ) ) != NULL ; )\r\nF_32 ( V_6 ) ;\r\n}\r\nstatic void T_1\r\nF_33 ( void )\r\n{\r\nF_34 () ;\r\n}\r\nstatic void\r\nF_35 ( void )\r\n{\r\nint V_65 = F_36 () ;\r\nstruct V_6 * V_6 = F_4 ( V_65 ) ;\r\nunsigned int V_26 ;\r\nif ( ! V_6 )\r\nreturn;\r\nF_5 ( L_9 , V_65 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_28 . V_13 , V_65 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_29 . V_13 , V_65 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_30 . V_13 , V_65 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_31 . V_13 , V_65 ) ;\r\nF_12 ( V_6 , & V_6 -> V_11 -> V_32 . V_13 , V_65 ) ;\r\nfor ( V_26 = 0 ; V_26 < 0x60 ; ++ V_26 )\r\nF_13 ( V_6 , V_26 , V_65 ) ;\r\nF_13 ( V_6 , 0x74 , V_65 ) ;\r\nF_13 ( V_6 , 0x75 , V_65 ) ;\r\nfor ( V_26 = 0 ; V_26 < 16 ; ++ V_26 )\r\nF_14 ( V_6 , V_26 , V_65 ) ;\r\n}
