\hypertarget{sparc_8h}{}\section{cpukit/score/cpu/sparc/include/rtems/score/sparc.h File Reference}
\label{sparc_8h}\index{cpukit/score/cpu/sparc/include/rtems/score/sparc.h@{cpukit/score/cpu/sparc/include/rtems/score/sparc.h}}


Information Required to Build R\+T\+E\+MS for a Particular Member of the S\+P\+A\+RC Family.  


{\ttfamily \#include $<$rtems/score/basedefs.\+h$>$}\newline
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sparc_8h_a9f9bc5713562216d9904ae621b8f5c56}{S\+P\+A\+R\+C\+\_\+\+H\+A\+S\+\_\+\+B\+I\+T\+S\+C\+AN}}~0
\item 
\#define \mbox{\hyperlink{sparc_8h_acafa6b7ae954308636ccc464e7cb38d1}{S\+P\+A\+R\+C\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+O\+F\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+W\+I\+N\+D\+O\+WS}}~8
\item 
\#define \mbox{\hyperlink{sparc_8h_a2b1bb1e40a744b9d580ab7f338a287ab}{S\+P\+A\+R\+C\+\_\+\+L\+E\+O\+N3\+F\+T\+\_\+\+B2\+B\+S\+T\+\_\+\+N\+OP}}
\item 
\#define \mbox{\hyperlink{sparc_8h_a92093960a31ba99f1d8258c3c383be3c}{S\+P\+A\+R\+C\+\_\+\+H\+A\+S\+\_\+\+F\+PU}}~1
\item 
\#define \mbox{\hyperlink{sparc_8h_a6161655f251417659ec80a3023bb0ec9}{C\+P\+U\+\_\+\+M\+O\+D\+E\+L\+\_\+\+N\+A\+ME}}~\char`\"{}w/F\+PU\char`\"{}
\item 
\#define \mbox{\hyperlink{sparc_8h_a65a2f3e765349445fd8ad6a44d7e498a}{C\+P\+U\+\_\+\+N\+A\+ME}}~\char`\"{}S\+P\+A\+RC\char`\"{}
\item 
\#define \mbox{\hyperlink{sparc_8h_abddd537b3f991d2667c6722774cb3ad2}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+C\+W\+P\+\_\+\+M\+A\+SK}}~0x07   /$\ast$ bits  0 -\/  4 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_abf34e9931aaabef8a8fd69f4559d6059}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+T\+\_\+\+M\+A\+SK}}~0x00000020   /$\ast$ bit   5 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_a3314dc4d0028323ecd368af3e654716b}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+P\+S\+\_\+\+M\+A\+SK}}~0x00000040   /$\ast$ bit   6 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_ae5ec4f6f50e287519d5546d7c86b569d}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+S\+\_\+\+M\+A\+SK}}~0x00000080   /$\ast$ bit   7 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_a5a87d851c6b55fa7252a4b7ea64cd31c}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+P\+I\+L\+\_\+\+M\+A\+SK}}~0x00000\+F00   /$\ast$ bits  8 -\/ 11 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_ab214a97fcc5f1ec7b1b7918314ac0f05}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+F\+\_\+\+M\+A\+SK}}~0x00001000   /$\ast$ bit  12 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_abf217fe2094bfea90a2968a96fae5baa}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+C\+\_\+\+M\+A\+SK}}~0x00002000   /$\ast$ bit  13 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_ae43c0a8d0350be77cfb58c7da3baeb88}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+I\+C\+C\+\_\+\+M\+A\+SK}}~0x00\+F00000   /$\ast$ bits 20 -\/ 23 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_ab6dbce1ec85e216c63b18e66a9e8306a}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+V\+E\+R\+\_\+\+M\+A\+SK}}~0x0\+F000000   /$\ast$ bits 24 -\/ 27 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_a9130247932b59e36c9a633e6dda8d4d0}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+I\+M\+P\+L\+\_\+\+M\+A\+SK}}~0x\+F0000000   /$\ast$ bits 28 -\/ 31 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_a0a43f53e5ffe64ea45a156dc50b5827f}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+C\+W\+P\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~0   /$\ast$ bits  0 -\/  4 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_aca8179fa4758eae289cd7c611fb3cbfc}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+T\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~5   /$\ast$ bit   5 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_af7ca7e3f52831a40371ab5ee4309bf2e}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+P\+S\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~6   /$\ast$ bit   6 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_ae6fe80debbedc8a13e890e48e8e60558}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+S\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~7   /$\ast$ bit   7 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_a16bbf8eeceeb0c19fa0fa1122d487ec2}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+P\+I\+L\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~8   /$\ast$ bits  8 -\/ 11 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_a5ce11dfccff896918b20cb1ec4a5394a}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+F\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~12   /$\ast$ bit  12 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_aae19cb6fd36de325c92ef320bde64464}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+C\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~13   /$\ast$ bit  13 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_a219f5bb1219471834d66f0e4a42f9c42}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+I\+C\+C\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~20   /$\ast$ bits 20 -\/ 23 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_a63501e3582713c93f2cb2426d32b07f4}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+V\+E\+R\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~24   /$\ast$ bits 24 -\/ 27 $\ast$/
\item 
\#define \mbox{\hyperlink{sparc_8h_a4bfe81cd59078dc0ff2a7c01b8c00796}{S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+I\+M\+P\+L\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON}}~28   /$\ast$ bits 28 -\/ 31 $\ast$/
\item 
\mbox{\Hypertarget{sparc_8h_ae8e19fe9d378c56c11ada98e24826099}\label{sparc_8h_ae8e19fe9d378c56c11ada98e24826099}} 
\#define {\bfseries L\+E\+O\+N3\+\_\+\+A\+S\+R17\+\_\+\+P\+R\+O\+C\+E\+S\+S\+O\+R\+\_\+\+I\+N\+D\+E\+X\+\_\+\+S\+H\+I\+FT}~28
\item 
\mbox{\Hypertarget{sparc_8h_a32301160d0d6fe49d31673ba1b07d1fc}\label{sparc_8h_a32301160d0d6fe49d31673ba1b07d1fc}} 
\#define {\bfseries S\+P\+A\+R\+C\+\_\+\+S\+W\+T\+R\+A\+P\+\_\+\+S\+Y\+S\+C\+A\+LL}~0
\item 
\mbox{\Hypertarget{sparc_8h_a07da3b9631b910e6799098de06b337dc}\label{sparc_8h_a07da3b9631b910e6799098de06b337dc}} 
\#define {\bfseries S\+P\+A\+R\+C\+\_\+\+S\+W\+T\+R\+A\+P\+\_\+\+I\+R\+Q\+D\+IS}~9
\item 
\mbox{\Hypertarget{sparc_8h_a2d01010f98f70f4777b97c38a5f40d25}\label{sparc_8h_a2d01010f98f70f4777b97c38a5f40d25}} 
\#define {\bfseries S\+P\+A\+R\+C\+\_\+\+S\+W\+T\+R\+A\+P\+\_\+\+I\+R\+Q\+EN}~10
\item 
\mbox{\Hypertarget{sparc_8h_a2eaf1bce47f4a90ba3bcc7c234bf453c}\label{sparc_8h_a2eaf1bce47f4a90ba3bcc7c234bf453c}} 
\#define {\bfseries S\+P\+A\+R\+C\+\_\+\+S\+W\+T\+R\+A\+P\+\_\+\+I\+R\+Q\+D\+I\+S\+\_\+\+FP}~11
\item 
\#define \mbox{\hyperlink{sparc_8h_a6c92c29fa8e83ab85e05543010e10d7c}{nop}}()
\item 
\#define \mbox{\hyperlink{sparc_8h_a1a031e6926662c0d6b24aa8beb8c0b45}{sparc\+\_\+get\+\_\+psr}}(\+\_\+psr)
\begin{DoxyCompactList}\small\item\em Macro to obtain the P\+SR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sparc_8h_a2747533d1801804c382311ed3bb4e114}{sparc\+\_\+set\+\_\+psr}}(\+\_\+psr)
\begin{DoxyCompactList}\small\item\em Macro to set the P\+SR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sparc_8h_adb4cffe8604f97063d250de9b5f34e78}{sparc\+\_\+get\+\_\+tbr}}(\+\_\+tbr)
\begin{DoxyCompactList}\small\item\em Macro to obtain the T\+BR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sparc_8h_a954ff675f2d4e6c8b82c689e15b1273e}{sparc\+\_\+set\+\_\+tbr}}(\+\_\+tbr)
\begin{DoxyCompactList}\small\item\em Macro to set the T\+BR. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sparc_8h_a72f0f159512633d37f082281cf5cf24a}{sparc\+\_\+get\+\_\+wim}}(\+\_\+wim)
\begin{DoxyCompactList}\small\item\em Macro to obtain the W\+IM. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sparc_8h_a31b67032074138facea4e1d7c55d704d}{sparc\+\_\+set\+\_\+wim}}(\+\_\+wim)
\begin{DoxyCompactList}\small\item\em Macro to set the W\+IM. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sparc_8h_a32614ef63da34e114e6c45bd5ab15e5f}{sparc\+\_\+get\+\_\+y}}(\+\_\+y)
\begin{DoxyCompactList}\small\item\em Macro to obtain the Y register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sparc_8h_aa4ee5adcb61a9a30b1034df816f0afa2}{sparc\+\_\+set\+\_\+y}}(\+\_\+y)
\begin{DoxyCompactList}\small\item\em Macro to set the Y register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sparc_8h_a4f4e4ca9d3079df0075b429e30da502c}{sparc\+\_\+flash\+\_\+interrupts}}(\+\_\+psr)
\begin{DoxyCompactList}\small\item\em S\+P\+A\+RC flash processor interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{sparc_8h_a124749dcad37f57eb878acc0f84799da}{sparc\+\_\+get\+\_\+interrupt\+\_\+level}}(\+\_\+level)
\begin{DoxyCompactList}\small\item\em S\+P\+A\+RC obtain interrupt level. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{sparc_8h_abadee144c5cabc69f73b725473b5ea55}{sparc\+\_\+syscall\+\_\+exit}} (uint32\+\_\+t exitcode1, uint32\+\_\+t exitcode2) \mbox{\hyperlink{group__RTEMSScoreBaseDefs_gaa2f0ed67aa174f684bb31b7e8bdb386f}{R\+T\+E\+M\+S\+\_\+\+N\+O\+\_\+\+R\+E\+T\+U\+RN}}
\begin{DoxyCompactList}\small\item\em S\+P\+A\+RC exit through system call 1. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Information Required to Build R\+T\+E\+MS for a Particular Member of the S\+P\+A\+RC Family. 

This file contains the information required to build R\+T\+E\+MS for a particular member of the S\+P\+A\+RC family. It does this by setting variables to indicate which implementation dependent features are present in a particular member of the family. 

\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{sparc_8h_a6161655f251417659ec80a3023bb0ec9}\label{sparc_8h_a6161655f251417659ec80a3023bb0ec9}} 
\index{sparc.h@{sparc.h}!CPU\_MODEL\_NAME@{CPU\_MODEL\_NAME}}
\index{CPU\_MODEL\_NAME@{CPU\_MODEL\_NAME}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{CPU\_MODEL\_NAME}{CPU\_MODEL\_NAME}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+M\+O\+D\+E\+L\+\_\+\+N\+A\+ME~\char`\"{}w/F\+PU\char`\"{}}

This macro contains a string describing the multilib variant being build. \mbox{\Hypertarget{sparc_8h_a65a2f3e765349445fd8ad6a44d7e498a}\label{sparc_8h_a65a2f3e765349445fd8ad6a44d7e498a}} 
\index{sparc.h@{sparc.h}!CPU\_NAME@{CPU\_NAME}}
\index{CPU\_NAME@{CPU\_NAME}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{CPU\_NAME}{CPU\_NAME}}
{\footnotesize\ttfamily \#define C\+P\+U\+\_\+\+N\+A\+ME~\char`\"{}S\+P\+A\+RC\char`\"{}}

Define the name of the C\+PU family. \mbox{\Hypertarget{sparc_8h_a6c92c29fa8e83ab85e05543010e10d7c}\label{sparc_8h_a6c92c29fa8e83ab85e05543010e10d7c}} 
\index{sparc.h@{sparc.h}!nop@{nop}}
\index{nop@{nop}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{nop}{nop}}
{\footnotesize\ttfamily \#define nop(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ \textcolor{keyword}{volatile} ( \textcolor{stringliteral}{"nop"} ); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}
This macro is a standard nop instruction. \mbox{\Hypertarget{sparc_8h_a4f4e4ca9d3079df0075b429e30da502c}\label{sparc_8h_a4f4e4ca9d3079df0075b429e30da502c}} 
\index{sparc.h@{sparc.h}!sparc\_flash\_interrupts@{sparc\_flash\_interrupts}}
\index{sparc\_flash\_interrupts@{sparc\_flash\_interrupts}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_flash\_interrupts}{sparc\_flash\_interrupts}}
{\footnotesize\ttfamily \#define sparc\+\_\+flash\+\_\+interrupts(\begin{DoxyParamCaption}\item[{}]{\+\_\+psr }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    sparc\_enable\_interrupts( (\_psr) ); \(\backslash\)}
\DoxyCodeLine{    \_psr = sparc\_disable\_interrupts(); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


S\+P\+A\+RC flash processor interrupts. 

This method is invoked to temporarily enable all maskable interrupts.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em \+\_\+psr} & is the P\+SR returned by sparc\+\_\+disable\+\_\+interrupts. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{sparc_8h_a124749dcad37f57eb878acc0f84799da}\label{sparc_8h_a124749dcad37f57eb878acc0f84799da}} 
\index{sparc.h@{sparc.h}!sparc\_get\_interrupt\_level@{sparc\_get\_interrupt\_level}}
\index{sparc\_get\_interrupt\_level@{sparc\_get\_interrupt\_level}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_get\_interrupt\_level}{sparc\_get\_interrupt\_level}}
{\footnotesize\ttfamily \#define sparc\+\_\+get\+\_\+interrupt\+\_\+level(\begin{DoxyParamCaption}\item[{}]{\+\_\+level }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    uint32\_t \_psr\_level = 0; \mbox{\hyperlink{sparc_8h_a1a031e6926662c0d6b24aa8beb8c0b45}{\(\backslash\)}}}
\DoxyCodeLine{\mbox{\hyperlink{sparc_8h_a1a031e6926662c0d6b24aa8beb8c0b45}{    \(\backslash\)}}}
\DoxyCodeLine{\mbox{\hyperlink{sparc_8h_a1a031e6926662c0d6b24aa8beb8c0b45}{    sparc\_get\_psr}}( \_psr\_level ); \(\backslash\)}
\DoxyCodeLine{    (\_level) = \(\backslash\)}
\DoxyCodeLine{      (\_psr\_level \& \mbox{\hyperlink{sparc_8h_a5a87d851c6b55fa7252a4b7ea64cd31c}{SPARC\_PSR\_PIL\_MASK}}) >> \mbox{\hyperlink{sparc_8h_a16bbf8eeceeb0c19fa0fa1122d487ec2}{SPARC\_PSR\_PIL\_BIT\_POSITION}}; \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


S\+P\+A\+RC obtain interrupt level. 

This method is invoked to obtain the current interrupt disable level.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em \+\_\+level} & is the P\+SR returned by sparc\+\_\+disable\+\_\+interrupts. \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{sparc_8h_a1a031e6926662c0d6b24aa8beb8c0b45}\label{sparc_8h_a1a031e6926662c0d6b24aa8beb8c0b45}} 
\index{sparc.h@{sparc.h}!sparc\_get\_psr@{sparc\_get\_psr}}
\index{sparc\_get\_psr@{sparc\_get\_psr}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_get\_psr}{sparc\_get\_psr}}
{\footnotesize\ttfamily \#define sparc\+\_\+get\+\_\+psr(\begin{DoxyParamCaption}\item[{}]{\+\_\+psr }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{     (\_psr) = 0; \(\backslash\)}
\DoxyCodeLine{     \_\_asm\_\_ \textcolor{keyword}{volatile}( \textcolor{stringliteral}{"rd \%\%psr, \%0"} :  \textcolor{stringliteral}{"=r"} (\_psr) : \textcolor{stringliteral}{"0"} (\_psr) ); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


Macro to obtain the P\+SR. 

This macro returns the current contents of the P\+SR register in {\itshape \+\_\+psr}. \mbox{\Hypertarget{sparc_8h_adb4cffe8604f97063d250de9b5f34e78}\label{sparc_8h_adb4cffe8604f97063d250de9b5f34e78}} 
\index{sparc.h@{sparc.h}!sparc\_get\_tbr@{sparc\_get\_tbr}}
\index{sparc\_get\_tbr@{sparc\_get\_tbr}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_get\_tbr}{sparc\_get\_tbr}}
{\footnotesize\ttfamily \#define sparc\+\_\+get\+\_\+tbr(\begin{DoxyParamCaption}\item[{}]{\+\_\+tbr }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{     (\_tbr) = 0; \textcolor{comment}{/* to avoid unitialized warnings */} \(\backslash\)}
\DoxyCodeLine{     \_\_asm\_\_ \textcolor{keyword}{volatile}( \textcolor{stringliteral}{"rd \%\%tbr, \%0"} :  \textcolor{stringliteral}{"=r"} (\_tbr) : \textcolor{stringliteral}{"0"} (\_tbr) ); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


Macro to obtain the T\+BR. 

This macro returns the current contents of the T\+BR register in {\itshape \+\_\+tbr}. \mbox{\Hypertarget{sparc_8h_a72f0f159512633d37f082281cf5cf24a}\label{sparc_8h_a72f0f159512633d37f082281cf5cf24a}} 
\index{sparc.h@{sparc.h}!sparc\_get\_wim@{sparc\_get\_wim}}
\index{sparc\_get\_wim@{sparc\_get\_wim}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_get\_wim}{sparc\_get\_wim}}
{\footnotesize\ttfamily \#define sparc\+\_\+get\+\_\+wim(\begin{DoxyParamCaption}\item[{}]{\+\_\+wim }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ \textcolor{keyword}{volatile}( \textcolor{stringliteral}{"rd \%\%wim, \%0"} :  \textcolor{stringliteral}{"=r"} (\_wim) : \textcolor{stringliteral}{"0"} (\_wim) ); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


Macro to obtain the W\+IM. 

This macro returns the current contents of the W\+IM field in {\itshape \+\_\+wim}. \mbox{\Hypertarget{sparc_8h_a32614ef63da34e114e6c45bd5ab15e5f}\label{sparc_8h_a32614ef63da34e114e6c45bd5ab15e5f}} 
\index{sparc.h@{sparc.h}!sparc\_get\_y@{sparc\_get\_y}}
\index{sparc\_get\_y@{sparc\_get\_y}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_get\_y}{sparc\_get\_y}}
{\footnotesize\ttfamily \#define sparc\+\_\+get\+\_\+y(\begin{DoxyParamCaption}\item[{}]{\+\_\+y }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ \textcolor{keyword}{volatile}( \textcolor{stringliteral}{"rd \%\%y, \%0"} :  \textcolor{stringliteral}{"=r"} (\_y) : \textcolor{stringliteral}{"0"} (\_y) ); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


Macro to obtain the Y register. 

This macro returns the current contents of the Y register in {\itshape \+\_\+y}. \mbox{\Hypertarget{sparc_8h_a9f9bc5713562216d9904ae621b8f5c56}\label{sparc_8h_a9f9bc5713562216d9904ae621b8f5c56}} 
\index{sparc.h@{sparc.h}!SPARC\_HAS\_BITSCAN@{SPARC\_HAS\_BITSCAN}}
\index{SPARC\_HAS\_BITSCAN@{SPARC\_HAS\_BITSCAN}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_HAS\_BITSCAN}{SPARC\_HAS\_BITSCAN}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+H\+A\+S\+\_\+\+B\+I\+T\+S\+C\+AN~0}

Some higher end S\+P\+A\+R\+Cs have a bitscan instructions. It would be nice to take advantage of them. Right now, there is no port to a C\+PU model with this feature and no (untested) code that is based on this feature flag. \mbox{\Hypertarget{sparc_8h_a92093960a31ba99f1d8258c3c383be3c}\label{sparc_8h_a92093960a31ba99f1d8258c3c383be3c}} 
\index{sparc.h@{sparc.h}!SPARC\_HAS\_FPU@{SPARC\_HAS\_FPU}}
\index{SPARC\_HAS\_FPU@{SPARC\_HAS\_FPU}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_HAS\_FPU}{SPARC\_HAS\_FPU}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+H\+A\+S\+\_\+\+F\+PU~1}

This macro indicates whether this multilib variation has hardware floating point or not. We use the gcc cpp predefine \+\_\+\+S\+O\+F\+T\+\_\+\+F\+L\+O\+AT to determine that. \mbox{\Hypertarget{sparc_8h_a2b1bb1e40a744b9d580ab7f338a287ab}\label{sparc_8h_a2b1bb1e40a744b9d580ab7f338a287ab}} 
\index{sparc.h@{sparc.h}!SPARC\_LEON3FT\_B2BST\_NOP@{SPARC\_LEON3FT\_B2BST\_NOP}}
\index{SPARC\_LEON3FT\_B2BST\_NOP@{SPARC\_LEON3FT\_B2BST\_NOP}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_LEON3FT\_B2BST\_NOP}{SPARC\_LEON3FT\_B2BST\_NOP}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+L\+E\+O\+N3\+F\+T\+\_\+\+B2\+B\+S\+T\+\_\+\+N\+OP}

See G\+R\+L\+I\+B-\/\+T\+N-\/0009\+: \char`\"{}\+L\+E\+O\+N3\+F\+T Stale Cache Entry After Store with
\+Data Tag Parity Error\char`\"{} \mbox{\Hypertarget{sparc_8h_acafa6b7ae954308636ccc464e7cb38d1}\label{sparc_8h_acafa6b7ae954308636ccc464e7cb38d1}} 
\index{sparc.h@{sparc.h}!SPARC\_NUMBER\_OF\_REGISTER\_WINDOWS@{SPARC\_NUMBER\_OF\_REGISTER\_WINDOWS}}
\index{SPARC\_NUMBER\_OF\_REGISTER\_WINDOWS@{SPARC\_NUMBER\_OF\_REGISTER\_WINDOWS}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_NUMBER\_OF\_REGISTER\_WINDOWS}{SPARC\_NUMBER\_OF\_REGISTER\_WINDOWS}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+O\+F\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+W\+I\+N\+D\+O\+WS~8}

This should be OK until a port to a higher end S\+P\+A\+RC processor is made that has more than 8 register windows. If this cannot be determined based on multilib settings (v7/v8/v9), then the cpu\+\_\+asm.\+S code that depends on this will have to move to libcpu. \mbox{\Hypertarget{sparc_8h_a0a43f53e5ffe64ea45a156dc50b5827f}\label{sparc_8h_a0a43f53e5ffe64ea45a156dc50b5827f}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_CWP\_BIT\_POSITION@{SPARC\_PSR\_CWP\_BIT\_POSITION}}
\index{SPARC\_PSR\_CWP\_BIT\_POSITION@{SPARC\_PSR\_CWP\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_CWP\_BIT\_POSITION}{SPARC\_PSR\_CWP\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+C\+W\+P\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~0   /$\ast$ bits  0 -\/  4 $\ast$/}

This constant is the starting bit position of the C\+WP in the P\+SR. \mbox{\Hypertarget{sparc_8h_abddd537b3f991d2667c6722774cb3ad2}\label{sparc_8h_abddd537b3f991d2667c6722774cb3ad2}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_CWP\_MASK@{SPARC\_PSR\_CWP\_MASK}}
\index{SPARC\_PSR\_CWP\_MASK@{SPARC\_PSR\_CWP\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_CWP\_MASK}{SPARC\_PSR\_CWP\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+C\+W\+P\+\_\+\+M\+A\+SK~0x07   /$\ast$ bits  0 -\/  4 $\ast$/}

P\+SR masks and starting bit positions

N\+O\+TE\+: Reserved bits are ignored. \mbox{\Hypertarget{sparc_8h_aae19cb6fd36de325c92ef320bde64464}\label{sparc_8h_aae19cb6fd36de325c92ef320bde64464}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_EC\_BIT\_POSITION@{SPARC\_PSR\_EC\_BIT\_POSITION}}
\index{SPARC\_PSR\_EC\_BIT\_POSITION@{SPARC\_PSR\_EC\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_EC\_BIT\_POSITION}{SPARC\_PSR\_EC\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+C\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~13   /$\ast$ bit  13 $\ast$/}

This constant is the starting bit position of the EC in the P\+SR. \mbox{\Hypertarget{sparc_8h_abf217fe2094bfea90a2968a96fae5baa}\label{sparc_8h_abf217fe2094bfea90a2968a96fae5baa}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_EC\_MASK@{SPARC\_PSR\_EC\_MASK}}
\index{SPARC\_PSR\_EC\_MASK@{SPARC\_PSR\_EC\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_EC\_MASK}{SPARC\_PSR\_EC\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+C\+\_\+\+M\+A\+SK~0x00002000   /$\ast$ bit  13 $\ast$/}

This constant is a mask for the EC bits in the P\+SR. \mbox{\Hypertarget{sparc_8h_a5ce11dfccff896918b20cb1ec4a5394a}\label{sparc_8h_a5ce11dfccff896918b20cb1ec4a5394a}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_EF\_BIT\_POSITION@{SPARC\_PSR\_EF\_BIT\_POSITION}}
\index{SPARC\_PSR\_EF\_BIT\_POSITION@{SPARC\_PSR\_EF\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_EF\_BIT\_POSITION}{SPARC\_PSR\_EF\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+F\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~12   /$\ast$ bit  12 $\ast$/}

This constant is the starting bit position of the EF in the P\+SR. \mbox{\Hypertarget{sparc_8h_ab214a97fcc5f1ec7b1b7918314ac0f05}\label{sparc_8h_ab214a97fcc5f1ec7b1b7918314ac0f05}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_EF\_MASK@{SPARC\_PSR\_EF\_MASK}}
\index{SPARC\_PSR\_EF\_MASK@{SPARC\_PSR\_EF\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_EF\_MASK}{SPARC\_PSR\_EF\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+F\+\_\+\+M\+A\+SK~0x00001000   /$\ast$ bit  12 $\ast$/}

This constant is a mask for the EF bits in the P\+SR. \mbox{\Hypertarget{sparc_8h_aca8179fa4758eae289cd7c611fb3cbfc}\label{sparc_8h_aca8179fa4758eae289cd7c611fb3cbfc}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_ET\_BIT\_POSITION@{SPARC\_PSR\_ET\_BIT\_POSITION}}
\index{SPARC\_PSR\_ET\_BIT\_POSITION@{SPARC\_PSR\_ET\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_ET\_BIT\_POSITION}{SPARC\_PSR\_ET\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+T\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~5   /$\ast$ bit   5 $\ast$/}

This constant is the starting bit position of the ET in the P\+SR. \mbox{\Hypertarget{sparc_8h_abf34e9931aaabef8a8fd69f4559d6059}\label{sparc_8h_abf34e9931aaabef8a8fd69f4559d6059}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_ET\_MASK@{SPARC\_PSR\_ET\_MASK}}
\index{SPARC\_PSR\_ET\_MASK@{SPARC\_PSR\_ET\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_ET\_MASK}{SPARC\_PSR\_ET\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+E\+T\+\_\+\+M\+A\+SK~0x00000020   /$\ast$ bit   5 $\ast$/}

This constant is a mask for the ET bits in the P\+SR. \mbox{\Hypertarget{sparc_8h_a219f5bb1219471834d66f0e4a42f9c42}\label{sparc_8h_a219f5bb1219471834d66f0e4a42f9c42}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_ICC\_BIT\_POSITION@{SPARC\_PSR\_ICC\_BIT\_POSITION}}
\index{SPARC\_PSR\_ICC\_BIT\_POSITION@{SPARC\_PSR\_ICC\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_ICC\_BIT\_POSITION}{SPARC\_PSR\_ICC\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+I\+C\+C\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~20   /$\ast$ bits 20 -\/ 23 $\ast$/}

This constant is the starting bit position of the I\+CC in the P\+SR. \mbox{\Hypertarget{sparc_8h_ae43c0a8d0350be77cfb58c7da3baeb88}\label{sparc_8h_ae43c0a8d0350be77cfb58c7da3baeb88}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_ICC\_MASK@{SPARC\_PSR\_ICC\_MASK}}
\index{SPARC\_PSR\_ICC\_MASK@{SPARC\_PSR\_ICC\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_ICC\_MASK}{SPARC\_PSR\_ICC\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+I\+C\+C\+\_\+\+M\+A\+SK~0x00\+F00000   /$\ast$ bits 20 -\/ 23 $\ast$/}

This constant is a mask for the I\+CC bits in the P\+SR. \mbox{\Hypertarget{sparc_8h_a4bfe81cd59078dc0ff2a7c01b8c00796}\label{sparc_8h_a4bfe81cd59078dc0ff2a7c01b8c00796}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_IMPL\_BIT\_POSITION@{SPARC\_PSR\_IMPL\_BIT\_POSITION}}
\index{SPARC\_PSR\_IMPL\_BIT\_POSITION@{SPARC\_PSR\_IMPL\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_IMPL\_BIT\_POSITION}{SPARC\_PSR\_IMPL\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+I\+M\+P\+L\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~28   /$\ast$ bits 28 -\/ 31 $\ast$/}

This constant is the starting bit position of the I\+M\+PL in the P\+SR. \mbox{\Hypertarget{sparc_8h_a9130247932b59e36c9a633e6dda8d4d0}\label{sparc_8h_a9130247932b59e36c9a633e6dda8d4d0}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_IMPL\_MASK@{SPARC\_PSR\_IMPL\_MASK}}
\index{SPARC\_PSR\_IMPL\_MASK@{SPARC\_PSR\_IMPL\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_IMPL\_MASK}{SPARC\_PSR\_IMPL\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+I\+M\+P\+L\+\_\+\+M\+A\+SK~0x\+F0000000   /$\ast$ bits 28 -\/ 31 $\ast$/}

This constant is a mask for the I\+M\+PL bits in the P\+SR. \mbox{\Hypertarget{sparc_8h_a16bbf8eeceeb0c19fa0fa1122d487ec2}\label{sparc_8h_a16bbf8eeceeb0c19fa0fa1122d487ec2}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_PIL\_BIT\_POSITION@{SPARC\_PSR\_PIL\_BIT\_POSITION}}
\index{SPARC\_PSR\_PIL\_BIT\_POSITION@{SPARC\_PSR\_PIL\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_PIL\_BIT\_POSITION}{SPARC\_PSR\_PIL\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+P\+I\+L\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~8   /$\ast$ bits  8 -\/ 11 $\ast$/}

This constant is the starting bit position of the P\+IL in the P\+SR. \mbox{\Hypertarget{sparc_8h_a5a87d851c6b55fa7252a4b7ea64cd31c}\label{sparc_8h_a5a87d851c6b55fa7252a4b7ea64cd31c}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_PIL\_MASK@{SPARC\_PSR\_PIL\_MASK}}
\index{SPARC\_PSR\_PIL\_MASK@{SPARC\_PSR\_PIL\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_PIL\_MASK}{SPARC\_PSR\_PIL\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+P\+I\+L\+\_\+\+M\+A\+SK~0x00000\+F00   /$\ast$ bits  8 -\/ 11 $\ast$/}

This constant is a mask for the P\+IL bits in the P\+SR. \mbox{\Hypertarget{sparc_8h_af7ca7e3f52831a40371ab5ee4309bf2e}\label{sparc_8h_af7ca7e3f52831a40371ab5ee4309bf2e}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_PS\_BIT\_POSITION@{SPARC\_PSR\_PS\_BIT\_POSITION}}
\index{SPARC\_PSR\_PS\_BIT\_POSITION@{SPARC\_PSR\_PS\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_PS\_BIT\_POSITION}{SPARC\_PSR\_PS\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+P\+S\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~6   /$\ast$ bit   6 $\ast$/}

This constant is the starting bit position of the PS in the P\+SR. \mbox{\Hypertarget{sparc_8h_a3314dc4d0028323ecd368af3e654716b}\label{sparc_8h_a3314dc4d0028323ecd368af3e654716b}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_PS\_MASK@{SPARC\_PSR\_PS\_MASK}}
\index{SPARC\_PSR\_PS\_MASK@{SPARC\_PSR\_PS\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_PS\_MASK}{SPARC\_PSR\_PS\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+P\+S\+\_\+\+M\+A\+SK~0x00000040   /$\ast$ bit   6 $\ast$/}

This constant is a mask for the PS bits in the P\+SR. \mbox{\Hypertarget{sparc_8h_ae6fe80debbedc8a13e890e48e8e60558}\label{sparc_8h_ae6fe80debbedc8a13e890e48e8e60558}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_S\_BIT\_POSITION@{SPARC\_PSR\_S\_BIT\_POSITION}}
\index{SPARC\_PSR\_S\_BIT\_POSITION@{SPARC\_PSR\_S\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_S\_BIT\_POSITION}{SPARC\_PSR\_S\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+S\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~7   /$\ast$ bit   7 $\ast$/}

This constant is the starting bit position of the S in the P\+SR. \mbox{\Hypertarget{sparc_8h_ae5ec4f6f50e287519d5546d7c86b569d}\label{sparc_8h_ae5ec4f6f50e287519d5546d7c86b569d}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_S\_MASK@{SPARC\_PSR\_S\_MASK}}
\index{SPARC\_PSR\_S\_MASK@{SPARC\_PSR\_S\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_S\_MASK}{SPARC\_PSR\_S\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+S\+\_\+\+M\+A\+SK~0x00000080   /$\ast$ bit   7 $\ast$/}

This constant is a mask for the S bits in the P\+SR. \mbox{\Hypertarget{sparc_8h_a63501e3582713c93f2cb2426d32b07f4}\label{sparc_8h_a63501e3582713c93f2cb2426d32b07f4}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_VER\_BIT\_POSITION@{SPARC\_PSR\_VER\_BIT\_POSITION}}
\index{SPARC\_PSR\_VER\_BIT\_POSITION@{SPARC\_PSR\_VER\_BIT\_POSITION}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_VER\_BIT\_POSITION}{SPARC\_PSR\_VER\_BIT\_POSITION}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+V\+E\+R\+\_\+\+B\+I\+T\+\_\+\+P\+O\+S\+I\+T\+I\+ON~24   /$\ast$ bits 24 -\/ 27 $\ast$/}

This constant is the starting bit position of the V\+ER in the P\+SR. \mbox{\Hypertarget{sparc_8h_ab6dbce1ec85e216c63b18e66a9e8306a}\label{sparc_8h_ab6dbce1ec85e216c63b18e66a9e8306a}} 
\index{sparc.h@{sparc.h}!SPARC\_PSR\_VER\_MASK@{SPARC\_PSR\_VER\_MASK}}
\index{SPARC\_PSR\_VER\_MASK@{SPARC\_PSR\_VER\_MASK}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{SPARC\_PSR\_VER\_MASK}{SPARC\_PSR\_VER\_MASK}}
{\footnotesize\ttfamily \#define S\+P\+A\+R\+C\+\_\+\+P\+S\+R\+\_\+\+V\+E\+R\+\_\+\+M\+A\+SK~0x0\+F000000   /$\ast$ bits 24 -\/ 27 $\ast$/}

This constant is a mask for the V\+ER bits in the P\+SR. \mbox{\Hypertarget{sparc_8h_a2747533d1801804c382311ed3bb4e114}\label{sparc_8h_a2747533d1801804c382311ed3bb4e114}} 
\index{sparc.h@{sparc.h}!sparc\_set\_psr@{sparc\_set\_psr}}
\index{sparc\_set\_psr@{sparc\_set\_psr}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_set\_psr}{sparc\_set\_psr}}
{\footnotesize\ttfamily \#define sparc\+\_\+set\+\_\+psr(\begin{DoxyParamCaption}\item[{}]{\+\_\+psr }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ \textcolor{keyword}{volatile} ( \textcolor{stringliteral}{"mov  \%0, \%\%psr "} : \textcolor{stringliteral}{"=r"} ((\_psr)) : \textcolor{stringliteral}{"0"} ((\_psr)) ); \(\backslash\)}
\DoxyCodeLine{    nop(); \(\backslash\)}
\DoxyCodeLine{    nop(); \(\backslash\)}
\DoxyCodeLine{    nop(); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


Macro to set the P\+SR. 

This macro sets the P\+SR register to the value in {\itshape \+\_\+psr}. \mbox{\Hypertarget{sparc_8h_a954ff675f2d4e6c8b82c689e15b1273e}\label{sparc_8h_a954ff675f2d4e6c8b82c689e15b1273e}} 
\index{sparc.h@{sparc.h}!sparc\_set\_tbr@{sparc\_set\_tbr}}
\index{sparc\_set\_tbr@{sparc\_set\_tbr}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_set\_tbr}{sparc\_set\_tbr}}
{\footnotesize\ttfamily \#define sparc\+\_\+set\+\_\+tbr(\begin{DoxyParamCaption}\item[{}]{\+\_\+tbr }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{     \_\_asm\_\_ \textcolor{keyword}{volatile}( \textcolor{stringliteral}{"wr \%0, 0, \%\%tbr"} :  \textcolor{stringliteral}{"=r"} (\_tbr) : \textcolor{stringliteral}{"0"} (\_tbr) ); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


Macro to set the T\+BR. 

This macro sets the T\+BR register to the value in {\itshape \+\_\+tbr}. \mbox{\Hypertarget{sparc_8h_a31b67032074138facea4e1d7c55d704d}\label{sparc_8h_a31b67032074138facea4e1d7c55d704d}} 
\index{sparc.h@{sparc.h}!sparc\_set\_wim@{sparc\_set\_wim}}
\index{sparc\_set\_wim@{sparc\_set\_wim}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_set\_wim}{sparc\_set\_wim}}
{\footnotesize\ttfamily \#define sparc\+\_\+set\+\_\+wim(\begin{DoxyParamCaption}\item[{}]{\+\_\+wim }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ \textcolor{keyword}{volatile}( \textcolor{stringliteral}{"wr \%0, \%\%wim"} :  \textcolor{stringliteral}{"=r"} (\_wim) : \textcolor{stringliteral}{"0"} (\_wim) ); \(\backslash\)}
\DoxyCodeLine{    nop(); \(\backslash\)}
\DoxyCodeLine{    nop(); \(\backslash\)}
\DoxyCodeLine{    nop(); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


Macro to set the W\+IM. 

This macro sets the W\+IM field to the value in {\itshape \+\_\+wim}. \mbox{\Hypertarget{sparc_8h_aa4ee5adcb61a9a30b1034df816f0afa2}\label{sparc_8h_aa4ee5adcb61a9a30b1034df816f0afa2}} 
\index{sparc.h@{sparc.h}!sparc\_set\_y@{sparc\_set\_y}}
\index{sparc\_set\_y@{sparc\_set\_y}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_set\_y}{sparc\_set\_y}}
{\footnotesize\ttfamily \#define sparc\+\_\+set\+\_\+y(\begin{DoxyParamCaption}\item[{}]{\+\_\+y }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keywordflow}{do} \{ \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ \textcolor{keyword}{volatile}( \textcolor{stringliteral}{"wr \%0, \%\%y"} :  \textcolor{stringliteral}{"=r"} (\_y) : \textcolor{stringliteral}{"0"} (\_y) ); \(\backslash\)}
\DoxyCodeLine{  \} \textcolor{keywordflow}{while} ( 0 )}

\end{DoxyCode}


Macro to set the Y register. 

This macro sets the Y register to the value in {\itshape \+\_\+y}. 

\subsection{Function Documentation}
\mbox{\Hypertarget{sparc_8h_abadee144c5cabc69f73b725473b5ea55}\label{sparc_8h_abadee144c5cabc69f73b725473b5ea55}} 
\index{sparc.h@{sparc.h}!sparc\_syscall\_exit@{sparc\_syscall\_exit}}
\index{sparc\_syscall\_exit@{sparc\_syscall\_exit}!sparc.h@{sparc.h}}
\subsubsection{\texorpdfstring{sparc\_syscall\_exit()}{sparc\_syscall\_exit()}}
{\footnotesize\ttfamily void sparc\+\_\+syscall\+\_\+exit (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{exitcode1,  }\item[{uint32\+\_\+t}]{exitcode2 }\end{DoxyParamCaption})}



S\+P\+A\+RC exit through system call 1. 

This method is invoked to go into system error halt. The optional arguments can be given to hypervisor, hardware debugger, simulator or similar.

System error mode is entered when taking a trap when traps have been disabled. What happens when error mode is entered depends on the motherboard. In a typical development systems the C\+PU relingish control to the debugger, simulator, hypervisor or similar. The following steps are taken\+:


\begin{DoxyEnumerate}
\item Going into system error mode by Software Trap 0
\item g1=1 (syscall 1 -\/ Exit)
\item g2=Primary exit code
\item g3=Secondary exit code. Dependends on g2 exit type.
\end{DoxyEnumerate}

This function never returns.


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em exitcode1} & Primary exit code stored in C\+PU g2 register after exit \\
\hline
\mbox{\texttt{ in}}  & {\em exitcode2} & Primary exit code stored in C\+PU g3 register after exit \\
\hline
\end{DoxyParams}
