/*
 * lhu.c
 *
 * RISC-V ISA: RV32I
 *
 * Copyright (C) 2017-2023 Tactical Computing Laboratories, LLC
 * All Rights Reserved
 * contact@tactcomplabs.com
 *
 * See LICENSE in the top level directory for licensing details
 *
 */

#include <stdlib.h>
#include <unistd.h>
#include <stdbool.h>
#include "isa_test_macros.h"


int main(int argc, char **argv){

  asm volatile("tdat:");
  asm volatile("tdat1:  .half 0x00ff");
  asm volatile("tdat2:  .half 0xff00");
  asm volatile("tdat3:  .half 0x0ff0");
  asm volatile("tdat4:  .half 0xf00f");



 // #-------------------------------------------------------------
 // # Basic tests
 // #-------------------------------------------------------------
 //

  TEST_LD_OP( 2, lhu, 0x00000000000000ff, 0,  tdat );
  TEST_LD_OP( 3, lhu, 0x000000000000ff00, 2,  tdat );
  TEST_LD_OP( 4, lhu, 0x0000000000000ff0, 4,  tdat );
  TEST_LD_OP( 5, lhu, 0x000000000000f00f, 6, tdat );

  // # Test with negative offset

  TEST_LD_OP( 6, lhu, 0x00000000000000ff, -6,  tdat4 );
  TEST_LD_OP( 7, lhu, 0x000000000000ff00, -4,  tdat4 );
  TEST_LD_OP( 8, lhu, 0x0000000000000ff0, -2,  tdat4 );
  TEST_LD_OP( 9, lhu, 0x000000000000f00f,  0, tdat4 );

 //  # Test with a negative base

  TEST_CASE( 10, x5, 0x00000000000000ff, \
    ASM_GEN(la  x1, tdat); \
    ASM_GEN(addi x1, x1, -32); \
    ASM_GEN(lhu x5, 32(x1)); \
  )

 // # Test with unaligned base - currently fails

  TEST_CASE( 11, x5, 0x000000000000ff00, \
    ASM_GEN(la  x1, tdat); \
    ASM_GEN(addi x1, x1, -5); \
    ASM_GEN(lhu x5, 7(x1)); \
  )


  asm volatile(" bne x0, gp, pass;");
asm volatile("pass:" ); 
     asm volatile("j continue");

asm volatile("fail:" ); 
     assert(false);

asm volatile("continue:");
asm volatile("li ra, 0x0");

  return 0;
}
