Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 28 14:37:05 2025
| Host         : echo-x250 running 64-bit unknown
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              17 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |              88 |           30 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------+----------------------+------------------+----------------+--------------+
|     Clock Signal     |           Enable Signal          |   Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------+----------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | matrix_index                     |                      |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | uart_rx_inst/E[0]                | number_ready_reg_n_0 |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | matrix[0,0]                      |                      |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | matrix[0,1]                      |                      |                1 |              7 |         7.00 |
|  CLK100MHZ_IBUF_BUFG | matrix[0,2]                      |                      |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | matrix[2,2]                      |                      |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | matrix[1,0]                      |                      |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | matrix[2,1]                      |                      |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | matrix[1,1]                      |                      |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG | matrix[1,2]                      |                      |                4 |              7 |         1.75 |
|  CLK100MHZ_IBUF_BUFG | matrix[2,0]                      |                      |                2 |              7 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | uart_rx_inst/bittimer[9]_i_1_n_0 |                      |                4 |             10 |         2.50 |
|  CLK100MHZ_IBUF_BUFG | uart_rx_inst/bitcntr             |                      |                4 |             11 |         2.75 |
|  CLK100MHZ_IBUF_BUFG |                                  |                      |                6 |             17 |         2.83 |
|  CLK100MHZ_IBUF_BUFG |                                  | p_0_in               |                9 |             32 |         3.56 |
+----------------------+----------------------------------+----------------------+------------------+----------------+--------------+


