<def f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='1447' ll='1451' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildFMinNumIEEE(const llvm::DstOp &amp; Dst, const llvm::SrcOp &amp; Src0, const llvm::SrcOp &amp; Src1, Optional&lt;unsigned int&gt; Flags = None)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2604' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14legalizeFFloorERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='3415' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo25legalizeRsqClampIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
