{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 11 00:58:00 2020 " "Info: Processing started: Wed Nov 11 00:58:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC_v3 -c TLC_v3 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_v3 -c TLC_v3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TLC_v3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file TLC_v3.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_v3 " "Info: Found entity 1: TLC_v3" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 31 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLC_v3 " "Info: Elaborating entity \"TLC_v3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TLC_v3.v(54) " "Warning (10270): Verilog HDL Case Statement warning at TLC_v3.v(54): incomplete case statement has no default case item" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 54 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ID TLC_v3.v(52) " "Warning (10240): Verilog HDL Always Construct warning at TLC_v3.v(52): inferring latch(es) for variable \"ID\", which holds its previous value in one or more paths through the always construct" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state TLC_v3.v(140) " "Warning (10240): Verilog HDL Always Construct warning at TLC_v3.v(140): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "camera TLC_v3.v(140) " "Warning (10240): Verilog HDL Always Construct warning at TLC_v3.v(140): inferring latch(es) for variable \"camera\", which holds its previous value in one or more paths through the always construct" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "maxoutput TLC_v3.v(140) " "Warning (10240): Verilog HDL Always Construct warning at TLC_v3.v(140): inferring latch(es) for variable \"maxoutput\", which holds its previous value in one or more paths through the always construct" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 140 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxoutput\[0\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"maxoutput\[0\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxoutput\[1\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"maxoutput\[1\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "maxoutput\[2\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"maxoutput\[2\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "camera TLC_v3.v(147) " "Info (10041): Inferred latch for \"camera\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[0\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[0\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[1\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[1\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[2\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[2\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[3\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[3\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[4\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[4\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state\[5\] TLC_v3.v(147) " "Info (10041): Inferred latch for \"next_state\[5\]\" at TLC_v3.v(147)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[0\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[0\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[1\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[1\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[2\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[2\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[3\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[3\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[4\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[4\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[5\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[5\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[6\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[6\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[7\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[7\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[8\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[8\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[9\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[9\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[10\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[10\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ID\[11\] TLC_v3.v(52) " "Info (10041): Inferred latch for \"ID\[11\]\" at TLC_v3.v(52)" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux1 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux1\"" {  } { { "TLC_v3.v" "Mux1" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux2 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux2\"" {  } { { "TLC_v3.v" "Mux2" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux3 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux3\"" {  } { { "TLC_v3.v" "Mux3" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux4 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux4\"" {  } { { "TLC_v3.v" "Mux4" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux5 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux5\"" {  } { { "TLC_v3.v" "Mux5" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux6 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux6\"" {  } { { "TLC_v3.v" "Mux6" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux7 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux7\"" {  } { { "TLC_v3.v" "Mux7" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux8 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux8\"" {  } { { "TLC_v3.v" "Mux8" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux1 " "Info: Instantiated megafunction \"lpm_mux:Mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux1\|bypassff:sel_latency_ff\[1\] lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\|bypassff:sel_latency_ff\[1\]\", which is child of megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux1\|bypassff:sel_latency_ff\[0\] lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\|bypassff:sel_latency_ff\[0\]\", which is child of megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 90 17 0 } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux1\|altshift:external_latency_ffs lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux1\|muxlut:\$00010 lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\|muxlut:\$00010\", which is child of megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux1\|muxlut:\$00010\|muxlut:\$00012 lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\|muxlut:\$00010\|muxlut:\$00012\", which is child of megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux1\|muxlut:\$00010\|muxlut:\$00012\|muxlut:\$00012 lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\|muxlut:\$00010\|muxlut:\$00012\|muxlut:\$00012\", which is child of megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/muxlut.tdf" 207 27 0 } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux1\|muxlut:\$00010\|muxlut:\$00012\|muxlut:\$00020 lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\|muxlut:\$00010\|muxlut:\$00012\|muxlut:\$00020\", which is child of megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux:Mux1\|muxlut:\$00010\|muxlut:\$00020 lpm_mux:Mux1 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux1\|muxlut:\$00010\|muxlut:\$00020\", which is child of megafunction instantiation \"lpm_mux:Mux1\"" {  } { { "muxlut.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/muxlut.tdf" 230 21 0 } } { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux2 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux2\"" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux2 " "Info: Instantiated megafunction \"lpm_mux:Mux2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux3 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux3\"" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux3 " "Info: Instantiated megafunction \"lpm_mux:Mux3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux4 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux4\"" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux4 " "Info: Instantiated megafunction \"lpm_mux:Mux4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux5 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux5\"" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux5 " "Info: Instantiated megafunction \"lpm_mux:Mux5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux6 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux6\"" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux6 " "Info: Instantiated megafunction \"lpm_mux:Mux6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux7 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux7\"" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux7 " "Info: Instantiated megafunction \"lpm_mux:Mux7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux8 " "Info: Elaborated megafunction instantiation \"lpm_mux:Mux8\"" {  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux8 " "Info: Instantiated megafunction \"lpm_mux:Mux8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 64 " "Info: Parameter \"LPM_SIZE\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Info: Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "TLC_v3.v" "" { Text "D:/Buet/3-2/EEE 304/Project/Code/TLC V3/TLC_v3.v" 147 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 11 00:58:02 2020 " "Info: Processing ended: Wed Nov 11 00:58:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
