<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcvu35p-fsvh2104-1-e</Part>
        <TopModelName>syr2k</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>6689</Best-caseLatency>
            <Average-caseLatency>22049</Average-caseLatency>
            <Worst-caseLatency>38433</Worst-caseLatency>
            <Best-caseRealTimeLatency>33.445 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.110 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.192 ms</Worst-caseRealTimeLatency>
            <Interval-min>6690</Interval-min>
            <Interval-max>38434</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_11_1>
                <Slack>3.65</Slack>
                <TripCount>32</TripCount>
                <Latency>
                    <range>
                        <min>6688</min>
                        <max>38432</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>33440</min>
                        <max>192160</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>209</min>
                        <max>1201</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_11_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_11_1>
                    <Name>VITIS_LOOP_11_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11</SourceLocation>
                </VITIS_LOOP_11_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>19</DSP>
            <FF>5407</FF>
            <LUT>4444</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>syr2k</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>syr2k</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>syr2k</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>syr2k</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>syr2k</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>syr2k</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>syr2k</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78</InstName>
                    <ModuleName>syr2k_Pipeline_VITIS_LOOP_13_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>78</ID>
                    <BindInstances>add_ln13_fu_1510_p2 add_ln14_fu_1533_p2 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U6 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U5 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U4 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U1 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U3 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U4 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U6 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U7 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U5 fadd_32ns_32ns_32_5_full_dsp_1_U2 fadd_32ns_32ns_32_5_full_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U5 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U6 fmul_32ns_32ns_32_4_max_dsp_1_U7 fadd_32ns_32ns_32_5_full_dsp_1_U1 fadd_32ns_32ns_32_5_full_dsp_1_U2 add_ln20_fu_1556_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln22_fu_124_p2 add_ln11_fu_130_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>syr2k_Pipeline_VITIS_LOOP_13_2</Name>
            <Loops>
                <VITIS_LOOP_13_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>205</Best-caseLatency>
                    <Average-caseLatency>685</Average-caseLatency>
                    <Worst-caseLatency>1197</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.025 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.425 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.985 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>205 ~ 1197</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_13_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>203 ~ 1195</Latency>
                        <AbsoluteTimeLatency>1.015 us ~ 5.975 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>204</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_13_2>
                            <Name>VITIS_LOOP_13_2</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13</SourceLocation>
                        </VITIS_LOOP_13_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>19</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5240</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4277</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_1510_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:13" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_1533_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U3" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U4" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U5" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul12_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul16_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U6" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul20_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_13_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U7" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="mul24_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U1" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="add25_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="VITIS_LOOP_13_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_1556_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>syr2k</Name>
            <Loops>
                <VITIS_LOOP_11_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.906</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6689</Best-caseLatency>
                    <Average-caseLatency>22049</Average-caseLatency>
                    <Worst-caseLatency>38433</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.445 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.110 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.192 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6690 ~ 38434</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_11_1>
                        <Name>VITIS_LOOP_11_1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>32</TripCount>
                        <Latency>6688 ~ 38432</Latency>
                        <AbsoluteTimeLatency>33.440 us ~ 0.192 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>209</min>
                                <max>1201</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>209 ~ 1201</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_syr2k_Pipeline_VITIS_LOOP_13_2_fu_78</Instance>
                        </InstanceList>
                    </VITIS_LOOP_11_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:10</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_11_1>
                            <Name>VITIS_LOOP_11_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11</SourceLocation>
                        </VITIS_LOOP_11_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>19</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>5407</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4444</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_124_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:22" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_130_p2" SOURCE="HLS-benchmarks/C-Slow/syr2k/syr2k.cpp:11" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln11"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_address0" name="B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce0" name="B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q0" name="B_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="B_address1" name="B_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce1" name="B_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q1" name="B_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_q0" name="C_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="B_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 10</column>
                    <column name="A_address1">out, 10</column>
                    <column name="A_q0">in, 32</column>
                    <column name="A_q1">in, 32</column>
                    <column name="B_address0">out, 10</column>
                    <column name="B_address1">out, 10</column>
                    <column name="B_q0">in, 32</column>
                    <column name="B_q1">in, 32</column>
                    <column name="C_address0">out, 10</column>
                    <column name="C_d0">out, 32</column>
                    <column name="C_q0">in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, float*</column>
                    <column name="B">in, float*</column>
                    <column name="C">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="A">A_address1, port, offset</column>
                    <column name="A">A_ce1, port, </column>
                    <column name="A">A_q1, port, </column>
                    <column name="B">B_address0, port, offset</column>
                    <column name="B">B_ce0, port, </column>
                    <column name="B">B_q0, port, </column>
                    <column name="B">B_address1, port, offset</column>
                    <column name="B">B_ce1, port, </column>
                    <column name="B">B_q1, port, </column>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_we0, port, </column>
                    <column name="C">C_d0, port, </column>
                    <column name="C">C_q0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport/>
</profile>

