// Seed: 1986975973
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    input uwire id_8,
    output wor id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12,
    output wor id_13,
    output supply1 id_14,
    input tri0 id_15
    , id_18, id_19,
    input supply0 id_16
);
  id_20(
      .id_0(1'b0), .id_1(1 <-> id_11), .id_2(id_1)
  );
  module_0 modCall_1 (
      id_18,
      id_19,
      id_19
  );
endmodule
