Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,44
design__inferred_latch__count,0
design__instance__count,27392
design__instance__area,164373
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,70
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1179
design__max_cap_violation__count__corner:nom_tt_025C_1v80,11
power__internal__total,0.0012030910002067685
power__switching__total,0.0007453978760167956
power__leakage__total,1.659946491372466E-7
power__total,0.0019486548844724894
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.7270519947433158
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.7263759799245026
timing__hold__ws__corner:nom_tt_025C_1v80,0.3166660356898965
timing__setup__ws__corner:nom_tt_025C_1v80,27.77886976850406
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.316666
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,36.570972
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,937
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1179
design__max_cap_violation__count__corner:nom_ss_100C_1v60,14
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.047024274694053
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.046353477923603
timing__hold__ws__corner:nom_ss_100C_1v60,0.8497360833262372
timing__setup__ws__corner:nom_ss_100C_1v60,24.499427180414244
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.849736
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,24.499428
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1179
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,11
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.564999951705297
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5643227156411221
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1115455537287452
timing__setup__ws__corner:nom_ff_n40C_1v95,28.50255045991545
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.111546
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,41.406525
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1177
design__max_fanout_violation__count,1179
design__max_cap_violation__count,34
clock__skew__worst_hold,-0.5487047638228044
clock__skew__worst_setup,0.5482936482251586
timing__hold__ws,0.10916423629587844
timing__setup__ws,23.707855905037736
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109164
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,23.707855
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 500.0
design__core__bbox,5.52 10.88 494.04 486.88
design__io,211
design__die__area,250000
design__core__area,232536
design__instance__count__stdcell,27392
design__instance__area__stdcell,164373
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.706871
design__instance__utilization__stdcell,0.706871
design__instance__count__class:buffer,15
design__instance__count__class:inverter,153
design__instance__count__class:sequential_cell,1635
design__instance__count__class:multi_input_combinational_cell,6279
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,11739
design__instance__count__class:tap_cell,3274
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,10150359
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,471418
design__violations,0
design__instance__count__class:timing_repair_buffer,2881
design__instance__count__class:clock_buffer,225
design__instance__count__class:clock_inverter,1276
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1470
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
design__instance__count__class:antenna_cell,11654
antenna_diodes_count,6
route__net,12338
route__net__special,2
route__drc_errors__iter:1,13530
route__wirelength__iter:1,632184
route__drc_errors__iter:2,8141
route__wirelength__iter:2,626735
route__drc_errors__iter:3,7343
route__wirelength__iter:3,625519
route__drc_errors__iter:4,1839
route__wirelength__iter:4,624488
route__drc_errors__iter:5,575
route__wirelength__iter:5,624529
route__drc_errors__iter:6,276
route__wirelength__iter:6,624619
route__drc_errors__iter:7,123
route__wirelength__iter:7,624613
route__drc_errors__iter:8,83
route__wirelength__iter:8,624599
route__drc_errors__iter:9,78
route__wirelength__iter:9,624581
route__drc_errors__iter:10,53
route__wirelength__iter:10,624591
route__drc_errors__iter:11,4
route__wirelength__iter:11,624601
route__drc_errors__iter:12,0
route__wirelength__iter:12,624608
route__drc_errors,0
route__wirelength,624608
route__vias,126073
route__vias__singlecut,126073
route__vias__multicut,0
design__disconnected_pin__count,31
design__critical_disconnected_pin__count,0
route__wirelength__max,1226.51
timing__unannotated_net__count__corner:nom_tt_025C_1v80,285
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,285
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,285
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,38
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1179
design__max_cap_violation__count__corner:min_tt_025C_1v80,3
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.7032167269758335
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.7028058334227988
timing__hold__ws__corner:min_tt_025C_1v80,0.3113712709134105
timing__setup__ws__corner:min_tt_025C_1v80,27.85992670973518
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.311371
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,37.026283
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,285
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,643
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1179
design__max_cap_violation__count__corner:min_ss_100C_1v60,4
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.99974475971942
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.9993368637686366
timing__hold__ws__corner:min_ss_100C_1v60,0.8409668754959227
timing__setup__ws__corner:min_ss_100C_1v60,25.33105530365211
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.840967
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,25.331055
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,285
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1179
design__max_cap_violation__count__corner:min_ff_n40C_1v95,3
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.5487047638228044
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5482936482251586
timing__hold__ws__corner:min_ff_n40C_1v95,0.10916423629587844
timing__setup__ws__corner:min_ff_n40C_1v95,28.552114369850162
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109164
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,41.710537
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,285
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,166
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1179
design__max_cap_violation__count__corner:max_tt_025C_1v80,30
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.7401390820831204
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.7385097187260989
timing__hold__ws__corner:max_tt_025C_1v80,0.3204365752327666
timing__setup__ws__corner:max_tt_025C_1v80,27.706058675954644
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320437
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,36.132004
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,285
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1177
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1179
design__max_cap_violation__count__corner:max_ss_100C_1v60,34
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.0830756598138889
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.0814591750443174
timing__hold__ws__corner:max_ss_100C_1v60,0.8592651278160947
timing__setup__ws__corner:max_ss_100C_1v60,23.707855905037736
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.859265
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,23.707855
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,285
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,20
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1179
design__max_cap_violation__count__corner:max_ff_n40C_1v95,29
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5726764780038722
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5710426737546267
timing__hold__ws__corner:max_ff_n40C_1v95,0.11283019282687104
timing__setup__ws__corner:max_ff_n40C_1v95,28.460763440443582
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.112830
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,41.105843
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,285
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,285
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000684548
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000981224
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000016341
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000981224
design_powergrid__voltage__worst,0.0000981224
design_powergrid__voltage__worst__net:vccd1,1.79993
design_powergrid__drop__worst,0.0000981224
design_powergrid__drop__worst__net:vccd1,0.0000684548
design_powergrid__voltage__worst__net:vssd1,0.0000981224
design_powergrid__drop__worst__net:vssd1,0.0000981224
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001569999999999999876014976363247654944643727503716945648193359375
ir__drop__worst,0.000068499999999999998064915962547871686183498241007328033447265625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
