*** Start analyzing build configuration ***
Auto-config - Scanning: C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease
Auto-config - VLOG: C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease
Auto-config - VHDL: C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease
Auto-config - Wrote:
    C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\.dvt\default.build.auto.1
*** List of included argument files ***
    Build configuration file:  C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\.dvt\default.build
    -f C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\.dvt\default.build.auto.1
*** List of invocations ***
Invocation #1 +dvt_init+dvt in C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\.dvt\default.build.auto.1 at line 9
*** Done analyzing build configuration [21 ms] ***
*** Start VHDL build ***
*** Done parsing [136.0 ms] ***
*** Total number of lines [0] ***
Performing post full build step 1 (VHDL - RU) [4 ms] ...
*** Done VHDL build [141 ms] ***
*** Start SystemVerilog build ***
*** Loading top files ***
Loading (1) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\defines.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\defines.sv [26 ms, 155 lines, SystemVerilog_2012] ...
Loading (2) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\dm.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\dm.sv [1 ms, 31 lines, SystemVerilog_2012] ...
Loading (3) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\hilo.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\hilo.sv [0 ms, 28 lines, SystemVerilog_2012] ...
Loading (4) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\im.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\im.sv [1 ms, 151 lines, SystemVerilog_2012] ...
Loading (5) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\minimips.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\minimips.sv [3 ms, 358 lines, SystemVerilog_2012] ...
Loading (6) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\minimips_tb.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\minimips_tb.sv [0 ms, 37 lines, SystemVerilog_2012] ...
Loading (7) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regfile.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regfile.sv [1 ms, 49 lines, SystemVerilog_2012] ...
Loading (8) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regs_exemem.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regs_exemem.sv [0 ms, 51 lines, SystemVerilog_2012] ...
Loading (9) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regs_idexe.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regs_idexe.sv [0 ms, 61 lines, SystemVerilog_2012] ...
Loading (10) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regs_ifid.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regs_ifid.sv [1 ms, 28 lines, SystemVerilog_2012] ...
Loading (11) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regs_memwb.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\regs_memwb.sv [0 ms, 52 lines, SystemVerilog_2012] ...
Loading (12) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_exe.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_exe.sv [1 ms, 84 lines, SystemVerilog_2012] ...
Loading (13) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_id.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_id.sv [6 ms, 359 lines, SystemVerilog_2012] ...
Loading (14) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_if.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_if.sv [0 ms, 31 lines, SystemVerilog_2012] ...
Loading (15) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_mem.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_mem.sv [1 ms, 74 lines, SystemVerilog_2012] ...
Loading (16) C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_wb.sv ...
Done C:\Users\beyondHDL\Desktop\MIPSTraining\GitRelease\TinyCPULab\Lab3\Src_Realease\stage_wb.sv [1 ms, 43 lines, SystemVerilog_2012] ...
*** Done parsing [LT 20.0 ms, PT 43.0 ms, SGT 6%, UGT 2%] ***
*** Total number of lines [1 592] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [48 ms] ***
*** Start mixed mode extension build ***
Performing mixed post full build step 1 (VHDL - RU) [6 ms] ...
Performing mixed post full build step 2 (VHDL - RT) [53 ms] ...
Performing mixed post full build step 3 (VHDL - RD) [1 ms] ...
Performing mixed post full build step 4 (VHDL - FSC) [62 ms] ...
Performing mixed post full build step 5 (VHDL - US) [0 ms] ...
Performing mixed post full build step 6 (VHDL - RPC) [1 ms] ...
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [4 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [1 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [60 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [62 ms] ...
Performing mixed post full build step 7 (Verilog - US) [61 ms] ...
*** Done mixed mode extension build [430 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [1 ms] ***
*** Total build time [643 ms] ***
