INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:19:53 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0'
Sourcing Tcl script 'lab2_z0_ex.tcl'
INFO: [HLS 200-1510] Running: open_project -reset lab2_z0_ex 
INFO: [HLS 200-10] Creating and opening project 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex'.
INFO: [HLS 200-1510] Running: add_files ./source/lab2_z0.c 
INFO: [HLS 200-10] Adding design file './source/lab2_z0.c' to the project
INFO: [HLS 200-1510] Running: set_top lab2_z0 
INFO: [HLS 200-1510] Running: add_files -tb ./source/lab2_z0_test.c 
INFO: [HLS 200-10] Adding test bench file './source/lab2_z0_test.c' to the project
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol1 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol1/ex_sol1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1611] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [HLS 200-1510] Running: create_clock -period 5 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 788.035 MB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z0.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.073 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.075 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z0.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 313.09 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.4 seconds; current allocated memory: 327.289 MB.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling(apcc) ../../../../source/lab2_z0_test.c in debug mode
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:20:00 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol1/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.548 seconds; peak allocated memory: 2.512 MB.
   Compiling(apcc) ../../../../source/lab2_z0.c in debug mode
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:20:06 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol1/csim/build'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 3.517 seconds; peak allocated memory: 2.762 MB.
   Generating csim.exe
----------Pass!------------ 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 11.216 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol2 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/ex_sol2.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: create_clock -period 6 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 6ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z0.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.098 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.061 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.075 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z0.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 232.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.304 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab2_z0.cpp
   Compiling (apcc) lab2_z0.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:20:18 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.405 seconds; peak allocated memory: 2.422 MB.
   Compiling (apcc) lab2_z0_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:20:22 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.405 seconds; peak allocated memory: 2.562 MB.
   Compiling apatb_lab2_z0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol2\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol2\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries  -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z0 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z0 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/verilog/AESL_automem_in_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/verilog/AESL_automem_in_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/verilog/AESL_automem_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/verilog/lab2_z0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/verilog/lab2_z0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z0
Compiling module xil_defaultlib.AESL_automem_in_a
Compiling module xil_defaultlib.AESL_automem_in_b
Compiling module xil_defaultlib.AESL_automem_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z0_top
Compiling module work.glbl
Built simulation snapshot lab2_z0

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z0/xsim_script.tcl
# xsim {lab2_z0} -view {{lab2_z0_dataflow_ana.wcfg}} -tclbatch {lab2_z0.tcl} -protoinst {lab2_z0.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z0.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z0_top/AESL_inst_lab2_z0//AESL_inst_lab2_z0_activity
Time resolution is 1 ps
open_wave_config lab2_z0_dataflow_ana.wcfg
source lab2_z0.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_d0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z0_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z0_top/res_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/res_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab2_z0_top/in_b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_a_address0 -into $tb_return_group -radix hex
## save_wave_config lab2_z0.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "117000"
// RTL Simulation : 1 / 3 [100.00%] @ "189000"
// RTL Simulation : 2 / 3 [100.00%] @ "255000"
// RTL Simulation : 3 / 3 [100.00%] @ "321000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 357 ns : File "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol2/sim/verilog/lab2_z0.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 18 01:20:34 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 20.582 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol3 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/ex_sol3.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: create_clock -period 7 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 7ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z0.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.14 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.075 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z0.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 232.67 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.358 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab2_z0.cpp
   Compiling (apcc) lab2_z0.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:20:43 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.424 seconds; peak allocated memory: 2.238 MB.
   Compiling (apcc) lab2_z0_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:20:47 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.461 seconds; peak allocated memory: 2.277 MB.
   Compiling apatb_lab2_z0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol3\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol3\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries  -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z0 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z0 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/verilog/AESL_automem_in_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/verilog/AESL_automem_in_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/verilog/AESL_automem_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/verilog/lab2_z0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/verilog/lab2_z0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z0
Compiling module xil_defaultlib.AESL_automem_in_a
Compiling module xil_defaultlib.AESL_automem_in_b
Compiling module xil_defaultlib.AESL_automem_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z0_top
Compiling module work.glbl
Built simulation snapshot lab2_z0

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z0/xsim_script.tcl
# xsim {lab2_z0} -view {{lab2_z0_dataflow_ana.wcfg}} -tclbatch {lab2_z0.tcl} -protoinst {lab2_z0.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z0.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z0_top/AESL_inst_lab2_z0//AESL_inst_lab2_z0_activity
Time resolution is 1 ps
open_wave_config lab2_z0_dataflow_ana.wcfg
source lab2_z0.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_d0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z0_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z0_top/res_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/res_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab2_z0_top/in_b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_a_address0 -into $tb_return_group -radix hex
## save_wave_config lab2_z0.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "116000"
// RTL Simulation : 1 / 3 [100.00%] @ "200000"
// RTL Simulation : 2 / 3 [100.00%] @ "277000"
// RTL Simulation : 3 / 3 [100.00%] @ "354000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 395500 ps : File "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol3/sim/verilog/lab2_z0.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 18 01:20:58 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.115 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol4 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/ex_sol4.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: create_clock -period 8 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 8ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z0.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.533 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.126 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.256 seconds; current allocated memory: 1.075 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z0.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.424 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab2_z0.cpp
   Compiling (apcc) lab2_z0.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:21:08 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.449 seconds; peak allocated memory: 2.297 MB.
   Compiling (apcc) lab2_z0_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:21:13 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.481 seconds; peak allocated memory: 2.254 MB.
   Compiling apatb_lab2_z0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol4\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol4\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries  -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z0 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z0 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/verilog/AESL_automem_in_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/verilog/AESL_automem_in_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/verilog/AESL_automem_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/verilog/lab2_z0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/verilog/lab2_z0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z0
Compiling module xil_defaultlib.AESL_automem_in_a
Compiling module xil_defaultlib.AESL_automem_in_b
Compiling module xil_defaultlib.AESL_automem_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z0_top
Compiling module work.glbl
Built simulation snapshot lab2_z0

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z0/xsim_script.tcl
# xsim {lab2_z0} -view {{lab2_z0_dataflow_ana.wcfg}} -tclbatch {lab2_z0.tcl} -protoinst {lab2_z0.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z0.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z0_top/AESL_inst_lab2_z0//AESL_inst_lab2_z0_activity
Time resolution is 1 ps
open_wave_config lab2_z0_dataflow_ana.wcfg
source lab2_z0.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_d0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z0_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z0_top/res_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/res_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab2_z0_top/in_b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_a_address0 -into $tb_return_group -radix hex
## save_wave_config lab2_z0.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "116000"
// RTL Simulation : 1 / 3 [100.00%] @ "188000"
// RTL Simulation : 2 / 3 [100.00%] @ "252000"
// RTL Simulation : 3 / 3 [100.00%] @ "316000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 364 ns : File "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol4/sim/verilog/lab2_z0.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 18 01:21:24 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 20.796 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol5 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/ex_sol5.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: create_clock -period 9 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 9ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z0.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.252 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.075 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z0.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.636 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab2_z0.cpp
   Compiling (apcc) lab2_z0.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:21:34 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.565 seconds; peak allocated memory: 2.789 MB.
   Compiling (apcc) lab2_z0_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:21:39 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.679 seconds; peak allocated memory: 2.469 MB.
   Compiling apatb_lab2_z0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol5\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol5\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries  -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z0 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z0 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/verilog/AESL_automem_in_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/verilog/AESL_automem_in_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/verilog/AESL_automem_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/verilog/lab2_z0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/verilog/lab2_z0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z0
Compiling module xil_defaultlib.AESL_automem_in_a
Compiling module xil_defaultlib.AESL_automem_in_b
Compiling module xil_defaultlib.AESL_automem_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z0_top
Compiling module work.glbl
Built simulation snapshot lab2_z0

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z0/xsim_script.tcl
# xsim {lab2_z0} -view {{lab2_z0_dataflow_ana.wcfg}} -tclbatch {lab2_z0.tcl} -protoinst {lab2_z0.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z0.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z0_top/AESL_inst_lab2_z0//AESL_inst_lab2_z0_activity
Time resolution is 1 ps
open_wave_config lab2_z0_dataflow_ana.wcfg
source lab2_z0.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_d0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z0_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z0_top/res_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/res_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab2_z0_top/in_b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_a_address0 -into $tb_return_group -radix hex
## save_wave_config lab2_z0.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "122000"
// RTL Simulation : 1 / 3 [100.00%] @ "203000"
// RTL Simulation : 2 / 3 [100.00%] @ "275000"
// RTL Simulation : 3 / 3 [100.00%] @ "347000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 400500 ps : File "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/verilog/lab2_z0.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 18 01:21:50 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 21.984 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol6 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/ex_sol6.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z0.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.321 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.075 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z0.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.75 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab2_z0.cpp
   Compiling (apcc) lab2_z0.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:22:01 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.665 seconds; peak allocated memory: 2.605 MB.
   Compiling (apcc) lab2_z0_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:22:06 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.686 seconds; peak allocated memory: 2.652 MB.
   Compiling apatb_lab2_z0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol6\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol6\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries  -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z0 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z0 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/AESL_automem_in_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/AESL_automem_in_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/AESL_automem_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/lab2_z0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/lab2_z0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z0
Compiling module xil_defaultlib.AESL_automem_in_a
Compiling module xil_defaultlib.AESL_automem_in_b
Compiling module xil_defaultlib.AESL_automem_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z0_top
Compiling module work.glbl
Built simulation snapshot lab2_z0

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z0/xsim_script.tcl
# xsim {lab2_z0} -view {{lab2_z0_dataflow_ana.wcfg}} -tclbatch {lab2_z0.tcl} -protoinst {lab2_z0.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z0.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z0_top/AESL_inst_lab2_z0//AESL_inst_lab2_z0_activity
Time resolution is 1 ps
open_wave_config lab2_z0_dataflow_ana.wcfg
source lab2_z0.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_d0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z0_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z0_top/res_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/res_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab2_z0_top/in_b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_a_address0 -into $tb_return_group -radix hex
## save_wave_config lab2_z0.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
// RTL Simulation : 1 / 3 [100.00%] @ "215000"
// RTL Simulation : 2 / 3 [100.00%] @ "295000"
// RTL Simulation : 3 / 3 [100.00%] @ "375000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 435 ns : File "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/lab2_z0.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 18 01:22:19 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 23.223 seconds; current allocated memory: 0.000 MB.
[2Kvitis_hls> [11C[2Kvitis_hls> e[12C[2Kvitis_hls> ex[13C[2Kvitis_hls> exi[14C[2Kvitis_hls> exit[15C
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 156.149 seconds; peak allocated memory: 1.075 GB.
group
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z0_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z0_top/res_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/res_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab2_z0_top/in_b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_a_address0 -into $tb_return_group -radix hex
## save_wave_config lab2_z0.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "122000"
// RTL Simulation : 1 / 3 [100.00%] @ "203000"
// RTL Simulation : 2 / 3 [100.00%] @ "275000"
// RTL Simulation : 3 / 3 [100.00%] @ "347000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 400500 ps : File "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol5/sim/verilog/lab2_z0.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 18 01:21:50 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 21.984 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol6 
INFO: [HLS 200-10] Creating and opening solution 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/ex_sol6.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z0.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.548 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.321 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.013 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z0' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/in_b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z0/res' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.075 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z0.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 155.04 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.75 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Programs/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling apatb_lab2_z0.cpp
   Compiling (apcc) lab2_z0.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:22:01 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.665 seconds; peak allocated memory: 2.605 MB.
   Compiling (apcc) lab2_z0_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:22:06 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2.686 seconds; peak allocated memory: 2.652 MB.
   Compiling apatb_lab2_z0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------ 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol6\sim\verilog>set PATH= 

D:\Labs\3sem\FPGA\lab2_z0\lab2_z0\lab2_z0_ex\ex_sol6\sim\verilog>call C:/Programs/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries  -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z0 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Programs/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z0_top glbl -Oenable_linking_all_libraries -prj lab2_z0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z0 -debug wave 
Multi-threading is on. Using 14 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/AESL_automem_in_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/AESL_automem_in_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_in_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/AESL_automem_res.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_res
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/lab2_z0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/lab2_z0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z0
Compiling module xil_defaultlib.AESL_automem_in_a
Compiling module xil_defaultlib.AESL_automem_in_b
Compiling module xil_defaultlib.AESL_automem_res
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z0_top
Compiling module work.glbl
Built simulation snapshot lab2_z0

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z0/xsim_script.tcl
# xsim {lab2_z0} -view {{lab2_z0_dataflow_ana.wcfg}} -tclbatch {lab2_z0.tcl} -protoinst {lab2_z0.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z0.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z0_top/AESL_inst_lab2_z0//AESL_inst_lab2_z0_activity
Time resolution is 1 ps
open_wave_config lab2_z0_dataflow_ana.wcfg
source lab2_z0.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_d0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_we0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/res_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(memory) -into $cinputgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_b_address0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_q0 -into $return_group -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_ce0 -into $return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/in_a_address0 -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z0_top/AESL_inst_lab2_z0/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z0_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_a -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_in_b -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z0_top/LENGTH_res -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z0_top/res_d0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/res_we0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/res_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(memory) -into $tbcinputgroup]
## add_wave /apatb_lab2_z0_top/in_b_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_b_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_b_address0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_q0 -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z0_top/in_a_ce0 -into $tb_return_group -color #ffff00 -radix hex
## add_wave /apatb_lab2_z0_top/in_a_address0 -into $tb_return_group -radix hex
## save_wave_config lab2_z0.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "125000"
// RTL Simulation : 1 / 3 [100.00%] @ "215000"
// RTL Simulation : 2 / 3 [100.00%] @ "295000"
// RTL Simulation : 3 / 3 [100.00%] @ "375000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 435 ns : File "D:/Labs/3sem/FPGA/lab2_z0/lab2_z0/lab2_z0_ex/ex_sol6/sim/verilog/lab2_z0.autotb.v" Line 322
## quit
INFO: [Common 17-206] Exiting xsim at Tue Oct 18 01:22:19 2022...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------ 
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 23.223 seconds; current allocated memory: 0.000 MB.
[2Kvitis_hls> [11C[2Kvitis_hls> e[12C[2Kvitis_hls> ex[13C[2Kvitis_hls> exi[14C[2Kvitis_hls> exit[15C
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 156.149 seconds; peak allocated memory: 1.075 GB.
[2Kvitis_hls> [11C[2Kvitis_hls> V[12C[2Kvitis_hls> Vi[13C[2Kvitis_hls> Vit[14C[2Kvitis_hls> Viti[15C[2Kvitis_hls> Vitis[16C[2Kvitis_hls> Vitis_[17C[2Kvitis_hls> Vitis_h[18C[2Kvitis_hls> Vitis_hl[19C[2Kvitis_hls> Vitis_hls[20C[2Kvitis_hls> Vitis_hls [21C[2Kvitis_hls> Vitis_hls -[22C[2Kvitis_hls> Vitis_hls -p[23C[2Kvitis_hls> Vitis_hls -p [24C[2Kvitis_hls> Vitis_hls -p l[25C[2Kvitis_hls> Vitis_hls -p la[26C[2Kvitis_hls> Vitis_hls -p lab[27C[2Kvitis_hls> Vitis_hls -p lab2[28C[2Kvitis_hls> Vitis_hls -p lab2_[29C[2Kvitis_hls> Vitis_hls -p lab2_z[30C[2Kvitis_hls> Vitis_hls -p lab2_z0[31C[2Kvitis_hls> Vitis_hls -p lab2_z0_[32C[2Kvitis_hls> Vitis_hls -p lab2_z0_e[33C[2Kvitis_hls> Vitis_hls -p lab2_z0_ex[34C
INFO: [HLS 200-10] Running 'C:/Programs/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'danil' on host 'desktop-d9bk5m4' (Windows NT_amd64 version 6.2) on Tue Oct 18 01:22:51 +0300 2022
INFO: [HLS 200-10] In directory 'D:/Labs/3sem/FPGA/lab2_z0/lab2_z0'
INFO: [HLS 200-10] Bringing up Vitis HLS GUI ... 
^C^C^C