

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s'
================================================================
* Date:           Fri Nov 17 19:31:03 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.476 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1224|     2556| 12.240 us | 25.560 us |  1224|  2556|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     1223|     2555|  34 ~ 71 |          -|          -|    36|    no    |
        | + LineBufferDataIn               |       12|       12|         3|          -|          -|     4|    no    |
        | + KernelShiftWidth               |        2|        2|         1|          1|          1|     2|    yes   |
        | + KernelPushChannel              |        4|        4|         1|          -|          -|     4|    no    |
        | + KernelPushChannel              |        4|        4|         1|          -|          -|     4|    no    |
        | + KernelPushChannel              |        4|        4|         1|          -|          -|     4|    no    |
        | + ReuseLoop                      |       36|       36|         2|          1|          1|    36|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+---------------------+---------+-------+---------+--------+-----+
|DSP                  |        -|      8|        -|       -|    -|
|Expression           |        -|      -|        0|     935|    -|
|FIFO                 |        -|      -|        -|       -|    -|
|Instance             |        -|      -|        0|     612|    -|
|Memory               |        4|      -|      512|     256|    -|
|Multiplexer          |        -|      -|        -|     749|    -|
|Register             |        -|      -|     1599|       -|    -|
+---------------------+---------+-------+---------+--------+-----+
|Total                |        4|      8|     2111|    2552|    0|
+---------------------+---------+-------+---------+--------+-----+
|Available SLR        |     1344|   2976|   871680|  435840|  320|
+---------------------+---------+-------+---------+--------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+
|Available            |     2688|   5952|  1743360|  871680|  640|
+---------------------+---------+-------+---------+--------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |   ~0   |    0|
+---------------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |           Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |myproject_mux_42_16_1_1_U61  |myproject_mux_42_16_1_1  |        0|      0|  0|  153|    0|
    |myproject_mux_42_16_1_1_U62  |myproject_mux_42_16_1_1  |        0|      0|  0|  153|    0|
    |myproject_mux_42_16_1_1_U63  |myproject_mux_42_16_1_1  |        0|      0|  0|  153|    0|
    |myproject_mux_42_16_1_1_U64  |myproject_mux_42_16_1_1  |        0|      0|  0|  153|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+
    |Total                        |                         |        0|      0|  0|  612|    0|
    +-----------------------------+-------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +--------------------------------------+----------------------------------+-----------+
    |               Instance               |              Module              | Expression|
    +--------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_16s_12s_26_1_1_U72  |myproject_mul_mul_16s_12s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U65  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U66  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U67  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U68  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U69  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U70  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    |myproject_mul_mul_16s_16s_26_1_1_U71  |myproject_mul_mul_16s_16s_26_1_1  |  i0 * i1  |
    +--------------------------------------+----------------------------------+-----------+

    * Memory: 
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory           |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_1_0_0_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_0_1_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_0_2_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_0_3_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_1_0_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_1_1_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_1_2_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |line_buffer_Array_V_1_1_3_U  |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_line_buffpcA  |        0|  64|  32|    0|     6|   16|     1|           96|
    |w5_V_U                       |conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_s_w5_V          |        4|   0|   0|    0|    36|  124|     1|         4464|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                        |                                                                                  |        4| 512| 256|    0|    84|  252|     9|         5232|
    +-----------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_1988_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_1_V_fu_2021_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_2_V_fu_2050_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_3_V_fu_2079_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_4_V_fu_2108_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_5_V_fu_2137_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_6_V_fu_2166_p2          |     +    |      0|  0|  23|          16|          16|
    |acc_7_V_fu_2195_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln213_1_fu_1562_p2      |     +    |      0|  0|  11|           3|           1|
    |add_ln213_2_fu_1628_p2      |     +    |      0|  0|  11|           3|           1|
    |add_ln213_fu_1496_p2        |     +    |      0|  0|  11|           3|           1|
    |add_ln321_fu_2252_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_2263_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_2206_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_2217_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln79_fu_1044_p2         |     +    |      0|  0|  15|           6|           1|
    |i_ic_fu_1056_p2             |     +    |      0|  0|  11|           3|           1|
    |i_iw_fu_1202_p2             |     +    |      0|  0|   9|           2|           1|
    |w_index_fu_1758_p2          |     +    |      0|  0|  15|           6|           1|
    |and_ln289_1_fu_1746_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_2_fu_1752_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_1740_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state13            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1121           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_418            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_815            |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op40    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op509   |    and   |      0|  0|   2|           1|           1|
    |icmp_ln194_fu_1196_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln203_1_fu_1258_p2     |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln203_2_fu_1289_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln203_3_fu_1320_p2     |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln203_fu_1220_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln213_1_fu_1556_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln213_2_fu_1622_p2     |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln213_fu_1490_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln241_fu_1050_p2       |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln289_1_fu_1694_p2     |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln289_2_fu_1714_p2     |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_3_fu_1734_p2     |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln289_fu_1684_p2       |   icmp   |      0|  0|  20|          32|           2|
    |icmp_ln313_fu_2201_p2       |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln317_fu_2247_p2       |   icmp   |      0|  0|  20|          32|           3|
    |icmp_ln43_fu_1961_p2        |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln79_fu_2288_p2        |   icmp   |      0|  0|  11|           6|           6|
    |ap_block_state1             |    or    |      0|  0|   2|           1|           1|
    |ap_condition_671            |    or    |      0|  0|   2|           1|           1|
    |or_ln203_1_fu_1283_p2       |    or    |      0|  0|   3|           3|           2|
    |or_ln203_3_fu_1314_p2       |    or    |      0|  0|   3|           3|           2|
    |or_ln203_fu_1252_p2         |    or    |      0|  0|   3|           3|           1|
    |select_ln203_10_fu_1452_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_11_fu_1471_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_1_fu_1245_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_2_fu_1276_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_3_fu_1307_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_4_fu_1338_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_5_fu_1357_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_6_fu_1376_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_7_fu_1395_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_8_fu_1414_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_9_fu_1433_p3   |  select  |      0|  0|  16|           1|          16|
    |select_ln203_fu_1226_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln323_fu_2268_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_2222_p3     |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp1               |    xor   |      0|  0|   2|           1|           2|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0| 935|         545|         402|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |                       Name                       | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                         |   56|         13|    1|         13|
    |ap_done                                           |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                           |    9|          2|    1|          2|
    |ap_phi_mux_storemerge_i_i_phi_fu_925_p4           |   15|          3|   32|         96|
    |ap_phi_mux_w_index132_phi_fu_672_p4               |    9|          2|    6|         12|
    |ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845  |  165|         37|   16|        592|
    |ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768    |  165|         37|   16|        592|
    |data_V_data_0_V_blk_n                             |    9|          2|    1|          2|
    |data_V_data_1_V_blk_n                             |    9|          2|    1|          2|
    |data_V_data_2_V_blk_n                             |    9|          2|    1|          2|
    |data_V_data_3_V_blk_n                             |    9|          2|    1|          2|
    |i_ic2_0_i_i_i_i_0_reg_635                         |    9|          2|    3|          6|
    |i_ic2_0_i_i_i_i_1_reg_646                         |    9|          2|    3|          6|
    |i_ic2_0_i_i_i_i_2_reg_657                         |    9|          2|    3|          6|
    |i_ic4_0_i_i_i_reg_587                             |    9|          2|    3|          6|
    |i_iw_0_i_i_i_i_reg_624                            |    9|          2|    2|          4|
    |indvar_flatten133_reg_575                         |    9|          2|    6|         12|
    |pX_2                                              |    9|          2|   32|         64|
    |pY_2                                              |    9|          2|   32|         64|
    |real_start                                        |    9|          2|    1|          2|
    |res_V_data_0_V_blk_n                              |    9|          2|    1|          2|
    |res_V_data_1_V_blk_n                              |    9|          2|    1|          2|
    |res_V_data_2_V_blk_n                              |    9|          2|    1|          2|
    |res_V_data_3_V_blk_n                              |    9|          2|    1|          2|
    |res_V_data_4_V_blk_n                              |    9|          2|    1|          2|
    |res_V_data_5_V_blk_n                              |    9|          2|    1|          2|
    |res_V_data_6_V_blk_n                              |    9|          2|    1|          2|
    |res_V_data_7_V_blk_n                              |    9|          2|    1|          2|
    |sX_2                                              |    9|          2|   32|         64|
    |shift_buffer_0_0_V_reg_611                        |   21|          4|   16|         64|
    |shift_buffer_1_0_V_reg_598                        |   21|          4|   16|         64|
    |tmp_data_0_V_6130_reg_680                         |    9|          2|   16|         32|
    |tmp_data_1_V_6128_reg_691                         |    9|          2|   16|         32|
    |tmp_data_2_V_6126_reg_702                         |    9|          2|   16|         32|
    |tmp_data_3_V_6124_reg_713                         |    9|          2|   16|         32|
    |tmp_data_4_V_4122_reg_724                         |    9|          2|   16|         32|
    |tmp_data_5_V_4120_reg_735                         |    9|          2|   16|         32|
    |tmp_data_6_V_4118_reg_746                         |    9|          2|   16|         32|
    |tmp_data_7_V_4116_reg_757                         |    9|          2|   16|         32|
    |w_index132_reg_668                                |    9|          2|    6|         12|
    +--------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                             |  749|        166|  368|       1963|
    +--------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |acc_0_V_reg_2998                                  |  16|   0|   16|          0|
    |acc_1_V_reg_3004                                  |  16|   0|   16|          0|
    |acc_2_V_reg_3010                                  |  16|   0|   16|          0|
    |acc_3_V_reg_3016                                  |  16|   0|   16|          0|
    |acc_4_V_reg_3022                                  |  16|   0|   16|          0|
    |acc_5_V_reg_3028                                  |  16|   0|   16|          0|
    |acc_6_V_reg_3034                                  |  16|   0|   16|          0|
    |acc_7_V_reg_3040                                  |  16|   0|   16|          0|
    |add_ln79_reg_2422                                 |   6|   0|    6|          0|
    |and_ln289_2_reg_2620                              |   1|   0|    1|          0|
    |ap_CS_fsm                                         |  12|   0|   12|          0|
    |ap_done_reg                                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                           |   1|   0|    1|          0|
    |ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i81_reg_845  |  16|   0|   16|          0|
    |ap_phi_reg_pp1_iter1_UnifiedRetVal_i_i_reg_768    |  16|   0|   16|          0|
    |i_ic2_0_i_i_i_i_0_reg_635                         |   3|   0|    3|          0|
    |i_ic2_0_i_i_i_i_1_reg_646                         |   3|   0|    3|          0|
    |i_ic2_0_i_i_i_i_2_reg_657                         |   3|   0|    3|          0|
    |i_ic4_0_i_i_i_reg_587                             |   3|   0|    3|          0|
    |i_ic_reg_2431                                     |   3|   0|    3|          0|
    |i_iw_0_i_i_i_i_reg_624                            |   2|   0|    2|          0|
    |icmp_ln289_1_reg_2603                             |   1|   0|    1|          0|
    |icmp_ln289_reg_2593                               |   1|   0|    1|          0|
    |icmp_ln43_reg_2994                                |   1|   0|    1|          0|
    |indvar_flatten133_reg_575                         |   6|   0|    6|          0|
    |kernel_data_V_1_0                                 |  16|   0|   16|          0|
    |kernel_data_V_1_1                                 |  16|   0|   16|          0|
    |kernel_data_V_1_10                                |  16|   0|   16|          0|
    |kernel_data_V_1_10_load_reg_2470                  |  16|   0|   16|          0|
    |kernel_data_V_1_11                                |  16|   0|   16|          0|
    |kernel_data_V_1_11_load_reg_2475                  |  16|   0|   16|          0|
    |kernel_data_V_1_12                                |  16|   0|   16|          0|
    |kernel_data_V_1_13                                |  16|   0|   16|          0|
    |kernel_data_V_1_14                                |  16|   0|   16|          0|
    |kernel_data_V_1_15                                |  16|   0|   16|          0|
    |kernel_data_V_1_16                                |  16|   0|   16|          0|
    |kernel_data_V_1_17                                |  16|   0|   16|          0|
    |kernel_data_V_1_18                                |  16|   0|   16|          0|
    |kernel_data_V_1_19                                |  16|   0|   16|          0|
    |kernel_data_V_1_2                                 |  16|   0|   16|          0|
    |kernel_data_V_1_20                                |  16|   0|   16|          0|
    |kernel_data_V_1_20_load_reg_2480                  |  16|   0|   16|          0|
    |kernel_data_V_1_21                                |  16|   0|   16|          0|
    |kernel_data_V_1_21_load_reg_2485                  |  16|   0|   16|          0|
    |kernel_data_V_1_22                                |  16|   0|   16|          0|
    |kernel_data_V_1_22_load_reg_2490                  |  16|   0|   16|          0|
    |kernel_data_V_1_23                                |  16|   0|   16|          0|
    |kernel_data_V_1_23_load_reg_2495                  |  16|   0|   16|          0|
    |kernel_data_V_1_24                                |  16|   0|   16|          0|
    |kernel_data_V_1_25                                |  16|   0|   16|          0|
    |kernel_data_V_1_26                                |  16|   0|   16|          0|
    |kernel_data_V_1_27                                |  16|   0|   16|          0|
    |kernel_data_V_1_28                                |  16|   0|   16|          0|
    |kernel_data_V_1_29                                |  16|   0|   16|          0|
    |kernel_data_V_1_3                                 |  16|   0|   16|          0|
    |kernel_data_V_1_30                                |  16|   0|   16|          0|
    |kernel_data_V_1_31                                |  16|   0|   16|          0|
    |kernel_data_V_1_32                                |  16|   0|   16|          0|
    |kernel_data_V_1_32_load_reg_2500                  |  16|   0|   16|          0|
    |kernel_data_V_1_33                                |  16|   0|   16|          0|
    |kernel_data_V_1_33_load_reg_2505                  |  16|   0|   16|          0|
    |kernel_data_V_1_34                                |  16|   0|   16|          0|
    |kernel_data_V_1_34_load_reg_2510                  |  16|   0|   16|          0|
    |kernel_data_V_1_35                                |  16|   0|   16|          0|
    |kernel_data_V_1_35_load_reg_2515                  |  16|   0|   16|          0|
    |kernel_data_V_1_4                                 |  16|   0|   16|          0|
    |kernel_data_V_1_5                                 |  16|   0|   16|          0|
    |kernel_data_V_1_6                                 |  16|   0|   16|          0|
    |kernel_data_V_1_7                                 |  16|   0|   16|          0|
    |kernel_data_V_1_8                                 |  16|   0|   16|          0|
    |kernel_data_V_1_8_load_reg_2460                   |  16|   0|   16|          0|
    |kernel_data_V_1_9                                 |  16|   0|   16|          0|
    |kernel_data_V_1_9_load_reg_2465                   |  16|   0|   16|          0|
    |pX_2                                              |  32|   0|   32|          0|
    |pX_2_load_reg_2614                                |  32|   0|   32|          0|
    |pY_2                                              |  32|   0|   32|          0|
    |pY_2_load_reg_2608                                |  32|   0|   32|          0|
    |sX_2                                              |  32|   0|   32|          0|
    |sX_2_load_reg_2588                                |  32|   0|   32|          0|
    |sY_2                                              |  32|   0|   32|          0|
    |sY_2_load_reg_2598                                |  32|   0|   32|          0|
    |shift_buffer_0_0_V_reg_611                        |  16|   0|   16|          0|
    |shift_buffer_0_3_V_1_fu_510                       |  16|   0|   16|          0|
    |shift_buffer_0_3_V_2_fu_514                       |  16|   0|   16|          0|
    |shift_buffer_0_3_V_3_fu_518                       |  16|   0|   16|          0|
    |shift_buffer_0_3_V_fu_506                         |  16|   0|   16|          0|
    |shift_buffer_1_0_V_reg_598                        |  16|   0|   16|          0|
    |shift_buffer_1_3_V_1_fu_494                       |  16|   0|   16|          0|
    |shift_buffer_1_3_V_2_fu_498                       |  16|   0|   16|          0|
    |shift_buffer_1_3_V_3_fu_502                       |  16|   0|   16|          0|
    |shift_buffer_1_3_V_fu_490                         |  16|   0|   16|          0|
    |start_once_reg                                    |   1|   0|    1|          0|
    |tmp_data_0_V_6130_reg_680                         |  16|   0|   16|          0|
    |tmp_data_0_V_reg_2398                             |  16|   0|   16|          0|
    |tmp_data_1_V_6128_reg_691                         |  16|   0|   16|          0|
    |tmp_data_1_V_reg_2404                             |  16|   0|   16|          0|
    |tmp_data_2_V_6126_reg_702                         |  16|   0|   16|          0|
    |tmp_data_2_V_reg_2410                             |  16|   0|   16|          0|
    |tmp_data_3_V_6124_reg_713                         |  16|   0|   16|          0|
    |tmp_data_3_V_reg_2416                             |  16|   0|   16|          0|
    |tmp_data_4_V_4122_reg_724                         |  16|   0|   16|          0|
    |tmp_data_5_V_4120_reg_735                         |  16|   0|   16|          0|
    |tmp_data_6_V_4118_reg_746                         |  16|   0|   16|          0|
    |tmp_data_7_V_4116_reg_757                         |  16|   0|   16|          0|
    |trunc_ln246_reg_2436                              |   2|   0|    2|          0|
    |w_index132_reg_668                                |   6|   0|    6|          0|
    |w_index_reg_2624                                  |   6|   0|    6|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |1599|   0| 1599|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,8u>,config5> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_3_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

