<def f='llvm/llvm/include/llvm/CodeGen/MachineLoopInfo.h' l='125' ll='127' type='unsigned int llvm::MachineLoopInfo::getLoopDepth(const llvm::MachineBasicBlock * BB) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineLoopInfo.h' l='124'>/// Return the loop nesting level of the specified block.</doc>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='531' u='c' c='_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='531' u='c' c='_ZN12_GLOBAL__N_114MachineSinking20isProfitableToSinkToEjRN4llvm12MachineInstrEPNS1_17MachineBasicBlockES5_RSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4le7434756'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='593' u='c' c='_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040'/>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='593' u='c' c='_ZNK12_GLOBAL__N_114MachineSinking22GetAllSortedSuccessorsERN4llvm12MachineInstrEPNS1_17MachineBasicBlockERSt3mapIS5_NS1_11SmallVectorIS5_Lj4EEESt4les6753040'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3637' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer16joinAllIntervalsEv'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='408' u='c' c='_ZN12_GLOBAL__N_110ShrinkWrap23updateSaveRestorePointsERN4llvm17MachineBasicBlockEPNS1_12RegScavengerE'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='408' u='c' c='_ZN12_GLOBAL__N_110ShrinkWrap23updateSaveRestorePointsERN4llvm17MachineBasicBlockEPNS1_12RegScavengerE'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='430' u='c' c='_ZN12_GLOBAL__N_110ShrinkWrap23updateSaveRestorePointsERN4llvm17MachineBasicBlockEPNS1_12RegScavengerE'/>
<use f='llvm/llvm/lib/CodeGen/ShrinkWrap.cpp' l='430' u='c' c='_ZN12_GLOBAL__N_110ShrinkWrap23updateSaveRestorePointsERN4llvm17MachineBasicBlockEPNS1_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='549' u='c' c='_ZN12_GLOBAL__N_118GCNRegBankReassign17collectCandidatesERN4llvm12MachineInstrEjj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='195' u='c' c='_ZN4llvm20VLIWMachineScheduler8scheduleEv'/>
