BASE_OUTDIR=/relman03/work/users/eitany/bcc
BASE_TMPDIR=/tmp/eitany/bcc
PROJECT_ID=varisum
ASSEMBLY_ID=ass1
MAP_LIB_ID=lib1
DATASET=$(MAP_LIB_ID)

MAP_SPLIT_TRIM=F
REMOVE_TRANSIENT=F
MAP_MIN_LENGTH=10

VARISUM_DIR=input/test_varisum
FULL_CONTIG_FILE=$(CURDIR)/$(VARISUM_DIR)/contigs
CONTIG_FILE=$(FULL_CONTIG_FILE)
CONTIG_TABLE=$(CURDIR)/$(VARISUM_DIR)/contigs_table
VARISUM_READS_DIR?=$(VARISUM_DIR)/reads
MAP_INPUT=$(wildcard $(VARISUM_READS_DIR)/*)

$(CONTIG_TABLE): $(CONTIG_FILE)
	cat $(CONTIG_FILE) | md/assembly/pl/fasta_summary.pl > $(CONTIG_TABLE)

varisum_reads: $(CONTIG_TABLE)
	$(_R) $(CURDIR)/input/test_varisum/varisum.r make.reads \
	      ifn=$(CONTIG_FILE) \
	      odir=$(CURDIR)/$(VARISUM_READS_DIR)

varisum_map:
	$(MAKE) m=map map_se

varisum_main:
	$(MAKE) varisum

varisum_all: varisum_reads
	$(MAKE) m=map map_se varisum -B
