Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 21:09:00 2021
| Host         : LAPTOP-97HEA2HM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab7_2_timing_summary_routed.rpt -pb lab7_2_timing_summary_routed.pb -rpx lab7_2_timing_summary_routed.rpx -warn_on_violation
| Design       : lab7_2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    60          
TIMING-18  Warning           Missing input or output delay  5           
TIMING-20  Warning           Non-clocked latch              26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (211)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (494)
5. checking no_input_delay (4)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (211)
--------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk_div/num_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/area_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/area_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/area_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/area_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/rotate_times_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/rotate_times_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mem_addr_gen_inst/rotate_times_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/line_cnt_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: vga_inst/pixel_cnt_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (494)
--------------------------------------------------
 There are 494 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.632        0.000                      0                 1305        0.178        0.000                      0                 1305        4.500        0.000                       0                   690  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.632        0.000                      0                 1305        0.178        0.000                      0                 1305        4.500        0.000                       0                   690  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.632ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_7_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.058ns  (logic 1.933ns (27.386%)  route 5.125ns (72.614%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[1]/Q
                         net (fo=169, routed)         2.223     7.885    mem_addr_gen_inst/key_de/last_change[1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175/O
                         net (fo=1, routed)           0.000     8.009    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175_n_0
    SLICE_X14Y7          MUXF7 (Prop_muxf7_I1_O)      0.247     8.256 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82/O
                         net (fo=1, routed)           0.000     8.256    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82_n_0
    SLICE_X14Y7          MUXF8 (Prop_muxf8_I0_O)      0.098     8.354 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36/O
                         net (fo=1, routed)           0.958     9.312    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.319     9.631 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17/O
                         net (fo=1, routed)           0.000     9.631    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17_n_0
    SLICE_X9Y6           MUXF7 (Prop_muxf7_I1_O)      0.217     9.848 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11/O
                         net (fo=1, routed)           0.000     9.848    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11_n_0
    SLICE_X9Y6           MUXF8 (Prop_muxf8_I1_O)      0.094     9.942 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5/O
                         net (fo=12, routed)          1.295    11.237    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5_n_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I3_O)        0.316    11.553 r  mem_addr_gen_inst/key_de/rotate_times_7[4]_i_1/O
                         net (fo=5, routed)           0.649    12.203    mem_addr_gen_inst/key_de_n_8
    SLICE_X14Y21         FDCE                                         r  mem_addr_gen_inst/rotate_times_7_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.438    14.779    mem_addr_gen_inst/clk
    SLICE_X14Y21         FDCE                                         r  mem_addr_gen_inst/rotate_times_7_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X14Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.835    mem_addr_gen_inst/rotate_times_7_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.203    
  -------------------------------------------------------------------
                         slack                                  2.632    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_5_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 1.933ns (27.534%)  route 5.087ns (72.466%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[1]/Q
                         net (fo=169, routed)         2.223     7.885    mem_addr_gen_inst/key_de/last_change[1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175/O
                         net (fo=1, routed)           0.000     8.009    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175_n_0
    SLICE_X14Y7          MUXF7 (Prop_muxf7_I1_O)      0.247     8.256 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82/O
                         net (fo=1, routed)           0.000     8.256    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82_n_0
    SLICE_X14Y7          MUXF8 (Prop_muxf8_I0_O)      0.098     8.354 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36/O
                         net (fo=1, routed)           0.958     9.312    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.319     9.631 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17/O
                         net (fo=1, routed)           0.000     9.631    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17_n_0
    SLICE_X9Y6           MUXF7 (Prop_muxf7_I1_O)      0.217     9.848 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11/O
                         net (fo=1, routed)           0.000     9.848    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11_n_0
    SLICE_X9Y6           MUXF8 (Prop_muxf8_I1_O)      0.094     9.942 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5/O
                         net (fo=12, routed)          1.205    11.147    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.316    11.463 r  mem_addr_gen_inst/key_de/rotate_times_5[4]_i_1/O
                         net (fo=5, routed)           0.701    12.165    mem_addr_gen_inst/key_de_n_7
    SLICE_X14Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_5_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.435    14.776    mem_addr_gen_inst/clk
    SLICE_X14Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_5_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.832    mem_addr_gen_inst/rotate_times_5_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_5_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 1.933ns (27.534%)  route 5.087ns (72.466%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[1]/Q
                         net (fo=169, routed)         2.223     7.885    mem_addr_gen_inst/key_de/last_change[1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175/O
                         net (fo=1, routed)           0.000     8.009    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175_n_0
    SLICE_X14Y7          MUXF7 (Prop_muxf7_I1_O)      0.247     8.256 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82/O
                         net (fo=1, routed)           0.000     8.256    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82_n_0
    SLICE_X14Y7          MUXF8 (Prop_muxf8_I0_O)      0.098     8.354 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36/O
                         net (fo=1, routed)           0.958     9.312    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.319     9.631 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17/O
                         net (fo=1, routed)           0.000     9.631    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17_n_0
    SLICE_X9Y6           MUXF7 (Prop_muxf7_I1_O)      0.217     9.848 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11/O
                         net (fo=1, routed)           0.000     9.848    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11_n_0
    SLICE_X9Y6           MUXF8 (Prop_muxf8_I1_O)      0.094     9.942 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5/O
                         net (fo=12, routed)          1.205    11.147    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.316    11.463 r  mem_addr_gen_inst/key_de/rotate_times_5[4]_i_1/O
                         net (fo=5, routed)           0.701    12.165    mem_addr_gen_inst/key_de_n_7
    SLICE_X14Y23         FDPE                                         r  mem_addr_gen_inst/rotate_times_5_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.435    14.776    mem_addr_gen_inst/clk
    SLICE_X14Y23         FDPE                                         r  mem_addr_gen_inst/rotate_times_5_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDPE (Setup_fdpe_C_CE)      -0.169    14.832    mem_addr_gen_inst/rotate_times_5_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.667ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_5_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.020ns  (logic 1.933ns (27.534%)  route 5.087ns (72.466%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[1]/Q
                         net (fo=169, routed)         2.223     7.885    mem_addr_gen_inst/key_de/last_change[1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175/O
                         net (fo=1, routed)           0.000     8.009    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175_n_0
    SLICE_X14Y7          MUXF7 (Prop_muxf7_I1_O)      0.247     8.256 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82/O
                         net (fo=1, routed)           0.000     8.256    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82_n_0
    SLICE_X14Y7          MUXF8 (Prop_muxf8_I0_O)      0.098     8.354 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36/O
                         net (fo=1, routed)           0.958     9.312    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.319     9.631 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17/O
                         net (fo=1, routed)           0.000     9.631    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17_n_0
    SLICE_X9Y6           MUXF7 (Prop_muxf7_I1_O)      0.217     9.848 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11/O
                         net (fo=1, routed)           0.000     9.848    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11_n_0
    SLICE_X9Y6           MUXF8 (Prop_muxf8_I1_O)      0.094     9.942 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5/O
                         net (fo=12, routed)          1.205    11.147    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.316    11.463 r  mem_addr_gen_inst/key_de/rotate_times_5[4]_i_1/O
                         net (fo=5, routed)           0.701    12.165    mem_addr_gen_inst/key_de_n_7
    SLICE_X14Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_5_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.435    14.776    mem_addr_gen_inst/clk
    SLICE_X14Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_5_reg[3]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X14Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.832    mem_addr_gen_inst/rotate_times_5_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -12.165    
  -------------------------------------------------------------------
                         slack                                  2.667    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_3_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.929ns (27.684%)  route 5.039ns (72.316%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[0]/Q
                         net (fo=172, routed)         2.080     7.742    mem_addr_gen_inst/key_de/last_change[0]
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.866 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_223/O
                         net (fo=1, routed)           0.000     7.866    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_223_n_0
    SLICE_X28Y1          MUXF7 (Prop_muxf7_I1_O)      0.245     8.111 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_106/O
                         net (fo=1, routed)           0.000     8.111    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_106_n_0
    SLICE_X28Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     8.215 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_48/O
                         net (fo=1, routed)           1.051     9.266    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_48_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.316     9.582 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_20/O
                         net (fo=1, routed)           0.000     9.582    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_20_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I0_O)      0.212     9.794 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_13/O
                         net (fo=1, routed)           0.000     9.794    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_13_n_0
    SLICE_X7Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     9.888 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_6/O
                         net (fo=12, routed)          1.270    11.159    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_6_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.316    11.475 r  mem_addr_gen_inst/key_de/rotate_times_3[4]_i_1/O
                         net (fo=5, routed)           0.637    12.112    mem_addr_gen_inst/key_de_n_6
    SLICE_X10Y23         FDPE                                         r  mem_addr_gen_inst/rotate_times_3_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.436    14.777    mem_addr_gen_inst/clk
    SLICE_X10Y23         FDPE                                         r  mem_addr_gen_inst/rotate_times_3_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDPE (Setup_fdpe_C_CE)      -0.169    14.833    mem_addr_gen_inst/rotate_times_3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_3_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.929ns (27.684%)  route 5.039ns (72.316%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[0]/Q
                         net (fo=172, routed)         2.080     7.742    mem_addr_gen_inst/key_de/last_change[0]
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.866 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_223/O
                         net (fo=1, routed)           0.000     7.866    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_223_n_0
    SLICE_X28Y1          MUXF7 (Prop_muxf7_I1_O)      0.245     8.111 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_106/O
                         net (fo=1, routed)           0.000     8.111    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_106_n_0
    SLICE_X28Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     8.215 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_48/O
                         net (fo=1, routed)           1.051     9.266    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_48_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.316     9.582 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_20/O
                         net (fo=1, routed)           0.000     9.582    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_20_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I0_O)      0.212     9.794 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_13/O
                         net (fo=1, routed)           0.000     9.794    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_13_n_0
    SLICE_X7Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     9.888 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_6/O
                         net (fo=12, routed)          1.270    11.159    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_6_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.316    11.475 r  mem_addr_gen_inst/key_de/rotate_times_3[4]_i_1/O
                         net (fo=5, routed)           0.637    12.112    mem_addr_gen_inst/key_de_n_6
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.436    14.777    mem_addr_gen_inst/clk
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.833    mem_addr_gen_inst/rotate_times_3_reg[2]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_3_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.929ns (27.684%)  route 5.039ns (72.316%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[0]/Q
                         net (fo=172, routed)         2.080     7.742    mem_addr_gen_inst/key_de/last_change[0]
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.866 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_223/O
                         net (fo=1, routed)           0.000     7.866    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_223_n_0
    SLICE_X28Y1          MUXF7 (Prop_muxf7_I1_O)      0.245     8.111 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_106/O
                         net (fo=1, routed)           0.000     8.111    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_106_n_0
    SLICE_X28Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     8.215 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_48/O
                         net (fo=1, routed)           1.051     9.266    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_48_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.316     9.582 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_20/O
                         net (fo=1, routed)           0.000     9.582    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_20_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I0_O)      0.212     9.794 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_13/O
                         net (fo=1, routed)           0.000     9.794    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_13_n_0
    SLICE_X7Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     9.888 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_6/O
                         net (fo=12, routed)          1.270    11.159    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_6_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.316    11.475 r  mem_addr_gen_inst/key_de/rotate_times_3[4]_i_1/O
                         net (fo=5, routed)           0.637    12.112    mem_addr_gen_inst/key_de_n_6
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.436    14.777    mem_addr_gen_inst/clk
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.833    mem_addr_gen_inst/rotate_times_3_reg[3]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_3_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.968ns  (logic 1.929ns (27.684%)  route 5.039ns (72.316%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[0]/Q
                         net (fo=172, routed)         2.080     7.742    mem_addr_gen_inst/key_de/last_change[0]
    SLICE_X28Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.866 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_223/O
                         net (fo=1, routed)           0.000     7.866    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_223_n_0
    SLICE_X28Y1          MUXF7 (Prop_muxf7_I1_O)      0.245     8.111 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_106/O
                         net (fo=1, routed)           0.000     8.111    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_106_n_0
    SLICE_X28Y1          MUXF8 (Prop_muxf8_I0_O)      0.104     8.215 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_48/O
                         net (fo=1, routed)           1.051     9.266    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_48_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I3_O)        0.316     9.582 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_20/O
                         net (fo=1, routed)           0.000     9.582    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_20_n_0
    SLICE_X7Y7           MUXF7 (Prop_muxf7_I0_O)      0.212     9.794 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_13/O
                         net (fo=1, routed)           0.000     9.794    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_13_n_0
    SLICE_X7Y7           MUXF8 (Prop_muxf8_I1_O)      0.094     9.888 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_6/O
                         net (fo=12, routed)          1.270    11.159    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_6_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I5_O)        0.316    11.475 r  mem_addr_gen_inst/key_de/rotate_times_3[4]_i_1/O
                         net (fo=5, routed)           0.637    12.112    mem_addr_gen_inst/key_de_n_6
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.436    14.777    mem_addr_gen_inst/clk
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[4]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X10Y23         FDCE (Setup_fdce_C_CE)      -0.169    14.833    mem_addr_gen_inst/rotate_times_3_reg[4]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_9_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 1.933ns (27.879%)  route 5.000ns (72.121%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[1]/Q
                         net (fo=169, routed)         2.223     7.885    mem_addr_gen_inst/key_de/last_change[1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175/O
                         net (fo=1, routed)           0.000     8.009    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175_n_0
    SLICE_X14Y7          MUXF7 (Prop_muxf7_I1_O)      0.247     8.256 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82/O
                         net (fo=1, routed)           0.000     8.256    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82_n_0
    SLICE_X14Y7          MUXF8 (Prop_muxf8_I0_O)      0.098     8.354 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36/O
                         net (fo=1, routed)           0.958     9.312    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.319     9.631 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17/O
                         net (fo=1, routed)           0.000     9.631    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17_n_0
    SLICE_X9Y6           MUXF7 (Prop_muxf7_I1_O)      0.217     9.848 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11/O
                         net (fo=1, routed)           0.000     9.848    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11_n_0
    SLICE_X9Y6           MUXF8 (Prop_muxf8_I1_O)      0.094     9.942 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5/O
                         net (fo=12, routed)          1.162    11.104    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.316    11.420 r  mem_addr_gen_inst/key_de/rotate_times_9[4]_i_1/O
                         net (fo=5, routed)           0.657    12.078    mem_addr_gen_inst/key_de_n_9
    SLICE_X13Y21         FDPE                                         r  mem_addr_gen_inst/rotate_times_9_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.438    14.779    mem_addr_gen_inst/clk
    SLICE_X13Y21         FDPE                                         r  mem_addr_gen_inst/rotate_times_9_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y21         FDPE (Setup_fdpe_C_CE)      -0.205    14.799    mem_addr_gen_inst/rotate_times_9_reg[0]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.721    

Slack (MET) :             2.721ns  (required time - arrival time)
  Source:                 mem_addr_gen_inst/key_de/key_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_9_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 1.933ns (27.879%)  route 5.000ns (72.121%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.623     5.144    mem_addr_gen_inst/key_de/clk
    SLICE_X6Y19          FDCE                                         r  mem_addr_gen_inst/key_de/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.518     5.662 r  mem_addr_gen_inst/key_de/key_reg[1]/Q
                         net (fo=169, routed)         2.223     7.885    mem_addr_gen_inst/key_de/last_change[1]
    SLICE_X14Y7          LUT6 (Prop_lut6_I2_O)        0.124     8.009 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175/O
                         net (fo=1, routed)           0.000     8.009    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_175_n_0
    SLICE_X14Y7          MUXF7 (Prop_muxf7_I1_O)      0.247     8.256 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82/O
                         net (fo=1, routed)           0.000     8.256    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_82_n_0
    SLICE_X14Y7          MUXF8 (Prop_muxf8_I0_O)      0.098     8.354 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36/O
                         net (fo=1, routed)           0.958     9.312    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_36_n_0
    SLICE_X9Y6           LUT6 (Prop_lut6_I3_O)        0.319     9.631 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17/O
                         net (fo=1, routed)           0.000     9.631    mem_addr_gen_inst/key_de/rotate_times_2[4]_i_17_n_0
    SLICE_X9Y6           MUXF7 (Prop_muxf7_I1_O)      0.217     9.848 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11/O
                         net (fo=1, routed)           0.000     9.848    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_11_n_0
    SLICE_X9Y6           MUXF8 (Prop_muxf8_I1_O)      0.094     9.942 r  mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5/O
                         net (fo=12, routed)          1.162    11.104    mem_addr_gen_inst/key_de/rotate_times_2_reg[4]_i_5_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I3_O)        0.316    11.420 r  mem_addr_gen_inst/key_de/rotate_times_9[4]_i_1/O
                         net (fo=5, routed)           0.657    12.078    mem_addr_gen_inst/key_de_n_9
    SLICE_X13Y21         FDCE                                         r  mem_addr_gen_inst/rotate_times_9_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         1.438    14.779    mem_addr_gen_inst/clk
    SLICE_X13Y21         FDCE                                         r  mem_addr_gen_inst/rotate_times_9_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X13Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.799    mem_addr_gen_inst/rotate_times_9_reg[4]
  -------------------------------------------------------------------
                         required time                         14.799    
                         arrival time                         -12.078    
  -------------------------------------------------------------------
                         slack                                  2.721    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/key_de/inst/inst/key_in_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.583     1.466    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X7Y22          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.121     1.728    mem_addr_gen_inst/key_de/inst/inst/rx_data[0]
    SLICE_X7Y21          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/key_in_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.852     1.979    mem_addr_gen_inst/key_de/inst/inst/clk
    SLICE_X7Y21          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/key_in_reg[0]/C
                         clock pessimism             -0.499     1.480    
    SLICE_X7Y21          FDCE (Hold_fdce_C_D)         0.070     1.550    mem_addr_gen_inst/key_de/inst/inst/key_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.122%)  route 0.118ns (38.878%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.585     1.468    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y22          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[10]/Q
                         net (fo=1, routed)           0.118     1.727    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg_n_0_[10]
    SLICE_X4Y22          LUT5 (Prop_lut5_I4_O)        0.045     1.772 r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame[9]_i_1/O
                         net (fo=1, routed)           0.000     1.772    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/p_1_in[9]
    SLICE_X4Y22          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.851     1.978    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y22          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[9]/C
                         clock pessimism             -0.478     1.500    
    SLICE_X4Y22          FDCE (Hold_fdce_C_D)         0.092     1.592    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.714%)  route 0.143ns (50.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.583     1.466    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y21          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/frame_reg[4]/Q
                         net (fo=3, routed)           0.143     1.750    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/p_0_in[3]
    SLICE_X3Y21          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.854     1.981    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y21          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]/C
                         clock pessimism             -0.478     1.503    
    SLICE_X3Y21          FDCE (Hold_fdce_C_D)         0.066     1.569    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/rotate_times_3_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.554     1.437    mem_addr_gen_inst/clk
    SLICE_X11Y23         FDPE                                         r  mem_addr_gen_inst/rotate_times_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  mem_addr_gen_inst/rotate_times_3_reg[0]/Q
                         net (fo=7, routed)           0.133     1.711    mem_addr_gen_inst/key_de/rotate_times_3_reg[2][0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.756 r  mem_addr_gen_inst/key_de/rotate_times_3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.756    mem_addr_gen_inst/key_de_n_53
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.821     1.948    mem_addr_gen_inst/clk
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[3]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         FDCE (Hold_fdce_C_D)         0.120     1.570    mem_addr_gen_inst/rotate_times_3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/rotate_times_2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.392%)  route 0.156ns (45.608%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.556     1.439    mem_addr_gen_inst/clk
    SLICE_X9Y22          FDCE                                         r  mem_addr_gen_inst/rotate_times_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDCE (Prop_fdce_C_Q)         0.141     1.580 r  mem_addr_gen_inst/rotate_times_2_reg[2]/Q
                         net (fo=5, routed)           0.156     1.736    mem_addr_gen_inst/key_de/rotate_times_2_reg[2][2]
    SLICE_X10Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.781 r  mem_addr_gen_inst/key_de/rotate_times_2[4]_i_2/O
                         net (fo=1, routed)           0.000     1.781    mem_addr_gen_inst/key_de_n_56
    SLICE_X10Y22         FDCE                                         r  mem_addr_gen_inst/rotate_times_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.823     1.950    mem_addr_gen_inst/clk
    SLICE_X10Y22         FDCE                                         r  mem_addr_gen_inst/rotate_times_2_reg[4]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X10Y22         FDCE (Hold_fdce_C_D)         0.121     1.593    mem_addr_gen_inst/rotate_times_2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/rotate_times_3_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.665%)  route 0.137ns (42.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.554     1.437    mem_addr_gen_inst/clk
    SLICE_X11Y23         FDPE                                         r  mem_addr_gen_inst/rotate_times_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.578 r  mem_addr_gen_inst/rotate_times_3_reg[0]/Q
                         net (fo=7, routed)           0.137     1.715    mem_addr_gen_inst/key_de/rotate_times_3_reg[2][0]
    SLICE_X10Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.760 r  mem_addr_gen_inst/key_de/rotate_times_3[4]_i_2/O
                         net (fo=1, routed)           0.000     1.760    mem_addr_gen_inst/key_de_n_52
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.821     1.948    mem_addr_gen_inst/clk
    SLICE_X10Y23         FDCE                                         r  mem_addr_gen_inst/rotate_times_3_reg[4]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         FDCE (Hold_fdce_C_D)         0.121     1.571    mem_addr_gen_inst/rotate_times_3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/rotate_times_11_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_11_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.412%)  route 0.144ns (43.588%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.557     1.440    mem_addr_gen_inst/clk
    SLICE_X15Y20         FDCE                                         r  mem_addr_gen_inst/rotate_times_11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 r  mem_addr_gen_inst/rotate_times_11_reg[3]/Q
                         net (fo=6, routed)           0.144     1.725    mem_addr_gen_inst/key_de/rotate_times_11_reg[2][3]
    SLICE_X14Y20         LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  mem_addr_gen_inst/key_de/rotate_times_11[4]_i_2/O
                         net (fo=1, routed)           0.000     1.770    mem_addr_gen_inst/key_de_n_20
    SLICE_X14Y20         FDCE                                         r  mem_addr_gen_inst/rotate_times_11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.825     1.952    mem_addr_gen_inst/clk
    SLICE_X14Y20         FDCE                                         r  mem_addr_gen_inst/rotate_times_11_reg[4]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X14Y20         FDCE (Hold_fdce_C_D)         0.120     1.573    mem_addr_gen_inst/rotate_times_11_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.859%)  route 0.095ns (31.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.583     1.466    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y26          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.095     1.725    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.045     1.770 r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count[1]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.851     1.978    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y26          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.092     1.571    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.633%)  route 0.096ns (31.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.583     1.466    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y26          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/Q
                         net (fo=5, routed)           0.096     1.726    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count[2]
    SLICE_X3Y26          LUT6 (Prop_lut6_I2_O)        0.045     1.771 r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count[0]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.851     1.978    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y26          FDCE                                         r  mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X3Y26          FDCE (Hold_fdce_C_D)         0.091     1.570    mem_addr_gen_inst/key_de/inst/inst/Ps2Interface_i/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 mem_addr_gen_inst/rotate_times_11_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_addr_gen_inst/rotate_times_11_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.209ns (68.401%)  route 0.097ns (31.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.557     1.440    mem_addr_gen_inst/clk
    SLICE_X14Y20         FDCE                                         r  mem_addr_gen_inst/rotate_times_11_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y20         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  mem_addr_gen_inst/rotate_times_11_reg[2]/Q
                         net (fo=6, routed)           0.097     1.701    mem_addr_gen_inst/key_de/rotate_times_11_reg[2][2]
    SLICE_X15Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.746 r  mem_addr_gen_inst/key_de/rotate_times_11[3]_i_1/O
                         net (fo=1, routed)           0.000     1.746    mem_addr_gen_inst/key_de_n_21
    SLICE_X15Y20         FDCE                                         r  mem_addr_gen_inst/rotate_times_11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=689, routed)         0.825     1.952    mem_addr_gen_inst/clk
    SLICE_X15Y20         FDCE                                         r  mem_addr_gen_inst/rotate_times_11_reg[3]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X15Y20         FDCE (Hold_fdce_C_D)         0.091     1.544    mem_addr_gen_inst/rotate_times_11_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div/num_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X13Y20   mem_addr_gen_inst/rotate_times_10_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X14Y20   mem_addr_gen_inst/rotate_times_11_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X14Y20   mem_addr_gen_inst/rotate_times_11_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/num_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/num_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   mem_addr_gen_inst/rotate_times_10_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   mem_addr_gen_inst/rotate_times_10_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/num_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/num_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   mem_addr_gen_inst/rotate_times_10_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X13Y20   mem_addr_gen_inst/rotate_times_10_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y19   mem_addr_gen_inst/rotate_times_10_reg[2]/C



