
---------- Begin Simulation Statistics ----------
final_tick                               1304027023000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64142                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702176                       # Number of bytes of host memory used
host_op_rate                                    64329                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22397.03                       # Real time elapsed on the host
host_tick_rate                               58223200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436582727                       # Number of instructions simulated
sim_ops                                    1440786487                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.304027                       # Number of seconds simulated
sim_ticks                                1304027023000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.339409                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178064282                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203876216                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13481230                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273832668                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21722573                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23225885                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1503312                       # Number of indirect misses.
system.cpu0.branchPred.lookups              346858712                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188240                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100289                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8803631                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545425                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36257708                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309770                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       68572082                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316548630                       # Number of instructions committed
system.cpu0.commit.committedOps            1318652209                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2417576365                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.545444                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.300289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1765328841     73.02%     73.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    403184851     16.68%     89.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83809816      3.47%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87394890      3.61%     96.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24695630      1.02%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8759711      0.36%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3994109      0.17%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4150809      0.17%     98.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36257708      1.50%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2417576365                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143347                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273920454                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171008                       # Number of loads committed
system.cpu0.commit.membars                    4203735                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203741      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742061625     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271289     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151183891     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318652209                       # Class of committed instruction
system.cpu0.commit.refs                     558455204                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316548630                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318652209                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.972926                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.972926                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            501341206                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4730322                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177020564                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1409179557                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               943251787                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                971930304                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8816215                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8226543                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6453719                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  346858712                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249582901                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1481610726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5012979                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1427552306                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               26987628                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133538                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936688554                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199786855                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.549597                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2431793231                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.587902                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870439                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1410015218     57.98%     57.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               757523867     31.15%     89.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               157087672      6.46%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90367555      3.72%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7767389      0.32%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4715454      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  109689      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101601      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104786      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2431793231                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      165660226                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8940630                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336663567                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.528422                       # Inst execution rate
system.cpu0.iew.exec_refs                   587919057                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 156017362                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              377827964                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431821004                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106202                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3224526                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158273267                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1387144535                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            431901695                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9102987                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1372551752                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1472868                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             13118916                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8816215                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17226486                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       314731                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20750349                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        40457                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13287                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4843108                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26649996                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4989071                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13287                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       752987                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8187643                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                583988562                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1360522153                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.894557                       # average fanout of values written-back
system.cpu0.iew.wb_producers                522411261                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.523791                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1360638947                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1683734761                       # number of integer regfile reads
system.cpu0.int_regfile_writes              877647546                       # number of integer regfile writes
system.cpu0.ipc                              0.506861                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.506861                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205610      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            771358086     55.83%     56.13% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833267      0.86%     56.99% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100475      0.15%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.14% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           436548736     31.60%     88.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155608520     11.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1381654740                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           46                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                46                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3337570                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002416                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 721665     21.62%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     21.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2097363     62.84%     84.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               518540     15.54%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1380786652                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5198712724                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1360522107                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1455649634                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1380834442                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1381654740                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310093                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       68492322                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           272538                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           323                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27940515                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2431793231                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.568163                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.806418                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1428649811     58.75%     58.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          701456326     28.85%     87.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          247984276     10.20%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39802115      1.64%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8061218      0.33%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3515446      0.14%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1536091      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             518715      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             269233      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2431793231                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.531927                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19110299                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1880455                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431821004                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158273267                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1899                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2597453457                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    10601298                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              411176449                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845196135                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15316003                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               955491882                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              30103778                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                21155                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1718525643                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1399383314                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          907961500                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                964410761                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              45483605                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8816215                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             91731488                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                62765357                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1718525603                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        166436                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5872                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33759260                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5866                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3768518742                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2788699928                       # The number of ROB writes
system.cpu0.timesIdled                       29961581                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1866                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.364909                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21951326                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            26331614                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3067086                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33614376                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1079749                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1109550                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           29801                       # Number of indirect misses.
system.cpu1.branchPred.lookups               38363021                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        49091                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2171085                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28113190                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4078236                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300689                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       23769570                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120034097                       # Number of instructions committed
system.cpu1.commit.committedOps             122134278                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    489530397                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249493                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.007813                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    440345529     89.95%     89.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24319675      4.97%     94.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8475855      1.73%     96.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7088304      1.45%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1987871      0.41%     98.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       724587      0.15%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2174706      0.44%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       335634      0.07%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4078236      0.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    489530397                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797139                       # Number of function calls committed.
system.cpu1.commit.int_insts                116571911                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30170838                       # Number of loads committed
system.cpu1.commit.membars                    4200127                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200127      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76646715     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32270840     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9016452      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122134278                       # Class of committed instruction
system.cpu1.commit.refs                      41287304                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120034097                       # Number of Instructions Simulated
system.cpu1.committedOps                    122134278                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.118410                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.118410                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            391607439                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               974174                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20543556                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154275505                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                25707836                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 69195592                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2172648                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2149955                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5253926                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   38363021                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23863924                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    465189146                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               214972                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     168013143                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6137298                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.077603                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25679623                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          23031075                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.339867                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493937441                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.346325                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.785007                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               387403531     78.43%     78.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                65961179     13.35%     91.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                22740102      4.60%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                13225611      2.68%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3245968      0.66%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1206692      0.24%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  153594      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     548      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     216      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493937441                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         412174                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2273714                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31333012                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.274664                       # Inst execution rate
system.cpu1.iew.exec_refs                    46149334                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11561105                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              318120822                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             37004114                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2451503                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2305714                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12683405                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          145860098                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34588229                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2092543                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135779862                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1979787                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6313906                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2172648                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10741142                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       186651                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1114420                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        33492                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2063                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15830                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6833276                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1566939                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2063                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       542934                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1730780                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 78259726                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133805974                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.836104                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65433278                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.270671                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133883084                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               172287330                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89918312                       # number of integer regfile writes
system.cpu1.ipc                              0.242812                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242812                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200235      3.05%      3.05% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86961142     63.07%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37160556     26.95%     93.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9550327      6.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137872405                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3108425                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022546                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 711491     22.89%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     22.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1869057     60.13%     83.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               527875     16.98%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136780581                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         773036150                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133805962                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        169587493                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138506620                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137872405                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7353478                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       23725819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           245500                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1052789                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12332780                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493937441                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.279129                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.775602                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          411536824     83.32%     83.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50917465     10.31%     93.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18961331      3.84%     97.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5877650      1.19%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4026373      0.82%     99.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1162641      0.24%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             873049      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             414527      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             167581      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493937441                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.278897                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15558391                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1590696                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            37004114                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12683405                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       494349615                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2113697373                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              343064201                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81668684                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14368217                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29593124                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4172182                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                44183                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            191919486                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151305166                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101974565                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 69086752                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30875295                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2172648                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             49989470                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20305881                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       191919474                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         31246                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               619                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28581893                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           616                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   631355775                       # The number of ROB reads
system.cpu1.rob.rob_writes                  296223711                       # The number of ROB writes
system.cpu1.timesIdled                           8352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         10082049                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2343807                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            13408608                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              44819                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2180468                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     13080100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      26127346                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2356252                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        39962                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69832910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6164549                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139666273                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6204511                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9585626                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3826991                       # Transaction distribution
system.membus.trans_dist::CleanEvict          9220113                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              345                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3493779                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3493773                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9585626                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           228                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     39206742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               39206742                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1082008960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1082008960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              538                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          13080239                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13080239    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13080239                       # Request fanout histogram
system.membus.respLayer1.occupancy        68017658318                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         43940747542                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1060130300                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1084788948.442830                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       174000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2567498000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1298726371500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5300651500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212936291                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212936291                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212936291                       # number of overall hits
system.cpu0.icache.overall_hits::total      212936291                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36646610                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36646610                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36646610                       # number of overall misses
system.cpu0.icache.overall_misses::total     36646610                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 481031023996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 481031023996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 481031023996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 481031023996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249582901                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249582901                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249582901                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249582901                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.146831                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.146831                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.146831                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.146831                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13126.207963                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13126.207963                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13126.207963                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13126.207963                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3308                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    49.373134                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34590411                       # number of writebacks
system.cpu0.icache.writebacks::total         34590411                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2056166                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2056166                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2056166                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2056166                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34590444                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34590444                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34590444                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34590444                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 427535358498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 427535358498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 427535358498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 427535358498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138593                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138593                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138593                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138593                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12359.926877                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12359.926877                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12359.926877                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12359.926877                       # average overall mshr miss latency
system.cpu0.icache.replacements              34590411                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212936291                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212936291                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36646610                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36646610                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 481031023996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 481031023996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249582901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249582901                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.146831                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.146831                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13126.207963                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13126.207963                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2056166                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2056166                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34590444                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34590444                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 427535358498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 427535358498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138593                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138593                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12359.926877                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12359.926877                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999962                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          247526483                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34590411                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.155928                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999962                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        533756245                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       533756245                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    498136880                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       498136880                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    498136880                       # number of overall hits
system.cpu0.dcache.overall_hits::total      498136880                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     58284135                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      58284135                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     58284135                       # number of overall misses
system.cpu0.dcache.overall_misses::total     58284135                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2034979161593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2034979161593                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2034979161593                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2034979161593                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556421015                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556421015                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556421015                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556421015                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.104748                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.104748                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.104748                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.104748                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 34914.804202                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 34914.804202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 34914.804202                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 34914.804202                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     23315415                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       590810                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           345482                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5686                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.486627                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   103.906085                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32572550                       # number of writebacks
system.cpu0.dcache.writebacks::total         32572550                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     26622415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26622415                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     26622415                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26622415                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31661720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31661720                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31661720                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31661720                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 660899401866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 660899401866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 660899401866                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 660899401866                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056902                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056902                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056902                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056902                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20873.768130                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20873.768130                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 20873.768130                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20873.768130                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32572550                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    363354225                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      363354225                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     41886757                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     41886757                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1149357555000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1149357555000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405240982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405240982                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.103363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.103363                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27439.640529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27439.640529                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16234795                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16234795                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25651962                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25651962                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 455424874000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 455424874000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063301                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063301                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17753.997686                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17753.997686                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    134782655                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     134782655                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     16397378                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     16397378                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 885621606593                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 885621606593                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180033                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180033                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.108463                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.108463                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 54009.952481                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 54009.952481                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     10387620                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     10387620                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6009758                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6009758                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 205474527866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 205474527866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.039752                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.039752                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34190.150064                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34190.150064                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2186                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2186                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1758                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1758                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11139500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11139500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.445740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.445740                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6336.461889                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6336.461889                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1744                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1744                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003550                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003550                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 71142.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71142.857143                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3727                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       722500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       722500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3872                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037448                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037448                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4982.758621                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4982.758621                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       577500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       577500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037448                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037448                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3982.758621                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3982.758621                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188573                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188573                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911716                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911716                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92540547000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92540547000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434091                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434091                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101501.505951                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101501.505951                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911716                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911716                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91628831000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91628831000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434091                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434091                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100501.505951                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100501.505951                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999388                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          531904229                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32573197                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.329506                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999388                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149631469                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149631469                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34475429                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29085666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                7092                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              347714                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63915901                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34475429                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29085666                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               7092                       # number of overall hits
system.l2.overall_hits::.cpu1.data             347714                       # number of overall hits
system.l2.overall_hits::total                63915901                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            115011                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3486247                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3079                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2309658                       # number of demand (read+write) misses
system.l2.demand_misses::total                5913995                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           115011                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3486247                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3079                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2309658                       # number of overall misses
system.l2.overall_misses::total               5913995                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   9599354500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 381948815421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    280023500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 256834884511                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     648663077932                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   9599354500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 381948815421                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    280023500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 256834884511                       # number of overall miss cycles
system.l2.overall_miss_latency::total    648663077932                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34590440                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32571913                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           10171                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2657372                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69829896                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34590440                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32571913                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          10171                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2657372                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69829896                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003325                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.107032                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.302723                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.869151                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.084691                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003325                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.107032                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.302723                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.869151                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.084691                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83464.664250                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109558.736206                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90946.248782                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111200.396124                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109682.723427                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83464.664250                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109558.736206                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90946.248782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111200.396124                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109682.723427                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             266610                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9148                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.144075                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   7122769                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3826991                       # number of writebacks
system.l2.writebacks::total                   3826991                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         153084                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              164442                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        153084                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             164442                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       115008                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3333163                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2298307                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5749553                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       115008                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3333163                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2298307                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      7403160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13152713                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   8448963500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 337560856011                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    249028000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 232996032056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 579254879567                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   8448963500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 337560856011                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    249028000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 232996032056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 731042763501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1310297643068                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.102332                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.302330                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.864880                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.082337                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.102332                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.302330                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.864880                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188354                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73464.137277                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101273.431876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80984.715447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101377.245101                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100747.811102                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73464.137277                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101273.431876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80984.715447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101377.245101                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98747.394829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99621.853154                       # average overall mshr miss latency
system.l2.replacements                       19123742                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8988760                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8988760                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8988760                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8988760                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60584723                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60584723                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60584723                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60584723                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      7403160                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        7403160                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 731042763501                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 731042763501                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98747.394829                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98747.394829                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 50                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       150000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.878788                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.847458                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5172.413793                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         3000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            50                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       578500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       419000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       997500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.878788                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.847458                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19948.275862                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19952.380952                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19950                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               21                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           21                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       331500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       431500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20718.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20547.619048                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4822854                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           120923                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4943777                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2117689                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1470999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3588688                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 231287037796                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 164138466255                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  395425504051                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6940543                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1591922                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8532465                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.305119                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.924040                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.420592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109216.715861                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111582.989693                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110186.648728                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        86811                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9582                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            96393                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2030878                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1461417                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3492295                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 203779043958                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 148773307285                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 352552351243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.292611                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.918020                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.409295                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100340.367052                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101800.723055                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100951.480686                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34475429                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          7092                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34482521                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       115011                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3079                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           118090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   9599354500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    280023500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   9879378000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34590440                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        10171                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34600611                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.302723                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003413                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83464.664250                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90946.248782                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83659.734101                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            3                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             7                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       115008                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3075                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       118083                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   8448963500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    249028000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8697991500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003325                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.302330                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003413                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73464.137277                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80984.715447                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73659.980692                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24262812                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       226791                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24489603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1368558                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       838659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2207217                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 150661777625                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92696418256                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 243358195881                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25631370                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1065450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26696820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.053394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.787141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082677                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110087.974076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110529.331058                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110255.673040                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        66273                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1769                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        68042                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1302285                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       836890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2139175                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 133781812053                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84222724771                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 218004536824                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.050808                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.785480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.080128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102728.521063                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100637.747818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101910.566842                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           41                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                55                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          240                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           59                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             299                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2867469                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       719492                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3586961                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          281                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           354                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.854093                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.808219                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.844633                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11947.787500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 12194.779661                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 11996.525084                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           54                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           71                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          186                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           42                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          228                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3815977                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       931489                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4747466                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.661922                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.575342                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.644068                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20516.005376                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22178.309524                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20822.219298                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999931                       # Cycle average of tags in use
system.l2.tags.total_refs                   146519863                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  19123868                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.661623                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.664076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.528825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.349118                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008856                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.781383                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.667673                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.619751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.023888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.130455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.012209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.213557                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.093750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1134354444                       # Number of tag accesses
system.l2.tags.data_accesses               1134354444                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       7360448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     213414592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        196800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     147102912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    469006784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          837081536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      7360448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       196800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7557248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    244927424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       244927424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         115007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3334603                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2298483                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      7328231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13079399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3826991                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3826991                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5644398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        163658105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           150917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        112806644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    359660326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             641920391                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5644398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       150917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5795315                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187823887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187823887                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187823887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5644398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       163658105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          150917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       112806644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    359660326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            829744277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3731024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    115005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3224995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3075.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2282395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   7327848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006057212250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            22888499                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3511504                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    13079399                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3826991                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13079399                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3826991                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 126081                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 95967                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            667143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            672142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            772181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2726930                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            691408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            727941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            660876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            655993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            692829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            664153                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           672891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           661358                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           693062                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           658176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           659179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           677056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            247848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233882                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 596816397137                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                64766590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            839691109637                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46074.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64824.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9069335                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1737019                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13079399                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3826991                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3051969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1950724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  972893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  875897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  732442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  607091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  544462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  512588                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  472231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  440258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 477818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 885125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 450516                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 304090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 261032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 209932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 151167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  49808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2794                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 185543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 223673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 222916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 222173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 222663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 224467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 227998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 231099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 228855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 230702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 227995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 223033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 222255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 223667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  18932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  12005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  10875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  11157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  14156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  13409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  12838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  12337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  11957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  12215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  12948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  10072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   4735                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5877958                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    181.660986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.287638                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   276.906076                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4103159     69.81%     69.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       939135     15.98%     85.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        90615      1.54%     87.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        62826      1.07%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        62862      1.07%     89.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69187      1.18%     90.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59498      1.01%     91.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        58738      1.00%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       431938      7.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5877958                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.482966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.990698                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    519.622658                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229326    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-106495            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.269070                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.251184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.802035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202330     88.23%     88.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2930      1.28%     89.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            17140      7.47%     96.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4609      2.01%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1463      0.64%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              514      0.22%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              228      0.10%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               76      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               28      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              829012352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8069184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238784128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               837081536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            244927424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       635.73                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    641.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.97                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1304026928000                       # Total gap between requests
system.mem_ctrls.avgGap                      77132.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      7360320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    206399680                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       196800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    146073280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    468982272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238784128                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5644300.210180536844                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 158278683.155786097050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 150917.117919265700                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 112017065.155558511615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 359641528.686326920986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183112867.899517446756                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       115007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3334603                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3075                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2298483                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      7328231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3826991                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3697380674                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 200065931015                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    120293818                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137823850045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 497983654085                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31452356047554                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32149.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59996.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39119.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59962.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     67954.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8218560.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.77                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20337326100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10809529995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         38403946560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9822213000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102938677920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     292881665880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     254109184800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       729302544255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.269502                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 656104258798                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43544280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 604378484202                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21631351140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11497320615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         54082743960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9653617440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102938677920.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     451503055110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     120533278080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       771840044265                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        591.889609                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 306546201158                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43544280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 953936541842                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11738840605.555555                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   59759905707.583344                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     95.56%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 499634039500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   247531368500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1056495654500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23852842                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23852842                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23852842                       # number of overall hits
system.cpu1.icache.overall_hits::total       23852842                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11082                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11082                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11082                       # number of overall misses
system.cpu1.icache.overall_misses::total        11082                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    424635499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    424635499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    424635499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    424635499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23863924                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23863924                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23863924                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23863924                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000464                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000464                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000464                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000464                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 38317.586988                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 38317.586988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 38317.586988                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 38317.586988                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          147                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          147                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        10139                       # number of writebacks
system.cpu1.icache.writebacks::total            10139                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          911                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          911                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        10171                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10171                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        10171                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10171                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    374916500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    374916500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    374916500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    374916500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000426                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000426                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000426                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000426                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 36861.321404                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 36861.321404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 36861.321404                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 36861.321404                       # average overall mshr miss latency
system.cpu1.icache.replacements                 10139                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23852842                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23852842                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11082                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11082                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    424635499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    424635499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23863924                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23863924                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000464                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000464                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 38317.586988                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 38317.586988                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          911                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          911                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        10171                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10171                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    374916500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    374916500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000426                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 36861.321404                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 36861.321404                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.802206                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23675587                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10139                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2335.100799                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        356708500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.802206                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.993819                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993819                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47738019                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47738019                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31854091                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31854091                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31854091                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31854091                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9894369                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9894369                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9894369                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9894369                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 984802985844                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 984802985844                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 984802985844                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 984802985844                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41748460                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41748460                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41748460                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41748460                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.237000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.237000                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.237000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.237000                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99531.661478                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99531.661478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99531.661478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99531.661478                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13646642                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       367565                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           192190                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4654                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.005994                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.978298                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2657151                       # number of writebacks
system.cpu1.dcache.writebacks::total          2657151                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8009313                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8009313                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8009313                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8009313                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1885056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1885056                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1885056                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1885056                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 189390564663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 189390564663                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 189390564663                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 189390564663                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045153                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045153                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045153                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045153                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 100469.463328                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 100469.463328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 100469.463328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 100469.463328                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2657151                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27043842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27043842                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5688606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5688606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 457325068500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 457325068500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32732448                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32732448                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.173791                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.173791                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80393.169873                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80393.169873                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4622918                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4622918                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1065688                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1065688                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  97452623500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  97452623500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032558                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91445.735994                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91445.735994                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4810249                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4810249                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4205763                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4205763                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 527477917344                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 527477917344                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9016012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9016012                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.466477                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.466477                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 125417.889059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125417.889059                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3386395                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3386395                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       819368                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       819368                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  91937941163                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  91937941163                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090879                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090879                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112205.921104                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112205.921104                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7659000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7659000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          483                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.354037                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.354037                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44789.473684                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44789.473684                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3615500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3615500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101449                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101449                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73785.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73785.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       932500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       932500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.262222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.262222                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7902.542373                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7902.542373                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          116                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       816500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       816500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.257778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.257778                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7038.793103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7038.793103                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326846                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773156                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77365543000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77365543000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368169                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368169                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100064.596278                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100064.596278                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773156                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76592387000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76592387000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368169                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368169                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99064.596278                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99064.596278                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.508471                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35836886                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2658104                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.482123                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        356720000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.508471                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.922140                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.922140                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90356923                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90356923                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1304027023000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61298244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12815751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60841491                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15296751                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13746689                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             351                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            612                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8533378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8533378                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34600615                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26697630                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          354                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          354                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103771294                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97718378                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        30481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7973016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209493169                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4427574400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4169245632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1299840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    340129472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8938249344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32872690                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245037952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102705338                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.083756                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.278423                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               94143113     91.66%     91.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8522261      8.30%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  39962      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102705338                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139665004756                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48862980518                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51929528097                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3988242511                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15264983                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3347466038500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68722                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703896                       # Number of bytes of host memory used
host_op_rate                                    68828                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39699.98                       # Real time elapsed on the host
host_tick_rate                               51472039                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728246771                       # Number of instructions simulated
sim_ops                                    2732452935                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.043439                       # Number of seconds simulated
sim_ticks                                2043439015500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.657222                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              338200063                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           339363327                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         29041245                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        460688591                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             23213                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         117324                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           94111                       # Number of indirect misses.
system.cpu0.branchPred.lookups              480030884                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         1890                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1279                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         29038441                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198879169                       # Number of branches committed
system.cpu0.commit.bw_lim_events             44891395                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4544                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      731956763                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842732789                       # Number of instructions committed
system.cpu0.commit.committedOps             842733789                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3866820964                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.217940                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.103608                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3632017597     93.93%     93.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     74348863      1.92%     95.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     63401818      1.64%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14444032      0.37%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4733310      0.12%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4725133      0.12%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1252583      0.03%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27006233      0.70%     98.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     44891395      1.16%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3866820964                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15382                       # Number of function calls committed.
system.cpu0.commit.int_insts                829098071                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230585609                       # Number of loads committed
system.cpu0.commit.membars                       1528                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1579      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602835129     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1063      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230586832     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9308505      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842733789                       # Class of committed instruction
system.cpu0.commit.refs                     239895431                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842732789                       # Number of Instructions Simulated
system.cpu0.committedOps                    842733789                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.727857                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.727857                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2917644618                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2923                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           277645070                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1726010886                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               259906456                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                716261078                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              29039796                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 6029                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             59183540                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  480030884                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                369628430                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3572692308                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9356109                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2062094687                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               58085200                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.120480                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         380300512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         338223276                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.517552                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3982035488                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.517850                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.885503                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2641694801     66.34%     66.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               838143947     21.05%     87.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               367123023      9.22%     96.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                76141880      1.91%     98.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                46083980      1.16%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  146278      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12699025      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     512      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2042      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3982035488                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     211                       # number of floating regfile writes
system.cpu0.idleCycles                        2285021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31757258                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273023121                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.386149                       # Inst execution rate
system.cpu0.iew.exec_refs                   658714145                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10560102                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              999705678                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            425418931                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3266                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22085850                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19178376                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1566519390                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            648154043                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28123930                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1538539995                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               6246951                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1174132341                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              29039796                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1185099163                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34887088                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          157719                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3097                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1009                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           49                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    194833322                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9868554                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1009                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12584363                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19172895                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                969959598                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1177783183                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738683                       # average fanout of values written-back
system.cpu0.iew.wb_producers                716493020                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.295605                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1184553852                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1926036452                       # number of integer regfile reads
system.cpu0.int_regfile_writes              900980704                       # number of integer regfile writes
system.cpu0.ipc                              0.211512                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.211512                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2026      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            890446830     56.84%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               11234      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  389      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           664540032     42.42%     99.26% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11663094      0.74%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             57      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1566663924                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                638                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          317                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               325                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   66159897                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.042230                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                5049329      7.63%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              61108190     92.36%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2378      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1632821476                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7195350218                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1177782866                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2290305604                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1566514469                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1566663924                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4921                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      723785604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13827622                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           377                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    532783976                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3982035488                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.393433                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.025344                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3217295472     80.80%     80.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          391465364      9.83%     90.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          178669154      4.49%     95.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           58527133      1.47%     96.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           75477405      1.90%     98.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           37265289      0.94%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           13407172      0.34%     99.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            5828236      0.15%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            4100263      0.10%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3982035488                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.393207                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38631972                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8780745                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           425418931                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19178376                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    770                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3984320509                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   102557523                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2315073005                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634553825                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              73770175                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               298868090                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             559317250                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7175893                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2230847810                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1653923821                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1252801547                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                720259576                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9216674                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              29039796                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            618659848                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               618247730                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2230847498                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        135173                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2017                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                295659763                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1997                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5396614765                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3264787573                       # The number of ROB writes
system.cpu0.timesIdled                          24122                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  447                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.918377                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              158660471                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           158790081                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16040054                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        211172473                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28635                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          71731                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           43096                       # Number of indirect misses.
system.cpu1.branchPred.lookups              230716238                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          512                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           830                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16039206                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108382791                       # Number of branches committed
system.cpu1.commit.bw_lim_events             31632512                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4692                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      333782407                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448931255                       # Number of instructions committed
system.cpu1.commit.committedOps             448932659                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1474864258                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.304389                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.311002                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1350401788     91.56%     91.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     43474942      2.95%     94.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     28116637      1.91%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9251741      0.63%     97.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2358970      0.16%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3909174      0.27%     97.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       602084      0.04%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5116410      0.35%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     31632512      2.14%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1474864258                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7496                       # Number of function calls committed.
system.cpu1.commit.int_insts                435298635                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109599242                       # Number of loads committed
system.cpu1.commit.membars                       2044                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2044      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331591481     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600072     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7738630      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448932659                       # Class of committed instruction
system.cpu1.commit.refs                     117338702                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448931255                       # Number of Instructions Simulated
system.cpu1.committedOps                    448932659                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.407225                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.407225                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            952900486                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  920                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133554979                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             861627726                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               147435706                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                389775562                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16042479                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1631                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22985293                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  230716238                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                179495091                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1328632012                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6120882                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     999103388                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32086654                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.150833                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         184464187                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         158689106                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.653175                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1529139526                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.653380                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.994441                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               912531955     59.68%     59.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               363284967     23.76%     83.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               165437029     10.82%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66615695      4.36%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11182268      0.73%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  153140      0.01%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9933508      0.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     163      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     801      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1529139526                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         470252                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17764166                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               147105745                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.442904                       # Inst execution rate
system.cpu1.iew.exec_refs                   198143173                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8781243                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              452679002                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            195918963                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3095                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15489455                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13711800                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          779367302                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            189361930                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16592998                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            677470854                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2689220                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            243049494                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16042479                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            248002294                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4367305                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88123                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5173                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2915                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     86319721                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      5972340                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2915                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7926297                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9837869                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                470252401                       # num instructions consuming a value
system.cpu1.iew.wb_count                    623845555                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.777804                       # average fanout of values written-back
system.cpu1.iew.wb_producers                365764097                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.407846                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     628322573                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               882645892                       # number of integer regfile reads
system.cpu1.int_regfile_writes              472446128                       # number of integer regfile writes
system.cpu1.ipc                              0.293494                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.293494                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2415      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            485919620     70.01%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                4925      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           199177612     28.70%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8958992      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             694063852                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8856320                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012760                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2512649     28.37%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     28.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6343262     71.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  409      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             702917757                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2928727387                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    623845555                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1109804851                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 779361909                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                694063852                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5393                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      330434643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2603837                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           701                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    207085625                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1529139526                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.453892                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.019507                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1155651832     75.58%     75.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          196560766     12.85%     88.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          110126006      7.20%     95.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           26575413      1.74%     97.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           21274823      1.39%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            8614923      0.56%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5466684      0.36%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            2401808      0.16%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            2467271      0.16%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1529139526                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.453752                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20440050                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6868701                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           195918963                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13711800                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    371                       # number of misc regfile reads
system.cpu1.numCycles                      1529609778                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2557149770                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              754723158                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332814533                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              29012795                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               164404483                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             168854060                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2821830                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1109851417                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             827649420                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          623436653                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                388970718                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9234229                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16042479                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            204882092                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               290622120                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1109851417                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        116596                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3093                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 91434809                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3088                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2225945746                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1619770615                       # The number of ROB writes
system.cpu1.timesIdled                           4851                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         71211293                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10209666                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            84778808                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              14452                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              10748739                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    122182276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     244253205                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1234999                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       107172                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68078276                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     63313739                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136142133                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       63420911                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          121747146                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5026605                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict        117044861                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2131                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            867                       # Transaction distribution
system.membus.trans_dist::ReadExReq            431593                       # Transaction distribution
system.membus.trans_dist::ReadExResp           431592                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     121747146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    366431943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              366431943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   8141142080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              8141142080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2081                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         122181737                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               122181737    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           122181737                       # Request fanout histogram
system.membus.respLayer1.occupancy       640384177093                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             31.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        288390940331                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 68                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    1508199367.647059                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1614246133.457655                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           34    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       501500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3249837500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             34                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1992160237000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  51278778500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    369604560                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       369604560                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    369604560                       # number of overall hits
system.cpu0.icache.overall_hits::total      369604560                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23870                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23870                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23870                       # number of overall misses
system.cpu0.icache.overall_misses::total        23870                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1834614498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1834614498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1834614498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1834614498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    369628430                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    369628430                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    369628430                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    369628430                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76858.588102                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76858.588102                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76858.588102                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76858.588102                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3063                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    57.792453                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21437                       # number of writebacks
system.cpu0.icache.writebacks::total            21437                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2433                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2433                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2433                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2433                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21437                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21437                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21437                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21437                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1657424998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1657424998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1657424998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1657424998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000058                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000058                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 77316.088912                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 77316.088912                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 77316.088912                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 77316.088912                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21437                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    369604560                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      369604560                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23870                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23870                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1834614498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1834614498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    369628430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    369628430                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76858.588102                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76858.588102                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2433                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2433                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21437                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21437                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1657424998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1657424998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 77316.088912                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 77316.088912                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          369626248                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21469                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17216.742652                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        739278297                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       739278297                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    222740193                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       222740193                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    222740193                       # number of overall hits
system.cpu0.dcache.overall_hits::total      222740193                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    108323990                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     108323990                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    108323990                       # number of overall misses
system.cpu0.dcache.overall_misses::total    108323990                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 9763683223358                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 9763683223358                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 9763683223358                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 9763683223358                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    331064183                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    331064183                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    331064183                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    331064183                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.327199                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.327199                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.327199                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.327199                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 90134.080395                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 90134.080395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 90134.080395                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 90134.080395                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2026710925                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2277165                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35802948                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          27895                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.607376                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.633447                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53524065                       # number of writebacks
system.cpu0.dcache.writebacks::total         53524065                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     54797188                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     54797188                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     54797188                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     54797188                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53526802                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53526802                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53526802                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53526802                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5664383414611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5664383414611                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5664383414611                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5664383414611                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.161681                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.161681                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.161681                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.161681                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 105823.310995                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 105823.310995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 105823.310995                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 105823.310995                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53524065                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    216734586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      216734586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    105022293                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    105022293                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 9506310573000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 9506310573000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    321756879                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    321756879                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.326403                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.326403                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90517.073104                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90517.073104                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     51731655                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     51731655                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53290638                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53290638                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5641466137500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5641466137500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.165624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.165624                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105862.236768                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105862.236768                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      6005607                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6005607                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3301697                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3301697                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 257372650358                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 257372650358                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9307304                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9307304                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.354743                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.354743                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 77951.626196                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77951.626196                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3065533                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3065533                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236164                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236164                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22917277111                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22917277111                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025374                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025374                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 97039.672054                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 97039.672054                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1259                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1259                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          234                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          234                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8419000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8419000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.156731                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156731                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 35978.632479                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 35978.632479                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          205                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          205                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       367500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       367500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019424                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019424                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12672.413793                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12672.413793                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          828                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          828                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          409                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          409                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1922500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1922500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1237                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1237                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.330639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.330639                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4700.488998                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4700.488998                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          409                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          409                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1513500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1513500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.330639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.330639                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3700.488998                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3700.488998                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      1005500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      1005500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1279                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1279                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.172791                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.172791                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4549.773756                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4549.773756                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          216                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          216                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       784500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       784500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.168882                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.168882                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3631.944444                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3631.944444                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999531                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          276274116                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53525420                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.161550                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999531                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        715661772                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       715661772                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                1592                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3566431                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 586                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1139801                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4708410                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               1592                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3566431                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                586                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1139801                       # number of overall hits
system.l2.overall_hits::total                 4708410                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             19845                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49940905                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4453                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13309173                       # number of demand (read+write) misses
system.l2.demand_misses::total               63274376                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            19845                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49940905                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4453                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13309173                       # number of overall misses
system.l2.overall_misses::total              63274376                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1604826493                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5520268614183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    386687997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1452625828894                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6974885957567                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1604826493                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5520268614183                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    386687997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1452625828894                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6974885957567                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53507336                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5039                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14448974                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             67982786                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53507336                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5039                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14448974                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            67982786                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.925736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.933347                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.883707                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.921115                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.930741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.925736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.933347                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.883707                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.921115                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.930741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80868.052053                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110536.014800                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86837.636874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109144.710110                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110232.394193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80868.052053                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110536.014800                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86837.636874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109144.710110                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110232.394193                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           10900428                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    398373                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.362366                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  59022399                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5026604                       # number of writebacks
system.l2.writebacks::total                   5026604                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         308727                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         273898                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              582717                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        308727                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        273898                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             582717                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        19785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     49632178                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13035275                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          62691659                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        19785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     49632178                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13035275                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     59810519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        122502178                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1404738994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5003566928810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    340346498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1303127783610                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6308439797912                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1404738994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5003566928810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    340346498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1303127783610                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 6334361783265                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 12642801581177                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.922937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.927577                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.877357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.902159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922170                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.922937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.927577                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.877357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.902159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.801959                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71000.201870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100812.963090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76984.052929                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99969.335792                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100626.461295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71000.201870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100812.963090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76984.052929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99969.335792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 105907.152942                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103204.708582                       # average overall mshr miss latency
system.l2.replacements                      185163107                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5234302                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5234302                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5234303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5234303                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61572746                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61572746                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61572748                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61572748                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     59810519                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       59810519                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 6334361783265                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 6334361783265                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 105907.152942                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 105907.152942                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             241                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  250                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           624                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           201                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                825                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      4759000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1008500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5767500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          865                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1075                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.721387                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.957143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.767442                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7626.602564                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5017.412935                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6990.909091                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            9                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          615                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          195                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           810                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12503000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4020000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16523000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.710983                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.753488                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20330.081301                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20615.384615                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20398.765432                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           89                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               98                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        58500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        58500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           89                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             98                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         6500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   596.938776                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           89                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           97                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       207500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1745000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1952500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.989796                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 25937.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19606.741573                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20128.865979                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            15707                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2764                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 18471                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         219083                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         213178                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              432261                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  22219937000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  21763753000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   43983690000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       234790                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       215942                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            450732                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.933102                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.987200                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.959020                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101422.460894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102091.927872                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101752.621680                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          337                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          337                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              674                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       218746                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       212841                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         431587                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20018861000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19621106500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  39639967500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.931667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.985640                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.957525                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91516.466587                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92186.686306                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91846.991452                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          1592                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           586                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        19845                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4453                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            24298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1604826493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    386687997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1991514490                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5039                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26476                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.925736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.883707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917737                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80868.052053                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86837.636874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81962.074656                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        19785                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        24206                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1404738994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    340346498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1745085492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.922937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.877357                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.914262                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71000.201870                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76984.052929                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72093.096422                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      3550724                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1137037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4687761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     49721822                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13095995                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        62817817                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5498048677183                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1430862075894                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6928910753077                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53272546                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14233032                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67505578                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.933348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.920113                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.930557                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110576.170704                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 109259.516050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110301.680064                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       308390                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       273561                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       581951                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     49413432                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     12822434                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     62235866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4983548067810                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1283506677110                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6267054744920                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.927559                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.900893                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.921937                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100854.117314                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100098.520851                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100698.442035                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   193743599                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 185163171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.046340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      43.123879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.015864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        3.757896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.044335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.067900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.990126                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.673811                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.058717                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.249846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1263492851                       # Number of tag accesses
system.l2.tags.data_accesses               1263492851                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1266240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3176518528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        282944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     834305856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3807065664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         7819439232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1266240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       282944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1549184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321702720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321702720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          19785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       49633102                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13036029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     59485401                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           122178738                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5026605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5026605                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           619661                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1554496368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           138465                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        408285175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1863067914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3826607583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       619661                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       138465                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           758126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      157432014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            157432014                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      157432014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          619661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1554496368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          138465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       408285175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1863067914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3984039597                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5018586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     19785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  49574571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13011564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  59473350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.050777699750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       308785                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       308785                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           172079108                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4725985                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   122178738                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5026607                       # Number of write requests accepted
system.mem_ctrls.readBursts                 122178738                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5026607                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95047                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  8021                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           7557866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7414706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           7212333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           7362025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8245987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8365808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           7639122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           7450894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           7436350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7461040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          7713772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          7663037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          7626390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          7625255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          7571639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7737467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            321019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322710                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 5851796125016                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               610418455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            8140865331266                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     47932.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                66682.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 72343404                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2300268                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             122178738                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5026607                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                13359827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                15615002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13797850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                10865775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 7389815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6238369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5312466                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 4874222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4739126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4752637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                5208691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               10448759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                5757830                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3985227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3503137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2932852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2110736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1067375                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 108925                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  15070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 161699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 237761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 279235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 318898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 323561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 337435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 329632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 336286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 330772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 335243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 330564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 329332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 324880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 320404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 317906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 317686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     52458599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    155.065998                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.119279                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.747044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     38438039     73.27%     73.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      8312677     15.85%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       795357      1.52%     90.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       355430      0.68%     91.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       354589      0.68%     91.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       447008      0.85%     92.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       585774      1.12%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       723819      1.38%     95.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2445906      4.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     52458599                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       308785                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     395.367664                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     78.932914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  17867.436860                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       308603     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071          129      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           21      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.70394e+06-1.76947e+06           32      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        308785                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       308785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.252658                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.236278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.765489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           272855     88.36%     88.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7756      2.51%     90.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18156      5.88%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7164      2.32%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2101      0.68%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              532      0.17%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              176      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        308785                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             7813356224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6083008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321188928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              7819439232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321702848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3823.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       157.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3826.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    157.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        31.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    29.87                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2043438987500                       # Total gap between requests
system.mem_ctrls.avgGap                      16064.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1266240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3172772544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       282944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    832740096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3806294400                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321188928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 619661.262408738607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1552663191.773143291473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 138464.616684813402                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 407518937.283401370049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1862690479.690510511398                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 157180579.192087948322                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        19785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     49633102                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13036029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     59485401                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5026607                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    585252825                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2938962430527                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    156557809                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 762229030887                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4438932059218                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50535920271905                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29580.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59213.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35412.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58470.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74622.21                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10053684.38                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         186535391700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          99145919565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        434361543000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13292061840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     161307350880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     923220886620                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7231414080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1825094567685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        893.148537                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10910198294                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  68234920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1964293897206                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         188018983740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          99934463640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        437316010740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12904910100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     161307350880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     923919517380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6643093440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1830044329920                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        895.570808                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9387930684                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  68234920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1965816164816                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                580                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4393932204.467354                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8807550977.299019                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          291    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        72500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  31076515500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            291                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   764804744000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1278634271500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    179489546                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       179489546                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    179489546                       # number of overall hits
system.cpu1.icache.overall_hits::total      179489546                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5545                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5545                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5545                       # number of overall misses
system.cpu1.icache.overall_misses::total         5545                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    440488500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    440488500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    440488500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    440488500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    179495091                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    179495091                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    179495091                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    179495091                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79438.863841                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79438.863841                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79438.863841                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79438.863841                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5039                       # number of writebacks
system.cpu1.icache.writebacks::total             5039                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          506                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          506                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          506                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          506                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5039                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5039                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5039                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5039                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    401952000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    401952000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    401952000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    401952000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 79768.207978                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 79768.207978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 79768.207978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 79768.207978                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5039                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    179489546                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      179489546                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5545                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5545                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    440488500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    440488500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    179495091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    179495091                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79438.863841                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79438.863841                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          506                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5039                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5039                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    401952000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    401952000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 79768.207978                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 79768.207978                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          179682011                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5071                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         35433.250049                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        358995221                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       358995221                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    111814613                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       111814613                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    111814613                       # number of overall hits
system.cpu1.dcache.overall_hits::total      111814613                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     50683763                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      50683763                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     50683763                       # number of overall misses
system.cpu1.dcache.overall_misses::total     50683763                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 4183603454923                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 4183603454923                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 4183603454923                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 4183603454923                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    162498376                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    162498376                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    162498376                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    162498376                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.311903                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.311903                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.311903                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.311903                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82543.268441                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82543.268441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82543.268441                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82543.268441                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    303193800                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      4359798                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4584161                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          51345                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    66.139431                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.911832                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14466630                       # number of writebacks
system.cpu1.dcache.writebacks::total         14466630                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     36214427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     36214427                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     36214427                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     36214427                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14469336                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14469336                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14469336                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14469336                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1491601959928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1491601959928                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1491601959928                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1491601959928                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089043                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089043                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089043                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089043                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103087.105029                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103087.105029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103087.105029                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103087.105029                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14466630                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    107351621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      107351621                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     47409572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     47409572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3927241805500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3927241805500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    154761193                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154761193                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.306340                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.306340                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 82836.474573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 82836.474573                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     33156569                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     33156569                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14253003                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14253003                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1469450848000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1469450848000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092097                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092097                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103097.631285                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103097.631285                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4462992                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4462992                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3274191                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3274191                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 256361649423                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256361649423                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7737183                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7737183                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.423176                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.423176                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 78297.707563                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78297.707563                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3057858                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3057858                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216333                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216333                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22151111928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22151111928                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027960                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027960                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102393.587331                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102393.587331                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1267                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1267                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          298                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          298                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23014500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23014500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.190415                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.190415                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 77229.865772                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 77229.865772                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          141                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          157                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          157                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12007000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12007000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100319                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100319                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 76477.707006                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76477.707006                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          978                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          978                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          458                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          458                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      4336500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      4336500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.318942                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.318942                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9468.340611                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9468.340611                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          458                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          458                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3878500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3878500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.318942                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.318942                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8468.340611                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8468.340611                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          551                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            551                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1538500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1538500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          830                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          830                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.336145                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.336145                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5514.336918                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5514.336918                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      1259500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      1259500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.336145                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.336145                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4514.336918                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4514.336918                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.818688                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          126290925                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14469088                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.728327                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.818688                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994334                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        339473473                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       339473473                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2043439015500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67569852                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10260907                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62782868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       180136503                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        111481457                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2386                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           867                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451071                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451071                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26476                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67543376                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160559737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43386144                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             204025309                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2743936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6850009664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       644992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1850598848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8703997440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       296684784                       # Total snoops (count)
system.tol2bus.snoopTraffic                 324143616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        364711952                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.177581                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.382927                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              300053341     82.27%     82.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1               64551439     17.70%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 107172      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          364711952                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136137437403                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80295171872                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32189931                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21708353635                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7575965                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
