
FroboLightHouse_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001072  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000228  00800100  00800100  000010e6  2**0
                  ALLOC
  2 .debug_aranges 00000080  00000000  00000000  000010e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_pubnames 00000706  00000000  00000000  00001166  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_info   00000cec  00000000  00000000  0000186c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_abbrev 0000043f  00000000  00000000  00002558  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_line   00000fe4  00000000  00000000  00002997  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_frame  000002b0  00000000  00000000  0000397c  2**2
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    00000521  00000000  00000000  00003c2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00000413  00000000  00000000  0000414d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000018  00000000  00000000  00004560  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4a 00 	jmp	0x94	; 0x94 <__ctors_end>
       4:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       8:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
       c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      10:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      14:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      18:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      1c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      20:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      24:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      28:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      2c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      30:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      34:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      38:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      3c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      40:	0c 94 d4 01 	jmp	0x3a8	; 0x3a8 <__vector_16>
      44:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      48:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      4c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      50:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      54:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      58:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      5c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      60:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      64:	0c 94 e5 01 	jmp	0x3ca	; 0x3ca <__vector_25>
      68:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      6c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      70:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      74:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      78:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      7c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      80:	0c 94 8d 00 	jmp	0x11a	; 0x11a <__vector_32>
      84:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      88:	0c 94 c3 00 	jmp	0x186	; 0x186 <__vector_34>
      8c:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>
      90:	0c 94 69 00 	jmp	0xd2	; 0xd2 <__bad_interrupt>

00000094 <__ctors_end>:
      94:	11 24       	eor	r1, r1
      96:	1f be       	out	0x3f, r1	; 63
      98:	cf ef       	ldi	r28, 0xFF	; 255
      9a:	d0 e1       	ldi	r29, 0x10	; 16
      9c:	de bf       	out	0x3e, r29	; 62
      9e:	cd bf       	out	0x3d, r28	; 61

000000a0 <__do_copy_data>:
      a0:	11 e0       	ldi	r17, 0x01	; 1
      a2:	a0 e0       	ldi	r26, 0x00	; 0
      a4:	b1 e0       	ldi	r27, 0x01	; 1
      a6:	e2 e7       	ldi	r30, 0x72	; 114
      a8:	f0 e1       	ldi	r31, 0x10	; 16
      aa:	00 e0       	ldi	r16, 0x00	; 0
      ac:	0b bf       	out	0x3b, r16	; 59
      ae:	02 c0       	rjmp	.+4      	; 0xb4 <__do_copy_data+0x14>
      b0:	07 90       	elpm	r0, Z+
      b2:	0d 92       	st	X+, r0
      b4:	a0 30       	cpi	r26, 0x00	; 0
      b6:	b1 07       	cpc	r27, r17
      b8:	d9 f7       	brne	.-10     	; 0xb0 <__do_copy_data+0x10>

000000ba <__do_clear_bss>:
      ba:	13 e0       	ldi	r17, 0x03	; 3
      bc:	a0 e0       	ldi	r26, 0x00	; 0
      be:	b1 e0       	ldi	r27, 0x01	; 1
      c0:	01 c0       	rjmp	.+2      	; 0xc4 <.do_clear_bss_start>

000000c2 <.do_clear_bss_loop>:
      c2:	1d 92       	st	X+, r1

000000c4 <.do_clear_bss_start>:
      c4:	a8 32       	cpi	r26, 0x28	; 40
      c6:	b1 07       	cpc	r27, r17
      c8:	e1 f7       	brne	.-8      	; 0xc2 <.do_clear_bss_loop>
      ca:	0e 94 5c 04 	call	0x8b8	; 0x8b8 <main>
      ce:	0c 94 37 08 	jmp	0x106e	; 0x106e <_exit>

000000d2 <__bad_interrupt>:
      d2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000d6 <serial_init>:

/***************************************************************************/
void serial_init(void)
{
	/* enable tx and rx */
	UCSRB_REG = (1<<TXEN_BIT)|(1<<RXEN_BIT);
      d6:	e9 ec       	ldi	r30, 0xC9	; 201
      d8:	f0 e0       	ldi	r31, 0x00	; 0
      da:	88 e1       	ldi	r24, 0x18	; 24
      dc:	80 83       	st	Z, r24

	/* set baud rate */
	UBRRH_REG = (unsigned char) ((UBRR)>>8);
      de:	10 92 cd 00 	sts	0x00CD, r1
	UBRRL_REG = (unsigned char) (UBRR); /* remember the ()! */
      e2:	80 e1       	ldi	r24, 0x10	; 16
      e4:	80 93 cc 00 	sts	0x00CC, r24

	/* asynchronous 8N1 */
	UCSRC_REG = (1<<UCSZ0_BIT)|(1<<UCSZ1_BIT);
      e8:	86 e0       	ldi	r24, 0x06	; 6
      ea:	80 93 ca 00 	sts	0x00CA, r24
#ifdef DOUBLE_SPEED_MODE
	UCSRA_REG |= U2X_BIT;
#endif

	/* init rx  */
	UCSRB_REG |= (1 << RXCIE_BIT);
      ee:	80 81       	ld	r24, Z
      f0:	80 68       	ori	r24, 0x80	; 128
      f2:	80 83       	st	Z, r24
	ib_head = 0;
      f4:	10 92 55 01 	sts	0x0155, r1
      f8:	10 92 54 01 	sts	0x0154, r1
	ib_tail = 0;
      fc:	10 92 02 01 	sts	0x0102, r1
     100:	10 92 01 01 	sts	0x0101, r1

	/* init tx */
	ob_head = 0;
     104:	10 92 a9 01 	sts	0x01A9, r1
     108:	10 92 a8 01 	sts	0x01A8, r1
	ob_tail = 0;
     10c:	10 92 57 01 	sts	0x0157, r1
     110:	10 92 56 01 	sts	0x0156, r1
	tx_busy = FALSE;
     114:	10 92 53 01 	sts	0x0153, r1
}
     118:	08 95       	ret

0000011a <__vector_32>:
	ISR (USART0_RX_vect)
#endif
#ifdef USART_1
	ISR (USART1_RX_vect)
#endif
{
     11a:	1f 92       	push	r1
     11c:	0f 92       	push	r0
     11e:	0f b6       	in	r0, 0x3f	; 63
     120:	0f 92       	push	r0
     122:	0b b6       	in	r0, 0x3b	; 59
     124:	0f 92       	push	r0
     126:	11 24       	eor	r1, r1
     128:	8f 93       	push	r24
     12a:	9f 93       	push	r25
     12c:	ef 93       	push	r30
     12e:	ff 93       	push	r31
	ib_head++;
     130:	80 91 54 01 	lds	r24, 0x0154
     134:	90 91 55 01 	lds	r25, 0x0155
     138:	01 96       	adiw	r24, 0x01	; 1
     13a:	90 93 55 01 	sts	0x0155, r25
     13e:	80 93 54 01 	sts	0x0154, r24
	if (ib_head == IB_MAX)
     142:	80 35       	cpi	r24, 0x50	; 80
     144:	91 05       	cpc	r25, r1
     146:	21 f4       	brne	.+8      	; 0x150 <__vector_32+0x36>
		ib_head = 0;
     148:	10 92 55 01 	sts	0x0155, r1
     14c:	10 92 54 01 	sts	0x0154, r1
	if (ib_head != ib_tail) /* do not add if buffer overrun */
     150:	e0 91 54 01 	lds	r30, 0x0154
     154:	f0 91 55 01 	lds	r31, 0x0155
     158:	80 91 01 01 	lds	r24, 0x0101
     15c:	90 91 02 01 	lds	r25, 0x0102
     160:	e8 17       	cp	r30, r24
     162:	f9 07       	cpc	r31, r25
     164:	29 f0       	breq	.+10     	; 0x170 <__vector_32+0x56>
		ib[ib_head] = UDR_REG;
     166:	80 91 ce 00 	lds	r24, 0x00CE
     16a:	ed 5f       	subi	r30, 0xFD	; 253
     16c:	fe 4f       	sbci	r31, 0xFE	; 254
     16e:	80 83       	st	Z, r24
}
     170:	ff 91       	pop	r31
     172:	ef 91       	pop	r30
     174:	9f 91       	pop	r25
     176:	8f 91       	pop	r24
     178:	0f 90       	pop	r0
     17a:	0b be       	out	0x3b, r0	; 59
     17c:	0f 90       	pop	r0
     17e:	0f be       	out	0x3f, r0	; 63
     180:	0f 90       	pop	r0
     182:	1f 90       	pop	r1
     184:	18 95       	reti

00000186 <__vector_34>:
	ISR (USART0_TX_vect)
#endif
#ifdef USART_1
	ISR (USART1_TX_vect)
#endif
{
     186:	1f 92       	push	r1
     188:	0f 92       	push	r0
     18a:	0f b6       	in	r0, 0x3f	; 63
     18c:	0f 92       	push	r0
     18e:	0b b6       	in	r0, 0x3b	; 59
     190:	0f 92       	push	r0
     192:	11 24       	eor	r1, r1
     194:	2f 93       	push	r18
     196:	3f 93       	push	r19
     198:	8f 93       	push	r24
     19a:	9f 93       	push	r25
     19c:	ef 93       	push	r30
     19e:	ff 93       	push	r31
	if (ob_head != ob_tail) /* if buffer is not empty */
     1a0:	20 91 56 01 	lds	r18, 0x0156
     1a4:	30 91 57 01 	lds	r19, 0x0157
     1a8:	80 91 a8 01 	lds	r24, 0x01A8
     1ac:	90 91 a9 01 	lds	r25, 0x01A9
     1b0:	82 17       	cp	r24, r18
     1b2:	93 07       	cpc	r25, r19
     1b4:	b9 f0       	breq	.+46     	; 0x1e4 <__vector_34+0x5e>
	{
		ob_tail++; /* increment the buffer tail */ 
     1b6:	c9 01       	movw	r24, r18
     1b8:	01 96       	adiw	r24, 0x01	; 1
     1ba:	90 93 57 01 	sts	0x0157, r25
     1be:	80 93 56 01 	sts	0x0156, r24
		if (ob_tail == OB_MAX)
     1c2:	80 35       	cpi	r24, 0x50	; 80
     1c4:	91 05       	cpc	r25, r1
     1c6:	21 f4       	brne	.+8      	; 0x1d0 <__vector_34+0x4a>
			ob_tail = 0;
     1c8:	10 92 57 01 	sts	0x0157, r1
     1cc:	10 92 56 01 	sts	0x0156, r1
		UDR_REG = ob[ob_tail]; /* send the char */
     1d0:	e0 91 56 01 	lds	r30, 0x0156
     1d4:	f0 91 57 01 	lds	r31, 0x0157
     1d8:	e8 5a       	subi	r30, 0xA8	; 168
     1da:	fe 4f       	sbci	r31, 0xFE	; 254
     1dc:	80 81       	ld	r24, Z
     1de:	80 93 ce 00 	sts	0x00CE, r24
     1e2:	07 c0       	rjmp	.+14     	; 0x1f2 <__vector_34+0x6c>
	}
	else
	{
		UCSRB_REG &= ~(1<<TXCIE_BIT); /* disable tx interrupt */
     1e4:	80 91 c9 00 	lds	r24, 0x00C9
     1e8:	8f 7b       	andi	r24, 0xBF	; 191
     1ea:	80 93 c9 00 	sts	0x00C9, r24
		tx_busy = FALSE;
     1ee:	10 92 53 01 	sts	0x0153, r1
	}
}
     1f2:	ff 91       	pop	r31
     1f4:	ef 91       	pop	r30
     1f6:	9f 91       	pop	r25
     1f8:	8f 91       	pop	r24
     1fa:	3f 91       	pop	r19
     1fc:	2f 91       	pop	r18
     1fe:	0f 90       	pop	r0
     200:	0b be       	out	0x3b, r0	; 59
     202:	0f 90       	pop	r0
     204:	0f be       	out	0x3f, r0	; 63
     206:	0f 90       	pop	r0
     208:	1f 90       	pop	r1
     20a:	18 95       	reti

0000020c <serial_tx_init>:
/***************************************************************************/
void serial_tx_init ()
{
	if (ob_head != ob_tail) /* if buffer is not empty */
     20c:	20 91 56 01 	lds	r18, 0x0156
     210:	30 91 57 01 	lds	r19, 0x0157
     214:	80 91 a8 01 	lds	r24, 0x01A8
     218:	90 91 a9 01 	lds	r25, 0x01A9
     21c:	82 17       	cp	r24, r18
     21e:	93 07       	cpc	r25, r19
     220:	f1 f0       	breq	.+60     	; 0x25e <serial_tx_init+0x52>
	{
		tx_busy = TRUE;
     222:	81 e0       	ldi	r24, 0x01	; 1
     224:	80 93 53 01 	sts	0x0153, r24
		UCSRB_REG |= (1 << TXCIE_BIT); /* enable tx interrupt */
     228:	80 91 c9 00 	lds	r24, 0x00C9
     22c:	80 64       	ori	r24, 0x40	; 64
     22e:	80 93 c9 00 	sts	0x00C9, r24

		ob_tail++; /* increment the buffer tail */ 
     232:	c9 01       	movw	r24, r18
     234:	01 96       	adiw	r24, 0x01	; 1
     236:	90 93 57 01 	sts	0x0157, r25
     23a:	80 93 56 01 	sts	0x0156, r24
		if (ob_tail == OB_MAX)
     23e:	80 35       	cpi	r24, 0x50	; 80
     240:	91 05       	cpc	r25, r1
     242:	21 f4       	brne	.+8      	; 0x24c <serial_tx_init+0x40>
			ob_tail = 0;
     244:	10 92 57 01 	sts	0x0157, r1
     248:	10 92 56 01 	sts	0x0156, r1
		UDR_REG = ob[ob_tail]; /* send the char */
     24c:	e0 91 56 01 	lds	r30, 0x0156
     250:	f0 91 57 01 	lds	r31, 0x0157
     254:	e8 5a       	subi	r30, 0xA8	; 168
     256:	fe 4f       	sbci	r31, 0xFE	; 254
     258:	80 81       	ld	r24, Z
     25a:	80 93 ce 00 	sts	0x00CE, r24
     25e:	08 95       	ret

00000260 <serial_tx>:
	}
}
/***************************************************************************/
void serial_tx (unsigned char c)
{
     260:	28 2f       	mov	r18, r24
	ob_head++;
     262:	80 91 a8 01 	lds	r24, 0x01A8
     266:	90 91 a9 01 	lds	r25, 0x01A9
     26a:	01 96       	adiw	r24, 0x01	; 1
     26c:	90 93 a9 01 	sts	0x01A9, r25
     270:	80 93 a8 01 	sts	0x01A8, r24
	if (ob_head == OB_MAX)
     274:	80 35       	cpi	r24, 0x50	; 80
     276:	91 05       	cpc	r25, r1
     278:	21 f4       	brne	.+8      	; 0x282 <serial_tx+0x22>
		ob_head = 0;
     27a:	10 92 a9 01 	sts	0x01A9, r1
     27e:	10 92 a8 01 	sts	0x01A8, r1
	if (ob_head != ob_tail) /* do not add if buffer overrun */
     282:	e0 91 a8 01 	lds	r30, 0x01A8
     286:	f0 91 a9 01 	lds	r31, 0x01A9
     28a:	80 91 56 01 	lds	r24, 0x0156
     28e:	90 91 57 01 	lds	r25, 0x0157
     292:	e8 17       	cp	r30, r24
     294:	f9 07       	cpc	r31, r25
     296:	19 f0       	breq	.+6      	; 0x29e <serial_tx+0x3e>
		ob[ob_head] = c;
     298:	e8 5a       	subi	r30, 0xA8	; 168
     29a:	fe 4f       	sbci	r31, 0xFE	; 254
     29c:	20 83       	st	Z, r18

	if (tx_busy == FALSE)
     29e:	80 91 53 01 	lds	r24, 0x0153
     2a2:	88 23       	and	r24, r24
     2a4:	11 f4       	brne	.+4      	; 0x2aa <serial_tx+0x4a>
		serial_tx_init();
     2a6:	0e 94 06 01 	call	0x20c	; 0x20c <serial_tx_init>
     2aa:	08 95       	ret

000002ac <serial_tx_direct>:
}
/***************************************************************************/
void serial_tx_direct (unsigned char c)
{
     2ac:	98 2f       	mov	r25, r24
	/* wait for an empty transmit buffer */
	while ( !(UCSRA_REG & (1<<UDRE_BIT))) /* check Data Register Empty bit */
     2ae:	80 91 c8 00 	lds	r24, 0x00C8
     2b2:	85 ff       	sbrs	r24, 5
     2b4:	fc cf       	rjmp	.-8      	; 0x2ae <serial_tx_direct+0x2>
		;
	UDR_REG = c; /* fill Data Register */
     2b6:	90 93 ce 00 	sts	0x00CE, r25
}
     2ba:	08 95       	ret

000002bc <serial_tx_string>:
/***************************************************************************/
void serial_tx_string (char *s)
{
     2bc:	dc 01       	movw	r26, r24
     2be:	29 c0       	rjmp	.+82     	; 0x312 <serial_tx_string+0x56>
	char err = 0;

	while (err == 0 && *s != 0)
	{
		ob_head++;
     2c0:	80 91 a8 01 	lds	r24, 0x01A8
     2c4:	90 91 a9 01 	lds	r25, 0x01A9
     2c8:	01 96       	adiw	r24, 0x01	; 1
     2ca:	90 93 a9 01 	sts	0x01A9, r25
     2ce:	80 93 a8 01 	sts	0x01A8, r24
		if (ob_head == OB_MAX)
     2d2:	80 35       	cpi	r24, 0x50	; 80
     2d4:	91 05       	cpc	r25, r1
     2d6:	21 f4       	brne	.+8      	; 0x2e0 <serial_tx_string+0x24>
			ob_head = 0;
     2d8:	10 92 a9 01 	sts	0x01A9, r1
     2dc:	10 92 a8 01 	sts	0x01A8, r1
		if (ob_head != ob_tail) /* do not add if buffer overrun */
     2e0:	e0 91 a8 01 	lds	r30, 0x01A8
     2e4:	f0 91 a9 01 	lds	r31, 0x01A9
     2e8:	80 91 56 01 	lds	r24, 0x0156
     2ec:	90 91 57 01 	lds	r25, 0x0157
     2f0:	e8 17       	cp	r30, r24
     2f2:	f9 07       	cpc	r31, r25
     2f4:	29 f0       	breq	.+10     	; 0x300 <serial_tx_string+0x44>
			ob[ob_head] = *s;
     2f6:	e8 5a       	subi	r30, 0xA8	; 168
     2f8:	fe 4f       	sbci	r31, 0xFE	; 254
     2fa:	8d 91       	ld	r24, X+
     2fc:	80 83       	st	Z, r24
     2fe:	09 c0       	rjmp	.+18     	; 0x312 <serial_tx_string+0x56>
		else
		{
			err = 1;
			ob_head = 0;
     300:	10 92 a9 01 	sts	0x01A9, r1
     304:	10 92 a8 01 	sts	0x01A8, r1
			ob_tail = 0;
     308:	10 92 57 01 	sts	0x0157, r1
     30c:	10 92 56 01 	sts	0x0156, r1
     310:	03 c0       	rjmp	.+6      	; 0x318 <serial_tx_string+0x5c>
/***************************************************************************/
void serial_tx_string (char *s)
{
	char err = 0;

	while (err == 0 && *s != 0)
     312:	8c 91       	ld	r24, X
     314:	88 23       	and	r24, r24
     316:	a1 f6       	brne	.-88     	; 0x2c0 <serial_tx_string+0x4>
			ob_tail = 0;
		}
		s++; /* go to next char in s */
	}

	if (tx_busy == FALSE)
     318:	80 91 53 01 	lds	r24, 0x0153
     31c:	88 23       	and	r24, r24
     31e:	11 f4       	brne	.+4      	; 0x324 <serial_tx_string+0x68>
		serial_tx_init();
     320:	0e 94 06 01 	call	0x20c	; 0x20c <serial_tx_init>
     324:	08 95       	ret

00000326 <serial_tx_idle>:
}
/***************************************************************************/
unsigned char serial_tx_idle (void)
{
	/* test if no transmission is in progress */
	return (UCSRA_REG & (1<<TXC_BIT)); /* check Transmit Complete bit */
     326:	80 91 c8 00 	lds	r24, 0x00C8
}
     32a:	80 74       	andi	r24, 0x40	; 64
     32c:	08 95       	ret

0000032e <serial_rx_avail>:
/***************************************************************************/
unsigned char serial_rx_avail (void)
{
     32e:	40 e0       	ldi	r20, 0x00	; 0
     330:	20 91 54 01 	lds	r18, 0x0154
     334:	30 91 55 01 	lds	r19, 0x0155
     338:	80 91 01 01 	lds	r24, 0x0101
     33c:	90 91 02 01 	lds	r25, 0x0102
     340:	28 17       	cp	r18, r24
     342:	39 07       	cpc	r19, r25
     344:	09 f0       	breq	.+2      	; 0x348 <serial_rx_avail+0x1a>
     346:	41 e0       	ldi	r20, 0x01	; 1
	/* return true if there is a character in the input buffer */
	return (ib_head != ib_tail); 
}
     348:	84 2f       	mov	r24, r20
     34a:	08 95       	ret

0000034c <serial_rx>:
/***************************************************************************/
unsigned char serial_rx (void)
{
	/* return next char in buffer */
	ib_tail++;
     34c:	80 91 01 01 	lds	r24, 0x0101
     350:	90 91 02 01 	lds	r25, 0x0102
     354:	01 96       	adiw	r24, 0x01	; 1
     356:	90 93 02 01 	sts	0x0102, r25
     35a:	80 93 01 01 	sts	0x0101, r24
	if (ib_tail == IB_MAX)
     35e:	80 35       	cpi	r24, 0x50	; 80
     360:	91 05       	cpc	r25, r1
     362:	21 f4       	brne	.+8      	; 0x36c <serial_rx+0x20>
		ib_tail = 0;
     364:	10 92 02 01 	sts	0x0102, r1
     368:	10 92 01 01 	sts	0x0101, r1
     36c:	e0 91 01 01 	lds	r30, 0x0101
     370:	f0 91 02 01 	lds	r31, 0x0102
     374:	ed 5f       	subi	r30, 0xFD	; 253
     376:	fe 4f       	sbci	r31, 0xFE	; 254
	return (ib[ib_tail]);
}
     378:	80 81       	ld	r24, Z
     37a:	08 95       	ret

0000037c <serial_rx_flush>:
/***************************************************************************/
void serial_rx_flush (void)
{
     37c:	02 c0       	rjmp	.+4      	; 0x382 <serial_rx_flush+0x6>
	unsigned char c;
	while (UCSRA_REG & (1<<RXC_BIT))
		c = UDR_REG;
     37e:	80 91 ce 00 	lds	r24, 0x00CE
}
/***************************************************************************/
void serial_rx_flush (void)
{
	unsigned char c;
	while (UCSRA_REG & (1<<RXC_BIT))
     382:	80 91 c8 00 	lds	r24, 0x00C8
     386:	87 fd       	sbrc	r24, 7
     388:	fa cf       	rjmp	.-12     	; 0x37e <serial_rx_flush+0x2>
		c = UDR_REG;
}
     38a:	08 95       	ret

0000038c <sched_init>:

/***************************************************************************/
void sched_init(void)
{
	/* timer 0 interrupt init (each 1ms) */
	t1ms = 0;
     38c:	10 92 ba 01 	sts	0x01BA, r1
	t1ms_cnt = 0;
     390:	10 92 ac 01 	sts	0x01AC, r1
     394:	10 92 ab 01 	sts	0x01AB, r1
    TIMSK0 = BV(OCIE0A); 
     398:	82 e0       	ldi	r24, 0x02	; 2
     39a:	80 93 6e 00 	sts	0x006E, r24
    TCCR0A = BV(CS00) | BV(CS01) | BV(WGM01); /* clk/64, TOS is defined as OCR0A */  
     39e:	8b e0       	ldi	r24, 0x0B	; 11
     3a0:	84 bd       	out	0x24, r24	; 36
    OCR0A = INT0_CNT_TOP;
     3a2:	89 ef       	ldi	r24, 0xF9	; 249
     3a4:	87 bd       	out	0x27, r24	; 39
	/* PB_OUT (FLIPBIT_DDR, FLIPBIT); */ /* set 1ms flipbit as output */
}
     3a6:	08 95       	ret

000003a8 <__vector_16>:
/***************************************************************************/
/*ISR(SIG_OUTPUT_COMPARE0A) */
ISR (TIMER0_COMP_vect)
{
     3a8:	1f 92       	push	r1
     3aa:	0f 92       	push	r0
     3ac:	0f b6       	in	r0, 0x3f	; 63
     3ae:	0f 92       	push	r0
     3b0:	11 24       	eor	r1, r1
     3b2:	8f 93       	push	r24
	t1ms++;
     3b4:	80 91 ba 01 	lds	r24, 0x01BA
     3b8:	8f 5f       	subi	r24, 0xFF	; 255
     3ba:	80 93 ba 01 	sts	0x01BA, r24
	/* PB_FLIP (FLIPBIT_PORT, FLIPBIT); */ /* time to flip the flip bit */
}
     3be:	8f 91       	pop	r24
     3c0:	0f 90       	pop	r0
     3c2:	0f be       	out	0x3f, r0	; 63
     3c4:	0f 90       	pop	r0
     3c6:	1f 90       	pop	r1
     3c8:	18 95       	reti

000003ca <__vector_25>:
/***************************************************************************/
/* ADC interrupt handler */
ISR (ADC_vect)
{
     3ca:	1f 92       	push	r1
     3cc:	0f 92       	push	r0
     3ce:	0f b6       	in	r0, 0x3f	; 63
     3d0:	0f 92       	push	r0
     3d2:	0b b6       	in	r0, 0x3b	; 59
     3d4:	0f 92       	push	r0
     3d6:	11 24       	eor	r1, r1
     3d8:	2f 93       	push	r18
     3da:	3f 93       	push	r19
     3dc:	4f 93       	push	r20
     3de:	8f 93       	push	r24
     3e0:	9f 93       	push	r25
     3e2:	ef 93       	push	r30
     3e4:	ff 93       	push	r31
	adc_data[adc_ch] = ((ADCL) | ((ADCH)<<8)); /* read value */
     3e6:	e0 91 ca 01 	lds	r30, 0x01CA
     3ea:	f0 e0       	ldi	r31, 0x00	; 0
     3ec:	20 91 78 00 	lds	r18, 0x0078
     3f0:	40 91 79 00 	lds	r20, 0x0079
     3f4:	94 2f       	mov	r25, r20
     3f6:	80 e0       	ldi	r24, 0x00	; 0
     3f8:	30 e0       	ldi	r19, 0x00	; 0
     3fa:	82 2b       	or	r24, r18
     3fc:	93 2b       	or	r25, r19
     3fe:	ee 0f       	add	r30, r30
     400:	ff 1f       	adc	r31, r31
     402:	ed 52       	subi	r30, 0x2D	; 45
     404:	fe 4f       	sbci	r31, 0xFE	; 254
     406:	91 83       	std	Z+1, r25	; 0x01
     408:	80 83       	st	Z, r24
	if (++adc_ch >= ADC_NUM) /* go to next adc channel */
     40a:	80 91 ca 01 	lds	r24, 0x01CA
     40e:	8f 5f       	subi	r24, 0xFF	; 255
     410:	80 93 ca 01 	sts	0x01CA, r24
     414:	80 91 ca 01 	lds	r24, 0x01CA
     418:	88 23       	and	r24, r24
     41a:	11 f0       	breq	.+4      	; 0x420 <__vector_25+0x56>
		adc_ch = 0;
     41c:	10 92 ca 01 	sts	0x01CA, r1
	ADMUX = (1<<REFS0) | adc_ports[adc_ch];
     420:	e0 91 ca 01 	lds	r30, 0x01CA
     424:	f0 e0       	ldi	r31, 0x00	; 0
     426:	e4 53       	subi	r30, 0x34	; 52
     428:	fe 4f       	sbci	r31, 0xFE	; 254
     42a:	80 81       	ld	r24, Z
     42c:	80 64       	ori	r24, 0x40	; 64
     42e:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA |= (1<<ADSC);  /* request a new adc conversion */
     432:	80 91 7a 00 	lds	r24, 0x007A
     436:	80 64       	ori	r24, 0x40	; 64
     438:	80 93 7a 00 	sts	0x007A, r24
}
     43c:	ff 91       	pop	r31
     43e:	ef 91       	pop	r30
     440:	9f 91       	pop	r25
     442:	8f 91       	pop	r24
     444:	4f 91       	pop	r20
     446:	3f 91       	pop	r19
     448:	2f 91       	pop	r18
     44a:	0f 90       	pop	r0
     44c:	0b be       	out	0x3b, r0	; 59
     44e:	0f 90       	pop	r0
     450:	0f be       	out	0x3f, r0	; 63
     452:	0f 90       	pop	r0
     454:	1f 90       	pop	r1
     456:	18 95       	reti

00000458 <FroboLightHouse_Init>:
/***************************************************************************/
/* Setup of port used for the Actuator */
void FroboLightHouse_Init (void)
{
INT_RED_INIT;	 /* set LED bit as output */
     458:	09 9a       	sbi	0x01, 1	; 1
INT_YELLOW_INIT; /* set LED bit as output */
     45a:	0a 9a       	sbi	0x01, 2	; 1
INT_GREEN_INIT;	 /* set LED bit as output */
     45c:	0b 9a       	sbi	0x01, 3	; 1
}
     45e:	08 95       	ret

00000460 <adc_init>:

/***************************************************************************/
void adc_init (void)
{
	adc_ch = 0;
     460:	10 92 ca 01 	sts	0x01CA, r1
	adc_ports[0] = ADC_PORT_VOLT; /* map voltage measurement to ADC0 */
     464:	10 92 cc 01 	sts	0x01CC, r1
	adc_ports[1] = ADC_PORT_IN1; /* map analog in 1 to ADC1 */
     468:	81 e0       	ldi	r24, 0x01	; 1
     46a:	80 93 cd 01 	sts	0x01CD, r24
	adc_ports[2] = ADC_PORT_IN2; /* map analog in 2 to ADC2 */
     46e:	82 e0       	ldi	r24, 0x02	; 2
     470:	80 93 ce 01 	sts	0x01CE, r24

	ADCSRA = BV(ADEN); /* enable ADC conversion */
     474:	aa e7       	ldi	r26, 0x7A	; 122
     476:	b0 e0       	ldi	r27, 0x00	; 0
     478:	80 e8       	ldi	r24, 0x80	; 128
     47a:	8c 93       	st	X, r24
	ADCSRA |= (BV(ADPS2) | BV(ADPS1) | BV(ADPS0)); /* div by 128 presc. */
     47c:	8c 91       	ld	r24, X
     47e:	87 60       	ori	r24, 0x07	; 7
     480:	8c 93       	st	X, r24
	ADCSRA |= BV(ADIE); /* interrupt enable */
     482:	8c 91       	ld	r24, X
     484:	88 60       	ori	r24, 0x08	; 8
     486:	8c 93       	st	X, r24
	ADMUX = BV(REFS0)| adc_ports[adc_ch]; /* Voltage reference is AREF) */
     488:	80 91 ca 01 	lds	r24, 0x01CA
     48c:	ec ec       	ldi	r30, 0xCC	; 204
     48e:	f1 e0       	ldi	r31, 0x01	; 1
     490:	e8 0f       	add	r30, r24
     492:	f1 1d       	adc	r31, r1
     494:	80 81       	ld	r24, Z
     496:	80 64       	ori	r24, 0x40	; 64
     498:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA |= BV(ADSC); /* request ADC conversion */
     49c:	8c 91       	ld	r24, X
     49e:	80 64       	ori	r24, 0x40	; 64
     4a0:	8c 93       	st	X, r24
}
     4a2:	08 95       	ret

000004a4 <voltage_update>:
/***************************************************************************/
void voltage_update(void)
{
		if (battery_low_warning == false && voltage < voltage_min)
     4a4:	80 91 d2 01 	lds	r24, 0x01D2
     4a8:	88 23       	and	r24, r24
     4aa:	79 f4       	brne	.+30     	; 0x4ca <voltage_update+0x26>
     4ac:	20 91 c4 01 	lds	r18, 0x01C4
     4b0:	30 91 c5 01 	lds	r19, 0x01C5
     4b4:	80 91 c8 01 	lds	r24, 0x01C8
     4b8:	90 91 c9 01 	lds	r25, 0x01C9
     4bc:	28 17       	cp	r18, r24
     4be:	39 07       	cpc	r19, r25
     4c0:	98 f4       	brcc	.+38     	; 0x4e8 <voltage_update+0x44>
			battery_low_warning = true;
     4c2:	81 e0       	ldi	r24, 0x01	; 1
     4c4:	80 93 d2 01 	sts	0x01D2, r24
     4c8:	08 95       	ret
		else if (battery_low_warning == true && voltage >= voltage_min)
     4ca:	81 30       	cpi	r24, 0x01	; 1
     4cc:	69 f4       	brne	.+26     	; 0x4e8 <voltage_update+0x44>
     4ce:	20 91 c4 01 	lds	r18, 0x01C4
     4d2:	30 91 c5 01 	lds	r19, 0x01C5
     4d6:	80 91 c8 01 	lds	r24, 0x01C8
     4da:	90 91 c9 01 	lds	r25, 0x01C9
     4de:	28 17       	cp	r18, r24
     4e0:	39 07       	cpc	r19, r25
     4e2:	10 f0       	brcs	.+4      	; 0x4e8 <voltage_update+0x44>
			battery_low_warning = false;
     4e4:	10 92 d2 01 	sts	0x01D2, r1
     4e8:	08 95       	ret

000004ea <led_update>:
}
/***************************************************************************/
void led_update(void)
{
	/* led_state = state; */
	switch (led_state) {
     4ea:	80 91 b0 01 	lds	r24, 0x01B0
     4ee:	88 23       	and	r24, r24
     4f0:	31 f0       	breq	.+12     	; 0x4fe <led_update+0x14>
     4f2:	81 30       	cpi	r24, 0x01	; 1
     4f4:	d1 f4       	brne	.+52     	; 0x52a <led_update+0x40>
		case LED_STATE_ON:
			led_state = LED_STATE_OFF;
     4f6:	10 92 b0 01 	sts	0x01B0, r1
			INT_LED_OFF;
     4fa:	76 9a       	sbi	0x0e, 6	; 14
     4fc:	08 95       	ret
			break;

		case LED_STATE_OFF:
			led_count++;
     4fe:	20 91 b7 01 	lds	r18, 0x01B7
     502:	2f 5f       	subi	r18, 0xFF	; 255
     504:	20 93 b7 01 	sts	0x01B7, r18
			if (led_count <= led_signal) {
     508:	80 91 b6 01 	lds	r24, 0x01B6
     50c:	82 17       	cp	r24, r18
     50e:	28 f0       	brcs	.+10     	; 0x51a <led_update+0x30>
				INT_LED_ON;
     510:	76 98       	cbi	0x0e, 6	; 14
				led_state = LED_STATE_ON;
     512:	81 e0       	ldi	r24, 0x01	; 1
     514:	80 93 b0 01 	sts	0x01B0, r24
     518:	08 95       	ret
			}
			else if (led_count > led_signal + LED_DELAY) {
     51a:	30 e0       	ldi	r19, 0x00	; 0
     51c:	90 e0       	ldi	r25, 0x00	; 0
     51e:	04 96       	adiw	r24, 0x04	; 4
     520:	82 17       	cp	r24, r18
     522:	93 07       	cpc	r25, r19
     524:	14 f4       	brge	.+4      	; 0x52a <led_update+0x40>
				led_count = 0;
     526:	10 92 b7 01 	sts	0x01B7, r1
     52a:	08 95       	ret

0000052c <led_init>:
}

/***************************************************************************/
void led_init(void)
{
	INT_LED_INIT;
     52c:	6e 9a       	sbi	0x0d, 6	; 13
	led_count = 0;
     52e:	10 92 b7 01 	sts	0x01B7, r1
	led_signal = 1;
     532:	81 e0       	ldi	r24, 0x01	; 1
     534:	80 93 b6 01 	sts	0x01B6, r24

	led_state = LED_STATE_OFF;
     538:	10 92 b0 01 	sts	0x01B0, r1
}
     53c:	08 95       	ret

0000053e <button_update>:
/***************************************************************************/
void button_update(void)
{
	but1 = PB_IS_HIGH (PINA, PINA6); /* button enabled if logic zero */
     53e:	80 b1       	in	r24, 0x00	; 0
	but1 = PB_IS_HIGH (PINA, PINA7); /* button enabled if logic zero */
     540:	80 b1       	in	r24, 0x00	; 0
     542:	80 78       	andi	r24, 0x80	; 128
     544:	80 93 ae 01 	sts	0x01AE, r24
}
     548:	08 95       	ret

0000054a <button_init>:
/***************************************************************************/
void button_init(void)
{
	PB_PULL_UP (PORTA, PA6); /* enable pull-up resistor */
     54a:	16 9a       	sbi	0x02, 6	; 2
	PB_PULL_UP (PORTA, PA7); /* enable pull-up resistor */
     54c:	17 9a       	sbi	0x02, 7	; 2
	led_state = LED_STATE_OFF;
}
/***************************************************************************/
void button_update(void)
{
	but1 = PB_IS_HIGH (PINA, PINA6); /* button enabled if logic zero */
     54e:	80 b1       	in	r24, 0x00	; 0
	but1 = PB_IS_HIGH (PINA, PINA7); /* button enabled if logic zero */
     550:	80 b1       	in	r24, 0x00	; 0
     552:	80 78       	andi	r24, 0x80	; 128
     554:	80 93 ae 01 	sts	0x01AE, r24
void button_init(void)
{
	PB_PULL_UP (PORTA, PA6); /* enable pull-up resistor */
	PB_PULL_UP (PORTA, PA7); /* enable pull-up resistor */
	button_update();
}
     558:	08 95       	ret

0000055a <state_update>:
	nmea_tx();
}
/***************************************************************************/
void state_update(void)
{
	if (battery_low_warning == true)
     55a:	80 91 d2 01 	lds	r24, 0x01D2
     55e:	81 30       	cpi	r24, 0x01	; 1
     560:	21 f4       	brne	.+8      	; 0x56a <state_update+0x10>
	{
		state = STATE_ERR_LOWBAT;
     562:	85 e0       	ldi	r24, 0x05	; 5
     564:	80 93 bf 01 	sts	0x01BF, r24
     568:	38 c0       	rjmp	.+112    	; 0x5da <state_update+0x80>
	}
	else if (nmea_wd > NMEA_WD_TOUT)
     56a:	80 91 d5 01 	lds	r24, 0x01D5
     56e:	90 91 d6 01 	lds	r25, 0x01D6
     572:	03 97       	sbiw	r24, 0x03	; 3
     574:	30 f0       	brcs	.+12     	; 0x582 <state_update+0x28>
	{
		// Blokker, gemt til vedligehold, sættes foran "state = STATE_ERR_WATCHDOG;" : //test-melder ikke fejl på wathdog -
		
		state = STATE_ERR_WATCHDOG;
     576:	84 e0       	ldi	r24, 0x04	; 4
     578:	80 93 bf 01 	sts	0x01BF, r24
		FroboLightHouse_param_received = false;
     57c:	10 92 de 01 	sts	0x01DE, r1
     580:	07 c0       	rjmp	.+14     	; 0x590 <state_update+0x36>
		red_command = 10;
		yellow_command = 0;
		green_command = 0;
	}
	else if (FroboLightHouse_param_received == false)
     582:	80 91 de 01 	lds	r24, 0x01DE
     586:	88 23       	and	r24, r24
     588:	59 f4       	brne	.+22     	; 0x5a0 <state_update+0x46>
	{
		state = STATE_ERR_NO_CONFIG; 
     58a:	83 e0       	ldi	r24, 0x03	; 3
     58c:	80 93 bf 01 	sts	0x01BF, r24
		red_command = 10;
     590:	8a e0       	ldi	r24, 0x0A	; 10
     592:	80 93 df 01 	sts	0x01DF, r24
		yellow_command = 0;
     596:	10 92 aa 01 	sts	0x01AA, r1
		green_command = 0;
     59a:	10 92 d1 01 	sts	0x01D1, r1
     59e:	1d c0       	rjmp	.+58     	; 0x5da <state_update+0x80>
	}
	else if (nmea_err != 0)
     5a0:	80 91 82 02 	lds	r24, 0x0282
     5a4:	90 91 83 02 	lds	r25, 0x0283
     5a8:	89 2b       	or	r24, r25
     5aa:	41 f0       	breq	.+16     	; 0x5bc <state_update+0x62>
	{
		state = STATE_WARN_NMEA_CS;
     5ac:	82 e0       	ldi	r24, 0x02	; 2
     5ae:	80 93 bf 01 	sts	0x01BF, r24
		nmea_err = 0;
     5b2:	10 92 83 02 	sts	0x0283, r1
     5b6:	10 92 82 02 	sts	0x0282, r1
     5ba:	0f c0       	rjmp	.+30     	; 0x5da <state_update+0x80>
	}		
	else
	{
		state = STATE_OK;
     5bc:	81 e0       	ldi	r24, 0x01	; 1
     5be:	80 93 bf 01 	sts	0x01BF, r24
		red_command = red;
     5c2:	80 91 c6 01 	lds	r24, 0x01C6
     5c6:	80 93 df 01 	sts	0x01DF, r24
		yellow_command = yellow;
     5ca:	80 91 c0 01 	lds	r24, 0x01C0
     5ce:	80 93 aa 01 	sts	0x01AA, r24
		green_command = green;
     5d2:	80 91 c2 01 	lds	r24, 0x01C2
     5d6:	80 93 d1 01 	sts	0x01D1, r24
	}

	led_signal = state; /* Frobomind Controller LED flashes state number */
     5da:	80 91 bf 01 	lds	r24, 0x01BF
     5de:	80 93 b6 01 	sts	0x01B6, r24
}
     5e2:	08 95       	ret

000005e4 <save_reset_source>:
}

/***************************************************************************/
void save_reset_source(void)
{
	char reset_reg = MCUSR; /* save the source of the latest reset */
     5e4:	84 b7       	in	r24, 0x34	; 52
	MCUSR = 0;
     5e6:	14 be       	out	0x34, r1	; 52
	switch (reset_reg) 
     5e8:	84 30       	cpi	r24, 0x04	; 4
     5ea:	89 f0       	breq	.+34     	; 0x60e <save_reset_source+0x2a>
     5ec:	85 30       	cpi	r24, 0x05	; 5
     5ee:	28 f4       	brcc	.+10     	; 0x5fa <save_reset_source+0x16>
     5f0:	81 30       	cpi	r24, 0x01	; 1
     5f2:	41 f0       	breq	.+16     	; 0x604 <save_reset_source+0x20>
     5f4:	82 30       	cpi	r24, 0x02	; 2
     5f6:	a1 f4       	brne	.+40     	; 0x620 <save_reset_source+0x3c>
     5f8:	08 c0       	rjmp	.+16     	; 0x60a <save_reset_source+0x26>
     5fa:	88 30       	cpi	r24, 0x08	; 8
     5fc:	51 f0       	breq	.+20     	; 0x612 <save_reset_source+0x2e>
     5fe:	80 31       	cpi	r24, 0x10	; 16
     600:	79 f4       	brne	.+30     	; 0x620 <save_reset_source+0x3c>
     602:	0b c0       	rjmp	.+22     	; 0x61a <save_reset_source+0x36>
	{
		case 1: /* power on */
			reset_source = 0; break;
     604:	10 92 00 01 	sts	0x0100, r1
     608:	08 95       	ret
		case 2: /* reset activated */
			reset_source = 1; break;
     60a:	81 e0       	ldi	r24, 0x01	; 1
     60c:	03 c0       	rjmp	.+6      	; 0x614 <save_reset_source+0x30>
		case 4: /* brown out */
			reset_source = 2; break;
     60e:	82 e0       	ldi	r24, 0x02	; 2
     610:	01 c0       	rjmp	.+2      	; 0x614 <save_reset_source+0x30>
		case 8: /* watchdog */
			reset_source = 3; break;
     612:	83 e0       	ldi	r24, 0x03	; 3
     614:	80 93 00 01 	sts	0x0100, r24
     618:	08 95       	ret
		case 16: /* jtag */
			reset_source = 4; break;
     61a:	84 e0       	ldi	r24, 0x04	; 4
     61c:	80 93 00 01 	sts	0x0100, r24
     620:	08 95       	ret

00000622 <nmea_tx_status>:
}
/***************************************************************************/
void nmea_tx_status(void)
{
//	long tl, tr;
	tx_len = 7; /* keep the NMEA message prefix */
     622:	87 e0       	ldi	r24, 0x07	; 7
     624:	90 e0       	ldi	r25, 0x00	; 0
     626:	90 93 25 03 	sts	0x0325, r25
     62a:	80 93 24 03 	sts	0x0324, r24

	nmea_tx_append_ushort (state);
     62e:	80 91 bf 01 	lds	r24, 0x01BF
     632:	90 e0       	ldi	r25, 0x00	; 0
     634:	0e 94 0f 05 	call	0xa1e	; 0xa1e <nmea_tx_append_ushort>

	nmea_tx_append_ushort (voltage); /* battery voltage [0;1023] */
     638:	80 91 c4 01 	lds	r24, 0x01C4
     63c:	90 91 c5 01 	lds	r25, 0x01C5
     640:	0e 94 0f 05 	call	0xa1e	; 0xa1e <nmea_tx_append_ushort>

	nmea_tx_append_ushort (red_signal); /*  [0;1023] */
     644:	80 91 dd 01 	lds	r24, 0x01DD
     648:	90 e0       	ldi	r25, 0x00	; 0
     64a:	0e 94 0f 05 	call	0xa1e	; 0xa1e <nmea_tx_append_ushort>

	nmea_tx_append_ushort (yellow_signal); /*  [0;1023] */
     64e:	80 91 dc 01 	lds	r24, 0x01DC
     652:	90 e0       	ldi	r25, 0x00	; 0
     654:	0e 94 0f 05 	call	0xa1e	; 0xa1e <nmea_tx_append_ushort>

	nmea_tx_append_ushort (green_signal); /*  [0;1023] */
     658:	80 91 ad 01 	lds	r24, 0x01AD
     65c:	90 e0       	ldi	r25, 0x00	; 0
     65e:	0e 94 0f 05 	call	0xa1e	; 0xa1e <nmea_tx_append_ushort>

	tx_len--; /* delete the last comma */
     662:	80 91 24 03 	lds	r24, 0x0324
     666:	90 91 25 03 	lds	r25, 0x0325
     66a:	01 97       	sbiw	r24, 0x01	; 1
     66c:	90 93 25 03 	sts	0x0325, r25
     670:	80 93 24 03 	sts	0x0324, r24
	nmea_tx();
     674:	0e 94 b4 04 	call	0x968	; 0x968 <nmea_tx>
}
     678:	08 95       	ret

0000067a <sched_update>:
	led_signal = state; /* Frobomind Controller LED flashes state number */
}
/***************************************************************************/
void sched_update (void)
{
	t1ms_cnt++;
     67a:	80 91 ab 01 	lds	r24, 0x01AB
     67e:	90 91 ac 01 	lds	r25, 0x01AC
     682:	01 96       	adiw	r24, 0x01	; 1
     684:	90 93 ac 01 	sts	0x01AC, r25
     688:	80 93 ab 01 	sts	0x01AB, r24
	if (t1ms_cnt == 10000)
     68c:	80 51       	subi	r24, 0x10	; 16
     68e:	97 42       	sbci	r25, 0x27	; 39
     690:	21 f4       	brne	.+8      	; 0x69a <sched_update+0x20>
		t1ms_cnt = 0;
     692:	10 92 ac 01 	sts	0x01AC, r1
     696:	10 92 ab 01 	sts	0x01AB, r1
	

	/* each 10 ms */
	if (t1ms_cnt % 10 == 0) /* each 10 ms */
     69a:	20 91 ab 01 	lds	r18, 0x01AB
     69e:	30 91 ac 01 	lds	r19, 0x01AC
     6a2:	c9 01       	movw	r24, r18
     6a4:	6a e0       	ldi	r22, 0x0A	; 10
     6a6:	70 e0       	ldi	r23, 0x00	; 0
     6a8:	0e 94 b6 07 	call	0xf6c	; 0xf6c <__udivmodhi4>
     6ac:	89 2b       	or	r24, r25
     6ae:	09 f0       	breq	.+2      	; 0x6b2 <sched_update+0x38>
     6b0:	46 c0       	rjmp	.+140    	; 0x73e <sched_update+0xc4>
	{
		wdt_reset(); /* reset watchdog */
     6b2:	a8 95       	wdr

		if (t1ms_cnt % 50 == 0) /* each 50 ms */
		{
		}

		if (t1ms_cnt % 100 == 0) /* each 100 ms */
     6b4:	c9 01       	movw	r24, r18
     6b6:	64 e6       	ldi	r22, 0x64	; 100
     6b8:	70 e0       	ldi	r23, 0x00	; 0
     6ba:	0e 94 b6 07 	call	0xf6c	; 0xf6c <__udivmodhi4>
     6be:	89 2b       	or	r24, r25
     6c0:	f1 f4       	brne	.+60     	; 0x6fe <sched_update+0x84>
		{
			if (nmea_wd_timeout)
     6c2:	80 91 b8 01 	lds	r24, 0x01B8
     6c6:	90 91 b9 01 	lds	r25, 0x01B9
     6ca:	89 2b       	or	r24, r25
     6cc:	51 f0       	breq	.+20     	; 0x6e2 <sched_update+0x68>
				nmea_wd++; /* increase nmea watchdog timeout */
     6ce:	80 91 d5 01 	lds	r24, 0x01D5
     6d2:	90 91 d6 01 	lds	r25, 0x01D6
     6d6:	01 96       	adiw	r24, 0x01	; 1
     6d8:	90 93 d6 01 	sts	0x01D6, r25
     6dc:	80 93 d5 01 	sts	0x01D5, r24
     6e0:	04 c0       	rjmp	.+8      	; 0x6ea <sched_update+0x70>
			else
				nmea_wd = 0;
     6e2:	10 92 d6 01 	sts	0x01D6, r1
     6e6:	10 92 d5 01 	sts	0x01D5, r1
			voltage = adc_data[0]; /* read voltage measurement */
     6ea:	80 91 d3 01 	lds	r24, 0x01D3
     6ee:	90 91 d4 01 	lds	r25, 0x01D4
     6f2:	90 93 c5 01 	sts	0x01C5, r25
     6f6:	80 93 c4 01 	sts	0x01C4, r24
			state_update();
     6fa:	0e 94 ad 02 	call	0x55a	; 0x55a <state_update>
		}
		if (t1ms_cnt % 200 == 0) /* each 200 ms */
     6fe:	80 91 ab 01 	lds	r24, 0x01AB
     702:	90 91 ac 01 	lds	r25, 0x01AC
     706:	68 ec       	ldi	r22, 0xC8	; 200
     708:	70 e0       	ldi	r23, 0x00	; 0
     70a:	0e 94 b6 07 	call	0xf6c	; 0xf6c <__udivmodhi4>
     70e:	89 2b       	or	r24, r25
     710:	b1 f4       	brne	.+44     	; 0x73e <sched_update+0xc4>
	led_state = LED_STATE_OFF;
}
/***************************************************************************/
void button_update(void)
{
	but1 = PB_IS_HIGH (PINA, PINA6); /* button enabled if logic zero */
     712:	80 b1       	in	r24, 0x00	; 0
	but1 = PB_IS_HIGH (PINA, PINA7); /* button enabled if logic zero */
     714:	80 b1       	in	r24, 0x00	; 0
     716:	80 78       	andi	r24, 0x80	; 128
     718:	80 93 ae 01 	sts	0x01AE, r24
			state_update();
		}
		if (t1ms_cnt % 200 == 0) /* each 200 ms */
		{
			button_update();		
			led_update();
     71c:	0e 94 75 02 	call	0x4ea	; 0x4ea <led_update>
			LightHouse_Update(red_command, yellow_command, green_command);
     720:	60 91 aa 01 	lds	r22, 0x01AA
     724:	40 91 d1 01 	lds	r20, 0x01D1
     728:	80 91 df 01 	lds	r24, 0x01DF
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	70 e0       	ldi	r23, 0x00	; 0
     730:	50 e0       	ldi	r21, 0x00	; 0
     732:	0e 94 8f 06 	call	0xd1e	; 0xd1e <LightHouse_Update>
			voltage_update();
     736:	0e 94 52 02 	call	0x4a4	; 0x4a4 <voltage_update>
			nmea_tx_status();
     73a:	0e 94 11 03 	call	0x622	; 0x622 <nmea_tx_status>
     73e:	08 95       	ret

00000740 <nmea_rx_parse>:
	nmea_ticks_r = 0;
}
/***************************************************************************/
void nmea_rx_parse(void)
{		/* Commonication for Frobo_Row_Cleaner*/
	if (rx[0] == 'P' && rx[1] == 'F' && rx[2] == 'L') 		
     740:	80 91 e0 01 	lds	r24, 0x01E0
     744:	80 35       	cpi	r24, 0x50	; 80
     746:	09 f0       	breq	.+2      	; 0x74a <nmea_rx_parse+0xa>
     748:	61 c0       	rjmp	.+194    	; 0x80c <nmea_rx_parse+0xcc>
     74a:	80 91 e1 01 	lds	r24, 0x01E1
     74e:	86 34       	cpi	r24, 0x46	; 70
     750:	09 f0       	breq	.+2      	; 0x754 <nmea_rx_parse+0x14>
     752:	5c c0       	rjmp	.+184    	; 0x80c <nmea_rx_parse+0xcc>
     754:	80 91 e2 01 	lds	r24, 0x01E2
     758:	8c 34       	cpi	r24, 0x4C	; 76
     75a:	09 f0       	breq	.+2      	; 0x75e <nmea_rx_parse+0x1e>
     75c:	57 c0       	rjmp	.+174    	; 0x80c <nmea_rx_parse+0xcc>
	{
		if (rx[3] == 'S' && rx[4] == 'P') /* System Parameters */
     75e:	80 91 e3 01 	lds	r24, 0x01E3
     762:	83 35       	cpi	r24, 0x53	; 83
     764:	89 f4       	brne	.+34     	; 0x788 <nmea_rx_parse+0x48>
     766:	80 91 e4 01 	lds	r24, 0x01E4
     76a:	80 35       	cpi	r24, 0x50	; 80
     76c:	71 f5       	brne	.+92     	; 0x7ca <nmea_rx_parse+0x8a>
		{
			rx_ite = 5; /* jump to first value */
     76e:	85 e0       	ldi	r24, 0x05	; 5
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	90 93 81 02 	sts	0x0281, r25
     776:	80 93 80 02 	sts	0x0280, r24
			voltage_min = nmea_rx_next_val();
     77a:	0e 94 43 06 	call	0xc86	; 0xc86 <nmea_rx_next_val>
     77e:	90 93 c9 01 	sts	0x01C9, r25
     782:	80 93 c8 01 	sts	0x01C8, r24
     786:	08 95       	ret
		}
		else if (rx[3] == 'C' && rx[4] == 'P') /* Communication Parameters */
     788:	83 34       	cpi	r24, 0x43	; 67
     78a:	09 f0       	breq	.+2      	; 0x78e <nmea_rx_parse+0x4e>
     78c:	3f c0       	rjmp	.+126    	; 0x80c <nmea_rx_parse+0xcc>
     78e:	80 91 e4 01 	lds	r24, 0x01E4
     792:	80 35       	cpi	r24, 0x50	; 80
     794:	d9 f5       	brne	.+118    	; 0x80c <nmea_rx_parse+0xcc>
		{
			rx_ite = 5; /* jump to first value */
     796:	85 e0       	ldi	r24, 0x05	; 5
     798:	90 e0       	ldi	r25, 0x00	; 0
     79a:	90 93 81 02 	sts	0x0281, r25
     79e:	80 93 80 02 	sts	0x0280, r24
			pflst_interval = nmea_rx_next_val();
     7a2:	0e 94 43 06 	call	0xc86	; 0xc86 <nmea_rx_next_val>
     7a6:	90 93 be 01 	sts	0x01BE, r25
     7aa:	80 93 bd 01 	sts	0x01BD, r24
			if (rx_ite != -1)
     7ae:	80 91 80 02 	lds	r24, 0x0280
     7b2:	90 91 81 02 	lds	r25, 0x0281
     7b6:	8f 5f       	subi	r24, 0xFF	; 255
     7b8:	9f 4f       	sbci	r25, 0xFF	; 255
     7ba:	41 f1       	breq	.+80     	; 0x80c <nmea_rx_parse+0xcc>
				nmea_wd_timeout = nmea_rx_next_val();
     7bc:	0e 94 43 06 	call	0xc86	; 0xc86 <nmea_rx_next_val>
     7c0:	90 93 b9 01 	sts	0x01B9, r25
     7c4:	80 93 b8 01 	sts	0x01B8, r24
     7c8:	08 95       	ret
		}
		else if (rx[3] == 'S' && rx[4] == 'L') /* Actuator Control */
     7ca:	8c 34       	cpi	r24, 0x4C	; 76
     7cc:	f9 f4       	brne	.+62     	; 0x80c <nmea_rx_parse+0xcc>
		{
			rx_ite = 5; /* jump to first value */
     7ce:	85 e0       	ldi	r24, 0x05	; 5
     7d0:	90 e0       	ldi	r25, 0x00	; 0
     7d2:	90 93 81 02 	sts	0x0281, r25
     7d6:	80 93 80 02 	sts	0x0280, r24
			nmea_wd = 0; /* reset watchdog timeout */
     7da:	10 92 d6 01 	sts	0x01D6, r1
     7de:	10 92 d5 01 	sts	0x01D5, r1
			red = ((nmea_rx_next_val()));		//Set whanted distance for yelow [0-10]
     7e2:	0e 94 43 06 	call	0xc86	; 0xc86 <nmea_rx_next_val>
     7e6:	90 93 c7 01 	sts	0x01C7, r25
     7ea:	80 93 c6 01 	sts	0x01C6, r24
			yellow = ((nmea_rx_next_val()));		//Set whanted distance for yellow [0-10]
     7ee:	0e 94 43 06 	call	0xc86	; 0xc86 <nmea_rx_next_val>
     7f2:	90 93 c1 01 	sts	0x01C1, r25
     7f6:	80 93 c0 01 	sts	0x01C0, r24
			green = ((nmea_rx_next_val()));		//Set whanted distance for green [0-10]
     7fa:	0e 94 43 06 	call	0xc86	; 0xc86 <nmea_rx_next_val>
     7fe:	90 93 c3 01 	sts	0x01C3, r25
     802:	80 93 c2 01 	sts	0x01C2, r24
			FroboLightHouse_param_received = true;
     806:	81 e0       	ldi	r24, 0x01	; 1
     808:	80 93 de 01 	sts	0x01DE, r24
     80c:	08 95       	ret

0000080e <nmea_init>:
	button_update();
}
/***************************************************************************/
void nmea_init(void)
{
	nmea_reset();
     80e:	0e 94 32 06 	call	0xc64	; 0xc64 <nmea_reset>
	nmea_wd = 0xffff; /* set watchdog timeout at init */
     812:	8f ef       	ldi	r24, 0xFF	; 255
     814:	9f ef       	ldi	r25, 0xFF	; 255
     816:	90 93 d6 01 	sts	0x01D6, r25
     81a:	80 93 d5 01 	sts	0x01D5, r24

	tx[0] = '$'; /* send first boot message */
     81e:	84 e2       	ldi	r24, 0x24	; 36
     820:	80 93 84 02 	sts	0x0284, r24
	tx[1] = 'P';
     824:	80 e5       	ldi	r24, 0x50	; 80
     826:	80 93 85 02 	sts	0x0285, r24
	tx[2] = 'F';
     82a:	86 e4       	ldi	r24, 0x46	; 70
     82c:	80 93 86 02 	sts	0x0286, r24
	tx[3] = 'L';
     830:	8c e4       	ldi	r24, 0x4C	; 76
     832:	80 93 87 02 	sts	0x0287, r24
	tx[4] = 'H';
     836:	88 e4       	ldi	r24, 0x48	; 72
     838:	80 93 88 02 	sts	0x0288, r24
	tx[5] = 'I';
     83c:	89 e4       	ldi	r24, 0x49	; 73
     83e:	80 93 89 02 	sts	0x0289, r24
	tx[6] = ',';
     842:	9c e2       	ldi	r25, 0x2C	; 44
     844:	90 93 8a 02 	sts	0x028A, r25
	tx[7] = '2'; /* hw version */		
     848:	22 e3       	ldi	r18, 0x32	; 50
     84a:	20 93 8b 02 	sts	0x028B, r18
	tx[8] = ',';
     84e:	90 93 8c 02 	sts	0x028C, r25
	tx[9] = '1'; /* sw major version */	
     852:	81 e3       	ldi	r24, 0x31	; 49
     854:	80 93 8d 02 	sts	0x028D, r24
	tx[10] = ',';
     858:	90 93 8e 02 	sts	0x028E, r25
	tx[11] = '2'; /* sw minor version */
     85c:	20 93 8f 02 	sts	0x028F, r18
	tx[12] = ',';
     860:	90 93 90 02 	sts	0x0290, r25
	tx[13] = '0' + reset_source; /* latest reset type */
     864:	80 91 00 01 	lds	r24, 0x0100
     868:	80 5d       	subi	r24, 0xD0	; 208
     86a:	80 93 91 02 	sts	0x0291, r24
	tx_len = 14;
     86e:	8e e0       	ldi	r24, 0x0E	; 14
     870:	90 e0       	ldi	r25, 0x00	; 0
     872:	90 93 25 03 	sts	0x0325, r25
     876:	80 93 24 03 	sts	0x0324, r24
	nmea_tx();
     87a:	0e 94 b4 04 	call	0x968	; 0x968 <nmea_tx>

	tx[4] = 'S'; /* prepare for status messages */
     87e:	83 e5       	ldi	r24, 0x53	; 83
     880:	80 93 88 02 	sts	0x0288, r24
	tx[5] = 'T';
     884:	84 e5       	ldi	r24, 0x54	; 84
     886:	80 93 89 02 	sts	0x0289, r24
	tx_len = 7;
     88a:	87 e0       	ldi	r24, 0x07	; 7
     88c:	90 e0       	ldi	r25, 0x00	; 0
     88e:	90 93 25 03 	sts	0x0325, r25
     892:	80 93 24 03 	sts	0x0324, r24

	nmea_ticks_l = 0;
     896:	10 92 b2 01 	sts	0x01B2, r1
     89a:	10 92 b3 01 	sts	0x01B3, r1
     89e:	10 92 b4 01 	sts	0x01B4, r1
     8a2:	10 92 b5 01 	sts	0x01B5, r1
	nmea_ticks_r = 0;
     8a6:	10 92 cd 01 	sts	0x01CD, r1
     8aa:	10 92 ce 01 	sts	0x01CE, r1
     8ae:	10 92 cf 01 	sts	0x01CF, r1
     8b2:	10 92 d0 01 	sts	0x01D0, r1
}
     8b6:	08 95       	ret

000008b8 <main>:
	}
}
/***************************************************************************/
int main(void)
{
	save_reset_source(); /* determine the cause of the startup */
     8b8:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <save_reset_source>

/***************************************************************************/
void sched_init(void)
{
	/* timer 0 interrupt init (each 1ms) */
	t1ms = 0;
     8bc:	10 92 ba 01 	sts	0x01BA, r1
	t1ms_cnt = 0;
     8c0:	10 92 ac 01 	sts	0x01AC, r1
     8c4:	10 92 ab 01 	sts	0x01AB, r1
    TIMSK0 = BV(OCIE0A); 
     8c8:	82 e0       	ldi	r24, 0x02	; 2
     8ca:	80 93 6e 00 	sts	0x006E, r24
    TCCR0A = BV(CS00) | BV(CS01) | BV(WGM01); /* clk/64, TOS is defined as OCR0A */  
     8ce:	8b e0       	ldi	r24, 0x0B	; 11
     8d0:	84 bd       	out	0x24, r24	; 36
    OCR0A = INT0_CNT_TOP;
     8d2:	89 ef       	ldi	r24, 0xF9	; 249
     8d4:	87 bd       	out	0x27, r24	; 39
}

/***************************************************************************/
void led_init(void)
{
	INT_LED_INIT;
     8d6:	6e 9a       	sbi	0x0d, 6	; 13
	led_count = 0;
     8d8:	10 92 b7 01 	sts	0x01B7, r1
	led_signal = 1;
     8dc:	81 e0       	ldi	r24, 0x01	; 1
     8de:	80 93 b6 01 	sts	0x01B6, r24

	led_state = LED_STATE_OFF;
     8e2:	10 92 b0 01 	sts	0x01B0, r1
int main(void)
{
	save_reset_source(); /* determine the cause of the startup */
	sched_init(); /* initialize the scheduler */
	led_init(); /* initialize led */
	button_init(); /* initialize button */
     8e6:	0e 94 a5 02 	call	0x54a	; 0x54a <button_init>
	FroboLightHouse_Init();/* initialize FroboLightHouse (FroboLightHouse port declaration) */
     8ea:	0e 94 2c 02 	call	0x458	; 0x458 <FroboLightHouse_Init>
	adc_init(); /* initialize ADC (battery voltage measurement) */
     8ee:	0e 94 30 02 	call	0x460	; 0x460 <adc_init>
	serial_init(); /* initialize serial communication */
     8f2:	0e 94 6b 00 	call	0xd6	; 0xd6 <serial_init>
	pflst_interval = 20; /* send $PFLST at 20 ms interval */
     8f6:	84 e1       	ldi	r24, 0x14	; 20
     8f8:	90 e0       	ldi	r25, 0x00	; 0
     8fa:	90 93 be 01 	sts	0x01BE, r25
     8fe:	80 93 bd 01 	sts	0x01BD, r24
	nmea_wd_timeout = 1; /* set PFLCT watchdog timeout to 100ms */
     902:	81 e0       	ldi	r24, 0x01	; 1
     904:	90 e0       	ldi	r25, 0x00	; 0
     906:	90 93 b9 01 	sts	0x01B9, r25
     90a:	80 93 b8 01 	sts	0x01B8, r24
	nmea_wd = NMEA_WD_TOUT+1; /* make sure we begin in watchdog timeout state */
     90e:	83 e0       	ldi	r24, 0x03	; 3
     910:	90 e0       	ldi	r25, 0x00	; 0
     912:	90 93 d6 01 	sts	0x01D6, r25
     916:	80 93 d5 01 	sts	0x01D5, r24
	voltage_min = VOLTAGE_MIN_DEFAULT;
     91a:	80 e4       	ldi	r24, 0x40	; 64
     91c:	91 e0       	ldi	r25, 0x01	; 1
     91e:	90 93 c9 01 	sts	0x01C9, r25
     922:	80 93 c8 01 	sts	0x01C8, r24
	battery_low_warning = false;
     926:	10 92 d2 01 	sts	0x01D2, r1
	state_update();
     92a:	0e 94 ad 02 	call	0x55a	; 0x55a <state_update>
	sei(); /* enable interrupts */
     92e:	78 94       	sei
	wdt_enable (WDTO_15MS); /* enable watchdog reset at approx 15 ms (ref. p.58) */
     930:	28 e0       	ldi	r18, 0x08	; 8
     932:	88 e1       	ldi	r24, 0x18	; 24
     934:	90 e0       	ldi	r25, 0x00	; 0
     936:	0f b6       	in	r0, 0x3f	; 63
     938:	f8 94       	cli
     93a:	a8 95       	wdr
     93c:	80 93 60 00 	sts	0x0060, r24
     940:	0f be       	out	0x3f, r0	; 63
     942:	20 93 60 00 	sts	0x0060, r18
	nmea_init(); /* initialize nmea protocol handler */
     946:	0e 94 07 04 	call	0x80e	; 0x80e <nmea_init>

	for (;;) /* go into an endless loop */
	{
		/* motor_update(); */

		if (t1ms != 0) /* if the interrupt has timed out after 10ms */
     94a:	80 91 ba 01 	lds	r24, 0x01BA
     94e:	88 23       	and	r24, r24
     950:	41 f0       	breq	.+16     	; 0x962 <main+0xaa>
		{
			t1ms --;
     952:	80 91 ba 01 	lds	r24, 0x01BA
     956:	81 50       	subi	r24, 0x01	; 1
     958:	80 93 ba 01 	sts	0x01BA, r24
			sched_update(); /* run the scheduler */
     95c:	0e 94 3d 03 	call	0x67a	; 0x67a <sched_update>
     960:	f4 cf       	rjmp	.-24     	; 0x94a <main+0x92>
		}
		else
		{
			nmea_rx_update();
     962:	0e 94 51 05 	call	0xaa2	; 0xaa2 <nmea_rx_update>
     966:	f1 cf       	rjmp	.-30     	; 0x94a <main+0x92>

00000968 <nmea_tx>:
{
	short i;
	unsigned char cs = 0;

	/* calculate checksum */
	tx[tx_len++] = '*';
     968:	80 91 24 03 	lds	r24, 0x0324
     96c:	90 91 25 03 	lds	r25, 0x0325
     970:	fc 01       	movw	r30, r24
     972:	ec 57       	subi	r30, 0x7C	; 124
     974:	fd 4f       	sbci	r31, 0xFD	; 253
     976:	2a e2       	ldi	r18, 0x2A	; 42
     978:	20 83       	st	Z, r18
     97a:	bc 01       	movw	r22, r24
     97c:	6f 5f       	subi	r22, 0xFF	; 255
     97e:	7f 4f       	sbci	r23, 0xFF	; 255
     980:	70 93 25 03 	sts	0x0325, r23
     984:	60 93 24 03 	sts	0x0324, r22
     988:	21 e0       	ldi	r18, 0x01	; 1
     98a:	30 e0       	ldi	r19, 0x00	; 0
     98c:	40 e0       	ldi	r20, 0x00	; 0
	for (i=1; i<tx_len-1; i++)
     98e:	dc 01       	movw	r26, r24
     990:	07 c0       	rjmp	.+14     	; 0x9a0 <nmea_tx+0x38>
		cs ^= tx[i];
     992:	f9 01       	movw	r30, r18
     994:	ec 57       	subi	r30, 0x7C	; 124
     996:	fd 4f       	sbci	r31, 0xFD	; 253
     998:	80 81       	ld	r24, Z
     99a:	48 27       	eor	r20, r24
	short i;
	unsigned char cs = 0;

	/* calculate checksum */
	tx[tx_len++] = '*';
	for (i=1; i<tx_len-1; i++)
     99c:	2f 5f       	subi	r18, 0xFF	; 255
     99e:	3f 4f       	sbci	r19, 0xFF	; 255
     9a0:	2a 17       	cp	r18, r26
     9a2:	3b 07       	cpc	r19, r27
     9a4:	b4 f3       	brlt	.-20     	; 0x992 <nmea_tx+0x2a>
		cs ^= tx[i];
	utoa(cs,tx+tx_len,16);
     9a6:	6c 57       	subi	r22, 0x7C	; 124
     9a8:	7d 4f       	sbci	r23, 0xFD	; 253
     9aa:	84 2f       	mov	r24, r20
     9ac:	90 e0       	ldi	r25, 0x00	; 0
     9ae:	40 e1       	ldi	r20, 0x10	; 16
     9b0:	50 e0       	ldi	r21, 0x00	; 0
     9b2:	0e 94 11 08 	call	0x1022	; 0x1022 <utoa>

	/* force capital letters */
	i = tx_len+2;
     9b6:	80 91 24 03 	lds	r24, 0x0324
     9ba:	90 91 25 03 	lds	r25, 0x0325
     9be:	9c 01       	movw	r18, r24
     9c0:	2e 5f       	subi	r18, 0xFE	; 254
     9c2:	3f 4f       	sbci	r19, 0xFF	; 255
     9c4:	fc 01       	movw	r30, r24
     9c6:	ec 57       	subi	r30, 0x7C	; 124
     9c8:	fd 4f       	sbci	r31, 0xFD	; 253
	for (; tx_len!=i; tx_len++) {
     9ca:	a9 01       	movw	r20, r18
     9cc:	4c 57       	subi	r20, 0x7C	; 124
     9ce:	5d 4f       	sbci	r21, 0xFD	; 253
     9d0:	08 c0       	rjmp	.+16     	; 0x9e2 <nmea_tx+0x7a>
		if(tx[tx_len] > 0x60 && tx[tx_len] < 0x67)
     9d2:	90 81       	ld	r25, Z
     9d4:	89 2f       	mov	r24, r25
     9d6:	81 56       	subi	r24, 0x61	; 97
     9d8:	86 30       	cpi	r24, 0x06	; 6
     9da:	10 f4       	brcc	.+4      	; 0x9e0 <nmea_tx+0x78>
			tx[tx_len] -= 0x20;
     9dc:	90 52       	subi	r25, 0x20	; 32
     9de:	90 83       	st	Z, r25
     9e0:	31 96       	adiw	r30, 0x01	; 1
		cs ^= tx[i];
	utoa(cs,tx+tx_len,16);

	/* force capital letters */
	i = tx_len+2;
	for (; tx_len!=i; tx_len++) {
     9e2:	e4 17       	cp	r30, r20
     9e4:	f5 07       	cpc	r31, r21
     9e6:	a9 f7       	brne	.-22     	; 0x9d2 <nmea_tx+0x6a>
		if(tx[tx_len] > 0x60 && tx[tx_len] < 0x67)
			tx[tx_len] -= 0x20;
	}

	/* add CR LF and send the message */
	tx[tx_len++] = 13;
     9e8:	f9 01       	movw	r30, r18
     9ea:	ec 57       	subi	r30, 0x7C	; 124
     9ec:	fd 4f       	sbci	r31, 0xFD	; 253
     9ee:	8d e0       	ldi	r24, 0x0D	; 13
     9f0:	80 83       	st	Z, r24
     9f2:	c9 01       	movw	r24, r18
     9f4:	01 96       	adiw	r24, 0x01	; 1
	tx[tx_len++] = 10;
     9f6:	fc 01       	movw	r30, r24
     9f8:	ec 57       	subi	r30, 0x7C	; 124
     9fa:	fd 4f       	sbci	r31, 0xFD	; 253
     9fc:	2a e0       	ldi	r18, 0x0A	; 10
     9fe:	20 83       	st	Z, r18
     a00:	01 96       	adiw	r24, 0x01	; 1
	tx[tx_len++] = 0;
     a02:	fc 01       	movw	r30, r24
     a04:	ec 57       	subi	r30, 0x7C	; 124
     a06:	fd 4f       	sbci	r31, 0xFD	; 253
     a08:	10 82       	st	Z, r1
     a0a:	01 96       	adiw	r24, 0x01	; 1
     a0c:	90 93 25 03 	sts	0x0325, r25
     a10:	80 93 24 03 	sts	0x0324, r24
	serial_tx_string(tx);
     a14:	84 e8       	ldi	r24, 0x84	; 132
     a16:	92 e0       	ldi	r25, 0x02	; 2
     a18:	0e 94 5e 01 	call	0x2bc	; 0x2bc <serial_tx_string>
}
     a1c:	08 95       	ret

00000a1e <nmea_tx_append_ushort>:
	tx[tx_len++] = ',';
}
/***************************************************************************/
void nmea_tx_append_ushort(unsigned short val)
{
	itoa (val, tx+tx_len, 10);
     a1e:	60 91 24 03 	lds	r22, 0x0324
     a22:	70 91 25 03 	lds	r23, 0x0325
     a26:	6c 57       	subi	r22, 0x7C	; 124
     a28:	7d 4f       	sbci	r23, 0xFD	; 253
     a2a:	4a e0       	ldi	r20, 0x0A	; 10
     a2c:	50 e0       	ldi	r21, 0x00	; 0
     a2e:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <itoa>
     a32:	20 91 24 03 	lds	r18, 0x0324
     a36:	30 91 25 03 	lds	r19, 0x0325
     a3a:	f9 01       	movw	r30, r18
     a3c:	ec 57       	subi	r30, 0x7C	; 124
     a3e:	fd 4f       	sbci	r31, 0xFD	; 253
     a40:	a9 01       	movw	r20, r18
	while (tx[tx_len] != 0)
     a42:	81 91       	ld	r24, Z+
     a44:	2f 5f       	subi	r18, 0xFF	; 255
     a46:	3f 4f       	sbci	r19, 0xFF	; 255
     a48:	88 23       	and	r24, r24
     a4a:	d1 f7       	brne	.-12     	; 0xa40 <nmea_tx_append_ushort+0x22>
		tx_len++;

	tx[tx_len++] = ',';
     a4c:	fa 01       	movw	r30, r20
     a4e:	ec 57       	subi	r30, 0x7C	; 124
     a50:	fd 4f       	sbci	r31, 0xFD	; 253
     a52:	8c e2       	ldi	r24, 0x2C	; 44
     a54:	80 83       	st	Z, r24
     a56:	30 93 25 03 	sts	0x0325, r19
     a5a:	20 93 24 03 	sts	0x0324, r18
}
     a5e:	08 95       	ret

00000a60 <nmea_tx_append_short>:
	}
}
/***************************************************************************/
void nmea_tx_append_short(short val)
{
	itoa (val, tx+tx_len, 10);
     a60:	60 91 24 03 	lds	r22, 0x0324
     a64:	70 91 25 03 	lds	r23, 0x0325
     a68:	6c 57       	subi	r22, 0x7C	; 124
     a6a:	7d 4f       	sbci	r23, 0xFD	; 253
     a6c:	4a e0       	ldi	r20, 0x0A	; 10
     a6e:	50 e0       	ldi	r21, 0x00	; 0
     a70:	0e 94 e8 07 	call	0xfd0	; 0xfd0 <itoa>
     a74:	20 91 24 03 	lds	r18, 0x0324
     a78:	30 91 25 03 	lds	r19, 0x0325
     a7c:	f9 01       	movw	r30, r18
     a7e:	ec 57       	subi	r30, 0x7C	; 124
     a80:	fd 4f       	sbci	r31, 0xFD	; 253
     a82:	a9 01       	movw	r20, r18
	while (tx[tx_len] != 0)
     a84:	81 91       	ld	r24, Z+
     a86:	2f 5f       	subi	r18, 0xFF	; 255
     a88:	3f 4f       	sbci	r19, 0xFF	; 255
     a8a:	88 23       	and	r24, r24
     a8c:	d1 f7       	brne	.-12     	; 0xa82 <nmea_tx_append_short+0x22>
		tx_len++;

	tx[tx_len++] = ',';
     a8e:	fa 01       	movw	r30, r20
     a90:	ec 57       	subi	r30, 0x7C	; 124
     a92:	fd 4f       	sbci	r31, 0xFD	; 253
     a94:	8c e2       	ldi	r24, 0x2C	; 44
     a96:	80 83       	st	Z, r24
     a98:	30 93 25 03 	sts	0x0325, r19
     a9c:	20 93 24 03 	sts	0x0324, r18
}
     aa0:	08 95       	ret

00000aa2 <nmea_rx_update>:
		serial_tx (10);		
	} 
}

void nmea_rx_update(void)
{
     aa2:	cf 93       	push	r28
     aa4:	df 93       	push	r29
				{
					nmea_err++; 
/* tx_inbuf(); */
				}
			}
			rx_len = -1; /* waiting for next start of message */
     aa6:	cf ef       	ldi	r28, 0xFF	; 255
     aa8:	df ef       	ldi	r29, 0xFF	; 255
     aaa:	98 c0       	rjmp	.+304    	; 0xbdc <nmea_rx_update+0x13a>
void nmea_rx_update(void)
{
	/* update nmea buffer */
	while (serial_rx_avail())
	{
		char c = serial_rx();
     aac:	0e 94 a6 01 	call	0x34c	; 0x34c <serial_rx>
     ab0:	28 2f       	mov	r18, r24
		if (c=='$') { /* start of message */
     ab2:	84 32       	cpi	r24, 0x24	; 36
     ab4:	a9 f4       	brne	.+42     	; 0xae0 <nmea_rx_update+0x3e>
			if (rx_len != -1) {
     ab6:	80 91 26 03 	lds	r24, 0x0326
     aba:	90 91 27 03 	lds	r25, 0x0327
     abe:	8f 5f       	subi	r24, 0xFF	; 255
     ac0:	9f 4f       	sbci	r25, 0xFF	; 255
     ac2:	49 f0       	breq	.+18     	; 0xad6 <nmea_rx_update+0x34>
				nmea_err++;
     ac4:	80 91 82 02 	lds	r24, 0x0282
     ac8:	90 91 83 02 	lds	r25, 0x0283
     acc:	01 96       	adiw	r24, 0x01	; 1
     ace:	90 93 83 02 	sts	0x0283, r25
     ad2:	80 93 82 02 	sts	0x0282, r24
			}
			rx_len = 0;
     ad6:	10 92 27 03 	sts	0x0327, r1
     ada:	10 92 26 03 	sts	0x0326, r1
     ade:	7e c0       	rjmp	.+252    	; 0xbdc <nmea_rx_update+0x13a>
		}
		else if (c==CHAR_CR || c==CHAR_LF) /* end of message */
     ae0:	8d 30       	cpi	r24, 0x0D	; 13
     ae2:	19 f0       	breq	.+6      	; 0xaea <nmea_rx_update+0x48>
     ae4:	8a 30       	cpi	r24, 0x0A	; 10
     ae6:	09 f0       	breq	.+2      	; 0xaea <nmea_rx_update+0x48>
     ae8:	58 c0       	rjmp	.+176    	; 0xb9a <nmea_rx_update+0xf8>
		{
			if (rx_len >= 4) {
     aea:	a0 91 26 03 	lds	r26, 0x0326
     aee:	b0 91 27 03 	lds	r27, 0x0327
     af2:	a4 30       	cpi	r26, 0x04	; 4
     af4:	b1 05       	cpc	r27, r1
     af6:	0c f4       	brge	.+2      	; 0xafa <nmea_rx_update+0x58>
     af8:	4b c0       	rjmp	.+150    	; 0xb90 <nmea_rx_update+0xee>
	short i;

	/* assume that $, CR and LF are not present the buffer */
	
	/* check if a checksum is present */
	if (rx_len >= 9 && rx[rx_len-3] == '*') /* contains at least "$XXXXX,*HH" */
     afa:	a9 30       	cpi	r26, 0x09	; 9
     afc:	b1 05       	cpc	r27, r1
     afe:	ec f1       	brlt	.+122    	; 0xb7a <nmea_rx_update+0xd8>
     b00:	fd 01       	movw	r30, r26
     b02:	e3 52       	subi	r30, 0x23	; 35
     b04:	fe 4f       	sbci	r31, 0xFE	; 254
     b06:	80 81       	ld	r24, Z
     b08:	8a 32       	cpi	r24, 0x2A	; 42
     b0a:	09 f0       	breq	.+2      	; 0xb0e <nmea_rx_update+0x6c>
     b0c:	6d c0       	rjmp	.+218    	; 0xbe8 <nmea_rx_update+0x146>
     b0e:	e0 ee       	ldi	r30, 0xE0	; 224
     b10:	f1 e0       	ldi	r31, 0x01	; 1
     b12:	90 e0       	ldi	r25, 0x00	; 0
	{
		/* calculate the checksum */
		for (i=0; i<rx_len-3; i++)
     b14:	9d 01       	movw	r18, r26
     b16:	23 52       	subi	r18, 0x23	; 35
     b18:	3e 4f       	sbci	r19, 0xFE	; 254
     b1a:	02 c0       	rjmp	.+4      	; 0xb20 <nmea_rx_update+0x7e>
			cs_calc ^= rx[i];
     b1c:	81 91       	ld	r24, Z+
     b1e:	98 27       	eor	r25, r24
	
	/* check if a checksum is present */
	if (rx_len >= 9 && rx[rx_len-3] == '*') /* contains at least "$XXXXX,*HH" */
	{
		/* calculate the checksum */
		for (i=0; i<rx_len-3; i++)
     b20:	e2 17       	cp	r30, r18
     b22:	f3 07       	cpc	r31, r19
     b24:	d9 f7       	brne	.-10     	; 0xb1c <nmea_rx_update+0x7a>
			cs_calc ^= rx[i];

		/* retrieve the checksum */
		cs_recv = hexval (rx[rx_len-2]) << 4 | hexval (rx[rx_len-1]);
     b26:	fd 01       	movw	r30, r26
     b28:	e2 52       	subi	r30, 0x22	; 34
     b2a:	fe 4f       	sbci	r31, 0xFE	; 254
     b2c:	e0 81       	ld	r30, Z
}
/***************************************************************************/
static unsigned char hexval (char c)
{
	unsigned char v = 0;
	if (c <= '9')
     b2e:	ea 33       	cpi	r30, 0x3A	; 58
     b30:	18 f4       	brcc	.+6      	; 0xb38 <nmea_rx_update+0x96>
		v = c-'0';
     b32:	8e 2f       	mov	r24, r30
     b34:	80 53       	subi	r24, 0x30	; 48
     b36:	0b c0       	rjmp	.+22     	; 0xb4e <nmea_rx_update+0xac>
	else if (c <= 'F')
     b38:	e7 34       	cpi	r30, 0x47	; 71
     b3a:	18 f4       	brcc	.+6      	; 0xb42 <nmea_rx_update+0xa0>
		v = c+10-'A';
     b3c:	8e 2f       	mov	r24, r30
     b3e:	87 53       	subi	r24, 0x37	; 55
     b40:	06 c0       	rjmp	.+12     	; 0xb4e <nmea_rx_update+0xac>
	else if (c <= 'f')
     b42:	e7 36       	cpi	r30, 0x67	; 103
     b44:	10 f0       	brcs	.+4      	; 0xb4a <nmea_rx_update+0xa8>
     b46:	80 e0       	ldi	r24, 0x00	; 0
     b48:	02 c0       	rjmp	.+4      	; 0xb4e <nmea_rx_update+0xac>
		v = c+10-'a';
     b4a:	8e 2f       	mov	r24, r30
     b4c:	87 55       	subi	r24, 0x57	; 87
		/* calculate the checksum */
		for (i=0; i<rx_len-3; i++)
			cs_calc ^= rx[i];

		/* retrieve the checksum */
		cs_recv = hexval (rx[rx_len-2]) << 4 | hexval (rx[rx_len-1]);
     b4e:	a1 52       	subi	r26, 0x21	; 33
     b50:	be 4f       	sbci	r27, 0xFE	; 254
     b52:	ec 91       	ld	r30, X
}
/***************************************************************************/
static unsigned char hexval (char c)
{
	unsigned char v = 0;
	if (c <= '9')
     b54:	ea 33       	cpi	r30, 0x3A	; 58
     b56:	10 f4       	brcc	.+4      	; 0xb5c <nmea_rx_update+0xba>
		v = c-'0';
     b58:	e0 53       	subi	r30, 0x30	; 48
     b5a:	09 c0       	rjmp	.+18     	; 0xb6e <nmea_rx_update+0xcc>
	else if (c <= 'F')
     b5c:	e7 34       	cpi	r30, 0x47	; 71
     b5e:	10 f4       	brcc	.+4      	; 0xb64 <nmea_rx_update+0xc2>
		v = c+10-'A';
     b60:	e7 53       	subi	r30, 0x37	; 55
     b62:	05 c0       	rjmp	.+10     	; 0xb6e <nmea_rx_update+0xcc>
	else if (c <= 'f')
     b64:	e7 36       	cpi	r30, 0x67	; 103
     b66:	10 f0       	brcs	.+4      	; 0xb6c <nmea_rx_update+0xca>
     b68:	e0 e0       	ldi	r30, 0x00	; 0
     b6a:	01 c0       	rjmp	.+2      	; 0xb6e <nmea_rx_update+0xcc>
		v = c+10-'a';
     b6c:	e7 55       	subi	r30, 0x57	; 87
		for (i=0; i<rx_len-3; i++)
			cs_calc ^= rx[i];

		/* retrieve the checksum */
		cs_recv = hexval (rx[rx_len-2]) << 4 | hexval (rx[rx_len-1]);
		if (cs_calc == cs_recv)
     b6e:	82 95       	swap	r24
     b70:	80 7f       	andi	r24, 0xF0	; 240
     b72:	8e 2b       	or	r24, r30
     b74:	98 17       	cp	r25, r24
     b76:	19 f4       	brne	.+6      	; 0xb7e <nmea_rx_update+0xdc>
     b78:	37 c0       	rjmp	.+110    	; 0xbe8 <nmea_rx_update+0x146>
			csok = 1;
	}
	/* no checksum */
	else if (rx_len >= 6) /* contains at least "$XXXXX," */
     b7a:	16 97       	sbiw	r26, 0x06	; 6
     b7c:	ac f5       	brge	.+106    	; 0xbe8 <nmea_rx_update+0x146>
			if (rx_len >= 4) {
				if (nmea_rx_validate())
					nmea_rx_parse();
				else
				{
					nmea_err++; 
     b7e:	80 91 82 02 	lds	r24, 0x0282
     b82:	90 91 83 02 	lds	r25, 0x0283
     b86:	01 96       	adiw	r24, 0x01	; 1
     b88:	90 93 83 02 	sts	0x0283, r25
     b8c:	80 93 82 02 	sts	0x0282, r24
/* tx_inbuf(); */
				}
			}
			rx_len = -1; /* waiting for next start of message */
     b90:	d0 93 27 03 	sts	0x0327, r29
     b94:	c0 93 26 03 	sts	0x0326, r28
     b98:	21 c0       	rjmp	.+66     	; 0xbdc <nmea_rx_update+0x13a>
		}
		else if (rx_len != -1) {
     b9a:	80 91 26 03 	lds	r24, 0x0326
     b9e:	90 91 27 03 	lds	r25, 0x0327
     ba2:	3f ef       	ldi	r19, 0xFF	; 255
     ba4:	8f 3f       	cpi	r24, 0xFF	; 255
     ba6:	93 07       	cpc	r25, r19
     ba8:	c9 f0       	breq	.+50     	; 0xbdc <nmea_rx_update+0x13a>
			/* copy anything but $ and CR LF to the buffer */
			rx[rx_len++] = c;
     baa:	fc 01       	movw	r30, r24
     bac:	e0 52       	subi	r30, 0x20	; 32
     bae:	fe 4f       	sbci	r31, 0xFE	; 254
     bb0:	20 83       	st	Z, r18
     bb2:	01 96       	adiw	r24, 0x01	; 1
     bb4:	90 93 27 03 	sts	0x0327, r25
     bb8:	80 93 26 03 	sts	0x0326, r24
			if (rx_len == RXBUF_SIZE) { /* buffer overflow error */
     bbc:	80 3a       	cpi	r24, 0xA0	; 160
     bbe:	91 05       	cpc	r25, r1
     bc0:	69 f4       	brne	.+26     	; 0xbdc <nmea_rx_update+0x13a>
				rx_len = -1; /* waiting for next start of message */
     bc2:	d0 93 27 03 	sts	0x0327, r29
     bc6:	c0 93 26 03 	sts	0x0326, r28
				nmea_err++;
     bca:	80 91 82 02 	lds	r24, 0x0282
     bce:	90 91 83 02 	lds	r25, 0x0283
     bd2:	01 96       	adiw	r24, 0x01	; 1
     bd4:	90 93 83 02 	sts	0x0283, r25
     bd8:	80 93 82 02 	sts	0x0282, r24
}

void nmea_rx_update(void)
{
	/* update nmea buffer */
	while (serial_rx_avail())
     bdc:	0e 94 97 01 	call	0x32e	; 0x32e <serial_rx_avail>
     be0:	88 23       	and	r24, r24
     be2:	09 f0       	breq	.+2      	; 0xbe6 <nmea_rx_update+0x144>
     be4:	63 cf       	rjmp	.-314    	; 0xaac <nmea_rx_update+0xa>
     be6:	03 c0       	rjmp	.+6      	; 0xbee <nmea_rx_update+0x14c>
		}
		else if (c==CHAR_CR || c==CHAR_LF) /* end of message */
		{
			if (rx_len >= 4) {
				if (nmea_rx_validate())
					nmea_rx_parse();
     be8:	0e 94 a0 03 	call	0x740	; 0x740 <nmea_rx_parse>
     bec:	d1 cf       	rjmp	.-94     	; 0xb90 <nmea_rx_update+0xee>
				rx_len = -1; /* waiting for next start of message */
				nmea_err++;
			}
		}
	}
}
     bee:	df 91       	pop	r29
     bf0:	cf 91       	pop	r28
     bf2:	08 95       	ret

00000bf4 <tx_inbuf>:
	}
	return val;
}
/***************************************************************************/
void tx_inbuf(void)
{
     bf4:	cf 93       	push	r28
     bf6:	df 93       	push	r29
	if (rx_len > 0)
     bf8:	80 91 26 03 	lds	r24, 0x0326
     bfc:	90 91 27 03 	lds	r25, 0x0327
     c00:	18 16       	cp	r1, r24
     c02:	19 06       	cpc	r1, r25
     c04:	64 f5       	brge	.+88     	; 0xc5e <tx_inbuf+0x6a>
	{
		short i;
		serial_tx ('$');		
     c06:	84 e2       	ldi	r24, 0x24	; 36
     c08:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
		serial_tx ('E');		
     c0c:	85 e4       	ldi	r24, 0x45	; 69
     c0e:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
		serial_tx ('E');		
     c12:	85 e4       	ldi	r24, 0x45	; 69
     c14:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
		serial_tx ('E');		
     c18:	85 e4       	ldi	r24, 0x45	; 69
     c1a:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
		serial_tx ('E');		
     c1e:	85 e4       	ldi	r24, 0x45	; 69
     c20:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
		serial_tx ('E');		
     c24:	85 e4       	ldi	r24, 0x45	; 69
     c26:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
		serial_tx (',');		
     c2a:	8c e2       	ldi	r24, 0x2C	; 44
     c2c:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
     c30:	c0 e0       	ldi	r28, 0x00	; 0
     c32:	d0 e0       	ldi	r29, 0x00	; 0
     c34:	07 c0       	rjmp	.+14     	; 0xc44 <tx_inbuf+0x50>
		for (i=0; i< rx_len; i++)
			serial_tx (rx[i]);		
     c36:	fe 01       	movw	r30, r28
     c38:	e0 52       	subi	r30, 0x20	; 32
     c3a:	fe 4f       	sbci	r31, 0xFE	; 254
     c3c:	80 81       	ld	r24, Z
     c3e:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
		serial_tx ('E');		
		serial_tx ('E');		
		serial_tx ('E');		
		serial_tx ('E');		
		serial_tx (',');		
		for (i=0; i< rx_len; i++)
     c42:	21 96       	adiw	r28, 0x01	; 1
     c44:	80 91 26 03 	lds	r24, 0x0326
     c48:	90 91 27 03 	lds	r25, 0x0327
     c4c:	c8 17       	cp	r28, r24
     c4e:	d9 07       	cpc	r29, r25
     c50:	94 f3       	brlt	.-28     	; 0xc36 <tx_inbuf+0x42>
			serial_tx (rx[i]);		
		serial_tx (13);		
     c52:	8d e0       	ldi	r24, 0x0D	; 13
     c54:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
		serial_tx (10);		
     c58:	8a e0       	ldi	r24, 0x0A	; 10
     c5a:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
	} 
}
     c5e:	df 91       	pop	r29
     c60:	cf 91       	pop	r28
     c62:	08 95       	ret

00000c64 <nmea_reset>:
short nmea_err;

/***************************************************************************/
void nmea_reset(void)
{
	rx_len = -1; /* wait for next $ */
     c64:	8f ef       	ldi	r24, 0xFF	; 255
     c66:	9f ef       	ldi	r25, 0xFF	; 255
     c68:	90 93 27 03 	sts	0x0327, r25
     c6c:	80 93 26 03 	sts	0x0326, r24
	nmea_err = 0; /* reset serial error flag */
     c70:	10 92 83 02 	sts	0x0283, r1
     c74:	10 92 82 02 	sts	0x0282, r1
	serial_tx (13);		
     c78:	8d e0       	ldi	r24, 0x0D	; 13
     c7a:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
	serial_tx (10);		
     c7e:	8a e0       	ldi	r24, 0x0A	; 10
     c80:	0e 94 30 01 	call	0x260	; 0x260 <serial_tx>
}
     c84:	08 95       	ret

00000c86 <nmea_rx_next_val>:
		csok = 1;
	return (csok);
}
/***************************************************************************/
short nmea_rx_next_val(void)
{
     c86:	ff 92       	push	r15
     c88:	0f 93       	push	r16
     c8a:	1f 93       	push	r17
     c8c:	cf 93       	push	r28
     c8e:	df 93       	push	r29
	short val = 0;
	if (rx[rx_ite] == ',' && rx[rx_ite+1] != ',')
     c90:	20 91 80 02 	lds	r18, 0x0280
     c94:	30 91 81 02 	lds	r19, 0x0281
     c98:	f9 01       	movw	r30, r18
     c9a:	e0 52       	subi	r30, 0x20	; 32
     c9c:	fe 4f       	sbci	r31, 0xFE	; 254
     c9e:	80 81       	ld	r24, Z
     ca0:	8c 32       	cpi	r24, 0x2C	; 44
     ca2:	a1 f5       	brne	.+104    	; 0xd0c <nmea_rx_next_val+0x86>
     ca4:	e9 01       	movw	r28, r18
     ca6:	21 96       	adiw	r28, 0x01	; 1
     ca8:	fe 01       	movw	r30, r28
     caa:	e0 52       	subi	r30, 0x20	; 32
     cac:	fe 4f       	sbci	r31, 0xFE	; 254
     cae:	80 81       	ld	r24, Z
     cb0:	8c 32       	cpi	r24, 0x2C	; 44
     cb2:	61 f1       	breq	.+88     	; 0xd0c <nmea_rx_next_val+0x86>
	{
		short i = rx_ite+1;
		char tmp;
		while (i < rx_len && rx[i] != ',' && rx[i] != '*')
     cb4:	40 91 26 03 	lds	r20, 0x0326
     cb8:	50 91 27 03 	lds	r21, 0x0327
     cbc:	01 c0       	rjmp	.+2      	; 0xcc0 <nmea_rx_next_val+0x3a>
			i++;
     cbe:	21 96       	adiw	r28, 0x01	; 1
	short val = 0;
	if (rx[rx_ite] == ',' && rx[rx_ite+1] != ',')
	{
		short i = rx_ite+1;
		char tmp;
		while (i < rx_len && rx[i] != ',' && rx[i] != '*')
     cc0:	c4 17       	cp	r28, r20
     cc2:	d5 07       	cpc	r29, r21
     cc4:	34 f4       	brge	.+12     	; 0xcd2 <nmea_rx_next_val+0x4c>
     cc6:	80 81       	ld	r24, Z
     cc8:	8c 32       	cpi	r24, 0x2C	; 44
     cca:	19 f0       	breq	.+6      	; 0xcd2 <nmea_rx_next_val+0x4c>
     ccc:	31 96       	adiw	r30, 0x01	; 1
     cce:	8a 32       	cpi	r24, 0x2A	; 42
     cd0:	b1 f7       	brne	.-20     	; 0xcbe <nmea_rx_next_val+0x38>
			i++;
		tmp = rx[i];
     cd2:	8e 01       	movw	r16, r28
     cd4:	00 52       	subi	r16, 0x20	; 32
     cd6:	1e 4f       	sbci	r17, 0xFE	; 254
     cd8:	f8 01       	movw	r30, r16
     cda:	f0 80       	ld	r15, Z
		rx[i] = 0;
     cdc:	10 82       	st	Z, r1
		val = atoi (rx+rx_ite+1);
     cde:	c9 01       	movw	r24, r18
     ce0:	8f 51       	subi	r24, 0x1F	; 31
     ce2:	9e 4f       	sbci	r25, 0xFE	; 254
     ce4:	0e 94 ca 07 	call	0xf94	; 0xf94 <atoi>
     ce8:	9c 01       	movw	r18, r24
		rx[i] = tmp;
     cea:	f8 01       	movw	r30, r16
     cec:	f0 82       	st	Z, r15
		if (tmp == ',')
     cee:	fc e2       	ldi	r31, 0x2C	; 44
     cf0:	ff 16       	cp	r15, r31
     cf2:	29 f4       	brne	.+10     	; 0xcfe <nmea_rx_next_val+0x78>
			rx_ite = i;
     cf4:	d0 93 81 02 	sts	0x0281, r29
     cf8:	c0 93 80 02 	sts	0x0280, r28
     cfc:	09 c0       	rjmp	.+18     	; 0xd10 <nmea_rx_next_val+0x8a>
		else
			rx_ite = -1;
     cfe:	8f ef       	ldi	r24, 0xFF	; 255
     d00:	9f ef       	ldi	r25, 0xFF	; 255
     d02:	90 93 81 02 	sts	0x0281, r25
     d06:	80 93 80 02 	sts	0x0280, r24
     d0a:	02 c0       	rjmp	.+4      	; 0xd10 <nmea_rx_next_val+0x8a>
     d0c:	20 e0       	ldi	r18, 0x00	; 0
     d0e:	30 e0       	ldi	r19, 0x00	; 0
	}
	return val;
}
     d10:	c9 01       	movw	r24, r18
     d12:	df 91       	pop	r29
     d14:	cf 91       	pop	r28
     d16:	1f 91       	pop	r17
     d18:	0f 91       	pop	r16
     d1a:	ff 90       	pop	r15
     d1c:	08 95       	ret

00000d1e <LightHouse_Update>:
#include "LightHouse.h"

/***************************************************************************/

void LightHouse_Update(int red_command, int yellow_command, int green_command)
{
     d1e:	9c 01       	movw	r18, r24
	if (0 != red_command){
     d20:	00 97       	sbiw	r24, 0x00	; 0
     d22:	d9 f0       	breq	.+54     	; 0xd5a <LightHouse_Update+0x3c>
		if (red_command > 9 ){
     d24:	8a 30       	cpi	r24, 0x0A	; 10
     d26:	91 05       	cpc	r25, r1
     d28:	24 f0       	brlt	.+8      	; 0xd32 <LightHouse_Update+0x14>
			next_light_state = RED_sollid ;
     d2a:	84 e0       	ldi	r24, 0x04	; 4
     d2c:	80 93 d8 01 	sts	0x01D8, r24
     d30:	02 c0       	rjmp	.+4      	; 0xd36 <LightHouse_Update+0x18>
		}
		else{	
		next_light_state = RED_flash ;
     d32:	10 92 d8 01 	sts	0x01D8, r1
		}

		if(flash_running == 0){
     d36:	80 91 d7 01 	lds	r24, 0x01D7
     d3a:	88 23       	and	r24, r24
     d3c:	59 f0       	breq	.+22     	; 0xd54 <LightHouse_Update+0x36>
			red_signal = red_command;
			}
		else if (red_count < red_command && red_command < 10){
     d3e:	80 91 bc 01 	lds	r24, 0x01BC
     d42:	90 e0       	ldi	r25, 0x00	; 0
     d44:	82 17       	cp	r24, r18
     d46:	93 07       	cpc	r25, r19
     d48:	0c f0       	brlt	.+2      	; 0xd4c <LightHouse_Update+0x2e>
     d4a:	43 c0       	rjmp	.+134    	; 0xdd2 <LightHouse_Update+0xb4>
     d4c:	2a 30       	cpi	r18, 0x0A	; 10
     d4e:	31 05       	cpc	r19, r1
     d50:	0c f0       	brlt	.+2      	; 0xd54 <LightHouse_Update+0x36>
     d52:	3f c0       	rjmp	.+126    	; 0xdd2 <LightHouse_Update+0xb4>
			red_signal = red_command;
     d54:	20 93 dd 01 	sts	0x01DD, r18
     d58:	3c c0       	rjmp	.+120    	; 0xdd2 <LightHouse_Update+0xb4>
			}
		}

	else if (0 != yellow_command){
     d5a:	61 15       	cp	r22, r1
     d5c:	71 05       	cpc	r23, r1
     d5e:	c1 f0       	breq	.+48     	; 0xd90 <LightHouse_Update+0x72>
		if (yellow_command > 9 ){
     d60:	6a 30       	cpi	r22, 0x0A	; 10
     d62:	71 05       	cpc	r23, r1
     d64:	14 f0       	brlt	.+4      	; 0xd6a <LightHouse_Update+0x4c>
			next_light_state = YELLOW_sollid ;
     d66:	85 e0       	ldi	r24, 0x05	; 5
     d68:	01 c0       	rjmp	.+2      	; 0xd6c <LightHouse_Update+0x4e>
		}
		else{	
		next_light_state = YELLOW_flash;
     d6a:	81 e0       	ldi	r24, 0x01	; 1
     d6c:	80 93 d8 01 	sts	0x01D8, r24
		}

		if(flash_running == 0){
     d70:	80 91 d7 01 	lds	r24, 0x01D7
     d74:	88 23       	and	r24, r24
     d76:	49 f0       	breq	.+18     	; 0xd8a <LightHouse_Update+0x6c>
			yellow_signal = yellow_command;
			}
		else if (yellow_count < yellow_command && yellow_command < 10){
     d78:	80 91 b1 01 	lds	r24, 0x01B1
     d7c:	90 e0       	ldi	r25, 0x00	; 0
     d7e:	86 17       	cp	r24, r22
     d80:	97 07       	cpc	r25, r23
     d82:	3c f5       	brge	.+78     	; 0xdd2 <LightHouse_Update+0xb4>
     d84:	6a 30       	cpi	r22, 0x0A	; 10
     d86:	71 05       	cpc	r23, r1
     d88:	24 f5       	brge	.+72     	; 0xdd2 <LightHouse_Update+0xb4>
			yellow_signal = yellow_command;
     d8a:	60 93 dc 01 	sts	0x01DC, r22
     d8e:	21 c0       	rjmp	.+66     	; 0xdd2 <LightHouse_Update+0xb4>
			}
		}

	else if (0 != green_command){
     d90:	41 15       	cp	r20, r1
     d92:	51 05       	cpc	r21, r1
     d94:	c1 f0       	breq	.+48     	; 0xdc6 <LightHouse_Update+0xa8>
				if (green_command > 9 ){
     d96:	4a 30       	cpi	r20, 0x0A	; 10
     d98:	51 05       	cpc	r21, r1
     d9a:	14 f0       	brlt	.+4      	; 0xda0 <LightHouse_Update+0x82>
			next_light_state = GREEN_sollid ;
     d9c:	86 e0       	ldi	r24, 0x06	; 6
     d9e:	01 c0       	rjmp	.+2      	; 0xda2 <LightHouse_Update+0x84>
		}
		else{	
		next_light_state = GREEN_flash;
     da0:	82 e0       	ldi	r24, 0x02	; 2
     da2:	80 93 d8 01 	sts	0x01D8, r24
		}

		if(flash_running == 0){
     da6:	80 91 d7 01 	lds	r24, 0x01D7
     daa:	88 23       	and	r24, r24
     dac:	49 f0       	breq	.+18     	; 0xdc0 <LightHouse_Update+0xa2>
			green_signal = green_command;
			}
		else if (green_count < green_command && green_command < 10){
     dae:	80 91 db 01 	lds	r24, 0x01DB
     db2:	90 e0       	ldi	r25, 0x00	; 0
     db4:	84 17       	cp	r24, r20
     db6:	95 07       	cpc	r25, r21
     db8:	64 f4       	brge	.+24     	; 0xdd2 <LightHouse_Update+0xb4>
     dba:	4a 30       	cpi	r20, 0x0A	; 10
     dbc:	51 05       	cpc	r21, r1
     dbe:	4c f4       	brge	.+18     	; 0xdd2 <LightHouse_Update+0xb4>
			green_signal = green_command;
     dc0:	40 93 ad 01 	sts	0x01AD, r20
     dc4:	06 c0       	rjmp	.+12     	; 0xdd2 <LightHouse_Update+0xb4>
			}
		}
	else {
			red_signal = 0;
     dc6:	10 92 dd 01 	sts	0x01DD, r1
			yellow_signal = 0;
     dca:	10 92 dc 01 	sts	0x01DC, r1
			green_signal = 0;
     dce:	10 92 ad 01 	sts	0x01AD, r1

	}
	

	if (flash_running == 0){
     dd2:	80 91 d7 01 	lds	r24, 0x01D7
     dd6:	88 23       	and	r24, r24
     dd8:	89 f4       	brne	.+34     	; 0xdfc <LightHouse_Update+0xde>

		if (solid_running == 1){
     dda:	80 91 d9 01 	lds	r24, 0x01D9
     dde:	81 30       	cpi	r24, 0x01	; 1
     de0:	49 f4       	brne	.+18     	; 0xdf4 <LightHouse_Update+0xd6>
			if (next_light_state != light_state){
     de2:	90 91 d8 01 	lds	r25, 0x01D8
     de6:	80 91 bb 01 	lds	r24, 0x01BB
     dea:	98 17       	cp	r25, r24
     dec:	19 f0       	breq	.+6      	; 0xdf4 <LightHouse_Update+0xd6>
				next_light_state = OFF_ALL;
     dee:	87 e0       	ldi	r24, 0x07	; 7
     df0:	80 93 d8 01 	sts	0x01D8, r24
			}
		}

		light_state = next_light_state ;
     df4:	80 91 d8 01 	lds	r24, 0x01D8
     df8:	80 93 bb 01 	sts	0x01BB, r24

	}



	switch (light_state)
     dfc:	30 91 bb 01 	lds	r19, 0x01BB
     e00:	34 30       	cpi	r19, 0x04	; 4
     e02:	c9 f0       	breq	.+50     	; 0xe36 <LightHouse_Update+0x118>
     e04:	35 30       	cpi	r19, 0x05	; 5
     e06:	48 f4       	brcc	.+18     	; 0xe1a <LightHouse_Update+0xfc>
     e08:	31 30       	cpi	r19, 0x01	; 1
     e0a:	09 f4       	brne	.+2      	; 0xe0e <LightHouse_Update+0xf0>
     e0c:	4d c0       	rjmp	.+154    	; 0xea8 <LightHouse_Update+0x18a>
     e0e:	31 30       	cpi	r19, 0x01	; 1
     e10:	d0 f0       	brcs	.+52     	; 0xe46 <LightHouse_Update+0x128>
     e12:	32 30       	cpi	r19, 0x02	; 2
     e14:	09 f0       	breq	.+2      	; 0xe18 <LightHouse_Update+0xfa>
     e16:	a3 c0       	rjmp	.+326    	; 0xf5e <LightHouse_Update+0x240>
     e18:	79 c0       	rjmp	.+242    	; 0xf0c <LightHouse_Update+0x1ee>
     e1a:	36 30       	cpi	r19, 0x06	; 6
     e1c:	09 f4       	brne	.+2      	; 0xe20 <LightHouse_Update+0x102>
     e1e:	6b c0       	rjmp	.+214    	; 0xef6 <LightHouse_Update+0x1d8>
     e20:	36 30       	cpi	r19, 0x06	; 6
     e22:	d0 f1       	brcs	.+116    	; 0xe98 <LightHouse_Update+0x17a>
     e24:	37 30       	cpi	r19, 0x07	; 7
     e26:	09 f0       	breq	.+2      	; 0xe2a <LightHouse_Update+0x10c>
     e28:	9a c0       	rjmp	.+308    	; 0xf5e <LightHouse_Update+0x240>
	{
		case OFF_ALL:
			INT_RED_OFF;
     e2a:	11 98       	cbi	0x02, 1	; 2
			INT_YELLOW_OFF;
     e2c:	12 98       	cbi	0x02, 2	; 2
			INT_GREEN_OFF;
     e2e:	13 98       	cbi	0x02, 3	; 2
			solid_running = 0;
     e30:	10 92 d9 01 	sts	0x01D9, r1
     e34:	08 95       	ret
			break;

		case RED_sollid:
			INT_RED_ON;
     e36:	11 9a       	sbi	0x02, 1	; 2
			INT_YELLOW_OFF;
     e38:	12 98       	cbi	0x02, 2	; 2
			INT_GREEN_OFF;
     e3a:	13 98       	cbi	0x02, 3	; 2
			yellow_signal = 0;
     e3c:	10 92 dc 01 	sts	0x01DC, r1
			green_signal = 0;
     e40:	10 92 ad 01 	sts	0x01AD, r1
     e44:	5f c0       	rjmp	.+190    	; 0xf04 <LightHouse_Update+0x1e6>
			solid_running = 1;
			break;

		case RED_flash:
			yellow_signal = 0;
     e46:	10 92 dc 01 	sts	0x01DC, r1
			green_signal = 0;
     e4a:	10 92 ad 01 	sts	0x01AD, r1
			flash_running = 1;
     e4e:	91 e0       	ldi	r25, 0x01	; 1
     e50:	90 93 d7 01 	sts	0x01D7, r25
			switch (red_state) {
     e54:	80 91 da 01 	lds	r24, 0x01DA
     e58:	88 23       	and	r24, r24
     e5a:	39 f0       	breq	.+14     	; 0xe6a <LightHouse_Update+0x14c>
     e5c:	81 30       	cpi	r24, 0x01	; 1
     e5e:	09 f0       	breq	.+2      	; 0xe62 <LightHouse_Update+0x144>
     e60:	81 c0       	rjmp	.+258    	; 0xf64 <LightHouse_Update+0x246>
				case RED_STATE_ON:
					red_state = RED_STATE_OFF;
     e62:	10 92 da 01 	sts	0x01DA, r1
					INT_RED_OFF;
     e66:	11 98       	cbi	0x02, 1	; 2
     e68:	08 95       	ret
					break;

				case RED_STATE_OFF:
					red_count++;
     e6a:	20 91 bc 01 	lds	r18, 0x01BC
     e6e:	2f 5f       	subi	r18, 0xFF	; 255
     e70:	20 93 bc 01 	sts	0x01BC, r18
					if (red_count <= red_signal) {
     e74:	80 91 dd 01 	lds	r24, 0x01DD
     e78:	82 17       	cp	r24, r18
     e7a:	20 f0       	brcs	.+8      	; 0xe84 <LightHouse_Update+0x166>
						INT_RED_ON;
     e7c:	11 9a       	sbi	0x02, 1	; 2
						red_state = RED_STATE_ON;
     e7e:	90 93 da 01 	sts	0x01DA, r25
     e82:	08 95       	ret
					}
					else if (red_count > red_signal + RED_DELAY) {
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	90 e0       	ldi	r25, 0x00	; 0
     e88:	04 96       	adiw	r24, 0x04	; 4
     e8a:	82 17       	cp	r24, r18
     e8c:	93 07       	cpc	r25, r19
     e8e:	0c f0       	brlt	.+2      	; 0xe92 <LightHouse_Update+0x174>
     e90:	69 c0       	rjmp	.+210    	; 0xf64 <LightHouse_Update+0x246>
						red_count = 0;
     e92:	10 92 bc 01 	sts	0x01BC, r1
     e96:	60 c0       	rjmp	.+192    	; 0xf58 <LightHouse_Update+0x23a>
					break;
			}
			break;

		case YELLOW_sollid:
			red_signal = 0;
     e98:	10 92 dd 01 	sts	0x01DD, r1
			green_signal = 0;
     e9c:	10 92 ad 01 	sts	0x01AD, r1
			INT_RED_OFF;
     ea0:	11 98       	cbi	0x02, 1	; 2
			INT_YELLOW_ON;
     ea2:	12 9a       	sbi	0x02, 2	; 2
			INT_GREEN_OFF;
     ea4:	13 98       	cbi	0x02, 3	; 2
     ea6:	2e c0       	rjmp	.+92     	; 0xf04 <LightHouse_Update+0x1e6>
			solid_running = 1;
			break;

		case YELLOW_flash:
			red_signal = 0;
     ea8:	10 92 dd 01 	sts	0x01DD, r1
			green_signal = 0;
     eac:	10 92 ad 01 	sts	0x01AD, r1
			flash_running = 1;
     eb0:	30 93 d7 01 	sts	0x01D7, r19
			switch (yellow_state) {
     eb4:	80 91 af 01 	lds	r24, 0x01AF
     eb8:	88 23       	and	r24, r24
     eba:	39 f0       	breq	.+14     	; 0xeca <LightHouse_Update+0x1ac>
     ebc:	81 30       	cpi	r24, 0x01	; 1
     ebe:	09 f0       	breq	.+2      	; 0xec2 <LightHouse_Update+0x1a4>
     ec0:	51 c0       	rjmp	.+162    	; 0xf64 <LightHouse_Update+0x246>
				case YELLOW_STATE_ON:
					yellow_state = YELLOW_STATE_OFF;
     ec2:	10 92 af 01 	sts	0x01AF, r1
					INT_YELLOW_OFF;
     ec6:	12 98       	cbi	0x02, 2	; 2
     ec8:	08 95       	ret
					break;

				case YELLOW_STATE_OFF:
					yellow_count++;
     eca:	20 91 b1 01 	lds	r18, 0x01B1
     ece:	2f 5f       	subi	r18, 0xFF	; 255
     ed0:	20 93 b1 01 	sts	0x01B1, r18
					if (yellow_count <= yellow_signal) {
     ed4:	80 91 dc 01 	lds	r24, 0x01DC
     ed8:	82 17       	cp	r24, r18
     eda:	20 f0       	brcs	.+8      	; 0xee4 <LightHouse_Update+0x1c6>
						INT_YELLOW_ON;
     edc:	12 9a       	sbi	0x02, 2	; 2
						yellow_state = YELLOW_STATE_ON;
     ede:	30 93 af 01 	sts	0x01AF, r19
     ee2:	08 95       	ret
					}
					else if (yellow_count > yellow_signal + YELLOW_DELAY) {
     ee4:	30 e0       	ldi	r19, 0x00	; 0
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	04 96       	adiw	r24, 0x04	; 4
     eea:	82 17       	cp	r24, r18
     eec:	93 07       	cpc	r25, r19
     eee:	d4 f5       	brge	.+116    	; 0xf64 <LightHouse_Update+0x246>
						yellow_count = 0;
     ef0:	10 92 b1 01 	sts	0x01B1, r1
     ef4:	31 c0       	rjmp	.+98     	; 0xf58 <LightHouse_Update+0x23a>
			}
			break;


		case GREEN_sollid:
			INT_RED_OFF;
     ef6:	11 98       	cbi	0x02, 1	; 2
			INT_YELLOW_OFF;
     ef8:	12 98       	cbi	0x02, 2	; 2
			INT_GREEN_ON;
     efa:	13 9a       	sbi	0x02, 3	; 2
			red_signal = 0;
     efc:	10 92 dd 01 	sts	0x01DD, r1
			yellow_signal = 0;
     f00:	10 92 dc 01 	sts	0x01DC, r1
			solid_running = 1;
     f04:	81 e0       	ldi	r24, 0x01	; 1
     f06:	80 93 d9 01 	sts	0x01D9, r24
     f0a:	08 95       	ret
			break;

		case GREEN_flash:
			red_signal = 0;
     f0c:	10 92 dd 01 	sts	0x01DD, r1
			yellow_signal = 0;
     f10:	10 92 dc 01 	sts	0x01DC, r1
			flash_running = 1;
     f14:	91 e0       	ldi	r25, 0x01	; 1
     f16:	90 93 d7 01 	sts	0x01D7, r25
			switch (green_state) {
     f1a:	80 91 cb 01 	lds	r24, 0x01CB
     f1e:	88 23       	and	r24, r24
     f20:	31 f0       	breq	.+12     	; 0xf2e <LightHouse_Update+0x210>
     f22:	81 30       	cpi	r24, 0x01	; 1
     f24:	f9 f4       	brne	.+62     	; 0xf64 <LightHouse_Update+0x246>
				case GREEN_STATE_ON:
					green_state = GREEN_STATE_OFF;
     f26:	10 92 cb 01 	sts	0x01CB, r1
					INT_GREEN_OFF;
     f2a:	13 98       	cbi	0x02, 3	; 2
     f2c:	08 95       	ret
					break;

				case GREEN_STATE_OFF:
					green_count++;
     f2e:	20 91 db 01 	lds	r18, 0x01DB
     f32:	2f 5f       	subi	r18, 0xFF	; 255
     f34:	20 93 db 01 	sts	0x01DB, r18
					if (green_count <= green_signal) {
     f38:	80 91 ad 01 	lds	r24, 0x01AD
     f3c:	82 17       	cp	r24, r18
     f3e:	20 f0       	brcs	.+8      	; 0xf48 <LightHouse_Update+0x22a>
						INT_GREEN_ON;
     f40:	13 9a       	sbi	0x02, 3	; 2
						green_state = GREEN_STATE_ON;
     f42:	90 93 cb 01 	sts	0x01CB, r25
     f46:	08 95       	ret
					}
					else if (green_count > green_signal + GREEN_DELAY) {
     f48:	30 e0       	ldi	r19, 0x00	; 0
     f4a:	90 e0       	ldi	r25, 0x00	; 0
     f4c:	04 96       	adiw	r24, 0x04	; 4
     f4e:	82 17       	cp	r24, r18
     f50:	93 07       	cpc	r25, r19
     f52:	44 f4       	brge	.+16     	; 0xf64 <LightHouse_Update+0x246>
						green_count = 0;
     f54:	10 92 db 01 	sts	0x01DB, r1
						flash_running = 0;
     f58:	10 92 d7 01 	sts	0x01D7, r1
     f5c:	08 95       	ret
					break;
			}
			break;

		default:
			light_state = 1;
     f5e:	81 e0       	ldi	r24, 0x01	; 1
     f60:	80 93 bb 01 	sts	0x01BB, r24
     f64:	08 95       	ret

00000f66 <FroboLightHouse_RED_Update>:

}
void FroboLightHouse_RED_Update(void)
{

}
     f66:	08 95       	ret

00000f68 <FroboLightHouse_YELLOW_Update>:
/***************************************************************************/
void FroboLightHouse_YELLOW_Update(void)
{}
     f68:	08 95       	ret

00000f6a <FroboLightHouse_GREEN_Update>:
/***************************************************************************/
void FroboLightHouse_GREEN_Update(void)
{

}
     f6a:	08 95       	ret

00000f6c <__udivmodhi4>:
     f6c:	aa 1b       	sub	r26, r26
     f6e:	bb 1b       	sub	r27, r27
     f70:	51 e1       	ldi	r21, 0x11	; 17
     f72:	07 c0       	rjmp	.+14     	; 0xf82 <__udivmodhi4_ep>

00000f74 <__udivmodhi4_loop>:
     f74:	aa 1f       	adc	r26, r26
     f76:	bb 1f       	adc	r27, r27
     f78:	a6 17       	cp	r26, r22
     f7a:	b7 07       	cpc	r27, r23
     f7c:	10 f0       	brcs	.+4      	; 0xf82 <__udivmodhi4_ep>
     f7e:	a6 1b       	sub	r26, r22
     f80:	b7 0b       	sbc	r27, r23

00000f82 <__udivmodhi4_ep>:
     f82:	88 1f       	adc	r24, r24
     f84:	99 1f       	adc	r25, r25
     f86:	5a 95       	dec	r21
     f88:	a9 f7       	brne	.-22     	; 0xf74 <__udivmodhi4_loop>
     f8a:	80 95       	com	r24
     f8c:	90 95       	com	r25
     f8e:	bc 01       	movw	r22, r24
     f90:	cd 01       	movw	r24, r26
     f92:	08 95       	ret

00000f94 <atoi>:
     f94:	fc 01       	movw	r30, r24
     f96:	88 27       	eor	r24, r24
     f98:	99 27       	eor	r25, r25
     f9a:	e8 94       	clt
     f9c:	21 91       	ld	r18, Z+
     f9e:	20 32       	cpi	r18, 0x20	; 32
     fa0:	e9 f3       	breq	.-6      	; 0xf9c <atoi+0x8>
     fa2:	29 30       	cpi	r18, 0x09	; 9
     fa4:	10 f0       	brcs	.+4      	; 0xfaa <atoi+0x16>
     fa6:	2e 30       	cpi	r18, 0x0E	; 14
     fa8:	c8 f3       	brcs	.-14     	; 0xf9c <atoi+0x8>
     faa:	2b 32       	cpi	r18, 0x2B	; 43
     fac:	41 f0       	breq	.+16     	; 0xfbe <atoi+0x2a>
     fae:	2d 32       	cpi	r18, 0x2D	; 45
     fb0:	39 f4       	brne	.+14     	; 0xfc0 <atoi+0x2c>
     fb2:	68 94       	set
     fb4:	04 c0       	rjmp	.+8      	; 0xfbe <atoi+0x2a>
     fb6:	0e 94 09 08 	call	0x1012	; 0x1012 <__mulhi_const_10>
     fba:	82 0f       	add	r24, r18
     fbc:	91 1d       	adc	r25, r1
     fbe:	21 91       	ld	r18, Z+
     fc0:	20 53       	subi	r18, 0x30	; 48
     fc2:	2a 30       	cpi	r18, 0x0A	; 10
     fc4:	c0 f3       	brcs	.-16     	; 0xfb6 <atoi+0x22>
     fc6:	1e f4       	brtc	.+6      	; 0xfce <atoi+0x3a>
     fc8:	90 95       	com	r25
     fca:	81 95       	neg	r24
     fcc:	9f 4f       	sbci	r25, 0xFF	; 255
     fce:	08 95       	ret

00000fd0 <itoa>:
     fd0:	fb 01       	movw	r30, r22
     fd2:	9f 01       	movw	r18, r30
     fd4:	e8 94       	clt
     fd6:	42 30       	cpi	r20, 0x02	; 2
     fd8:	c4 f0       	brlt	.+48     	; 0x100a <itoa+0x3a>
     fda:	45 32       	cpi	r20, 0x25	; 37
     fdc:	b4 f4       	brge	.+44     	; 0x100a <itoa+0x3a>
     fde:	4a 30       	cpi	r20, 0x0A	; 10
     fe0:	29 f4       	brne	.+10     	; 0xfec <itoa+0x1c>
     fe2:	97 fb       	bst	r25, 7
     fe4:	1e f4       	brtc	.+6      	; 0xfec <itoa+0x1c>
     fe6:	90 95       	com	r25
     fe8:	81 95       	neg	r24
     fea:	9f 4f       	sbci	r25, 0xFF	; 255
     fec:	64 2f       	mov	r22, r20
     fee:	77 27       	eor	r23, r23
     ff0:	0e 94 b6 07 	call	0xf6c	; 0xf6c <__udivmodhi4>
     ff4:	80 5d       	subi	r24, 0xD0	; 208
     ff6:	8a 33       	cpi	r24, 0x3A	; 58
     ff8:	0c f0       	brlt	.+2      	; 0xffc <itoa+0x2c>
     ffa:	89 5d       	subi	r24, 0xD9	; 217
     ffc:	81 93       	st	Z+, r24
     ffe:	cb 01       	movw	r24, r22
    1000:	00 97       	sbiw	r24, 0x00	; 0
    1002:	a1 f7       	brne	.-24     	; 0xfec <itoa+0x1c>
    1004:	16 f4       	brtc	.+4      	; 0x100a <itoa+0x3a>
    1006:	5d e2       	ldi	r21, 0x2D	; 45
    1008:	51 93       	st	Z+, r21
    100a:	10 82       	st	Z, r1
    100c:	c9 01       	movw	r24, r18
    100e:	0c 94 27 08 	jmp	0x104e	; 0x104e <strrev>

00001012 <__mulhi_const_10>:
    1012:	7a e0       	ldi	r23, 0x0A	; 10
    1014:	97 9f       	mul	r25, r23
    1016:	90 2d       	mov	r25, r0
    1018:	87 9f       	mul	r24, r23
    101a:	80 2d       	mov	r24, r0
    101c:	91 0d       	add	r25, r1
    101e:	11 24       	eor	r1, r1
    1020:	08 95       	ret

00001022 <utoa>:
    1022:	fb 01       	movw	r30, r22
    1024:	9f 01       	movw	r18, r30
    1026:	42 30       	cpi	r20, 0x02	; 2
    1028:	74 f0       	brlt	.+28     	; 0x1046 <utoa+0x24>
    102a:	45 32       	cpi	r20, 0x25	; 37
    102c:	64 f4       	brge	.+24     	; 0x1046 <utoa+0x24>
    102e:	64 2f       	mov	r22, r20
    1030:	77 27       	eor	r23, r23
    1032:	0e 94 b6 07 	call	0xf6c	; 0xf6c <__udivmodhi4>
    1036:	80 5d       	subi	r24, 0xD0	; 208
    1038:	8a 33       	cpi	r24, 0x3A	; 58
    103a:	0c f0       	brlt	.+2      	; 0x103e <utoa+0x1c>
    103c:	89 5d       	subi	r24, 0xD9	; 217
    103e:	81 93       	st	Z+, r24
    1040:	cb 01       	movw	r24, r22
    1042:	00 97       	sbiw	r24, 0x00	; 0
    1044:	a1 f7       	brne	.-24     	; 0x102e <utoa+0xc>
    1046:	10 82       	st	Z, r1
    1048:	c9 01       	movw	r24, r18
    104a:	0c 94 27 08 	jmp	0x104e	; 0x104e <strrev>

0000104e <strrev>:
    104e:	dc 01       	movw	r26, r24
    1050:	fc 01       	movw	r30, r24
    1052:	67 2f       	mov	r22, r23
    1054:	71 91       	ld	r23, Z+
    1056:	77 23       	and	r23, r23
    1058:	e1 f7       	brne	.-8      	; 0x1052 <strrev+0x4>
    105a:	32 97       	sbiw	r30, 0x02	; 2
    105c:	04 c0       	rjmp	.+8      	; 0x1066 <strrev+0x18>
    105e:	7c 91       	ld	r23, X
    1060:	6d 93       	st	X+, r22
    1062:	70 83       	st	Z, r23
    1064:	62 91       	ld	r22, -Z
    1066:	ae 17       	cp	r26, r30
    1068:	bf 07       	cpc	r27, r31
    106a:	c8 f3       	brcs	.-14     	; 0x105e <strrev+0x10>
    106c:	08 95       	ret

0000106e <_exit>:
    106e:	f8 94       	cli

00001070 <__stop_program>:
    1070:	ff cf       	rjmp	.-2      	; 0x1070 <__stop_program>
