# Reading C:/altera/11.1/modelsim_ase/tcl/vsim/pref.tcl 
# do TP2_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied c:\altera\11.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jhon/Documents/Matérias/Organização\ de\ Computadores/programas/TP2 {C:/Users/Jhon/Documents/Matérias/Organização de Computadores/programas/TP2/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Jhon/Documents/Matérias/Organização\ de\ Computadores/programas/TP2 {C:/Users/Jhon/Documents/Matérias/Organização de Computadores/programas/TP2/TB_ALU.v}
# Model Technology ModelSim ALTERA vlog 10.0c Compiler 2011.09 Sep 21 2011
# -- Compiling module TB_ALU
# 
# Top level modules:
# 	TB_ALU
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  TB_ALU
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps TB_ALU 
# Loading work.TB_ALU
# Loading work.ALU
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# ** Note: $finish    : C:/Users/Jhon/Documents/Matérias/Organização de Computadores/programas/TP2/TB_ALU.v(32)
#    Time: 40 ps  Iteration: 0  Instance: /TB_ALU
# 1
# Break in Module TB_ALU at C:/Users/Jhon/Documents/Matérias/Organização de Computadores/programas/TP2/TB_ALU.v line 32
# Simulation Breakpoint: 1
# Break in Module TB_ALU at C:/Users/Jhon/Documents/Matérias/Organização de Computadores/programas/TP2/TB_ALU.v line 32
# MACRO ./TP2_run_msim_rtl_verilog.do PAUSED at line 17
