#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-cpp' 'g++-4.8' '-cc' 'gcc-4.8' '-top' 'pulse_sync' '-debug_access' '+vpi' '-P' 'pli.tab' '+define+COCOTB_SIM=1' '-sverilog' '-timescale=1ns/1ps' '-full64' '-debug' '-load' '/home/listen/Softwares/anaconda3/lib/python3.8/site-packages/cocotb/libs/libcocotbvpi_vcs.so' '/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/test_puls_sync/../../src//ex1_edge_detect_sync.v' '/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/test_puls_sync/../../src//ex1_dual_trig_sync.v' '/home/listen/Database/Workspace/FPGAExperiment/ex1_cross_clock_domain_single_bit/sim/test_puls_sync/../../src//ex1_puls_sync.v'  -static_dbgen_only -daidir=$1 2>&1
