#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon May 22 11:34:50 2017
# Process ID: 4317
# Current directory: /home/tage/git/NoC/programmableCh/dfs/project/project.runs/BD_axi_perf_mon_3_0_synth_1
# Command line: vivado -log BD_axi_perf_mon_3_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_axi_perf_mon_3_0.tcl
# Log file: /home/tage/git/NoC/programmableCh/dfs/project/project.runs/BD_axi_perf_mon_3_0_synth_1/BD_axi_perf_mon_3_0.vds
# Journal file: /home/tage/git/NoC/programmableCh/dfs/project/project.runs/BD_axi_perf_mon_3_0_synth_1/vivado.jou
#-----------------------------------------------------------
source BD_axi_perf_mon_3_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1116.617 ; gain = 204.301 ; free physical = 839 ; free virtual = 123823
INFO: [Synth 8-638] synthesizing module 'BD_axi_perf_mon_3_0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_3_0/synth/BD_axi_perf_mon_3_0.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_top' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:24153]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_advanced' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:12878]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_samp_intl_cnt' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:7111]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_counter' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2767]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_counter' (1#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2767]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_samp_intl_cnt' (2#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:7111]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_axi_interface' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2364]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_axi_interface' (3#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2364]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_register_module' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4703]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync' (4#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized0' (4#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_register_module' (5#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4703]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_interrupt_module' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4181]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_interrupt_module' (6#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4181]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized1' (6#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_glbl_clk_cnt' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4062]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_glbl_clk_cnt' (7#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4062]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo' (8#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_metric_calc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:8212]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized2' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized0' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized1' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized1' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized2' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized2' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized3' (9#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_counter_ovf' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2920]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_counter_ovf' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2920]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized4' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized4' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized5' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized5' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized6' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized6' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized7' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized7' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized8' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized8' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized9' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized9' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized10' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_sync_fifo__parameterized10' (10#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1203]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_metric_calc' (11#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:8212]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_async_fifo' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_async_fifo' (33#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:653]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_mon_fifo__parameterized0' (33#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4345]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_ext_calc' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4538]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_ext_calc' (34#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:4538]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_metric_counters' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:10275]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_metric_sel_n_cnt' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:12249]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_acc_n_incr' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1363]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_counter__parameterized0' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2767]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_counter__parameterized0' (34#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:2767]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_acc_n_incr' (35#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:1363]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_metric_sel_n_cnt' (36#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:12249]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_metric_counters' (37#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:10275]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_samp_metrics_data' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:7235]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_samp_metrics_data' (38#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:7235]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_advanced' (39#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:12878]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_dff_async_reset' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:567]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_dff_async_reset' (40#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:567]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized3' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized3' (40#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized4' [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_cdc_sync__parameterized4' (40#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:67]
INFO: [Synth 8-256] done synthesizing module 'axi_perf_mon_v5_0_12_top' (41#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ipshared/19c4/hdl/axi_perf_mon_v5_0_syn_rfs.v:24153]
INFO: [Synth 8-256] done synthesizing module 'BD_axi_perf_mon_3_0' (42#1) [/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_3_0/synth/BD_axi_perf_mon_3_0.v:64]
Finished RTL Elaboration : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1266.086 ; gain = 353.770 ; free physical = 1424 ; free virtual = 123952
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:16 ; elapsed = 00:01:17 . Memory (MB): peak = 1266.086 ; gain = 353.770 ; free physical = 1389 ; free virtual = 123917
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1597.961 ; gain = 0.000 ; free physical = 1445 ; free virtual = 123977
Finished Constraint Validation : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1597.961 ; gain = 685.645 ; free physical = 947 ; free virtual = 123479
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1597.961 ; gain = 685.645 ; free physical = 947 ; free virtual = 123479
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:32 ; elapsed = 00:01:39 . Memory (MB): peak = 1597.961 ; gain = 685.645 ; free physical = 940 ; free virtual = 123472
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:35 ; elapsed = 00:01:43 . Memory (MB): peak = 1597.961 ; gain = 685.645 ; free physical = 536 ; free virtual = 123065
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:23 ; elapsed = 00:02:34 . Memory (MB): peak = 1597.961 ; gain = 685.645 ; free physical = 1143 ; free virtual = 122733
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                          | RTL Object                         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|axi_perf_mon_v5_0_12_register_module | GEN_METRIC_RAM.Metric_ram_CDCR_reg | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+-------------------------------------+------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|Module Name                      | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives     | 
+---------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+
|axi_perf_mon_v5_0_12_metric_calc | GEN_ARSIZE_FIFO.F1_ARSIZE_NARROW/mem_reg                                      | User Attribute | 32 x 8               | RAM32M x 2     | 
|axi_perf_mon_v5_0_12_metric_calc | F1_AWID_MATCH/mem_reg                                                         | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_perf_mon_v5_0_12_metric_calc | F2_FIRST_WRITE/mem_reg                                                        | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_perf_mon_v5_0_12_metric_calc | F3_WR_LAT_START/mem_reg                                                       | User Attribute | 32 x 33              | RAM32M x 6     | 
|axi_perf_mon_v5_0_12_metric_calc | F4_WR_LAT_END/mem_reg                                                         | User Attribute | 32 x 33              | RAM32M x 6     | 
|axi_perf_mon_v5_0_12_metric_calc | rd_latency_fifo_inst/mem_reg                                                  | User Attribute | 32 x 33              | RAM32M x 6     | 
|axi_perf_mon_v5_0_12_metric_calc | FBC_WR_BEAT_CNT/mem_reg                                                       | User Attribute | 32 x 64              | RAM32M x 11    | 
|axi_perf_mon_v5_0_12_metric_calc | BEAT_CNT_AWID_MATCH/mem_reg                                                   | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_perf_mon_v5_0_12_metric_calc | LAST_CNT_AWID_MATCH/mem_reg                                                   | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|axi_perf_mon_v5_0_12_metric_calc | FSWI_WR_LAST_CNT/mem_reg                                                      | User Attribute | 32 x 32              | RAM32M x 6     | 
|axi_perf_mon_v5_0_12_metric_calc | IDLE_CNT_AWID_MATCH/mem_reg                                                   | User Attribute | 32 x 1               | RAM32X1D x 1   | 
|fifo_generator_v13_1_2           | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 3               | RAM32M x 1     | 
+---------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:34 ; elapsed = 00:02:46 . Memory (MB): peak = 1597.961 ; gain = 685.645 ; free physical = 716 ; free virtual = 122317
Finished Timing Optimization : Time (s): cpu = 00:02:39 ; elapsed = 00:02:51 . Memory (MB): peak = 1650.438 ; gain = 738.121 ; free physical = 515 ; free virtual = 122118
Finished Technology Mapping : Time (s): cpu = 00:02:48 ; elapsed = 00:03:00 . Memory (MB): peak = 1664.945 ; gain = 752.629 ; free physical = 433 ; free virtual = 121672
Finished IO Insertion : Time (s): cpu = 00:02:49 ; elapsed = 00:03:01 . Memory (MB): peak = 1664.945 ; gain = 752.629 ; free physical = 425 ; free virtual = 121612
Finished Renaming Generated Instances : Time (s): cpu = 00:02:49 ; elapsed = 00:03:01 . Memory (MB): peak = 1664.945 ; gain = 752.629 ; free physical = 425 ; free virtual = 121612
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:51 ; elapsed = 00:03:03 . Memory (MB): peak = 1664.945 ; gain = 752.629 ; free physical = 438 ; free virtual = 121596
Finished Renaming Generated Ports : Time (s): cpu = 00:02:51 ; elapsed = 00:03:03 . Memory (MB): peak = 1664.945 ; gain = 752.629 ; free physical = 432 ; free virtual = 121590
Finished Handling Custom Attributes : Time (s): cpu = 00:02:51 ; elapsed = 00:03:03 . Memory (MB): peak = 1664.945 ; gain = 752.629 ; free physical = 437 ; free virtual = 121539
Finished Renaming Generated Nets : Time (s): cpu = 00:02:51 ; elapsed = 00:03:03 . Memory (MB): peak = 1664.945 ; gain = 752.629 ; free physical = 435 ; free virtual = 121536

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   332|
|2     |LUT1     |   387|
|3     |LUT2     |   828|
|4     |LUT3     |   196|
|5     |LUT4     |   703|
|6     |LUT5     |  1112|
|7     |LUT6     |  2162|
|8     |RAM32M   |    38|
|9     |RAM32X1D |     5|
|10    |RAMB18E1 |     1|
|11    |FDCE     |    95|
|12    |FDPE     |    32|
|13    |FDRE     |  4759|
|14    |FDSE     |    77|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:51 ; elapsed = 00:03:03 . Memory (MB): peak = 1664.945 ; gain = 752.629 ; free physical = 435 ; free virtual = 121536
synth_design: Time (s): cpu = 00:02:54 ; elapsed = 00:03:05 . Memory (MB): peak = 2070.133 ; gain = 1047.098 ; free physical = 375 ; free virtual = 120912
