 
****************************************
Report : qor
Design : b18
Version: V-2023.12
Date   : Sun May  5 18:53:04 2024
****************************************


  Timing Path Group 'clock'
  -----------------------------------
  Levels of Logic:              18.00
  Critical Path Length:          0.97
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               8037
  Buf/Inv Cell Count:            1131
  Buf Cell Count:                 274
  Inv Cell Count:                 857
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      7299
  Sequential Cell Count:          738
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     7287.867951
  Noncombinational Area:  3926.160127
  Buf/Inv Area:            675.373999
  Total Buffer Area:           219.45
  Total Inverter Area:         455.92
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             11214.028078
  Design Area:           11214.028078


  Design Rules
  -----------------------------------
  Total Number of Nets:          8697
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ecelvd809.ece.local

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   29.21
  Logic Optimization:                 35.18
  Mapping Optimization:               42.61
  -----------------------------------------
  Overall Compile Time:              164.46
  Overall Compile Wall Clock Time:   103.79

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
