   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"VirtualSerial.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "VirtualSerial.c"
  19              		.section	.text.USB0_0_IRQHandler,"ax",%progbits
  20              		.align	1
  21              		.global	USB0_0_IRQHandler
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	USB0_0_IRQHandler:
  27              	.LFB193:
   1:VirtualSerial.c **** /*
   2:VirtualSerial.c ****              LUFA Library
   3:VirtualSerial.c ****      Copyright (C) Dean Camera, 2014.
   4:VirtualSerial.c **** 
   5:VirtualSerial.c ****   dean [at] fourwalledcubicle [dot] com
   6:VirtualSerial.c ****            www.lufa-lib.org
   7:VirtualSerial.c **** */
   8:VirtualSerial.c **** 
   9:VirtualSerial.c **** /*
  10:VirtualSerial.c ****   Copyright 2014  Dean Camera (dean [at] fourwalledcubicle [dot] com)
  11:VirtualSerial.c **** 
  12:VirtualSerial.c ****   Permission to use, copy, modify, distribute, and sell this
  13:VirtualSerial.c ****   software and its documentation for any purpose is hereby granted
  14:VirtualSerial.c ****   without fee, provided that the above copyright notice appear in
  15:VirtualSerial.c ****   all copies and that both that the copyright notice and this
  16:VirtualSerial.c ****   permission notice and warranty disclaimer appear in supporting
  17:VirtualSerial.c ****   documentation, and that the name of the author not be used in
  18:VirtualSerial.c ****   advertising or publicity pertaining to distribution of the
  19:VirtualSerial.c ****   software without specific, written prior permission.
  20:VirtualSerial.c **** 
  21:VirtualSerial.c ****   The author disclaims all warranties with regard to this
  22:VirtualSerial.c ****   software, including all implied warranties of merchantability
  23:VirtualSerial.c ****   and fitness.  In no event shall the author be liable for any
  24:VirtualSerial.c ****   special, indirect or consequential damages or any damages
  25:VirtualSerial.c ****   whatsoever resulting from loss of use, data or profits, whether
  26:VirtualSerial.c ****   in an action of contract, negligence or other tortious action,
  27:VirtualSerial.c ****   arising out of or in connection with the use or performance of
  28:VirtualSerial.c ****   this software.
  29:VirtualSerial.c **** */
  30:VirtualSerial.c **** 
  31:VirtualSerial.c **** /** \file
  32:VirtualSerial.c ****  *
  33:VirtualSerial.c ****  *  Main source file for the VirtualSerial demo. This file contains the main tasks of
  34:VirtualSerial.c ****  *  the demo and is responsible for the initial application hardware configuration.
  35:VirtualSerial.c ****  */
  36:VirtualSerial.c **** 
  37:VirtualSerial.c **** #include "VirtualSerial.h"
  38:VirtualSerial.c **** 
  39:VirtualSerial.c **** /** LUFA CDC Class driver interface configuration and state information. This structure is
  40:VirtualSerial.c ****  *  passed to all CDC Class driver functions, so that multiple instances of the same class
  41:VirtualSerial.c ****  *  within a device can be differentiated from one another.
  42:VirtualSerial.c ****  */
  43:VirtualSerial.c **** USB_ClassInfo_CDC_Device_t VirtualSerial_CDC_Interface =
  44:VirtualSerial.c **** 	{
  45:VirtualSerial.c **** 		.Config =
  46:VirtualSerial.c **** 			{
  47:VirtualSerial.c **** 				.ControlInterfaceNumber   = INTERFACE_ID_CDC_CCI,
  48:VirtualSerial.c **** 				.DataINEndpoint           =
  49:VirtualSerial.c **** 					{
  50:VirtualSerial.c **** 						.Address          = CDC_TX_EPADDR,
  51:VirtualSerial.c **** 						.Size             = CDC_TXRX_EPSIZE,
  52:VirtualSerial.c **** 						.Banks            = 1,
  53:VirtualSerial.c **** 					},
  54:VirtualSerial.c **** 				.DataOUTEndpoint =
  55:VirtualSerial.c **** 					{
  56:VirtualSerial.c **** 						.Address          = CDC_RX_EPADDR,
  57:VirtualSerial.c **** 						.Size             = CDC_TXRX_EPSIZE,
  58:VirtualSerial.c **** 						.Banks            = 1,
  59:VirtualSerial.c **** 					},
  60:VirtualSerial.c **** 				.NotificationEndpoint =
  61:VirtualSerial.c **** 					{
  62:VirtualSerial.c **** 						.Address          = CDC_NOTIFICATION_EPADDR,
  63:VirtualSerial.c **** 						.Size             = CDC_NOTIFICATION_EPSIZE,
  64:VirtualSerial.c **** 						.Banks            = 1,
  65:VirtualSerial.c **** 					},
  66:VirtualSerial.c **** 			},
  67:VirtualSerial.c **** 	};
  68:VirtualSerial.c **** 
  69:VirtualSerial.c **** uint8_t ep2_buf[64];
  70:VirtualSerial.c **** uint8_t ep3_buf[64];
  71:VirtualSerial.c **** uint8_t ep4_buf[64];
  72:VirtualSerial.c **** 
  73:VirtualSerial.c **** /* USB runtime structure*/
  74:VirtualSerial.c **** XMC_USBD_t USB_runtime =
  75:VirtualSerial.c **** {
  76:VirtualSerial.c ****   .usbd = USB0,
  77:VirtualSerial.c ****   .usbd_max_num_eps = XMC_USBD_MAX_NUM_EPS_6,
  78:VirtualSerial.c ****   .usbd_transfer_mode = XMC_USBD_USE_DMA,
  79:VirtualSerial.c ****   .cb_xmc_device_event = USBD_SignalDeviceEventHandler,
  80:VirtualSerial.c ****   .cb_endpoint_event = USBD_SignalEndpointEvent_Handler
  81:VirtualSerial.c **** 
  82:VirtualSerial.c **** }; 
  83:VirtualSerial.c **** 
  84:VirtualSerial.c **** /*******************************************************************************
  85:VirtualSerial.c **** **                     Public Function Definitions                            **
  86:VirtualSerial.c **** *******************************************************************************/
  87:VirtualSerial.c **** 
  88:VirtualSerial.c **** void USB0_0_IRQHandler(void)
  89:VirtualSerial.c **** {
  28              		.loc 1 89 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 3, -8
  36              		.cfi_offset 14, -4
  90:VirtualSerial.c ****   XMC_USBD_IRQHandler(&USB_runtime);
  37              		.loc 1 90 3 view .LVU1
  38 0002 0248     		ldr	r0, .L3
  39 0004 FFF7FEFF 		bl	XMC_USBD_IRQHandler
  40              	.LVL0:
  91:VirtualSerial.c **** }
  41              		.loc 1 91 1 is_stmt 0 view .LVU2
  42 0008 08BD     		pop	{r3, pc}
  43              	.L4:
  44 000a 00BF     		.align	2
  45              	.L3:
  46 000c 00000000 		.word	.LANCHOR0
  47              		.cfi_endproc
  48              	.LFE193:
  50              		.section	.text.USB_Init,"ax",%progbits
  51              		.align	1
  52              		.global	USB_Init
  53              		.syntax unified
  54              		.thumb
  55              		.thumb_func
  57              	USB_Init:
  58              	.LFB194:
  92:VirtualSerial.c **** 
  93:VirtualSerial.c **** /*The function initializes the USB core layer and register call backs. */
  94:VirtualSerial.c **** void USB_Init(void)
  95:VirtualSerial.c **** {
  59              		.loc 1 95 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63 0000 08B5     		push	{r3, lr}
  64              	.LCFI1:
  65              		.cfi_def_cfa_offset 8
  66              		.cfi_offset 3, -8
  67              		.cfi_offset 14, -4
  96:VirtualSerial.c ****   USBD_Initialize(&USB_runtime);
  68              		.loc 1 96 3 view .LVU4
  69 0002 1648     		ldr	r0, .L9
  70 0004 FFF7FEFF 		bl	USBD_Initialize
  71              	.LVL1:
  97:VirtualSerial.c **** 	
  98:VirtualSerial.c ****   /* Interrupts configuration*/
  99:VirtualSerial.c ****   NVIC_SetPriority(USB0_0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 63, 0));
  72              		.loc 1 99 3 view .LVU5
  73              	.LBB26:
  74              	.LBI26:
  75              		.file 2 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_c
   1:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @version  V5.0.1
   5:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * @date     30. January 2017
   6:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*
   8:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2016 ARM Limited. All rights reserved.
   9:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  10:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  12:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  16:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *
  18:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  24:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  25:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  27:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  28:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  30:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  31:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  34:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  36:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
  39:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  40:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  41:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  44:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  47:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  50:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  53:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  54:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  55:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
  59:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
  61:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
  62:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  63:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  64:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  ( 5U)                                  /*!< [31:16] CMSIS HAL mai
  65:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   ( 0U)                                  /*!< [15:0]  CMSIS HAL sub
  66:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  67:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< CMSIS HAL version num
  68:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  69:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  70:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  71:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  72:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  73:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
  74:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  75:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  76:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  77:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  78:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  79:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  80:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  81:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  82:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  83:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  84:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  85:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  86:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  87:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  88:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  89:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  90:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
  91:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  92:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  93:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
  94:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
  95:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  96:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
  97:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
  98:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  99:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 100:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 101:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 102:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 103:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 104:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 105:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 106:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 107:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 108:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 109:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 110:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 111:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 112:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 113:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 114:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 115:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 116:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 117:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 118:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 119:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 120:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 121:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 122:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 123:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 124:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 125:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 126:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 127:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 128:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 129:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 130:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 131:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 132:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 133:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 134:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 135:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 136:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 137:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 138:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 139:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 140:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 141:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 142:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 143:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 144:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 145:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 146:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 147:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 148:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 149:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 150:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #else
 151:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 152:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 153:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #endif
 154:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #else
 155:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 156:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 157:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 158:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 159:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 160:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 161:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 162:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 163:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 164:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
 165:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 166:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 167:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 168:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 169:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 170:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 171:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 172:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 173:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 174:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 175:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  extern "C" {
 176:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 177:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 178:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 179:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 180:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 181:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 182:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 183:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 184:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 185:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 186:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 187:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 188:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 189:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 190:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 191:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 192:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 193:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 194:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 195:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 196:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 197:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 198:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 199:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 200:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 201:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 202:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 203:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
 204:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 205:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 206:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 207:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 208:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 209:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 210:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 211:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 212:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 213:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 214:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 215:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 216:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
 217:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 218:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
 219:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 220:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 221:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 222:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 223:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 224:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 225:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 226:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 227:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 228:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 229:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 230:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 231:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 232:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 233:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Register contain:
 234:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register
 235:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 236:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 237:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 238:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 239:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 240:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 241:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 242:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 243:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 244:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 245:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
 246:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 247:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 248:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 249:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 250:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 251:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 252:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 253:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 254:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 255:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 256:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 257:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 258:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 259:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 260:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 261:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 262:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 263:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 264:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 265:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 266:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 267:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 268:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 269:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 270:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 271:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } APSR_Type;
 272:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 273:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 274:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 275:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 276:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 277:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 278:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 279:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 280:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 281:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 282:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 283:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 284:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 285:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 286:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 287:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 288:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 289:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 290:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 291:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 292:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 293:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 294:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 295:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 296:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 297:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 298:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 299:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 300:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 301:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 302:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 303:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 304:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 305:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 306:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 307:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 308:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 309:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 310:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 311:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 312:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 313:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 314:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 315:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 316:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 317:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 318:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 319:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 320:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 321:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 322:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 323:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 324:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 325:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 326:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 327:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 328:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 329:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 330:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 331:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 332:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 333:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 334:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 335:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 336:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 337:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 338:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 339:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 340:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 341:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 342:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 343:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 344:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 345:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 346:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 347:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 348:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 349:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 350:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 351:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 352:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 353:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 354:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 355:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 356:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 357:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 358:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 359:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 360:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 361:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 362:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 363:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 364:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 365:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 366:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 367:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 368:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 369:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef union
 370:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 371:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   struct
 372:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 373:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 374:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 375:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 376:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 377:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 378:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 379:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 380:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 381:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 382:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 383:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 384:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 385:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 386:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 387:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 388:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 389:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 390:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 391:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 392:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 393:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 394:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 395:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 396:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 397:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 398:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 399:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 400:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 401:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 402:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 403:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 404:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 405:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 406:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 407:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 408:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 409:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RSERVED1[24U];
 410:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 411:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 412:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 413:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 414:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 415:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 416:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 417:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 418:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 419:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 420:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 421:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 422:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 423:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 424:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 425:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 426:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 427:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 428:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 429:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 430:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 431:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 432:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 433:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 434:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 435:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 436:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 437:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 438:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 439:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 440:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 441:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 442:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 443:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 444:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 445:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 446:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 447:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 448:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 449:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 450:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 451:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 452:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 453:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 454:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 455:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 456:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 457:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 458:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 459:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 460:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 461:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCB_Type;
 462:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 463:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 464:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 465:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 466:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 467:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 468:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 469:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 470:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 471:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 472:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 473:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 474:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 475:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 476:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 477:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 478:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 479:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 480:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 481:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 482:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 483:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 484:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 485:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 486:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 487:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 488:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 489:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 490:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 491:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 492:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 493:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 494:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 495:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 496:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 497:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 498:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 499:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 500:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 501:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 502:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 503:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 504:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 505:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 506:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 507:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 508:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 509:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 510:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 511:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 512:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 513:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 514:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 515:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 516:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 517:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 518:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 519:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 520:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 521:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 522:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 523:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 524:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 525:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 526:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 527:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 528:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 529:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 530:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 531:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 532:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 533:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 534:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 535:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 536:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 537:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 538:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 539:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 540:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 541:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 542:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 543:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 544:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 545:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 546:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 547:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 548:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 549:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 550:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 551:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 552:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 553:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 554:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 555:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 556:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 557:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 558:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 559:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 560:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 561:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 562:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 563:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 564:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 565:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 566:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 567:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 568:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 569:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 570:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 571:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 572:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 573:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 574:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 575:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 576:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 577:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 578:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 579:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 580:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 581:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 582:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 583:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 584:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 585:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 586:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 587:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 588:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 589:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 590:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 591:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 592:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 593:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 594:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 595:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 596:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 597:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 598:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 599:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 600:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 601:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 602:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 603:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 604:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 605:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 606:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 607:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 608:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 609:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 610:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 611:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 612:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 613:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 614:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 615:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 616:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 617:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 618:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 619:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 620:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 621:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 622:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 623:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 624:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 625:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 626:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 627:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 628:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 629:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 630:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 631:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 632:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 633:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 634:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 635:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 636:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 637:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 638:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 639:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 640:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 641:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 642:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 643:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 644:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 645:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 646:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 647:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 648:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 649:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 650:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 651:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 652:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 653:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 654:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 655:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 656:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 657:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 658:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 659:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 660:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 661:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 662:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 663:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 664:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 665:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 666:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 667:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 668:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 669:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 670:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 671:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 672:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 673:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 674:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 675:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 676:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 677:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 678:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 679:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 680:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 681:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 682:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 683:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 684:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 685:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 686:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 687:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 688:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 689:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 690:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 691:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 692:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 693:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 694:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 695:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 696:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 697:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 698:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 699:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 700:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 701:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 702:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 703:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 704:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 705:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 706:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 707:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 708:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 709:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 710:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 711:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 712:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 713:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 714:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 715:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 716:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 717:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 718:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 719:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 720:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 721:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 722:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 723:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 724:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 725:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 726:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 727:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 728:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 729:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 730:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 731:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 732:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 733:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 734:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 735:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 736:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 737:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 738:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 739:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 740:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 741:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 742:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 743:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 744:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 745:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 746:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 747:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 748:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 749:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 750:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 751:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 752:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 753:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 754:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 755:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 756:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 757:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 758:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 759:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 760:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 761:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 762:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 763:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 764:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 765:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 766:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 767:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 768:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 769:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 770:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 771:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 772:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 773:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 774:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 775:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 776:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 777:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 778:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 779:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 780:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 781:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 782:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 783:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 784:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 785:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 786:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 787:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 788:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 789:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 790:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 791:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 792:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 793:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 794:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 795:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 796:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 797:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 798:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 799:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 800:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 801:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 802:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 803:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 804:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 805:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 806:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 807:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 808:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 809:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 810:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 811:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  union
 812:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 813:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 814:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 815:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 816:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 817:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 818:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 819:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 820:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 821:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 822:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 823:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[29U];
 824:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 825:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 826:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 827:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 828:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 829:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 830:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 831:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 832:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 833:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 834:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 835:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 836:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 837:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 838:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 839:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 840:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 841:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 842:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 843:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } ITM_Type;
 844:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 845:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 846:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 847:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 848:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 849:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 850:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 851:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 852:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 853:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 854:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 855:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 856:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 857:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 858:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 859:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 860:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 861:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 862:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 863:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 864:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 865:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 866:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 867:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 868:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 869:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 870:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 871:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 872:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 873:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 874:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 875:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 876:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 877:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 878:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 879:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 880:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 881:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 882:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 883:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 884:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 885:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 886:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 887:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 888:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 889:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 890:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 891:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 892:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 893:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 894:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 895:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 896:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 897:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 898:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 899:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 900:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 901:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 902:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 903:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 904:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 905:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 906:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
 907:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 908:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 909:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
 910:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 911:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
 912:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
 913:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 914:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 915:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 916:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 917:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 918:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 919:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 920:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 921:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 922:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 923:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 924:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 925:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 926:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 927:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 928:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 929:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 930:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 931:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 932:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 933:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 934:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 935:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 936:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 937:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } DWT_Type;
 938:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 939:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 940:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 941:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 942:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 943:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 944:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 945:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 946:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 947:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 948:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 949:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 950:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 951:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 952:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 953:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 954:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 955:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 956:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 957:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 958:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 959:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 960:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 961:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 962:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 963:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 964:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 965:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 966:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 967:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 968:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 969:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 970:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 971:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 972:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 973:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 974:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 975:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 976:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 977:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 978:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 979:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 980:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 981:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 982:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 983:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 984:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 985:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 986:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 987:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 988:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 989:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 990:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 991:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 992:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 993:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 994:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 995:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 996:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 997:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
 998:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 999:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1000:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1001:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1002:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1003:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1004:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1005:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1006:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1007:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1008:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1009:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1010:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1011:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1012:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1013:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1014:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1015:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1016:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1017:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1018:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1019:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1020:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1021:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1022:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1023:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1024:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1025:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1026:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1027:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1028:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1029:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1030:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1031:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1032:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1033:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1034:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1035:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1036:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1037:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1038:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1039:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1040:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1041:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1042:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1043:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1044:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1045:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1046:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1047:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1048:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1049:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1050:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1051:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1052:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1053:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1054:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1055:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1056:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1057:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1058:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1059:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1060:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1061:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1062:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1063:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1064:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1065:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1066:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1067:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1068:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1069:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1070:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1071:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1072:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1073:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1074:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1075:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1076:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1077:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1078:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1079:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1080:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1081:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1082:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1083:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1084:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1085:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } TPI_Type;
1086:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1087:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1088:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1089:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1090:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1091:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1092:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1093:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1094:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1095:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1096:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1097:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1098:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1099:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1100:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1101:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1102:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1103:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1104:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1105:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1106:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1107:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1108:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1109:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1110:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1111:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1112:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1113:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1114:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1115:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1116:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1117:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1118:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1119:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1120:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1121:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1122:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1123:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1124:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1125:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1126:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1127:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1128:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1129:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1130:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1131:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1132:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1133:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1134:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1135:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1136:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1137:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1138:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1139:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1140:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1141:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1142:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1143:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1144:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1145:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1146:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1147:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1148:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1149:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1150:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1151:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1152:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1153:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1154:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1155:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1156:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1157:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1158:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1159:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1160:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1161:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1162:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1163:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1164:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1165:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1166:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1167:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1168:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1169:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1170:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1171:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1172:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1173:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1174:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1175:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1176:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1177:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1178:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1179:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1180:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1181:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1182:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1183:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1184:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1185:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1186:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1187:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1188:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1189:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1190:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1191:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1192:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1193:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1194:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1195:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1196:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1197:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1198:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1199:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1200:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1201:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1202:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1203:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1204:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1205:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1206:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1207:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1208:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1209:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1210:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1211:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1212:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1213:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1214:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1215:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1216:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1217:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1218:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1219:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1220:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1221:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1222:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1223:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1224:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1225:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1226:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1227:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1228:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } MPU_Type;
1229:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1230:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1234:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1237:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1240:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1244:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1247:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1250:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1254:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1258:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1261:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1264:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1268:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1271:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1274:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1277:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1280:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1283:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1286:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1289:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1292:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1295:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1298:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1299:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1300:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1304:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1305:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1306:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1307:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1309:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1310:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1311:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } FPU_Type;
1318:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1319:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1320:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1321:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1322:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1323:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1324:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1325:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1326:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1327:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1328:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1329:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1330:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1331:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1332:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1333:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1334:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1335:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1336:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1337:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1338:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1339:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1340:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1341:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1342:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1343:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1344:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1345:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1346:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1347:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1348:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1349:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1350:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1351:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1352:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1353:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1354:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1355:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1356:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1357:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1358:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1359:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1360:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1361:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1362:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1363:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1364:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1365:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1366:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1367:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1368:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1369:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1370:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1371:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1372:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1373:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1374:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1375:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1376:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1377:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1378:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1379:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1380:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1381:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1382:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1383:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1384:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1385:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1386:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1387:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1388:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1389:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1390:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1391:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1392:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1393:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1394:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1395:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1396:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1397:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1398:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1399:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1400:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1401:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1402:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1403:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1404:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1405:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1406:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1407:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1408:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1409:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1410:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1411:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1412:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1413:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1414:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1415:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** typedef struct
1416:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1417:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1418:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1419:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1420:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1421:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1422:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1423:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1424:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1425:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1426:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1427:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1428:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1429:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1430:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1431:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1432:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1433:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1434:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1435:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1436:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1437:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1438:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1439:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1440:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1441:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1442:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1443:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1444:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1445:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1446:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1447:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1448:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1449:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1450:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1451:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1452:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1453:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1454:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1455:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1456:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1457:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1458:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1459:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1460:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1461:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1462:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1463:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1464:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1465:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1466:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1467:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1468:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1469:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1470:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1471:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1472:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1473:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1474:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1475:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1476:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1477:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1478:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1479:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1480:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1481:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1482:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1483:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1484:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1485:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1486:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1487:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1488:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1489:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1490:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1491:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1492:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1493:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1494:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1495:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1496:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1497:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1498:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1499:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1500:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1501:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1502:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1503:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1504:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1505:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1506:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1507:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1508:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1509:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1510:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1511:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1512:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1513:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1514:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1515:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1516:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1517:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1518:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1519:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1520:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1521:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1522:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1523:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1524:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1525:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1526:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1527:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1528:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1529:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1530:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1531:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1532:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1533:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1534:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1535:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1536:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1537:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1538:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1539:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1540:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1541:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1542:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1543:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1544:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1545:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1546:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1547:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1548:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1549:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1550:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1551:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1552:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1553:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1554:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1555:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1556:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1557:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1558:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1559:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1560:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1561:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1562:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1563:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1564:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1565:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif
1566:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1567:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1568:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1569:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1570:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*@} */
1571:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1572:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1573:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1574:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1575:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1576:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1577:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1578:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1579:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1580:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1581:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1582:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1583:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1584:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** */
1585:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1586:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1587:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1588:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1589:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1590:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1591:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1592:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1593:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   @{
1594:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1595:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1596:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1597:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1598:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1599:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1600:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1601:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1602:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1603:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1604:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1605:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1606:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1607:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1608:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1609:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1610:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1611:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1612:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1613:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1614:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1615:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1616:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1617:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1618:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1619:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #endif
1620:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1621:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #else
1622:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1623:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1624:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1625:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1626:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1627:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1628:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1629:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1630:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1631:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1632:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1633:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1634:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1635:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1636:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1637:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1638:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1639:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1640:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1641:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1642:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1643:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1644:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1645:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1646:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1647:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1648:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1649:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1650:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1651:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1652:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1653:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1654:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1655:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1656:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1657:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1658:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
  76              		.loc 2 1658 26 view .LVU6
  77              	.LBB27:
1659:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1660:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  78              		.loc 2 1660 3 view .LVU7
  79              		.loc 2 1660 26 is_stmt 0 view .LVU8
  80 0008 154B     		ldr	r3, .L9+4
  81 000a DB68     		ldr	r3, [r3, #12]
  82              		.loc 2 1660 11 view .LVU9
  83 000c C3F30223 		ubfx	r3, r3, #8, #3
  84              	.LVL2:
  85              		.loc 2 1660 11 view .LVU10
  86              	.LBE27:
  87              	.LBE26:
  88              	.LBB28:
  89              	.LBI28:
1661:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1662:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1663:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1664:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1665:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1666:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1667:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1668:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1669:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1670:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1671:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1672:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1673:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1674:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1675:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1676:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1677:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1678:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1679:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1680:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1681:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1682:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1683:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1684:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1685:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1686:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1687:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1688:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1689:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1690:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1691:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1692:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1693:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1694:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1695:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1696:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1697:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1698:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1699:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1700:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1701:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1702:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1703:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1704:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1705:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1706:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1707:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1708:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1709:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1710:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1711:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __DSB();
1712:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     __ISB();
1713:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1714:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1715:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1716:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1717:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1718:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1719:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1720:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1721:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1722:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1723:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1724:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1725:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1726:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1727:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1728:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1729:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1730:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1731:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1732:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1733:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1734:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1735:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1736:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1737:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1738:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1739:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1740:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1741:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1742:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1743:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1744:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1745:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1746:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1747:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1748:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1749:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1750:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1751:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1752:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1753:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1754:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1755:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1756:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1757:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1758:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1759:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1760:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1761:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1762:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1763:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) &
1764:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1765:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1766:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1767:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1768:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1769:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1770:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1771:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1772:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1773:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1774:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1775:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1776:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1777:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1778:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1779:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1780:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)(int32
1781:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1782:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1783:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1784:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(0U);
1785:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1786:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1787:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1788:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1789:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1790:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1791:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1792:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1793:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1794:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1795:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1796:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1797:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1798:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1799:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1800:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1801:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1802:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1803:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1804:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1805:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1806:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BI
1807:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1808:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1809:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1810:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1811:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1812:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1813:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1814:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1815:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1816:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1817:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1818:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1819:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1820:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1821:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1822:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1823:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1824:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1825:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)(int32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS))
1826:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1827:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   else
1828:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
1829:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS))
1830:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
1831:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** }
1832:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1833:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1834:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** /**
1835:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1836:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1837:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1838:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1839:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1840:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1841:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1842:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1843:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1844:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****  */
1845:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
  90              		.loc 2 1845 26 is_stmt 1 view .LVU11
  91              	.LBB29:
1846:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
1847:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  92              		.loc 2 1847 3 view .LVU12
1848:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
  93              		.loc 2 1848 3 view .LVU13
1849:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
  94              		.loc 2 1849 3 view .LVU14
1850:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1851:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  95              		.loc 2 1851 3 view .LVU15
  96              		.loc 2 1851 31 is_stmt 0 view .LVU16
  97 0010 C3F10701 		rsb	r1, r3, #7
  98              		.loc 2 1851 23 view .LVU17
  99 0014 0629     		cmp	r1, #6
 100 0016 28BF     		it	cs
 101 0018 0621     		movcs	r1, #6
 102              	.LVL3:
1852:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 103              		.loc 2 1852 3 is_stmt 1 view .LVU18
 104              		.loc 2 1852 44 is_stmt 0 view .LVU19
 105 001a 9A1D     		adds	r2, r3, #6
 106              		.loc 2 1852 109 view .LVU20
 107 001c 062A     		cmp	r2, #6
 108              		.loc 2 1852 109 discriminator 1 view .LVU21
 109 001e 8CBF     		ite	hi
 110 0020 03F1FF32 		addhi	r2, r3, #-1
 111              		.loc 2 1852 109 discriminator 2 view .LVU22
 112 0024 0022     		movls	r2, #0
 113              	.LVL4:
1853:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** 
1854:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   return (
 114              		.loc 2 1854 3 is_stmt 1 view .LVU23
 115              		.loc 2 1854 3 is_stmt 0 view .LVU24
 116              	.LBE29:
 117              	.LBE28:
 118              	.LBB31:
 119              	.LBI31:
1798:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 120              		.loc 2 1798 22 is_stmt 1 view .LVU25
 121              	.LBB32:
1800:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 122              		.loc 2 1800 3 view .LVU26
1802:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 123              		.loc 2 1802 5 view .LVU27
 124              	.LBE32:
 125              	.LBE31:
 126              	.LBB34:
 127              	.LBB30:
1855:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 128              		.loc 2 1855 30 is_stmt 0 view .LVU28
 129 0026 4FF0FF33 		mov	r3, #-1
 130 002a 8B40     		lsls	r3, r3, r1
 131 002c DB43     		mvns	r3, r3
 132              		.loc 2 1855 82 view .LVU29
 133 002e 9340     		lsls	r3, r3, r2
 134              	.LVL5:
 135              		.loc 2 1855 82 view .LVU30
 136              	.LBE30:
 137              	.LBE34:
 138              	.LBB35:
 139              	.LBB33:
1802:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 140              		.loc 2 1802 57 view .LVU31
 141 0030 9B00     		lsls	r3, r3, #2
 142              	.LVL6:
1802:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 143              		.loc 2 1802 57 view .LVU32
 144 0032 DBB2     		uxtb	r3, r3
1802:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 145              		.loc 2 1802 55 view .LVU33
 146 0034 0B4A     		ldr	r2, .L9+8
 147              	.LVL7:
1802:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 148              		.loc 2 1802 55 view .LVU34
 149 0036 82F86B33 		strb	r3, [r2, #875]
 150              	.LVL8:
1802:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 151              		.loc 2 1802 55 view .LVU35
 152              	.LBE33:
 153              	.LBE35:
 100:VirtualSerial.c ****   NVIC_ClearPendingIRQ(USB0_0_IRQn);
 154              		.loc 1 100 3 is_stmt 1 view .LVU36
 155              	.LBB36:
 156              	.LBI36:
1759:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 157              		.loc 2 1759 22 view .LVU37
 158              	.LBB37:
1761:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 159              		.loc 2 1761 3 view .LVU38
1763:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 160              		.loc 2 1763 5 view .LVU39
1763:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 161              		.loc 2 1763 52 is_stmt 0 view .LVU40
 162 003a 4FF40063 		mov	r3, #2048
 163 003e C2F88C31 		str	r3, [r2, #396]
 164              	.LVL9:
1763:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 165              		.loc 2 1763 52 view .LVU41
 166              	.LBE37:
 167              	.LBE36:
 101:VirtualSerial.c ****   NVIC_EnableIRQ(USB0_0_IRQn);
 168              		.loc 1 101 3 is_stmt 1 view .LVU42
 169              	.LBB38:
 170              	.LBI38:
1670:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h **** {
 171              		.loc 2 1670 22 view .LVU43
 172              	.LBB39:
1672:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   {
 173              		.loc 2 1672 3 view .LVU44
1674:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 174              		.loc 2 1674 5 view .LVU45
1674:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 175              		.loc 2 1674 52 is_stmt 0 view .LVU46
 176 0042 D360     		str	r3, [r2, #12]
 177              	.LVL10:
1674:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Include/core_cm4.h ****   }
 178              		.loc 2 1674 52 view .LVU47
 179              	.LBE39:
 180              	.LBE38:
 102:VirtualSerial.c **** 
 103:VirtualSerial.c ****   /* LUFA Class Line Encoding*/
 104:VirtualSerial.c ****   VirtualSerial_CDC_Interface.State.LineEncoding.BaudRateBPS = 9600;
 181              		.loc 1 104 3 is_stmt 1 view .LVU48
 182              		.loc 1 104 62 is_stmt 0 view .LVU49
 183 0044 054B     		ldr	r3, .L9
 184 0046 4FF41652 		mov	r2, #9600
 185 004a 9A62     		str	r2, [r3, #40]
 105:VirtualSerial.c ****   VirtualSerial_CDC_Interface.State.LineEncoding.DataBits = 8;
 186              		.loc 1 105 3 is_stmt 1 view .LVU50
 187              		.loc 1 105 59 is_stmt 0 view .LVU51
 188 004c 0822     		movs	r2, #8
 189 004e 83F82E20 		strb	r2, [r3, #46]
 106:VirtualSerial.c **** 
 107:VirtualSerial.c ****   /* USB Connection*/
 108:VirtualSerial.c ****   USB_Attach();
 190              		.loc 1 108 3 is_stmt 1 view .LVU52
 191              	.LBB40:
 192              	.LBI40:
 193              		.file 3 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/
   1:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** /*
   2:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              LUFA Library
   3:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****      Copyright (C) Dean Camera, 2014.
   4:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
   5:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   dean [at] fourwalledcubicle [dot] com
   6:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****            www.lufa-lib.org
   7:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** */
   8:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
   9:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** /*
  10:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   Copyright 2014  Dean Camera (dean [at] fourwalledcubicle [dot] com)
  11:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  12:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   Permission to use, copy, modify, distribute, and sell this
  13:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   software and its documentation for any purpose is hereby granted
  14:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   without fee, provided that the above copyright notice appear in
  15:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   all copies and that both that the copyright notice and this
  16:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   permission notice and warranty disclaimer appear in supporting
  17:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   documentation, and that the name of the author not be used in
  18:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   advertising or publicity pertaining to distribution of the
  19:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   software without specific, written prior permission.
  20:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  21:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   The author disclaims all warranties with regard to this
  22:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   software, including all implied warranties of merchantability
  23:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   and fitness.  In no event shall the author be liable for any
  24:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   special, indirect or consequential damages or any damages
  25:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   whatsoever resulting from loss of use, data or profits, whether
  26:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   in an action of contract, negligence or other tortious action,
  27:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   arising out of or in connection with the use or performance of
  28:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****   this software.
  29:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** */
  30:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  31:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** /** \file
  32:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *  \brief USB Controller definitions for the Infineon XMC4000 microcontrollers.
  33:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *  \copydetails Group_USBManagement_XMC4000
  34:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *
  35:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *  \note This file should not be included directly. It is automatically included as needed by the 
  36:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *        dispatch header located in USB/USB.h.
  37:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  */
  38:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  39:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** /** \ingroup Group_USBManagement
  40:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *  \defgroup Group_USBManagement_XMC4000 USB Interface Management (XMC4000)
  41:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *  \brief USB Controller definitions for the Infineon XMC4000 microcontrollers.
  42:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *
  43:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *  Functions, macros, variables, enums and types related to the setup and management of the USB in
  44:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *
  45:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  *  @{
  46:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****  */
  47:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  48:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** #ifndef __USBCONTROLLER_XMC4000_H__
  49:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** #define __USBCONTROLLER_XMC4000_H__
  50:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****         
  51:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****     /* Includes: */
  52:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****     #include <xmc_usbd.h>
  53:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		#include "../../Common/Common.h"
  54:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		#include "../USBMode.h"
  55:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		#include "../Events.h"
  56:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		#include "../USBTask.h"
  57:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		#include "../USBInterrupt.h"
  58:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  59:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 	/* Enable C linkage for C++ Compilers: */
  60:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		#if defined(__cplusplus)
  61:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			extern "C" {
  62:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		#endif
  63:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  64:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 	/* Preprocessor Checks and Defines: */
  65:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		#if !defined(__INCLUDE_FROM_USB_DRIVER)
  66:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			#error Do not include this file directly. Include USB/USB.h instead.
  67:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		#endif
  68:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  69:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 	/* Public Interface - May be used in end-application: */
  70:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		/* Macros: */
  71:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             #define NO_COPY_DRIVER 0
  72:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  73:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             #define NUM_INTERFACES 1
  74:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****         
  75:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		/* Macros: */        
  76:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			#if (!defined(MAX_ENDPOINT_INDEX) && !defined(CONTROL_ONLY_DEVICE)) || defined(__DOXYGEN__)
  77:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 				/** Total number of endpoints (including the default control endpoint at address 0) which may
  78:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 				 *  be used in the device. 
  79:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 				 */
  80:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 				#define ENDPOINT_TOTAL_ENDPOINTS            7
  81:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			#else
  82:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 				#if defined(CONTROL_ONLY_DEVICE)
  83:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 					#define ENDPOINT_TOTAL_ENDPOINTS        1
  84:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 				#else
  85:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 					#define ENDPOINT_TOTAL_ENDPOINTS        (MAX_ENDPOINT_INDEX + 1)
  86:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 				#endif
  87:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			#endif
  88:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
  89:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             /**
  90:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              * \brief State machine of Endpoint 0
  91:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              */
  92:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             typedef enum EP0_State 
  93:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             {
  94:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 DISCONNECT, /**< Device is disconnected */
  95:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 IDLE, /**< Endpoint 0 is in IDLE state */
  96:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 IN_DATA, /**< Endpoint 0 is sending data */
  97:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 IN_STATUS, /**< Endpoint 0 sends a acknowledge to the host */
  98:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 OUT_DATA, /**< Endpoint 0 is reading data from the host */
  99:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 OUT_STATUS /**< Endpoint 0 waits for an acknowledge from the host */
 100:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             } EP0_State_t;
 101:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 102:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 						/* Anonymous structure/union guard start */
 103:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 						#if defined (__CC_ARM)
 104:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 							#pragma push
 105:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 							#pragma anon_unions
 106:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 						#elif defined (__TASKING__)
 107:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 							#pragma warning 586
 108:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 						#endif
 109:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 						
 110:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             /**
 111:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              * \brief USBD Endpoint
 112:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              *
 113:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              * Type define for a USBD Enpoint. This structure represents an endpoint. It contains a
 114:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              * - control the state of the endpoint
 115:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              * - manage the data buffer
 116:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              *
 117:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              */
 118:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             typedef struct USBD_Endpoint 
 119:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             {
 120:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /**
 121:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                  * \name Endpoint Parameters
 122:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                  */
 123:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /*@{*/
 124:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 union {
 125:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                     uint32_t Address:8; /**< Full device address (including direction)  */
 126:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                     struct {
 127:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                         uint32_t Number:4; /**< Endpoint number */
 128:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                         uint32_t :3;
 129:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                         uint32_t Direction:1; /**< Endpoint direction */
 130:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                     };
 131:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 132:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 };
 133:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 134:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /* Endpoint flags */
 135:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t IsConfigured:1; /**< Flag showing that the endpoint is configured */
 136:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t IsEnabled:1; /**< Flag showing that the endpoint is enabled */
 137:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t IsHalted:1; /**< Flag showing that the endpoint is halted */
 138:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 volatile uint32_t OutInUse:1; /**< Flag showing that the endpoint is in use as out 
 139:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 volatile uint32_t InInUse:1; /**< Flag showing that the endpoint is in use as in */
 140:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 volatile uint32_t IsOutRecieved:1; /**< Flag showing that an out packet has been re
 141:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t MaxPacketSize:7; /**< Maximum packet size for the endpoint */
 142:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /*@}*/
 143:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 144:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /**
 145:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                  * \name Out endpoint buffer management
 146:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                  */
 147:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /*@{*/
 148:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t OutBytesAvailable; /**< Amount of data in the out buffer */
 149:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t OutOffset; /**< Amount of data that have been read from the buffer */
 150:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t *OutBuffer; /**< Address of the out buffer */
 151:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t OutBufferLength; /**< Length of the out buffer */
 152:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /*@}*/
 153:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 154:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /**
 155:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                  * \name In endpoint buffer management
 156:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                  */
 157:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /*@{*/
 158:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t InBytesAvailable; /**< Amount of data written into the buffer */
 159:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t *InBuffer; /**< Address of in Buffer */
 160:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t InBufferLength; /**< Length of the in buffer */
 161:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint32_t InDataLeft; /**< Data left in the in buffer to send */
 162:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t* InDataBuffer; /**< Current start address of the in buffer */
 163:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 /*@}*/
 164:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             } USBD_Endpoint_t;
 165:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 166:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             /** \brief USBD Device
 167:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              *
 168:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              * Type define for an USB Device. This structure contains the all data of the device fo
 169:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              * Especially the data of the endpoints are stored inside.
 170:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****              */
 171:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             typedef struct USBD_Device 
 172:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             {            
 173:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 XMC_USBD_DRIVER_t *Driver; /**< USB device controller driver structure */
 174:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 USBD_Endpoint_t Endpoints[ENDPOINT_TOTAL_ENDPOINTS]; /**< Endpoint structures descr
 175:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 176:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t InterfaceSettings[NUM_INTERFACES]; /**< Array of the currently selected Alt
 177:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t Configuration; /**< Current USB device configuration */
 178:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t PreSuspendDeviceState; /**< Device State bevor suspend is recieved to resto
 179:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 EP0_State_t EP0_State; /**< Endpoint 0 state */
 180:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t CurrentEndpoint; /**< Endpoint selected for the LUFA stack */
 181:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t CurrentDirection; /**< Direction selected for the LUFA stack */
 182:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t IsConfigured:1; /**< Flag showing if the device was successfully configured
 183:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 volatile uint8_t IsSetupRecieved:1; /**< Flag showing if a setup packet is received
 184:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t RemoteWakeUp:1; /**< Flag for feature Remote WakeUP signaling */
 185:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****                 uint8_t SelfPowered:1; /**< Flag for feature Self Powered */
 186:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             } USB_Device_t;
 187:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 188:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 						/* Anonymous structure/union guard end */
 189:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 						#if defined (__CC_ARM)
 190:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 							#pragma pop
 191:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 						#elif defined (__TASKING__)
 192:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 							#pragma warning restore
 193:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 						#endif
 194:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****         
 195:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****     	/* Global Variables: */
 196:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h ****             extern USB_Device_t device;
 197:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 198:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 		/* Inline Functions: */
 199:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			/** Detaches the device from the USB bus. This has the effect of removing the device from any
 200:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 *  attached host, ceasing USB communications. If no host is present, this prevents any host fro
 201:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 *  enumerating the device once attached until \ref USB_Attach() is called.
 202:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 */
 203:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			static inline void USB_Detach(void) ATTR_ALWAYS_INLINE;
 204:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			static inline void USB_Detach(void)
 205:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			{
 206:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 				device.Driver->DeviceDisconnect();
 207:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			}
 208:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 
 209:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			/** Attaches the device to the USB bus. This announces the device's presence to any attached
 210:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 *  USB host, starting the enumeration process. If no host is present, attaching the device
 211:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 *  will allow for enumeration once a host is connected to the device.
 212:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 *
 213:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 *  This is inexplicably also required for proper operation while in host mode, to enable the
 214:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 *  attachment of a device to the host. This is despite the bit being located in the device-mode
 215:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 *  register and despite the datasheet making no mention of its requirement in host mode.
 216:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			 */
 217:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			static inline void USB_Attach(void) ATTR_ALWAYS_INLINE;
 218:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			static inline void USB_Attach(void)
 194              		.loc 3 218 23 view .LVU53
 195              	.LBB41:
 219:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 			{
 220:/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/USBlib/USB/Core/XMC4000/USBController_XMC4000.h **** 				device.Driver->DeviceConnect();
 196              		.loc 3 220 5 view .LVU54
 197              		.loc 3 220 11 is_stmt 0 view .LVU55
 198 0052 054B     		ldr	r3, .L9+12
 199              		.loc 3 220 18 view .LVU56
 200 0054 1B68     		ldr	r3, [r3]
 201              		.loc 3 220 5 view .LVU57
 202 0056 DB68     		ldr	r3, [r3, #12]
 203 0058 9847     		blx	r3
 204              	.LVL11:
 205              		.loc 3 220 5 view .LVU58
 206              	.LBE41:
 207              	.LBE40:
 109:VirtualSerial.c **** 	
 110:VirtualSerial.c **** }
 208              		.loc 1 110 1 view .LVU59
 209 005a 08BD     		pop	{r3, pc}
 210              	.L10:
 211              		.align	2
 212              	.L9:
 213 005c 00000000 		.word	.LANCHOR0
 214 0060 00ED00E0 		.word	-536810240
 215 0064 00E100E0 		.word	-536813312
 216 0068 00000000 		.word	device
 217              		.cfi_endproc
 218              	.LFE194:
 220              		.section	.text.EVENT_USB_Device_Connect,"ax",%progbits
 221              		.align	1
 222              		.global	EVENT_USB_Device_Connect
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	EVENT_USB_Device_Connect:
 228              	.LFB195:
 111:VirtualSerial.c **** 
 112:VirtualSerial.c **** /** Event handler for the library USB Connection event. */
 113:VirtualSerial.c **** void EVENT_USB_Device_Connect(void)
 114:VirtualSerial.c **** {
 229              		.loc 1 114 1 is_stmt 1 view -0
 230              		.cfi_startproc
 231              		@ args = 0, pretend = 0, frame = 0
 232              		@ frame_needed = 0, uses_anonymous_args = 0
 233              		@ link register save eliminated.
 115:VirtualSerial.c **** }
 234              		.loc 1 115 1 view .LVU61
 235 0000 7047     		bx	lr
 236              		.cfi_endproc
 237              	.LFE195:
 239              		.section	.text.EVENT_USB_Device_Disconnect,"ax",%progbits
 240              		.align	1
 241              		.global	EVENT_USB_Device_Disconnect
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 246              	EVENT_USB_Device_Disconnect:
 247              	.LFB196:
 116:VirtualSerial.c **** 
 117:VirtualSerial.c **** /** Event handler for the library USB Disconnection event. */
 118:VirtualSerial.c **** void EVENT_USB_Device_Disconnect(void)
 119:VirtualSerial.c **** {
 248              		.loc 1 119 1 view -0
 249              		.cfi_startproc
 250              		@ args = 0, pretend = 0, frame = 0
 251              		@ frame_needed = 0, uses_anonymous_args = 0
 252              		@ link register save eliminated.
 120:VirtualSerial.c **** }
 253              		.loc 1 120 1 view .LVU63
 254 0000 7047     		bx	lr
 255              		.cfi_endproc
 256              	.LFE196:
 258              		.section	.text.EVENT_USB_Device_Reset,"ax",%progbits
 259              		.align	1
 260              		.global	EVENT_USB_Device_Reset
 261              		.syntax unified
 262              		.thumb
 263              		.thumb_func
 265              	EVENT_USB_Device_Reset:
 266              	.LFB197:
 121:VirtualSerial.c **** 
 122:VirtualSerial.c **** /** Event handler for the library USB Disconnection event. */
 123:VirtualSerial.c **** void EVENT_USB_Device_Reset(void)
 124:VirtualSerial.c **** {
 267              		.loc 1 124 1 view -0
 268              		.cfi_startproc
 269              		@ args = 0, pretend = 0, frame = 0
 270              		@ frame_needed = 0, uses_anonymous_args = 0
 271 0000 08B5     		push	{r3, lr}
 272              	.LCFI2:
 273              		.cfi_def_cfa_offset 8
 274              		.cfi_offset 3, -8
 275              		.cfi_offset 14, -4
 125:VirtualSerial.c ****   if(device.IsConfigured)
 276              		.loc 1 125 3 view .LVU65
 277              		.loc 1 125 6 is_stmt 0 view .LVU66
 278 0002 084B     		ldr	r3, .L17
 279 0004 93F83E31 		ldrb	r3, [r3, #318]	@ zero_extendqisi2
 280              		.loc 1 125 5 view .LVU67
 281 0008 13F0010F 		tst	r3, #1
 282 000c 00D1     		bne	.L16
 283              	.L13:
 126:VirtualSerial.c ****   {
 127:VirtualSerial.c ****     USB_Init();
 128:VirtualSerial.c ****     device.IsConfigured=0;
 129:VirtualSerial.c ****   }
 130:VirtualSerial.c **** }
 284              		.loc 1 130 1 view .LVU68
 285 000e 08BD     		pop	{r3, pc}
 286              	.L16:
 127:VirtualSerial.c ****     device.IsConfigured=0;
 287              		.loc 1 127 5 is_stmt 1 view .LVU69
 288 0010 FFF7FEFF 		bl	USB_Init
 289              	.LVL12:
 128:VirtualSerial.c ****   }
 290              		.loc 1 128 5 view .LVU70
 128:VirtualSerial.c ****   }
 291              		.loc 1 128 24 is_stmt 0 view .LVU71
 292 0014 034A     		ldr	r2, .L17
 293 0016 92F83E31 		ldrb	r3, [r2, #318]	@ zero_extendqisi2
 294 001a 23F00103 		bic	r3, r3, #1
 295 001e 82F83E31 		strb	r3, [r2, #318]
 296              		.loc 1 130 1 view .LVU72
 297 0022 F4E7     		b	.L13
 298              	.L18:
 299              		.align	2
 300              	.L17:
 301 0024 00000000 		.word	device
 302              		.cfi_endproc
 303              	.LFE197:
 305              		.section	.text.EVENT_USB_Device_ConfigurationChanged,"ax",%progbits
 306              		.align	1
 307              		.global	EVENT_USB_Device_ConfigurationChanged
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
 312              	EVENT_USB_Device_ConfigurationChanged:
 313              	.LFB198:
 131:VirtualSerial.c **** 
 132:VirtualSerial.c **** /* Event handler for the library USB Configuration Changed event. */
 133:VirtualSerial.c **** void EVENT_USB_Device_ConfigurationChanged(void)
 134:VirtualSerial.c **** {
 314              		.loc 1 134 1 is_stmt 1 view -0
 315              		.cfi_startproc
 316              		@ args = 0, pretend = 0, frame = 0
 317              		@ frame_needed = 0, uses_anonymous_args = 0
 318 0000 10B5     		push	{r4, lr}
 319              	.LCFI3:
 320              		.cfi_def_cfa_offset 8
 321              		.cfi_offset 4, -8
 322              		.cfi_offset 14, -4
 135:VirtualSerial.c ****   USBD_SetEndpointBuffer(CDC_NOTIFICATION_EPADDR, ep2_buf, 64);
 323              		.loc 1 135 3 view .LVU74
 324 0002 0E4C     		ldr	r4, .L21
 325 0004 4022     		movs	r2, #64
 326 0006 2146     		mov	r1, r4
 327 0008 8120     		movs	r0, #129
 328 000a FFF7FEFF 		bl	USBD_SetEndpointBuffer
 329              	.LVL13:
 136:VirtualSerial.c ****   USBD_SetEndpointBuffer(CDC_TX_EPADDR, ep3_buf, 64);
 330              		.loc 1 136 3 view .LVU75
 331 000e 4022     		movs	r2, #64
 332 0010 A118     		adds	r1, r4, r2
 333 0012 8220     		movs	r0, #130
 334 0014 FFF7FEFF 		bl	USBD_SetEndpointBuffer
 335              	.LVL14:
 137:VirtualSerial.c ****   USBD_SetEndpointBuffer(CDC_RX_EPADDR, ep4_buf, 64);
 336              		.loc 1 137 3 view .LVU76
 337 0018 4022     		movs	r2, #64
 338 001a 04F18001 		add	r1, r4, #128
 339 001e 0320     		movs	r0, #3
 340 0020 FFF7FEFF 		bl	USBD_SetEndpointBuffer
 341              	.LVL15:
 138:VirtualSerial.c ****   CDC_Device_ConfigureEndpoints(&VirtualSerial_CDC_Interface);
 342              		.loc 1 138 3 view .LVU77
 343 0024 0648     		ldr	r0, .L21+4
 344 0026 FFF7FEFF 		bl	CDC_Device_ConfigureEndpoints
 345              	.LVL16:
 139:VirtualSerial.c **** 
 140:VirtualSerial.c ****   device.IsConfigured = 1;
 346              		.loc 1 140 3 view .LVU78
 347              		.loc 1 140 23 is_stmt 0 view .LVU79
 348 002a 064A     		ldr	r2, .L21+8
 349 002c 92F83E31 		ldrb	r3, [r2, #318]	@ zero_extendqisi2
 350 0030 43F00103 		orr	r3, r3, #1
 351 0034 82F83E31 		strb	r3, [r2, #318]
 141:VirtualSerial.c **** }
 352              		.loc 1 141 1 view .LVU80
 353 0038 10BD     		pop	{r4, pc}
 354              	.L22:
 355 003a 00BF     		.align	2
 356              	.L21:
 357 003c 00000000 		.word	.LANCHOR1
 358 0040 10000000 		.word	.LANCHOR0+16
 359 0044 00000000 		.word	device
 360              		.cfi_endproc
 361              	.LFE198:
 363              		.section	.text.EVENT_USB_Device_ControlRequest,"ax",%progbits
 364              		.align	1
 365              		.global	EVENT_USB_Device_ControlRequest
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 370              	EVENT_USB_Device_ControlRequest:
 371              	.LFB199:
 142:VirtualSerial.c **** 
 143:VirtualSerial.c **** /* Event handler for the library USB Control Request reception event. */
 144:VirtualSerial.c **** void EVENT_USB_Device_ControlRequest()
 145:VirtualSerial.c **** {
 372              		.loc 1 145 1 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376 0000 08B5     		push	{r3, lr}
 377              	.LCFI4:
 378              		.cfi_def_cfa_offset 8
 379              		.cfi_offset 3, -8
 380              		.cfi_offset 14, -4
 146:VirtualSerial.c ****   CDC_Device_ProcessControlRequest(&VirtualSerial_CDC_Interface);
 381              		.loc 1 146 3 view .LVU82
 382 0002 0248     		ldr	r0, .L25
 383 0004 FFF7FEFF 		bl	CDC_Device_ProcessControlRequest
 384              	.LVL17:
 147:VirtualSerial.c **** }
 385              		.loc 1 147 1 is_stmt 0 view .LVU83
 386 0008 08BD     		pop	{r3, pc}
 387              	.L26:
 388 000a 00BF     		.align	2
 389              	.L25:
 390 000c 10000000 		.word	.LANCHOR0+16
 391              		.cfi_endproc
 392              	.LFE199:
 394              		.section	.text.EVENT_USB_Device_StartOfFrame,"ax",%progbits
 395              		.align	1
 396              		.global	EVENT_USB_Device_StartOfFrame
 397              		.syntax unified
 398              		.thumb
 399              		.thumb_func
 401              	EVENT_USB_Device_StartOfFrame:
 402              	.LFB200:
 148:VirtualSerial.c **** 
 149:VirtualSerial.c **** void EVENT_USB_Device_StartOfFrame(void)
 150:VirtualSerial.c **** {
 403              		.loc 1 150 1 is_stmt 1 view -0
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 0
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 407              		@ link register save eliminated.
 151:VirtualSerial.c **** }
 408              		.loc 1 151 1 view .LVU85
 409 0000 7047     		bx	lr
 410              		.cfi_endproc
 411              	.LFE200:
 413              		.section	.text.EVENT_USB_Device_WakeUp,"ax",%progbits
 414              		.align	1
 415              		.global	EVENT_USB_Device_WakeUp
 416              		.syntax unified
 417              		.thumb
 418              		.thumb_func
 420              	EVENT_USB_Device_WakeUp:
 421              	.LFB201:
 152:VirtualSerial.c **** 
 153:VirtualSerial.c **** void EVENT_USB_Device_WakeUp(void)
 154:VirtualSerial.c **** {
 422              		.loc 1 154 1 view -0
 423              		.cfi_startproc
 424              		@ args = 0, pretend = 0, frame = 0
 425              		@ frame_needed = 0, uses_anonymous_args = 0
 426              		@ link register save eliminated.
 155:VirtualSerial.c **** }
 427              		.loc 1 155 1 view .LVU87
 428 0000 7047     		bx	lr
 429              		.cfi_endproc
 430              	.LFE201:
 432              		.section	.text.EVENT_USB_Device_Suspend,"ax",%progbits
 433              		.align	1
 434              		.global	EVENT_USB_Device_Suspend
 435              		.syntax unified
 436              		.thumb
 437              		.thumb_func
 439              	EVENT_USB_Device_Suspend:
 440              	.LFB202:
 156:VirtualSerial.c **** 
 157:VirtualSerial.c **** void EVENT_USB_Device_Suspend(void)
 158:VirtualSerial.c **** {
 441              		.loc 1 158 1 view -0
 442              		.cfi_startproc
 443              		@ args = 0, pretend = 0, frame = 0
 444              		@ frame_needed = 0, uses_anonymous_args = 0
 445              		@ link register save eliminated.
 159:VirtualSerial.c **** }
 446              		.loc 1 159 1 view .LVU89
 447 0000 7047     		bx	lr
 448              		.cfi_endproc
 449              	.LFE202:
 451              		.global	USB_runtime
 452              		.global	ep4_buf
 453              		.global	ep3_buf
 454              		.global	ep2_buf
 455              		.global	VirtualSerial_CDC_Interface
 456              		.data
 457              		.align	2
 458              		.set	.LANCHOR0,. + 0
 461              	USB_runtime:
 462 0000 00000450 		.word	1342439424
 463 0004 00000000 		.word	USBD_SignalDeviceEventHandler
 464 0008 00000000 		.word	USBD_SignalEndpointEvent_Handler
 465 000c 06       		.byte	6
 466 000d 00       		.byte	0
 467 000e 0000     		.space	2
 470              	VirtualSerial_CDC_Interface:
 471 0010 00       		.byte	0
 472 0011 00       		.space	1
 473 0012 82       		.byte	-126
 474 0013 00       		.space	1
 475 0014 4000     		.short	64
 476 0016 00       		.space	1
 477 0017 01       		.byte	1
 478 0018 03       		.byte	3
 479 0019 00       		.space	1
 480 001a 4000     		.short	64
 481 001c 00       		.space	1
 482 001d 01       		.byte	1
 483 001e 81       		.byte	-127
 484 001f 00       		.space	1
 485 0020 0800     		.short	8
 486 0022 00       		.space	1
 487 0023 01       		.byte	1
 488 0024 00000000 		.space	12
 488      00000000 
 488      00000000 
 489              		.bss
 490              		.align	2
 491              		.set	.LANCHOR1,. + 0
 494              	ep2_buf:
 495 0000 00000000 		.space	64
 495      00000000 
 495      00000000 
 495      00000000 
 495      00000000 
 498              	ep3_buf:
 499 0040 00000000 		.space	64
 499      00000000 
 499      00000000 
 499      00000000 
 499      00000000 
 502              	ep4_buf:
 503 0080 00000000 		.space	64
 503      00000000 
 503      00000000 
 503      00000000 
 503      00000000 
 504              		.text
 505              	.Letext0:
 506              		.file 4 "/usr/arm-none-eabi/include/machine/_default_types.h"
 507              		.file 5 "/usr/arm-none-eabi/include/sys/_stdint.h"
 508              		.file 6 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/CMSIS/Infineon/XMC45
 509              		.file 7 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/XMCLib/inc/xmc_usbd.
 510              		.file 8 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/
 511              		.file 9 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries/
 512              		.file 10 "/home/milovalle/Documents/TUM/ESS_LAB/XMC_Peripheral_Library_v2.1.16/ThirdPartyLibraries
 513              		.file 11 "Descriptors.h"
 514              		.file 12 "VirtualSerial.h"
DEFINED SYMBOLS
                            *ABS*:00000000 VirtualSerial.c
     /tmp/ccQl5YFy.s:20     .text.USB0_0_IRQHandler:00000000 $t
     /tmp/ccQl5YFy.s:26     .text.USB0_0_IRQHandler:00000000 USB0_0_IRQHandler
     /tmp/ccQl5YFy.s:46     .text.USB0_0_IRQHandler:0000000c $d
     /tmp/ccQl5YFy.s:51     .text.USB_Init:00000000 $t
     /tmp/ccQl5YFy.s:57     .text.USB_Init:00000000 USB_Init
     /tmp/ccQl5YFy.s:213    .text.USB_Init:0000005c $d
     /tmp/ccQl5YFy.s:221    .text.EVENT_USB_Device_Connect:00000000 $t
     /tmp/ccQl5YFy.s:227    .text.EVENT_USB_Device_Connect:00000000 EVENT_USB_Device_Connect
     /tmp/ccQl5YFy.s:240    .text.EVENT_USB_Device_Disconnect:00000000 $t
     /tmp/ccQl5YFy.s:246    .text.EVENT_USB_Device_Disconnect:00000000 EVENT_USB_Device_Disconnect
     /tmp/ccQl5YFy.s:259    .text.EVENT_USB_Device_Reset:00000000 $t
     /tmp/ccQl5YFy.s:265    .text.EVENT_USB_Device_Reset:00000000 EVENT_USB_Device_Reset
     /tmp/ccQl5YFy.s:301    .text.EVENT_USB_Device_Reset:00000024 $d
     /tmp/ccQl5YFy.s:306    .text.EVENT_USB_Device_ConfigurationChanged:00000000 $t
     /tmp/ccQl5YFy.s:312    .text.EVENT_USB_Device_ConfigurationChanged:00000000 EVENT_USB_Device_ConfigurationChanged
     /tmp/ccQl5YFy.s:357    .text.EVENT_USB_Device_ConfigurationChanged:0000003c $d
     /tmp/ccQl5YFy.s:364    .text.EVENT_USB_Device_ControlRequest:00000000 $t
     /tmp/ccQl5YFy.s:370    .text.EVENT_USB_Device_ControlRequest:00000000 EVENT_USB_Device_ControlRequest
     /tmp/ccQl5YFy.s:390    .text.EVENT_USB_Device_ControlRequest:0000000c $d
     /tmp/ccQl5YFy.s:395    .text.EVENT_USB_Device_StartOfFrame:00000000 $t
     /tmp/ccQl5YFy.s:401    .text.EVENT_USB_Device_StartOfFrame:00000000 EVENT_USB_Device_StartOfFrame
     /tmp/ccQl5YFy.s:414    .text.EVENT_USB_Device_WakeUp:00000000 $t
     /tmp/ccQl5YFy.s:420    .text.EVENT_USB_Device_WakeUp:00000000 EVENT_USB_Device_WakeUp
     /tmp/ccQl5YFy.s:433    .text.EVENT_USB_Device_Suspend:00000000 $t
     /tmp/ccQl5YFy.s:439    .text.EVENT_USB_Device_Suspend:00000000 EVENT_USB_Device_Suspend
     /tmp/ccQl5YFy.s:461    .data:00000000 USB_runtime
     /tmp/ccQl5YFy.s:502    .bss:00000080 ep4_buf
     /tmp/ccQl5YFy.s:498    .bss:00000040 ep3_buf
     /tmp/ccQl5YFy.s:494    .bss:00000000 ep2_buf
     /tmp/ccQl5YFy.s:470    .data:00000010 VirtualSerial_CDC_Interface
     /tmp/ccQl5YFy.s:457    .data:00000000 $d
     /tmp/ccQl5YFy.s:490    .bss:00000000 $d
                           .group:00000000 wm4.0.72866714a5966c404084f8c69e3df25d
                           .group:00000000 wm4.USB.h.376.cfdb9ecb25c70fec676f585dede264a7
                           .group:00000000 wm4.Common.h.60.c2f00e237f5994003db83c2422602b22
                           .group:00000000 wm4._newlib_version.h.4.0eb654b64686e2bd29646258853f6c22
                           .group:00000000 wm4.features.h.33.00009458517f941082eec7afb4810922
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.newlib.h.7.a37ffbe9e5aff74303f4e60b1cc1c01b
                           .group:00000000 wm4.ieeefp.h.77.61a77db5804869b1dadd307a77cf78c9
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stddef.h.39.38eb7ec030421799c657b13be5aa21c7
                           .group:00000000 wm4.cdefs.h.49.bafb023044e47a1dcdd854e4d6521f7d
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.6f8e08a347b1cff664332fa350bfceb3
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.18.25503cdc8b7e55dd0d6ea7b3e5af7a03
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.78.6b87466b04591b1f1cb88c14fdf2ba9e
                           .group:00000000 wm4.string.h.15.dab3980bf35408a4c507182805e2de3a
                           .group:00000000 wm4.stddef.h.158.eec8bf00b5213f43d095cb984c5f22e3
                           .group:00000000 wm4.BoardTypes.h.52.ca64813ccee737bcc2115eab5e075fdb
                           .group:00000000 wm4.CompilerSpecific.h.55.4a5e5ff77cd35e49c89cf2115251aee0
                           .group:00000000 wm4.Attributes.h.56.73b3ee26b0836c2dec569a5fa6f1b355
                           .group:00000000 wm4.xmc_device.h.61.ba2d082e12f51240746cffdd60d42b81
                           .group:00000000 wm4.XMC4500.h.55.9aa45b9b5790506b2dcb963e4e7adeaf
                           .group:00000000 wm4.core_cm4.h.32.6c6eb1c8daeca23ce7ba79c8e8120d52
                           .group:00000000 wm4.cmsis_gcc.h.26.91b63349961c35637933e4fba51b867b
                           .group:00000000 wm4.core_cm4.h.172.fdd5a388a160bb6ff767b7d7ee212268
                           .group:00000000 wm4.system_XMC4500.h.42.99124977c10ca8844a71949adbeabd70
                           .group:00000000 wm4.XMC4500.h.208.b340195df97f067735c4c769ba59985a
                           .group:00000000 wm4.xmc_device.h.1460.8860499b404961ffcfbb8d1fefcb2146
                           .group:00000000 wm4.xmc_common.h.92.3f4336a80569affab05a81145b87c2fc
                           .group:00000000 wm4.Endianness.h.57.3ac00c5468f4b91b806a0e6dba047e9c
                           .group:00000000 wm4.Common.h.105.4b937a9cc9dcdb26c3f07541b0b763a8
                           .group:00000000 wm4.USBController.h.49.cbfc73805155b6fff6267400af3f4eec
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.xmc_usbd_regs.h.80.57c6c85fa0ecbc9f8327ce445aebb9bc
                           .group:00000000 wm4.xmc4_scu.h.83.0449f5880ac071460ec1a8072311ea51
                           .group:00000000 wm4.xmc_usbd.h.122.ce57a9e6a9da48ee33ece02813c49593
                           .group:00000000 wm4.USBController_XMC4000.h.71.902f2653e09cb8b25245faa82cc6b907
                           .group:00000000 wm4.StdDescriptors.h.73.7d17e8be7a73b855fc0f8827303b7597
                           .group:00000000 wm4.Endpoint.h.73.3734de3e84ab23fb43d81f41fba620ec
                           .group:00000000 wm4.Device_XMC4000.h.86.6803bdd99d84e764a570256c87a24d0a
                           .group:00000000 wm4.StdRequestType.h.50.461dce94a3ee1fa9ff31ec5f28bd9699
                           .group:00000000 wm4.ConfigDescriptors.h.51.0d67ebf453774188abf5a503ba8f6735
                           .group:00000000 wm4.CDCClass.h.61.0d41ba255f7ce6f076fd610d8396dd1f
                           .group:00000000 wm4.CDCClassCommon.h.72.14ca578d8547e19a8a0c0d2d328483bd
                           .group:00000000 wm4.stdio.h.27.3fc80220048df77954e38daec3bb9670
                           .group:00000000 wm4.stdarg.h.34.3a23a216c0c293b3d2ea2e89281481e6
                           .group:00000000 wm4.stdio.h.47.dc31ec4674d7bcb103c9f08809549f45
                           .group:00000000 wm4.stdio.h.2.4aa87247282eca6c8f36f9de33d8df1a
                           .group:00000000 wm4.stdio.h.87.a1e20d2651f9bfb66e51bfbe849db00a
                           .group:00000000 wm4.HIDClass.h.62.6bb32c59177b21a83b8e65c5a1b0a615
                           .group:00000000 wm4.HIDReportData.h.47.f13f4956396e0bec70835fe634fcc24d
                           .group:00000000 wm4.HIDParser.h.88.4b86fe94cb8d01713592cdd0391b606b
                           .group:00000000 wm4.HIDClassCommon.h.71.a60cdf9d7cd69289f43dde215b509193
                           .group:00000000 wm4.MassStorageClass.h.61.e9235f3bd090b77f36343f082ef93107
                           .group:00000000 wm4.MassStorageClassCommon.h.51.6aefecf288eb3c3c6c9bde61e26dd765
                           .group:00000000 wm4.Descriptors.h.44.84a4fd312957d0d42fb6aaa001850ba4

UNDEFINED SYMBOLS
XMC_USBD_IRQHandler
USBD_Initialize
device
USBD_SetEndpointBuffer
CDC_Device_ConfigureEndpoints
CDC_Device_ProcessControlRequest
USBD_SignalDeviceEventHandler
USBD_SignalEndpointEvent_Handler
