<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><meta http-equiv="Content-Type" content="text/html; charset="ISO-8859-1""><title>Register Descriptions</title><link rel="home" href="#idp41844152" title="Register Descriptions"></head>
<body>
<h2 class="title"><a name="idp41844152"></a>Register Descriptions</h2>
<hr><hr><h2 class="title"><a name="sectionStart"></a>uart_memory_map/uart_address_block Registers</h2>
<p>Address block of DW_apb_uart
Follow the link for the register to see a detailed description of the register.</p>
<a name="regtable"></a><p class="title">Table�1.�Registers for Address Block: uart_memory_map/uart_address_block</p>
<table summary="Registers for Address Block: uart_memory_map/uart_address_block" width="100%"><colgroup></colgroup><thead><tr><tr><th>Register</th><th>Offset</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_RBR" class="olink">RBR</a></td>
<td>0x0</td>
<td><p>Receive Buffer Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_THR" class="olink">THR</a></td>
<td>0x0</td>
<td><p>Transmit Holding Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_DLL" class="olink">DLL</a></td>
<td>0x0</td>
<td><p>Divisor Latch (Low)</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_IER" class="olink">IER</a></td>
<td>0x4</td>
<td><p>Interrupt Enable Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_DLH" class="olink">DLH</a></td>
<td>0x4</td>
<td><p>Divisor Latch High</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_IIR" class="olink">IIR</a></td>
<td>0x8</td>
<td><p>Interrupt Identification Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_FCR" class="olink">FCR</a></td>
<td>0x8</td>
<td><p>FIFO Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_LCR" class="olink">LCR</a></td>
<td>0xc</td>
<td><p>Line Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_MCR" class="olink">MCR</a></td>
<td>0x10</td>
<td><p>Modem Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_LSR" class="olink">LSR</a></td>
<td>0x14</td>
<td><p>Line Status Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_MSR" class="olink">MSR</a></td>
<td>0x18</td>
<td><p>Modem Status Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SCR" class="olink">SCR</a></td>
<td>0x1c</td>
<td><p>Scratchpad Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR0" class="olink">SRBR0</a></td>
<td>0x30</td>
<td><p>Shadow Receive Buffer Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR0" class="olink">STHR0</a></td>
<td>0x30</td>
<td><p>Shadow Transmit Holding Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR1" class="olink">SRBR1</a></td>
<td>0x34</td>
<td><p>Shadow Receive Buffer Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR1" class="olink">STHR1</a></td>
<td>0x34</td>
<td><p>Shadow Transmit Holding Register 1</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR2" class="olink">SRBR2</a></td>
<td>0x38</td>
<td><p>Shadow Receive Buffer Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR2" class="olink">STHR2</a></td>
<td>0x38</td>
<td><p>Shadow Transmit Holding Register 2</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR3" class="olink">SRBR3</a></td>
<td>0x3c</td>
<td><p>Shadow Receive Buffer Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR3" class="olink">STHR3</a></td>
<td>0x3c</td>
<td><p>Shadow Transmit Holding Register 3</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR4" class="olink">SRBR4</a></td>
<td>0x40</td>
<td><p>Shadow Receive Buffer Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR4" class="olink">STHR4</a></td>
<td>0x40</td>
<td><p>Shadow Transmit Holding Register 4</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR5" class="olink">SRBR5</a></td>
<td>0x44</td>
<td><p>Shadow Receive Buffer Register 5</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR5" class="olink">STHR5</a></td>
<td>0x44</td>
<td><p>Shadow Transmit Holding Register 5</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR6" class="olink">SRBR6</a></td>
<td>0x48</td>
<td><p>Shadow Receive Buffer Register 6</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR6" class="olink">STHR6</a></td>
<td>0x48</td>
<td><p>Shadow Transmit Holding Register 6</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR7" class="olink">SRBR7</a></td>
<td>0x4c</td>
<td><p>Shadow Receive Buffer Register 7</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR7" class="olink">STHR7</a></td>
<td>0x4c</td>
<td><p>Shadow Transmit Holding Register 7</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR8" class="olink">SRBR8</a></td>
<td>0x50</td>
<td><p>Shadow Receive Buffer Register 8</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR8" class="olink">STHR8</a></td>
<td>0x50</td>
<td><p>Shadow Transmit Holding Register 8</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR9" class="olink">SRBR9</a></td>
<td>0x54</td>
<td><p>Shadow Receive Buffer Register 9</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR9" class="olink">STHR9</a></td>
<td>0x54</td>
<td><p>Shadow Transmit Holding Register 9</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR10" class="olink">SRBR10</a></td>
<td>0x58</td>
<td><p>Shadow Receive Buffer Register 10</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR10" class="olink">STHR10</a></td>
<td>0x58</td>
<td><p>Shadow Transmit Holding Register 10</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR11" class="olink">SRBR11</a></td>
<td>0x5c</td>
<td><p>Shadow Receive Buffer Register 11</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR11" class="olink">STHR11</a></td>
<td>0x5c</td>
<td><p>Shadow Transmit Holding Register 11</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR12" class="olink">SRBR12</a></td>
<td>0x60</td>
<td><p>Shadow Receive Buffer Register 12</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR12" class="olink">STHR12</a></td>
<td>0x60</td>
<td><p>Shadow Transmit Holding Register 12</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR13" class="olink">SRBR13</a></td>
<td>0x64</td>
<td><p>Shadow Receive Buffer Register 13</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR13" class="olink">STHR13</a></td>
<td>0x64</td>
<td><p>Shadow Transmit Holding Register 13</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR14" class="olink">SRBR14</a></td>
<td>0x68</td>
<td><p>Shadow Receive Buffer Register 14</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR14" class="olink">STHR14</a></td>
<td>0x68</td>
<td><p>Shadow Transmit Holding Register 14</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRBR15" class="olink">SRBR15</a></td>
<td>0x6c</td>
<td><p>Shadow Receive Buffer Register 15</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STHR15" class="olink">STHR15</a></td>
<td>0x6c</td>
<td><p>Shadow Transmit Holding Register 15</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_FAR" class="olink">FAR</a></td>
<td>0x70</td>
<td><p>FIFO Access Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_USR" class="olink">USR</a></td>
<td>0x7c</td>
<td><p>UART Status register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_TFL" class="olink">TFL</a></td>
<td>0x80</td>
<td><p>Transmit FIFO Level</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_RFL" class="olink">RFL</a></td>
<td>0x84</td>
<td><p>Receive FIFO Level</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRR" class="olink">SRR</a></td>
<td>0x88</td>
<td><p>Software Reset Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRTS" class="olink">SRTS</a></td>
<td>0x8c</td>
<td><p>Shadow Request to Send</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SBCR" class="olink">SBCR</a></td>
<td>0x90</td>
<td><p>Shadow Break Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SDMAM" class="olink">SDMAM</a></td>
<td>0x94</td>
<td><p>Shadow DMA Mode Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SFE" class="olink">SFE</a></td>
<td>0x98</td>
<td><p>Shadow FIFO Enable Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_SRT" class="olink">SRT</a></td>
<td>0x9c</td>
<td><p>Shadow RCVR Trigger Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_STET" class="olink">STET</a></td>
<td>0xa0</td>
<td><p>Shadow TX Empty Trigger Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_HTX" class="olink">HTX</a></td>
<td>0xa4</td>
<td><p>Halt TX</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_DMASA" class="olink">DMASA</a></td>
<td>0xa8</td>
<td><p>DMA Software Acknowledge Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_TCR" class="olink">TCR</a></td>
<td>0xac</td>
<td><p>Transceiver Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_DE_EN" class="olink">DE_EN</a></td>
<td>0xb0</td>
<td><p>Driver Output Enable Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_RE_EN" class="olink">RE_EN</a></td>
<td>0xb4</td>
<td><p>Receiver Output Enable Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_DET" class="olink">DET</a></td>
<td>0xb8</td>
<td><p>Driver Output Enable Timing Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_TAT" class="olink">TAT</a></td>
<td>0xbc</td>
<td><p>Turn Around Timing Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_DLF" class="olink">DLF</a></td>
<td>0xc0</td>
<td><p>Divisor Latch Fraction Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_LCR_EXT" class="olink">LCR_EXT</a></td>
<td>0xcc</td>
<td><p>Line Extended Control Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_UART_PROT_LEVEL" class="olink">UART_PROT_LEVEL</a></td>
<td>0xd0</td>
<td><p>UART Protection level</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_REG_TIMEOUT_RST" class="olink">REG_TIMEOUT_RST</a></td>
<td>0xd4</td>
<td><p>Register timeout counter reset value</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_CPR" class="olink">CPR</a></td>
<td>0xf4</td>
<td><p>Component Parameter Register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_UCV" class="olink">UCV</a></td>
<td>0xf8</td>
<td><p>UART Component Version</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-uart_memory_map_uart_address_block_CTR" class="olink">CTR</a></td>
<td>0xfc</td>
<td><p>Component Type Register</p>
</td>
</tr>
</tbody></table></body></html>

