## Name: R.Sivakumar 
## Reg : 23013501

## Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
## Procedure

## Program:

<img width="245" alt="Screenshot 2023-12-15 102540" src="https://github.com/SIVAmech123/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/9fcd3b44-51a3-46f5-8069-f74922ccb13c">

## Logic diagram:
<img width="355" alt="Screenshot 2023-12-15 103230" src="https://github.com/SIVAmech123/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/d5b0e71d-b512-4ccf-8d09-235b1663cd5b">


## Timing Diagram:
<img width="837" alt="Screenshot 2023-12-15 103211" src="https://github.com/SIVAmech123/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/28894bfc-ce92-455a-a374-e28ffbb1842a">


## Truth table:
<img width="840" alt="Screenshot 2023-12-15 103245" src="https://github.com/SIVAmech123/Experiment--02-Implementation-of-combinational-logic-/assets/151629067/b9c6fbae-a8a4-4b2b-99f0-584d3b3f44d3">


## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
