================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2015.2
  Build 1266856 on Fri Jun 26 16:57:37 PM 2015
  Copyright (C) 2015 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [ap_opencl]
@I [HLS-10] Running '/opt/Xilinx/Vivado_HLS/2015.2/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'bkhusain' on host 'bkhusain-HP-Z420-Workstation' (Linux_x86_64 version 4.4.0-66-generic) on Sat Mar 11 16:28:12 GMT 2017
            in directory '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3'
@I [HLS-10] Opening and resetting project '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0'.
@I [HLS-10] Adding design file '../../src/foo_data.h' to the project
@I [HLS-10] Adding design file '../../src/foo_user.cpp' to the project
@I [HLS-10] Adding design file '../../src/foo.cpp' to the project
@I [HLS-10] Opening and resetting solution '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to '{xc7z020clg484-1}'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Analyzing design file '../../src/foo.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/foo_user.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_mv_mult_prescaled_HW.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_minres_HW.cpp' ... 
@I [HLS-10] Analyzing design file '../../src/user_lanczos_HW.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_out_block' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'input_cast_loop_x_in' does not exist in function 'foo'. 
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'output_cast_loop_y_out' does not exist in function 'foo'. 
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'reset_part_vector' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:36).
@I [XFORM-603] Inlining function 'part_vector_copy' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:37).
@I [XFORM-603] Inlining function 'part_vector_copy' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:36).
@I [XFORM-603] Inlining function 'copy_vector_to_part_vector' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:37).
@I [XFORM-603] Inlining function 'mv_mult_prescaled_HW' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:39).
@I [XFORM-603] Inlining function 'part_vector_v_new' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:42).
@I [XFORM-603] Inlining function 'part_vector_normalize' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:48).
@I [XFORM-603] Inlining function 'copy_part_vector_to_vector' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:50).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'hls::sqrt' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:44) automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf' into 'minres_HW' (../../src/user_minres_HW.cpp:76) automatically.
@I [XFORM-502] Unrolling all sub-loops inside loop 'reset_part_vector_1' (../../src/user_lanczos_HW.cpp:203) in function 'lanczos_HW' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-14' (../../src/user_mv_mult_prescaled_HW.cpp:27) in function 'lanczos_HW' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-20.1' (../../src/user_mv_mult_prescaled_HW.cpp:121) in function 'lanczos_HW' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-2.1' (../../src/user_lanczos_HW.cpp:205) in function 'lanczos_HW' completely.
@I [XFORM-501] Unrolling loop 'Loop-14.1' (../../src/user_mv_mult_prescaled_HW.cpp:30) in function 'lanczos_HW' completely.
@I [XFORM-501] Unrolling loop 'Loop-20.1.1' (../../src/user_mv_mult_prescaled_HW.cpp:126) in function 'lanczos_HW' completely.
@I [XFORM-102] Partitioning array 'sc_in' (../../src/user_minres_HW.cpp:56) automatically.
@I [XFORM-102] Partitioning array 'sc_out' (../../src/user_minres_HW.cpp:56) automatically.
@I [XFORM-102] Automatically partitioning small array 'mask' (../../src/user_lanczos_HW.cpp:231) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'mask' (../../src/user_lanczos_HW.cpp:231) completely based on array size.
@I [XFORM-102] Automatically partitioning small array 'mask' (../../src/user_minres_HW.cpp:14) completely based on array size.
@I [XFORM-101] Partitioning array 'block_in_int.mat'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_new.vec'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_prev.vec'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'v_current.vec'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'A_mult_v.vec' (../../src/user_lanczos_HW.cpp:30) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask' (../../src/user_lanczos_HW.cpp:231) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask' (../../src/user_lanczos_HW.cpp:231) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'mask' (../../src/user_minres_HW.cpp:14) in dimension 1 completely.
@I [XFORM-602] Inlining function 'hls::sqrt' into 'lanczos_HW' (../../src/user_lanczos_HW.cpp:44) automatically.
@I [XFORM-602] Inlining function 'hls::sqrtf' into 'minres_HW' (../../src/user_minres_HW.cpp:76) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_mv_mult_prescaled_HW.cpp:61:4) to (../../src/user_mv_mult_prescaled_HW.cpp:64:2) in function 'lanczos_HW'... converting 11 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (../../src/user_mv_mult_prescaled_HW.cpp:65:4) to (../../src/user_mv_mult_prescaled_HW.cpp:65:4) in function 'lanczos_HW'... converting 11 basic blocks.
@W [XFORM-542] Cannot flatten a loop nest 'main_loop' (../../src/user_minres_HW.cpp:105:3) in function 'minres_HW' : 
               more than one sub loop.
@I [XFORM-541] Flattening a loop nest 'part_vector_mult_1' (../../src/user_lanczos_HW.cpp:247:3) in function 'part_vector_mult.1'.
@I [XFORM-541] Flattening a loop nest 'part_vector_mult_1' (../../src/user_lanczos_HW.cpp:247:3) in function 'part_vector_mult'.
@I [XFORM-541] Flattening a loop nest 'Loop-5' (../../src/user_lanczos_HW.cpp:293:6) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'copy_vector_to_part_vector_1' (../../src/user_lanczos_HW.cpp:69:3) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-11' (../../src/user_lanczos_HW.cpp:293:6) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-17' (../../src/user_mv_mult_prescaled_HW.cpp:59:6) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'Loop-19' (../../src/user_mv_mult_prescaled_HW.cpp:117:6) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'part_vector_v_new_1' (../../src/user_lanczos_HW.cpp:171:3) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'part_vector_normalize_1_1' (../../src/user_lanczos_HW.cpp:138:3) in function 'lanczos_HW'.
@I [XFORM-541] Flattening a loop nest 'copy_part_vector_to_vector_1' (../../src/user_lanczos_HW.cpp:102:3) in function 'lanczos_HW'.
@I [XFORM-811] Inferring bus burst read of length 83 on port 'memory_inout' (../../src/foo.cpp:46:5).
@I [XFORM-811] Inferring bus burst read of length 8 on port 'memory_inout' (../../src/foo.cpp:67:2).
@I [XFORM-811] Inferring bus burst read of length 66 on port 'memory_inout' (../../src/foo.cpp:85:4).
@I [XFORM-811] Inferring bus burst read of length 414 on port 'memory_inout' (../../src/foo.cpp:100:3).
@I [XFORM-811] Inferring bus burst write of length 414 on port 'memory_inout' (../../src/foo.cpp:120:3).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_minres_HW.cpp:13) (distance = 8).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:232) (distance = 8).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:232) (distance = 8).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:232) (distance = 8).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:232) (distance = 8).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:232) (distance = 8).
@I [ANALYSIS-51] Setting inter dependency for variable 'sos' (../../src/user_lanczos_HW.cpp:232) (distance = 8).
@W [ANALYSIS-52] Setting false inter dependency for variable 'v_new_vec_term'.
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_0' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_1' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_2' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_3' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_4' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_5' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_6' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_7' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_8' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_9' (../../src/user_lanczos_HW.cpp:30) (distance = 9).
@W [ANALYSIS-52] Setting false inter dependency for variable 'v_new_vec0'.
@I [ANALYSIS-51] Setting inter dependency for variable 'A_mult_v_vec_term' (../../src/user_lanczos_HW.cpp:30) (distance = 4).
@I [HLS-111] Elapsed time: 281.517 seconds; current memory usage: 316 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'foo' ...
@W [SYN-103] Legalizing function name 'foo_part_vector_mult.1' to 'foo_part_vector_mult_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_vv_mult_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.068697 seconds; current memory usage: 316 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_vv_mult_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.024666 seconds; current memory usage: 317 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_part_vector_mult' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'part_vector_mult_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-61] Pipelining loop 'part_vector_mult_1_L'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-61] Pipelining loop 'part_vector_mult_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.112035 seconds; current memory usage: 317 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_part_vector_mult' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.066451 seconds; current memory usage: 318 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_part_vector_mult_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'part_vector_mult_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-61] Pipelining loop 'part_vector_mult_1_L'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-61] Pipelining loop 'part_vector_mult_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 11.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.14683 seconds; current memory usage: 319 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_part_vector_mult_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.053674 seconds; current memory usage: 319 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_lanczos_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 4'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 5'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 6'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'reset_part_vector_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'reset_part_vector_1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'reset_part_vector_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 10'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 11'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 12'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'copy_vector_to_part_vector_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'copy_vector_to_part_vector_1_copy_vector_to_part_vector_1_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'copy_vector_to_part_vector_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 13'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 14'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 15'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 16'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 17'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-61] Pipelining loop 'Loop 18'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'Loop 19'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-61] Pipelining loop 'Loop 20'.
@W [SCHED-68] Unable to enforce a carried dependency constraint (II = 1, distance = 4)
   between 'store' operation (../../src/user_mv_mult_prescaled_HW.cpp:152->../../src/user_lanczos_HW.cpp:39) of variable 'tmp_91', ../../src/user_mv_mult_prescaled_HW.cpp:152->../../src/user_lanczos_HW.cpp:39 on array 'A_mult_v.vec_term', ../../src/user_lanczos_HW.cpp:30 and 'load' operation ('A_mult_v_vec_term_load', ../../src/user_mv_mult_prescaled_HW.cpp:152->../../src/user_lanczos_HW.cpp:39) on array 'A_mult_v.vec_term', ../../src/user_lanczos_HW.cpp:30.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 2, Depth: 12.
@I [SCHED-61] Pipelining loop 'part_vector_v_new_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 16.
@I [SCHED-61] Pipelining loop 'part_vector_v_new_1_part_vector_v_new_1_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 17.
@I [SCHED-61] Pipelining loop 'part_vector_v_new_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 16.
@I [SCHED-61] Pipelining loop 'part_vector_normalize_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'part_vector_normalize_1_1_part_vector_normalize_1_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 6.
@I [SCHED-61] Pipelining loop 'part_vector_normalize_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 5.
@I [SCHED-61] Pipelining loop 'copy_part_vector_to_vector_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'copy_part_vector_to_vector_1_copy_part_vector_to_vector_1_0'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'copy_part_vector_to_vector_3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.11974 seconds; current memory usage: 323 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_lanczos_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Starting global binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.739792 seconds; current memory usage: 328 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_minres_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'init_loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'init_lanczos_loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 19.
@I [SCHED-61] Pipelining loop 'extract_from_lanczos_loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'solution_update_loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 29.
@I [SCHED-61] Pipelining loop 'variables_update_loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.805098 seconds; current memory usage: 329 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_minres_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.337052 seconds; current memory usage: 330 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.39038 seconds; current memory usage: 331 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.129234 seconds; current memory usage: 331 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy..memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::out_block_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.foo(unsigned int, unsigned int, unsigned int, unsigned int, float volatile*)::x_in_in_int.memory_inout'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-61] Pipelining loop 'memcpy.memory_inout.y_out_out_int.gep'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.363794 seconds; current memory usage: 332 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.198859 seconds; current memory usage: 332 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_vv_mult_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_vv_mult_HW'.
@I [HLS-111] Elapsed time: 0.388783 seconds; current memory usage: 333 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_part_vector_mult' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_10to1_sel4_32_1': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_part_vector_mult'.
@I [HLS-111] Elapsed time: 0.110949 seconds; current memory usage: 335 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_part_vector_mult_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_10to1_sel4_32_1': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_part_vector_mult_1'.
@I [HLS-111] Elapsed time: 0.211601 seconds; current memory usage: 338 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_lanczos_HW' 
@I [HLS-10] ----------------------------------------------------------------
@W [RTGEN-101] Register 'beta_new' is power-on initialization.
@I [RTGEN-100] Generating core module 'foo_dsqrt_64ns_64ns_64_31': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 8 instance(s).
@I [RTGEN-100] Generating core module 'foo_faddfsub_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'foo_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 10 instance(s).
@I [RTGEN-100] Generating core module 'foo_fpext_32ns_64_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fptrunc_64ns_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_mux_10to1_sel4_32_1': 7 instance(s).
@I [RTGEN-100] Generating core module 'foo_sitofp_32ns_32_6': 2 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_lanczos_HW'.
@I [HLS-111] Elapsed time: 0.693139 seconds; current memory usage: 348 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_minres_HW' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Generating core module 'foo_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_faddfsub_32ns_32ns_32_5_full_dsp': 2 instance(s).
@I [RTGEN-100] Generating core module 'foo_fdiv_32ns_32ns_32_16': 1 instance(s).
@I [RTGEN-100] Generating core module 'foo_fmul_32ns_32ns_32_4_max_dsp': 4 instance(s).
@I [RTGEN-100] Generating core module 'foo_fsqrt_32ns_32ns_32_12': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'foo_minres_HW'.
@I [HLS-111] Elapsed time: 1.6582 seconds; current memory usage: 367 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo_foo_user' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'foo_foo_user'.
@I [HLS-111] Elapsed time: 0.693302 seconds; current memory usage: 371 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'foo' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'foo/byte_block_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_out_block_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_x_in_in_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/byte_y_out_out_offset' to 's_axilite & ap_none' (register).
@I [RTGEN-500] Setting interface mode on port 'foo/memory_inout' to 'm_axi'.
@I [RTGEN-500] Setting interface mode on function 'foo' to 's_axilite & ap_ctrl_hs'.
@I [RTGEN-100] Finished creating RTL model for 'foo'.
@I [HLS-111] Elapsed time: 0.501954 seconds; current memory usage: 374 MB.
@I [RTMG-278] Implementing memory 'foo_vv_mult_HW_sos_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_prev_vec0_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_prev_vec_0_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_prev_vec_term_ram' using distributed RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_current_vec_1_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_new_vec0_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_new_vec_0_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_v_new_vec_term_ram' using block RAMs with power-on initialization.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_num_block_sched_rom' using auto ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_col_block_sched_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_row_block_sched_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_num_term_block_sched3_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_col_term_block_sched2_rom' using distributed ROMs.
@I [RTMG-279] Implementing memory 'foo_lanczos_HW_row_term_block_sched1_rom' using distributed ROMs.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_A_mult_v_vec0_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_A_mult_v_vec_0_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_lanczos_HW_A_mult_v_vec_term_ram' using distributed RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_x_new_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_minres_HW_v_current_HW_in_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'foo_out_block_in_int_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_x_in_in_int_ram' using block RAMs with power-on initialization.
@I [RTMG-278] Implementing memory 'foo_block_in_int_mat_0_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'foo'.
@I [WVHDL-304] Generating RTL VHDL for 'foo'.
@I [WVLOG-307] Generating RTL Verilog for 'foo'.
@I [IMPL-8] Exporting RTL as an IP in IP-XACT.

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-1269] XILINX_LOCAL_USER_DATA is set to 'YES', using local Tcl Store at '/home/bkhusain/.Xilinx/Vivado/2015.2/XilinxTclStore'.
INFO: [Common 17-748] XILINX_TCLAPP_REPO is set to '/home/bkhusain/Documents/XilinxTclStore'. Refresh XilinxTclStore catalog is disabled when XILINX_TCLAPP_REPO is set.
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fmul_2_max_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_faddfsub_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fsqrt_10_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fsqrt_10_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fptrunc_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fptrunc_0_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fadd_3_full_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fdiv_14_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_sitofp_4_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_dsqrt_29_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_dsqrt_29_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'foo_ap_fpext_0_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'foo_ap_fpext_0_no_dsp_32'...
****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source /home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0/solution1/impl/ip/tmp.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/bkhusain/Desktop/improved_NMPC_SOC/HIL_testing/protoip_projects/heterogeneous_3/ip_design/build/prj/my_project0/solution1/impl/ip/tmp.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Mar 11 16:34:51 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Mar 11 16:34:51 2017...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sat Mar 11 16:34:52 2017...
@I [HLS-112] Total elapsed time: 428.251 seconds; peak memory usage: 374 MB.
@I [LIC-101] Checked in feature [ap_opencl]
