// Seed: 3156073777
module module_0;
  wire id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd76,
    parameter id_6 = 32'd52
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout logic [7:0] id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire  _id_5;
  logic _id_6;
  ;
  assign id_6 = id_2;
  wire [id_5  +  -1 'h0 : id_6] id_7;
  logic id_8, id_9;
  wire id_10;
  module_0 modCall_1 ();
  always
    while (-1'h0) begin : LABEL_0
      id_8 = 1;
    end
endmodule
