module ram_tb();
	logic clk_i, write_ena_i,
	logic [ADDR_WIDTH-1:0] w_addr_i, r_addr_i,
	logic [DATA_WIDTH-1:0] bus_data_i, bus_data_o;
	ram #(4,8) dut (clk_i,write_ena_i
						w_addr_i,r_addr_i
						bus_data_i,bus_data_o);
	initial begin 
		clk_i=0;
	end
	
	always #20000 clk_i = ~clk_i;
	
		
endmodule



