# Dual Slope Analog to Digital Converter

This repository contains the project for a Dual Slope Analog to Digital Converter, built for the Digital Systems class.

The ```BCDto7seg``` folder contains the corresponding decoder implementations in Verilog to be used during the project, accompanied by a pdf describing its development process with Truth Tables, Karnaugh Maps, Boolean Expressions and the Schematics generated.
