{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 13 10:07:39 2017 " "Info: Processing started: Mon Nov 13 10:07:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off JK_ff -c JK_ff --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off JK_ff -c JK_ff --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ " "Warning: Node \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ\" is a latch" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q " "Warning: Node \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q\" is a latch" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q " "Warning: Node \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q\" is a latch" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Clk " "Info: Assuming node \"Clk\" is a latch enable. Will not compute fmax for this pin." {  } { { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ register Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 288.35 MHz 3.468 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 288.35 MHz between source register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ\" and destination register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q\" (period= 3.468 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.923 ns + Longest register register " "Info: + Longest register to register delay is 0.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ 1 REG LCCOMB_X30_Y35_N4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.261 ns) + CELL(0.271 ns) 0.532 ns sD~0 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.261 ns) + CELL(0.271 ns) = 0.532 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'sD~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ sD~0 } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 0.923 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 0.923 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.421 ns ( 45.61 % ) " "Info: Total cell delay = 0.421 ns ( 45.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.502 ns ( 54.39 % ) " "Info: Total interconnect delay = 0.502 ns ( 54.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.923 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.261ns 0.241ns } { 0.000ns 0.271ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.131 ns - Smallest " "Info: - Smallest clock skew is 0.131 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.787 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.275 ns) 2.787 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(1.395 ns) + CELL(0.275 ns) = 2.787 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 45.71 % ) " "Info: Total cell delay = 1.274 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.29 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.656 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.150 ns) 2.656 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ 3 REG LCCOMB_X30_Y35_N4 2 " "Info: 3: + IC(1.389 ns) + CELL(0.150 ns) = 2.656 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|notQ'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.26 % ) " "Info: Total cell delay = 1.149 ns ( 43.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.507 ns ( 56.74 % ) " "Info: Total interconnect delay = 1.507 ns ( 56.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} } { 0.000ns 0.000ns 0.118ns 1.389ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} } { 0.000ns 0.000ns 0.118ns 1.389ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.942 ns + " "Info: + Micro setup delay of destination is 0.942 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.923 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "0.923 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.261ns 0.241ns } { 0.000ns 0.271ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|notQ {} } { 0.000ns 0.000ns 0.118ns 1.389ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q T Clk 0.579 ns register " "Info: tsu for register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q\" (data pin = \"T\", clock pin = \"Clk\") is 0.579 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.424 ns + Longest pin register " "Info: + Longest pin to register delay is 2.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns T 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'T'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.419 ns) 2.033 ns sD~0 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.635 ns) + CELL(0.419 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'sD~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { T sD~0 } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 2.424 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 63.86 % ) " "Info: Total cell delay = 1.548 ns ( 63.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.876 ns ( 36.14 % ) " "Info: Total interconnect delay = 0.876 ns ( 36.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { T sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { T {} T~combout {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.635ns 0.241ns } { 0.000ns 0.979ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.942 ns + " "Info: + Micro setup delay of destination is 0.942 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.787 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.275 ns) 2.787 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(1.395 ns) + CELL(0.275 ns) = 2.787 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 45.71 % ) " "Info: Total cell delay = 1.274 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.29 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { T sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { T {} T~combout {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.635ns 0.241ns } { 0.000ns 0.979ns 0.419ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk Q Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q 6.031 ns register " "Info: tco from clock \"Clk\" to destination pin \"Q\" through register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q\" is 6.031 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 2.655 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 2.655 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.150 ns) 2.655 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q 3 REG LCCOMB_X30_Y35_N26 2 " "Info: 3: + IC(1.388 ns) + CELL(0.150 ns) = 2.655 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.149 ns ( 43.28 % ) " "Info: Total cell delay = 1.149 ns ( 43.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.506 ns ( 56.72 % ) " "Info: Total interconnect delay = 1.506 ns ( 56.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q {} } { 0.000ns 0.000ns 0.118ns 1.388ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.376 ns + Longest register pin " "Info: + Longest register to pin delay is 3.376 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q 1 REG LCCOMB_X30_Y35_N26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff1\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.578 ns) + CELL(2.798 ns) 3.376 ns Q 2 PIN PIN_C11 0 " "Info: 2: + IC(0.578 ns) + CELL(2.798 ns) = 3.376 ns; Loc. = PIN_C11; Fanout = 0; PIN Node = 'Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q Q } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.798 ns ( 82.88 % ) " "Info: Total cell delay = 2.798 ns ( 82.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.578 ns ( 17.12 % ) " "Info: Total interconnect delay = 0.578 ns ( 17.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q {} Q {} } { 0.000ns 0.578ns } { 0.000ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.655 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.655 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q {} } { 0.000ns 0.000ns 0.118ns 1.388ns } { 0.000ns 0.999ns 0.000ns 0.150ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "3.376 ns" { Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff1|Q {} Q {} } { 0.000ns 0.578ns } { 0.000ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q T Clk 0.363 ns register " "Info: th for register \"Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q\" (data pin = \"T\", clock pin = \"Clk\") is 0.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 2.787 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 2.787 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns Clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'Clk'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns Clk~clkctrl 2 COMB CLKCTRL_G3 3 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'Clk~clkctrl'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { Clk Clk~clkctrl } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.275 ns) 2.787 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(1.395 ns) + CELL(0.275 ns) = 2.787 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.670 ns" { Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.274 ns ( 45.71 % ) " "Info: Total cell delay = 1.274 ns ( 45.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 54.29 % ) " "Info: Total interconnect delay = 1.513 ns ( 54.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.424 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns T 1 PIN PIN_C13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'T'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "" { T } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.635 ns) + CELL(0.419 ns) 2.033 ns sD~0 2 COMB LCCOMB_X30_Y35_N0 1 " "Info: 2: + IC(0.635 ns) + CELL(0.419 ns) = 2.033 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'sD~0'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { T sD~0 } "NODE_NAME" } } { "T_f_f.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/T_f_f.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 2.424 ns Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q 3 REG LCCOMB_X30_Y35_N22 2 " "Info: 3: + IC(0.241 ns) + CELL(0.150 ns) = 2.424 ns; Loc. = LCCOMB_X30_Y35_N22; Fanout = 2; REG Node = 'Positive_D_ff:MS_D_ff0\|D1_lach:MS_D_ff0\|Q'" {  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "D1_lach.vhd" "" { Text "C:/Users/gerti/Desktop/VHDL Report/Lab7/Csc21100_Lab6_ff/D1_lach.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.548 ns ( 63.86 % ) " "Info: Total cell delay = 1.548 ns ( 63.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.876 ns ( 36.14 % ) " "Info: Total interconnect delay = 0.876 ns ( 36.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { T sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { T {} T~combout {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.635ns 0.241ns } { 0.000ns 0.979ns 0.419ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.787 ns" { Clk Clk~clkctrl Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.787 ns" { Clk {} Clk~combout {} Clk~clkctrl {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.118ns 1.395ns } { 0.000ns 0.999ns 0.000ns 0.275ns } "" } } { "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartusii/quartus/bin/TimingClosureFloorplan.fld" "" "2.424 ns" { T sD~0 Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q } "NODE_NAME" } } { "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartusii/quartus/bin/Technology_Viewer.qrui" "2.424 ns" { T {} T~combout {} sD~0 {} Positive_D_ff:MS_D_ff0|D1_lach:MS_D_ff0|Q {} } { 0.000ns 0.000ns 0.635ns 0.241ns } { 0.000ns 0.979ns 0.419ns 0.150ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 13 10:07:40 2017 " "Info: Processing ended: Mon Nov 13 10:07:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
