// Seed: 1231891381
module module_0 (
    output wor   id_0,
    output tri0  id_1,
    output uwire id_2
);
  logic [7:0] id_4;
  assign module_1.id_0 = 0;
  assign id_4[-1'b0]   = id_4;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input wand id_6,
    input uwire id_7,
    output tri1 id_8,
    output uwire id_9,
    input tri1 id_10,
    input supply0 id_11
);
  wire id_13 = -1'b0;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8
  );
endmodule
