This is a example to show how to use bat file to simulate verilog project in Modelsim.

First, list all the verilog file in this folder and sub-folder.

Second, start one tcl file to simulate.

There are several process in tcl file and you can make change according to your project.