<ns0:entry xmlns:ns0="http://www.w3.org/2005/Atom" xmlns:ns1="http://schemas.google.com/g/2005" xmlns:ns2="http://schemas.google.com/projecthosting/issues/2009" ns1:etag="W/&quot;CEcDQH47eCl7ImA9WhZXEEw.&quot;">
		<ns0:id>http://code.google.com/feeds/issues/p/nativeclient/issues/768/comments/full/9</ns0:id><ns0:author>
			<ns0:name>kschi...@google.com</ns0:name><ns0:uri>/u/108470876877739532758/</ns0:uri></ns0:author><ns0:content type="html">Working on a solution where we "trim" off all but the last N halts, from the memory block. N is longer than any one instruction and moves the (virtual) pc to a modulo 32 address.

This will guarantee that trimmed halts must be halt instructions, and any branch into them must be an indirect mask.</ns0:content><ns0:updated>2011-04-28T17:34:31.000Z</ns0:updated><ns0:published>2011-04-28T17:34:31.000Z</ns0:published><ns2:updates>
			<ns2:status>Started</ns2:status><ns2:ownerUpdate>kschi...@google.com</ns2:ownerUpdate></ns2:updates><ns0:title>Comment 9 by kschi...@google.com</ns0:title><ns0:link href="http://code.google.com/p/nativeclient/issues/detail?id=768#c9" rel="alternate" type="text/html" /><ns0:link href="https://code.google.com/feeds/issues/p/nativeclient/issues/768/comments/full/9" rel="self" type="application/atom+xml" /></ns0:entry>