module clkdiv(clki,clko);
	input clki;
	output clko;
	
	reg [20:20] counter;
	
	initial begin
		counter<=0;
		clko<=0;
	end
	
	always @ (posedge clki) begin
		counter<=counter+1;
		
		if (counter==5000000) begin
			counter<=0;
			clko<= ~clko;
			
		end
	end
		
endmodule

			
			
		
	