#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Sep 10 15:44:20 2019
# Process ID: 21104
# Current directory: /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/feliks/.Xilinx/Vivado/Vivado_init.tcl'
source design_1_wrapper.tcl -notrace
WARNING: [Board 49-91] Board repository path '/opt/Xilinx/Vivado/2018.2/vivado-boards/new/board_files' does not exist, it will not be used to search board files.
WARNING: [Board 49-91] Board repository path '/opt/Xilinx/Vivado/2018.2/vivado-boards/new/board_files' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.ipdefs/repo_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1396.547 ; gain = 0.000 ; free physical = 2419 ; free virtual = 5012
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21138 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1758.508 ; gain = 152.684 ; free physical = 2034 ; free virtual = 4630
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dynclk_0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dynclk_0_0' (1#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axi_dynclk_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_video_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axi_gpio_video_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_video_0' (2#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axi_gpio_video_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_gp0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:1060]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_ZD2IXJ' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3163]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_ZD2IXJ' (3#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3163]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_13ZP1O6' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3288]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_13ZP1O6' (4#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3288]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_Y154GK' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3434]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_Y154GK' (5#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3434]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_15LWNJP' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3566]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_15LWNJP' (6#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3566]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_WF9HZL' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3698]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_WF9HZL' (7#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3698]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_119IHAT' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3830]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (8#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_119IHAT' (9#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:3830]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_2' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_xbar_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_2' (10#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_xbar_2_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (15) of module 'design_1_xbar_2' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:1986]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (15) of module 'design_1_xbar_2' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:1990]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_gp0_0' (11#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:1060]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_interconnect_hp0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2025]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_17E8JHA' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2637]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (12#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_m00_regslice_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_m00_regslice_0' (13#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_m00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_17E8JHA' (14#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2637]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_S4BDUK' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:4135]
INFO: [Synth 8-6157] synthesizing module 'design_1_s00_regslice_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_s00_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s00_regslice_0' (15#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_s00_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 's00_regslice' of module 'design_1_s00_regslice_0' has 34 connections declared, but only 33 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:4262]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_S4BDUK' (16#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:4135]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_12AUBLP' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:4298]
INFO: [Synth 8-6157] synthesizing module 'design_1_s01_regslice_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_s01_regslice_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_s01_regslice_0' (17#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_s01_regslice_0_stub.v:6]
WARNING: [Synth 8-7023] instance 's01_regslice' of module 'design_1_s01_regslice_0' has 40 connections declared, but only 39 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:4449]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_12AUBLP' (18#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:4298]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_3' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_xbar_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_3' (19#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_xbar_3_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'design_1_xbar_3' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2608]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'design_1_xbar_3' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2625]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'design_1_xbar_3' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2626]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'design_1_xbar_3' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2628]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'design_1_xbar_3' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2629]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_3' has 78 connections declared, but only 76 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2558]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_interconnect_hp0_0' (20#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:2025]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (21#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 67 connections declared, but only 65 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:678]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_in_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axis_subset_converter_in_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_in_0' (22#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axis_subset_converter_in_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axis_subset_converter_out_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axis_subset_converter_out_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axis_subset_converter_out_0' (23#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_axis_subset_converter_out_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axis_subset_converter_out' of module 'design_1_axis_subset_converter_out_0' has 14 connections declared, but only 13 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:757]
INFO: [Synth 8-6157] synthesizing module 'design_1_dvi2rgb_0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dvi2rgb_0_0' (24#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_dvi2rgb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (25#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:791]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_fclk0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_proc_sys_reset_fclk0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_fclk0_0' (26#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_proc_sys_reset_fclk0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_fclk0' of module 'design_1_proc_sys_reset_fclk0_0' has 10 connections declared, but only 7 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:799]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_fclk1_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_proc_sys_reset_fclk1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_fclk1_0' (27#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_proc_sys_reset_fclk1_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_fclk1' of module 'design_1_proc_sys_reset_fclk1_0' has 10 connections declared, but only 7 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:807]
INFO: [Synth 8-6157] synthesizing module 'design_1_processing_system7_0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_processing_system7_0_0' (28#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'design_1_processing_system7_0_0' has 119 connections declared, but only 113 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:815]
INFO: [Synth 8-6157] synthesizing module 'design_1_rgb2dvi_1_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_rgb2dvi_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rgb2dvi_1_0' (29#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_rgb2dvi_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_subset_converter_reset_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_subset_converter_reset_0/synth/design_1_subset_converter_reset_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (30#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_subset_converter_reset_0' (31#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_subset_converter_reset_0/synth/design_1_subset_converter_reset_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (32#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 31 connections declared, but only 23 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:943]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_in_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_v_tc_in_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_in_0' (33#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_v_tc_in_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_out_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_v_tc_out_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_out_0' (34#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_v_tc_out_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'v_tc_out' of module 'design_1_v_tc_out_0' has 32 connections declared, but only 31 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:996]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_vid_in_axi4s_0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_vid_in_axi4s_0_0' (35#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/.Xil/Vivado-21104-megatron/realtime/design_1_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'v_vid_in_axi4s_0' of module 'design_1_v_vid_in_axi4s_0_0' has 28 connections declared, but only 22 given [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:1028]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconcat_0_0' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 5 - type: integer 
	Parameter NUM_PORTS bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (36#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconcat_0_0' (37#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_xlconcat_0_0/synth/design_1_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (38#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (39#1) [/opt/Xilinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:36115]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (40#1) [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/imports/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s01_couplers_imp_12AUBLP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s01_couplers_imp_12AUBLP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_S4BDUK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_S4BDUK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_bid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_bid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_bid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_bid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_bid[1]
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_rid[5]
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_rid[4]
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_rid[3]
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_rid[2]
WARNING: [Synth 8-3331] design m00_couplers_imp_17E8JHA has unconnected port M_AXI_rid[1]
WARNING: [Synth 8-3331] design s00_couplers_imp_119IHAT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_119IHAT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_WF9HZL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_WF9HZL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_WF9HZL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_WF9HZL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_15LWNJP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_15LWNJP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_15LWNJP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_15LWNJP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_Y154GK has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_Y154GK has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_Y154GK has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_Y154GK has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_13ZP1O6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_13ZP1O6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_13ZP1O6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_13ZP1O6 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_ZD2IXJ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_ZD2IXJ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_ZD2IXJ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_ZD2IXJ has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1820.195 ; gain = 214.371 ; free physical = 2000 ; free virtual = 4608
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1828.133 ; gain = 222.309 ; free physical = 1996 ; free virtual = 4607
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1828.133 ; gain = 222.309 ; free physical = 1996 ; free virtual = 4607
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0/design_1_axi_dynclk_0_0_in_context.xdc] for cell 'design_1_i/axi_dynclk_0'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_video_0/design_1_axi_gpio_video_0/design_1_axi_gpio_video_0_in_context.xdc] for cell 'design_1_i/axi_gpio_video'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_video_0/design_1_axi_gpio_video_0/design_1_axi_gpio_video_0_in_context.xdc] for cell 'design_1_i/axi_gpio_video'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_in_0/design_1_axis_subset_converter_in_0/design_1_axis_subset_converter_in_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_in'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_in_0/design_1_axis_subset_converter_in_0/design_1_axis_subset_converter_in_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_in'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/design_1_axis_subset_converter_out_0/design_1_axis_subset_converter_out_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_out'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_axis_subset_converter_out_0/design_1_axis_subset_converter_out_0/design_1_axis_subset_converter_out_0_in_context.xdc] for cell 'design_1_i/axis_subset_converter_out'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc] for cell 'design_1_i/dvi2rgb_0'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_fclk0_0/design_1_proc_sys_reset_fclk0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_fclk0'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_fclk0_0/design_1_proc_sys_reset_fclk0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_fclk0'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_fclk1'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0/design_1_proc_sys_reset_fclk1_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_fclk1'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_1'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc] for cell 'design_1_i/rgb2dvi_1'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_tc_in_0/design_1_v_tc_in_0/design_1_v_tc_in_0_in_context.xdc] for cell 'design_1_i/v_tc_in'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_tc_in_0/design_1_v_tc_in_0/design_1_v_tc_in_0_in_context.xdc] for cell 'design_1_i/v_tc_in'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_tc_out_0/design_1_v_tc_out_0/design_1_v_tc_out_0_in_context.xdc] for cell 'design_1_i/v_tc_out'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_tc_out_0/design_1_v_tc_out_0/design_1_v_tc_out_0_in_context.xdc] for cell 'design_1_i/v_tc_out'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0/design_1_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'design_1_i/v_vid_in_axi4s_0'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_gp0/xbar'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_xbar_2/design_1_xbar_2/design_1_xbar_2_in_context.xdc] for cell 'design_1_i/axi_interconnect_gp0/xbar'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/xbar'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_xbar_3/design_1_xbar_3/design_1_xbar_3_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/xbar'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_gp0/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_gp0/s00_couplers/auto_pc'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_0/design_1_s00_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s00_couplers/s00_regslice'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_s00_regslice_0/design_1_s00_regslice_0/design_1_s00_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s00_couplers/s00_regslice'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0/design_1_s01_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s01_couplers/s01_regslice'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_s01_regslice_0/design_1_s01_regslice_0/design_1_s01_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/s01_couplers/s01_regslice'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0/design_1_m00_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/m00_couplers/m00_regslice'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_m00_regslice_0/design_1_m00_regslice_0/design_1_m00_regslice_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/m00_couplers/m00_regslice'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_hp0/m00_couplers/auto_pc'
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1970.789 ; gain = 0.000 ; free physical = 1845 ; free virtual = 4504
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1970.789 ; gain = 0.000 ; free physical = 1844 ; free virtual = 4504
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/axi_vdma_0' at clock pin 'm_axi_mm2s_aclk' is different from the actual clock period '7.499', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/proc_sys_reset_0' at clock pin 'slowest_sync_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_axi4s_vid_out_0' at clock pin 'vid_io_out_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_tc_in' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_tc_out' at clock pin 'clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/v_vid_in_axi4s_0' at clock pin 'vid_io_in_clk' is different from the actual clock period '6.060', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1862 ; free virtual = 4558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1862 ; free virtual = 4558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_clk_p. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_n[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_in_data_p[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0/design_1_dvi2rgb_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 262).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0/design_1_processing_system7_0_0_in_context.xdc, line 263).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_n. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_clk_p. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_n[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[0]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[1]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for hdmi_out_data_p[2]. (constraint file  /home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.srcs/sources_1/bd/design_1/ip/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0/design_1_rgb2dvi_1_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_dynclk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_gpio_video. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_gp0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_hp0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_subset_converter_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axis_subset_converter_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/dvi2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_fclk0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/proc_sys_reset_fclk1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rgb2dvi_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/subset_converter_reset. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_in. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tc_out. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_gp0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_hp0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_gp0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_hp0/s00_couplers/s00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_hp0/s01_couplers/s01_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_hp0/m00_couplers/m00_regslice. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_hp0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1862 ; free virtual = 4558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1863 ; free virtual = 4559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1858 ; free virtual = 4556
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/dvi2rgb_0/PixelClk' to pin 'design_1_i/dvi2rgb_0/bbstub_PixelClk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/dvi2rgb_0/RefClk' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK1' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK2' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK2/O'
INFO: [Synth 8-5819] Moved 5 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1735 ; free virtual = 4433
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1733 ; free virtual = 4431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1732 ; free virtual = 4431
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1732 ; free virtual = 4431
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1732 ; free virtual = 4431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |design_1_auto_pc_0                   |         1|
|2     |design_1_xbar_2                      |         1|
|3     |design_1_auto_pc_1                   |         1|
|4     |design_1_m00_regslice_0              |         1|
|5     |design_1_s00_regslice_0              |         1|
|6     |design_1_s01_regslice_0              |         1|
|7     |design_1_xbar_3                      |         1|
|8     |design_1_axi_dynclk_0_0              |         1|
|9     |design_1_axi_gpio_video_0            |         1|
|10    |design_1_axi_vdma_0_0                |         1|
|11    |design_1_axis_subset_converter_in_0  |         1|
|12    |design_1_axis_subset_converter_out_0 |         1|
|13    |design_1_dvi2rgb_0_0                 |         1|
|14    |design_1_proc_sys_reset_0_0          |         1|
|15    |design_1_proc_sys_reset_fclk0_0      |         1|
|16    |design_1_proc_sys_reset_fclk1_0      |         1|
|17    |design_1_processing_system7_0_0      |         1|
|18    |design_1_rgb2dvi_1_0                 |         1|
|19    |design_1_v_axi4s_vid_out_0_0         |         1|
|20    |design_1_v_tc_in_0                   |         1|
|21    |design_1_v_tc_out_0                  |         1|
|22    |design_1_v_vid_in_axi4s_0_0          |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+-------------------------------------+------+
|      |Cell                                 |Count |
+------+-------------------------------------+------+
|1     |design_1_auto_pc_0                   |     1|
|2     |design_1_auto_pc_1                   |     1|
|3     |design_1_axi_dynclk_0_0              |     1|
|4     |design_1_axi_gpio_video_0            |     1|
|5     |design_1_axi_vdma_0_0                |     1|
|6     |design_1_axis_subset_converter_in_0  |     1|
|7     |design_1_axis_subset_converter_out_0 |     1|
|8     |design_1_dvi2rgb_0_0                 |     1|
|9     |design_1_m00_regslice_0              |     1|
|10    |design_1_proc_sys_reset_0_0          |     1|
|11    |design_1_proc_sys_reset_fclk0_0      |     1|
|12    |design_1_proc_sys_reset_fclk1_0      |     1|
|13    |design_1_processing_system7_0_0      |     1|
|14    |design_1_rgb2dvi_1_0                 |     1|
|15    |design_1_s00_regslice_0              |     1|
|16    |design_1_s01_regslice_0              |     1|
|17    |design_1_v_axi4s_vid_out_0_0         |     1|
|18    |design_1_v_tc_in_0                   |     1|
|19    |design_1_v_tc_out_0                  |     1|
|20    |design_1_v_vid_in_axi4s_0_0          |     1|
|21    |design_1_xbar_2                      |     1|
|22    |design_1_xbar_3                      |     1|
|23    |IOBUF                                |     4|
|24    |OBUF                                 |     1|
+------+-------------------------------------+------+

Report Instance Areas: 
+------+---------------------------+----------------------------------+------+
|      |Instance                   |Module                            |Cells |
+------+---------------------------+----------------------------------+------+
|1     |top                        |                                  |  2920|
|2     |  design_1_i               |design_1                          |  2915|
|3     |    axi_interconnect_gp0   |design_1_axi_interconnect_gp0_0   |   773|
|4     |      s00_couplers         |s00_couplers_imp_119IHAT          |   177|
|5     |    axi_interconnect_hp0   |design_1_axi_interconnect_hp0_0   |  1158|
|6     |      m00_couplers         |m00_couplers_imp_17E8JHA          |   530|
|7     |      s00_couplers         |s00_couplers_imp_S4BDUK           |   132|
|8     |      s01_couplers         |s01_couplers_imp_12AUBLP          |   142|
|9     |    subset_converter_reset |design_1_subset_converter_reset_0 |     0|
|10    |    xlconcat_0             |design_1_xlconcat_0_0             |     0|
+------+---------------------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1732 ; free virtual = 4431
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1974.758 ; gain = 222.309 ; free physical = 1789 ; free virtual = 4488
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1974.758 ; gain = 368.934 ; free physical = 1799 ; free virtual = 4497
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1974.758 ; gain = 0.000 ; free physical = 1733 ; free virtual = 4432
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1974.758 ; gain = 578.211 ; free physical = 1822 ; free virtual = 4521
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1974.758 ; gain = 0.000 ; free physical = 1822 ; free virtual = 4521
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/feliks/Downloads/Zybo-Z7-10-HDMI-master/vivado_proj/Zybo-Z7-10-HDMI.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 15:44:58 2019...
