PREFETCH_EXCLUSIVE (M512)/
PREFETCHW (M512)/
ADCX (R32, M32)/[1;6]
ADCX (R32, R32)/1
ADCX (R64, M64)/[1;6]
ADCX (R64, R64)/1
ADOX (R32, M32)/[1;6]
ADOX (R32, R32)/1
ADOX (R64, M64)/[1;6]
ADOX (R64, R64)/1
AESDEC (XMM, M128)/[3;≤11]
AESDEC (XMM, XMM)/[3;5]
AESDECLAST (XMM, M128)/[3;≤11]
AESDECLAST (XMM, XMM)/[3;5]
AESENC (XMM, M128)/[3;≤11]
AESENC (XMM, XMM)/[3;5]
AESENCLAST (XMM, M128)/[3;≤11]
AESENCLAST (XMM, XMM)/[3;5]
AESIMC (XMM, M128)/[≤12;≤14]
AESIMC (XMM, XMM)/8
AESKEYGENASSIST (XMM, M128, I8)/[≤10;≤12]
AESKEYGENASSIST (XMM, XMM, I8)/7
INVLPGB (RAX, EDX, ECX)/
TLBSYNC/
TDPBF16PS (MM, MM, MM)/
TDPBSSD (MM, MM, MM)/
TDPBSUD (MM, MM, MM)/
TDPBUSD (MM, MM, MM)/
TDPBUUD (MM, MM, MM)/
LDTILECFG (M512)/
STTILECFG (M512)/
TILELOADD (MM, M0)/
TILELOADDT1 (MM, M0)/
TILERELEASE/
TILESTORED (M0, MM)/
TILEZERO (MM)/
VADDPD (XMM, XMM, M128)/[4;≤11]
VADDPD (XMM, XMM, XMM)/4
VADDPD (YMM, YMM, M256)/[4;≤12]
VADDPD (YMM, YMM, YMM)/4
VADDPS (XMM, XMM, M128)/[4;≤11]
VADDPS (XMM, XMM, XMM)/4
VADDPS (YMM, YMM, M256)/[4;≤12]
VADDPS (YMM, YMM, YMM)/4
VADDSD (XMM, XMM, M64)/[4;≤11]
VADDSD (XMM, XMM, XMM)/4
VADDSS (XMM, XMM, M32)/[4;≤11]
VADDSS (XMM, XMM, XMM)/4
VADDSUBPD (XMM, XMM, M128)/[4;≤11]
VADDSUBPD (XMM, XMM, XMM)/4
VADDSUBPD (YMM, YMM, M256)/[4;≤12]
VADDSUBPD (YMM, YMM, YMM)/4
VADDSUBPS (XMM, XMM, M128)/[4;≤11]
VADDSUBPS (XMM, XMM, XMM)/4
VADDSUBPS (YMM, YMM, M256)/[4;≤12]
VADDSUBPS (YMM, YMM, YMM)/4
VANDNPD (XMM, XMM, M128)/[1;≤8]
VANDNPD (XMM, XMM, XMM)/1
VANDNPD (YMM, YMM, M256)/[1;≤9]
VANDNPD (YMM, YMM, YMM)/1
VANDNPS (XMM, XMM, M128)/[1;≤8]
VANDNPS (XMM, XMM, XMM)/1
VANDNPS (YMM, YMM, M256)/[1;≤9]
VANDNPS (YMM, YMM, YMM)/1
VANDPD (XMM, XMM, M128)/[1;≤8]
VANDPD (XMM, XMM, XMM)/1
VANDPD (YMM, YMM, M256)/[1;≤9]
VANDPD (YMM, YMM, YMM)/1
VANDPS (XMM, XMM, M128)/[1;≤8]
VANDPS (XMM, XMM, XMM)/1
VANDPS (YMM, YMM, M256)/[1;≤9]
VANDPS (YMM, YMM, YMM)/1
VBLENDPD (XMM, XMM, M128, I8)/[1;≤8]
VBLENDPD (XMM, XMM, XMM, I8)/1
VBLENDPD (YMM, YMM, M256, I8)/[1;≤9]
VBLENDPD (YMM, YMM, YMM, I8)/1
VBLENDPS (XMM, XMM, M128, I8)/[1;≤8]
VBLENDPS (XMM, XMM, XMM, I8)/1
VBLENDPS (YMM, YMM, M256, I8)/[1;≤9]
VBLENDPS (YMM, YMM, YMM, I8)/1
VBLENDVPD (XMM, XMM, M128, XMM)/[1;≤8]
VBLENDVPD (XMM, XMM, XMM, XMM)/[1;2]
VBLENDVPD (YMM, YMM, M256, YMM)/[1;≤9]
VBLENDVPD (YMM, YMM, YMM, YMM)/[1;2]
VBLENDVPS (XMM, XMM, M128, XMM)/[1;≤8]
VBLENDVPS (XMM, XMM, XMM, XMM)/[1;2]
VBLENDVPS (YMM, YMM, M256, YMM)/[1;≤9]
VBLENDVPS (YMM, YMM, YMM, YMM)/[1;2]
VBROADCASTF128 (YMM, M128)/[≤5;≤8]
VBROADCASTSD (YMM, M64)/[≤5;≤8]
VBROADCASTSS (XMM, M32)/[≤4;≤7]
VBROADCASTSS (YMM, M32)/[≤5;≤8]
VCMPPD (XMM, XMM, M128, I8)/[4;≤11]
VCMPPD (XMM, XMM, XMM, I8)/4
VCMPPD (YMM, YMM, M256, I8)/[4;≤12]
VCMPPD (YMM, YMM, YMM, I8)/4
VCMPPS (XMM, XMM, M128, I8)/[4;≤11]
VCMPPS (XMM, XMM, XMM, I8)/4
VCMPPS (YMM, YMM, M256, I8)/[4;≤12]
VCMPPS (YMM, YMM, YMM, I8)/4
VCMPSD (XMM, XMM, M64, I8)/[4;≤11]
VCMPSD (XMM, XMM, XMM, I8)/4
VCMPSS (XMM, XMM, M32, I8)/[4;≤11]
VCMPSS (XMM, XMM, XMM, I8)/4
VCOMISD (XMM, M64)/[≤3;8]
VCOMISD (XMM, XMM)/≤3
VCOMISS (XMM, M32)/[≤3;8]
VCOMISS (XMM, XMM)/≤3
VCVTDQ2PD (XMM, M64)/[≤8;≤11]
VCVTDQ2PD (XMM, XMM)/5
VCVTDQ2PD (YMM, M128)/[≤9;≤12]
VCVTDQ2PD (YMM, XMM)/7
VCVTDQ2PS (XMM, M128)/[≤8;≤11]
VCVTDQ2PS (XMM, XMM)/4
VCVTDQ2PS (YMM, M256)/[≤9;≤12]
VCVTDQ2PS (YMM, YMM)/4
VCVTPD2DQ (XMM, M128)/[≤9;≤12]
VCVTPD2DQ (XMM, M256)/[≤12;≤15]
VCVTPD2DQ (XMM, XMM)/5
VCVTPD2DQ (XMM, YMM)/7
VCVTPD2PS (XMM, M128)/[≤9;≤12]
VCVTPD2PS (XMM, M256)/[≤12;≤15]
VCVTPD2PS (XMM, XMM)/5
VCVTPD2PS (XMM, YMM)/7
VCVTPS2DQ (XMM, M128)/[≤8;≤11]
VCVTPS2DQ (XMM, XMM)/4
VCVTPS2DQ (YMM, M256)/[≤9;≤12]
VCVTPS2DQ (YMM, YMM)/4
VCVTPS2PD (XMM, M64)/[≤8;≤11]
VCVTPS2PD (XMM, XMM)/5
VCVTPS2PD (YMM, M128)/[≤9;≤12]
VCVTPS2PD (YMM, XMM)/7
VCVTSD2SI (R32, M64)/[12;≤26]
VCVTSD2SI (R32, XMM)/≤7
VCVTSD2SI (R64, M64)/≤12
VCVTSD2SI (R64, XMM)/≤7
VCVTSD2SS (XMM, XMM, M64)/[1;≤12]
VCVTSD2SS (XMM, XMM, XMM)/[1;5]
VCVTSI2SD (XMM, XMM, M32)/[4;≤11]
VCVTSI2SD (XMM, XMM, M64)/[4;≤11]
VCVTSI2SD (XMM, XMM, R32)/[4;≤7]
VCVTSI2SD (XMM, XMM, R64)/[4;≤7]
VCVTSI2SS (XMM, XMM, M32)/[4;≤11]
VCVTSI2SS (XMM, XMM, M64)/[1;≤12]
VCVTSI2SS (XMM, XMM, R32)/[4;≤7]
VCVTSI2SS (XMM, XMM, R64)/[1;≤8]
VCVTSS2SD (XMM, XMM, M32)/[4;≤11]
VCVTSS2SD (XMM, XMM, XMM)/[4;5]
VCVTSS2SI (R32, M32)/≤12
VCVTSS2SI (R32, XMM)/≤7
VCVTSS2SI (R64, M32)/≤12
VCVTSS2SI (R64, XMM)/≤8
VCVTTPD2DQ (XMM, M128)/[≤9;≤12]
VCVTTPD2DQ (XMM, M256)/[≤12;≤15]
VCVTTPD2DQ (XMM, XMM)/5
VCVTTPD2DQ (XMM, YMM)/7
VCVTTPS2DQ (XMM, M128)/[≤8;≤11]
VCVTTPS2DQ (XMM, XMM)/4
VCVTTPS2DQ (YMM, M256)/[≤9;≤12]
VCVTTPS2DQ (YMM, YMM)/4
VCVTTSD2SI (R32, M64)/[12;≤26]
VCVTTSD2SI (R32, XMM)/≤7
VCVTTSD2SI (R64, M64)/≤12
VCVTTSD2SI (R64, XMM)/≤7
VCVTTSS2SI (R32, M32)/≤12
VCVTTSS2SI (R32, XMM)/≤7
VCVTTSS2SI (R64, M32)/≤12
VCVTTSS2SI (R64, XMM)/≤8
VDIVPD (XMM, XMM, M128)/[≤13.0;≤21]
VDIVPD (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVPD (YMM, YMM, M256)/[≤13.0;≤22]
VDIVPD (YMM, YMM, YMM)/[≤13.0;≤15]
VDIVPS (XMM, XMM, M128)/[≤11.0;≤18]
VDIVPS (XMM, XMM, XMM)/[≤11.0;≤12]
VDIVPS (YMM, YMM, M256)/[≤11.0;≤19]
VDIVPS (YMM, YMM, YMM)/[≤11.0;≤12]
VDIVSD (XMM, XMM, M64)/[≤13.0;≤21]
VDIVSD (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVSS (XMM, XMM, M32)/[≤11.0;≤18]
VDIVSS (XMM, XMM, XMM)/[≤11.0;≤12]
VDPPD (XMM, XMM, M128, I8)/[9;≤16]
VDPPD (XMM, XMM, XMM, I8)/9
VDPPS (XMM, XMM, M128, I8)/[14;≤21]
VDPPS (XMM, XMM, XMM, I8)/14
VDPPS (YMM, YMM, M256, I8)/[14;≤22]
VDPPS (YMM, YMM, YMM, I8)/14
VEXTRACTF128 (M128, YMM, I8)/[≤4;≤11]
VEXTRACTF128 (XMM, YMM, I8)/3
VEXTRACTPS (M32, XMM, I8)/[≤5;≤11]
VEXTRACTPS (R32, XMM, I8)/≤4
VHADDPD (XMM, XMM, M128)/[6;≤13]
VHADDPD (XMM, XMM, XMM)/6
VHADDPD (YMM, YMM, M256)/[6;≤14]
VHADDPD (YMM, YMM, YMM)/6
VHADDPS (XMM, XMM, M128)/[6;≤13]
VHADDPS (XMM, XMM, XMM)/6
VHADDPS (YMM, YMM, M256)/[6;≤14]
VHADDPS (YMM, YMM, YMM)/6
VHSUBPD (XMM, XMM, M128)/[6;≤13]
VHSUBPD (XMM, XMM, XMM)/6
VHSUBPD (YMM, YMM, M256)/[6;≤14]
VHSUBPD (YMM, YMM, YMM)/6
VHSUBPS (XMM, XMM, M128)/[6;≤13]
VHSUBPS (XMM, XMM, XMM)/6
VHSUBPS (YMM, YMM, M256)/[6;≤14]
VHSUBPS (YMM, YMM, YMM)/6
VINSERTF128 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTF128 (YMM, YMM, XMM, I8)/3
VINSERTPS (XMM, XMM, M32, I8)/[1;≤8]
VINSERTPS (XMM, XMM, XMM, I8)/1
VLDDQU (XMM, M128)/[≤4;≤7]
VLDDQU (YMM, M256)/[≤5;≤8]
VLDMXCSR (M32)/
VMASKMOVDQU (XMM, XMM)/≤12
VMASKMOVPD (M128, XMM, XMM)/[≤11;≤14]
VMASKMOVPD (M256, YMM, YMM)/[≤11;≤14]
VMASKMOVPD (XMM, XMM, M128)/[1;≤8]
VMASKMOVPD (YMM, YMM, M256)/[1;≤9]
VMASKMOVPS (M128, XMM, XMM)/[≤11;≤14]
VMASKMOVPS (M256, YMM, YMM)/[≤11;≤14]
VMASKMOVPS (XMM, XMM, M128)/[1;≤8]
VMASKMOVPS (YMM, YMM, M256)/[1;≤9]
VMAXPD (XMM, XMM, M128)/[4;≤11]
VMAXPD (XMM, XMM, XMM)/4
VMAXPD (YMM, YMM, M256)/[4;≤12]
VMAXPD (YMM, YMM, YMM)/4
VMAXPS (XMM, XMM, M128)/[4;≤11]
VMAXPS (XMM, XMM, XMM)/4
VMAXPS (YMM, YMM, M256)/[4;≤12]
VMAXPS (YMM, YMM, YMM)/4
VMAXSD (XMM, XMM, M64)/[4;≤11]
VMAXSD (XMM, XMM, XMM)/4
VMAXSS (XMM, XMM, M32)/[4;≤11]
VMAXSS (XMM, XMM, XMM)/4
VMINPD (XMM, XMM, M128)/[4;≤11]
VMINPD (XMM, XMM, XMM)/4
VMINPD (YMM, YMM, M256)/[4;≤12]
VMINPD (YMM, YMM, YMM)/4
VMINPS (XMM, XMM, M128)/[4;≤11]
VMINPS (XMM, XMM, XMM)/4
VMINPS (YMM, YMM, M256)/[4;≤12]
VMINPS (YMM, YMM, YMM)/4
VMINSD (XMM, XMM, M64)/[4;≤11]
VMINSD (XMM, XMM, XMM)/4
VMINSS (XMM, XMM, M32)/[4;≤11]
VMINSS (XMM, XMM, XMM)/4
VMOVAPD (M128, XMM)/[≤4;≤11]
VMOVAPD (M256, YMM)/[≤4;≤11]
VMOVAPD (XMM, M128)/[≤4;≤7]
VMOVAPD (YMM, M256)/[≤5;≤8]
VMOVAPD_28 (XMM, XMM)/[0;1]
VMOVAPD_28 (YMM, YMM)/[0;1]
VMOVAPD_29 (XMM, XMM)/[0;1]
VMOVAPD_29 (YMM, YMM)/[0;1]
VMOVAPS (M128, XMM)/[≤4;≤11]
VMOVAPS (M256, YMM)/[≤4;≤11]
VMOVAPS (XMM, M128)/[≤4;≤7]
VMOVAPS (YMM, M256)/[≤5;≤8]
VMOVAPS_28 (XMM, XMM)/[0;1]
VMOVAPS_28 (YMM, YMM)/[0;1]
VMOVAPS_29 (XMM, XMM)/[0;1]
VMOVAPS_29 (YMM, YMM)/[0;1]
VMOVD (M32, XMM)/[≤4;≤11]
VMOVD (R32, XMM)/≤3
VMOVD (XMM, M32)/[≤4;≤7]
VMOVD (XMM, R32)/≤3
VMOVDDUP (XMM, M64)/[≤4;≤7]
VMOVDDUP (XMM, XMM)/1
VMOVDDUP (YMM, M256)/[≤5;≤8]
VMOVDDUP (YMM, YMM)/1
VMOVDQA (M128, XMM)/[≤4;≤11]
VMOVDQA (M256, YMM)/[≤4;≤11]
VMOVDQA (XMM, M128)/[≤4;≤7]
VMOVDQA (YMM, M256)/[≤5;≤8]
VMOVDQA_6F (XMM, XMM)/[0;1]
VMOVDQA_6F (YMM, YMM)/[0;1]
VMOVDQA_7F (XMM, XMM)/[0;1]
VMOVDQA_7F (YMM, YMM)/[0;1]
VMOVDQU (M128, XMM)/[≤4;≤11]
VMOVDQU (M256, YMM)/[≤4;≤11]
VMOVDQU (XMM, M128)/[≤4;≤7]
VMOVDQU (YMM, M256)/[≤5;≤8]
VMOVDQU_6F (XMM, XMM)/[0;1]
VMOVDQU_6F (YMM, YMM)/[0;1]
VMOVDQU_7F (XMM, XMM)/[0;1]
VMOVDQU_7F (YMM, YMM)/[0;1]
VMOVHLPS (XMM, XMM, XMM)/1
VMOVHPD (M64, XMM)/[≤4;≤11]
VMOVHPD (XMM, XMM, M64)/[1;≤8]
VMOVHPS (M64, XMM)/[≤4;≤11]
VMOVHPS (XMM, XMM, M64)/[1;≤8]
VMOVLHPS (XMM, XMM, XMM)/1
VMOVLPD (M64, XMM)/[≤4;≤11]
VMOVLPD (XMM, XMM, M64)/[1;≤8]
VMOVLPS (M64, XMM)/[≤4;≤11]
VMOVLPS (XMM, XMM, M64)/[1;≤8]
VMOVMSKPD (R32, XMM)/≤3
VMOVMSKPD (R32, YMM)/≤5
VMOVMSKPS (R32, XMM)/≤3
VMOVMSKPS (R32, YMM)/≤5
VMOVNTDQ (M128, XMM)/[≤390;≤399]
VMOVNTDQ (M256, YMM)/[≤390;≤399]
VMOVNTDQA (XMM, M128)/[≤4;≤7]
VMOVNTPD (M128, XMM)/[≤390;≤399]
VMOVNTPD (M256, YMM)/[≤390;≤399]
VMOVNTPS (M128, XMM)/[≤390;≤399]
VMOVNTPS (M256, YMM)/[≤394;≤399]
VMOVQ (M64, XMM)/[≤4;≤11]
VMOVQ (R64, XMM)/≤3
VMOVQ (XMM, M64)/[≤4;≤7]
VMOVQ (XMM, R64)/≤3
VMOVQ_7E (XMM, XMM)/1
VMOVQ_D6 (XMM, XMM)/1
VMOVSD (M64, XMM)/[≤4;≤11]
VMOVSD (XMM, M64)/[≤4;≤7]
VMOVSD_10 (XMM, XMM, XMM)/1
VMOVSD_11 (XMM, XMM, XMM)/1
VMOVSHDUP (XMM, M128)/[≤4;≤7]
VMOVSHDUP (XMM, XMM)/1
VMOVSHDUP (YMM, M256)/[≤5;≤8]
VMOVSHDUP (YMM, YMM)/1
VMOVSLDUP (XMM, M128)/[≤4;≤7]
VMOVSLDUP (XMM, XMM)/1
VMOVSLDUP (YMM, M256)/[≤5;≤8]
VMOVSLDUP (YMM, YMM)/1
VMOVSS (M32, XMM)/[≤4;≤11]
VMOVSS (XMM, M32)/[≤4;≤7]
VMOVSS_10 (XMM, XMM, XMM)/1
VMOVSS_11 (XMM, XMM, XMM)/1
VMOVUPD (M128, XMM)/[≤4;≤11]
VMOVUPD (M256, YMM)/[≤4;≤11]
VMOVUPD (XMM, M128)/[≤4;≤7]
VMOVUPD (YMM, M256)/[≤5;≤8]
VMOVUPD_10 (XMM, XMM)/[0;1]
VMOVUPD_10 (YMM, YMM)/[0;1]
VMOVUPD_11 (XMM, XMM)/[0;1]
VMOVUPD_11 (YMM, YMM)/[0;1]
VMOVUPS (M128, XMM)/[≤4;≤11]
VMOVUPS (M256, YMM)/[≤4;≤11]
VMOVUPS (XMM, M128)/[≤4;≤7]
VMOVUPS (YMM, M256)/[≤5;≤8]
VMOVUPS_10 (XMM, XMM)/[0;1]
VMOVUPS_10 (YMM, YMM)/[0;1]
VMOVUPS_11 (XMM, XMM)/[0;1]
VMOVUPS_11 (YMM, YMM)/[0;1]
VMPSADBW (XMM, XMM, M128, I8)/[3;≤11]
VMPSADBW (XMM, XMM, XMM, I8)/[3;4]
VMULPD (XMM, XMM, M128)/[4;≤11]
VMULPD (XMM, XMM, XMM)/4
VMULPD (YMM, YMM, M256)/[4;≤12]
VMULPD (YMM, YMM, YMM)/4
VMULPS (XMM, XMM, M128)/[4;≤11]
VMULPS (XMM, XMM, XMM)/4
VMULPS (YMM, YMM, M256)/[4;≤12]
VMULPS (YMM, YMM, YMM)/4
VMULSD (XMM, XMM, M64)/[4;≤11]
VMULSD (XMM, XMM, XMM)/4
VMULSS (XMM, XMM, M32)/[4;≤11]
VMULSS (XMM, XMM, XMM)/4
VORPD (XMM, XMM, M128)/[1;≤8]
VORPD (XMM, XMM, XMM)/1
VORPD (YMM, YMM, M256)/[1;≤9]
VORPD (YMM, YMM, YMM)/1
VORPS (XMM, XMM, M128)/[1;≤8]
VORPS (XMM, XMM, XMM)/1
VORPS (YMM, YMM, M256)/[1;≤9]
VORPS (YMM, YMM, YMM)/1
VPABSB (XMM, M128)/[≤5;≤8]
VPABSB (XMM, XMM)/1
VPABSD (XMM, M128)/[≤5;≤8]
VPABSD (XMM, XMM)/1
VPABSW (XMM, M128)/[≤5;≤8]
VPABSW (XMM, XMM)/1
VPACKSSDW (XMM, XMM, M128)/[3;≤10]
VPACKSSDW (XMM, XMM, XMM)/3
VPACKSSWB (XMM, XMM, M128)/[3;≤10]
VPACKSSWB (XMM, XMM, XMM)/3
VPACKUSDW (XMM, XMM, M128)/[3;≤10]
VPACKUSDW (XMM, XMM, XMM)/3
VPACKUSWB (XMM, XMM, M128)/[3;≤10]
VPACKUSWB (XMM, XMM, XMM)/3
VPADDB (XMM, XMM, M128)/[1;≤8]
VPADDB (XMM, XMM, XMM)/1
VPADDD (XMM, XMM, M128)/[1;≤8]
VPADDD (XMM, XMM, XMM)/1
VPADDQ (XMM, XMM, M128)/[1;≤8]
VPADDQ (XMM, XMM, XMM)/1
VPADDSB (XMM, XMM, M128)/[1;≤8]
VPADDSB (XMM, XMM, XMM)/1
VPADDSW (XMM, XMM, M128)/[1;≤8]
VPADDSW (XMM, XMM, XMM)/1
VPADDUSB (XMM, XMM, M128)/[1;≤8]
VPADDUSB (XMM, XMM, XMM)/1
VPADDUSW (XMM, XMM, M128)/[1;≤8]
VPADDUSW (XMM, XMM, XMM)/1
VPADDW (XMM, XMM, M128)/[1;≤8]
VPADDW (XMM, XMM, XMM)/1
VPALIGNR (XMM, XMM, M128, I8)/[1;≤8]
VPALIGNR (XMM, XMM, XMM, I8)/1
VPAND (XMM, XMM, M128)/[1;≤8]
VPAND (XMM, XMM, XMM)/1
VPANDN (XMM, XMM, M128)/[1;≤8]
VPANDN (XMM, XMM, XMM)/1
VPAVGB (XMM, XMM, M128)/[1;≤8]
VPAVGB (XMM, XMM, XMM)/1
VPAVGW (XMM, XMM, M128)/[1;≤8]
VPAVGW (XMM, XMM, XMM)/1
VPBLENDVB (XMM, XMM, M128, XMM)/[1;≤8]
VPBLENDVB (XMM, XMM, XMM, XMM)/[1;2]
VPBLENDW (XMM, XMM, M128, I8)/[1;≤8]
VPBLENDW (XMM, XMM, XMM, I8)/1
VPCLMULQDQ (XMM, XMM, M128, I8)/[6;≤13]
VPCLMULQDQ (XMM, XMM, XMM, I8)/6
VPCMPEQB (XMM, XMM, M128)/[1;≤8]
VPCMPEQB (XMM, XMM, XMM)/1
VPCMPEQD (XMM, XMM, M128)/[1;≤8]
VPCMPEQD (XMM, XMM, XMM)/1
VPCMPEQQ (XMM, XMM, M128)/[1;≤8]
VPCMPEQQ (XMM, XMM, XMM)/1
VPCMPEQW (XMM, XMM, M128)/[1;≤8]
VPCMPEQW (XMM, XMM, XMM)/1
VPCMPESTRI (XMM, M128, I8)/[≤12;≤30]
VPCMPESTRI (XMM, XMM, I8)/[≤12;15]
VPCMPESTRI64 (XMM, M128, I8)/[≤12;≤30]
VPCMPESTRI64 (XMM, XMM, I8)/[≤12;15]
VPCMPESTRM (XMM, M128, I8)/[11;17]
VPCMPESTRM (XMM, XMM, I8)/[11;16]
VPCMPESTRM64 (XMM, M128, I8)/[11;17]
VPCMPESTRM64 (XMM, XMM, I8)/[11;16]
VPCMPGTB (XMM, XMM, M128)/[1;≤8]
VPCMPGTB (XMM, XMM, XMM)/[0;1]
VPCMPGTD (XMM, XMM, M128)/[1;≤8]
VPCMPGTD (XMM, XMM, XMM)/[0;1]
VPCMPGTQ (XMM, XMM, M128)/[3;≤10]
VPCMPGTQ (XMM, XMM, XMM)/[0;3]
VPCMPGTW (XMM, XMM, M128)/[1;≤8]
VPCMPGTW (XMM, XMM, XMM)/[0;1]
VPCMPISTRI (XMM, M128, I8)/[≤11;≤30]
VPCMPISTRI (XMM, XMM, I8)/≤11
VPCMPISTRM (XMM, M128, I8)/[8;16]
VPCMPISTRM (XMM, XMM, I8)/[8;≤11]
VPERM2F128 (YMM, YMM, M256, I8)/[3;≤11]
VPERM2F128 (YMM, YMM, YMM, I8)/3
VPERMILPD (XMM, M128, I8)/[≤5;≤8]
VPERMILPD (XMM, XMM, I8)/1
VPERMILPD (XMM, XMM, M128)/[1;≤8]
VPERMILPD (XMM, XMM, XMM)/1
VPERMILPD (YMM, M256, I8)/[≤6;≤9]
VPERMILPD (YMM, YMM, I8)/1
VPERMILPD (YMM, YMM, M256)/[1;≤9]
VPERMILPD (YMM, YMM, YMM)/1
VPERMILPS (XMM, M128, I8)/[≤5;≤8]
VPERMILPS (XMM, XMM, I8)/1
VPERMILPS (XMM, XMM, M128)/[1;≤8]
VPERMILPS (XMM, XMM, XMM)/1
VPERMILPS (YMM, M256, I8)/[≤6;≤9]
VPERMILPS (YMM, YMM, I8)/1
VPERMILPS (YMM, YMM, M256)/[1;≤9]
VPERMILPS (YMM, YMM, YMM)/1
VPEXTRB (M8, XMM, I8)/[≤12;≤20]
VPEXTRB (R32, XMM, I8)/≤4
VPEXTRD (M32, XMM, I8)/[≤5;≤11]
VPEXTRD (R32, XMM, I8)/≤4
VPEXTRQ (M64, XMM, I8)/[≤5;≤11]
VPEXTRQ (R64, XMM, I8)/≤4
VPEXTRW (M16, XMM, I8)/[≤11;≤20]
VPEXTRW (R32, XMM, I8)/≤4
VPHADDD (XMM, XMM, M128)/[2;≤9]
VPHADDD (XMM, XMM, XMM)/[1;2]
VPHADDSW (XMM, XMM, M128)/[2;≤9]
VPHADDSW (XMM, XMM, XMM)/2
VPHADDW (XMM, XMM, M128)/[2;≤9]
VPHADDW (XMM, XMM, XMM)/[1;2]
VPHMINPOSUW (XMM, M128)/[≤8;≤11]
VPHMINPOSUW (XMM, XMM)/4
VPHSUBD (XMM, XMM, M128)/[2;≤9]
VPHSUBD (XMM, XMM, XMM)/[1;2]
VPHSUBSW (XMM, XMM, M128)/[2;≤9]
VPHSUBSW (XMM, XMM, XMM)/2
VPHSUBW (XMM, XMM, M128)/[2;≤9]
VPHSUBW (XMM, XMM, XMM)/[1;2]
VPINSRB (XMM, XMM, M8, I8)/[1;≤8]
VPINSRB (XMM, XMM, R32, I8)/[1;≤4]
VPINSRD (XMM, XMM, M32, I8)/[1;≤8]
VPINSRD (XMM, XMM, R32, I8)/[1;≤4]
VPINSRQ (XMM, XMM, M64, I8)/[1;≤8]
VPINSRQ (XMM, XMM, R64, I8)/[1;≤4]
VPINSRW (XMM, XMM, M16, I8)/[1;≤8]
VPINSRW (XMM, XMM, R32, I8)/[1;≤4]
VPMADDUBSW (XMM, XMM, M128)/[5;≤12]
VPMADDUBSW (XMM, XMM, XMM)/5
VPMADDWD (XMM, XMM, M128)/[5;≤12]
VPMADDWD (XMM, XMM, XMM)/5
VPMAXSB (XMM, XMM, M128)/[1;≤8]
VPMAXSB (XMM, XMM, XMM)/1
VPMAXSD (XMM, XMM, M128)/[1;≤8]
VPMAXSD (XMM, XMM, XMM)/1
VPMAXSW (XMM, XMM, M128)/[1;≤8]
VPMAXSW (XMM, XMM, XMM)/1
VPMAXUB (XMM, XMM, M128)/[1;≤8]
VPMAXUB (XMM, XMM, XMM)/1
VPMAXUD (XMM, XMM, M128)/[1;≤8]
VPMAXUD (XMM, XMM, XMM)/1
VPMAXUW (XMM, XMM, M128)/[1;≤8]
VPMAXUW (XMM, XMM, XMM)/1
VPMINSB (XMM, XMM, M128)/[1;≤8]
VPMINSB (XMM, XMM, XMM)/1
VPMINSD (XMM, XMM, M128)/[1;≤8]
VPMINSD (XMM, XMM, XMM)/1
VPMINSW (XMM, XMM, M128)/[1;≤8]
VPMINSW (XMM, XMM, XMM)/1
VPMINUB (XMM, XMM, M128)/[1;≤8]
VPMINUB (XMM, XMM, XMM)/1
VPMINUD (XMM, XMM, M128)/[1;≤8]
VPMINUD (XMM, XMM, XMM)/1
VPMINUW (XMM, XMM, M128)/[1;≤8]
VPMINUW (XMM, XMM, XMM)/1
VPMOVMSKB (R32, XMM)/≤3
VPMOVSXBD (XMM, M32)/[≤5;≤8]
VPMOVSXBD (XMM, XMM)/1
VPMOVSXBQ (XMM, M16)/[≤5;≤8]
VPMOVSXBQ (XMM, XMM)/1
VPMOVSXBW (XMM, M64)/[≤5;≤8]
VPMOVSXBW (XMM, XMM)/1
VPMOVSXDQ (XMM, M64)/[≤5;≤8]
VPMOVSXDQ (XMM, XMM)/1
VPMOVSXWD (XMM, M64)/[≤5;≤8]
VPMOVSXWD (XMM, XMM)/1
VPMOVSXWQ (XMM, M32)/[≤5;≤8]
VPMOVSXWQ (XMM, XMM)/1
VPMOVZXBD (XMM, M32)/[≤5;≤8]
VPMOVZXBD (XMM, XMM)/1
VPMOVZXBQ (XMM, M16)/[≤5;≤8]
VPMOVZXBQ (XMM, XMM)/1
VPMOVZXBW (XMM, M64)/[≤5;≤8]
VPMOVZXBW (XMM, XMM)/1
VPMOVZXDQ (XMM, M64)/[≤5;≤8]
VPMOVZXDQ (XMM, XMM)/1
VPMOVZXWD (XMM, M64)/[≤5;≤8]
VPMOVZXWD (XMM, XMM)/1
VPMOVZXWQ (XMM, M32)/[≤5;≤8]
VPMOVZXWQ (XMM, XMM)/1
VPMULDQ (XMM, XMM, M128)/[5;≤12]
VPMULDQ (XMM, XMM, XMM)/5
VPMULHRSW (XMM, XMM, M128)/[5;≤12]
VPMULHRSW (XMM, XMM, XMM)/5
VPMULHUW (XMM, XMM, M128)/[5;≤12]
VPMULHUW (XMM, XMM, XMM)/5
VPMULHW (XMM, XMM, M128)/[5;≤12]
VPMULHW (XMM, XMM, XMM)/5
VPMULLD (XMM, XMM, M128)/[10;≤17]
VPMULLD (XMM, XMM, XMM)/10
VPMULLW (XMM, XMM, M128)/[5;≤12]
VPMULLW (XMM, XMM, XMM)/5
VPMULUDQ (XMM, XMM, M128)/[5;≤12]
VPMULUDQ (XMM, XMM, XMM)/5
VPOR (XMM, XMM, M128)/[1;≤8]
VPOR (XMM, XMM, XMM)/1
VPSADBW (XMM, XMM, M128)/[3;≤10]
VPSADBW (XMM, XMM, XMM)/3
VPSHUFB (XMM, XMM, M128)/[1;≤8]
VPSHUFB (XMM, XMM, XMM)/1
VPSHUFD (XMM, M128, I8)/[≤5;≤8]
VPSHUFD (XMM, XMM, I8)/1
VPSHUFHW (XMM, M128, I8)/[≤5;≤8]
VPSHUFHW (XMM, XMM, I8)/1
VPSHUFLW (XMM, M128, I8)/[≤5;≤8]
VPSHUFLW (XMM, XMM, I8)/1
VPSIGNB (XMM, XMM, M128)/[1;≤8]
VPSIGNB (XMM, XMM, XMM)/1
VPSIGND (XMM, XMM, M128)/[1;≤8]
VPSIGND (XMM, XMM, XMM)/1
VPSIGNW (XMM, XMM, M128)/[1;≤8]
VPSIGNW (XMM, XMM, XMM)/1
VPSLLD (XMM, XMM, I8)/1
VPSLLD (XMM, XMM, M128)/[1;≤8]
VPSLLD (XMM, XMM, XMM)/[1;2]
VPSLLDQ (XMM, XMM, I8)/1
VPSLLQ (XMM, XMM, I8)/1
VPSLLQ (XMM, XMM, M128)/[1;≤8]
VPSLLQ (XMM, XMM, XMM)/[1;2]
VPSLLW (XMM, XMM, I8)/1
VPSLLW (XMM, XMM, M128)/[1;≤8]
VPSLLW (XMM, XMM, XMM)/[1;2]
VPSRAD (XMM, XMM, I8)/1
VPSRAD (XMM, XMM, M128)/[1;≤8]
VPSRAD (XMM, XMM, XMM)/[1;2]
VPSRAW (XMM, XMM, I8)/1
VPSRAW (XMM, XMM, M128)/[1;≤8]
VPSRAW (XMM, XMM, XMM)/[1;2]
VPSRLD (XMM, XMM, I8)/1
VPSRLD (XMM, XMM, M128)/[1;≤8]
VPSRLD (XMM, XMM, XMM)/[1;2]
VPSRLDQ (XMM, XMM, I8)/1
VPSRLQ (XMM, XMM, I8)/1
VPSRLQ (XMM, XMM, M128)/[1;≤8]
VPSRLQ (XMM, XMM, XMM)/[1;2]
VPSRLW (XMM, XMM, I8)/1
VPSRLW (XMM, XMM, M128)/[1;≤8]
VPSRLW (XMM, XMM, XMM)/[1;2]
VPSUBB (XMM, XMM, M128)/[1;≤8]
VPSUBB (XMM, XMM, XMM)/[0;1]
VPSUBD (XMM, XMM, M128)/[1;≤8]
VPSUBD (XMM, XMM, XMM)/[0;1]
VPSUBQ (XMM, XMM, M128)/[1;≤8]
VPSUBQ (XMM, XMM, XMM)/[0;1]
VPSUBSB (XMM, XMM, M128)/[1;≤8]
VPSUBSB (XMM, XMM, XMM)/[0;1]
VPSUBSW (XMM, XMM, M128)/[1;≤8]
VPSUBSW (XMM, XMM, XMM)/[0;1]
VPSUBUSB (XMM, XMM, M128)/[1;≤8]
VPSUBUSB (XMM, XMM, XMM)/[0;1]
VPSUBUSW (XMM, XMM, M128)/[1;≤8]
VPSUBUSW (XMM, XMM, XMM)/[0;1]
VPSUBW (XMM, XMM, M128)/[1;≤8]
VPSUBW (XMM, XMM, XMM)/[0;1]
VPTEST (XMM, M128)/[≤4;9]
VPTEST (XMM, XMM)/≤4
VPTEST (YMM, M256)/[≤6;12]
VPTEST (YMM, YMM)/≤6
VPUNPCKHBW (XMM, XMM, M128)/[1;≤8]
VPUNPCKHBW (XMM, XMM, XMM)/1
VPUNPCKHDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKHDQ (XMM, XMM, XMM)/1
VPUNPCKHQDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKHQDQ (XMM, XMM, XMM)/1
VPUNPCKHWD (XMM, XMM, M128)/[1;≤8]
VPUNPCKHWD (XMM, XMM, XMM)/1
VPUNPCKLBW (XMM, XMM, M128)/[1;≤8]
VPUNPCKLBW (XMM, XMM, XMM)/1
VPUNPCKLDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKLDQ (XMM, XMM, XMM)/1
VPUNPCKLQDQ (XMM, XMM, M128)/[1;≤8]
VPUNPCKLQDQ (XMM, XMM, XMM)/1
VPUNPCKLWD (XMM, XMM, M128)/[1;≤8]
VPUNPCKLWD (XMM, XMM, XMM)/1
VPXOR (XMM, XMM, M128)/[1;≤8]
VPXOR (XMM, XMM, XMM)/[0;1]
VRCPPS (XMM, M128)/[≤8;≤11]
VRCPPS (XMM, XMM)/4
VRCPPS (YMM, M256)/[≤9;≤12]
VRCPPS (YMM, YMM)/4
VRCPSS (XMM, XMM, M32)/[4;≤11]
VRCPSS (XMM, XMM, XMM)/4
VROUNDPD (XMM, M128, I8)/[≤12;≤15]
VROUNDPD (XMM, XMM, I8)/8
VROUNDPD (YMM, M256, I8)/[≤13;≤16]
VROUNDPD (YMM, YMM, I8)/8
VROUNDPS (XMM, M128, I8)/[≤12;≤15]
VROUNDPS (XMM, XMM, I8)/8
VROUNDPS (YMM, M256, I8)/[≤13;≤16]
VROUNDPS (YMM, YMM, I8)/8
VROUNDSD (XMM, XMM, M64, I8)/[8;≤15]
VROUNDSD (XMM, XMM, XMM, I8)/8
VROUNDSS (XMM, XMM, M32, I8)/[8;≤15]
VROUNDSS (XMM, XMM, XMM, I8)/8
VRSQRTPS (XMM, M128)/≤11
VRSQRTPS (XMM, XMM)/[≤4.0;≤5]
VRSQRTPS (YMM, M256)/≤12
VRSQRTPS (YMM, YMM)/[≤4.0;≤5]
VRSQRTSS (XMM, XMM, M32)/[≤4.0;≤11]
VRSQRTSS (XMM, XMM, XMM)/[≤4.0;≤5]
VSHUFPD (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPD (XMM, XMM, XMM, I8)/1
VSHUFPD (YMM, YMM, M256, I8)/[1;≤9]
VSHUFPD (YMM, YMM, YMM, I8)/1
VSHUFPS (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPS (XMM, XMM, XMM, I8)/1
VSHUFPS (YMM, YMM, M256, I8)/[1;≤9]
VSHUFPS (YMM, YMM, YMM, I8)/1
VSQRTPD (XMM, M128)/[≤20.0;≤25]
VSQRTPD (XMM, XMM)/[≤13.0;≤19]
VSQRTPD (YMM, M256)/[≤21.0;≤26]
VSQRTPD (YMM, YMM)/[≤13.0;≤19]
VSQRTPS (XMM, M128)/≤19
VSQRTPS (XMM, XMM)/[≤12.0;≤13]
VSQRTPS (YMM, M256)/≤20
VSQRTPS (YMM, YMM)/[≤12.0;≤13]
VSQRTSD (XMM, XMM, M64)/[≤13.0;≤25]
VSQRTSD (XMM, XMM, XMM)/[≤13.0;≤19]
VSQRTSS (XMM, XMM, M32)/[≤12.0;≤19]
VSQRTSS (XMM, XMM, XMM)/[≤12.0;≤13]
VSTMXCSR (M32)/≤11
VSUBPD (XMM, XMM, M128)/[4;≤11]
VSUBPD (XMM, XMM, XMM)/4
VSUBPD (YMM, YMM, M256)/[4;≤12]
VSUBPD (YMM, YMM, YMM)/4
VSUBPS (XMM, XMM, M128)/[4;≤11]
VSUBPS (XMM, XMM, XMM)/4
VSUBPS (YMM, YMM, M256)/[4;≤12]
VSUBPS (YMM, YMM, YMM)/4
VSUBSD (XMM, XMM, M64)/[4;≤11]
VSUBSD (XMM, XMM, XMM)/4
VSUBSS (XMM, XMM, M32)/[4;≤11]
VSUBSS (XMM, XMM, XMM)/4
VTESTPD (XMM, M128)/[≤3;8]
VTESTPD (XMM, XMM)/≤3
VTESTPD (YMM, M256)/[≤5;11]
VTESTPD (YMM, YMM)/≤5
VTESTPS (XMM, M128)/[≤3;8]
VTESTPS (XMM, XMM)/≤3
VTESTPS (YMM, M256)/[≤5;11]
VTESTPS (YMM, YMM)/≤5
VUCOMISD (XMM, M64)/[≤3;8]
VUCOMISD (XMM, XMM)/≤3
VUCOMISS (XMM, M32)/[≤3;8]
VUCOMISS (XMM, XMM)/≤3
VUNPCKHPD (XMM, XMM, M128)/[1;≤8]
VUNPCKHPD (XMM, XMM, XMM)/1
VUNPCKHPD (YMM, YMM, M256)/[1;≤9]
VUNPCKHPD (YMM, YMM, YMM)/1
VUNPCKHPS (XMM, XMM, M128)/[1;≤8]
VUNPCKHPS (XMM, XMM, XMM)/1
VUNPCKHPS (YMM, YMM, M256)/[1;≤9]
VUNPCKHPS (YMM, YMM, YMM)/1
VUNPCKLPD (XMM, XMM, M128)/[1;≤8]
VUNPCKLPD (XMM, XMM, XMM)/1
VUNPCKLPD (YMM, YMM, M256)/[1;≤9]
VUNPCKLPD (YMM, YMM, YMM)/1
VUNPCKLPS (XMM, XMM, M128)/[1;≤8]
VUNPCKLPS (XMM, XMM, XMM)/1
VUNPCKLPS (YMM, YMM, M256)/[1;≤9]
VUNPCKLPS (YMM, YMM, YMM)/1
VXORPD (XMM, XMM, M128)/[1;≤8]
VXORPD (XMM, XMM, XMM)/[0;1]
VXORPD (YMM, YMM, M256)/[1;≤9]
VXORPD (YMM, YMM, YMM)/[0;1]
VXORPS (XMM, XMM, M128)/[1;≤8]
VXORPS (XMM, XMM, XMM)/[0;1]
VXORPS (YMM, YMM, M256)/[1;≤9]
VXORPS (YMM, YMM, YMM)/[0;1]
VZEROALL/
VZEROUPPER/
VBROADCASTI128 (YMM, M128)/[≤5;≤8]
VBROADCASTSD (YMM, XMM)/3
VBROADCASTSS (XMM, XMM)/1
VBROADCASTSS (YMM, XMM)/3
VEXTRACTI128 (M128, YMM, I8)/[≤4;≤11]
VEXTRACTI128 (XMM, YMM, I8)/3
VINSERTI128 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTI128 (YMM, YMM, XMM, I8)/3
VMOVNTDQA (YMM, M256)/[≤5;≤8]
VMPSADBW (YMM, YMM, M256, I8)/[3;≤12]
VMPSADBW (YMM, YMM, YMM, I8)/[3;4]
VPABSB (YMM, M256)/[≤6;≤9]
VPABSB (YMM, YMM)/1
VPABSD (YMM, M256)/[≤6;≤9]
VPABSD (YMM, YMM)/1
VPABSW (YMM, M256)/[≤6;≤9]
VPABSW (YMM, YMM)/1
VPACKSSDW (YMM, YMM, M256)/[3;≤11]
VPACKSSDW (YMM, YMM, YMM)/3
VPACKSSWB (YMM, YMM, M256)/[3;≤11]
VPACKSSWB (YMM, YMM, YMM)/3
VPACKUSDW (YMM, YMM, M256)/[3;≤11]
VPACKUSDW (YMM, YMM, YMM)/3
VPACKUSWB (YMM, YMM, M256)/[3;≤11]
VPACKUSWB (YMM, YMM, YMM)/3
VPADDB (YMM, YMM, M256)/[1;≤9]
VPADDB (YMM, YMM, YMM)/1
VPADDD (YMM, YMM, M256)/[1;≤9]
VPADDD (YMM, YMM, YMM)/1
VPADDQ (YMM, YMM, M256)/[1;≤9]
VPADDQ (YMM, YMM, YMM)/1
VPADDSB (YMM, YMM, M256)/[1;≤9]
VPADDSB (YMM, YMM, YMM)/1
VPADDSW (YMM, YMM, M256)/[1;≤9]
VPADDSW (YMM, YMM, YMM)/1
VPADDUSB (YMM, YMM, M256)/[1;≤9]
VPADDUSB (YMM, YMM, YMM)/1
VPADDUSW (YMM, YMM, M256)/[1;≤9]
VPADDUSW (YMM, YMM, YMM)/1
VPADDW (YMM, YMM, M256)/[1;≤9]
VPADDW (YMM, YMM, YMM)/1
VPALIGNR (YMM, YMM, M256, I8)/[1;≤9]
VPALIGNR (YMM, YMM, YMM, I8)/1
VPAND (YMM, YMM, M256)/[1;≤9]
VPAND (YMM, YMM, YMM)/1
VPANDN (YMM, YMM, M256)/[1;≤9]
VPANDN (YMM, YMM, YMM)/1
VPAVGB (YMM, YMM, M256)/[1;≤9]
VPAVGB (YMM, YMM, YMM)/1
VPAVGW (YMM, YMM, M256)/[1;≤9]
VPAVGW (YMM, YMM, YMM)/1
VPBLENDD (XMM, XMM, M128, I8)/[1;≤8]
VPBLENDD (XMM, XMM, XMM, I8)/1
VPBLENDD (YMM, YMM, M256, I8)/[1;≤9]
VPBLENDD (YMM, YMM, YMM, I8)/1
VPBLENDVB (YMM, YMM, M256, YMM)/[1;≤9]
VPBLENDVB (YMM, YMM, YMM, YMM)/[1;2]
VPBLENDW (YMM, YMM, M256, I8)/[1;≤9]
VPBLENDW (YMM, YMM, YMM, I8)/1
VPBROADCASTB (XMM, M8)/[≤5;≤8]
VPBROADCASTB (XMM, XMM)/1
VPBROADCASTB (YMM, M8)/[≤6;≤9]
VPBROADCASTB (YMM, XMM)/3
VPBROADCASTD (XMM, M32)/[≤4;≤7]
VPBROADCASTD (XMM, XMM)/1
VPBROADCASTD (YMM, M32)/[≤5;≤8]
VPBROADCASTD (YMM, XMM)/3
VPBROADCASTQ (XMM, M64)/[≤4;≤7]
VPBROADCASTQ (XMM, XMM)/1
VPBROADCASTQ (YMM, M64)/[≤5;≤8]
VPBROADCASTQ (YMM, XMM)/3
VPBROADCASTW (XMM, M16)/[≤5;≤8]
VPBROADCASTW (XMM, XMM)/1
VPBROADCASTW (YMM, M16)/[≤6;≤9]
VPBROADCASTW (YMM, XMM)/3
VPCMPEQB (YMM, YMM, M256)/[1;≤9]
VPCMPEQB (YMM, YMM, YMM)/1
VPCMPEQD (YMM, YMM, M256)/[1;≤9]
VPCMPEQD (YMM, YMM, YMM)/1
VPCMPEQQ (YMM, YMM, M256)/[1;≤9]
VPCMPEQQ (YMM, YMM, YMM)/1
VPCMPEQW (YMM, YMM, M256)/[1;≤9]
VPCMPEQW (YMM, YMM, YMM)/1
VPCMPGTB (YMM, YMM, M256)/[1;≤9]
VPCMPGTB (YMM, YMM, YMM)/[0;1]
VPCMPGTD (YMM, YMM, M256)/[1;≤9]
VPCMPGTD (YMM, YMM, YMM)/[0;1]
VPCMPGTQ (YMM, YMM, M256)/[3;≤11]
VPCMPGTQ (YMM, YMM, YMM)/[0;3]
VPCMPGTW (YMM, YMM, M256)/[1;≤9]
VPCMPGTW (YMM, YMM, YMM)/[0;1]
VPERM2I128 (YMM, YMM, M256, I8)/[3;≤11]
VPERM2I128 (YMM, YMM, YMM, I8)/3
VPERMD (YMM, YMM, M256)/[3;≤11]
VPERMD (YMM, YMM, YMM)/3
VPERMPD (YMM, M256, I8)/[≤9;≤11]
VPERMPD (YMM, YMM, I8)/3
VPERMPS (YMM, YMM, M256)/[3;≤11]
VPERMPS (YMM, YMM, YMM)/3
VPERMQ (YMM, M256, I8)/[≤9;≤11]
VPERMQ (YMM, YMM, I8)/3
VPHADDD (YMM, YMM, M256)/[2;≤10]
VPHADDD (YMM, YMM, YMM)/2
VPHADDSW (YMM, YMM, M256)/[2;≤10]
VPHADDSW (YMM, YMM, YMM)/2
VPHADDW (YMM, YMM, M256)/[2;≤10]
VPHADDW (YMM, YMM, YMM)/2
VPHSUBD (YMM, YMM, M256)/[2;≤10]
VPHSUBD (YMM, YMM, YMM)/[1;2]
VPHSUBSW (YMM, YMM, M256)/[2;≤10]
VPHSUBSW (YMM, YMM, YMM)/2
VPHSUBW (YMM, YMM, M256)/[2;≤10]
VPHSUBW (YMM, YMM, YMM)/[1;2]
VPMADDUBSW (YMM, YMM, M256)/[5;≤13]
VPMADDUBSW (YMM, YMM, YMM)/5
VPMADDWD (YMM, YMM, M256)/[5;≤13]
VPMADDWD (YMM, YMM, YMM)/5
VPMASKMOVD (M128, XMM, XMM)/[≤11;≤14]
VPMASKMOVD (M256, YMM, YMM)/[≤11;≤14]
VPMASKMOVD (XMM, XMM, M128)/[1;≤8]
VPMASKMOVD (YMM, YMM, M256)/[1;≤9]
VPMASKMOVQ (M128, XMM, XMM)/[≤11;≤14]
VPMASKMOVQ (M256, YMM, YMM)/[≤11;≤14]
VPMASKMOVQ (XMM, XMM, M128)/[1;≤8]
VPMASKMOVQ (YMM, YMM, M256)/[1;≤9]
VPMAXSB (YMM, YMM, M256)/[1;≤9]
VPMAXSB (YMM, YMM, YMM)/1
VPMAXSD (YMM, YMM, M256)/[1;≤9]
VPMAXSD (YMM, YMM, YMM)/1
VPMAXSW (YMM, YMM, M256)/[1;≤9]
VPMAXSW (YMM, YMM, YMM)/1
VPMAXUB (YMM, YMM, M256)/[1;≤9]
VPMAXUB (YMM, YMM, YMM)/1
VPMAXUD (YMM, YMM, M256)/[1;≤9]
VPMAXUD (YMM, YMM, YMM)/1
VPMAXUW (YMM, YMM, M256)/[1;≤9]
VPMAXUW (YMM, YMM, YMM)/1
VPMINSB (YMM, YMM, M256)/[1;≤9]
VPMINSB (YMM, YMM, YMM)/1
VPMINSD (YMM, YMM, M256)/[1;≤9]
VPMINSD (YMM, YMM, YMM)/1
VPMINSW (YMM, YMM, M256)/[1;≤9]
VPMINSW (YMM, YMM, YMM)/1
VPMINUB (YMM, YMM, M256)/[1;≤9]
VPMINUB (YMM, YMM, YMM)/1
VPMINUD (YMM, YMM, M256)/[1;≤9]
VPMINUD (YMM, YMM, YMM)/1
VPMINUW (YMM, YMM, M256)/[1;≤9]
VPMINUW (YMM, YMM, YMM)/1
VPMOVMSKB (R32, YMM)/≤4
VPMOVSXBD (YMM, M64)/[≤9;≤11]
VPMOVSXBD (YMM, XMM)/3
VPMOVSXBQ (YMM, M32)/[≤8;≤11]
VPMOVSXBQ (YMM, XMM)/3
VPMOVSXBW (YMM, M128)/[≤9;≤11]
VPMOVSXBW (YMM, XMM)/3
VPMOVSXDQ (YMM, M128)/[≤8;≤11]
VPMOVSXDQ (YMM, XMM)/3
VPMOVSXWD (YMM, M128)/[≤9;≤11]
VPMOVSXWD (YMM, XMM)/3
VPMOVSXWQ (YMM, M64)/[≤8;≤11]
VPMOVSXWQ (YMM, XMM)/3
VPMOVZXBD (YMM, M64)/[≤9;≤11]
VPMOVZXBD (YMM, XMM)/3
VPMOVZXBQ (YMM, M32)/[≤8;≤11]
VPMOVZXBQ (YMM, XMM)/3
VPMOVZXBW (YMM, M128)/[≤8;≤11]
VPMOVZXBW (YMM, XMM)/3
VPMOVZXDQ (YMM, M128)/[≤9;≤11]
VPMOVZXDQ (YMM, XMM)/3
VPMOVZXWD (YMM, M128)/[≤9;≤11]
VPMOVZXWD (YMM, XMM)/3
VPMOVZXWQ (YMM, M64)/[≤8;≤11]
VPMOVZXWQ (YMM, XMM)/3
VPMULDQ (YMM, YMM, M256)/[5;≤13]
VPMULDQ (YMM, YMM, YMM)/5
VPMULHRSW (YMM, YMM, M256)/[5;≤13]
VPMULHRSW (YMM, YMM, YMM)/5
VPMULHUW (YMM, YMM, M256)/[5;≤13]
VPMULHUW (YMM, YMM, YMM)/5
VPMULHW (YMM, YMM, M256)/[5;≤13]
VPMULHW (YMM, YMM, YMM)/5
VPMULLD (YMM, YMM, M256)/[10;≤18]
VPMULLD (YMM, YMM, YMM)/10
VPMULLW (YMM, YMM, M256)/[5;≤13]
VPMULLW (YMM, YMM, YMM)/5
VPMULUDQ (YMM, YMM, M256)/[5;≤13]
VPMULUDQ (YMM, YMM, YMM)/5
VPOR (YMM, YMM, M256)/[1;≤9]
VPOR (YMM, YMM, YMM)/1
VPSADBW (YMM, YMM, M256)/[3;≤11]
VPSADBW (YMM, YMM, YMM)/3
VPSHUFB (YMM, YMM, M256)/[1;≤9]
VPSHUFB (YMM, YMM, YMM)/1
VPSHUFD (YMM, M256, I8)/[≤6;≤9]
VPSHUFD (YMM, YMM, I8)/1
VPSHUFHW (YMM, M256, I8)/[≤6;≤9]
VPSHUFHW (YMM, YMM, I8)/1
VPSHUFLW (YMM, M256, I8)/[≤6;≤9]
VPSHUFLW (YMM, YMM, I8)/1
VPSIGNB (YMM, YMM, M256)/[1;≤9]
VPSIGNB (YMM, YMM, YMM)/1
VPSIGND (YMM, YMM, M256)/[1;≤9]
VPSIGND (YMM, YMM, YMM)/1
VPSIGNW (YMM, YMM, M256)/[1;≤9]
VPSIGNW (YMM, YMM, YMM)/1
VPSLLD (YMM, YMM, I8)/1
VPSLLD (YMM, YMM, M128)/[1;≤9]
VPSLLD (YMM, YMM, XMM)/[1;4]
VPSLLDQ (YMM, YMM, I8)/1
VPSLLQ (YMM, YMM, I8)/1
VPSLLQ (YMM, YMM, M128)/[1;≤9]
VPSLLQ (YMM, YMM, XMM)/[1;4]
VPSLLVD (XMM, XMM, M128)/[1;≤8]
VPSLLVD (XMM, XMM, XMM)/1
VPSLLVD (YMM, YMM, M256)/[1;≤9]
VPSLLVD (YMM, YMM, YMM)/1
VPSLLVQ (XMM, XMM, M128)/[1;≤8]
VPSLLVQ (XMM, XMM, XMM)/1
VPSLLVQ (YMM, YMM, M256)/[1;≤9]
VPSLLVQ (YMM, YMM, YMM)/1
VPSLLW (YMM, YMM, I8)/1
VPSLLW (YMM, YMM, M128)/[1;≤9]
VPSLLW (YMM, YMM, XMM)/[1;4]
VPSRAD (YMM, YMM, I8)/1
VPSRAD (YMM, YMM, M128)/[1;≤9]
VPSRAD (YMM, YMM, XMM)/[1;4]
VPSRAVD (XMM, XMM, M128)/[1;≤8]
VPSRAVD (XMM, XMM, XMM)/1
VPSRAVD (YMM, YMM, M256)/[1;≤9]
VPSRAVD (YMM, YMM, YMM)/1
VPSRAW (YMM, YMM, I8)/1
VPSRAW (YMM, YMM, M128)/[1;≤9]
VPSRAW (YMM, YMM, XMM)/[1;4]
VPSRLD (YMM, YMM, I8)/1
VPSRLD (YMM, YMM, M128)/[1;≤9]
VPSRLD (YMM, YMM, XMM)/[1;4]
VPSRLDQ (YMM, YMM, I8)/1
VPSRLQ (YMM, YMM, I8)/1
VPSRLQ (YMM, YMM, M128)/[1;≤9]
VPSRLQ (YMM, YMM, XMM)/[1;4]
VPSRLVD (XMM, XMM, M128)/[1;≤8]
VPSRLVD (XMM, XMM, XMM)/1
VPSRLVD (YMM, YMM, M256)/[1;≤9]
VPSRLVD (YMM, YMM, YMM)/1
VPSRLVQ (XMM, XMM, M128)/[1;≤8]
VPSRLVQ (XMM, XMM, XMM)/1
VPSRLVQ (YMM, YMM, M256)/[1;≤9]
VPSRLVQ (YMM, YMM, YMM)/1
VPSRLW (YMM, YMM, I8)/1
VPSRLW (YMM, YMM, M128)/[1;≤9]
VPSRLW (YMM, YMM, XMM)/[1;4]
VPSUBB (YMM, YMM, M256)/[1;≤9]
VPSUBB (YMM, YMM, YMM)/[0;1]
VPSUBD (YMM, YMM, M256)/[1;≤9]
VPSUBD (YMM, YMM, YMM)/[0;1]
VPSUBQ (YMM, YMM, M256)/[1;≤9]
VPSUBQ (YMM, YMM, YMM)/[0;1]
VPSUBSB (YMM, YMM, M256)/[1;≤9]
VPSUBSB (YMM, YMM, YMM)/[0;1]
VPSUBSW (YMM, YMM, M256)/[1;≤9]
VPSUBSW (YMM, YMM, YMM)/[0;1]
VPSUBUSB (YMM, YMM, M256)/[1;≤9]
VPSUBUSB (YMM, YMM, YMM)/[0;1]
VPSUBUSW (YMM, YMM, M256)/[1;≤9]
VPSUBUSW (YMM, YMM, YMM)/[0;1]
VPSUBW (YMM, YMM, M256)/[1;≤9]
VPSUBW (YMM, YMM, YMM)/[0;1]
VPUNPCKHBW (YMM, YMM, M256)/[1;≤9]
VPUNPCKHBW (YMM, YMM, YMM)/1
VPUNPCKHDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKHDQ (YMM, YMM, YMM)/1
VPUNPCKHQDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKHQDQ (YMM, YMM, YMM)/1
VPUNPCKHWD (YMM, YMM, M256)/[1;≤9]
VPUNPCKHWD (YMM, YMM, YMM)/1
VPUNPCKLBW (YMM, YMM, M256)/[1;≤9]
VPUNPCKLBW (YMM, YMM, YMM)/1
VPUNPCKLDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKLDQ (YMM, YMM, YMM)/1
VPUNPCKLQDQ (YMM, YMM, M256)/[1;≤9]
VPUNPCKLQDQ (YMM, YMM, YMM)/1
VPUNPCKLWD (YMM, YMM, M256)/[1;≤9]
VPUNPCKLWD (YMM, YMM, YMM)/1
VPXOR (YMM, YMM, M256)/[1;≤9]
VPXOR (YMM, YMM, YMM)/[0;1]
VGATHERDPD (XMM, VSIB_XMM, XMM)/[≤0;18]
VGATHERDPD (YMM, VSIB_XMM, YMM)/[≤0;20]
VGATHERDPS (XMM, VSIB_XMM, XMM)/[≤0;20]
VGATHERDPS (YMM, VSIB_YMM, YMM)/[≤0;22]
VGATHERQPD (XMM, VSIB_XMM, XMM)/[≤0;18]
VGATHERQPD (YMM, VSIB_YMM, YMM)/[≤0;20]
VGATHERQPS (XMM, VSIB_XMM, XMM)/[≤0;18]
VGATHERQPS (XMM, VSIB_YMM, XMM)/[≤0;20]
VPGATHERDD (XMM, VSIB_XMM, XMM)/[≤0;20]
VPGATHERDD (YMM, VSIB_YMM, YMM)/[≤0;22]
VPGATHERDQ (XMM, VSIB_XMM, XMM)/[≤0;18]
VPGATHERDQ (YMM, VSIB_XMM, YMM)/[≤0;20]
VPGATHERQD (XMM, VSIB_XMM, XMM)/[≤0;18]
VPGATHERQD (XMM, VSIB_YMM, XMM)/[≤0;20]
VPGATHERQQ (XMM, VSIB_XMM, XMM)/[≤0;18]
VPGATHERQQ (YMM, VSIB_YMM, YMM)/[≤0;20]
V4FMADDPS (ZMM, K, ZMM, M128)/
V4FMADDPS (ZMM, ZMM, M128)/
V4FMADDPS_Z (ZMM, K, ZMM, M128)/
V4FMADDSS (XMM, K, XMM, M128)/
V4FMADDSS (XMM, XMM, M128)/
V4FMADDSS_Z (XMM, K, XMM, M128)/
V4FNMADDPS (ZMM, K, ZMM, M128)/
V4FNMADDPS (ZMM, ZMM, M128)/
V4FNMADDPS_Z (ZMM, K, ZMM, M128)/
V4FNMADDSS (XMM, K, XMM, M128)/
V4FNMADDSS (XMM, XMM, M128)/
V4FNMADDSS_Z (XMM, K, XMM, M128)/
VADDPD (XMM, K, XMM, M128)/[4;≤11]
VADDPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VADDPD (XMM, K, XMM, XMM)/4
VADDPD (YMM, K, YMM, M256)/[4;≤12]
VADDPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VADDPD (YMM, K, YMM, YMM)/4
VADDPD (ZMM, K, ZMM, M512)/[4;≤12]
VADDPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VADDPD (ZMM, K, ZMM, ZMM)/4
VADDPD (ZMM, ZMM, M512)/[4;≤12]
VADDPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VADDPD (ZMM, ZMM, ZMM)/4
VADDPD_ER (ZMM, K, ZMM, ZMM)/4
VADDPD_ER (ZMM, ZMM, ZMM)/4
VADDPD_ER_Z (ZMM, K, ZMM, ZMM)/4
VADDPD_EVEX (XMM, XMM, M128)/[4;≤11]
VADDPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VADDPD_EVEX (XMM, XMM, XMM)/4
VADDPD_EVEX (YMM, YMM, M256)/[4;≤12]
VADDPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VADDPD_EVEX (YMM, YMM, YMM)/4
VADDPD_Z (XMM, K, XMM, M128)/[4;≤11]
VADDPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VADDPD_Z (XMM, K, XMM, XMM)/4
VADDPD_Z (YMM, K, YMM, M256)/[4;≤12]
VADDPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VADDPD_Z (YMM, K, YMM, YMM)/4
VADDPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VADDPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VADDPD_Z (ZMM, K, ZMM, ZMM)/4
VADDPS (XMM, K, XMM, M128)/[4;≤11]
VADDPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VADDPS (XMM, K, XMM, XMM)/4
VADDPS (YMM, K, YMM, M256)/[4;≤12]
VADDPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VADDPS (YMM, K, YMM, YMM)/4
VADDPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VADDPS (ZMM, K, ZMM, M512)/[4;≤12]
VADDPS (ZMM, K, ZMM, ZMM)/4
VADDPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VADDPS (ZMM, ZMM, M512)/[4;≤12]
VADDPS (ZMM, ZMM, ZMM)/4
VADDPS_ER (ZMM, K, ZMM, ZMM)/4
VADDPS_ER (ZMM, ZMM, ZMM)/4
VADDPS_ER_Z (ZMM, K, ZMM, ZMM)/4
VADDPS_EVEX (XMM, XMM, M128)/[4;≤11]
VADDPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VADDPS_EVEX (XMM, XMM, XMM)/4
VADDPS_EVEX (YMM, YMM, M256)/[4;≤12]
VADDPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VADDPS_EVEX (YMM, YMM, YMM)/4
VADDPS_Z (XMM, K, XMM, M128)/[4;≤11]
VADDPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VADDPS_Z (XMM, K, XMM, XMM)/4
VADDPS_Z (YMM, K, YMM, M256)/[4;≤12]
VADDPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VADDPS_Z (YMM, K, YMM, YMM)/4
VADDPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VADDPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VADDPS_Z (ZMM, K, ZMM, ZMM)/4
VADDSD (XMM, K, XMM, M64)/[4;≤11]
VADDSD (XMM, K, XMM, XMM)/4
VADDSD_ER (XMM, K, XMM, XMM)/4
VADDSD_ER_Z (XMM, K, XMM, XMM)/4
VADDSD_EVEX (XMM, XMM, M64)/[4;≤11]
VADDSD_EVEX (XMM, XMM, XMM)/4
VADDSD_EVEX_ER (XMM, XMM, XMM)/4
VADDSD_Z (XMM, K, XMM, M64)/[4;≤11]
VADDSD_Z (XMM, K, XMM, XMM)/4
VADDSS (XMM, K, XMM, M32)/[4;≤11]
VADDSS (XMM, K, XMM, XMM)/4
VADDSS_ER (XMM, K, XMM, XMM)/4
VADDSS_ER_Z (XMM, K, XMM, XMM)/4
VADDSS_EVEX (XMM, XMM, M32)/[4;≤11]
VADDSS_EVEX (XMM, XMM, XMM)/4
VADDSS_EVEX_ER (XMM, XMM, XMM)/4
VADDSS_Z (XMM, K, XMM, M32)/[4;≤11]
VADDSS_Z (XMM, K, XMM, XMM)/4
VAESDEC (ZMM, ZMM, M512)/[5;≤12]
VAESDEC (ZMM, ZMM, ZMM)/5
VAESDEC_EVEX (XMM, XMM, M128)/[5;≤11]
VAESDEC_EVEX (XMM, XMM, XMM)/5
VAESDEC_EVEX (YMM, YMM, M256)/[5;≤12]
VAESDEC_EVEX (YMM, YMM, YMM)/5
VAESDECLAST (ZMM, ZMM, M512)/[5;≤12]
VAESDECLAST (ZMM, ZMM, ZMM)/5
VAESDECLAST_EVEX (XMM, XMM, M128)/[5;≤11]
VAESDECLAST_EVEX (XMM, XMM, XMM)/5
VAESDECLAST_EVEX (YMM, YMM, M256)/[5;≤12]
VAESDECLAST_EVEX (YMM, YMM, YMM)/5
VAESENC (ZMM, ZMM, M512)/[5;≤12]
VAESENC (ZMM, ZMM, ZMM)/5
VAESENC_EVEX (XMM, XMM, M128)/[5;≤11]
VAESENC_EVEX (XMM, XMM, XMM)/5
VAESENC_EVEX (YMM, YMM, M256)/[5;≤12]
VAESENC_EVEX (YMM, YMM, YMM)/5
VAESENCLAST (ZMM, ZMM, M512)/[5;≤12]
VAESENCLAST (ZMM, ZMM, ZMM)/5
VAESENCLAST_EVEX (XMM, XMM, M128)/[5;≤11]
VAESENCLAST_EVEX (XMM, XMM, XMM)/5
VAESENCLAST_EVEX (YMM, YMM, M256)/[5;≤12]
VAESENCLAST_EVEX (YMM, YMM, YMM)/5
VALIGND (XMM, K, XMM, M128, I8)/[1;≤8]
VALIGND (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VALIGND (XMM, K, XMM, XMM, I8)/1
VALIGND (XMM, XMM, M128, I8)/[1;≤8]
VALIGND (XMM, XMM, M32_1to4, I8)/[1;≤8]
VALIGND (XMM, XMM, XMM, I8)/1
VALIGND (YMM, K, YMM, M256, I8)/[3;≤11]
VALIGND (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VALIGND (YMM, K, YMM, YMM, I8)/3
VALIGND (YMM, YMM, M256, I8)/[3;≤11]
VALIGND (YMM, YMM, M32_1to8, I8)/[3;≤11]
VALIGND (YMM, YMM, YMM, I8)/3
VALIGND (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VALIGND (ZMM, K, ZMM, M512, I8)/[3;≤11]
VALIGND (ZMM, K, ZMM, ZMM, I8)/3
VALIGND (ZMM, ZMM, M32_1to16, I8)/[3;≤11]
VALIGND (ZMM, ZMM, M512, I8)/[3;≤11]
VALIGND (ZMM, ZMM, ZMM, I8)/3
VALIGND_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VALIGND_Z (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VALIGND_Z (XMM, K, XMM, XMM, I8)/1
VALIGND_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VALIGND_Z (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VALIGND_Z (YMM, K, YMM, YMM, I8)/3
VALIGND_Z (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VALIGND_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VALIGND_Z (ZMM, K, ZMM, ZMM, I8)/3
VALIGNQ (XMM, K, XMM, M128, I8)/[1;≤8]
VALIGNQ (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VALIGNQ (XMM, K, XMM, XMM, I8)/1
VALIGNQ (XMM, XMM, M128, I8)/[1;≤8]
VALIGNQ (XMM, XMM, M64_1to2, I8)/[1;≤8]
VALIGNQ (XMM, XMM, XMM, I8)/1
VALIGNQ (YMM, K, YMM, M256, I8)/[3;≤11]
VALIGNQ (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VALIGNQ (YMM, K, YMM, YMM, I8)/3
VALIGNQ (YMM, YMM, M256, I8)/[3;≤11]
VALIGNQ (YMM, YMM, M64_1to4, I8)/[3;≤11]
VALIGNQ (YMM, YMM, YMM, I8)/3
VALIGNQ (ZMM, K, ZMM, M512, I8)/[3;≤11]
VALIGNQ (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VALIGNQ (ZMM, K, ZMM, ZMM, I8)/3
VALIGNQ (ZMM, ZMM, M512, I8)/[3;≤11]
VALIGNQ (ZMM, ZMM, M64_1to8, I8)/[3;≤11]
VALIGNQ (ZMM, ZMM, ZMM, I8)/3
VALIGNQ_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VALIGNQ_Z (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VALIGNQ_Z (XMM, K, XMM, XMM, I8)/1
VALIGNQ_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VALIGNQ_Z (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VALIGNQ_Z (YMM, K, YMM, YMM, I8)/3
VALIGNQ_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VALIGNQ_Z (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VALIGNQ_Z (ZMM, K, ZMM, ZMM, I8)/3
VANDNPD (XMM, K, XMM, M128)/[1;≤8]
VANDNPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VANDNPD (XMM, K, XMM, XMM)/1
VANDNPD (YMM, K, YMM, M256)/[1;≤9]
VANDNPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VANDNPD (YMM, K, YMM, YMM)/1
VANDNPD (ZMM, K, ZMM, M512)/[1;≤9]
VANDNPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VANDNPD (ZMM, K, ZMM, ZMM)/1
VANDNPD (ZMM, ZMM, M512)/[1;≤9]
VANDNPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VANDNPD (ZMM, ZMM, ZMM)/1
VANDNPD_EVEX (XMM, XMM, M128)/[1;≤8]
VANDNPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VANDNPD_EVEX (XMM, XMM, XMM)/1
VANDNPD_EVEX (YMM, YMM, M256)/[1;≤9]
VANDNPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VANDNPD_EVEX (YMM, YMM, YMM)/1
VANDNPD_Z (XMM, K, XMM, M128)/[1;≤8]
VANDNPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VANDNPD_Z (XMM, K, XMM, XMM)/1
VANDNPD_Z (YMM, K, YMM, M256)/[1;≤9]
VANDNPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VANDNPD_Z (YMM, K, YMM, YMM)/1
VANDNPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VANDNPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VANDNPD_Z (ZMM, K, ZMM, ZMM)/1
VANDNPS (XMM, K, XMM, M128)/[1;≤8]
VANDNPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VANDNPS (XMM, K, XMM, XMM)/1
VANDNPS (YMM, K, YMM, M256)/[1;≤9]
VANDNPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VANDNPS (YMM, K, YMM, YMM)/1
VANDNPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VANDNPS (ZMM, K, ZMM, M512)/[1;≤9]
VANDNPS (ZMM, K, ZMM, ZMM)/1
VANDNPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VANDNPS (ZMM, ZMM, M512)/[1;≤9]
VANDNPS (ZMM, ZMM, ZMM)/1
VANDNPS_EVEX (XMM, XMM, M128)/[1;≤8]
VANDNPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VANDNPS_EVEX (XMM, XMM, XMM)/1
VANDNPS_EVEX (YMM, YMM, M256)/[1;≤9]
VANDNPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VANDNPS_EVEX (YMM, YMM, YMM)/1
VANDNPS_Z (XMM, K, XMM, M128)/[1;≤8]
VANDNPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VANDNPS_Z (XMM, K, XMM, XMM)/1
VANDNPS_Z (YMM, K, YMM, M256)/[1;≤9]
VANDNPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VANDNPS_Z (YMM, K, YMM, YMM)/1
VANDNPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VANDNPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VANDNPS_Z (ZMM, K, ZMM, ZMM)/1
VANDPD (XMM, K, XMM, M128)/[1;≤8]
VANDPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VANDPD (XMM, K, XMM, XMM)/1
VANDPD (YMM, K, YMM, M256)/[1;≤9]
VANDPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VANDPD (YMM, K, YMM, YMM)/1
VANDPD (ZMM, K, ZMM, M512)/[1;≤9]
VANDPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VANDPD (ZMM, K, ZMM, ZMM)/1
VANDPD (ZMM, ZMM, M512)/[1;≤9]
VANDPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VANDPD (ZMM, ZMM, ZMM)/1
VANDPD_EVEX (XMM, XMM, M128)/[1;≤8]
VANDPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VANDPD_EVEX (XMM, XMM, XMM)/1
VANDPD_EVEX (YMM, YMM, M256)/[1;≤9]
VANDPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VANDPD_EVEX (YMM, YMM, YMM)/1
VANDPD_Z (XMM, K, XMM, M128)/[1;≤8]
VANDPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VANDPD_Z (XMM, K, XMM, XMM)/1
VANDPD_Z (YMM, K, YMM, M256)/[1;≤9]
VANDPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VANDPD_Z (YMM, K, YMM, YMM)/1
VANDPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VANDPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VANDPD_Z (ZMM, K, ZMM, ZMM)/1
VANDPS (XMM, K, XMM, M128)/[1;≤8]
VANDPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VANDPS (XMM, K, XMM, XMM)/1
VANDPS (YMM, K, YMM, M256)/[1;≤9]
VANDPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VANDPS (YMM, K, YMM, YMM)/1
VANDPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VANDPS (ZMM, K, ZMM, M512)/[1;≤9]
VANDPS (ZMM, K, ZMM, ZMM)/1
VANDPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VANDPS (ZMM, ZMM, M512)/[1;≤9]
VANDPS (ZMM, ZMM, ZMM)/1
VANDPS_EVEX (XMM, XMM, M128)/[1;≤8]
VANDPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VANDPS_EVEX (XMM, XMM, XMM)/1
VANDPS_EVEX (YMM, YMM, M256)/[1;≤9]
VANDPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VANDPS_EVEX (YMM, YMM, YMM)/1
VANDPS_Z (XMM, K, XMM, M128)/[1;≤8]
VANDPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VANDPS_Z (XMM, K, XMM, XMM)/1
VANDPS_Z (YMM, K, YMM, M256)/[1;≤9]
VANDPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VANDPS_Z (YMM, K, YMM, YMM)/1
VANDPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VANDPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VANDPS_Z (ZMM, K, ZMM, ZMM)/1
VBLENDMPD (XMM, K, XMM, M128)/[0;≤8]
VBLENDMPD (XMM, K, XMM, M64_1to2)/[0;≤8]
VBLENDMPD (XMM, K, XMM, XMM)/[0;1]
VBLENDMPD (XMM, XMM, M128)/[1;≤8]
VBLENDMPD (XMM, XMM, M64_1to2)/[1;≤8]
VBLENDMPD (XMM, XMM, XMM)/1
VBLENDMPD (YMM, K, YMM, M256)/[0;≤9]
VBLENDMPD (YMM, K, YMM, M64_1to4)/[0;≤9]
VBLENDMPD (YMM, K, YMM, YMM)/[0;1]
VBLENDMPD (YMM, YMM, M256)/[1;≤9]
VBLENDMPD (YMM, YMM, M64_1to4)/[1;≤9]
VBLENDMPD (YMM, YMM, YMM)/1
VBLENDMPD (ZMM, K, ZMM, M512)/[0;≤9]
VBLENDMPD (ZMM, K, ZMM, M64_1to8)/[0;≤9]
VBLENDMPD (ZMM, K, ZMM, ZMM)/[0;1]
VBLENDMPD (ZMM, ZMM, M512)/[1;≤9]
VBLENDMPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VBLENDMPD (ZMM, ZMM, ZMM)/1
VBLENDMPD_Z (XMM, K, XMM, M128)/[1;≤8]
VBLENDMPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VBLENDMPD_Z (XMM, K, XMM, XMM)/1
VBLENDMPD_Z (YMM, K, YMM, M256)/[1;≤9]
VBLENDMPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VBLENDMPD_Z (YMM, K, YMM, YMM)/1
VBLENDMPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VBLENDMPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VBLENDMPD_Z (ZMM, K, ZMM, ZMM)/1
VBLENDMPS (XMM, K, XMM, M128)/[0;≤8]
VBLENDMPS (XMM, K, XMM, M32_1to4)/[0;≤8]
VBLENDMPS (XMM, K, XMM, XMM)/[0;1]
VBLENDMPS (XMM, XMM, M128)/[1;≤8]
VBLENDMPS (XMM, XMM, M32_1to4)/[1;≤8]
VBLENDMPS (XMM, XMM, XMM)/1
VBLENDMPS (YMM, K, YMM, M256)/[0;≤9]
VBLENDMPS (YMM, K, YMM, M32_1to8)/[0;≤9]
VBLENDMPS (YMM, K, YMM, YMM)/[0;1]
VBLENDMPS (YMM, YMM, M256)/[1;≤9]
VBLENDMPS (YMM, YMM, M32_1to8)/[1;≤9]
VBLENDMPS (YMM, YMM, YMM)/1
VBLENDMPS (ZMM, K, ZMM, M32_1to16)/[0;≤9]
VBLENDMPS (ZMM, K, ZMM, M512)/[0;≤9]
VBLENDMPS (ZMM, K, ZMM, ZMM)/[0;1]
VBLENDMPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VBLENDMPS (ZMM, ZMM, M512)/[1;≤9]
VBLENDMPS (ZMM, ZMM, ZMM)/1
VBLENDMPS_Z (XMM, K, XMM, M128)/[1;≤8]
VBLENDMPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VBLENDMPS_Z (XMM, K, XMM, XMM)/1
VBLENDMPS_Z (YMM, K, YMM, M256)/[1;≤9]
VBLENDMPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VBLENDMPS_Z (YMM, K, YMM, YMM)/1
VBLENDMPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VBLENDMPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VBLENDMPS_Z (ZMM, K, ZMM, ZMM)/1
VBROADCASTF32X2 (YMM, K, M64)/[1;≤9]
VBROADCASTF32X2 (YMM, K, XMM)/3
VBROADCASTF32X2 (YMM, M64)/[≤5;≤8]
VBROADCASTF32X2 (YMM, XMM)/3
VBROADCASTF32X2 (ZMM, K, M64)/[1;≤9]
VBROADCASTF32X2 (ZMM, K, XMM)/3
VBROADCASTF32X2 (ZMM, M64)/[≤5;≤8]
VBROADCASTF32X2 (ZMM, XMM)/3
VBROADCASTF32X2_Z (YMM, K, M64)/[1;≤9]
VBROADCASTF32X2_Z (YMM, K, XMM)/3
VBROADCASTF32X2_Z (ZMM, K, M64)/[1;≤9]
VBROADCASTF32X2_Z (ZMM, K, XMM)/3
VBROADCASTF32X4 (YMM, K, M128)/[1;≤9]
VBROADCASTF32X4 (YMM, M128)/[≤5;≤8]
VBROADCASTF32X4 (ZMM, K, M128)/[1;≤9]
VBROADCASTF32X4 (ZMM, M128)/[≤5;≤8]
VBROADCASTF32X4_Z (YMM, K, M128)/[1;≤9]
VBROADCASTF32X4_Z (ZMM, K, M128)/[1;≤9]
VBROADCASTF32X8 (ZMM, K, M256)/[1;≤9]
VBROADCASTF32X8 (ZMM, M256)/[≤5;≤8]
VBROADCASTF32X8_Z (ZMM, K, M256)/[1;≤9]
VBROADCASTF64X2 (YMM, K, M128)/[1;≤9]
VBROADCASTF64X2 (YMM, M128)/[≤5;≤8]
VBROADCASTF64X2 (ZMM, K, M128)/[1;≤9]
VBROADCASTF64X2 (ZMM, M128)/[≤5;≤8]
VBROADCASTF64X2_Z (YMM, K, M128)/[1;≤9]
VBROADCASTF64X2_Z (ZMM, K, M128)/[1;≤9]
VBROADCASTF64X4 (ZMM, K, M256)/[1;≤9]
VBROADCASTF64X4 (ZMM, M256)/[≤5;≤8]
VBROADCASTF64X4_Z (ZMM, K, M256)/[1;≤9]
VBROADCASTI32X2 (XMM, K, M64)/[1;≤8]
VBROADCASTI32X2 (XMM, K, XMM)/1
VBROADCASTI32X2 (XMM, M64)/[≤4;≤7]
VBROADCASTI32X2 (XMM, XMM)/1
VBROADCASTI32X2 (YMM, K, M64)/[1;≤9]
VBROADCASTI32X2 (YMM, K, XMM)/3
VBROADCASTI32X2 (YMM, M64)/[≤5;≤8]
VBROADCASTI32X2 (YMM, XMM)/3
VBROADCASTI32X2 (ZMM, K, M64)/[1;≤9]
VBROADCASTI32X2 (ZMM, K, XMM)/3
VBROADCASTI32X2 (ZMM, M64)/[≤5;≤8]
VBROADCASTI32X2 (ZMM, XMM)/3
VBROADCASTI32X2_Z (XMM, K, M64)/[1;≤8]
VBROADCASTI32X2_Z (XMM, K, XMM)/1
VBROADCASTI32X2_Z (YMM, K, M64)/[1;≤9]
VBROADCASTI32X2_Z (YMM, K, XMM)/3
VBROADCASTI32X2_Z (ZMM, K, M64)/[1;≤9]
VBROADCASTI32X2_Z (ZMM, K, XMM)/3
VBROADCASTI32X4 (YMM, K, M128)/[1;≤9]
VBROADCASTI32X4 (YMM, M128)/[≤5;≤8]
VBROADCASTI32X4 (ZMM, K, M128)/[1;≤9]
VBROADCASTI32X4 (ZMM, M128)/[≤5;≤8]
VBROADCASTI32X4_Z (YMM, K, M128)/[1;≤9]
VBROADCASTI32X4_Z (ZMM, K, M128)/[1;≤9]
VBROADCASTI32X8 (ZMM, K, M256)/[1;≤9]
VBROADCASTI32X8 (ZMM, M256)/[≤5;≤8]
VBROADCASTI32X8_Z (ZMM, K, M256)/[1;≤9]
VBROADCASTI64X2 (YMM, K, M128)/[1;≤9]
VBROADCASTI64X2 (YMM, M128)/[≤5;≤8]
VBROADCASTI64X2 (ZMM, K, M128)/[1;≤9]
VBROADCASTI64X2 (ZMM, M128)/[≤5;≤8]
VBROADCASTI64X2_Z (YMM, K, M128)/[1;≤9]
VBROADCASTI64X2_Z (ZMM, K, M128)/[1;≤9]
VBROADCASTI64X4 (ZMM, K, M256)/[1;≤9]
VBROADCASTI64X4 (ZMM, M256)/[≤5;≤8]
VBROADCASTI64X4_Z (ZMM, K, M256)/[1;≤9]
VBROADCASTSD (YMM, K, M64)/[1;≤9]
VBROADCASTSD (YMM, K, XMM)/3
VBROADCASTSD (ZMM, K, M64)/[1;≤9]
VBROADCASTSD (ZMM, K, XMM)/3
VBROADCASTSD (ZMM, M64)/[≤5;≤8]
VBROADCASTSD (ZMM, XMM)/3
VBROADCASTSD_EVEX (YMM, M64)/[≤5;≤8]
VBROADCASTSD_EVEX (YMM, XMM)/3
VBROADCASTSD_Z (YMM, K, M64)/[1;≤9]
VBROADCASTSD_Z (YMM, K, XMM)/3
VBROADCASTSD_Z (ZMM, K, M64)/[1;≤9]
VBROADCASTSD_Z (ZMM, K, XMM)/3
VBROADCASTSS (XMM, K, M32)/[1;≤8]
VBROADCASTSS (XMM, K, XMM)/1
VBROADCASTSS (YMM, K, M32)/[1;≤9]
VBROADCASTSS (YMM, K, XMM)/3
VBROADCASTSS (ZMM, K, M32)/[1;≤9]
VBROADCASTSS (ZMM, K, XMM)/3
VBROADCASTSS (ZMM, M32)/[≤5;≤8]
VBROADCASTSS (ZMM, XMM)/3
VBROADCASTSS_EVEX (XMM, M32)/[≤4;≤7]
VBROADCASTSS_EVEX (XMM, XMM)/1
VBROADCASTSS_EVEX (YMM, M32)/[≤5;≤8]
VBROADCASTSS_EVEX (YMM, XMM)/3
VBROADCASTSS_Z (XMM, K, M32)/[1;≤8]
VBROADCASTSS_Z (XMM, K, XMM)/1
VBROADCASTSS_Z (YMM, K, M32)/[1;≤9]
VBROADCASTSS_Z (YMM, K, XMM)/3
VBROADCASTSS_Z (ZMM, K, M32)/[1;≤9]
VBROADCASTSS_Z (ZMM, K, XMM)/3
VCMPPD (K, K, XMM, M128, I8)/3
VCMPPD (K, K, XMM, M64_1to2, I8)/3
VCMPPD (K, K, XMM, XMM, I8)/3
VCMPPD (K, K, YMM, M256, I8)/3
VCMPPD (K, K, YMM, M64_1to4, I8)/3
VCMPPD (K, K, YMM, YMM, I8)/3
VCMPPD (K, K, ZMM, M512, I8)/3
VCMPPD (K, K, ZMM, M64_1to8, I8)/3
VCMPPD (K, K, ZMM, ZMM, I8)/3
VCMPPD (K, ZMM, M512, I8)/3
VCMPPD (K, ZMM, M64_1to8, I8)/3
VCMPPD (K, ZMM, ZMM, I8)/3
VCMPPD_EVEX (K, XMM, M128, I8)/3
VCMPPD_EVEX (K, XMM, M64_1to2, I8)/3
VCMPPD_EVEX (K, XMM, XMM, I8)/3
VCMPPD_EVEX (K, YMM, M256, I8)/3
VCMPPD_EVEX (K, YMM, M64_1to4, I8)/3
VCMPPD_EVEX (K, YMM, YMM, I8)/3
VCMPPD_SAE (K, K, ZMM, ZMM, I8)/3
VCMPPD_SAE (K, ZMM, ZMM, I8)/3
VCMPPS (K, K, XMM, M128, I8)/3
VCMPPS (K, K, XMM, M32_1to4, I8)/3
VCMPPS (K, K, XMM, XMM, I8)/3
VCMPPS (K, K, YMM, M256, I8)/3
VCMPPS (K, K, YMM, M32_1to8, I8)/3
VCMPPS (K, K, YMM, YMM, I8)/3
VCMPPS (K, K, ZMM, M32_1to16, I8)/3
VCMPPS (K, K, ZMM, M512, I8)/3
VCMPPS (K, K, ZMM, ZMM, I8)/3
VCMPPS (K, ZMM, M32_1to16, I8)/3
VCMPPS (K, ZMM, M512, I8)/3
VCMPPS (K, ZMM, ZMM, I8)/3
VCMPPS_EVEX (K, XMM, M128, I8)/3
VCMPPS_EVEX (K, XMM, M32_1to4, I8)/3
VCMPPS_EVEX (K, XMM, XMM, I8)/3
VCMPPS_EVEX (K, YMM, M256, I8)/3
VCMPPS_EVEX (K, YMM, M32_1to8, I8)/3
VCMPPS_EVEX (K, YMM, YMM, I8)/3
VCMPPS_SAE (K, K, ZMM, ZMM, I8)/3
VCMPPS_SAE (K, ZMM, ZMM, I8)/3
VCMPSD (K, K, XMM, M64, I8)/3
VCMPSD (K, K, XMM, XMM, I8)/3
VCMPSD_EVEX (K, XMM, M64, I8)/3
VCMPSD_EVEX (K, XMM, XMM, I8)/3
VCMPSD_EVEX_SAE (K, XMM, XMM, I8)/3
VCMPSD_SAE (K, K, XMM, XMM, I8)/3
VCMPSS (K, K, XMM, M32, I8)/3
VCMPSS (K, K, XMM, XMM, I8)/3
VCMPSS_EVEX (K, XMM, M32, I8)/3
VCMPSS_EVEX (K, XMM, XMM, I8)/3
VCMPSS_EVEX_SAE (K, XMM, XMM, I8)/3
VCMPSS_SAE (K, K, XMM, XMM, I8)/3
VCOMISD_EVEX (XMM, M64)/[≤3;8]
VCOMISD_EVEX (XMM, XMM)/≤3
VCOMISD_EVEX_SAE (XMM, XMM)/≤3
VCOMISS_EVEX (XMM, M32)/[≤3;8]
VCOMISS_EVEX (XMM, XMM)/≤3
VCOMISS_EVEX_SAE (XMM, XMM)/≤3
VCOMPRESSPD (M128, K, XMM)/[≤11;≤15]
VCOMPRESSPD (M128, XMM)/[≤8;≤11]
VCOMPRESSPD (M256, K, YMM)/[≤11;≤15]
VCOMPRESSPD (M256, YMM)/[≤8;≤11]
VCOMPRESSPD (M512, K, ZMM)/[≤11;≤15]
VCOMPRESSPD (M512, ZMM)/[≤9;≤11]
VCOMPRESSPD (XMM, K, XMM)/[3;6]
VCOMPRESSPD (XMM, XMM)/3
VCOMPRESSPD (YMM, K, YMM)/[3;6]
VCOMPRESSPD (YMM, YMM)/3
VCOMPRESSPD (ZMM, K, ZMM)/[3;6]
VCOMPRESSPD (ZMM, ZMM)/4
VCOMPRESSPD_Z (XMM, K, XMM)/[3;6]
VCOMPRESSPD_Z (YMM, K, YMM)/[3;6]
VCOMPRESSPD_Z (ZMM, K, ZMM)/[5;6]
VCOMPRESSPS (M128, K, XMM)/[≤11;≤15]
VCOMPRESSPS (M128, XMM)/[≤8;≤11]
VCOMPRESSPS (M256, K, YMM)/[≤11;≤15]
VCOMPRESSPS (M256, YMM)/[≤8;≤11]
VCOMPRESSPS (M512, K, ZMM)/[≤11;≤15]
VCOMPRESSPS (M512, ZMM)/[≤9;≤11]
VCOMPRESSPS (XMM, K, XMM)/[3;6]
VCOMPRESSPS (XMM, XMM)/3
VCOMPRESSPS (YMM, K, YMM)/[3;6]
VCOMPRESSPS (YMM, YMM)/3
VCOMPRESSPS (ZMM, K, ZMM)/[3;6]
VCOMPRESSPS (ZMM, ZMM)/4
VCOMPRESSPS_Z (XMM, K, XMM)/[3;6]
VCOMPRESSPS_Z (YMM, K, YMM)/[3;6]
VCOMPRESSPS_Z (ZMM, K, ZMM)/[5;6]
VCVTDQ2PD (XMM, K, M32_1to2)/[4;≤11]
VCVTDQ2PD (XMM, K, M64)/[4;≤11]
VCVTDQ2PD (XMM, K, XMM)/[4;5]
VCVTDQ2PD (YMM, K, M128)/[4;≤12]
VCVTDQ2PD (YMM, K, M32_1to4)/[4;≤12]
VCVTDQ2PD (YMM, K, XMM)/[4;7]
VCVTDQ2PD (ZMM, K, M256)/[4;≤12]
VCVTDQ2PD (ZMM, K, M32_1to8)/[4;≤12]
VCVTDQ2PD (ZMM, K, YMM)/[4;7]
VCVTDQ2PD (ZMM, M256)/[≤9;≤12]
VCVTDQ2PD (ZMM, M32_1to8)/[≤9;≤12]
VCVTDQ2PD (ZMM, YMM)/7
VCVTDQ2PD_EVEX (XMM, M32_1to2)/[≤8;≤11]
VCVTDQ2PD_EVEX (XMM, M64)/[≤8;≤11]
VCVTDQ2PD_EVEX (XMM, XMM)/5
VCVTDQ2PD_EVEX (YMM, M128)/[≤9;≤12]
VCVTDQ2PD_EVEX (YMM, M32_1to4)/[≤9;≤12]
VCVTDQ2PD_EVEX (YMM, XMM)/7
VCVTDQ2PD_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTDQ2PD_Z (XMM, K, M64)/[4;≤11]
VCVTDQ2PD_Z (XMM, K, XMM)/[4;5]
VCVTDQ2PD_Z (YMM, K, M128)/[4;≤12]
VCVTDQ2PD_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTDQ2PD_Z (YMM, K, XMM)/[4;7]
VCVTDQ2PD_Z (ZMM, K, M256)/[4;≤12]
VCVTDQ2PD_Z (ZMM, K, M32_1to8)/[4;≤12]
VCVTDQ2PD_Z (ZMM, K, YMM)/[4;7]
VCVTDQ2PS (XMM, K, M128)/[4;≤11]
VCVTDQ2PS (XMM, K, M32_1to4)/[4;≤11]
VCVTDQ2PS (XMM, K, XMM)/4
VCVTDQ2PS (YMM, K, M256)/[4;≤12]
VCVTDQ2PS (YMM, K, M32_1to8)/[4;≤12]
VCVTDQ2PS (YMM, K, YMM)/4
VCVTDQ2PS (ZMM, K, M32_1to16)/[4;≤12]
VCVTDQ2PS (ZMM, K, M512)/[4;≤12]
VCVTDQ2PS (ZMM, K, ZMM)/4
VCVTDQ2PS (ZMM, M32_1to16)/[≤9;≤12]
VCVTDQ2PS (ZMM, M512)/[≤9;≤12]
VCVTDQ2PS (ZMM, ZMM)/4
VCVTDQ2PS_ER (ZMM, K, ZMM)/4
VCVTDQ2PS_ER (ZMM, ZMM)/4
VCVTDQ2PS_ER_Z (ZMM, K, ZMM)/4
VCVTDQ2PS_EVEX (XMM, M128)/[≤8;≤11]
VCVTDQ2PS_EVEX (XMM, M32_1to4)/[≤8;≤11]
VCVTDQ2PS_EVEX (XMM, XMM)/4
VCVTDQ2PS_EVEX (YMM, M256)/[≤9;≤12]
VCVTDQ2PS_EVEX (YMM, M32_1to8)/[≤9;≤12]
VCVTDQ2PS_EVEX (YMM, YMM)/4
VCVTDQ2PS_Z (XMM, K, M128)/[4;≤11]
VCVTDQ2PS_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTDQ2PS_Z (XMM, K, XMM)/4
VCVTDQ2PS_Z (YMM, K, M256)/[4;≤12]
VCVTDQ2PS_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTDQ2PS_Z (YMM, K, YMM)/4
VCVTDQ2PS_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTDQ2PS_Z (ZMM, K, M512)/[4;≤12]
VCVTDQ2PS_Z (ZMM, K, ZMM)/4
VCVTNE2PS2BF16 (XMM, K, XMM, M128)/
VCVTNE2PS2BF16 (XMM, K, XMM, M32_1to4)/
VCVTNE2PS2BF16 (XMM, K, XMM, XMM)/
VCVTNE2PS2BF16 (XMM, XMM, M128)/
VCVTNE2PS2BF16 (XMM, XMM, M32_1to4)/
VCVTNE2PS2BF16 (XMM, XMM, XMM)/
VCVTNE2PS2BF16 (YMM, K, YMM, M256)/
VCVTNE2PS2BF16 (YMM, K, YMM, M32_1to8)/
VCVTNE2PS2BF16 (YMM, K, YMM, YMM)/
VCVTNE2PS2BF16 (YMM, YMM, M256)/
VCVTNE2PS2BF16 (YMM, YMM, M32_1to8)/
VCVTNE2PS2BF16 (YMM, YMM, YMM)/
VCVTNE2PS2BF16 (ZMM, K, ZMM, M32_1to16)/
VCVTNE2PS2BF16 (ZMM, K, ZMM, M512)/
VCVTNE2PS2BF16 (ZMM, K, ZMM, ZMM)/
VCVTNE2PS2BF16 (ZMM, ZMM, M32_1to16)/
VCVTNE2PS2BF16 (ZMM, ZMM, M512)/
VCVTNE2PS2BF16 (ZMM, ZMM, ZMM)/
VCVTNE2PS2BF16_Z (XMM, K, XMM, M128)/
VCVTNE2PS2BF16_Z (XMM, K, XMM, M32_1to4)/
VCVTNE2PS2BF16_Z (XMM, K, XMM, XMM)/
VCVTNE2PS2BF16_Z (YMM, K, YMM, M256)/
VCVTNE2PS2BF16_Z (YMM, K, YMM, M32_1to8)/
VCVTNE2PS2BF16_Z (YMM, K, YMM, YMM)/
VCVTNE2PS2BF16_Z (ZMM, K, ZMM, M32_1to16)/
VCVTNE2PS2BF16_Z (ZMM, K, ZMM, M512)/
VCVTNE2PS2BF16_Z (ZMM, K, ZMM, ZMM)/
VCVTNEPS2BF16 (XMM, K, M128)/
VCVTNEPS2BF16 (XMM, K, M256)/
VCVTNEPS2BF16 (XMM, K, M32_1to4)/
VCVTNEPS2BF16 (XMM, K, M32_1to8)/
VCVTNEPS2BF16 (XMM, K, XMM)/
VCVTNEPS2BF16 (XMM, K, YMM)/
VCVTNEPS2BF16 (XMM, M128)/
VCVTNEPS2BF16 (XMM, M256)/
VCVTNEPS2BF16 (XMM, M32_1to4)/
VCVTNEPS2BF16 (XMM, M32_1to8)/
VCVTNEPS2BF16 (XMM, XMM)/
VCVTNEPS2BF16 (XMM, YMM)/
VCVTNEPS2BF16 (YMM, K, M32_1to16)/
VCVTNEPS2BF16 (YMM, K, M512)/
VCVTNEPS2BF16 (YMM, K, ZMM)/
VCVTNEPS2BF16 (YMM, M32_1to16)/
VCVTNEPS2BF16 (YMM, M512)/
VCVTNEPS2BF16 (YMM, ZMM)/
VCVTNEPS2BF16_Z (XMM, K, M128)/
VCVTNEPS2BF16_Z (XMM, K, M256)/
VCVTNEPS2BF16_Z (XMM, K, M32_1to4)/
VCVTNEPS2BF16_Z (XMM, K, M32_1to8)/
VCVTNEPS2BF16_Z (XMM, K, XMM)/
VCVTNEPS2BF16_Z (XMM, K, YMM)/
VCVTNEPS2BF16_Z (YMM, K, M32_1to16)/
VCVTNEPS2BF16_Z (YMM, K, M512)/
VCVTNEPS2BF16_Z (YMM, K, ZMM)/
VCVTPD2DQ (XMM, K, M128)/[1;≤12]
VCVTPD2DQ (XMM, K, M256)/[3;≤15]
VCVTPD2DQ (XMM, K, M64_1to2)/[1;≤12]
VCVTPD2DQ (XMM, K, M64_1to4)/[3;≤15]
VCVTPD2DQ (XMM, K, XMM)/[1;5]
VCVTPD2DQ (XMM, K, YMM)/[3;7]
VCVTPD2DQ (YMM, K, M512)/[3;≤15]
VCVTPD2DQ (YMM, K, M64_1to8)/[3;≤15]
VCVTPD2DQ (YMM, K, ZMM)/[3;7]
VCVTPD2DQ (YMM, ZMM)/7
VCVTPD2DQ_ER (YMM, K, ZMM)/[3;7]
VCVTPD2DQ_ER (YMM, ZMM)/7
VCVTPD2DQ_ER_Z (YMM, K, ZMM)/7
VCVTPD2DQ_EVEX (XMM, M128)/[≤9;≤12]
VCVTPD2DQ_EVEX (XMM, M256)/[≤12;≤15]
VCVTPD2DQ_EVEX (XMM, M64_1to2)/[≤9;≤12]
VCVTPD2DQ_EVEX (XMM, M64_1to4)/[≤12;≤15]
VCVTPD2DQ_EVEX (XMM, XMM)/5
VCVTPD2DQ_EVEX (XMM, YMM)/7
VCVTPD2DQ_EVEX (YMM, M512)/[≤12;≤15]
VCVTPD2DQ_EVEX (YMM, M64_1to8)/[≤12;≤15]
VCVTPD2DQ_Z (XMM, K, M128)/[5;≤12]
VCVTPD2DQ_Z (XMM, K, M256)/[7;≤15]
VCVTPD2DQ_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTPD2DQ_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTPD2DQ_Z (XMM, K, XMM)/5
VCVTPD2DQ_Z (XMM, K, YMM)/7
VCVTPD2DQ_Z (YMM, K, M512)/[7;≤15]
VCVTPD2DQ_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTPD2DQ_Z (YMM, K, ZMM)/7
VCVTPD2PS (XMM, K, M128)/[1;≤12]
VCVTPD2PS (XMM, K, M256)/[3;≤15]
VCVTPD2PS (XMM, K, M64_1to2)/[1;≤12]
VCVTPD2PS (XMM, K, M64_1to4)/[3;≤15]
VCVTPD2PS (XMM, K, XMM)/[1;5]
VCVTPD2PS (XMM, K, YMM)/[3;7]
VCVTPD2PS (YMM, K, M512)/[3;≤15]
VCVTPD2PS (YMM, K, M64_1to8)/[3;≤15]
VCVTPD2PS (YMM, K, ZMM)/[3;7]
VCVTPD2PS (YMM, ZMM)/7
VCVTPD2PS_ER (YMM, K, ZMM)/[3;7]
VCVTPD2PS_ER (YMM, ZMM)/7
VCVTPD2PS_ER_Z (YMM, K, ZMM)/7
VCVTPD2PS_EVEX (XMM, M128)/[≤9;≤12]
VCVTPD2PS_EVEX (XMM, M256)/[≤12;≤15]
VCVTPD2PS_EVEX (XMM, M64_1to2)/[≤9;≤12]
VCVTPD2PS_EVEX (XMM, M64_1to4)/[≤12;≤15]
VCVTPD2PS_EVEX (XMM, XMM)/5
VCVTPD2PS_EVEX (XMM, YMM)/7
VCVTPD2PS_EVEX (YMM, M512)/[≤12;≤15]
VCVTPD2PS_EVEX (YMM, M64_1to8)/[≤12;≤15]
VCVTPD2PS_Z (XMM, K, M128)/[5;≤12]
VCVTPD2PS_Z (XMM, K, M256)/[7;≤15]
VCVTPD2PS_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTPD2PS_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTPD2PS_Z (XMM, K, XMM)/5
VCVTPD2PS_Z (XMM, K, YMM)/7
VCVTPD2PS_Z (YMM, K, M512)/[7;≤15]
VCVTPD2PS_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTPD2PS_Z (YMM, K, ZMM)/7
VCVTPD2QQ (XMM, K, M128)/[4;≤11]
VCVTPD2QQ (XMM, K, M64_1to2)/[4;≤11]
VCVTPD2QQ (XMM, K, XMM)/4
VCVTPD2QQ (XMM, M128)/[≤8;≤11]
VCVTPD2QQ (XMM, M64_1to2)/[≤8;≤11]
VCVTPD2QQ (XMM, XMM)/4
VCVTPD2QQ (YMM, K, M256)/[4;≤12]
VCVTPD2QQ (YMM, K, M64_1to4)/[4;≤12]
VCVTPD2QQ (YMM, K, YMM)/4
VCVTPD2QQ (YMM, M256)/[≤9;≤12]
VCVTPD2QQ (YMM, M64_1to4)/[≤9;≤12]
VCVTPD2QQ (YMM, YMM)/4
VCVTPD2QQ (ZMM, K, M512)/[4;≤12]
VCVTPD2QQ (ZMM, K, M64_1to8)/[4;≤12]
VCVTPD2QQ (ZMM, K, ZMM)/4
VCVTPD2QQ (ZMM, M512)/[≤9;≤12]
VCVTPD2QQ (ZMM, M64_1to8)/[≤9;≤12]
VCVTPD2QQ (ZMM, ZMM)/4
VCVTPD2QQ_ER (ZMM, K, ZMM)/4
VCVTPD2QQ_ER (ZMM, ZMM)/4
VCVTPD2QQ_ER_Z (ZMM, K, ZMM)/4
VCVTPD2QQ_Z (XMM, K, M128)/[4;≤11]
VCVTPD2QQ_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTPD2QQ_Z (XMM, K, XMM)/4
VCVTPD2QQ_Z (YMM, K, M256)/[4;≤12]
VCVTPD2QQ_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTPD2QQ_Z (YMM, K, YMM)/4
VCVTPD2QQ_Z (ZMM, K, M512)/[4;≤12]
VCVTPD2QQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTPD2QQ_Z (ZMM, K, ZMM)/4
VCVTPD2UDQ (XMM, K, M128)/[1;≤12]
VCVTPD2UDQ (XMM, K, M256)/[3;≤15]
VCVTPD2UDQ (XMM, K, M64_1to2)/[1;≤12]
VCVTPD2UDQ (XMM, K, M64_1to4)/[3;≤15]
VCVTPD2UDQ (XMM, K, XMM)/[1;5]
VCVTPD2UDQ (XMM, K, YMM)/[3;7]
VCVTPD2UDQ (XMM, M128)/[≤9;≤12]
VCVTPD2UDQ (XMM, M256)/[≤12;≤15]
VCVTPD2UDQ (XMM, M64_1to2)/[≤9;≤12]
VCVTPD2UDQ (XMM, M64_1to4)/[≤12;≤15]
VCVTPD2UDQ (XMM, XMM)/5
VCVTPD2UDQ (XMM, YMM)/7
VCVTPD2UDQ (YMM, K, M512)/[3;≤15]
VCVTPD2UDQ (YMM, K, M64_1to8)/[3;≤15]
VCVTPD2UDQ (YMM, K, ZMM)/[3;7]
VCVTPD2UDQ (YMM, M512)/[≤12;≤15]
VCVTPD2UDQ (YMM, M64_1to8)/[≤12;≤15]
VCVTPD2UDQ (YMM, ZMM)/7
VCVTPD2UDQ_ER (YMM, K, ZMM)/[3;7]
VCVTPD2UDQ_ER (YMM, ZMM)/7
VCVTPD2UDQ_ER_Z (YMM, K, ZMM)/7
VCVTPD2UDQ_Z (XMM, K, M128)/[5;≤12]
VCVTPD2UDQ_Z (XMM, K, M256)/[7;≤15]
VCVTPD2UDQ_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTPD2UDQ_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTPD2UDQ_Z (XMM, K, XMM)/5
VCVTPD2UDQ_Z (XMM, K, YMM)/7
VCVTPD2UDQ_Z (YMM, K, M512)/[7;≤15]
VCVTPD2UDQ_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTPD2UDQ_Z (YMM, K, ZMM)/7
VCVTPD2UQQ (XMM, K, M128)/[4;≤11]
VCVTPD2UQQ (XMM, K, M64_1to2)/[4;≤11]
VCVTPD2UQQ (XMM, K, XMM)/4
VCVTPD2UQQ (XMM, M128)/[≤8;≤11]
VCVTPD2UQQ (XMM, M64_1to2)/[≤8;≤11]
VCVTPD2UQQ (XMM, XMM)/4
VCVTPD2UQQ (YMM, K, M256)/[4;≤12]
VCVTPD2UQQ (YMM, K, M64_1to4)/[4;≤12]
VCVTPD2UQQ (YMM, K, YMM)/4
VCVTPD2UQQ (YMM, M256)/[≤9;≤12]
VCVTPD2UQQ (YMM, M64_1to4)/[≤9;≤12]
VCVTPD2UQQ (YMM, YMM)/4
VCVTPD2UQQ (ZMM, K, M512)/[4;≤12]
VCVTPD2UQQ (ZMM, K, M64_1to8)/[4;≤12]
VCVTPD2UQQ (ZMM, K, ZMM)/4
VCVTPD2UQQ (ZMM, M512)/[≤9;≤12]
VCVTPD2UQQ (ZMM, M64_1to8)/[≤9;≤12]
VCVTPD2UQQ (ZMM, ZMM)/4
VCVTPD2UQQ_ER (ZMM, K, ZMM)/4
VCVTPD2UQQ_ER (ZMM, ZMM)/4
VCVTPD2UQQ_ER_Z (ZMM, K, ZMM)/4
VCVTPD2UQQ_Z (XMM, K, M128)/[4;≤11]
VCVTPD2UQQ_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTPD2UQQ_Z (XMM, K, XMM)/4
VCVTPD2UQQ_Z (YMM, K, M256)/[4;≤12]
VCVTPD2UQQ_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTPD2UQQ_Z (YMM, K, YMM)/4
VCVTPD2UQQ_Z (ZMM, K, M512)/[4;≤12]
VCVTPD2UQQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTPD2UQQ_Z (ZMM, K, ZMM)/4
VCVTPH2PS (XMM, K, M64)/[4;≤11]
VCVTPH2PS (XMM, K, XMM)/[4;5]
VCVTPH2PS (YMM, K, M128)/[4;≤12]
VCVTPH2PS (YMM, K, XMM)/[4;7]
VCVTPH2PS (ZMM, K, M256)/[4;≤13]
VCVTPH2PS (ZMM, K, YMM)/[4;7]
VCVTPH2PS (ZMM, M256)/[≤10;≤13]
VCVTPH2PS (ZMM, YMM)/7
VCVTPH2PS_EVEX (XMM, M64)/[≤8;≤11]
VCVTPH2PS_EVEX (XMM, XMM)/5
VCVTPH2PS_EVEX (YMM, M128)/[≤9;≤12]
VCVTPH2PS_EVEX (YMM, XMM)/7
VCVTPH2PS_SAE (ZMM, K, YMM)/[4;7]
VCVTPH2PS_SAE (ZMM, YMM)/7
VCVTPH2PS_SAE_Z (ZMM, K, YMM)/[4;7]
VCVTPH2PS_Z (XMM, K, M64)/[4;≤11]
VCVTPH2PS_Z (XMM, K, XMM)/[4;5]
VCVTPH2PS_Z (YMM, K, M128)/[4;≤12]
VCVTPH2PS_Z (YMM, K, XMM)/[4;7]
VCVTPH2PS_Z (ZMM, K, M256)/[5;≤13]
VCVTPH2PS_Z (ZMM, K, YMM)/[4;7]
VCVTPS2DQ (XMM, K, M128)/[4;≤11]
VCVTPS2DQ (XMM, K, M32_1to4)/[4;≤11]
VCVTPS2DQ (XMM, K, XMM)/4
VCVTPS2DQ (YMM, K, M256)/[4;≤12]
VCVTPS2DQ (YMM, K, M32_1to8)/[4;≤12]
VCVTPS2DQ (YMM, K, YMM)/4
VCVTPS2DQ (ZMM, K, M32_1to16)/[4;≤12]
VCVTPS2DQ (ZMM, K, M512)/[4;≤12]
VCVTPS2DQ (ZMM, K, ZMM)/4
VCVTPS2DQ (ZMM, M32_1to16)/[≤9;≤12]
VCVTPS2DQ (ZMM, M512)/[≤9;≤12]
VCVTPS2DQ (ZMM, ZMM)/4
VCVTPS2DQ_ER (ZMM, K, ZMM)/4
VCVTPS2DQ_ER (ZMM, ZMM)/4
VCVTPS2DQ_ER_Z (ZMM, K, ZMM)/4
VCVTPS2DQ_EVEX (XMM, M128)/[≤8;≤11]
VCVTPS2DQ_EVEX (XMM, M32_1to4)/[≤8;≤11]
VCVTPS2DQ_EVEX (XMM, XMM)/4
VCVTPS2DQ_EVEX (YMM, M256)/[≤9;≤12]
VCVTPS2DQ_EVEX (YMM, M32_1to8)/[≤9;≤12]
VCVTPS2DQ_EVEX (YMM, YMM)/4
VCVTPS2DQ_Z (XMM, K, M128)/[4;≤11]
VCVTPS2DQ_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTPS2DQ_Z (XMM, K, XMM)/4
VCVTPS2DQ_Z (YMM, K, M256)/[4;≤12]
VCVTPS2DQ_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTPS2DQ_Z (YMM, K, YMM)/4
VCVTPS2DQ_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTPS2DQ_Z (ZMM, K, M512)/[4;≤12]
VCVTPS2DQ_Z (ZMM, K, ZMM)/4
VCVTPS2PD (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2PD (XMM, K, M64)/[4;≤11]
VCVTPS2PD (XMM, K, XMM)/[4;5]
VCVTPS2PD (YMM, K, M128)/[4;≤12]
VCVTPS2PD (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2PD (YMM, K, XMM)/[4;7]
VCVTPS2PD (ZMM, K, M256)/[4;≤13]
VCVTPS2PD (ZMM, K, M32_1to8)/[4;≤13]
VCVTPS2PD (ZMM, K, YMM)/[4;7]
VCVTPS2PD (ZMM, M256)/[≤10;≤13]
VCVTPS2PD (ZMM, M32_1to8)/[≤10;≤13]
VCVTPS2PD (ZMM, YMM)/7
VCVTPS2PD_EVEX (XMM, M32_1to2)/[≤8;≤11]
VCVTPS2PD_EVEX (XMM, M64)/[≤8;≤11]
VCVTPS2PD_EVEX (XMM, XMM)/5
VCVTPS2PD_EVEX (YMM, M128)/[≤9;≤12]
VCVTPS2PD_EVEX (YMM, M32_1to4)/[≤9;≤12]
VCVTPS2PD_EVEX (YMM, XMM)/7
VCVTPS2PD_SAE (ZMM, K, YMM)/[4;7]
VCVTPS2PD_SAE (ZMM, YMM)/7
VCVTPS2PD_SAE_Z (ZMM, K, YMM)/[4;7]
VCVTPS2PD_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2PD_Z (XMM, K, M64)/[4;≤11]
VCVTPS2PD_Z (XMM, K, XMM)/[4;5]
VCVTPS2PD_Z (YMM, K, M128)/[4;≤12]
VCVTPS2PD_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2PD_Z (YMM, K, XMM)/[4;7]
VCVTPS2PD_Z (ZMM, K, M256)/[5;≤13]
VCVTPS2PD_Z (ZMM, K, M32_1to8)/[5;≤13]
VCVTPS2PD_Z (ZMM, K, YMM)/[4;7]
VCVTPS2PH (M128, K, YMM, I8)/[≤11;≤15]
VCVTPS2PH (M256, K, ZMM, I8)/[≤11;≤15]
VCVTPS2PH (M256, ZMM, I8)/[≤8;≤11]
VCVTPS2PH (M64, K, XMM, I8)/[≤11;≤15]
VCVTPS2PH (XMM, K, XMM, I8)/[3;7]
VCVTPS2PH (XMM, K, YMM, I8)/[5;9]
VCVTPS2PH (YMM, K, ZMM, I8)/[5;9]
VCVTPS2PH (YMM, ZMM, I8)/7
VCVTPS2PH_EVEX (M128, YMM, I8)/[≤8;≤11]
VCVTPS2PH_EVEX (M64, XMM, I8)/[≤8;≤11]
VCVTPS2PH_EVEX (XMM, XMM, I8)/5
VCVTPS2PH_EVEX (XMM, YMM, I8)/7
VCVTPS2PH_SAE (YMM, K, ZMM, I8)/[5;9]
VCVTPS2PH_SAE (YMM, ZMM, I8)/7
VCVTPS2PH_SAE_Z (YMM, K, ZMM, I8)/9
VCVTPS2PH_Z (XMM, K, XMM, I8)/7
VCVTPS2PH_Z (XMM, K, YMM, I8)/9
VCVTPS2PH_Z (YMM, K, ZMM, I8)/9
VCVTPS2QQ (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2QQ (XMM, K, M64)/[4;≤11]
VCVTPS2QQ (XMM, K, XMM)/[4;5]
VCVTPS2QQ (XMM, M32_1to2)/[≤8;≤11]
VCVTPS2QQ (XMM, M64)/[≤8;≤11]
VCVTPS2QQ (XMM, XMM)/5
VCVTPS2QQ (YMM, K, M128)/[4;≤12]
VCVTPS2QQ (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2QQ (YMM, K, XMM)/[4;7]
VCVTPS2QQ (YMM, M128)/[≤9;≤12]
VCVTPS2QQ (YMM, M32_1to4)/[≤9;≤12]
VCVTPS2QQ (YMM, XMM)/7
VCVTPS2QQ (ZMM, K, M256)/[4;≤13]
VCVTPS2QQ (ZMM, K, M32_1to8)/[4;≤13]
VCVTPS2QQ (ZMM, K, YMM)/[4;7]
VCVTPS2QQ (ZMM, M256)/[≤10;≤13]
VCVTPS2QQ (ZMM, M32_1to8)/[≤10;≤13]
VCVTPS2QQ (ZMM, YMM)/7
VCVTPS2QQ_ER (ZMM, K, YMM)/[4;7]
VCVTPS2QQ_ER (ZMM, YMM)/7
VCVTPS2QQ_ER_Z (ZMM, K, YMM)/[4;7]
VCVTPS2QQ_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2QQ_Z (XMM, K, M64)/[4;≤11]
VCVTPS2QQ_Z (XMM, K, XMM)/[4;5]
VCVTPS2QQ_Z (YMM, K, M128)/[4;≤12]
VCVTPS2QQ_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2QQ_Z (YMM, K, XMM)/[4;7]
VCVTPS2QQ_Z (ZMM, K, M256)/[5;≤13]
VCVTPS2QQ_Z (ZMM, K, M32_1to8)/[5;≤13]
VCVTPS2QQ_Z (ZMM, K, YMM)/[4;7]
VCVTPS2UDQ (XMM, K, M128)/[4;≤11]
VCVTPS2UDQ (XMM, K, M32_1to4)/[4;≤11]
VCVTPS2UDQ (XMM, K, XMM)/4
VCVTPS2UDQ (XMM, M128)/[≤8;≤11]
VCVTPS2UDQ (XMM, M32_1to4)/[≤8;≤11]
VCVTPS2UDQ (XMM, XMM)/4
VCVTPS2UDQ (YMM, K, M256)/[4;≤12]
VCVTPS2UDQ (YMM, K, M32_1to8)/[4;≤12]
VCVTPS2UDQ (YMM, K, YMM)/4
VCVTPS2UDQ (YMM, M256)/[≤9;≤12]
VCVTPS2UDQ (YMM, M32_1to8)/[≤9;≤12]
VCVTPS2UDQ (YMM, YMM)/4
VCVTPS2UDQ (ZMM, K, M32_1to16)/[4;≤12]
VCVTPS2UDQ (ZMM, K, M512)/[4;≤12]
VCVTPS2UDQ (ZMM, K, ZMM)/4
VCVTPS2UDQ (ZMM, M32_1to16)/[≤9;≤12]
VCVTPS2UDQ (ZMM, M512)/[≤9;≤12]
VCVTPS2UDQ (ZMM, ZMM)/4
VCVTPS2UDQ_ER (ZMM, K, ZMM)/4
VCVTPS2UDQ_ER (ZMM, ZMM)/4
VCVTPS2UDQ_ER_Z (ZMM, K, ZMM)/4
VCVTPS2UDQ_Z (XMM, K, M128)/[4;≤11]
VCVTPS2UDQ_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTPS2UDQ_Z (XMM, K, XMM)/4
VCVTPS2UDQ_Z (YMM, K, M256)/[4;≤12]
VCVTPS2UDQ_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTPS2UDQ_Z (YMM, K, YMM)/4
VCVTPS2UDQ_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTPS2UDQ_Z (ZMM, K, M512)/[4;≤12]
VCVTPS2UDQ_Z (ZMM, K, ZMM)/4
VCVTPS2UQQ (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2UQQ (XMM, K, M64)/[4;≤11]
VCVTPS2UQQ (XMM, K, XMM)/[4;5]
VCVTPS2UQQ (XMM, M32_1to2)/[≤8;≤11]
VCVTPS2UQQ (XMM, M64)/[≤8;≤11]
VCVTPS2UQQ (XMM, XMM)/5
VCVTPS2UQQ (YMM, K, M128)/[4;≤12]
VCVTPS2UQQ (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2UQQ (YMM, K, XMM)/[4;7]
VCVTPS2UQQ (YMM, M128)/[≤9;≤12]
VCVTPS2UQQ (YMM, M32_1to4)/[≤9;≤12]
VCVTPS2UQQ (YMM, XMM)/7
VCVTPS2UQQ (ZMM, K, M256)/[4;≤13]
VCVTPS2UQQ (ZMM, K, M32_1to8)/[4;≤13]
VCVTPS2UQQ (ZMM, K, YMM)/[4;7]
VCVTPS2UQQ (ZMM, M256)/[≤10;≤13]
VCVTPS2UQQ (ZMM, M32_1to8)/[≤10;≤13]
VCVTPS2UQQ (ZMM, YMM)/7
VCVTPS2UQQ_ER (ZMM, K, YMM)/[4;7]
VCVTPS2UQQ_ER (ZMM, YMM)/7
VCVTPS2UQQ_ER_Z (ZMM, K, YMM)/[4;7]
VCVTPS2UQQ_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTPS2UQQ_Z (XMM, K, M64)/[4;≤11]
VCVTPS2UQQ_Z (XMM, K, XMM)/[4;5]
VCVTPS2UQQ_Z (YMM, K, M128)/[4;≤12]
VCVTPS2UQQ_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTPS2UQQ_Z (YMM, K, XMM)/[4;7]
VCVTPS2UQQ_Z (ZMM, K, M256)/[5;≤13]
VCVTPS2UQQ_Z (ZMM, K, M32_1to8)/[5;≤13]
VCVTPS2UQQ_Z (ZMM, K, YMM)/[4;7]
VCVTQQ2PD (XMM, K, M128)/[4;≤11]
VCVTQQ2PD (XMM, K, M64_1to2)/[4;≤11]
VCVTQQ2PD (XMM, K, XMM)/4
VCVTQQ2PD (XMM, M128)/[≤8;≤11]
VCVTQQ2PD (XMM, M64_1to2)/[≤8;≤11]
VCVTQQ2PD (XMM, XMM)/4
VCVTQQ2PD (YMM, K, M256)/[4;≤12]
VCVTQQ2PD (YMM, K, M64_1to4)/[4;≤12]
VCVTQQ2PD (YMM, K, YMM)/4
VCVTQQ2PD (YMM, M256)/[≤9;≤12]
VCVTQQ2PD (YMM, M64_1to4)/[≤9;≤12]
VCVTQQ2PD (YMM, YMM)/4
VCVTQQ2PD (ZMM, K, M512)/[4;≤12]
VCVTQQ2PD (ZMM, K, M64_1to8)/[4;≤12]
VCVTQQ2PD (ZMM, K, ZMM)/4
VCVTQQ2PD (ZMM, M512)/[≤9;≤12]
VCVTQQ2PD (ZMM, M64_1to8)/[≤9;≤12]
VCVTQQ2PD (ZMM, ZMM)/4
VCVTQQ2PD_ER (ZMM, K, ZMM)/4
VCVTQQ2PD_ER (ZMM, ZMM)/4
VCVTQQ2PD_ER_Z (ZMM, K, ZMM)/4
VCVTQQ2PD_Z (XMM, K, M128)/[4;≤11]
VCVTQQ2PD_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTQQ2PD_Z (XMM, K, XMM)/4
VCVTQQ2PD_Z (YMM, K, M256)/[4;≤12]
VCVTQQ2PD_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTQQ2PD_Z (YMM, K, YMM)/4
VCVTQQ2PD_Z (ZMM, K, M512)/[4;≤12]
VCVTQQ2PD_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTQQ2PD_Z (ZMM, K, ZMM)/4
VCVTQQ2PS (XMM, K, M128)/[1;≤12]
VCVTQQ2PS (XMM, K, M256)/[3;≤15]
VCVTQQ2PS (XMM, K, M64_1to2)/[1;≤12]
VCVTQQ2PS (XMM, K, M64_1to4)/[3;≤15]
VCVTQQ2PS (XMM, K, XMM)/[1;5]
VCVTQQ2PS (XMM, K, YMM)/[3;7]
VCVTQQ2PS (XMM, M128)/[≤9;≤12]
VCVTQQ2PS (XMM, M256)/[≤12;≤15]
VCVTQQ2PS (XMM, M64_1to2)/[≤9;≤12]
VCVTQQ2PS (XMM, M64_1to4)/[≤12;≤15]
VCVTQQ2PS (XMM, XMM)/5
VCVTQQ2PS (XMM, YMM)/7
VCVTQQ2PS (YMM, K, M512)/[3;≤15]
VCVTQQ2PS (YMM, K, M64_1to8)/[3;≤15]
VCVTQQ2PS (YMM, K, ZMM)/[3;7]
VCVTQQ2PS (YMM, M512)/[≤12;≤15]
VCVTQQ2PS (YMM, M64_1to8)/[≤12;≤15]
VCVTQQ2PS (YMM, ZMM)/7
VCVTQQ2PS_ER (YMM, K, ZMM)/[3;7]
VCVTQQ2PS_ER (YMM, ZMM)/7
VCVTQQ2PS_ER_Z (YMM, K, ZMM)/7
VCVTQQ2PS_Z (XMM, K, M128)/[5;≤12]
VCVTQQ2PS_Z (XMM, K, M256)/[7;≤15]
VCVTQQ2PS_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTQQ2PS_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTQQ2PS_Z (XMM, K, XMM)/5
VCVTQQ2PS_Z (XMM, K, YMM)/7
VCVTQQ2PS_Z (YMM, K, M512)/[7;≤15]
VCVTQQ2PS_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTQQ2PS_Z (YMM, K, ZMM)/7
VCVTSD2SI_EVEX (R32, M64)/[12;≤26]
VCVTSD2SI_EVEX (R32, XMM)/≤7
VCVTSD2SI_EVEX (R64, M64)/≤12
VCVTSD2SI_EVEX (R64, XMM)/≤7
VCVTSD2SI_EVEX_ER (R32, XMM)/≤7
VCVTSD2SI_EVEX_ER (R64, XMM)/≤7
VCVTSD2SS (XMM, K, XMM, M64)/[1;≤12]
VCVTSD2SS (XMM, K, XMM, XMM)/[1;5]
VCVTSD2SS_ER (XMM, K, XMM, XMM)/[1;5]
VCVTSD2SS_ER_Z (XMM, K, XMM, XMM)/[1;5]
VCVTSD2SS_EVEX (XMM, XMM, M64)/[1;≤12]
VCVTSD2SS_EVEX (XMM, XMM, XMM)/[1;5]
VCVTSD2SS_EVEX_ER (XMM, XMM, XMM)/[1;5]
VCVTSD2SS_Z (XMM, K, XMM, M64)/[1;≤12]
VCVTSD2SS_Z (XMM, K, XMM, XMM)/[1;5]
VCVTSD2USI (R32, M64)/[12;≤26]
VCVTSD2USI (R32, XMM)/≤7
VCVTSD2USI (R64, M64)/≤12
VCVTSD2USI (R64, XMM)/≤7
VCVTSD2USI_ER (R32, XMM)/≤7
VCVTSD2USI_ER (R64, XMM)/≤7
VCVTSI2SD_EVEX (XMM, XMM, M32)/[4;≤11]
VCVTSI2SD_EVEX (XMM, XMM, M64)/[4;≤11]
VCVTSI2SD_EVEX (XMM, XMM, R32)/[4;≤7]
VCVTSI2SD_EVEX (XMM, XMM, R64)/[4;≤7]
VCVTSI2SD_EVEX_ER (XMM, XMM, R64)/[4;≤7]
VCVTSI2SS_EVEX (XMM, XMM, M32)/[4;≤11]
VCVTSI2SS_EVEX (XMM, XMM, M64)/[1;≤12]
VCVTSI2SS_EVEX (XMM, XMM, R32)/[4;≤7]
VCVTSI2SS_EVEX (XMM, XMM, R64)/[1;≤8]
VCVTSI2SS_EVEX_ER (XMM, XMM, R32)/[4;≤7]
VCVTSI2SS_EVEX_ER (XMM, XMM, R64)/[1;≤8]
VCVTSS2SD (XMM, K, XMM, M32)/[4;≤11]
VCVTSS2SD (XMM, K, XMM, XMM)/[4;5]
VCVTSS2SD_EVEX (XMM, XMM, M32)/[4;≤11]
VCVTSS2SD_EVEX (XMM, XMM, XMM)/[4;5]
VCVTSS2SD_EVEX_SAE (XMM, XMM, XMM)/[4;5]
VCVTSS2SD_SAE (XMM, K, XMM, XMM)/[4;5]
VCVTSS2SD_SAE_Z (XMM, K, XMM, XMM)/[4;5]
VCVTSS2SD_Z (XMM, K, XMM, M32)/[4;≤11]
VCVTSS2SD_Z (XMM, K, XMM, XMM)/[4;5]
VCVTSS2SI_EVEX (R32, M32)/≤12
VCVTSS2SI_EVEX (R32, XMM)/≤7
VCVTSS2SI_EVEX (R64, M32)/≤12
VCVTSS2SI_EVEX (R64, XMM)/≤8
VCVTSS2SI_EVEX_ER (R32, XMM)/≤7
VCVTSS2SI_EVEX_ER (R64, XMM)/≤8
VCVTSS2USI (R32, M32)/≤12
VCVTSS2USI (R32, XMM)/≤7
VCVTSS2USI (R64, M32)/≤12
VCVTSS2USI (R64, XMM)/≤8
VCVTSS2USI_ER (R32, XMM)/≤7
VCVTSS2USI_ER (R64, XMM)/≤8
VCVTTPD2DQ (XMM, K, M128)/[1;≤12]
VCVTTPD2DQ (XMM, K, M256)/[3;≤15]
VCVTTPD2DQ (XMM, K, M64_1to2)/[1;≤12]
VCVTTPD2DQ (XMM, K, M64_1to4)/[3;≤15]
VCVTTPD2DQ (XMM, K, XMM)/[1;5]
VCVTTPD2DQ (XMM, K, YMM)/[3;7]
VCVTTPD2DQ (YMM, K, M512)/[3;≤15]
VCVTTPD2DQ (YMM, K, M64_1to8)/[3;≤15]
VCVTTPD2DQ (YMM, K, ZMM)/[3;7]
VCVTTPD2DQ (YMM, ZMM)/7
VCVTTPD2DQ_EVEX (XMM, M128)/[≤9;≤12]
VCVTTPD2DQ_EVEX (XMM, M256)/[≤12;≤15]
VCVTTPD2DQ_EVEX (XMM, M64_1to2)/[≤9;≤12]
VCVTTPD2DQ_EVEX (XMM, M64_1to4)/[≤12;≤15]
VCVTTPD2DQ_EVEX (XMM, XMM)/5
VCVTTPD2DQ_EVEX (XMM, YMM)/7
VCVTTPD2DQ_EVEX (YMM, M512)/[≤12;≤15]
VCVTTPD2DQ_EVEX (YMM, M64_1to8)/[≤12;≤15]
VCVTTPD2DQ_SAE (YMM, K, ZMM)/[3;7]
VCVTTPD2DQ_SAE (YMM, ZMM)/7
VCVTTPD2DQ_SAE_Z (YMM, K, ZMM)/7
VCVTTPD2DQ_Z (XMM, K, M128)/[5;≤12]
VCVTTPD2DQ_Z (XMM, K, M256)/[7;≤15]
VCVTTPD2DQ_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTTPD2DQ_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTTPD2DQ_Z (XMM, K, XMM)/5
VCVTTPD2DQ_Z (XMM, K, YMM)/7
VCVTTPD2DQ_Z (YMM, K, M512)/[7;≤15]
VCVTTPD2DQ_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTTPD2DQ_Z (YMM, K, ZMM)/7
VCVTTPD2QQ (XMM, K, M128)/[4;≤11]
VCVTTPD2QQ (XMM, K, M64_1to2)/[4;≤11]
VCVTTPD2QQ (XMM, K, XMM)/4
VCVTTPD2QQ (XMM, M128)/[≤8;≤11]
VCVTTPD2QQ (XMM, M64_1to2)/[≤8;≤11]
VCVTTPD2QQ (XMM, XMM)/4
VCVTTPD2QQ (YMM, K, M256)/[4;≤12]
VCVTTPD2QQ (YMM, K, M64_1to4)/[4;≤12]
VCVTTPD2QQ (YMM, K, YMM)/4
VCVTTPD2QQ (YMM, M256)/[≤9;≤12]
VCVTTPD2QQ (YMM, M64_1to4)/[≤9;≤12]
VCVTTPD2QQ (YMM, YMM)/4
VCVTTPD2QQ (ZMM, K, M512)/[4;≤12]
VCVTTPD2QQ (ZMM, K, M64_1to8)/[4;≤12]
VCVTTPD2QQ (ZMM, K, ZMM)/4
VCVTTPD2QQ (ZMM, M512)/[≤9;≤12]
VCVTTPD2QQ (ZMM, M64_1to8)/[≤9;≤12]
VCVTTPD2QQ (ZMM, ZMM)/4
VCVTTPD2QQ_SAE (ZMM, K, ZMM)/4
VCVTTPD2QQ_SAE (ZMM, ZMM)/4
VCVTTPD2QQ_SAE_Z (ZMM, K, ZMM)/4
VCVTTPD2QQ_Z (XMM, K, M128)/[4;≤11]
VCVTTPD2QQ_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTTPD2QQ_Z (XMM, K, XMM)/4
VCVTTPD2QQ_Z (YMM, K, M256)/[4;≤12]
VCVTTPD2QQ_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTTPD2QQ_Z (YMM, K, YMM)/4
VCVTTPD2QQ_Z (ZMM, K, M512)/[4;≤12]
VCVTTPD2QQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTTPD2QQ_Z (ZMM, K, ZMM)/4
VCVTTPD2UDQ (XMM, K, M128)/[1;≤12]
VCVTTPD2UDQ (XMM, K, M256)/[3;≤15]
VCVTTPD2UDQ (XMM, K, M64_1to2)/[1;≤12]
VCVTTPD2UDQ (XMM, K, M64_1to4)/[3;≤15]
VCVTTPD2UDQ (XMM, K, XMM)/[1;5]
VCVTTPD2UDQ (XMM, K, YMM)/[3;7]
VCVTTPD2UDQ (XMM, M128)/[≤9;≤12]
VCVTTPD2UDQ (XMM, M256)/[≤12;≤15]
VCVTTPD2UDQ (XMM, M64_1to2)/[≤9;≤12]
VCVTTPD2UDQ (XMM, M64_1to4)/[≤12;≤15]
VCVTTPD2UDQ (XMM, XMM)/5
VCVTTPD2UDQ (XMM, YMM)/7
VCVTTPD2UDQ (YMM, K, M512)/[3;≤15]
VCVTTPD2UDQ (YMM, K, M64_1to8)/[3;≤15]
VCVTTPD2UDQ (YMM, K, ZMM)/[3;7]
VCVTTPD2UDQ (YMM, M512)/[≤12;≤15]
VCVTTPD2UDQ (YMM, M64_1to8)/[≤12;≤15]
VCVTTPD2UDQ (YMM, ZMM)/7
VCVTTPD2UDQ_SAE (YMM, K, ZMM)/[3;7]
VCVTTPD2UDQ_SAE (YMM, ZMM)/7
VCVTTPD2UDQ_SAE_Z (YMM, K, ZMM)/7
VCVTTPD2UDQ_Z (XMM, K, M128)/[5;≤12]
VCVTTPD2UDQ_Z (XMM, K, M256)/[7;≤15]
VCVTTPD2UDQ_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTTPD2UDQ_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTTPD2UDQ_Z (XMM, K, XMM)/5
VCVTTPD2UDQ_Z (XMM, K, YMM)/7
VCVTTPD2UDQ_Z (YMM, K, M512)/[7;≤15]
VCVTTPD2UDQ_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTTPD2UDQ_Z (YMM, K, ZMM)/7
VCVTTPD2UQQ (XMM, K, M128)/[4;≤11]
VCVTTPD2UQQ (XMM, K, M64_1to2)/[4;≤11]
VCVTTPD2UQQ (XMM, K, XMM)/4
VCVTTPD2UQQ (XMM, M128)/[≤8;≤11]
VCVTTPD2UQQ (XMM, M64_1to2)/[≤8;≤11]
VCVTTPD2UQQ (XMM, XMM)/4
VCVTTPD2UQQ (YMM, K, M256)/[4;≤12]
VCVTTPD2UQQ (YMM, K, M64_1to4)/[4;≤12]
VCVTTPD2UQQ (YMM, K, YMM)/4
VCVTTPD2UQQ (YMM, M256)/[≤9;≤12]
VCVTTPD2UQQ (YMM, M64_1to4)/[≤9;≤12]
VCVTTPD2UQQ (YMM, YMM)/4
VCVTTPD2UQQ (ZMM, K, M512)/[4;≤12]
VCVTTPD2UQQ (ZMM, K, M64_1to8)/[4;≤12]
VCVTTPD2UQQ (ZMM, K, ZMM)/4
VCVTTPD2UQQ (ZMM, M512)/[≤9;≤12]
VCVTTPD2UQQ (ZMM, M64_1to8)/[≤9;≤12]
VCVTTPD2UQQ (ZMM, ZMM)/4
VCVTTPD2UQQ_SAE (ZMM, K, ZMM)/4
VCVTTPD2UQQ_SAE (ZMM, ZMM)/4
VCVTTPD2UQQ_SAE_Z (ZMM, K, ZMM)/4
VCVTTPD2UQQ_Z (XMM, K, M128)/[4;≤11]
VCVTTPD2UQQ_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTTPD2UQQ_Z (XMM, K, XMM)/4
VCVTTPD2UQQ_Z (YMM, K, M256)/[4;≤12]
VCVTTPD2UQQ_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTTPD2UQQ_Z (YMM, K, YMM)/4
VCVTTPD2UQQ_Z (ZMM, K, M512)/[4;≤12]
VCVTTPD2UQQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTTPD2UQQ_Z (ZMM, K, ZMM)/4
VCVTTPS2DQ (XMM, K, M128)/[4;≤11]
VCVTTPS2DQ (XMM, K, M32_1to4)/[4;≤11]
VCVTTPS2DQ (XMM, K, XMM)/4
VCVTTPS2DQ (YMM, K, M256)/[4;≤12]
VCVTTPS2DQ (YMM, K, M32_1to8)/[4;≤12]
VCVTTPS2DQ (YMM, K, YMM)/4
VCVTTPS2DQ (ZMM, K, M32_1to16)/[4;≤12]
VCVTTPS2DQ (ZMM, K, M512)/[4;≤12]
VCVTTPS2DQ (ZMM, K, ZMM)/4
VCVTTPS2DQ (ZMM, M32_1to16)/[≤9;≤12]
VCVTTPS2DQ (ZMM, M512)/[≤9;≤12]
VCVTTPS2DQ (ZMM, ZMM)/4
VCVTTPS2DQ_EVEX (XMM, M128)/[≤8;≤11]
VCVTTPS2DQ_EVEX (XMM, M32_1to4)/[≤8;≤11]
VCVTTPS2DQ_EVEX (XMM, XMM)/4
VCVTTPS2DQ_EVEX (YMM, M256)/[≤9;≤12]
VCVTTPS2DQ_EVEX (YMM, M32_1to8)/[≤9;≤12]
VCVTTPS2DQ_EVEX (YMM, YMM)/4
VCVTTPS2DQ_SAE (ZMM, K, ZMM)/4
VCVTTPS2DQ_SAE (ZMM, ZMM)/4
VCVTTPS2DQ_SAE_Z (ZMM, K, ZMM)/4
VCVTTPS2DQ_Z (XMM, K, M128)/[4;≤11]
VCVTTPS2DQ_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTTPS2DQ_Z (XMM, K, XMM)/4
VCVTTPS2DQ_Z (YMM, K, M256)/[4;≤12]
VCVTTPS2DQ_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTTPS2DQ_Z (YMM, K, YMM)/4
VCVTTPS2DQ_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTTPS2DQ_Z (ZMM, K, M512)/[4;≤12]
VCVTTPS2DQ_Z (ZMM, K, ZMM)/4
VCVTTPS2QQ (XMM, K, M32_1to2)/[4;≤11]
VCVTTPS2QQ (XMM, K, M64)/[4;≤11]
VCVTTPS2QQ (XMM, K, XMM)/[4;5]
VCVTTPS2QQ (XMM, M32_1to2)/[≤8;≤11]
VCVTTPS2QQ (XMM, M64)/[≤8;≤11]
VCVTTPS2QQ (XMM, XMM)/5
VCVTTPS2QQ (YMM, K, M128)/[4;≤12]
VCVTTPS2QQ (YMM, K, M32_1to4)/[4;≤12]
VCVTTPS2QQ (YMM, K, XMM)/[4;7]
VCVTTPS2QQ (YMM, M128)/[≤9;≤12]
VCVTTPS2QQ (YMM, M32_1to4)/[≤9;≤12]
VCVTTPS2QQ (YMM, XMM)/7
VCVTTPS2QQ (ZMM, K, M256)/[4;≤13]
VCVTTPS2QQ (ZMM, K, M32_1to8)/[4;≤13]
VCVTTPS2QQ (ZMM, K, YMM)/[4;7]
VCVTTPS2QQ (ZMM, M256)/[≤10;≤13]
VCVTTPS2QQ (ZMM, M32_1to8)/[≤10;≤13]
VCVTTPS2QQ (ZMM, YMM)/7
VCVTTPS2QQ_SAE (ZMM, K, YMM)/[4;7]
VCVTTPS2QQ_SAE (ZMM, YMM)/7
VCVTTPS2QQ_SAE_Z (ZMM, K, YMM)/[4;7]
VCVTTPS2QQ_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTTPS2QQ_Z (XMM, K, M64)/[4;≤11]
VCVTTPS2QQ_Z (XMM, K, XMM)/[4;5]
VCVTTPS2QQ_Z (YMM, K, M128)/[4;≤12]
VCVTTPS2QQ_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTTPS2QQ_Z (YMM, K, XMM)/[4;7]
VCVTTPS2QQ_Z (ZMM, K, M256)/[5;≤13]
VCVTTPS2QQ_Z (ZMM, K, M32_1to8)/[5;≤13]
VCVTTPS2QQ_Z (ZMM, K, YMM)/[4;7]
VCVTTPS2UDQ (XMM, K, M128)/[4;≤11]
VCVTTPS2UDQ (XMM, K, M32_1to4)/[4;≤11]
VCVTTPS2UDQ (XMM, K, XMM)/4
VCVTTPS2UDQ (XMM, M128)/[≤8;≤11]
VCVTTPS2UDQ (XMM, M32_1to4)/[≤8;≤11]
VCVTTPS2UDQ (XMM, XMM)/4
VCVTTPS2UDQ (YMM, K, M256)/[4;≤12]
VCVTTPS2UDQ (YMM, K, M32_1to8)/[4;≤12]
VCVTTPS2UDQ (YMM, K, YMM)/4
VCVTTPS2UDQ (YMM, M256)/[≤9;≤12]
VCVTTPS2UDQ (YMM, M32_1to8)/[≤9;≤12]
VCVTTPS2UDQ (YMM, YMM)/4
VCVTTPS2UDQ (ZMM, K, M32_1to16)/[4;≤12]
VCVTTPS2UDQ (ZMM, K, M512)/[4;≤12]
VCVTTPS2UDQ (ZMM, K, ZMM)/4
VCVTTPS2UDQ (ZMM, M32_1to16)/[≤9;≤12]
VCVTTPS2UDQ (ZMM, M512)/[≤9;≤12]
VCVTTPS2UDQ (ZMM, ZMM)/4
VCVTTPS2UDQ_SAE (ZMM, K, ZMM)/4
VCVTTPS2UDQ_SAE (ZMM, ZMM)/4
VCVTTPS2UDQ_SAE_Z (ZMM, K, ZMM)/4
VCVTTPS2UDQ_Z (XMM, K, M128)/[4;≤11]
VCVTTPS2UDQ_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTTPS2UDQ_Z (XMM, K, XMM)/4
VCVTTPS2UDQ_Z (YMM, K, M256)/[4;≤12]
VCVTTPS2UDQ_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTTPS2UDQ_Z (YMM, K, YMM)/4
VCVTTPS2UDQ_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTTPS2UDQ_Z (ZMM, K, M512)/[4;≤12]
VCVTTPS2UDQ_Z (ZMM, K, ZMM)/4
VCVTTPS2UQQ (XMM, K, M32_1to2)/[4;≤11]
VCVTTPS2UQQ (XMM, K, M64)/[4;≤11]
VCVTTPS2UQQ (XMM, K, XMM)/[4;5]
VCVTTPS2UQQ (XMM, M32_1to2)/[≤8;≤11]
VCVTTPS2UQQ (XMM, M64)/[≤8;≤11]
VCVTTPS2UQQ (XMM, XMM)/5
VCVTTPS2UQQ (YMM, K, M128)/[4;≤12]
VCVTTPS2UQQ (YMM, K, M32_1to4)/[4;≤12]
VCVTTPS2UQQ (YMM, K, XMM)/[4;7]
VCVTTPS2UQQ (YMM, M128)/[≤9;≤12]
VCVTTPS2UQQ (YMM, M32_1to4)/[≤9;≤12]
VCVTTPS2UQQ (YMM, XMM)/7
VCVTTPS2UQQ (ZMM, K, M256)/[4;≤13]
VCVTTPS2UQQ (ZMM, K, M32_1to8)/[4;≤13]
VCVTTPS2UQQ (ZMM, K, YMM)/[4;7]
VCVTTPS2UQQ (ZMM, M256)/[≤10;≤13]
VCVTTPS2UQQ (ZMM, M32_1to8)/[≤10;≤13]
VCVTTPS2UQQ (ZMM, YMM)/7
VCVTTPS2UQQ_SAE (ZMM, K, YMM)/[4;7]
VCVTTPS2UQQ_SAE (ZMM, YMM)/7
VCVTTPS2UQQ_SAE_Z (ZMM, K, YMM)/[4;7]
VCVTTPS2UQQ_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTTPS2UQQ_Z (XMM, K, M64)/[4;≤11]
VCVTTPS2UQQ_Z (XMM, K, XMM)/[4;5]
VCVTTPS2UQQ_Z (YMM, K, M128)/[4;≤12]
VCVTTPS2UQQ_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTTPS2UQQ_Z (YMM, K, XMM)/[4;7]
VCVTTPS2UQQ_Z (ZMM, K, M256)/[5;≤13]
VCVTTPS2UQQ_Z (ZMM, K, M32_1to8)/[5;≤13]
VCVTTPS2UQQ_Z (ZMM, K, YMM)/[4;7]
VCVTTSD2SI_EVEX (R32, M64)/[12;≤26]
VCVTTSD2SI_EVEX (R32, XMM)/≤7
VCVTTSD2SI_EVEX (R64, M64)/≤12
VCVTTSD2SI_EVEX (R64, XMM)/≤7
VCVTTSD2SI_EVEX_SAE (R32, XMM)/≤7
VCVTTSD2SI_EVEX_SAE (R64, XMM)/≤7
VCVTTSD2USI (R32, M64)/[12;≤26]
VCVTTSD2USI (R32, XMM)/≤7
VCVTTSD2USI (R64, M64)/≤12
VCVTTSD2USI (R64, XMM)/≤7
VCVTTSD2USI_SAE (R32, XMM)/≤7
VCVTTSD2USI_SAE (R64, XMM)/≤7
VCVTTSS2SI_EVEX (R32, M32)/≤12
VCVTTSS2SI_EVEX (R32, XMM)/≤7
VCVTTSS2SI_EVEX (R64, M32)/≤12
VCVTTSS2SI_EVEX (R64, XMM)/≤8
VCVTTSS2SI_EVEX_SAE (R32, XMM)/≤7
VCVTTSS2SI_EVEX_SAE (R64, XMM)/≤8
VCVTTSS2USI (R32, M32)/≤12
VCVTTSS2USI (R32, XMM)/≤7
VCVTTSS2USI (R64, M32)/≤12
VCVTTSS2USI (R64, XMM)/≤8
VCVTTSS2USI_SAE (R32, XMM)/≤7
VCVTTSS2USI_SAE (R64, XMM)/≤8
VCVTUDQ2PD (XMM, K, M32_1to2)/[4;≤11]
VCVTUDQ2PD (XMM, K, M64)/[4;≤11]
VCVTUDQ2PD (XMM, K, XMM)/[4;5]
VCVTUDQ2PD (XMM, M32_1to2)/[≤8;≤11]
VCVTUDQ2PD (XMM, M64)/[≤8;≤11]
VCVTUDQ2PD (XMM, XMM)/5
VCVTUDQ2PD (YMM, K, M128)/[4;≤12]
VCVTUDQ2PD (YMM, K, M32_1to4)/[4;≤12]
VCVTUDQ2PD (YMM, K, XMM)/[4;7]
VCVTUDQ2PD (YMM, M128)/[≤9;≤12]
VCVTUDQ2PD (YMM, M32_1to4)/[≤9;≤12]
VCVTUDQ2PD (YMM, XMM)/7
VCVTUDQ2PD (ZMM, K, M256)/[4;≤12]
VCVTUDQ2PD (ZMM, K, M32_1to8)/[4;≤12]
VCVTUDQ2PD (ZMM, K, YMM)/[4;7]
VCVTUDQ2PD (ZMM, M256)/[≤9;≤12]
VCVTUDQ2PD (ZMM, M32_1to8)/[≤9;≤12]
VCVTUDQ2PD (ZMM, YMM)/7
VCVTUDQ2PD_Z (XMM, K, M32_1to2)/[4;≤11]
VCVTUDQ2PD_Z (XMM, K, M64)/[4;≤11]
VCVTUDQ2PD_Z (XMM, K, XMM)/[4;5]
VCVTUDQ2PD_Z (YMM, K, M128)/[4;≤12]
VCVTUDQ2PD_Z (YMM, K, M32_1to4)/[4;≤12]
VCVTUDQ2PD_Z (YMM, K, XMM)/[4;7]
VCVTUDQ2PD_Z (ZMM, K, M256)/[4;≤12]
VCVTUDQ2PD_Z (ZMM, K, M32_1to8)/[4;≤12]
VCVTUDQ2PD_Z (ZMM, K, YMM)/[4;7]
VCVTUDQ2PS (XMM, K, M128)/[4;≤11]
VCVTUDQ2PS (XMM, K, M32_1to4)/[4;≤11]
VCVTUDQ2PS (XMM, K, XMM)/4
VCVTUDQ2PS (XMM, M128)/[≤8;≤11]
VCVTUDQ2PS (XMM, M32_1to4)/[≤8;≤11]
VCVTUDQ2PS (XMM, XMM)/4
VCVTUDQ2PS (YMM, K, M256)/[4;≤12]
VCVTUDQ2PS (YMM, K, M32_1to8)/[4;≤12]
VCVTUDQ2PS (YMM, K, YMM)/4
VCVTUDQ2PS (YMM, M256)/[≤9;≤12]
VCVTUDQ2PS (YMM, M32_1to8)/[≤9;≤12]
VCVTUDQ2PS (YMM, YMM)/4
VCVTUDQ2PS (ZMM, K, M32_1to16)/[4;≤12]
VCVTUDQ2PS (ZMM, K, M512)/[4;≤12]
VCVTUDQ2PS (ZMM, K, ZMM)/4
VCVTUDQ2PS (ZMM, M32_1to16)/[≤9;≤12]
VCVTUDQ2PS (ZMM, M512)/[≤9;≤12]
VCVTUDQ2PS (ZMM, ZMM)/4
VCVTUDQ2PS_ER (ZMM, K, ZMM)/4
VCVTUDQ2PS_ER (ZMM, ZMM)/4
VCVTUDQ2PS_ER_Z (ZMM, K, ZMM)/4
VCVTUDQ2PS_Z (XMM, K, M128)/[4;≤11]
VCVTUDQ2PS_Z (XMM, K, M32_1to4)/[4;≤11]
VCVTUDQ2PS_Z (XMM, K, XMM)/4
VCVTUDQ2PS_Z (YMM, K, M256)/[4;≤12]
VCVTUDQ2PS_Z (YMM, K, M32_1to8)/[4;≤12]
VCVTUDQ2PS_Z (YMM, K, YMM)/4
VCVTUDQ2PS_Z (ZMM, K, M32_1to16)/[4;≤12]
VCVTUDQ2PS_Z (ZMM, K, M512)/[4;≤12]
VCVTUDQ2PS_Z (ZMM, K, ZMM)/4
VCVTUQQ2PD (XMM, K, M128)/[4;≤11]
VCVTUQQ2PD (XMM, K, M64_1to2)/[4;≤11]
VCVTUQQ2PD (XMM, K, XMM)/4
VCVTUQQ2PD (XMM, M128)/[≤8;≤11]
VCVTUQQ2PD (XMM, M64_1to2)/[≤8;≤11]
VCVTUQQ2PD (XMM, XMM)/4
VCVTUQQ2PD (YMM, K, M256)/[4;≤12]
VCVTUQQ2PD (YMM, K, M64_1to4)/[4;≤12]
VCVTUQQ2PD (YMM, K, YMM)/4
VCVTUQQ2PD (YMM, M256)/[≤9;≤12]
VCVTUQQ2PD (YMM, M64_1to4)/[≤9;≤12]
VCVTUQQ2PD (YMM, YMM)/4
VCVTUQQ2PD (ZMM, K, M512)/[4;≤12]
VCVTUQQ2PD (ZMM, K, M64_1to8)/[4;≤12]
VCVTUQQ2PD (ZMM, K, ZMM)/4
VCVTUQQ2PD (ZMM, M512)/[≤9;≤12]
VCVTUQQ2PD (ZMM, M64_1to8)/[≤9;≤12]
VCVTUQQ2PD (ZMM, ZMM)/4
VCVTUQQ2PD_ER (ZMM, K, ZMM)/4
VCVTUQQ2PD_ER (ZMM, ZMM)/4
VCVTUQQ2PD_ER_Z (ZMM, K, ZMM)/4
VCVTUQQ2PD_Z (XMM, K, M128)/[4;≤11]
VCVTUQQ2PD_Z (XMM, K, M64_1to2)/[4;≤11]
VCVTUQQ2PD_Z (XMM, K, XMM)/4
VCVTUQQ2PD_Z (YMM, K, M256)/[4;≤12]
VCVTUQQ2PD_Z (YMM, K, M64_1to4)/[4;≤12]
VCVTUQQ2PD_Z (YMM, K, YMM)/4
VCVTUQQ2PD_Z (ZMM, K, M512)/[4;≤12]
VCVTUQQ2PD_Z (ZMM, K, M64_1to8)/[4;≤12]
VCVTUQQ2PD_Z (ZMM, K, ZMM)/4
VCVTUQQ2PS (XMM, K, M128)/[1;≤12]
VCVTUQQ2PS (XMM, K, M256)/[3;≤15]
VCVTUQQ2PS (XMM, K, M64_1to2)/[1;≤12]
VCVTUQQ2PS (XMM, K, M64_1to4)/[3;≤15]
VCVTUQQ2PS (XMM, K, XMM)/[1;5]
VCVTUQQ2PS (XMM, K, YMM)/[3;7]
VCVTUQQ2PS (XMM, M128)/[≤9;≤12]
VCVTUQQ2PS (XMM, M256)/[≤12;≤15]
VCVTUQQ2PS (XMM, M64_1to2)/[≤9;≤12]
VCVTUQQ2PS (XMM, M64_1to4)/[≤12;≤15]
VCVTUQQ2PS (XMM, XMM)/5
VCVTUQQ2PS (XMM, YMM)/7
VCVTUQQ2PS (YMM, K, M512)/[3;≤15]
VCVTUQQ2PS (YMM, K, M64_1to8)/[3;≤15]
VCVTUQQ2PS (YMM, K, ZMM)/[3;7]
VCVTUQQ2PS (YMM, M512)/[≤12;≤15]
VCVTUQQ2PS (YMM, M64_1to8)/[≤12;≤15]
VCVTUQQ2PS (YMM, ZMM)/7
VCVTUQQ2PS_ER (YMM, K, ZMM)/[3;7]
VCVTUQQ2PS_ER (YMM, ZMM)/7
VCVTUQQ2PS_ER_Z (YMM, K, ZMM)/7
VCVTUQQ2PS_Z (XMM, K, M128)/[5;≤12]
VCVTUQQ2PS_Z (XMM, K, M256)/[7;≤15]
VCVTUQQ2PS_Z (XMM, K, M64_1to2)/[5;≤12]
VCVTUQQ2PS_Z (XMM, K, M64_1to4)/[7;≤15]
VCVTUQQ2PS_Z (XMM, K, XMM)/5
VCVTUQQ2PS_Z (XMM, K, YMM)/7
VCVTUQQ2PS_Z (YMM, K, M512)/[7;≤15]
VCVTUQQ2PS_Z (YMM, K, M64_1to8)/[7;≤15]
VCVTUQQ2PS_Z (YMM, K, ZMM)/7
VCVTUSI2SD (XMM, XMM, M32)/[4;≤11]
VCVTUSI2SD (XMM, XMM, M64)/[4;≤11]
VCVTUSI2SD (XMM, XMM, R32)/[4;≤7]
VCVTUSI2SD (XMM, XMM, R64)/[4;≤7]
VCVTUSI2SD_ER (XMM, XMM, R64)/[4;≤7]
VCVTUSI2SS (XMM, XMM, M32)/[4;≤11]
VCVTUSI2SS (XMM, XMM, M64)/[1;≤12]
VCVTUSI2SS (XMM, XMM, R32)/[4;≤7]
VCVTUSI2SS (XMM, XMM, R64)/[1;≤8]
VCVTUSI2SS_ER (XMM, XMM, R32)/[4;≤7]
VCVTUSI2SS_ER (XMM, XMM, R64)/[1;≤8]
VDBPSADBW (XMM, K, XMM, M128, I8)/[5;≤13]
VDBPSADBW (XMM, K, XMM, XMM, I8)/5
VDBPSADBW (XMM, XMM, M128, I8)/[3;≤10]
VDBPSADBW (XMM, XMM, XMM, I8)/3
VDBPSADBW (YMM, K, YMM, M256, I8)/[5;≤13]
VDBPSADBW (YMM, K, YMM, YMM, I8)/5
VDBPSADBW (YMM, YMM, M256, I8)/[3;≤11]
VDBPSADBW (YMM, YMM, YMM, I8)/3
VDBPSADBW (ZMM, K, ZMM, M512, I8)/[5;≤13]
VDBPSADBW (ZMM, K, ZMM, ZMM, I8)/5
VDBPSADBW (ZMM, ZMM, M512, I8)/[3;≤11]
VDBPSADBW (ZMM, ZMM, ZMM, I8)/3
VDBPSADBW_Z (XMM, K, XMM, M128, I8)/[5;≤13]
VDBPSADBW_Z (XMM, K, XMM, XMM, I8)/5
VDBPSADBW_Z (YMM, K, YMM, M256, I8)/[5;≤13]
VDBPSADBW_Z (YMM, K, YMM, YMM, I8)/5
VDBPSADBW_Z (ZMM, K, ZMM, M512, I8)/[5;≤13]
VDBPSADBW_Z (ZMM, K, ZMM, ZMM, I8)/5
VDIVPD (XMM, K, XMM, M128)/[≤13.0;≤20]
VDIVPD (XMM, K, XMM, M64_1to2)/[≤13.0;≤20]
VDIVPD (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVPD (YMM, K, YMM, M256)/[≤13.0;≤21]
VDIVPD (YMM, K, YMM, M64_1to4)/[≤13.0;≤21]
VDIVPD (YMM, K, YMM, YMM)/[≤13.0;≤14]
VDIVPD (ZMM, K, ZMM, M512)/[≤22.0;≤30]
VDIVPD (ZMM, K, ZMM, M64_1to8)/[≤22.0;≤30]
VDIVPD (ZMM, K, ZMM, ZMM)/≤22
VDIVPD (ZMM, ZMM, M512)/[≤22.0;≤31]
VDIVPD (ZMM, ZMM, M64_1to8)/[≤22.0;≤31]
VDIVPD (ZMM, ZMM, ZMM)/[≤22.0;≤23]
VDIVPD_ER (ZMM, K, ZMM, ZMM)/[≤22.0;≤23]
VDIVPD_ER (ZMM, ZMM, ZMM)/[≤22.0;≤23]
VDIVPD_ER_Z (ZMM, K, ZMM, ZMM)/[≤22.0;≤23]
VDIVPD_EVEX (XMM, XMM, M128)/[≤13.0;≤21]
VDIVPD_EVEX (XMM, XMM, M64_1to2)/[≤13.0;≤21]
VDIVPD_EVEX (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVPD_EVEX (YMM, YMM, M256)/[≤13.0;≤22]
VDIVPD_EVEX (YMM, YMM, M64_1to4)/[≤13.0;≤22]
VDIVPD_EVEX (YMM, YMM, YMM)/[≤13.0;≤15]
VDIVPD_Z (XMM, K, XMM, M128)/[≤13.0;≤20]
VDIVPD_Z (XMM, K, XMM, M64_1to2)/[≤13.0;≤20]
VDIVPD_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVPD_Z (YMM, K, YMM, M256)/[≤13.0;≤21]
VDIVPD_Z (YMM, K, YMM, M64_1to4)/[≤13.0;≤21]
VDIVPD_Z (YMM, K, YMM, YMM)/[≤13.0;≤14]
VDIVPD_Z (ZMM, K, ZMM, M512)/[≤22.0;≤30]
VDIVPD_Z (ZMM, K, ZMM, M64_1to8)/[≤22.0;≤30]
VDIVPD_Z (ZMM, K, ZMM, ZMM)/≤22
VDIVPS (XMM, K, XMM, M128)/[≤11.0;≤18]
VDIVPS (XMM, K, XMM, M32_1to4)/[≤11.0;≤18]
VDIVPS (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVPS (YMM, K, YMM, M256)/[≤11.0;≤19]
VDIVPS (YMM, K, YMM, M32_1to8)/[≤11.0;≤19]
VDIVPS (YMM, K, YMM, YMM)/[≤11.0;≤12]
VDIVPS (ZMM, K, ZMM, M32_1to16)/[≤17;≤25]
VDIVPS (ZMM, K, ZMM, M512)/[≤17.0;≤25]
VDIVPS (ZMM, K, ZMM, ZMM)/≤17
VDIVPS (ZMM, ZMM, M32_1to16)/[≤17;≤25]
VDIVPS (ZMM, ZMM, M512)/[≤17.0;≤25]
VDIVPS (ZMM, ZMM, ZMM)/≤17
VDIVPS_ER (ZMM, K, ZMM, ZMM)/≤17
VDIVPS_ER (ZMM, ZMM, ZMM)/≤17
VDIVPS_ER_Z (ZMM, K, ZMM, ZMM)/≤17
VDIVPS_EVEX (XMM, XMM, M128)/[≤11.0;≤18]
VDIVPS_EVEX (XMM, XMM, M32_1to4)/[≤11.0;≤18]
VDIVPS_EVEX (XMM, XMM, XMM)/[≤11.0;≤12]
VDIVPS_EVEX (YMM, YMM, M256)/[≤11.0;≤19]
VDIVPS_EVEX (YMM, YMM, M32_1to8)/[≤11.0;≤19]
VDIVPS_EVEX (YMM, YMM, YMM)/[≤11.0;≤12]
VDIVPS_Z (XMM, K, XMM, M128)/[≤11.0;≤18]
VDIVPS_Z (XMM, K, XMM, M32_1to4)/[≤11.0;≤18]
VDIVPS_Z (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVPS_Z (YMM, K, YMM, M256)/[≤11.0;≤19]
VDIVPS_Z (YMM, K, YMM, M32_1to8)/[≤11.0;≤19]
VDIVPS_Z (YMM, K, YMM, YMM)/[≤11.0;≤12]
VDIVPS_Z (ZMM, K, ZMM, M32_1to16)/[≤17.0;≤25]
VDIVPS_Z (ZMM, K, ZMM, M512)/[≤17.0;≤25]
VDIVPS_Z (ZMM, K, ZMM, ZMM)/≤17
VDIVSD (XMM, K, XMM, M64)/[≤13.0;≤20]
VDIVSD (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVSD_ER (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVSD_ER_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVSD_EVEX (XMM, XMM, M64)/[≤13.0;≤21]
VDIVSD_EVEX (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVSD_EVEX_ER (XMM, XMM, XMM)/[≤13.0;≤15]
VDIVSD_Z (XMM, K, XMM, M64)/[≤13.0;≤20]
VDIVSD_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VDIVSS (XMM, K, XMM, M32)/[≤11.0;≤18]
VDIVSS (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVSS_ER (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVSS_ER_Z (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDIVSS_EVEX (XMM, XMM, M32)/[≤11.0;≤18]
VDIVSS_EVEX (XMM, XMM, XMM)/[≤11.0;≤12]
VDIVSS_EVEX_ER (XMM, XMM, XMM)/[≤11.0;≤12]
VDIVSS_Z (XMM, K, XMM, M32)/[≤11.0;≤18]
VDIVSS_Z (XMM, K, XMM, XMM)/[≤11.0;≤12]
VDPBF16PS (XMM, K, XMM, M128)/
VDPBF16PS (XMM, K, XMM, M32_1to4)/
VDPBF16PS (XMM, K, XMM, XMM)/
VDPBF16PS (XMM, XMM, M128)/
VDPBF16PS (XMM, XMM, M32_1to4)/
VDPBF16PS (XMM, XMM, XMM)/
VDPBF16PS (YMM, K, YMM, M256)/
VDPBF16PS (YMM, K, YMM, M32_1to8)/
VDPBF16PS (YMM, K, YMM, YMM)/
VDPBF16PS (YMM, YMM, M256)/
VDPBF16PS (YMM, YMM, M32_1to8)/
VDPBF16PS (YMM, YMM, YMM)/
VDPBF16PS (ZMM, K, ZMM, M32_1to16)/
VDPBF16PS (ZMM, K, ZMM, M512)/
VDPBF16PS (ZMM, K, ZMM, ZMM)/
VDPBF16PS (ZMM, ZMM, M32_1to16)/
VDPBF16PS (ZMM, ZMM, M512)/
VDPBF16PS (ZMM, ZMM, ZMM)/
VDPBF16PS_Z (XMM, K, XMM, M128)/
VDPBF16PS_Z (XMM, K, XMM, M32_1to4)/
VDPBF16PS_Z (XMM, K, XMM, XMM)/
VDPBF16PS_Z (YMM, K, YMM, M256)/
VDPBF16PS_Z (YMM, K, YMM, M32_1to8)/
VDPBF16PS_Z (YMM, K, YMM, YMM)/
VDPBF16PS_Z (ZMM, K, ZMM, M32_1to16)/
VDPBF16PS_Z (ZMM, K, ZMM, M512)/
VDPBF16PS_Z (ZMM, K, ZMM, ZMM)/
VEXP2PD (ZMM, K, M512)/
VEXP2PD (ZMM, K, M64_1to8)/
VEXP2PD (ZMM, K, ZMM)/
VEXP2PD (ZMM, M512)/
VEXP2PD (ZMM, M64_1to8)/
VEXP2PD (ZMM, ZMM)/
VEXP2PD_SAE (ZMM, K, ZMM)/
VEXP2PD_SAE (ZMM, ZMM)/
VEXP2PD_SAE_Z (ZMM, K, ZMM)/
VEXP2PD_Z (ZMM, K, M512)/
VEXP2PD_Z (ZMM, K, M64_1to8)/
VEXP2PD_Z (ZMM, K, ZMM)/
VEXP2PS (ZMM, K, M32_1to16)/
VEXP2PS (ZMM, K, M512)/
VEXP2PS (ZMM, K, ZMM)/
VEXP2PS (ZMM, M32_1to16)/
VEXP2PS (ZMM, M512)/
VEXP2PS (ZMM, ZMM)/
VEXP2PS_SAE (ZMM, K, ZMM)/
VEXP2PS_SAE (ZMM, ZMM)/
VEXP2PS_SAE_Z (ZMM, K, ZMM)/
VEXP2PS_Z (ZMM, K, M32_1to16)/
VEXP2PS_Z (ZMM, K, M512)/
VEXP2PS_Z (ZMM, K, ZMM)/
VEXPANDPD (XMM, K, M128)/[3;≤10]
VEXPANDPD (XMM, K, XMM)/[3;6]
VEXPANDPD (XMM, M128)/[≤7;≤10]
VEXPANDPD (XMM, XMM)/3
VEXPANDPD (YMM, K, M256)/[3;≤11]
VEXPANDPD (YMM, K, YMM)/[3;6]
VEXPANDPD (YMM, M256)/[≤8;≤11]
VEXPANDPD (YMM, YMM)/3
VEXPANDPD (ZMM, K, M512)/[3;≤11]
VEXPANDPD (ZMM, K, ZMM)/[3;6]
VEXPANDPD (ZMM, M512)/[≤9;≤11]
VEXPANDPD (ZMM, ZMM)/4
VEXPANDPD_Z (XMM, K, M128)/[6;≤10]
VEXPANDPD_Z (XMM, K, XMM)/[3;6]
VEXPANDPD_Z (YMM, K, M256)/[6;≤11]
VEXPANDPD_Z (YMM, K, YMM)/[3;6]
VEXPANDPD_Z (ZMM, K, M512)/[6;≤11]
VEXPANDPD_Z (ZMM, K, ZMM)/[5;6]
VEXPANDPS (XMM, K, M128)/[3;≤10]
VEXPANDPS (XMM, K, XMM)/[3;6]
VEXPANDPS (XMM, M128)/[≤7;≤10]
VEXPANDPS (XMM, XMM)/3
VEXPANDPS (YMM, K, M256)/[3;≤11]
VEXPANDPS (YMM, K, YMM)/[3;6]
VEXPANDPS (YMM, M256)/[≤8;≤11]
VEXPANDPS (YMM, YMM)/3
VEXPANDPS (ZMM, K, M512)/[3;≤11]
VEXPANDPS (ZMM, K, ZMM)/[3;6]
VEXPANDPS (ZMM, M512)/[≤9;≤11]
VEXPANDPS (ZMM, ZMM)/4
VEXPANDPS_Z (XMM, K, M128)/[6;≤10]
VEXPANDPS_Z (XMM, K, XMM)/[3;6]
VEXPANDPS_Z (YMM, K, M256)/[6;≤11]
VEXPANDPS_Z (YMM, K, YMM)/[3;6]
VEXPANDPS_Z (ZMM, K, M512)/[6;≤11]
VEXPANDPS_Z (ZMM, K, ZMM)/[5;6]
VEXTRACTF32X4 (M128, K, YMM, I8)/≤11
VEXTRACTF32X4 (M128, K, ZMM, I8)/≤11
VEXTRACTF32X4 (M128, YMM, I8)/[≤4;≤11]
VEXTRACTF32X4 (M128, ZMM, I8)/[≤4;≤11]
VEXTRACTF32X4 (XMM, K, YMM, I8)/3
VEXTRACTF32X4 (XMM, K, ZMM, I8)/3
VEXTRACTF32X4 (XMM, YMM, I8)/3
VEXTRACTF32X4 (XMM, ZMM, I8)/3
VEXTRACTF32X4_Z (XMM, K, YMM, I8)/3
VEXTRACTF32X4_Z (XMM, K, ZMM, I8)/3
VEXTRACTF32X8 (M256, K, ZMM, I8)/≤11
VEXTRACTF32X8 (M256, ZMM, I8)/[≤4;≤11]
VEXTRACTF32X8 (YMM, K, ZMM, I8)/3
VEXTRACTF32X8 (YMM, ZMM, I8)/3
VEXTRACTF32X8_Z (YMM, K, ZMM, I8)/3
VEXTRACTF64X2 (M128, K, YMM, I8)/≤11
VEXTRACTF64X2 (M128, K, ZMM, I8)/≤11
VEXTRACTF64X2 (M128, YMM, I8)/[≤4;≤11]
VEXTRACTF64X2 (M128, ZMM, I8)/[≤4;≤11]
VEXTRACTF64X2 (XMM, K, YMM, I8)/3
VEXTRACTF64X2 (XMM, K, ZMM, I8)/3
VEXTRACTF64X2 (XMM, YMM, I8)/3
VEXTRACTF64X2 (XMM, ZMM, I8)/3
VEXTRACTF64X2_Z (XMM, K, YMM, I8)/3
VEXTRACTF64X2_Z (XMM, K, ZMM, I8)/3
VEXTRACTF64X4 (M256, K, ZMM, I8)/≤11
VEXTRACTF64X4 (M256, ZMM, I8)/[≤4;≤11]
VEXTRACTF64X4 (YMM, K, ZMM, I8)/3
VEXTRACTF64X4 (YMM, ZMM, I8)/3
VEXTRACTF64X4_Z (YMM, K, ZMM, I8)/3
VEXTRACTI32X4 (M128, K, YMM, I8)/≤11
VEXTRACTI32X4 (M128, K, ZMM, I8)/≤11
VEXTRACTI32X4 (M128, YMM, I8)/[≤4;≤11]
VEXTRACTI32X4 (M128, ZMM, I8)/[≤4;≤11]
VEXTRACTI32X4 (XMM, K, YMM, I8)/3
VEXTRACTI32X4 (XMM, K, ZMM, I8)/3
VEXTRACTI32X4 (XMM, YMM, I8)/3
VEXTRACTI32X4 (XMM, ZMM, I8)/3
VEXTRACTI32X4_Z (XMM, K, YMM, I8)/3
VEXTRACTI32X4_Z (XMM, K, ZMM, I8)/3
VEXTRACTI32X8 (M256, K, ZMM, I8)/≤11
VEXTRACTI32X8 (M256, ZMM, I8)/[≤4;≤11]
VEXTRACTI32X8 (YMM, K, ZMM, I8)/3
VEXTRACTI32X8 (YMM, ZMM, I8)/3
VEXTRACTI32X8_Z (YMM, K, ZMM, I8)/3
VEXTRACTI64X2 (M128, K, YMM, I8)/≤11
VEXTRACTI64X2 (M128, K, ZMM, I8)/≤11
VEXTRACTI64X2 (M128, YMM, I8)/[≤4;≤11]
VEXTRACTI64X2 (M128, ZMM, I8)/[≤4;≤11]
VEXTRACTI64X2 (XMM, K, YMM, I8)/3
VEXTRACTI64X2 (XMM, K, ZMM, I8)/3
VEXTRACTI64X2 (XMM, YMM, I8)/3
VEXTRACTI64X2 (XMM, ZMM, I8)/3
VEXTRACTI64X2_Z (XMM, K, YMM, I8)/3
VEXTRACTI64X2_Z (XMM, K, ZMM, I8)/3
VEXTRACTI64X4 (M256, K, ZMM, I8)/≤11
VEXTRACTI64X4 (M256, ZMM, I8)/[≤4;≤11]
VEXTRACTI64X4 (YMM, K, ZMM, I8)/3
VEXTRACTI64X4 (YMM, ZMM, I8)/3
VEXTRACTI64X4_Z (YMM, K, ZMM, I8)/3
VEXTRACTPS_EVEX (M32, XMM, I8)/[≤5;≤11]
VEXTRACTPS_EVEX (R32, XMM, I8)/≤4
VFIXUPIMMPD (XMM, K, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPD (XMM, K, XMM, M64_1to2, I8)/[4;≤11]
VFIXUPIMMPD (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMPD (XMM, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPD (XMM, XMM, M64_1to2, I8)/[4;≤11]
VFIXUPIMMPD (XMM, XMM, XMM, I8)/4
VFIXUPIMMPD (YMM, K, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPD (YMM, K, YMM, M64_1to4, I8)/[4;≤12]
VFIXUPIMMPD (YMM, K, YMM, YMM, I8)/4
VFIXUPIMMPD (YMM, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPD (YMM, YMM, M64_1to4, I8)/[4;≤12]
VFIXUPIMMPD (YMM, YMM, YMM, I8)/4
VFIXUPIMMPD (ZMM, K, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPD (ZMM, K, ZMM, M64_1to8, I8)/[4;≤12]
VFIXUPIMMPD (ZMM, K, ZMM, ZMM, I8)/4
VFIXUPIMMPD (ZMM, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPD (ZMM, ZMM, M64_1to8, I8)/[4;≤12]
VFIXUPIMMPD (ZMM, ZMM, ZMM, I8)/4
VFIXUPIMMPD_SAE (ZMM, K, ZMM, ZMM, I8)/4
VFIXUPIMMPD_SAE (ZMM, ZMM, ZMM, I8)/4
VFIXUPIMMPD_SAE_Z (ZMM, K, ZMM, ZMM, I8)/4
VFIXUPIMMPD_Z (XMM, K, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPD_Z (XMM, K, XMM, M64_1to2, I8)/[4;≤11]
VFIXUPIMMPD_Z (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMPD_Z (YMM, K, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPD_Z (YMM, K, YMM, M64_1to4, I8)/[4;≤12]
VFIXUPIMMPD_Z (YMM, K, YMM, YMM, I8)/4
VFIXUPIMMPD_Z (ZMM, K, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPD_Z (ZMM, K, ZMM, M64_1to8, I8)/[4;≤12]
VFIXUPIMMPD_Z (ZMM, K, ZMM, ZMM, I8)/4
VFIXUPIMMPS (XMM, K, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPS (XMM, K, XMM, M32_1to4, I8)/[4;≤11]
VFIXUPIMMPS (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMPS (XMM, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPS (XMM, XMM, M32_1to4, I8)/[4;≤11]
VFIXUPIMMPS (XMM, XMM, XMM, I8)/4
VFIXUPIMMPS (YMM, K, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPS (YMM, K, YMM, M32_1to8, I8)/[4;≤12]
VFIXUPIMMPS (YMM, K, YMM, YMM, I8)/4
VFIXUPIMMPS (YMM, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPS (YMM, YMM, M32_1to8, I8)/[4;≤12]
VFIXUPIMMPS (YMM, YMM, YMM, I8)/4
VFIXUPIMMPS (ZMM, K, ZMM, M32_1to16, I8)/[4;≤12]
VFIXUPIMMPS (ZMM, K, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPS (ZMM, K, ZMM, ZMM, I8)/4
VFIXUPIMMPS (ZMM, ZMM, M32_1to16, I8)/[4;≤12]
VFIXUPIMMPS (ZMM, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPS (ZMM, ZMM, ZMM, I8)/4
VFIXUPIMMPS_SAE (ZMM, K, ZMM, ZMM, I8)/4
VFIXUPIMMPS_SAE (ZMM, ZMM, ZMM, I8)/4
VFIXUPIMMPS_SAE_Z (ZMM, K, ZMM, ZMM, I8)/4
VFIXUPIMMPS_Z (XMM, K, XMM, M128, I8)/[4;≤11]
VFIXUPIMMPS_Z (XMM, K, XMM, M32_1to4, I8)/[4;≤11]
VFIXUPIMMPS_Z (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMPS_Z (YMM, K, YMM, M256, I8)/[4;≤12]
VFIXUPIMMPS_Z (YMM, K, YMM, M32_1to8, I8)/[4;≤12]
VFIXUPIMMPS_Z (YMM, K, YMM, YMM, I8)/4
VFIXUPIMMPS_Z (ZMM, K, ZMM, M32_1to16, I8)/[4;≤12]
VFIXUPIMMPS_Z (ZMM, K, ZMM, M512, I8)/[4;≤12]
VFIXUPIMMPS_Z (ZMM, K, ZMM, ZMM, I8)/4
VFIXUPIMMSD (XMM, K, XMM, M64, I8)/[4;≤11]
VFIXUPIMMSD (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMSD (XMM, XMM, M64, I8)/[4;≤11]
VFIXUPIMMSD (XMM, XMM, XMM, I8)/4
VFIXUPIMMSD_SAE (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMSD_SAE (XMM, XMM, XMM, I8)/4
VFIXUPIMMSD_SAE_Z (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMSD_Z (XMM, K, XMM, M64, I8)/[4;≤11]
VFIXUPIMMSD_Z (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMSS (XMM, K, XMM, M32, I8)/[4;≤11]
VFIXUPIMMSS (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMSS (XMM, XMM, M32, I8)/[4;≤11]
VFIXUPIMMSS (XMM, XMM, XMM, I8)/4
VFIXUPIMMSS_SAE (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMSS_SAE (XMM, XMM, XMM, I8)/4
VFIXUPIMMSS_SAE_Z (XMM, K, XMM, XMM, I8)/4
VFIXUPIMMSS_Z (XMM, K, XMM, M32, I8)/[4;≤11]
VFIXUPIMMSS_Z (XMM, K, XMM, XMM, I8)/4
VFMADD132PD (XMM, K, XMM, M128)/[4;≤11]
VFMADD132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD132PD (XMM, K, XMM, XMM)/4
VFMADD132PD (YMM, K, YMM, M256)/[4;≤12]
VFMADD132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD132PD (YMM, K, YMM, YMM)/4
VFMADD132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD132PD (ZMM, K, ZMM, ZMM)/4
VFMADD132PD (ZMM, ZMM, M512)/[4;≤12]
VFMADD132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADD132PD (ZMM, ZMM, ZMM)/4
VFMADD132PD_ER (ZMM, K, ZMM, ZMM)/4
VFMADD132PD_ER (ZMM, ZMM, ZMM)/4
VFMADD132PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADD132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADD132PD_EVEX (XMM, XMM, XMM)/4
VFMADD132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADD132PD_EVEX (YMM, YMM, YMM)/4
VFMADD132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD132PD_Z (XMM, K, XMM, XMM)/4
VFMADD132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD132PD_Z (YMM, K, YMM, YMM)/4
VFMADD132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD132PD_Z (ZMM, K, ZMM, ZMM)/4
VFMADD132PS (XMM, K, XMM, M128)/[4;≤11]
VFMADD132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD132PS (XMM, K, XMM, XMM)/4
VFMADD132PS (YMM, K, YMM, M256)/[4;≤12]
VFMADD132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD132PS (YMM, K, YMM, YMM)/4
VFMADD132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD132PS (ZMM, K, ZMM, ZMM)/4
VFMADD132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADD132PS (ZMM, ZMM, M512)/[4;≤12]
VFMADD132PS (ZMM, ZMM, ZMM)/4
VFMADD132PS_ER (ZMM, K, ZMM, ZMM)/4
VFMADD132PS_ER (ZMM, ZMM, ZMM)/4
VFMADD132PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADD132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADD132PS_EVEX (XMM, XMM, XMM)/4
VFMADD132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADD132PS_EVEX (YMM, YMM, YMM)/4
VFMADD132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD132PS_Z (XMM, K, XMM, XMM)/4
VFMADD132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD132PS_Z (YMM, K, YMM, YMM)/4
VFMADD132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD132PS_Z (ZMM, K, ZMM, ZMM)/4
VFMADD132SD (XMM, K, XMM, M64)/[4;≤11]
VFMADD132SD (XMM, K, XMM, XMM)/4
VFMADD132SD_ER (XMM, K, XMM, XMM)/4
VFMADD132SD_ER_Z (XMM, K, XMM, XMM)/4
VFMADD132SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMADD132SD_EVEX (XMM, XMM, XMM)/4
VFMADD132SD_EVEX_ER (XMM, XMM, XMM)/4
VFMADD132SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMADD132SD_Z (XMM, K, XMM, XMM)/4
VFMADD132SS (XMM, K, XMM, M32)/[4;≤11]
VFMADD132SS (XMM, K, XMM, XMM)/4
VFMADD132SS_ER (XMM, K, XMM, XMM)/4
VFMADD132SS_ER_Z (XMM, K, XMM, XMM)/4
VFMADD132SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMADD132SS_EVEX (XMM, XMM, XMM)/4
VFMADD132SS_EVEX_ER (XMM, XMM, XMM)/4
VFMADD132SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMADD132SS_Z (XMM, K, XMM, XMM)/4
VFMADD213PD (XMM, K, XMM, M128)/[4;≤11]
VFMADD213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD213PD (XMM, K, XMM, XMM)/4
VFMADD213PD (YMM, K, YMM, M256)/[4;≤12]
VFMADD213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD213PD (YMM, K, YMM, YMM)/4
VFMADD213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD213PD (ZMM, K, ZMM, ZMM)/4
VFMADD213PD (ZMM, ZMM, M512)/[4;≤12]
VFMADD213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADD213PD (ZMM, ZMM, ZMM)/4
VFMADD213PD_ER (ZMM, K, ZMM, ZMM)/4
VFMADD213PD_ER (ZMM, ZMM, ZMM)/4
VFMADD213PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADD213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADD213PD_EVEX (XMM, XMM, XMM)/4
VFMADD213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADD213PD_EVEX (YMM, YMM, YMM)/4
VFMADD213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD213PD_Z (XMM, K, XMM, XMM)/4
VFMADD213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD213PD_Z (YMM, K, YMM, YMM)/4
VFMADD213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD213PD_Z (ZMM, K, ZMM, ZMM)/4
VFMADD213PS (XMM, K, XMM, M128)/[4;≤11]
VFMADD213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD213PS (XMM, K, XMM, XMM)/4
VFMADD213PS (YMM, K, YMM, M256)/[4;≤12]
VFMADD213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD213PS (YMM, K, YMM, YMM)/4
VFMADD213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD213PS (ZMM, K, ZMM, ZMM)/4
VFMADD213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADD213PS (ZMM, ZMM, M512)/[4;≤12]
VFMADD213PS (ZMM, ZMM, ZMM)/4
VFMADD213PS_ER (ZMM, K, ZMM, ZMM)/4
VFMADD213PS_ER (ZMM, ZMM, ZMM)/4
VFMADD213PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADD213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADD213PS_EVEX (XMM, XMM, XMM)/4
VFMADD213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADD213PS_EVEX (YMM, YMM, YMM)/4
VFMADD213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD213PS_Z (XMM, K, XMM, XMM)/4
VFMADD213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD213PS_Z (YMM, K, YMM, YMM)/4
VFMADD213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD213PS_Z (ZMM, K, ZMM, ZMM)/4
VFMADD213SD (XMM, K, XMM, M64)/[4;≤11]
VFMADD213SD (XMM, K, XMM, XMM)/4
VFMADD213SD_ER (XMM, K, XMM, XMM)/4
VFMADD213SD_ER_Z (XMM, K, XMM, XMM)/4
VFMADD213SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMADD213SD_EVEX (XMM, XMM, XMM)/4
VFMADD213SD_EVEX_ER (XMM, XMM, XMM)/4
VFMADD213SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMADD213SD_Z (XMM, K, XMM, XMM)/4
VFMADD213SS (XMM, K, XMM, M32)/[4;≤11]
VFMADD213SS (XMM, K, XMM, XMM)/4
VFMADD213SS_ER (XMM, K, XMM, XMM)/4
VFMADD213SS_ER_Z (XMM, K, XMM, XMM)/4
VFMADD213SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMADD213SS_EVEX (XMM, XMM, XMM)/4
VFMADD213SS_EVEX_ER (XMM, XMM, XMM)/4
VFMADD213SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMADD213SS_Z (XMM, K, XMM, XMM)/4
VFMADD231PD (XMM, K, XMM, M128)/[4;≤11]
VFMADD231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD231PD (XMM, K, XMM, XMM)/4
VFMADD231PD (YMM, K, YMM, M256)/[4;≤12]
VFMADD231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD231PD (YMM, K, YMM, YMM)/4
VFMADD231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD231PD (ZMM, K, ZMM, ZMM)/4
VFMADD231PD (ZMM, ZMM, M512)/[4;≤12]
VFMADD231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADD231PD (ZMM, ZMM, ZMM)/4
VFMADD231PD_ER (ZMM, K, ZMM, ZMM)/4
VFMADD231PD_ER (ZMM, ZMM, ZMM)/4
VFMADD231PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADD231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADD231PD_EVEX (XMM, XMM, XMM)/4
VFMADD231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADD231PD_EVEX (YMM, YMM, YMM)/4
VFMADD231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADD231PD_Z (XMM, K, XMM, XMM)/4
VFMADD231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADD231PD_Z (YMM, K, YMM, YMM)/4
VFMADD231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADD231PD_Z (ZMM, K, ZMM, ZMM)/4
VFMADD231PS (XMM, K, XMM, M128)/[4;≤11]
VFMADD231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD231PS (XMM, K, XMM, XMM)/4
VFMADD231PS (YMM, K, YMM, M256)/[4;≤12]
VFMADD231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD231PS (YMM, K, YMM, YMM)/4
VFMADD231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD231PS (ZMM, K, ZMM, ZMM)/4
VFMADD231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADD231PS (ZMM, ZMM, M512)/[4;≤12]
VFMADD231PS (ZMM, ZMM, ZMM)/4
VFMADD231PS_ER (ZMM, K, ZMM, ZMM)/4
VFMADD231PS_ER (ZMM, ZMM, ZMM)/4
VFMADD231PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADD231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADD231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADD231PS_EVEX (XMM, XMM, XMM)/4
VFMADD231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADD231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADD231PS_EVEX (YMM, YMM, YMM)/4
VFMADD231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADD231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADD231PS_Z (XMM, K, XMM, XMM)/4
VFMADD231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADD231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADD231PS_Z (YMM, K, YMM, YMM)/4
VFMADD231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADD231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADD231PS_Z (ZMM, K, ZMM, ZMM)/4
VFMADD231SD (XMM, K, XMM, M64)/[4;≤11]
VFMADD231SD (XMM, K, XMM, XMM)/4
VFMADD231SD_ER (XMM, K, XMM, XMM)/4
VFMADD231SD_ER_Z (XMM, K, XMM, XMM)/4
VFMADD231SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMADD231SD_EVEX (XMM, XMM, XMM)/4
VFMADD231SD_EVEX_ER (XMM, XMM, XMM)/4
VFMADD231SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMADD231SD_Z (XMM, K, XMM, XMM)/4
VFMADD231SS (XMM, K, XMM, M32)/[4;≤11]
VFMADD231SS (XMM, K, XMM, XMM)/4
VFMADD231SS_ER (XMM, K, XMM, XMM)/4
VFMADD231SS_ER_Z (XMM, K, XMM, XMM)/4
VFMADD231SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMADD231SS_EVEX (XMM, XMM, XMM)/4
VFMADD231SS_EVEX_ER (XMM, XMM, XMM)/4
VFMADD231SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMADD231SS_Z (XMM, K, XMM, XMM)/4
VFMADDSUB132PD (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB132PD (XMM, K, XMM, XMM)/4
VFMADDSUB132PD (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB132PD (YMM, K, YMM, YMM)/4
VFMADDSUB132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB132PD (ZMM, K, ZMM, ZMM)/4
VFMADDSUB132PD (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB132PD (ZMM, ZMM, ZMM)/4
VFMADDSUB132PD_ER (ZMM, K, ZMM, ZMM)/4
VFMADDSUB132PD_ER (ZMM, ZMM, ZMM)/4
VFMADDSUB132PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADDSUB132PD_EVEX (XMM, XMM, XMM)/4
VFMADDSUB132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADDSUB132PD_EVEX (YMM, YMM, YMM)/4
VFMADDSUB132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB132PD_Z (XMM, K, XMM, XMM)/4
VFMADDSUB132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB132PD_Z (YMM, K, YMM, YMM)/4
VFMADDSUB132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB132PD_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB132PS (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB132PS (XMM, K, XMM, XMM)/4
VFMADDSUB132PS (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB132PS (YMM, K, YMM, YMM)/4
VFMADDSUB132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB132PS (ZMM, K, ZMM, ZMM)/4
VFMADDSUB132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB132PS (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB132PS (ZMM, ZMM, ZMM)/4
VFMADDSUB132PS_ER (ZMM, K, ZMM, ZMM)/4
VFMADDSUB132PS_ER (ZMM, ZMM, ZMM)/4
VFMADDSUB132PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADDSUB132PS_EVEX (XMM, XMM, XMM)/4
VFMADDSUB132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADDSUB132PS_EVEX (YMM, YMM, YMM)/4
VFMADDSUB132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB132PS_Z (XMM, K, XMM, XMM)/4
VFMADDSUB132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB132PS_Z (YMM, K, YMM, YMM)/4
VFMADDSUB132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB132PS_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB213PD (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB213PD (XMM, K, XMM, XMM)/4
VFMADDSUB213PD (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB213PD (YMM, K, YMM, YMM)/4
VFMADDSUB213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB213PD (ZMM, K, ZMM, ZMM)/4
VFMADDSUB213PD (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB213PD (ZMM, ZMM, ZMM)/4
VFMADDSUB213PD_ER (ZMM, K, ZMM, ZMM)/4
VFMADDSUB213PD_ER (ZMM, ZMM, ZMM)/4
VFMADDSUB213PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADDSUB213PD_EVEX (XMM, XMM, XMM)/4
VFMADDSUB213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADDSUB213PD_EVEX (YMM, YMM, YMM)/4
VFMADDSUB213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB213PD_Z (XMM, K, XMM, XMM)/4
VFMADDSUB213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB213PD_Z (YMM, K, YMM, YMM)/4
VFMADDSUB213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB213PD_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB213PS (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB213PS (XMM, K, XMM, XMM)/4
VFMADDSUB213PS (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB213PS (YMM, K, YMM, YMM)/4
VFMADDSUB213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB213PS (ZMM, K, ZMM, ZMM)/4
VFMADDSUB213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB213PS (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB213PS (ZMM, ZMM, ZMM)/4
VFMADDSUB213PS_ER (ZMM, K, ZMM, ZMM)/4
VFMADDSUB213PS_ER (ZMM, ZMM, ZMM)/4
VFMADDSUB213PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADDSUB213PS_EVEX (XMM, XMM, XMM)/4
VFMADDSUB213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADDSUB213PS_EVEX (YMM, YMM, YMM)/4
VFMADDSUB213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB213PS_Z (XMM, K, XMM, XMM)/4
VFMADDSUB213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB213PS_Z (YMM, K, YMM, YMM)/4
VFMADDSUB213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB213PS_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB231PD (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB231PD (XMM, K, XMM, XMM)/4
VFMADDSUB231PD (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB231PD (YMM, K, YMM, YMM)/4
VFMADDSUB231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB231PD (ZMM, K, ZMM, ZMM)/4
VFMADDSUB231PD (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB231PD (ZMM, ZMM, ZMM)/4
VFMADDSUB231PD_ER (ZMM, K, ZMM, ZMM)/4
VFMADDSUB231PD_ER (ZMM, ZMM, ZMM)/4
VFMADDSUB231PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMADDSUB231PD_EVEX (XMM, XMM, XMM)/4
VFMADDSUB231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMADDSUB231PD_EVEX (YMM, YMM, YMM)/4
VFMADDSUB231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMADDSUB231PD_Z (XMM, K, XMM, XMM)/4
VFMADDSUB231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMADDSUB231PD_Z (YMM, K, YMM, YMM)/4
VFMADDSUB231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMADDSUB231PD_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB231PS (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB231PS (XMM, K, XMM, XMM)/4
VFMADDSUB231PS (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB231PS (YMM, K, YMM, YMM)/4
VFMADDSUB231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB231PS (ZMM, K, ZMM, ZMM)/4
VFMADDSUB231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB231PS (ZMM, ZMM, M512)/[4;≤12]
VFMADDSUB231PS (ZMM, ZMM, ZMM)/4
VFMADDSUB231PS_ER (ZMM, K, ZMM, ZMM)/4
VFMADDSUB231PS_ER (ZMM, ZMM, ZMM)/4
VFMADDSUB231PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMADDSUB231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMADDSUB231PS_EVEX (XMM, XMM, XMM)/4
VFMADDSUB231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMADDSUB231PS_EVEX (YMM, YMM, YMM)/4
VFMADDSUB231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMADDSUB231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMADDSUB231PS_Z (XMM, K, XMM, XMM)/4
VFMADDSUB231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMADDSUB231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMADDSUB231PS_Z (YMM, K, YMM, YMM)/4
VFMADDSUB231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMADDSUB231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMADDSUB231PS_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB132PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUB132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB132PD (XMM, K, XMM, XMM)/4
VFMSUB132PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUB132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB132PD (YMM, K, YMM, YMM)/4
VFMSUB132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB132PD (ZMM, K, ZMM, ZMM)/4
VFMSUB132PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUB132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUB132PD (ZMM, ZMM, ZMM)/4
VFMSUB132PD_ER (ZMM, K, ZMM, ZMM)/4
VFMSUB132PD_ER (ZMM, ZMM, ZMM)/4
VFMSUB132PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUB132PD_EVEX (XMM, XMM, XMM)/4
VFMSUB132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUB132PD_EVEX (YMM, YMM, YMM)/4
VFMSUB132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB132PD_Z (XMM, K, XMM, XMM)/4
VFMSUB132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB132PD_Z (YMM, K, YMM, YMM)/4
VFMSUB132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB132PD_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB132PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUB132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB132PS (XMM, K, XMM, XMM)/4
VFMSUB132PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUB132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB132PS (YMM, K, YMM, YMM)/4
VFMSUB132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB132PS (ZMM, K, ZMM, ZMM)/4
VFMSUB132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUB132PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUB132PS (ZMM, ZMM, ZMM)/4
VFMSUB132PS_ER (ZMM, K, ZMM, ZMM)/4
VFMSUB132PS_ER (ZMM, ZMM, ZMM)/4
VFMSUB132PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUB132PS_EVEX (XMM, XMM, XMM)/4
VFMSUB132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUB132PS_EVEX (YMM, YMM, YMM)/4
VFMSUB132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB132PS_Z (XMM, K, XMM, XMM)/4
VFMSUB132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB132PS_Z (YMM, K, YMM, YMM)/4
VFMSUB132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB132PS_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB132SD (XMM, K, XMM, M64)/[4;≤11]
VFMSUB132SD (XMM, K, XMM, XMM)/4
VFMSUB132SD_ER (XMM, K, XMM, XMM)/4
VFMSUB132SD_ER_Z (XMM, K, XMM, XMM)/4
VFMSUB132SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMSUB132SD_EVEX (XMM, XMM, XMM)/4
VFMSUB132SD_EVEX_ER (XMM, XMM, XMM)/4
VFMSUB132SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMSUB132SD_Z (XMM, K, XMM, XMM)/4
VFMSUB132SS (XMM, K, XMM, M32)/[4;≤11]
VFMSUB132SS (XMM, K, XMM, XMM)/4
VFMSUB132SS_ER (XMM, K, XMM, XMM)/4
VFMSUB132SS_ER_Z (XMM, K, XMM, XMM)/4
VFMSUB132SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMSUB132SS_EVEX (XMM, XMM, XMM)/4
VFMSUB132SS_EVEX_ER (XMM, XMM, XMM)/4
VFMSUB132SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMSUB132SS_Z (XMM, K, XMM, XMM)/4
VFMSUB213PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUB213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB213PD (XMM, K, XMM, XMM)/4
VFMSUB213PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUB213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB213PD (YMM, K, YMM, YMM)/4
VFMSUB213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB213PD (ZMM, K, ZMM, ZMM)/4
VFMSUB213PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUB213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUB213PD (ZMM, ZMM, ZMM)/4
VFMSUB213PD_ER (ZMM, K, ZMM, ZMM)/4
VFMSUB213PD_ER (ZMM, ZMM, ZMM)/4
VFMSUB213PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUB213PD_EVEX (XMM, XMM, XMM)/4
VFMSUB213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUB213PD_EVEX (YMM, YMM, YMM)/4
VFMSUB213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB213PD_Z (XMM, K, XMM, XMM)/4
VFMSUB213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB213PD_Z (YMM, K, YMM, YMM)/4
VFMSUB213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB213PD_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB213PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUB213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB213PS (XMM, K, XMM, XMM)/4
VFMSUB213PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUB213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB213PS (YMM, K, YMM, YMM)/4
VFMSUB213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB213PS (ZMM, K, ZMM, ZMM)/4
VFMSUB213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUB213PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUB213PS (ZMM, ZMM, ZMM)/4
VFMSUB213PS_ER (ZMM, K, ZMM, ZMM)/4
VFMSUB213PS_ER (ZMM, ZMM, ZMM)/4
VFMSUB213PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUB213PS_EVEX (XMM, XMM, XMM)/4
VFMSUB213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUB213PS_EVEX (YMM, YMM, YMM)/4
VFMSUB213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB213PS_Z (XMM, K, XMM, XMM)/4
VFMSUB213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB213PS_Z (YMM, K, YMM, YMM)/4
VFMSUB213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB213PS_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB213SD (XMM, K, XMM, M64)/[4;≤11]
VFMSUB213SD (XMM, K, XMM, XMM)/4
VFMSUB213SD_ER (XMM, K, XMM, XMM)/4
VFMSUB213SD_ER_Z (XMM, K, XMM, XMM)/4
VFMSUB213SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMSUB213SD_EVEX (XMM, XMM, XMM)/4
VFMSUB213SD_EVEX_ER (XMM, XMM, XMM)/4
VFMSUB213SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMSUB213SD_Z (XMM, K, XMM, XMM)/4
VFMSUB213SS (XMM, K, XMM, M32)/[4;≤11]
VFMSUB213SS (XMM, K, XMM, XMM)/4
VFMSUB213SS_ER (XMM, K, XMM, XMM)/4
VFMSUB213SS_ER_Z (XMM, K, XMM, XMM)/4
VFMSUB213SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMSUB213SS_EVEX (XMM, XMM, XMM)/4
VFMSUB213SS_EVEX_ER (XMM, XMM, XMM)/4
VFMSUB213SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMSUB213SS_Z (XMM, K, XMM, XMM)/4
VFMSUB231PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUB231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB231PD (XMM, K, XMM, XMM)/4
VFMSUB231PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUB231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB231PD (YMM, K, YMM, YMM)/4
VFMSUB231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB231PD (ZMM, K, ZMM, ZMM)/4
VFMSUB231PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUB231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUB231PD (ZMM, ZMM, ZMM)/4
VFMSUB231PD_ER (ZMM, K, ZMM, ZMM)/4
VFMSUB231PD_ER (ZMM, ZMM, ZMM)/4
VFMSUB231PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUB231PD_EVEX (XMM, XMM, XMM)/4
VFMSUB231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUB231PD_EVEX (YMM, YMM, YMM)/4
VFMSUB231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUB231PD_Z (XMM, K, XMM, XMM)/4
VFMSUB231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUB231PD_Z (YMM, K, YMM, YMM)/4
VFMSUB231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUB231PD_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB231PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUB231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB231PS (XMM, K, XMM, XMM)/4
VFMSUB231PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUB231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB231PS (YMM, K, YMM, YMM)/4
VFMSUB231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB231PS (ZMM, K, ZMM, ZMM)/4
VFMSUB231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUB231PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUB231PS (ZMM, ZMM, ZMM)/4
VFMSUB231PS_ER (ZMM, K, ZMM, ZMM)/4
VFMSUB231PS_ER (ZMM, ZMM, ZMM)/4
VFMSUB231PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUB231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUB231PS_EVEX (XMM, XMM, XMM)/4
VFMSUB231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUB231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUB231PS_EVEX (YMM, YMM, YMM)/4
VFMSUB231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUB231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUB231PS_Z (XMM, K, XMM, XMM)/4
VFMSUB231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUB231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUB231PS_Z (YMM, K, YMM, YMM)/4
VFMSUB231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUB231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUB231PS_Z (ZMM, K, ZMM, ZMM)/4
VFMSUB231SD (XMM, K, XMM, M64)/[4;≤11]
VFMSUB231SD (XMM, K, XMM, XMM)/4
VFMSUB231SD_ER (XMM, K, XMM, XMM)/4
VFMSUB231SD_ER_Z (XMM, K, XMM, XMM)/4
VFMSUB231SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFMSUB231SD_EVEX (XMM, XMM, XMM)/4
VFMSUB231SD_EVEX_ER (XMM, XMM, XMM)/4
VFMSUB231SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFMSUB231SD_Z (XMM, K, XMM, XMM)/4
VFMSUB231SS (XMM, K, XMM, M32)/[4;≤11]
VFMSUB231SS (XMM, K, XMM, XMM)/4
VFMSUB231SS_ER (XMM, K, XMM, XMM)/4
VFMSUB231SS_ER_Z (XMM, K, XMM, XMM)/4
VFMSUB231SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFMSUB231SS_EVEX (XMM, XMM, XMM)/4
VFMSUB231SS_EVEX_ER (XMM, XMM, XMM)/4
VFMSUB231SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFMSUB231SS_Z (XMM, K, XMM, XMM)/4
VFMSUBADD132PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD132PD (XMM, K, XMM, XMM)/4
VFMSUBADD132PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD132PD (YMM, K, YMM, YMM)/4
VFMSUBADD132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD132PD (ZMM, K, ZMM, ZMM)/4
VFMSUBADD132PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD132PD (ZMM, ZMM, ZMM)/4
VFMSUBADD132PD_ER (ZMM, K, ZMM, ZMM)/4
VFMSUBADD132PD_ER (ZMM, ZMM, ZMM)/4
VFMSUBADD132PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUBADD132PD_EVEX (XMM, XMM, XMM)/4
VFMSUBADD132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUBADD132PD_EVEX (YMM, YMM, YMM)/4
VFMSUBADD132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD132PD_Z (XMM, K, XMM, XMM)/4
VFMSUBADD132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD132PD_Z (YMM, K, YMM, YMM)/4
VFMSUBADD132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD132PD_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD132PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD132PS (XMM, K, XMM, XMM)/4
VFMSUBADD132PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD132PS (YMM, K, YMM, YMM)/4
VFMSUBADD132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD132PS (ZMM, K, ZMM, ZMM)/4
VFMSUBADD132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD132PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD132PS (ZMM, ZMM, ZMM)/4
VFMSUBADD132PS_ER (ZMM, K, ZMM, ZMM)/4
VFMSUBADD132PS_ER (ZMM, ZMM, ZMM)/4
VFMSUBADD132PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUBADD132PS_EVEX (XMM, XMM, XMM)/4
VFMSUBADD132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUBADD132PS_EVEX (YMM, YMM, YMM)/4
VFMSUBADD132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD132PS_Z (XMM, K, XMM, XMM)/4
VFMSUBADD132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD132PS_Z (YMM, K, YMM, YMM)/4
VFMSUBADD132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD132PS_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD213PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD213PD (XMM, K, XMM, XMM)/4
VFMSUBADD213PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD213PD (YMM, K, YMM, YMM)/4
VFMSUBADD213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD213PD (ZMM, K, ZMM, ZMM)/4
VFMSUBADD213PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD213PD (ZMM, ZMM, ZMM)/4
VFMSUBADD213PD_ER (ZMM, K, ZMM, ZMM)/4
VFMSUBADD213PD_ER (ZMM, ZMM, ZMM)/4
VFMSUBADD213PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUBADD213PD_EVEX (XMM, XMM, XMM)/4
VFMSUBADD213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUBADD213PD_EVEX (YMM, YMM, YMM)/4
VFMSUBADD213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD213PD_Z (XMM, K, XMM, XMM)/4
VFMSUBADD213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD213PD_Z (YMM, K, YMM, YMM)/4
VFMSUBADD213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD213PD_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD213PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD213PS (XMM, K, XMM, XMM)/4
VFMSUBADD213PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD213PS (YMM, K, YMM, YMM)/4
VFMSUBADD213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD213PS (ZMM, K, ZMM, ZMM)/4
VFMSUBADD213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD213PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD213PS (ZMM, ZMM, ZMM)/4
VFMSUBADD213PS_ER (ZMM, K, ZMM, ZMM)/4
VFMSUBADD213PS_ER (ZMM, ZMM, ZMM)/4
VFMSUBADD213PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUBADD213PS_EVEX (XMM, XMM, XMM)/4
VFMSUBADD213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUBADD213PS_EVEX (YMM, YMM, YMM)/4
VFMSUBADD213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD213PS_Z (XMM, K, XMM, XMM)/4
VFMSUBADD213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD213PS_Z (YMM, K, YMM, YMM)/4
VFMSUBADD213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD213PS_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD231PD (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD231PD (XMM, K, XMM, XMM)/4
VFMSUBADD231PD (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD231PD (YMM, K, YMM, YMM)/4
VFMSUBADD231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD231PD (ZMM, K, ZMM, ZMM)/4
VFMSUBADD231PD (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD231PD (ZMM, ZMM, ZMM)/4
VFMSUBADD231PD_ER (ZMM, K, ZMM, ZMM)/4
VFMSUBADD231PD_ER (ZMM, ZMM, ZMM)/4
VFMSUBADD231PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFMSUBADD231PD_EVEX (XMM, XMM, XMM)/4
VFMSUBADD231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFMSUBADD231PD_EVEX (YMM, YMM, YMM)/4
VFMSUBADD231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFMSUBADD231PD_Z (XMM, K, XMM, XMM)/4
VFMSUBADD231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFMSUBADD231PD_Z (YMM, K, YMM, YMM)/4
VFMSUBADD231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFMSUBADD231PD_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD231PS (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD231PS (XMM, K, XMM, XMM)/4
VFMSUBADD231PS (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD231PS (YMM, K, YMM, YMM)/4
VFMSUBADD231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD231PS (ZMM, K, ZMM, ZMM)/4
VFMSUBADD231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD231PS (ZMM, ZMM, M512)/[4;≤12]
VFMSUBADD231PS (ZMM, ZMM, ZMM)/4
VFMSUBADD231PS_ER (ZMM, K, ZMM, ZMM)/4
VFMSUBADD231PS_ER (ZMM, ZMM, ZMM)/4
VFMSUBADD231PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFMSUBADD231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFMSUBADD231PS_EVEX (XMM, XMM, XMM)/4
VFMSUBADD231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFMSUBADD231PS_EVEX (YMM, YMM, YMM)/4
VFMSUBADD231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFMSUBADD231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFMSUBADD231PS_Z (XMM, K, XMM, XMM)/4
VFMSUBADD231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFMSUBADD231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFMSUBADD231PS_Z (YMM, K, YMM, YMM)/4
VFMSUBADD231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFMSUBADD231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFMSUBADD231PS_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD132PD (XMM, K, XMM, M128)/[4;≤11]
VFNMADD132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD132PD (XMM, K, XMM, XMM)/4
VFNMADD132PD (YMM, K, YMM, M256)/[4;≤12]
VFNMADD132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD132PD (YMM, K, YMM, YMM)/4
VFNMADD132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD132PD (ZMM, K, ZMM, ZMM)/4
VFNMADD132PD (ZMM, ZMM, M512)/[4;≤12]
VFNMADD132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMADD132PD (ZMM, ZMM, ZMM)/4
VFNMADD132PD_ER (ZMM, K, ZMM, ZMM)/4
VFNMADD132PD_ER (ZMM, ZMM, ZMM)/4
VFNMADD132PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMADD132PD_EVEX (XMM, XMM, XMM)/4
VFNMADD132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMADD132PD_EVEX (YMM, YMM, YMM)/4
VFNMADD132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD132PD_Z (XMM, K, XMM, XMM)/4
VFNMADD132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD132PD_Z (YMM, K, YMM, YMM)/4
VFNMADD132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD132PD_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD132PS (XMM, K, XMM, M128)/[4;≤11]
VFNMADD132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD132PS (XMM, K, XMM, XMM)/4
VFNMADD132PS (YMM, K, YMM, M256)/[4;≤12]
VFNMADD132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD132PS (YMM, K, YMM, YMM)/4
VFNMADD132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD132PS (ZMM, K, ZMM, ZMM)/4
VFNMADD132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMADD132PS (ZMM, ZMM, M512)/[4;≤12]
VFNMADD132PS (ZMM, ZMM, ZMM)/4
VFNMADD132PS_ER (ZMM, K, ZMM, ZMM)/4
VFNMADD132PS_ER (ZMM, ZMM, ZMM)/4
VFNMADD132PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMADD132PS_EVEX (XMM, XMM, XMM)/4
VFNMADD132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMADD132PS_EVEX (YMM, YMM, YMM)/4
VFNMADD132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD132PS_Z (XMM, K, XMM, XMM)/4
VFNMADD132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD132PS_Z (YMM, K, YMM, YMM)/4
VFNMADD132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD132PS_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD132SD (XMM, K, XMM, M64)/[4;≤11]
VFNMADD132SD (XMM, K, XMM, XMM)/4
VFNMADD132SD_ER (XMM, K, XMM, XMM)/4
VFNMADD132SD_ER_Z (XMM, K, XMM, XMM)/4
VFNMADD132SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMADD132SD_EVEX (XMM, XMM, XMM)/4
VFNMADD132SD_EVEX_ER (XMM, XMM, XMM)/4
VFNMADD132SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMADD132SD_Z (XMM, K, XMM, XMM)/4
VFNMADD132SS (XMM, K, XMM, M32)/[4;≤11]
VFNMADD132SS (XMM, K, XMM, XMM)/4
VFNMADD132SS_ER (XMM, K, XMM, XMM)/4
VFNMADD132SS_ER_Z (XMM, K, XMM, XMM)/4
VFNMADD132SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMADD132SS_EVEX (XMM, XMM, XMM)/4
VFNMADD132SS_EVEX_ER (XMM, XMM, XMM)/4
VFNMADD132SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMADD132SS_Z (XMM, K, XMM, XMM)/4
VFNMADD213PD (XMM, K, XMM, M128)/[4;≤11]
VFNMADD213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD213PD (XMM, K, XMM, XMM)/4
VFNMADD213PD (YMM, K, YMM, M256)/[4;≤12]
VFNMADD213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD213PD (YMM, K, YMM, YMM)/4
VFNMADD213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD213PD (ZMM, K, ZMM, ZMM)/4
VFNMADD213PD (ZMM, ZMM, M512)/[4;≤12]
VFNMADD213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMADD213PD (ZMM, ZMM, ZMM)/4
VFNMADD213PD_ER (ZMM, K, ZMM, ZMM)/4
VFNMADD213PD_ER (ZMM, ZMM, ZMM)/4
VFNMADD213PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMADD213PD_EVEX (XMM, XMM, XMM)/4
VFNMADD213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMADD213PD_EVEX (YMM, YMM, YMM)/4
VFNMADD213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD213PD_Z (XMM, K, XMM, XMM)/4
VFNMADD213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD213PD_Z (YMM, K, YMM, YMM)/4
VFNMADD213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD213PD_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD213PS (XMM, K, XMM, M128)/[4;≤11]
VFNMADD213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD213PS (XMM, K, XMM, XMM)/4
VFNMADD213PS (YMM, K, YMM, M256)/[4;≤12]
VFNMADD213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD213PS (YMM, K, YMM, YMM)/4
VFNMADD213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD213PS (ZMM, K, ZMM, ZMM)/4
VFNMADD213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMADD213PS (ZMM, ZMM, M512)/[4;≤12]
VFNMADD213PS (ZMM, ZMM, ZMM)/4
VFNMADD213PS_ER (ZMM, K, ZMM, ZMM)/4
VFNMADD213PS_ER (ZMM, ZMM, ZMM)/4
VFNMADD213PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMADD213PS_EVEX (XMM, XMM, XMM)/4
VFNMADD213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMADD213PS_EVEX (YMM, YMM, YMM)/4
VFNMADD213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD213PS_Z (XMM, K, XMM, XMM)/4
VFNMADD213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD213PS_Z (YMM, K, YMM, YMM)/4
VFNMADD213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD213PS_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD213SD (XMM, K, XMM, M64)/[4;≤11]
VFNMADD213SD (XMM, K, XMM, XMM)/4
VFNMADD213SD_ER (XMM, K, XMM, XMM)/4
VFNMADD213SD_ER_Z (XMM, K, XMM, XMM)/4
VFNMADD213SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMADD213SD_EVEX (XMM, XMM, XMM)/4
VFNMADD213SD_EVEX_ER (XMM, XMM, XMM)/4
VFNMADD213SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMADD213SD_Z (XMM, K, XMM, XMM)/4
VFNMADD213SS (XMM, K, XMM, M32)/[4;≤11]
VFNMADD213SS (XMM, K, XMM, XMM)/4
VFNMADD213SS_ER (XMM, K, XMM, XMM)/4
VFNMADD213SS_ER_Z (XMM, K, XMM, XMM)/4
VFNMADD213SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMADD213SS_EVEX (XMM, XMM, XMM)/4
VFNMADD213SS_EVEX_ER (XMM, XMM, XMM)/4
VFNMADD213SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMADD213SS_Z (XMM, K, XMM, XMM)/4
VFNMADD231PD (XMM, K, XMM, M128)/[4;≤11]
VFNMADD231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD231PD (XMM, K, XMM, XMM)/4
VFNMADD231PD (YMM, K, YMM, M256)/[4;≤12]
VFNMADD231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD231PD (YMM, K, YMM, YMM)/4
VFNMADD231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD231PD (ZMM, K, ZMM, ZMM)/4
VFNMADD231PD (ZMM, ZMM, M512)/[4;≤12]
VFNMADD231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMADD231PD (ZMM, ZMM, ZMM)/4
VFNMADD231PD_ER (ZMM, K, ZMM, ZMM)/4
VFNMADD231PD_ER (ZMM, ZMM, ZMM)/4
VFNMADD231PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMADD231PD_EVEX (XMM, XMM, XMM)/4
VFNMADD231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMADD231PD_EVEX (YMM, YMM, YMM)/4
VFNMADD231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMADD231PD_Z (XMM, K, XMM, XMM)/4
VFNMADD231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMADD231PD_Z (YMM, K, YMM, YMM)/4
VFNMADD231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMADD231PD_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD231PS (XMM, K, XMM, M128)/[4;≤11]
VFNMADD231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD231PS (XMM, K, XMM, XMM)/4
VFNMADD231PS (YMM, K, YMM, M256)/[4;≤12]
VFNMADD231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD231PS (YMM, K, YMM, YMM)/4
VFNMADD231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD231PS (ZMM, K, ZMM, ZMM)/4
VFNMADD231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMADD231PS (ZMM, ZMM, M512)/[4;≤12]
VFNMADD231PS (ZMM, ZMM, ZMM)/4
VFNMADD231PS_ER (ZMM, K, ZMM, ZMM)/4
VFNMADD231PS_ER (ZMM, ZMM, ZMM)/4
VFNMADD231PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMADD231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMADD231PS_EVEX (XMM, XMM, XMM)/4
VFNMADD231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMADD231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMADD231PS_EVEX (YMM, YMM, YMM)/4
VFNMADD231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMADD231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMADD231PS_Z (XMM, K, XMM, XMM)/4
VFNMADD231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMADD231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMADD231PS_Z (YMM, K, YMM, YMM)/4
VFNMADD231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMADD231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMADD231PS_Z (ZMM, K, ZMM, ZMM)/4
VFNMADD231SD (XMM, K, XMM, M64)/[4;≤11]
VFNMADD231SD (XMM, K, XMM, XMM)/4
VFNMADD231SD_ER (XMM, K, XMM, XMM)/4
VFNMADD231SD_ER_Z (XMM, K, XMM, XMM)/4
VFNMADD231SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMADD231SD_EVEX (XMM, XMM, XMM)/4
VFNMADD231SD_EVEX_ER (XMM, XMM, XMM)/4
VFNMADD231SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMADD231SD_Z (XMM, K, XMM, XMM)/4
VFNMADD231SS (XMM, K, XMM, M32)/[4;≤11]
VFNMADD231SS (XMM, K, XMM, XMM)/4
VFNMADD231SS_ER (XMM, K, XMM, XMM)/4
VFNMADD231SS_ER_Z (XMM, K, XMM, XMM)/4
VFNMADD231SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMADD231SS_EVEX (XMM, XMM, XMM)/4
VFNMADD231SS_EVEX_ER (XMM, XMM, XMM)/4
VFNMADD231SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMADD231SS_Z (XMM, K, XMM, XMM)/4
VFNMSUB132PD (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB132PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB132PD (XMM, K, XMM, XMM)/4
VFNMSUB132PD (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB132PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB132PD (YMM, K, YMM, YMM)/4
VFNMSUB132PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB132PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB132PD (ZMM, K, ZMM, ZMM)/4
VFNMSUB132PD (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB132PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMSUB132PD (ZMM, ZMM, ZMM)/4
VFNMSUB132PD_ER (ZMM, K, ZMM, ZMM)/4
VFNMSUB132PD_ER (ZMM, ZMM, ZMM)/4
VFNMSUB132PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB132PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMSUB132PD_EVEX (XMM, XMM, XMM)/4
VFNMSUB132PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB132PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMSUB132PD_EVEX (YMM, YMM, YMM)/4
VFNMSUB132PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB132PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB132PD_Z (XMM, K, XMM, XMM)/4
VFNMSUB132PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB132PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB132PD_Z (YMM, K, YMM, YMM)/4
VFNMSUB132PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB132PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB132PD_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB132PS (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB132PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB132PS (XMM, K, XMM, XMM)/4
VFNMSUB132PS (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB132PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB132PS (YMM, K, YMM, YMM)/4
VFNMSUB132PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB132PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB132PS (ZMM, K, ZMM, ZMM)/4
VFNMSUB132PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMSUB132PS (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB132PS (ZMM, ZMM, ZMM)/4
VFNMSUB132PS_ER (ZMM, K, ZMM, ZMM)/4
VFNMSUB132PS_ER (ZMM, ZMM, ZMM)/4
VFNMSUB132PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB132PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMSUB132PS_EVEX (XMM, XMM, XMM)/4
VFNMSUB132PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB132PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMSUB132PS_EVEX (YMM, YMM, YMM)/4
VFNMSUB132PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB132PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB132PS_Z (XMM, K, XMM, XMM)/4
VFNMSUB132PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB132PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB132PS_Z (YMM, K, YMM, YMM)/4
VFNMSUB132PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB132PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB132PS_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB132SD (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB132SD (XMM, K, XMM, XMM)/4
VFNMSUB132SD_ER (XMM, K, XMM, XMM)/4
VFNMSUB132SD_ER_Z (XMM, K, XMM, XMM)/4
VFNMSUB132SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMSUB132SD_EVEX (XMM, XMM, XMM)/4
VFNMSUB132SD_EVEX_ER (XMM, XMM, XMM)/4
VFNMSUB132SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB132SD_Z (XMM, K, XMM, XMM)/4
VFNMSUB132SS (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB132SS (XMM, K, XMM, XMM)/4
VFNMSUB132SS_ER (XMM, K, XMM, XMM)/4
VFNMSUB132SS_ER_Z (XMM, K, XMM, XMM)/4
VFNMSUB132SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMSUB132SS_EVEX (XMM, XMM, XMM)/4
VFNMSUB132SS_EVEX_ER (XMM, XMM, XMM)/4
VFNMSUB132SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB132SS_Z (XMM, K, XMM, XMM)/4
VFNMSUB213PD (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB213PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB213PD (XMM, K, XMM, XMM)/4
VFNMSUB213PD (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB213PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB213PD (YMM, K, YMM, YMM)/4
VFNMSUB213PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB213PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB213PD (ZMM, K, ZMM, ZMM)/4
VFNMSUB213PD (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB213PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMSUB213PD (ZMM, ZMM, ZMM)/4
VFNMSUB213PD_ER (ZMM, K, ZMM, ZMM)/4
VFNMSUB213PD_ER (ZMM, ZMM, ZMM)/4
VFNMSUB213PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB213PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMSUB213PD_EVEX (XMM, XMM, XMM)/4
VFNMSUB213PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB213PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMSUB213PD_EVEX (YMM, YMM, YMM)/4
VFNMSUB213PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB213PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB213PD_Z (XMM, K, XMM, XMM)/4
VFNMSUB213PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB213PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB213PD_Z (YMM, K, YMM, YMM)/4
VFNMSUB213PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB213PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB213PD_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB213PS (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB213PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB213PS (XMM, K, XMM, XMM)/4
VFNMSUB213PS (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB213PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB213PS (YMM, K, YMM, YMM)/4
VFNMSUB213PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB213PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB213PS (ZMM, K, ZMM, ZMM)/4
VFNMSUB213PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMSUB213PS (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB213PS (ZMM, ZMM, ZMM)/4
VFNMSUB213PS_ER (ZMM, K, ZMM, ZMM)/4
VFNMSUB213PS_ER (ZMM, ZMM, ZMM)/4
VFNMSUB213PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB213PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMSUB213PS_EVEX (XMM, XMM, XMM)/4
VFNMSUB213PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB213PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMSUB213PS_EVEX (YMM, YMM, YMM)/4
VFNMSUB213PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB213PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB213PS_Z (XMM, K, XMM, XMM)/4
VFNMSUB213PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB213PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB213PS_Z (YMM, K, YMM, YMM)/4
VFNMSUB213PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB213PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB213PS_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB213SD (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB213SD (XMM, K, XMM, XMM)/4
VFNMSUB213SD_ER (XMM, K, XMM, XMM)/4
VFNMSUB213SD_ER_Z (XMM, K, XMM, XMM)/4
VFNMSUB213SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMSUB213SD_EVEX (XMM, XMM, XMM)/4
VFNMSUB213SD_EVEX_ER (XMM, XMM, XMM)/4
VFNMSUB213SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB213SD_Z (XMM, K, XMM, XMM)/4
VFNMSUB213SS (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB213SS (XMM, K, XMM, XMM)/4
VFNMSUB213SS_ER (XMM, K, XMM, XMM)/4
VFNMSUB213SS_ER_Z (XMM, K, XMM, XMM)/4
VFNMSUB213SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMSUB213SS_EVEX (XMM, XMM, XMM)/4
VFNMSUB213SS_EVEX_ER (XMM, XMM, XMM)/4
VFNMSUB213SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB213SS_Z (XMM, K, XMM, XMM)/4
VFNMSUB231PD (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB231PD (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB231PD (XMM, K, XMM, XMM)/4
VFNMSUB231PD (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB231PD (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB231PD (YMM, K, YMM, YMM)/4
VFNMSUB231PD (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB231PD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB231PD (ZMM, K, ZMM, ZMM)/4
VFNMSUB231PD (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB231PD (ZMM, ZMM, M64_1to8)/[4;≤12]
VFNMSUB231PD (ZMM, ZMM, ZMM)/4
VFNMSUB231PD_ER (ZMM, K, ZMM, ZMM)/4
VFNMSUB231PD_ER (ZMM, ZMM, ZMM)/4
VFNMSUB231PD_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB231PD_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VFNMSUB231PD_EVEX (XMM, XMM, XMM)/4
VFNMSUB231PD_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB231PD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VFNMSUB231PD_EVEX (YMM, YMM, YMM)/4
VFNMSUB231PD_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB231PD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VFNMSUB231PD_Z (XMM, K, XMM, XMM)/4
VFNMSUB231PD_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB231PD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VFNMSUB231PD_Z (YMM, K, YMM, YMM)/4
VFNMSUB231PD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB231PD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VFNMSUB231PD_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB231PS (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB231PS (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB231PS (XMM, K, XMM, XMM)/4
VFNMSUB231PS (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB231PS (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB231PS (YMM, K, YMM, YMM)/4
VFNMSUB231PS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB231PS (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB231PS (ZMM, K, ZMM, ZMM)/4
VFNMSUB231PS (ZMM, ZMM, M32_1to16)/[4;≤12]
VFNMSUB231PS (ZMM, ZMM, M512)/[4;≤12]
VFNMSUB231PS (ZMM, ZMM, ZMM)/4
VFNMSUB231PS_ER (ZMM, K, ZMM, ZMM)/4
VFNMSUB231PS_ER (ZMM, ZMM, ZMM)/4
VFNMSUB231PS_ER_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB231PS_EVEX (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VFNMSUB231PS_EVEX (XMM, XMM, XMM)/4
VFNMSUB231PS_EVEX (YMM, YMM, M256)/[4;≤12]
VFNMSUB231PS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VFNMSUB231PS_EVEX (YMM, YMM, YMM)/4
VFNMSUB231PS_Z (XMM, K, XMM, M128)/[4;≤11]
VFNMSUB231PS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VFNMSUB231PS_Z (XMM, K, XMM, XMM)/4
VFNMSUB231PS_Z (YMM, K, YMM, M256)/[4;≤12]
VFNMSUB231PS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VFNMSUB231PS_Z (YMM, K, YMM, YMM)/4
VFNMSUB231PS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VFNMSUB231PS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VFNMSUB231PS_Z (ZMM, K, ZMM, ZMM)/4
VFNMSUB231SD (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB231SD (XMM, K, XMM, XMM)/4
VFNMSUB231SD_ER (XMM, K, XMM, XMM)/4
VFNMSUB231SD_ER_Z (XMM, K, XMM, XMM)/4
VFNMSUB231SD_EVEX (XMM, XMM, M64)/[4;≤11]
VFNMSUB231SD_EVEX (XMM, XMM, XMM)/4
VFNMSUB231SD_EVEX_ER (XMM, XMM, XMM)/4
VFNMSUB231SD_Z (XMM, K, XMM, M64)/[4;≤11]
VFNMSUB231SD_Z (XMM, K, XMM, XMM)/4
VFNMSUB231SS (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB231SS (XMM, K, XMM, XMM)/4
VFNMSUB231SS_ER (XMM, K, XMM, XMM)/4
VFNMSUB231SS_ER_Z (XMM, K, XMM, XMM)/4
VFNMSUB231SS_EVEX (XMM, XMM, M32)/[4;≤11]
VFNMSUB231SS_EVEX (XMM, XMM, XMM)/4
VFNMSUB231SS_EVEX_ER (XMM, XMM, XMM)/4
VFNMSUB231SS_Z (XMM, K, XMM, M32)/[4;≤11]
VFNMSUB231SS_Z (XMM, K, XMM, XMM)/4
VFPCLASSPD (K, K, M128, I8)/3
VFPCLASSPD (K, K, M256, I8)/3
VFPCLASSPD (K, K, M512, I8)/3
VFPCLASSPD (K, K, M64_1to2, I8)/3
VFPCLASSPD (K, K, M64_1to4, I8)/3
VFPCLASSPD (K, K, M64_1to8, I8)/3
VFPCLASSPD (K, K, XMM, I8)/3
VFPCLASSPD (K, K, YMM, I8)/3
VFPCLASSPD (K, K, ZMM, I8)/3
VFPCLASSPD (K, M128, I8)/
VFPCLASSPD (K, M256, I8)/
VFPCLASSPD (K, M512, I8)/
VFPCLASSPD (K, M64_1to2, I8)/
VFPCLASSPD (K, M64_1to4, I8)/
VFPCLASSPD (K, M64_1to8, I8)/
VFPCLASSPD (K, XMM, I8)/3
VFPCLASSPD (K, YMM, I8)/3
VFPCLASSPD (K, ZMM, I8)/3
VFPCLASSPS (K, K, M128, I8)/3
VFPCLASSPS (K, K, M256, I8)/3
VFPCLASSPS (K, K, M32_1to16, I8)/3
VFPCLASSPS (K, K, M32_1to4, I8)/3
VFPCLASSPS (K, K, M32_1to8, I8)/3
VFPCLASSPS (K, K, M512, I8)/3
VFPCLASSPS (K, K, XMM, I8)/3
VFPCLASSPS (K, K, YMM, I8)/3
VFPCLASSPS (K, K, ZMM, I8)/3
VFPCLASSPS (K, M128, I8)/
VFPCLASSPS (K, M256, I8)/
VFPCLASSPS (K, M32_1to16, I8)/
VFPCLASSPS (K, M32_1to4, I8)/
VFPCLASSPS (K, M32_1to8, I8)/
VFPCLASSPS (K, M512, I8)/
VFPCLASSPS (K, XMM, I8)/3
VFPCLASSPS (K, YMM, I8)/3
VFPCLASSPS (K, ZMM, I8)/3
VFPCLASSSD (K, K, M64, I8)/3
VFPCLASSSD (K, K, XMM, I8)/3
VFPCLASSSD (K, M64, I8)/
VFPCLASSSD (K, XMM, I8)/3
VFPCLASSSS (K, K, M32, I8)/3
VFPCLASSSS (K, K, XMM, I8)/3
VFPCLASSSS (K, M32, I8)/
VFPCLASSSS (K, XMM, I8)/3
VGATHERDPD (XMM, K, VSIB_XMM)/[1;17]
VGATHERDPD (YMM, K, VSIB_XMM)/[1;19]
VGATHERDPD (ZMM, K, VSIB_YMM)/[1;21]
VGATHERDPS (XMM, K, VSIB_XMM)/[1;19]
VGATHERDPS (YMM, K, VSIB_YMM)/[1;21]
VGATHERDPS (ZMM, K, VSIB_ZMM)/[1;25]
VGATHERPF0DPD (VSIB_YMM, K)/
VGATHERPF0DPS (VSIB_ZMM, K)/
VGATHERPF0QPD (VSIB_ZMM, K)/
VGATHERPF0QPS (VSIB_ZMM, K)/
VGATHERPF1DPD (VSIB_YMM, K)/
VGATHERPF1DPS (VSIB_ZMM, K)/
VGATHERPF1QPD (VSIB_ZMM, K)/
VGATHERPF1QPS (VSIB_ZMM, K)/
VGATHERQPD (XMM, K, VSIB_XMM)/[1;17]
VGATHERQPD (YMM, K, VSIB_YMM)/[1;19]
VGATHERQPD (ZMM, K, VSIB_ZMM)/[1;21]
VGATHERQPS (XMM, K, VSIB_XMM)/[1;17]
VGATHERQPS (XMM, K, VSIB_YMM)/[1;19]
VGATHERQPS (YMM, K, VSIB_ZMM)/[1;21]
VGETEXPPD (XMM, K, M128)/[4;≤11]
VGETEXPPD (XMM, K, M64_1to2)/[4;≤11]
VGETEXPPD (XMM, K, XMM)/4
VGETEXPPD (XMM, M128)/[≤8;≤11]
VGETEXPPD (XMM, M64_1to2)/[≤8;≤11]
VGETEXPPD (XMM, XMM)/4
VGETEXPPD (YMM, K, M256)/[4;≤12]
VGETEXPPD (YMM, K, M64_1to4)/[4;≤12]
VGETEXPPD (YMM, K, YMM)/4
VGETEXPPD (YMM, M256)/[≤9;≤12]
VGETEXPPD (YMM, M64_1to4)/[≤9;≤12]
VGETEXPPD (YMM, YMM)/4
VGETEXPPD (ZMM, K, M512)/[4;≤12]
VGETEXPPD (ZMM, K, M64_1to8)/[4;≤12]
VGETEXPPD (ZMM, K, ZMM)/4
VGETEXPPD (ZMM, M512)/[≤9;≤12]
VGETEXPPD (ZMM, M64_1to8)/[≤9;≤12]
VGETEXPPD (ZMM, ZMM)/4
VGETEXPPD_SAE (ZMM, K, ZMM)/4
VGETEXPPD_SAE (ZMM, ZMM)/4
VGETEXPPD_SAE_Z (ZMM, K, ZMM)/4
VGETEXPPD_Z (XMM, K, M128)/[4;≤11]
VGETEXPPD_Z (XMM, K, M64_1to2)/[4;≤11]
VGETEXPPD_Z (XMM, K, XMM)/4
VGETEXPPD_Z (YMM, K, M256)/[4;≤12]
VGETEXPPD_Z (YMM, K, M64_1to4)/[4;≤12]
VGETEXPPD_Z (YMM, K, YMM)/4
VGETEXPPD_Z (ZMM, K, M512)/[4;≤12]
VGETEXPPD_Z (ZMM, K, M64_1to8)/[4;≤12]
VGETEXPPD_Z (ZMM, K, ZMM)/4
VGETEXPPS (XMM, K, M128)/[4;≤11]
VGETEXPPS (XMM, K, M32_1to4)/[4;≤11]
VGETEXPPS (XMM, K, XMM)/4
VGETEXPPS (XMM, M128)/[≤8;≤11]
VGETEXPPS (XMM, M32_1to4)/[≤8;≤11]
VGETEXPPS (XMM, XMM)/4
VGETEXPPS (YMM, K, M256)/[4;≤12]
VGETEXPPS (YMM, K, M32_1to8)/[4;≤12]
VGETEXPPS (YMM, K, YMM)/4
VGETEXPPS (YMM, M256)/[≤9;≤12]
VGETEXPPS (YMM, M32_1to8)/[≤9;≤12]
VGETEXPPS (YMM, YMM)/4
VGETEXPPS (ZMM, K, M32_1to16)/[4;≤12]
VGETEXPPS (ZMM, K, M512)/[4;≤12]
VGETEXPPS (ZMM, K, ZMM)/4
VGETEXPPS (ZMM, M32_1to16)/[≤9;≤12]
VGETEXPPS (ZMM, M512)/[≤9;≤12]
VGETEXPPS (ZMM, ZMM)/4
VGETEXPPS_SAE (ZMM, K, ZMM)/4
VGETEXPPS_SAE (ZMM, ZMM)/4
VGETEXPPS_SAE_Z (ZMM, K, ZMM)/4
VGETEXPPS_Z (XMM, K, M128)/[4;≤11]
VGETEXPPS_Z (XMM, K, M32_1to4)/[4;≤11]
VGETEXPPS_Z (XMM, K, XMM)/4
VGETEXPPS_Z (YMM, K, M256)/[4;≤12]
VGETEXPPS_Z (YMM, K, M32_1to8)/[4;≤12]
VGETEXPPS_Z (YMM, K, YMM)/4
VGETEXPPS_Z (ZMM, K, M32_1to16)/[4;≤12]
VGETEXPPS_Z (ZMM, K, M512)/[4;≤12]
VGETEXPPS_Z (ZMM, K, ZMM)/4
VGETEXPSD (XMM, K, XMM, M64)/[4;≤11]
VGETEXPSD (XMM, K, XMM, XMM)/4
VGETEXPSD (XMM, XMM, M64)/[4;≤11]
VGETEXPSD (XMM, XMM, XMM)/4
VGETEXPSD_SAE (XMM, K, XMM, XMM)/4
VGETEXPSD_SAE (XMM, XMM, XMM)/4
VGETEXPSD_SAE_Z (XMM, K, XMM, XMM)/4
VGETEXPSD_Z (XMM, K, XMM, M64)/[4;≤11]
VGETEXPSD_Z (XMM, K, XMM, XMM)/4
VGETEXPSS (XMM, K, XMM, M32)/[4;≤11]
VGETEXPSS (XMM, K, XMM, XMM)/4
VGETEXPSS (XMM, XMM, M32)/[4;≤11]
VGETEXPSS (XMM, XMM, XMM)/4
VGETEXPSS_SAE (XMM, K, XMM, XMM)/4
VGETEXPSS_SAE (XMM, XMM, XMM)/4
VGETEXPSS_SAE_Z (XMM, K, XMM, XMM)/4
VGETEXPSS_Z (XMM, K, XMM, M32)/[4;≤11]
VGETEXPSS_Z (XMM, K, XMM, XMM)/4
VGETMANTPD (XMM, K, M128, I8)/[4;≤11]
VGETMANTPD (XMM, K, M64_1to2, I8)/[4;≤11]
VGETMANTPD (XMM, K, XMM, I8)/4
VGETMANTPD (XMM, M128, I8)/[≤8;≤11]
VGETMANTPD (XMM, M64_1to2, I8)/[≤8;≤11]
VGETMANTPD (XMM, XMM, I8)/4
VGETMANTPD (YMM, K, M256, I8)/[4;≤12]
VGETMANTPD (YMM, K, M64_1to4, I8)/[4;≤12]
VGETMANTPD (YMM, K, YMM, I8)/4
VGETMANTPD (YMM, M256, I8)/[≤9;≤12]
VGETMANTPD (YMM, M64_1to4, I8)/[≤9;≤12]
VGETMANTPD (YMM, YMM, I8)/4
VGETMANTPD (ZMM, K, M512, I8)/[4;≤12]
VGETMANTPD (ZMM, K, M64_1to8, I8)/[4;≤12]
VGETMANTPD (ZMM, K, ZMM, I8)/4
VGETMANTPD (ZMM, M512, I8)/[≤9;≤12]
VGETMANTPD (ZMM, M64_1to8, I8)/[≤9;≤12]
VGETMANTPD (ZMM, ZMM, I8)/4
VGETMANTPD_SAE (ZMM, K, ZMM, I8)/4
VGETMANTPD_SAE (ZMM, ZMM, I8)/4
VGETMANTPD_SAE_Z (ZMM, K, ZMM, I8)/4
VGETMANTPD_Z (XMM, K, M128, I8)/[4;≤11]
VGETMANTPD_Z (XMM, K, M64_1to2, I8)/[4;≤11]
VGETMANTPD_Z (XMM, K, XMM, I8)/4
VGETMANTPD_Z (YMM, K, M256, I8)/[4;≤12]
VGETMANTPD_Z (YMM, K, M64_1to4, I8)/[4;≤12]
VGETMANTPD_Z (YMM, K, YMM, I8)/4
VGETMANTPD_Z (ZMM, K, M512, I8)/[4;≤12]
VGETMANTPD_Z (ZMM, K, M64_1to8, I8)/[4;≤12]
VGETMANTPD_Z (ZMM, K, ZMM, I8)/4
VGETMANTPS (XMM, K, M128, I8)/[4;≤11]
VGETMANTPS (XMM, K, M32_1to4, I8)/[4;≤11]
VGETMANTPS (XMM, K, XMM, I8)/4
VGETMANTPS (XMM, M128, I8)/[≤8;≤11]
VGETMANTPS (XMM, M32_1to4, I8)/[≤8;≤11]
VGETMANTPS (XMM, XMM, I8)/4
VGETMANTPS (YMM, K, M256, I8)/[4;≤12]
VGETMANTPS (YMM, K, M32_1to8, I8)/[4;≤12]
VGETMANTPS (YMM, K, YMM, I8)/4
VGETMANTPS (YMM, M256, I8)/[≤9;≤12]
VGETMANTPS (YMM, M32_1to8, I8)/[≤9;≤12]
VGETMANTPS (YMM, YMM, I8)/4
VGETMANTPS (ZMM, K, M32_1to16, I8)/[4;≤12]
VGETMANTPS (ZMM, K, M512, I8)/[4;≤12]
VGETMANTPS (ZMM, K, ZMM, I8)/4
VGETMANTPS (ZMM, M32_1to16, I8)/[≤9;≤12]
VGETMANTPS (ZMM, M512, I8)/[≤9;≤12]
VGETMANTPS (ZMM, ZMM, I8)/4
VGETMANTPS_SAE (ZMM, K, ZMM, I8)/4
VGETMANTPS_SAE (ZMM, ZMM, I8)/4
VGETMANTPS_SAE_Z (ZMM, K, ZMM, I8)/4
VGETMANTPS_Z (XMM, K, M128, I8)/[4;≤11]
VGETMANTPS_Z (XMM, K, M32_1to4, I8)/[4;≤11]
VGETMANTPS_Z (XMM, K, XMM, I8)/4
VGETMANTPS_Z (YMM, K, M256, I8)/[4;≤12]
VGETMANTPS_Z (YMM, K, M32_1to8, I8)/[4;≤12]
VGETMANTPS_Z (YMM, K, YMM, I8)/4
VGETMANTPS_Z (ZMM, K, M32_1to16, I8)/[4;≤12]
VGETMANTPS_Z (ZMM, K, M512, I8)/[4;≤12]
VGETMANTPS_Z (ZMM, K, ZMM, I8)/4
VGETMANTSD (XMM, K, XMM, M64, I8)/[4;≤11]
VGETMANTSD (XMM, K, XMM, XMM, I8)/4
VGETMANTSD (XMM, XMM, M64, I8)/[4;≤11]
VGETMANTSD (XMM, XMM, XMM, I8)/4
VGETMANTSD_SAE (XMM, K, XMM, XMM, I8)/4
VGETMANTSD_SAE (XMM, XMM, XMM, I8)/4
VGETMANTSD_SAE_Z (XMM, K, XMM, XMM, I8)/4
VGETMANTSD_Z (XMM, K, XMM, M64, I8)/[4;≤11]
VGETMANTSD_Z (XMM, K, XMM, XMM, I8)/4
VGETMANTSS (XMM, K, XMM, M32, I8)/[4;≤11]
VGETMANTSS (XMM, K, XMM, XMM, I8)/4
VGETMANTSS (XMM, XMM, M32, I8)/[4;≤11]
VGETMANTSS (XMM, XMM, XMM, I8)/4
VGETMANTSS_SAE (XMM, K, XMM, XMM, I8)/4
VGETMANTSS_SAE (XMM, XMM, XMM, I8)/4
VGETMANTSS_SAE_Z (XMM, K, XMM, XMM, I8)/4
VGETMANTSS_Z (XMM, K, XMM, M32, I8)/[4;≤11]
VGETMANTSS_Z (XMM, K, XMM, XMM, I8)/4
VGF2P8AFFINEINVQB (XMM, K, XMM, M128, I8)/[7;≤15]
VGF2P8AFFINEINVQB (XMM, K, XMM, M64_1to2, I8)/[7;≤15]
VGF2P8AFFINEINVQB (XMM, K, XMM, XMM, I8)/[7;9]
VGF2P8AFFINEINVQB (YMM, K, YMM, M256, I8)/[7;≤15]
VGF2P8AFFINEINVQB (YMM, K, YMM, M64_1to4, I8)/[7;≤15]
VGF2P8AFFINEINVQB (YMM, K, YMM, YMM, I8)/[7;9]
VGF2P8AFFINEINVQB (ZMM, K, ZMM, M512, I8)/[7;≤15]
VGF2P8AFFINEINVQB (ZMM, K, ZMM, M64_1to8, I8)/[7;≤15]
VGF2P8AFFINEINVQB (ZMM, K, ZMM, ZMM, I8)/[7;9]
VGF2P8AFFINEINVQB (ZMM, ZMM, M512, I8)/[5;≤12]
VGF2P8AFFINEINVQB (ZMM, ZMM, M64_1to8, I8)/[5;≤12]
VGF2P8AFFINEINVQB (ZMM, ZMM, ZMM, I8)/5
VGF2P8AFFINEINVQB_EVEX (XMM, XMM, M128, I8)/[5;≤11]
VGF2P8AFFINEINVQB_EVEX (XMM, XMM, M64_1to2, I8)/[5;≤11]
VGF2P8AFFINEINVQB_EVEX (XMM, XMM, XMM, I8)/5
VGF2P8AFFINEINVQB_EVEX (YMM, YMM, M256, I8)/[5;≤12]
VGF2P8AFFINEINVQB_EVEX (YMM, YMM, M64_1to4, I8)/[5;≤12]
VGF2P8AFFINEINVQB_EVEX (YMM, YMM, YMM, I8)/5
VGF2P8AFFINEINVQB_Z (XMM, K, XMM, M128, I8)/[9;≤15]
VGF2P8AFFINEINVQB_Z (XMM, K, XMM, M64_1to2, I8)/[9;≤15]
VGF2P8AFFINEINVQB_Z (XMM, K, XMM, XMM, I8)/[9;10]
VGF2P8AFFINEINVQB_Z (YMM, K, YMM, M256, I8)/[9;≤15]
VGF2P8AFFINEINVQB_Z (YMM, K, YMM, M64_1to4, I8)/[9;≤15]
VGF2P8AFFINEINVQB_Z (YMM, K, YMM, YMM, I8)/[9;10]
VGF2P8AFFINEINVQB_Z (ZMM, K, ZMM, M512, I8)/[9;≤15]
VGF2P8AFFINEINVQB_Z (ZMM, K, ZMM, M64_1to8, I8)/[9;≤15]
VGF2P8AFFINEINVQB_Z (ZMM, K, ZMM, ZMM, I8)/[9;10]
VGF2P8AFFINEQB (XMM, K, XMM, M128, I8)/[7;≤15]
VGF2P8AFFINEQB (XMM, K, XMM, M64_1to2, I8)/[7;≤15]
VGF2P8AFFINEQB (XMM, K, XMM, XMM, I8)/[7;9]
VGF2P8AFFINEQB (YMM, K, YMM, M256, I8)/[7;≤15]
VGF2P8AFFINEQB (YMM, K, YMM, M64_1to4, I8)/[7;≤15]
VGF2P8AFFINEQB (YMM, K, YMM, YMM, I8)/[7;9]
VGF2P8AFFINEQB (ZMM, K, ZMM, M512, I8)/[7;≤15]
VGF2P8AFFINEQB (ZMM, K, ZMM, M64_1to8, I8)/[7;≤15]
VGF2P8AFFINEQB (ZMM, K, ZMM, ZMM, I8)/[7;9]
VGF2P8AFFINEQB (ZMM, ZMM, M512, I8)/[5;≤12]
VGF2P8AFFINEQB (ZMM, ZMM, M64_1to8, I8)/[5;≤12]
VGF2P8AFFINEQB (ZMM, ZMM, ZMM, I8)/5
VGF2P8AFFINEQB_EVEX (XMM, XMM, M128, I8)/[5;≤11]
VGF2P8AFFINEQB_EVEX (XMM, XMM, M64_1to2, I8)/[5;≤11]
VGF2P8AFFINEQB_EVEX (XMM, XMM, XMM, I8)/5
VGF2P8AFFINEQB_EVEX (YMM, YMM, M256, I8)/[5;≤12]
VGF2P8AFFINEQB_EVEX (YMM, YMM, M64_1to4, I8)/[5;≤12]
VGF2P8AFFINEQB_EVEX (YMM, YMM, YMM, I8)/5
VGF2P8AFFINEQB_Z (XMM, K, XMM, M128, I8)/[9;≤15]
VGF2P8AFFINEQB_Z (XMM, K, XMM, M64_1to2, I8)/[9;≤15]
VGF2P8AFFINEQB_Z (XMM, K, XMM, XMM, I8)/[9;10]
VGF2P8AFFINEQB_Z (YMM, K, YMM, M256, I8)/[9;≤15]
VGF2P8AFFINEQB_Z (YMM, K, YMM, M64_1to4, I8)/[9;≤15]
VGF2P8AFFINEQB_Z (YMM, K, YMM, YMM, I8)/[9;10]
VGF2P8AFFINEQB_Z (ZMM, K, ZMM, M512, I8)/[9;≤15]
VGF2P8AFFINEQB_Z (ZMM, K, ZMM, M64_1to8, I8)/[9;≤15]
VGF2P8AFFINEQB_Z (ZMM, K, ZMM, ZMM, I8)/[9;10]
VGF2P8MULB (XMM, K, XMM, M128)/[7;≤15]
VGF2P8MULB (XMM, K, XMM, XMM)/[7;9]
VGF2P8MULB (YMM, K, YMM, M256)/[7;≤15]
VGF2P8MULB (YMM, K, YMM, YMM)/[7;9]
VGF2P8MULB (ZMM, K, ZMM, M512)/[7;≤15]
VGF2P8MULB (ZMM, K, ZMM, ZMM)/[7;9]
VGF2P8MULB (ZMM, ZMM, M512)/[5;≤12]
VGF2P8MULB (ZMM, ZMM, ZMM)/5
VGF2P8MULB_EVEX (XMM, XMM, M128)/[5;≤11]
VGF2P8MULB_EVEX (XMM, XMM, XMM)/5
VGF2P8MULB_EVEX (YMM, YMM, M256)/[5;≤12]
VGF2P8MULB_EVEX (YMM, YMM, YMM)/5
VGF2P8MULB_Z (XMM, K, XMM, M128)/[9;≤15]
VGF2P8MULB_Z (XMM, K, XMM, XMM)/[9;10]
VGF2P8MULB_Z (YMM, K, YMM, M256)/[9;≤15]
VGF2P8MULB_Z (YMM, K, YMM, YMM)/[9;10]
VGF2P8MULB_Z (ZMM, K, ZMM, M512)/[9;≤15]
VGF2P8MULB_Z (ZMM, K, ZMM, ZMM)/[9;10]
VINSERTF32X4 (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTF32X4 (YMM, K, YMM, XMM, I8)/3
VINSERTF32X4 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTF32X4 (YMM, YMM, XMM, I8)/3
VINSERTF32X4 (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTF32X4 (ZMM, K, ZMM, XMM, I8)/3
VINSERTF32X4 (ZMM, ZMM, M128, I8)/[1;≤9]
VINSERTF32X4 (ZMM, ZMM, XMM, I8)/3
VINSERTF32X4_Z (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTF32X4_Z (YMM, K, YMM, XMM, I8)/3
VINSERTF32X4_Z (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTF32X4_Z (ZMM, K, ZMM, XMM, I8)/3
VINSERTF32X8 (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTF32X8 (ZMM, K, ZMM, YMM, I8)/3
VINSERTF32X8 (ZMM, ZMM, M256, I8)/[1;≤9]
VINSERTF32X8 (ZMM, ZMM, YMM, I8)/3
VINSERTF32X8_Z (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTF32X8_Z (ZMM, K, ZMM, YMM, I8)/3
VINSERTF64X2 (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTF64X2 (YMM, K, YMM, XMM, I8)/3
VINSERTF64X2 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTF64X2 (YMM, YMM, XMM, I8)/3
VINSERTF64X2 (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTF64X2 (ZMM, K, ZMM, XMM, I8)/3
VINSERTF64X2 (ZMM, ZMM, M128, I8)/[1;≤9]
VINSERTF64X2 (ZMM, ZMM, XMM, I8)/3
VINSERTF64X2_Z (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTF64X2_Z (YMM, K, YMM, XMM, I8)/3
VINSERTF64X2_Z (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTF64X2_Z (ZMM, K, ZMM, XMM, I8)/3
VINSERTF64X4 (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTF64X4 (ZMM, K, ZMM, YMM, I8)/3
VINSERTF64X4 (ZMM, ZMM, M256, I8)/[1;≤9]
VINSERTF64X4 (ZMM, ZMM, YMM, I8)/3
VINSERTF64X4_Z (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTF64X4_Z (ZMM, K, ZMM, YMM, I8)/3
VINSERTI32X4 (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTI32X4 (YMM, K, YMM, XMM, I8)/3
VINSERTI32X4 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTI32X4 (YMM, YMM, XMM, I8)/3
VINSERTI32X4 (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTI32X4 (ZMM, K, ZMM, XMM, I8)/3
VINSERTI32X4 (ZMM, ZMM, M128, I8)/[1;≤9]
VINSERTI32X4 (ZMM, ZMM, XMM, I8)/3
VINSERTI32X4_Z (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTI32X4_Z (YMM, K, YMM, XMM, I8)/3
VINSERTI32X4_Z (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTI32X4_Z (ZMM, K, ZMM, XMM, I8)/3
VINSERTI32X8 (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTI32X8 (ZMM, K, ZMM, YMM, I8)/3
VINSERTI32X8 (ZMM, ZMM, M256, I8)/[1;≤9]
VINSERTI32X8 (ZMM, ZMM, YMM, I8)/3
VINSERTI32X8_Z (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTI32X8_Z (ZMM, K, ZMM, YMM, I8)/3
VINSERTI64X2 (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTI64X2 (YMM, K, YMM, XMM, I8)/3
VINSERTI64X2 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTI64X2 (YMM, YMM, XMM, I8)/3
VINSERTI64X2 (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTI64X2 (ZMM, K, ZMM, XMM, I8)/3
VINSERTI64X2 (ZMM, ZMM, M128, I8)/[1;≤9]
VINSERTI64X2 (ZMM, ZMM, XMM, I8)/3
VINSERTI64X2_Z (YMM, K, YMM, M128, I8)/[1;≤9]
VINSERTI64X2_Z (YMM, K, YMM, XMM, I8)/3
VINSERTI64X2_Z (ZMM, K, ZMM, M128, I8)/[1;≤9]
VINSERTI64X2_Z (ZMM, K, ZMM, XMM, I8)/3
VINSERTI64X4 (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTI64X4 (ZMM, K, ZMM, YMM, I8)/3
VINSERTI64X4 (ZMM, ZMM, M256, I8)/[1;≤9]
VINSERTI64X4 (ZMM, ZMM, YMM, I8)/3
VINSERTI64X4_Z (ZMM, K, ZMM, M256, I8)/[1;≤9]
VINSERTI64X4_Z (ZMM, K, ZMM, YMM, I8)/3
VINSERTPS_EVEX (XMM, XMM, M32, I8)/[1;≤8]
VINSERTPS_EVEX (XMM, XMM, XMM, I8)/1
VMAXPD (XMM, K, XMM, M128)/[4;≤11]
VMAXPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VMAXPD (XMM, K, XMM, XMM)/4
VMAXPD (YMM, K, YMM, M256)/[4;≤12]
VMAXPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VMAXPD (YMM, K, YMM, YMM)/4
VMAXPD (ZMM, K, ZMM, M512)/[4;≤12]
VMAXPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMAXPD (ZMM, K, ZMM, ZMM)/4
VMAXPD (ZMM, ZMM, M512)/[4;≤12]
VMAXPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VMAXPD (ZMM, ZMM, ZMM)/4
VMAXPD_EVEX (XMM, XMM, M128)/[4;≤11]
VMAXPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VMAXPD_EVEX (XMM, XMM, XMM)/4
VMAXPD_EVEX (YMM, YMM, M256)/[4;≤12]
VMAXPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VMAXPD_EVEX (YMM, YMM, YMM)/4
VMAXPD_SAE (ZMM, K, ZMM, ZMM)/4
VMAXPD_SAE (ZMM, ZMM, ZMM)/4
VMAXPD_SAE_Z (ZMM, K, ZMM, ZMM)/4
VMAXPD_Z (XMM, K, XMM, M128)/[4;≤11]
VMAXPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VMAXPD_Z (XMM, K, XMM, XMM)/4
VMAXPD_Z (YMM, K, YMM, M256)/[4;≤12]
VMAXPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VMAXPD_Z (YMM, K, YMM, YMM)/4
VMAXPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMAXPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMAXPD_Z (ZMM, K, ZMM, ZMM)/4
VMAXPS (XMM, K, XMM, M128)/[4;≤11]
VMAXPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VMAXPS (XMM, K, XMM, XMM)/4
VMAXPS (YMM, K, YMM, M256)/[4;≤12]
VMAXPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VMAXPS (YMM, K, YMM, YMM)/4
VMAXPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMAXPS (ZMM, K, ZMM, M512)/[4;≤12]
VMAXPS (ZMM, K, ZMM, ZMM)/4
VMAXPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VMAXPS (ZMM, ZMM, M512)/[4;≤12]
VMAXPS (ZMM, ZMM, ZMM)/4
VMAXPS_EVEX (XMM, XMM, M128)/[4;≤11]
VMAXPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VMAXPS_EVEX (XMM, XMM, XMM)/4
VMAXPS_EVEX (YMM, YMM, M256)/[4;≤12]
VMAXPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VMAXPS_EVEX (YMM, YMM, YMM)/4
VMAXPS_SAE (ZMM, K, ZMM, ZMM)/4
VMAXPS_SAE (ZMM, ZMM, ZMM)/4
VMAXPS_SAE_Z (ZMM, K, ZMM, ZMM)/4
VMAXPS_Z (XMM, K, XMM, M128)/[4;≤11]
VMAXPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VMAXPS_Z (XMM, K, XMM, XMM)/4
VMAXPS_Z (YMM, K, YMM, M256)/[4;≤12]
VMAXPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VMAXPS_Z (YMM, K, YMM, YMM)/4
VMAXPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMAXPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMAXPS_Z (ZMM, K, ZMM, ZMM)/4
VMAXSD (XMM, K, XMM, M64)/[4;≤11]
VMAXSD (XMM, K, XMM, XMM)/4
VMAXSD_EVEX (XMM, XMM, M64)/[4;≤11]
VMAXSD_EVEX (XMM, XMM, XMM)/4
VMAXSD_EVEX_SAE (XMM, XMM, XMM)/4
VMAXSD_SAE (XMM, K, XMM, XMM)/4
VMAXSD_SAE_Z (XMM, K, XMM, XMM)/4
VMAXSD_Z (XMM, K, XMM, M64)/[4;≤11]
VMAXSD_Z (XMM, K, XMM, XMM)/4
VMAXSS (XMM, K, XMM, M32)/[4;≤11]
VMAXSS (XMM, K, XMM, XMM)/4
VMAXSS_EVEX (XMM, XMM, M32)/[4;≤11]
VMAXSS_EVEX (XMM, XMM, XMM)/4
VMAXSS_EVEX_SAE (XMM, XMM, XMM)/4
VMAXSS_SAE (XMM, K, XMM, XMM)/4
VMAXSS_SAE_Z (XMM, K, XMM, XMM)/4
VMAXSS_Z (XMM, K, XMM, M32)/[4;≤11]
VMAXSS_Z (XMM, K, XMM, XMM)/4
VMINPD (XMM, K, XMM, M128)/[4;≤11]
VMINPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VMINPD (XMM, K, XMM, XMM)/4
VMINPD (YMM, K, YMM, M256)/[4;≤12]
VMINPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VMINPD (YMM, K, YMM, YMM)/4
VMINPD (ZMM, K, ZMM, M512)/[4;≤12]
VMINPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMINPD (ZMM, K, ZMM, ZMM)/4
VMINPD (ZMM, ZMM, M512)/[4;≤12]
VMINPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VMINPD (ZMM, ZMM, ZMM)/4
VMINPD_EVEX (XMM, XMM, M128)/[4;≤11]
VMINPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VMINPD_EVEX (XMM, XMM, XMM)/4
VMINPD_EVEX (YMM, YMM, M256)/[4;≤12]
VMINPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VMINPD_EVEX (YMM, YMM, YMM)/4
VMINPD_SAE (ZMM, K, ZMM, ZMM)/4
VMINPD_SAE (ZMM, ZMM, ZMM)/4
VMINPD_SAE_Z (ZMM, K, ZMM, ZMM)/4
VMINPD_Z (XMM, K, XMM, M128)/[4;≤11]
VMINPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VMINPD_Z (XMM, K, XMM, XMM)/4
VMINPD_Z (YMM, K, YMM, M256)/[4;≤12]
VMINPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VMINPD_Z (YMM, K, YMM, YMM)/4
VMINPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMINPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMINPD_Z (ZMM, K, ZMM, ZMM)/4
VMINPS (XMM, K, XMM, M128)/[4;≤11]
VMINPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VMINPS (XMM, K, XMM, XMM)/4
VMINPS (YMM, K, YMM, M256)/[4;≤12]
VMINPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VMINPS (YMM, K, YMM, YMM)/4
VMINPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMINPS (ZMM, K, ZMM, M512)/[4;≤12]
VMINPS (ZMM, K, ZMM, ZMM)/4
VMINPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VMINPS (ZMM, ZMM, M512)/[4;≤12]
VMINPS (ZMM, ZMM, ZMM)/4
VMINPS_EVEX (XMM, XMM, M128)/[4;≤11]
VMINPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VMINPS_EVEX (XMM, XMM, XMM)/4
VMINPS_EVEX (YMM, YMM, M256)/[4;≤12]
VMINPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VMINPS_EVEX (YMM, YMM, YMM)/4
VMINPS_SAE (ZMM, K, ZMM, ZMM)/4
VMINPS_SAE (ZMM, ZMM, ZMM)/4
VMINPS_SAE_Z (ZMM, K, ZMM, ZMM)/4
VMINPS_Z (XMM, K, XMM, M128)/[4;≤11]
VMINPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VMINPS_Z (XMM, K, XMM, XMM)/4
VMINPS_Z (YMM, K, YMM, M256)/[4;≤12]
VMINPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VMINPS_Z (YMM, K, YMM, YMM)/4
VMINPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMINPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMINPS_Z (ZMM, K, ZMM, ZMM)/4
VMINSD (XMM, K, XMM, M64)/[4;≤11]
VMINSD (XMM, K, XMM, XMM)/4
VMINSD_EVEX (XMM, XMM, M64)/[4;≤11]
VMINSD_EVEX (XMM, XMM, XMM)/4
VMINSD_EVEX_SAE (XMM, XMM, XMM)/4
VMINSD_SAE (XMM, K, XMM, XMM)/4
VMINSD_SAE_Z (XMM, K, XMM, XMM)/4
VMINSD_Z (XMM, K, XMM, M64)/[4;≤11]
VMINSD_Z (XMM, K, XMM, XMM)/4
VMINSS (XMM, K, XMM, M32)/[4;≤11]
VMINSS (XMM, K, XMM, XMM)/4
VMINSS_EVEX (XMM, XMM, M32)/[4;≤11]
VMINSS_EVEX (XMM, XMM, XMM)/4
VMINSS_EVEX_SAE (XMM, XMM, XMM)/4
VMINSS_SAE (XMM, K, XMM, XMM)/4
VMINSS_SAE_Z (XMM, K, XMM, XMM)/4
VMINSS_Z (XMM, K, XMM, M32)/[4;≤11]
VMINSS_Z (XMM, K, XMM, XMM)/4
VMOVAPD (M128, K, XMM)/≤11
VMOVAPD (M256, K, YMM)/≤11
VMOVAPD (M512, K, ZMM)/≤11
VMOVAPD (M512, ZMM)/[≤4;≤11]
VMOVAPD (XMM, K, M128)/[1;≤8]
VMOVAPD (XMM, K, XMM)/1
VMOVAPD (YMM, K, M256)/[1;≤9]
VMOVAPD (YMM, K, YMM)/1
VMOVAPD (ZMM, K, M512)/[1;≤9]
VMOVAPD (ZMM, K, ZMM)/1
VMOVAPD (ZMM, M512)/[≤5;≤8]
VMOVAPD (ZMM, ZMM)/[0;1]
VMOVAPD_EVEX (M128, XMM)/[≤4;≤11]
VMOVAPD_EVEX (M256, YMM)/[≤4;≤11]
VMOVAPD_EVEX (XMM, M128)/[≤4;≤7]
VMOVAPD_EVEX (XMM, XMM)/[0;1]
VMOVAPD_EVEX (YMM, M256)/[≤5;≤8]
VMOVAPD_EVEX (YMM, YMM)/[0;1]
VMOVAPD_Z (XMM, K, M128)/[1;≤8]
VMOVAPD_Z (XMM, K, XMM)/1
VMOVAPD_Z (YMM, K, M256)/[1;≤9]
VMOVAPD_Z (YMM, K, YMM)/1
VMOVAPD_Z (ZMM, K, M512)/[1;≤9]
VMOVAPD_Z (ZMM, K, ZMM)/1
VMOVAPS (M128, K, XMM)/≤11
VMOVAPS (M256, K, YMM)/≤11
VMOVAPS (M512, K, ZMM)/≤11
VMOVAPS (M512, ZMM)/[≤4;≤11]
VMOVAPS (XMM, K, M128)/[1;≤8]
VMOVAPS (XMM, K, XMM)/1
VMOVAPS (YMM, K, M256)/[1;≤9]
VMOVAPS (YMM, K, YMM)/1
VMOVAPS (ZMM, K, M512)/[1;≤9]
VMOVAPS (ZMM, K, ZMM)/1
VMOVAPS (ZMM, M512)/[≤5;≤8]
VMOVAPS (ZMM, ZMM)/[0;1]
VMOVAPS_EVEX (M128, XMM)/[≤4;≤11]
VMOVAPS_EVEX (M256, YMM)/[≤4;≤11]
VMOVAPS_EVEX (XMM, M128)/[≤4;≤7]
VMOVAPS_EVEX (XMM, XMM)/[0;1]
VMOVAPS_EVEX (YMM, M256)/[≤5;≤8]
VMOVAPS_EVEX (YMM, YMM)/[0;1]
VMOVAPS_Z (XMM, K, M128)/[1;≤8]
VMOVAPS_Z (XMM, K, XMM)/1
VMOVAPS_Z (YMM, K, M256)/[1;≤9]
VMOVAPS_Z (YMM, K, YMM)/1
VMOVAPS_Z (ZMM, K, M512)/[1;≤9]
VMOVAPS_Z (ZMM, K, ZMM)/1
VMOVD_EVEX (M32, XMM)/[≤4;≤11]
VMOVD_EVEX (R32, XMM)/≤3
VMOVD_EVEX (XMM, M32)/[≤4;≤7]
VMOVD_EVEX (XMM, R32)/≤3
VMOVDDUP (XMM, K, M64)/[1;≤8]
VMOVDDUP (XMM, K, XMM)/1
VMOVDDUP (YMM, K, M256)/[1;≤9]
VMOVDDUP (YMM, K, YMM)/1
VMOVDDUP (ZMM, K, M512)/[1;≤9]
VMOVDDUP (ZMM, K, ZMM)/1
VMOVDDUP (ZMM, M512)/[≤5;≤8]
VMOVDDUP (ZMM, ZMM)/1
VMOVDDUP_EVEX (XMM, M64)/[≤4;≤7]
VMOVDDUP_EVEX (XMM, XMM)/1
VMOVDDUP_EVEX (YMM, M256)/[≤5;≤8]
VMOVDDUP_EVEX (YMM, YMM)/1
VMOVDDUP_Z (XMM, K, M64)/[1;≤8]
VMOVDDUP_Z (XMM, K, XMM)/1
VMOVDDUP_Z (YMM, K, M256)/[1;≤9]
VMOVDDUP_Z (YMM, K, YMM)/1
VMOVDDUP_Z (ZMM, K, M512)/[1;≤9]
VMOVDDUP_Z (ZMM, K, ZMM)/1
VMOVDQA32 (M128, K, XMM)/≤11
VMOVDQA32 (M128, XMM)/[≤4;≤11]
VMOVDQA32 (M256, K, YMM)/≤11
VMOVDQA32 (M256, YMM)/[≤4;≤11]
VMOVDQA32 (M512, K, ZMM)/≤11
VMOVDQA32 (M512, ZMM)/[≤4;≤11]
VMOVDQA32 (XMM, K, M128)/[1;≤8]
VMOVDQA32 (XMM, K, XMM)/1
VMOVDQA32 (XMM, M128)/[≤4;≤7]
VMOVDQA32 (XMM, XMM)/[0;1]
VMOVDQA32 (YMM, K, M256)/[1;≤9]
VMOVDQA32 (YMM, K, YMM)/1
VMOVDQA32 (YMM, M256)/[≤5;≤8]
VMOVDQA32 (YMM, YMM)/[0;1]
VMOVDQA32 (ZMM, K, M512)/[1;≤9]
VMOVDQA32 (ZMM, K, ZMM)/1
VMOVDQA32 (ZMM, M512)/[≤5;≤8]
VMOVDQA32 (ZMM, ZMM)/[0;1]
VMOVDQA32_Z (XMM, K, M128)/[1;≤8]
VMOVDQA32_Z (XMM, K, XMM)/1
VMOVDQA32_Z (YMM, K, M256)/[1;≤9]
VMOVDQA32_Z (YMM, K, YMM)/1
VMOVDQA32_Z (ZMM, K, M512)/[1;≤9]
VMOVDQA32_Z (ZMM, K, ZMM)/1
VMOVDQA64 (M128, K, XMM)/≤11
VMOVDQA64 (M128, XMM)/[≤4;≤11]
VMOVDQA64 (M256, K, YMM)/≤11
VMOVDQA64 (M256, YMM)/[≤4;≤11]
VMOVDQA64 (M512, K, ZMM)/≤11
VMOVDQA64 (M512, ZMM)/[≤4;≤11]
VMOVDQA64 (XMM, K, M128)/[1;≤8]
VMOVDQA64 (XMM, K, XMM)/1
VMOVDQA64 (XMM, M128)/[≤4;≤7]
VMOVDQA64 (XMM, XMM)/[0;1]
VMOVDQA64 (YMM, K, M256)/[1;≤9]
VMOVDQA64 (YMM, K, YMM)/1
VMOVDQA64 (YMM, M256)/[≤5;≤8]
VMOVDQA64 (YMM, YMM)/[0;1]
VMOVDQA64 (ZMM, K, M512)/[1;≤9]
VMOVDQA64 (ZMM, K, ZMM)/1
VMOVDQA64 (ZMM, M512)/[≤5;≤8]
VMOVDQA64 (ZMM, ZMM)/[0;1]
VMOVDQA64_Z (XMM, K, M128)/[1;≤8]
VMOVDQA64_Z (XMM, K, XMM)/1
VMOVDQA64_Z (YMM, K, M256)/[1;≤9]
VMOVDQA64_Z (YMM, K, YMM)/1
VMOVDQA64_Z (ZMM, K, M512)/[1;≤9]
VMOVDQA64_Z (ZMM, K, ZMM)/1
VMOVDQU16 (M128, K, XMM)/≤11
VMOVDQU16 (M128, XMM)/[≤4;≤11]
VMOVDQU16 (M256, K, YMM)/≤11
VMOVDQU16 (M256, YMM)/[≤4;≤11]
VMOVDQU16 (M512, K, ZMM)/≤11
VMOVDQU16 (M512, ZMM)/[≤4;≤11]
VMOVDQU16 (XMM, K, M128)/[3;≤11]
VMOVDQU16 (XMM, K, XMM)/3
VMOVDQU16 (XMM, M128)/[≤4;≤7]
VMOVDQU16 (XMM, XMM)/[0;1]
VMOVDQU16 (YMM, K, M256)/[3;≤11]
VMOVDQU16 (YMM, K, YMM)/3
VMOVDQU16 (YMM, M256)/[≤5;≤8]
VMOVDQU16 (YMM, YMM)/[0;1]
VMOVDQU16 (ZMM, K, M512)/[3;≤11]
VMOVDQU16 (ZMM, K, ZMM)/3
VMOVDQU16 (ZMM, M512)/[≤5;≤8]
VMOVDQU16 (ZMM, ZMM)/[0;1]
VMOVDQU16_Z (XMM, K, M128)/[3;≤11]
VMOVDQU16_Z (XMM, K, XMM)/3
VMOVDQU16_Z (YMM, K, M256)/[3;≤11]
VMOVDQU16_Z (YMM, K, YMM)/3
VMOVDQU16_Z (ZMM, K, M512)/[3;≤11]
VMOVDQU16_Z (ZMM, K, ZMM)/3
VMOVDQU32 (M128, K, XMM)/≤11
VMOVDQU32 (M128, XMM)/[≤4;≤11]
VMOVDQU32 (M256, K, YMM)/≤11
VMOVDQU32 (M256, YMM)/[≤4;≤11]
VMOVDQU32 (M512, K, ZMM)/≤11
VMOVDQU32 (M512, ZMM)/[≤4;≤11]
VMOVDQU32 (XMM, K, M128)/[1;≤8]
VMOVDQU32 (XMM, K, XMM)/1
VMOVDQU32 (XMM, M128)/[≤4;≤7]
VMOVDQU32 (XMM, XMM)/[0;1]
VMOVDQU32 (YMM, K, M256)/[1;≤9]
VMOVDQU32 (YMM, K, YMM)/1
VMOVDQU32 (YMM, M256)/[≤5;≤8]
VMOVDQU32 (YMM, YMM)/[0;1]
VMOVDQU32 (ZMM, K, M512)/[1;≤9]
VMOVDQU32 (ZMM, K, ZMM)/1
VMOVDQU32 (ZMM, M512)/[≤5;≤8]
VMOVDQU32 (ZMM, ZMM)/[0;1]
VMOVDQU32_Z (XMM, K, M128)/[1;≤8]
VMOVDQU32_Z (XMM, K, XMM)/1
VMOVDQU32_Z (YMM, K, M256)/[1;≤9]
VMOVDQU32_Z (YMM, K, YMM)/1
VMOVDQU32_Z (ZMM, K, M512)/[1;≤9]
VMOVDQU32_Z (ZMM, K, ZMM)/1
VMOVDQU64 (M128, K, XMM)/≤11
VMOVDQU64 (M128, XMM)/[≤4;≤11]
VMOVDQU64 (M256, K, YMM)/≤11
VMOVDQU64 (M256, YMM)/[≤4;≤11]
VMOVDQU64 (M512, K, ZMM)/≤11
VMOVDQU64 (M512, ZMM)/[≤4;≤11]
VMOVDQU64 (XMM, K, M128)/[1;≤8]
VMOVDQU64 (XMM, K, XMM)/1
VMOVDQU64 (XMM, M128)/[≤4;≤7]
VMOVDQU64 (XMM, XMM)/[0;1]
VMOVDQU64 (YMM, K, M256)/[1;≤9]
VMOVDQU64 (YMM, K, YMM)/1
VMOVDQU64 (YMM, M256)/[≤5;≤8]
VMOVDQU64 (YMM, YMM)/[0;1]
VMOVDQU64 (ZMM, K, M512)/[1;≤9]
VMOVDQU64 (ZMM, K, ZMM)/1
VMOVDQU64 (ZMM, M512)/[≤5;≤8]
VMOVDQU64 (ZMM, ZMM)/[0;1]
VMOVDQU64_Z (XMM, K, M128)/[1;≤8]
VMOVDQU64_Z (XMM, K, XMM)/1
VMOVDQU64_Z (YMM, K, M256)/[1;≤9]
VMOVDQU64_Z (YMM, K, YMM)/1
VMOVDQU64_Z (ZMM, K, M512)/[1;≤9]
VMOVDQU64_Z (ZMM, K, ZMM)/1
VMOVDQU8 (M128, K, XMM)/≤11
VMOVDQU8 (M128, XMM)/[≤4;≤11]
VMOVDQU8 (M256, K, YMM)/≤11
VMOVDQU8 (M256, YMM)/[≤4;≤11]
VMOVDQU8 (M512, K, ZMM)/≤11
VMOVDQU8 (M512, ZMM)/[≤4;≤11]
VMOVDQU8 (XMM, K, M128)/[3;≤11]
VMOVDQU8 (XMM, K, XMM)/3
VMOVDQU8 (XMM, M128)/[≤4;≤7]
VMOVDQU8 (XMM, XMM)/[0;1]
VMOVDQU8 (YMM, K, M256)/[3;≤11]
VMOVDQU8 (YMM, K, YMM)/3
VMOVDQU8 (YMM, M256)/[≤5;≤8]
VMOVDQU8 (YMM, YMM)/[0;1]
VMOVDQU8 (ZMM, K, M512)/[3;≤11]
VMOVDQU8 (ZMM, K, ZMM)/3
VMOVDQU8 (ZMM, M512)/[≤5;≤8]
VMOVDQU8 (ZMM, ZMM)/[0;1]
VMOVDQU8_Z (XMM, K, M128)/[3;≤11]
VMOVDQU8_Z (XMM, K, XMM)/3
VMOVDQU8_Z (YMM, K, M256)/[3;≤11]
VMOVDQU8_Z (YMM, K, YMM)/3
VMOVDQU8_Z (ZMM, K, M512)/[3;≤11]
VMOVDQU8_Z (ZMM, K, ZMM)/3
VMOVHLPS_EVEX (XMM, XMM, XMM)/1
VMOVHPD_EVEX (M64, XMM)/[≤4;≤11]
VMOVHPD_EVEX (XMM, XMM, M64)/[1;≤8]
VMOVHPS_EVEX (M64, XMM)/[≤4;≤11]
VMOVHPS_EVEX (XMM, XMM, M64)/[1;≤8]
VMOVLHPS_EVEX (XMM, XMM, XMM)/1
VMOVLPD_EVEX (M64, XMM)/[≤4;≤11]
VMOVLPD_EVEX (XMM, XMM, M64)/[1;≤8]
VMOVLPS_EVEX (M64, XMM)/[≤4;≤11]
VMOVLPS_EVEX (XMM, XMM, M64)/[1;≤8]
VMOVNTDQ (M512, ZMM)/[≤326;≤330]
VMOVNTDQ_EVEX (M128, XMM)/[≤388;≤399]
VMOVNTDQ_EVEX (M256, YMM)/[≤390;≤399]
VMOVNTDQA (ZMM, M512)/[≤5;≤8]
VMOVNTDQA_EVEX (XMM, M128)/[≤4;≤7]
VMOVNTDQA_EVEX (YMM, M256)/[≤5;≤8]
VMOVNTPD (M512, ZMM)/[≤326;≤331]
VMOVNTPD_EVEX (M128, XMM)/[≤390;≤399]
VMOVNTPD_EVEX (M256, YMM)/[≤390;≤399]
VMOVNTPS (M512, ZMM)/[≤326;≤331]
VMOVNTPS_EVEX (M128, XMM)/[≤390;≤399]
VMOVNTPS_EVEX (M256, YMM)/[≤390;≤399]
VMOVQ_EVEX (M64, XMM)/[≤4;≤11]
VMOVQ_EVEX (R64, XMM)/≤3
VMOVQ_EVEX (XMM, M64)/[≤4;≤7]
VMOVQ_EVEX (XMM, R64)/≤3
VMOVQ_EVEX (XMM, XMM)/1
VMOVSD (M64, K, XMM)/≤11
VMOVSD (XMM, K, M64)/[1;≤8]
VMOVSD (XMM, K, XMM, XMM)/1
VMOVSD_EVEX (M64, XMM)/[≤4;≤11]
VMOVSD_EVEX (XMM, M64)/[≤4;≤7]
VMOVSD_EVEX (XMM, XMM, XMM)/1
VMOVSD_Z (XMM, K, M64)/[1;≤8]
VMOVSD_Z (XMM, K, XMM, XMM)/1
VMOVSHDUP (XMM, K, M128)/[1;≤8]
VMOVSHDUP (XMM, K, XMM)/1
VMOVSHDUP (YMM, K, M256)/[1;≤9]
VMOVSHDUP (YMM, K, YMM)/1
VMOVSHDUP (ZMM, K, M512)/[1;≤9]
VMOVSHDUP (ZMM, K, ZMM)/1
VMOVSHDUP (ZMM, M512)/[≤5;≤8]
VMOVSHDUP (ZMM, ZMM)/1
VMOVSHDUP_EVEX (XMM, M128)/[≤4;≤7]
VMOVSHDUP_EVEX (XMM, XMM)/1
VMOVSHDUP_EVEX (YMM, M256)/[≤5;≤8]
VMOVSHDUP_EVEX (YMM, YMM)/1
VMOVSHDUP_Z (XMM, K, M128)/[1;≤8]
VMOVSHDUP_Z (XMM, K, XMM)/1
VMOVSHDUP_Z (YMM, K, M256)/[1;≤9]
VMOVSHDUP_Z (YMM, K, YMM)/1
VMOVSHDUP_Z (ZMM, K, M512)/[1;≤9]
VMOVSHDUP_Z (ZMM, K, ZMM)/1
VMOVSLDUP (XMM, K, M128)/[1;≤8]
VMOVSLDUP (XMM, K, XMM)/1
VMOVSLDUP (YMM, K, M256)/[1;≤9]
VMOVSLDUP (YMM, K, YMM)/1
VMOVSLDUP (ZMM, K, M512)/[1;≤9]
VMOVSLDUP (ZMM, K, ZMM)/1
VMOVSLDUP (ZMM, M512)/[≤5;≤8]
VMOVSLDUP (ZMM, ZMM)/1
VMOVSLDUP_EVEX (XMM, M128)/[≤4;≤7]
VMOVSLDUP_EVEX (XMM, XMM)/1
VMOVSLDUP_EVEX (YMM, M256)/[≤5;≤8]
VMOVSLDUP_EVEX (YMM, YMM)/1
VMOVSLDUP_Z (XMM, K, M128)/[1;≤8]
VMOVSLDUP_Z (XMM, K, XMM)/1
VMOVSLDUP_Z (YMM, K, M256)/[1;≤9]
VMOVSLDUP_Z (YMM, K, YMM)/1
VMOVSLDUP_Z (ZMM, K, M512)/[1;≤9]
VMOVSLDUP_Z (ZMM, K, ZMM)/1
VMOVSS (M32, K, XMM)/≤11
VMOVSS (XMM, K, M32)/[1;≤8]
VMOVSS (XMM, K, XMM, XMM)/1
VMOVSS_EVEX (M32, XMM)/[≤4;≤11]
VMOVSS_EVEX (XMM, M32)/[≤4;≤7]
VMOVSS_EVEX (XMM, XMM, XMM)/1
VMOVSS_Z (XMM, K, M32)/[1;≤8]
VMOVSS_Z (XMM, K, XMM, XMM)/1
VMOVUPD (M128, K, XMM)/≤11
VMOVUPD (M256, K, YMM)/≤11
VMOVUPD (M512, K, ZMM)/≤11
VMOVUPD (M512, ZMM)/[≤4;≤11]
VMOVUPD (XMM, K, M128)/[1;≤8]
VMOVUPD (XMM, K, XMM)/1
VMOVUPD (YMM, K, M256)/[1;≤9]
VMOVUPD (YMM, K, YMM)/1
VMOVUPD (ZMM, K, M512)/[1;≤9]
VMOVUPD (ZMM, K, ZMM)/1
VMOVUPD (ZMM, M512)/[≤5;≤8]
VMOVUPD (ZMM, ZMM)/[0;1]
VMOVUPD_EVEX (M128, XMM)/[≤4;≤11]
VMOVUPD_EVEX (M256, YMM)/[≤4;≤11]
VMOVUPD_EVEX (XMM, M128)/[≤4;≤7]
VMOVUPD_EVEX (XMM, XMM)/[0;1]
VMOVUPD_EVEX (YMM, M256)/[≤5;≤8]
VMOVUPD_EVEX (YMM, YMM)/[0;1]
VMOVUPD_Z (XMM, K, M128)/[1;≤8]
VMOVUPD_Z (XMM, K, XMM)/1
VMOVUPD_Z (YMM, K, M256)/[1;≤9]
VMOVUPD_Z (YMM, K, YMM)/1
VMOVUPD_Z (ZMM, K, M512)/[1;≤9]
VMOVUPD_Z (ZMM, K, ZMM)/1
VMOVUPS (M128, K, XMM)/≤11
VMOVUPS (M256, K, YMM)/≤11
VMOVUPS (M512, K, ZMM)/≤11
VMOVUPS (M512, ZMM)/[≤4;≤11]
VMOVUPS (XMM, K, M128)/[1;≤8]
VMOVUPS (XMM, K, XMM)/1
VMOVUPS (YMM, K, M256)/[1;≤9]
VMOVUPS (YMM, K, YMM)/1
VMOVUPS (ZMM, K, M512)/[1;≤9]
VMOVUPS (ZMM, K, ZMM)/1
VMOVUPS (ZMM, M512)/[≤5;≤8]
VMOVUPS (ZMM, ZMM)/[0;1]
VMOVUPS_EVEX (M128, XMM)/[≤4;≤11]
VMOVUPS_EVEX (M256, YMM)/[≤4;≤11]
VMOVUPS_EVEX (XMM, M128)/[≤4;≤7]
VMOVUPS_EVEX (XMM, XMM)/[0;1]
VMOVUPS_EVEX (YMM, M256)/[≤5;≤8]
VMOVUPS_EVEX (YMM, YMM)/[0;1]
VMOVUPS_Z (XMM, K, M128)/[1;≤8]
VMOVUPS_Z (XMM, K, XMM)/1
VMOVUPS_Z (YMM, K, M256)/[1;≤9]
VMOVUPS_Z (YMM, K, YMM)/1
VMOVUPS_Z (ZMM, K, M512)/[1;≤9]
VMOVUPS_Z (ZMM, K, ZMM)/1
VMULPD (XMM, K, XMM, M128)/[4;≤11]
VMULPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VMULPD (XMM, K, XMM, XMM)/4
VMULPD (YMM, K, YMM, M256)/[4;≤12]
VMULPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VMULPD (YMM, K, YMM, YMM)/4
VMULPD (ZMM, K, ZMM, M512)/[4;≤12]
VMULPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMULPD (ZMM, K, ZMM, ZMM)/4
VMULPD (ZMM, ZMM, M512)/[4;≤12]
VMULPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VMULPD (ZMM, ZMM, ZMM)/4
VMULPD_ER (ZMM, K, ZMM, ZMM)/4
VMULPD_ER (ZMM, ZMM, ZMM)/4
VMULPD_ER_Z (ZMM, K, ZMM, ZMM)/4
VMULPD_EVEX (XMM, XMM, M128)/[4;≤11]
VMULPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VMULPD_EVEX (XMM, XMM, XMM)/4
VMULPD_EVEX (YMM, YMM, M256)/[4;≤12]
VMULPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VMULPD_EVEX (YMM, YMM, YMM)/4
VMULPD_Z (XMM, K, XMM, M128)/[4;≤11]
VMULPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VMULPD_Z (XMM, K, XMM, XMM)/4
VMULPD_Z (YMM, K, YMM, M256)/[4;≤12]
VMULPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VMULPD_Z (YMM, K, YMM, YMM)/4
VMULPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMULPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VMULPD_Z (ZMM, K, ZMM, ZMM)/4
VMULPS (XMM, K, XMM, M128)/[4;≤11]
VMULPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VMULPS (XMM, K, XMM, XMM)/4
VMULPS (YMM, K, YMM, M256)/[4;≤12]
VMULPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VMULPS (YMM, K, YMM, YMM)/4
VMULPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMULPS (ZMM, K, ZMM, M512)/[4;≤12]
VMULPS (ZMM, K, ZMM, ZMM)/4
VMULPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VMULPS (ZMM, ZMM, M512)/[4;≤12]
VMULPS (ZMM, ZMM, ZMM)/4
VMULPS_ER (ZMM, K, ZMM, ZMM)/4
VMULPS_ER (ZMM, ZMM, ZMM)/4
VMULPS_ER_Z (ZMM, K, ZMM, ZMM)/4
VMULPS_EVEX (XMM, XMM, M128)/[4;≤11]
VMULPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VMULPS_EVEX (XMM, XMM, XMM)/4
VMULPS_EVEX (YMM, YMM, M256)/[4;≤12]
VMULPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VMULPS_EVEX (YMM, YMM, YMM)/4
VMULPS_Z (XMM, K, XMM, M128)/[4;≤11]
VMULPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VMULPS_Z (XMM, K, XMM, XMM)/4
VMULPS_Z (YMM, K, YMM, M256)/[4;≤12]
VMULPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VMULPS_Z (YMM, K, YMM, YMM)/4
VMULPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VMULPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VMULPS_Z (ZMM, K, ZMM, ZMM)/4
VMULSD (XMM, K, XMM, M64)/[4;≤11]
VMULSD (XMM, K, XMM, XMM)/4
VMULSD_ER (XMM, K, XMM, XMM)/4
VMULSD_ER_Z (XMM, K, XMM, XMM)/4
VMULSD_EVEX (XMM, XMM, M64)/[4;≤11]
VMULSD_EVEX (XMM, XMM, XMM)/4
VMULSD_EVEX_ER (XMM, XMM, XMM)/4
VMULSD_Z (XMM, K, XMM, M64)/[4;≤11]
VMULSD_Z (XMM, K, XMM, XMM)/4
VMULSS (XMM, K, XMM, M32)/[4;≤11]
VMULSS (XMM, K, XMM, XMM)/4
VMULSS_ER (XMM, K, XMM, XMM)/4
VMULSS_ER_Z (XMM, K, XMM, XMM)/4
VMULSS_EVEX (XMM, XMM, M32)/[4;≤11]
VMULSS_EVEX (XMM, XMM, XMM)/4
VMULSS_EVEX_ER (XMM, XMM, XMM)/4
VMULSS_Z (XMM, K, XMM, M32)/[4;≤11]
VMULSS_Z (XMM, K, XMM, XMM)/4
VORPD (XMM, K, XMM, M128)/[1;≤8]
VORPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VORPD (XMM, K, XMM, XMM)/1
VORPD (YMM, K, YMM, M256)/[1;≤9]
VORPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VORPD (YMM, K, YMM, YMM)/1
VORPD (ZMM, K, ZMM, M512)/[1;≤9]
VORPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VORPD (ZMM, K, ZMM, ZMM)/1
VORPD (ZMM, ZMM, M512)/[1;≤9]
VORPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VORPD (ZMM, ZMM, ZMM)/1
VORPD_EVEX (XMM, XMM, M128)/[1;≤8]
VORPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VORPD_EVEX (XMM, XMM, XMM)/1
VORPD_EVEX (YMM, YMM, M256)/[1;≤9]
VORPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VORPD_EVEX (YMM, YMM, YMM)/1
VORPD_Z (XMM, K, XMM, M128)/[1;≤8]
VORPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VORPD_Z (XMM, K, XMM, XMM)/1
VORPD_Z (YMM, K, YMM, M256)/[1;≤9]
VORPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VORPD_Z (YMM, K, YMM, YMM)/1
VORPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VORPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VORPD_Z (ZMM, K, ZMM, ZMM)/1
VORPS (XMM, K, XMM, M128)/[1;≤8]
VORPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VORPS (XMM, K, XMM, XMM)/1
VORPS (YMM, K, YMM, M256)/[1;≤9]
VORPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VORPS (YMM, K, YMM, YMM)/1
VORPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VORPS (ZMM, K, ZMM, M512)/[1;≤9]
VORPS (ZMM, K, ZMM, ZMM)/1
VORPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VORPS (ZMM, ZMM, M512)/[1;≤9]
VORPS (ZMM, ZMM, ZMM)/1
VORPS_EVEX (XMM, XMM, M128)/[1;≤8]
VORPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VORPS_EVEX (XMM, XMM, XMM)/1
VORPS_EVEX (YMM, YMM, M256)/[1;≤9]
VORPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VORPS_EVEX (YMM, YMM, YMM)/1
VORPS_Z (XMM, K, XMM, M128)/[1;≤8]
VORPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VORPS_Z (XMM, K, XMM, XMM)/1
VORPS_Z (YMM, K, YMM, M256)/[1;≤9]
VORPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VORPS_Z (YMM, K, YMM, YMM)/1
VORPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VORPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VORPS_Z (ZMM, K, ZMM, ZMM)/1
VP2INTERSECTD (R64, XMM, M128)/
VP2INTERSECTD (R64, XMM, M32_1to4)/
VP2INTERSECTD (R64, XMM, XMM)/
VP2INTERSECTD (R64, YMM, M256)/
VP2INTERSECTD (R64, YMM, M32_1to8)/
VP2INTERSECTD (R64, YMM, YMM)/
VP2INTERSECTD (R64, ZMM, M32_1to16)/
VP2INTERSECTD (R64, ZMM, M512)/
VP2INTERSECTD (R64, ZMM, ZMM)/
VP2INTERSECTQ (R64, XMM, M128)/
VP2INTERSECTQ (R64, XMM, M64_1to2)/
VP2INTERSECTQ (R64, XMM, XMM)/
VP2INTERSECTQ (R64, YMM, M256)/
VP2INTERSECTQ (R64, YMM, M64_1to4)/
VP2INTERSECTQ (R64, YMM, YMM)/
VP2INTERSECTQ (R64, ZMM, M512)/
VP2INTERSECTQ (R64, ZMM, M64_1to8)/
VP2INTERSECTQ (R64, ZMM, ZMM)/
VP4DPWSSD (ZMM, K, ZMM, M128)/
VP4DPWSSD (ZMM, ZMM, M128)/
VP4DPWSSD_Z (ZMM, K, ZMM, M128)/
VP4DPWSSDS (ZMM, K, ZMM, M128)/
VP4DPWSSDS (ZMM, ZMM, M128)/
VP4DPWSSDS_Z (ZMM, K, ZMM, M128)/
VPABSB (XMM, K, M128)/[3;≤11]
VPABSB (XMM, K, XMM)/3
VPABSB (YMM, K, M256)/[3;≤11]
VPABSB (YMM, K, YMM)/3
VPABSB (ZMM, K, M512)/[3;≤11]
VPABSB (ZMM, K, ZMM)/3
VPABSB (ZMM, M512)/[≤6;≤9]
VPABSB (ZMM, ZMM)/1
VPABSB_EVEX (XMM, M128)/[≤5;≤8]
VPABSB_EVEX (XMM, XMM)/1
VPABSB_EVEX (YMM, M256)/[≤6;≤9]
VPABSB_EVEX (YMM, YMM)/1
VPABSB_Z (XMM, K, M128)/[3;≤11]
VPABSB_Z (XMM, K, XMM)/3
VPABSB_Z (YMM, K, M256)/[3;≤11]
VPABSB_Z (YMM, K, YMM)/3
VPABSB_Z (ZMM, K, M512)/[3;≤11]
VPABSB_Z (ZMM, K, ZMM)/3
VPABSD (XMM, K, M128)/[1;≤8]
VPABSD (XMM, K, M32_1to4)/[1;≤8]
VPABSD (XMM, K, XMM)/1
VPABSD (YMM, K, M256)/[1;≤9]
VPABSD (YMM, K, M32_1to8)/[1;≤9]
VPABSD (YMM, K, YMM)/1
VPABSD (ZMM, K, M32_1to16)/[1;≤9]
VPABSD (ZMM, K, M512)/[1;≤9]
VPABSD (ZMM, K, ZMM)/1
VPABSD (ZMM, M32_1to16)/[≤6;≤9]
VPABSD (ZMM, M512)/[≤6;≤9]
VPABSD (ZMM, ZMM)/1
VPABSD_EVEX (XMM, M128)/[≤5;≤8]
VPABSD_EVEX (XMM, M32_1to4)/[≤5;≤8]
VPABSD_EVEX (XMM, XMM)/1
VPABSD_EVEX (YMM, M256)/[≤6;≤9]
VPABSD_EVEX (YMM, M32_1to8)/[≤6;≤9]
VPABSD_EVEX (YMM, YMM)/1
VPABSD_Z (XMM, K, M128)/[1;≤8]
VPABSD_Z (XMM, K, M32_1to4)/[1;≤8]
VPABSD_Z (XMM, K, XMM)/1
VPABSD_Z (YMM, K, M256)/[1;≤9]
VPABSD_Z (YMM, K, M32_1to8)/[1;≤9]
VPABSD_Z (YMM, K, YMM)/1
VPABSD_Z (ZMM, K, M32_1to16)/[1;≤9]
VPABSD_Z (ZMM, K, M512)/[1;≤9]
VPABSD_Z (ZMM, K, ZMM)/1
VPABSQ (XMM, K, M128)/[1;≤8]
VPABSQ (XMM, K, M64_1to2)/[1;≤8]
VPABSQ (XMM, K, XMM)/1
VPABSQ (XMM, M128)/[≤5;≤8]
VPABSQ (XMM, M64_1to2)/[≤5;≤8]
VPABSQ (XMM, XMM)/1
VPABSQ (YMM, K, M256)/[1;≤9]
VPABSQ (YMM, K, M64_1to4)/[1;≤9]
VPABSQ (YMM, K, YMM)/1
VPABSQ (YMM, M256)/[≤6;≤9]
VPABSQ (YMM, M64_1to4)/[≤6;≤9]
VPABSQ (YMM, YMM)/1
VPABSQ (ZMM, K, M512)/[1;≤9]
VPABSQ (ZMM, K, M64_1to8)/[1;≤9]
VPABSQ (ZMM, K, ZMM)/1
VPABSQ (ZMM, M512)/[≤6;≤9]
VPABSQ (ZMM, M64_1to8)/[≤6;≤9]
VPABSQ (ZMM, ZMM)/1
VPABSQ_Z (XMM, K, M128)/[1;≤8]
VPABSQ_Z (XMM, K, M64_1to2)/[1;≤8]
VPABSQ_Z (XMM, K, XMM)/1
VPABSQ_Z (YMM, K, M256)/[1;≤9]
VPABSQ_Z (YMM, K, M64_1to4)/[1;≤9]
VPABSQ_Z (YMM, K, YMM)/1
VPABSQ_Z (ZMM, K, M512)/[1;≤9]
VPABSQ_Z (ZMM, K, M64_1to8)/[1;≤9]
VPABSQ_Z (ZMM, K, ZMM)/1
VPABSW (XMM, K, M128)/[3;≤11]
VPABSW (XMM, K, XMM)/3
VPABSW (YMM, K, M256)/[3;≤11]
VPABSW (YMM, K, YMM)/3
VPABSW (ZMM, K, M512)/[3;≤11]
VPABSW (ZMM, K, ZMM)/3
VPABSW (ZMM, M512)/[≤6;≤9]
VPABSW (ZMM, ZMM)/1
VPABSW_EVEX (XMM, M128)/[≤5;≤8]
VPABSW_EVEX (XMM, XMM)/1
VPABSW_EVEX (YMM, M256)/[≤6;≤9]
VPABSW_EVEX (YMM, YMM)/1
VPABSW_Z (XMM, K, M128)/[3;≤11]
VPABSW_Z (XMM, K, XMM)/3
VPABSW_Z (YMM, K, M256)/[3;≤11]
VPABSW_Z (YMM, K, YMM)/3
VPABSW_Z (ZMM, K, M512)/[3;≤11]
VPABSW_Z (ZMM, K, ZMM)/3
VPACKSSDW (XMM, K, XMM, M128)/[5;≤13]
VPACKSSDW (XMM, K, XMM, M32_1to4)/[5;≤13]
VPACKSSDW (XMM, K, XMM, XMM)/5
VPACKSSDW (YMM, K, YMM, M256)/[5;≤13]
VPACKSSDW (YMM, K, YMM, M32_1to8)/[5;≤13]
VPACKSSDW (YMM, K, YMM, YMM)/5
VPACKSSDW (ZMM, K, ZMM, M32_1to16)/[5;≤13]
VPACKSSDW (ZMM, K, ZMM, M512)/[5;≤13]
VPACKSSDW (ZMM, K, ZMM, ZMM)/5
VPACKSSDW (ZMM, ZMM, M32_1to16)/[3;≤11]
VPACKSSDW (ZMM, ZMM, M512)/[3;≤11]
VPACKSSDW (ZMM, ZMM, ZMM)/3
VPACKSSDW_EVEX (XMM, XMM, M128)/[3;≤10]
VPACKSSDW_EVEX (XMM, XMM, M32_1to4)/[3;≤10]
VPACKSSDW_EVEX (XMM, XMM, XMM)/3
VPACKSSDW_EVEX (YMM, YMM, M256)/[3;≤11]
VPACKSSDW_EVEX (YMM, YMM, M32_1to8)/[3;≤11]
VPACKSSDW_EVEX (YMM, YMM, YMM)/3
VPACKSSDW_Z (XMM, K, XMM, M128)/[5;≤13]
VPACKSSDW_Z (XMM, K, XMM, M32_1to4)/[5;≤13]
VPACKSSDW_Z (XMM, K, XMM, XMM)/5
VPACKSSDW_Z (YMM, K, YMM, M256)/[5;≤13]
VPACKSSDW_Z (YMM, K, YMM, M32_1to8)/[5;≤13]
VPACKSSDW_Z (YMM, K, YMM, YMM)/5
VPACKSSDW_Z (ZMM, K, ZMM, M32_1to16)/[5;≤13]
VPACKSSDW_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPACKSSDW_Z (ZMM, K, ZMM, ZMM)/5
VPACKSSWB (XMM, K, XMM, M128)/[5;≤13]
VPACKSSWB (XMM, K, XMM, XMM)/5
VPACKSSWB (YMM, K, YMM, M256)/[5;≤13]
VPACKSSWB (YMM, K, YMM, YMM)/5
VPACKSSWB (ZMM, K, ZMM, M512)/[5;≤13]
VPACKSSWB (ZMM, K, ZMM, ZMM)/5
VPACKSSWB (ZMM, ZMM, M512)/[3;≤11]
VPACKSSWB (ZMM, ZMM, ZMM)/3
VPACKSSWB_EVEX (XMM, XMM, M128)/[3;≤10]
VPACKSSWB_EVEX (XMM, XMM, XMM)/3
VPACKSSWB_EVEX (YMM, YMM, M256)/[3;≤11]
VPACKSSWB_EVEX (YMM, YMM, YMM)/3
VPACKSSWB_Z (XMM, K, XMM, M128)/[5;≤13]
VPACKSSWB_Z (XMM, K, XMM, XMM)/5
VPACKSSWB_Z (YMM, K, YMM, M256)/[5;≤13]
VPACKSSWB_Z (YMM, K, YMM, YMM)/5
VPACKSSWB_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPACKSSWB_Z (ZMM, K, ZMM, ZMM)/5
VPACKUSDW (XMM, K, XMM, M128)/[5;≤13]
VPACKUSDW (XMM, K, XMM, M32_1to4)/[5;≤13]
VPACKUSDW (XMM, K, XMM, XMM)/5
VPACKUSDW (YMM, K, YMM, M256)/[5;≤13]
VPACKUSDW (YMM, K, YMM, M32_1to8)/[5;≤13]
VPACKUSDW (YMM, K, YMM, YMM)/5
VPACKUSDW (ZMM, K, ZMM, M32_1to16)/[5;≤13]
VPACKUSDW (ZMM, K, ZMM, M512)/[5;≤13]
VPACKUSDW (ZMM, K, ZMM, ZMM)/5
VPACKUSDW (ZMM, ZMM, M32_1to16)/[3;≤11]
VPACKUSDW (ZMM, ZMM, M512)/[3;≤11]
VPACKUSDW (ZMM, ZMM, ZMM)/3
VPACKUSDW_EVEX (XMM, XMM, M128)/[3;≤10]
VPACKUSDW_EVEX (XMM, XMM, M32_1to4)/[3;≤10]
VPACKUSDW_EVEX (XMM, XMM, XMM)/3
VPACKUSDW_EVEX (YMM, YMM, M256)/[3;≤11]
VPACKUSDW_EVEX (YMM, YMM, M32_1to8)/[3;≤11]
VPACKUSDW_EVEX (YMM, YMM, YMM)/3
VPACKUSDW_Z (XMM, K, XMM, M128)/[5;≤13]
VPACKUSDW_Z (XMM, K, XMM, M32_1to4)/[5;≤13]
VPACKUSDW_Z (XMM, K, XMM, XMM)/5
VPACKUSDW_Z (YMM, K, YMM, M256)/[5;≤13]
VPACKUSDW_Z (YMM, K, YMM, M32_1to8)/[5;≤13]
VPACKUSDW_Z (YMM, K, YMM, YMM)/5
VPACKUSDW_Z (ZMM, K, ZMM, M32_1to16)/[5;≤13]
VPACKUSDW_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPACKUSDW_Z (ZMM, K, ZMM, ZMM)/5
VPACKUSWB (XMM, K, XMM, M128)/[5;≤13]
VPACKUSWB (XMM, K, XMM, XMM)/5
VPACKUSWB (YMM, K, YMM, M256)/[5;≤13]
VPACKUSWB (YMM, K, YMM, YMM)/5
VPACKUSWB (ZMM, K, ZMM, M512)/[5;≤13]
VPACKUSWB (ZMM, K, ZMM, ZMM)/5
VPACKUSWB (ZMM, ZMM, M512)/[3;≤11]
VPACKUSWB (ZMM, ZMM, ZMM)/3
VPACKUSWB_EVEX (XMM, XMM, M128)/[3;≤10]
VPACKUSWB_EVEX (XMM, XMM, XMM)/3
VPACKUSWB_EVEX (YMM, YMM, M256)/[3;≤11]
VPACKUSWB_EVEX (YMM, YMM, YMM)/3
VPACKUSWB_Z (XMM, K, XMM, M128)/[5;≤13]
VPACKUSWB_Z (XMM, K, XMM, XMM)/5
VPACKUSWB_Z (YMM, K, YMM, M256)/[5;≤13]
VPACKUSWB_Z (YMM, K, YMM, YMM)/5
VPACKUSWB_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPACKUSWB_Z (ZMM, K, ZMM, ZMM)/5
VPADDB (XMM, K, XMM, M128)/[3;≤11]
VPADDB (XMM, K, XMM, XMM)/3
VPADDB (YMM, K, YMM, M256)/[3;≤11]
VPADDB (YMM, K, YMM, YMM)/3
VPADDB (ZMM, K, ZMM, M512)/[3;≤11]
VPADDB (ZMM, K, ZMM, ZMM)/3
VPADDB (ZMM, ZMM, M512)/[1;≤9]
VPADDB (ZMM, ZMM, ZMM)/1
VPADDB_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDB_EVEX (XMM, XMM, XMM)/1
VPADDB_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDB_EVEX (YMM, YMM, YMM)/1
VPADDB_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDB_Z (XMM, K, XMM, XMM)/3
VPADDB_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDB_Z (YMM, K, YMM, YMM)/3
VPADDB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDB_Z (ZMM, K, ZMM, ZMM)/3
VPADDD (XMM, K, XMM, M128)/[1;≤8]
VPADDD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPADDD (XMM, K, XMM, XMM)/1
VPADDD (YMM, K, YMM, M256)/[1;≤9]
VPADDD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPADDD (YMM, K, YMM, YMM)/1
VPADDD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPADDD (ZMM, K, ZMM, M512)/[1;≤9]
VPADDD (ZMM, K, ZMM, ZMM)/1
VPADDD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPADDD (ZMM, ZMM, M512)/[1;≤9]
VPADDD (ZMM, ZMM, ZMM)/1
VPADDD_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPADDD_EVEX (XMM, XMM, XMM)/1
VPADDD_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPADDD_EVEX (YMM, YMM, YMM)/1
VPADDD_Z (XMM, K, XMM, M128)/[1;≤8]
VPADDD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPADDD_Z (XMM, K, XMM, XMM)/1
VPADDD_Z (YMM, K, YMM, M256)/[1;≤9]
VPADDD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPADDD_Z (YMM, K, YMM, YMM)/1
VPADDD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPADDD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPADDD_Z (ZMM, K, ZMM, ZMM)/1
VPADDQ (XMM, K, XMM, M128)/[1;≤8]
VPADDQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPADDQ (XMM, K, XMM, XMM)/1
VPADDQ (YMM, K, YMM, M256)/[1;≤9]
VPADDQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPADDQ (YMM, K, YMM, YMM)/1
VPADDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPADDQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPADDQ (ZMM, K, ZMM, ZMM)/1
VPADDQ (ZMM, ZMM, M512)/[1;≤9]
VPADDQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPADDQ (ZMM, ZMM, ZMM)/1
VPADDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPADDQ_EVEX (XMM, XMM, XMM)/1
VPADDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPADDQ_EVEX (YMM, YMM, YMM)/1
VPADDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPADDQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPADDQ_Z (XMM, K, XMM, XMM)/1
VPADDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPADDQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPADDQ_Z (YMM, K, YMM, YMM)/1
VPADDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPADDQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPADDQ_Z (ZMM, K, ZMM, ZMM)/1
VPADDSB (XMM, K, XMM, M128)/[3;≤11]
VPADDSB (XMM, K, XMM, XMM)/3
VPADDSB (YMM, K, YMM, M256)/[3;≤11]
VPADDSB (YMM, K, YMM, YMM)/3
VPADDSB (ZMM, K, ZMM, M512)/[3;≤11]
VPADDSB (ZMM, K, ZMM, ZMM)/3
VPADDSB (ZMM, ZMM, M512)/[1;≤9]
VPADDSB (ZMM, ZMM, ZMM)/1
VPADDSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDSB_EVEX (XMM, XMM, XMM)/1
VPADDSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDSB_EVEX (YMM, YMM, YMM)/1
VPADDSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDSB_Z (XMM, K, XMM, XMM)/3
VPADDSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDSB_Z (YMM, K, YMM, YMM)/3
VPADDSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDSB_Z (ZMM, K, ZMM, ZMM)/3
VPADDSW (XMM, K, XMM, M128)/[3;≤11]
VPADDSW (XMM, K, XMM, XMM)/3
VPADDSW (YMM, K, YMM, M256)/[3;≤11]
VPADDSW (YMM, K, YMM, YMM)/3
VPADDSW (ZMM, K, ZMM, M512)/[3;≤11]
VPADDSW (ZMM, K, ZMM, ZMM)/3
VPADDSW (ZMM, ZMM, M512)/[1;≤9]
VPADDSW (ZMM, ZMM, ZMM)/1
VPADDSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDSW_EVEX (XMM, XMM, XMM)/1
VPADDSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDSW_EVEX (YMM, YMM, YMM)/1
VPADDSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDSW_Z (XMM, K, XMM, XMM)/3
VPADDSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDSW_Z (YMM, K, YMM, YMM)/3
VPADDSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDSW_Z (ZMM, K, ZMM, ZMM)/3
VPADDUSB (XMM, K, XMM, M128)/[3;≤11]
VPADDUSB (XMM, K, XMM, XMM)/3
VPADDUSB (YMM, K, YMM, M256)/[3;≤11]
VPADDUSB (YMM, K, YMM, YMM)/3
VPADDUSB (ZMM, K, ZMM, M512)/[3;≤11]
VPADDUSB (ZMM, K, ZMM, ZMM)/3
VPADDUSB (ZMM, ZMM, M512)/[1;≤9]
VPADDUSB (ZMM, ZMM, ZMM)/1
VPADDUSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDUSB_EVEX (XMM, XMM, XMM)/1
VPADDUSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDUSB_EVEX (YMM, YMM, YMM)/1
VPADDUSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDUSB_Z (XMM, K, XMM, XMM)/3
VPADDUSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDUSB_Z (YMM, K, YMM, YMM)/3
VPADDUSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDUSB_Z (ZMM, K, ZMM, ZMM)/3
VPADDUSW (XMM, K, XMM, M128)/[3;≤11]
VPADDUSW (XMM, K, XMM, XMM)/3
VPADDUSW (YMM, K, YMM, M256)/[3;≤11]
VPADDUSW (YMM, K, YMM, YMM)/3
VPADDUSW (ZMM, K, ZMM, M512)/[3;≤11]
VPADDUSW (ZMM, K, ZMM, ZMM)/3
VPADDUSW (ZMM, ZMM, M512)/[1;≤9]
VPADDUSW (ZMM, ZMM, ZMM)/1
VPADDUSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDUSW_EVEX (XMM, XMM, XMM)/1
VPADDUSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDUSW_EVEX (YMM, YMM, YMM)/1
VPADDUSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDUSW_Z (XMM, K, XMM, XMM)/3
VPADDUSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDUSW_Z (YMM, K, YMM, YMM)/3
VPADDUSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDUSW_Z (ZMM, K, ZMM, ZMM)/3
VPADDW (XMM, K, XMM, M128)/[3;≤11]
VPADDW (XMM, K, XMM, XMM)/3
VPADDW (YMM, K, YMM, M256)/[3;≤11]
VPADDW (YMM, K, YMM, YMM)/3
VPADDW (ZMM, K, ZMM, M512)/[3;≤11]
VPADDW (ZMM, K, ZMM, ZMM)/3
VPADDW (ZMM, ZMM, M512)/[1;≤9]
VPADDW (ZMM, ZMM, ZMM)/1
VPADDW_EVEX (XMM, XMM, M128)/[1;≤8]
VPADDW_EVEX (XMM, XMM, XMM)/1
VPADDW_EVEX (YMM, YMM, M256)/[1;≤9]
VPADDW_EVEX (YMM, YMM, YMM)/1
VPADDW_Z (XMM, K, XMM, M128)/[3;≤11]
VPADDW_Z (XMM, K, XMM, XMM)/3
VPADDW_Z (YMM, K, YMM, M256)/[3;≤11]
VPADDW_Z (YMM, K, YMM, YMM)/3
VPADDW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPADDW_Z (ZMM, K, ZMM, ZMM)/3
VPALIGNR (XMM, K, XMM, M128, I8)/[3;≤11]
VPALIGNR (XMM, K, XMM, XMM, I8)/3
VPALIGNR (YMM, K, YMM, M256, I8)/[3;≤11]
VPALIGNR (YMM, K, YMM, YMM, I8)/3
VPALIGNR (ZMM, K, ZMM, M512, I8)/[3;≤11]
VPALIGNR (ZMM, K, ZMM, ZMM, I8)/3
VPALIGNR (ZMM, ZMM, M512, I8)/[1;≤9]
VPALIGNR (ZMM, ZMM, ZMM, I8)/1
VPALIGNR_EVEX (XMM, XMM, M128, I8)/[1;≤8]
VPALIGNR_EVEX (XMM, XMM, XMM, I8)/1
VPALIGNR_EVEX (YMM, YMM, M256, I8)/[1;≤9]
VPALIGNR_EVEX (YMM, YMM, YMM, I8)/1
VPALIGNR_Z (XMM, K, XMM, M128, I8)/[3;≤11]
VPALIGNR_Z (XMM, K, XMM, XMM, I8)/3
VPALIGNR_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VPALIGNR_Z (YMM, K, YMM, YMM, I8)/3
VPALIGNR_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VPALIGNR_Z (ZMM, K, ZMM, ZMM, I8)/3
VPANDD (XMM, K, XMM, M128)/[1;≤8]
VPANDD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPANDD (XMM, K, XMM, XMM)/1
VPANDD (XMM, XMM, M128)/[1;≤8]
VPANDD (XMM, XMM, M32_1to4)/[1;≤8]
VPANDD (XMM, XMM, XMM)/1
VPANDD (YMM, K, YMM, M256)/[1;≤9]
VPANDD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPANDD (YMM, K, YMM, YMM)/1
VPANDD (YMM, YMM, M256)/[1;≤9]
VPANDD (YMM, YMM, M32_1to8)/[1;≤9]
VPANDD (YMM, YMM, YMM)/1
VPANDD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPANDD (ZMM, K, ZMM, M512)/[1;≤9]
VPANDD (ZMM, K, ZMM, ZMM)/1
VPANDD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPANDD (ZMM, ZMM, M512)/[1;≤9]
VPANDD (ZMM, ZMM, ZMM)/1
VPANDD_Z (XMM, K, XMM, M128)/[1;≤8]
VPANDD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPANDD_Z (XMM, K, XMM, XMM)/1
VPANDD_Z (YMM, K, YMM, M256)/[1;≤9]
VPANDD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPANDD_Z (YMM, K, YMM, YMM)/1
VPANDD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPANDD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPANDD_Z (ZMM, K, ZMM, ZMM)/1
VPANDND (XMM, K, XMM, M128)/[1;≤8]
VPANDND (XMM, K, XMM, M32_1to4)/[1;≤8]
VPANDND (XMM, K, XMM, XMM)/1
VPANDND (XMM, XMM, M128)/[1;≤8]
VPANDND (XMM, XMM, M32_1to4)/[1;≤8]
VPANDND (XMM, XMM, XMM)/1
VPANDND (YMM, K, YMM, M256)/[1;≤9]
VPANDND (YMM, K, YMM, M32_1to8)/[1;≤9]
VPANDND (YMM, K, YMM, YMM)/1
VPANDND (YMM, YMM, M256)/[1;≤9]
VPANDND (YMM, YMM, M32_1to8)/[1;≤9]
VPANDND (YMM, YMM, YMM)/1
VPANDND (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPANDND (ZMM, K, ZMM, M512)/[1;≤9]
VPANDND (ZMM, K, ZMM, ZMM)/1
VPANDND (ZMM, ZMM, M32_1to16)/[1;≤9]
VPANDND (ZMM, ZMM, M512)/[1;≤9]
VPANDND (ZMM, ZMM, ZMM)/1
VPANDND_Z (XMM, K, XMM, M128)/[1;≤8]
VPANDND_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPANDND_Z (XMM, K, XMM, XMM)/1
VPANDND_Z (YMM, K, YMM, M256)/[1;≤9]
VPANDND_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPANDND_Z (YMM, K, YMM, YMM)/1
VPANDND_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPANDND_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPANDND_Z (ZMM, K, ZMM, ZMM)/1
VPANDNQ (XMM, K, XMM, M128)/[1;≤8]
VPANDNQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPANDNQ (XMM, K, XMM, XMM)/1
VPANDNQ (XMM, XMM, M128)/[1;≤8]
VPANDNQ (XMM, XMM, M64_1to2)/[1;≤8]
VPANDNQ (XMM, XMM, XMM)/1
VPANDNQ (YMM, K, YMM, M256)/[1;≤9]
VPANDNQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPANDNQ (YMM, K, YMM, YMM)/1
VPANDNQ (YMM, YMM, M256)/[1;≤9]
VPANDNQ (YMM, YMM, M64_1to4)/[1;≤9]
VPANDNQ (YMM, YMM, YMM)/1
VPANDNQ (ZMM, K, ZMM, M512)/[1;≤9]
VPANDNQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPANDNQ (ZMM, K, ZMM, ZMM)/1
VPANDNQ (ZMM, ZMM, M512)/[1;≤9]
VPANDNQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPANDNQ (ZMM, ZMM, ZMM)/1
VPANDNQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPANDNQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPANDNQ_Z (XMM, K, XMM, XMM)/1
VPANDNQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPANDNQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPANDNQ_Z (YMM, K, YMM, YMM)/1
VPANDNQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPANDNQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPANDNQ_Z (ZMM, K, ZMM, ZMM)/1
VPANDQ (XMM, K, XMM, M128)/[1;≤8]
VPANDQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPANDQ (XMM, K, XMM, XMM)/1
VPANDQ (XMM, XMM, M128)/[1;≤8]
VPANDQ (XMM, XMM, M64_1to2)/[1;≤8]
VPANDQ (XMM, XMM, XMM)/1
VPANDQ (YMM, K, YMM, M256)/[1;≤9]
VPANDQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPANDQ (YMM, K, YMM, YMM)/1
VPANDQ (YMM, YMM, M256)/[1;≤9]
VPANDQ (YMM, YMM, M64_1to4)/[1;≤9]
VPANDQ (YMM, YMM, YMM)/1
VPANDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPANDQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPANDQ (ZMM, K, ZMM, ZMM)/1
VPANDQ (ZMM, ZMM, M512)/[1;≤9]
VPANDQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPANDQ (ZMM, ZMM, ZMM)/1
VPANDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPANDQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPANDQ_Z (XMM, K, XMM, XMM)/1
VPANDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPANDQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPANDQ_Z (YMM, K, YMM, YMM)/1
VPANDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPANDQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPANDQ_Z (ZMM, K, ZMM, ZMM)/1
VPAVGB (XMM, K, XMM, M128)/[3;≤11]
VPAVGB (XMM, K, XMM, XMM)/3
VPAVGB (YMM, K, YMM, M256)/[3;≤11]
VPAVGB (YMM, K, YMM, YMM)/3
VPAVGB (ZMM, K, ZMM, M512)/[3;≤11]
VPAVGB (ZMM, K, ZMM, ZMM)/3
VPAVGB (ZMM, ZMM, M512)/[1;≤9]
VPAVGB (ZMM, ZMM, ZMM)/1
VPAVGB_EVEX (XMM, XMM, M128)/[1;≤8]
VPAVGB_EVEX (XMM, XMM, XMM)/1
VPAVGB_EVEX (YMM, YMM, M256)/[1;≤9]
VPAVGB_EVEX (YMM, YMM, YMM)/1
VPAVGB_Z (XMM, K, XMM, M128)/[3;≤11]
VPAVGB_Z (XMM, K, XMM, XMM)/3
VPAVGB_Z (YMM, K, YMM, M256)/[3;≤11]
VPAVGB_Z (YMM, K, YMM, YMM)/3
VPAVGB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPAVGB_Z (ZMM, K, ZMM, ZMM)/3
VPAVGW (XMM, K, XMM, M128)/[3;≤11]
VPAVGW (XMM, K, XMM, XMM)/3
VPAVGW (YMM, K, YMM, M256)/[3;≤11]
VPAVGW (YMM, K, YMM, YMM)/3
VPAVGW (ZMM, K, ZMM, M512)/[3;≤11]
VPAVGW (ZMM, K, ZMM, ZMM)/3
VPAVGW (ZMM, ZMM, M512)/[1;≤9]
VPAVGW (ZMM, ZMM, ZMM)/1
VPAVGW_EVEX (XMM, XMM, M128)/[1;≤8]
VPAVGW_EVEX (XMM, XMM, XMM)/1
VPAVGW_EVEX (YMM, YMM, M256)/[1;≤9]
VPAVGW_EVEX (YMM, YMM, YMM)/1
VPAVGW_Z (XMM, K, XMM, M128)/[3;≤11]
VPAVGW_Z (XMM, K, XMM, XMM)/3
VPAVGW_Z (YMM, K, YMM, M256)/[3;≤11]
VPAVGW_Z (YMM, K, YMM, YMM)/3
VPAVGW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPAVGW_Z (ZMM, K, ZMM, ZMM)/3
VPBLENDMB (XMM, K, XMM, M128)/[0;≤11]
VPBLENDMB (XMM, K, XMM, XMM)/[0;3]
VPBLENDMB (XMM, XMM, M128)/[1;≤8]
VPBLENDMB (XMM, XMM, XMM)/1
VPBLENDMB (YMM, K, YMM, M256)/[0;≤11]
VPBLENDMB (YMM, K, YMM, YMM)/[0;3]
VPBLENDMB (YMM, YMM, M256)/[1;≤9]
VPBLENDMB (YMM, YMM, YMM)/1
VPBLENDMB (ZMM, K, ZMM, M512)/[0;≤11]
VPBLENDMB (ZMM, K, ZMM, ZMM)/[0;3]
VPBLENDMB (ZMM, ZMM, M512)/[1;≤9]
VPBLENDMB (ZMM, ZMM, ZMM)/1
VPBLENDMB_Z (XMM, K, XMM, M128)/[3;≤11]
VPBLENDMB_Z (XMM, K, XMM, XMM)/3
VPBLENDMB_Z (YMM, K, YMM, M256)/[3;≤11]
VPBLENDMB_Z (YMM, K, YMM, YMM)/3
VPBLENDMB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPBLENDMB_Z (ZMM, K, ZMM, ZMM)/3
VPBLENDMD (XMM, K, XMM, M128)/[0;≤8]
VPBLENDMD (XMM, K, XMM, M32_1to4)/[0;≤8]
VPBLENDMD (XMM, K, XMM, XMM)/[0;1]
VPBLENDMD (XMM, XMM, M128)/[1;≤8]
VPBLENDMD (XMM, XMM, M32_1to4)/[1;≤8]
VPBLENDMD (XMM, XMM, XMM)/1
VPBLENDMD (YMM, K, YMM, M256)/[0;≤9]
VPBLENDMD (YMM, K, YMM, M32_1to8)/[0;≤9]
VPBLENDMD (YMM, K, YMM, YMM)/[0;1]
VPBLENDMD (YMM, YMM, M256)/[1;≤9]
VPBLENDMD (YMM, YMM, M32_1to8)/[1;≤9]
VPBLENDMD (YMM, YMM, YMM)/1
VPBLENDMD (ZMM, K, ZMM, M32_1to16)/[0;≤9]
VPBLENDMD (ZMM, K, ZMM, M512)/[0;≤9]
VPBLENDMD (ZMM, K, ZMM, ZMM)/[0;1]
VPBLENDMD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPBLENDMD (ZMM, ZMM, M512)/[1;≤9]
VPBLENDMD (ZMM, ZMM, ZMM)/1
VPBLENDMD_Z (XMM, K, XMM, M128)/[1;≤8]
VPBLENDMD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPBLENDMD_Z (XMM, K, XMM, XMM)/1
VPBLENDMD_Z (YMM, K, YMM, M256)/[1;≤9]
VPBLENDMD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPBLENDMD_Z (YMM, K, YMM, YMM)/1
VPBLENDMD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPBLENDMD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPBLENDMD_Z (ZMM, K, ZMM, ZMM)/1
VPBLENDMQ (XMM, K, XMM, M128)/[0;≤8]
VPBLENDMQ (XMM, K, XMM, M64_1to2)/[0;≤8]
VPBLENDMQ (XMM, K, XMM, XMM)/[0;1]
VPBLENDMQ (XMM, XMM, M128)/[1;≤8]
VPBLENDMQ (XMM, XMM, M64_1to2)/[1;≤8]
VPBLENDMQ (XMM, XMM, XMM)/1
VPBLENDMQ (YMM, K, YMM, M256)/[0;≤9]
VPBLENDMQ (YMM, K, YMM, M64_1to4)/[0;≤9]
VPBLENDMQ (YMM, K, YMM, YMM)/[0;1]
VPBLENDMQ (YMM, YMM, M256)/[1;≤9]
VPBLENDMQ (YMM, YMM, M64_1to4)/[1;≤9]
VPBLENDMQ (YMM, YMM, YMM)/1
VPBLENDMQ (ZMM, K, ZMM, M512)/[0;≤9]
VPBLENDMQ (ZMM, K, ZMM, M64_1to8)/[0;≤9]
VPBLENDMQ (ZMM, K, ZMM, ZMM)/[0;1]
VPBLENDMQ (ZMM, ZMM, M512)/[1;≤9]
VPBLENDMQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPBLENDMQ (ZMM, ZMM, ZMM)/1
VPBLENDMQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPBLENDMQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPBLENDMQ_Z (XMM, K, XMM, XMM)/1
VPBLENDMQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPBLENDMQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPBLENDMQ_Z (YMM, K, YMM, YMM)/1
VPBLENDMQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPBLENDMQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPBLENDMQ_Z (ZMM, K, ZMM, ZMM)/1
VPBLENDMW (XMM, K, XMM, M128)/[0;≤11]
VPBLENDMW (XMM, K, XMM, XMM)/[0;3]
VPBLENDMW (XMM, XMM, M128)/[1;≤8]
VPBLENDMW (XMM, XMM, XMM)/1
VPBLENDMW (YMM, K, YMM, M256)/[0;≤11]
VPBLENDMW (YMM, K, YMM, YMM)/[0;3]
VPBLENDMW (YMM, YMM, M256)/[1;≤9]
VPBLENDMW (YMM, YMM, YMM)/1
VPBLENDMW (ZMM, K, ZMM, M512)/[0;≤11]
VPBLENDMW (ZMM, K, ZMM, ZMM)/[0;3]
VPBLENDMW (ZMM, ZMM, M512)/[1;≤9]
VPBLENDMW (ZMM, ZMM, ZMM)/1
VPBLENDMW_Z (XMM, K, XMM, M128)/[3;≤11]
VPBLENDMW_Z (XMM, K, XMM, XMM)/3
VPBLENDMW_Z (YMM, K, YMM, M256)/[3;≤11]
VPBLENDMW_Z (YMM, K, YMM, YMM)/3
VPBLENDMW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPBLENDMW_Z (ZMM, K, ZMM, ZMM)/3
VPBROADCASTB (XMM, K, M8)/[3;≤11]
VPBROADCASTB (XMM, K, R32)/[3;≤5]
VPBROADCASTB (XMM, K, XMM)/3
VPBROADCASTB (YMM, K, M8)/[3;≤11]
VPBROADCASTB (YMM, K, R32)/[3;≤5]
VPBROADCASTB (YMM, K, XMM)/5
VPBROADCASTB (ZMM, K, M8)/[3;≤11]
VPBROADCASTB (ZMM, K, R32)/[3;≤5]
VPBROADCASTB (ZMM, K, XMM)/5
VPBROADCASTB (ZMM, M8)/[≤6;≤9]
VPBROADCASTB (ZMM, R32)/≤5
VPBROADCASTB (ZMM, XMM)/3
VPBROADCASTB_EVEX (XMM, M8)/[≤5;≤8]
VPBROADCASTB_EVEX (XMM, R32)/≤5
VPBROADCASTB_EVEX (XMM, XMM)/1
VPBROADCASTB_EVEX (YMM, M8)/[≤6;≤9]
VPBROADCASTB_EVEX (YMM, R32)/≤5
VPBROADCASTB_EVEX (YMM, XMM)/3
VPBROADCASTB_Z (XMM, K, M8)/[3;≤11]
VPBROADCASTB_Z (XMM, K, R32)/[3;≤5]
VPBROADCASTB_Z (XMM, K, XMM)/3
VPBROADCASTB_Z (YMM, K, M8)/[3;≤11]
VPBROADCASTB_Z (YMM, K, R32)/[3;≤5]
VPBROADCASTB_Z (YMM, K, XMM)/5
VPBROADCASTB_Z (ZMM, K, M8)/[3;≤11]
VPBROADCASTB_Z (ZMM, K, R32)/[3;≤5]
VPBROADCASTB_Z (ZMM, K, XMM)/5
VPBROADCASTD (XMM, K, M32)/[1;≤8]
VPBROADCASTD (XMM, K, R32)/[3;≤5]
VPBROADCASTD (XMM, K, XMM)/1
VPBROADCASTD (YMM, K, M32)/[1;≤9]
VPBROADCASTD (YMM, K, R32)/[3;≤5]
VPBROADCASTD (YMM, K, XMM)/3
VPBROADCASTD (ZMM, K, M32)/[1;≤9]
VPBROADCASTD (ZMM, K, R32)/[3;≤5]
VPBROADCASTD (ZMM, K, XMM)/3
VPBROADCASTD (ZMM, M32)/[≤5;≤8]
VPBROADCASTD (ZMM, R32)/≤5
VPBROADCASTD (ZMM, XMM)/3
VPBROADCASTD_EVEX (XMM, M32)/[≤4;≤7]
VPBROADCASTD_EVEX (XMM, R32)/≤5
VPBROADCASTD_EVEX (XMM, XMM)/1
VPBROADCASTD_EVEX (YMM, M32)/[≤5;≤8]
VPBROADCASTD_EVEX (YMM, R32)/≤5
VPBROADCASTD_EVEX (YMM, XMM)/3
VPBROADCASTD_Z (XMM, K, M32)/[1;≤8]
VPBROADCASTD_Z (XMM, K, R32)/[3;≤5]
VPBROADCASTD_Z (XMM, K, XMM)/1
VPBROADCASTD_Z (YMM, K, M32)/[1;≤9]
VPBROADCASTD_Z (YMM, K, R32)/[3;≤5]
VPBROADCASTD_Z (YMM, K, XMM)/3
VPBROADCASTD_Z (ZMM, K, M32)/[1;≤9]
VPBROADCASTD_Z (ZMM, K, R32)/[3;≤5]
VPBROADCASTD_Z (ZMM, K, XMM)/3
VPBROADCASTMB2Q (XMM, K)/6
VPBROADCASTMB2Q (YMM, K)/6
VPBROADCASTMB2Q (ZMM, K)/6
VPBROADCASTMW2D (XMM, K)/6
VPBROADCASTMW2D (YMM, K)/6
VPBROADCASTMW2D (ZMM, K)/6
VPBROADCASTQ (XMM, K, M64)/[1;≤8]
VPBROADCASTQ (XMM, K, R64)/[3;≤5]
VPBROADCASTQ (XMM, K, XMM)/1
VPBROADCASTQ (YMM, K, M64)/[1;≤9]
VPBROADCASTQ (YMM, K, R64)/[3;≤5]
VPBROADCASTQ (YMM, K, XMM)/3
VPBROADCASTQ (ZMM, K, M64)/[1;≤9]
VPBROADCASTQ (ZMM, K, R64)/[3;≤5]
VPBROADCASTQ (ZMM, K, XMM)/3
VPBROADCASTQ (ZMM, M64)/[≤5;≤8]
VPBROADCASTQ (ZMM, R64)/≤5
VPBROADCASTQ (ZMM, XMM)/3
VPBROADCASTQ_EVEX (XMM, M64)/[≤4;≤7]
VPBROADCASTQ_EVEX (XMM, R64)/≤5
VPBROADCASTQ_EVEX (XMM, XMM)/1
VPBROADCASTQ_EVEX (YMM, M64)/[≤5;≤8]
VPBROADCASTQ_EVEX (YMM, R64)/≤5
VPBROADCASTQ_EVEX (YMM, XMM)/3
VPBROADCASTQ_Z (XMM, K, M64)/[1;≤8]
VPBROADCASTQ_Z (XMM, K, R64)/[3;≤5]
VPBROADCASTQ_Z (XMM, K, XMM)/1
VPBROADCASTQ_Z (YMM, K, M64)/[1;≤9]
VPBROADCASTQ_Z (YMM, K, R64)/[3;≤5]
VPBROADCASTQ_Z (YMM, K, XMM)/3
VPBROADCASTQ_Z (ZMM, K, M64)/[1;≤9]
VPBROADCASTQ_Z (ZMM, K, R64)/[3;≤5]
VPBROADCASTQ_Z (ZMM, K, XMM)/3
VPBROADCASTW (XMM, K, M16)/[3;≤11]
VPBROADCASTW (XMM, K, R32)/[3;≤5]
VPBROADCASTW (XMM, K, XMM)/3
VPBROADCASTW (YMM, K, M16)/[3;≤11]
VPBROADCASTW (YMM, K, R32)/[3;≤5]
VPBROADCASTW (YMM, K, XMM)/5
VPBROADCASTW (ZMM, K, M16)/[3;≤11]
VPBROADCASTW (ZMM, K, R32)/[3;≤5]
VPBROADCASTW (ZMM, K, XMM)/5
VPBROADCASTW (ZMM, M16)/[≤6;≤9]
VPBROADCASTW (ZMM, R32)/≤5
VPBROADCASTW (ZMM, XMM)/3
VPBROADCASTW_EVEX (XMM, M16)/[≤5;≤8]
VPBROADCASTW_EVEX (XMM, R32)/≤5
VPBROADCASTW_EVEX (XMM, XMM)/1
VPBROADCASTW_EVEX (YMM, M16)/[≤6;≤9]
VPBROADCASTW_EVEX (YMM, R32)/≤5
VPBROADCASTW_EVEX (YMM, XMM)/3
VPBROADCASTW_Z (XMM, K, M16)/[3;≤11]
VPBROADCASTW_Z (XMM, K, R32)/[3;≤5]
VPBROADCASTW_Z (XMM, K, XMM)/3
VPBROADCASTW_Z (YMM, K, M16)/[3;≤11]
VPBROADCASTW_Z (YMM, K, R32)/[3;≤5]
VPBROADCASTW_Z (YMM, K, XMM)/5
VPBROADCASTW_Z (ZMM, K, M16)/[3;≤11]
VPBROADCASTW_Z (ZMM, K, R32)/[3;≤5]
VPBROADCASTW_Z (ZMM, K, XMM)/5
VPCLMULQDQ (ZMM, ZMM, M512, I8)/[8;≤16]
VPCLMULQDQ (ZMM, ZMM, ZMM, I8)/8
VPCLMULQDQ_EVEX (XMM, XMM, M128, I8)/[6;≤13]
VPCLMULQDQ_EVEX (XMM, XMM, XMM, I8)/6
VPCLMULQDQ_EVEX (YMM, YMM, M256, I8)/[8;≤16]
VPCLMULQDQ_EVEX (YMM, YMM, YMM, I8)/8
VPCMPB (K, K, XMM, M128, I8)/3
VPCMPB (K, K, XMM, XMM, I8)/3
VPCMPB (K, K, YMM, M256, I8)/3
VPCMPB (K, K, YMM, YMM, I8)/3
VPCMPB (K, K, ZMM, M512, I8)/3
VPCMPB (K, K, ZMM, ZMM, I8)/3
VPCMPB (K, XMM, M128, I8)/3
VPCMPB (K, XMM, XMM, I8)/3
VPCMPB (K, YMM, M256, I8)/3
VPCMPB (K, YMM, YMM, I8)/3
VPCMPB (K, ZMM, M512, I8)/3
VPCMPB (K, ZMM, ZMM, I8)/3
VPCMPD (K, K, XMM, M128, I8)/3
VPCMPD (K, K, XMM, M32_1to4, I8)/3
VPCMPD (K, K, XMM, XMM, I8)/3
VPCMPD (K, K, YMM, M256, I8)/3
VPCMPD (K, K, YMM, M32_1to8, I8)/3
VPCMPD (K, K, YMM, YMM, I8)/3
VPCMPD (K, K, ZMM, M32_1to16, I8)/3
VPCMPD (K, K, ZMM, M512, I8)/3
VPCMPD (K, K, ZMM, ZMM, I8)/3
VPCMPD (K, XMM, M128, I8)/3
VPCMPD (K, XMM, M32_1to4, I8)/3
VPCMPD (K, XMM, XMM, I8)/3
VPCMPD (K, YMM, M256, I8)/3
VPCMPD (K, YMM, M32_1to8, I8)/3
VPCMPD (K, YMM, YMM, I8)/3
VPCMPD (K, ZMM, M32_1to16, I8)/3
VPCMPD (K, ZMM, M512, I8)/3
VPCMPD (K, ZMM, ZMM, I8)/3
VPCMPEQB (K, K, XMM, M128)/3
VPCMPEQB (K, K, XMM, XMM)/3
VPCMPEQB (K, K, YMM, M256)/3
VPCMPEQB (K, K, YMM, YMM)/3
VPCMPEQB (K, K, ZMM, M512)/3
VPCMPEQB (K, K, ZMM, ZMM)/3
VPCMPEQB (K, ZMM, M512)/3
VPCMPEQB (K, ZMM, ZMM)/3
VPCMPEQB_EVEX (K, XMM, M128)/3
VPCMPEQB_EVEX (K, XMM, XMM)/3
VPCMPEQB_EVEX (K, YMM, M256)/3
VPCMPEQB_EVEX (K, YMM, YMM)/3
VPCMPEQD (K, K, XMM, M128)/3
VPCMPEQD (K, K, XMM, M32_1to4)/3
VPCMPEQD (K, K, XMM, XMM)/3
VPCMPEQD (K, K, YMM, M256)/3
VPCMPEQD (K, K, YMM, M32_1to8)/3
VPCMPEQD (K, K, YMM, YMM)/3
VPCMPEQD (K, K, ZMM, M32_1to16)/3
VPCMPEQD (K, K, ZMM, M512)/3
VPCMPEQD (K, K, ZMM, ZMM)/3
VPCMPEQD (K, ZMM, M32_1to16)/3
VPCMPEQD (K, ZMM, M512)/3
VPCMPEQD (K, ZMM, ZMM)/3
VPCMPEQD_EVEX (K, XMM, M128)/3
VPCMPEQD_EVEX (K, XMM, M32_1to4)/3
VPCMPEQD_EVEX (K, XMM, XMM)/3
VPCMPEQD_EVEX (K, YMM, M256)/3
VPCMPEQD_EVEX (K, YMM, M32_1to8)/3
VPCMPEQD_EVEX (K, YMM, YMM)/3
VPCMPEQQ (K, K, XMM, M128)/3
VPCMPEQQ (K, K, XMM, M64_1to2)/3
VPCMPEQQ (K, K, XMM, XMM)/3
VPCMPEQQ (K, K, YMM, M256)/3
VPCMPEQQ (K, K, YMM, M64_1to4)/3
VPCMPEQQ (K, K, YMM, YMM)/3
VPCMPEQQ (K, K, ZMM, M512)/3
VPCMPEQQ (K, K, ZMM, M64_1to8)/3
VPCMPEQQ (K, K, ZMM, ZMM)/3
VPCMPEQQ (K, ZMM, M512)/3
VPCMPEQQ (K, ZMM, M64_1to8)/3
VPCMPEQQ (K, ZMM, ZMM)/3
VPCMPEQQ_EVEX (K, XMM, M128)/3
VPCMPEQQ_EVEX (K, XMM, M64_1to2)/3
VPCMPEQQ_EVEX (K, XMM, XMM)/3
VPCMPEQQ_EVEX (K, YMM, M256)/3
VPCMPEQQ_EVEX (K, YMM, M64_1to4)/3
VPCMPEQQ_EVEX (K, YMM, YMM)/3
VPCMPEQW (K, K, XMM, M128)/3
VPCMPEQW (K, K, XMM, XMM)/3
VPCMPEQW (K, K, YMM, M256)/3
VPCMPEQW (K, K, YMM, YMM)/3
VPCMPEQW (K, K, ZMM, M512)/3
VPCMPEQW (K, K, ZMM, ZMM)/3
VPCMPEQW (K, ZMM, M512)/3
VPCMPEQW (K, ZMM, ZMM)/3
VPCMPEQW_EVEX (K, XMM, M128)/3
VPCMPEQW_EVEX (K, XMM, XMM)/3
VPCMPEQW_EVEX (K, YMM, M256)/3
VPCMPEQW_EVEX (K, YMM, YMM)/3
VPCMPGTB (K, K, XMM, M128)/3
VPCMPGTB (K, K, XMM, XMM)/3
VPCMPGTB (K, K, YMM, M256)/3
VPCMPGTB (K, K, YMM, YMM)/3
VPCMPGTB (K, K, ZMM, M512)/3
VPCMPGTB (K, K, ZMM, ZMM)/3
VPCMPGTB (K, ZMM, M512)/3
VPCMPGTB (K, ZMM, ZMM)/[0;3]
VPCMPGTB_EVEX (K, XMM, M128)/3
VPCMPGTB_EVEX (K, XMM, XMM)/[0;3]
VPCMPGTB_EVEX (K, YMM, M256)/3
VPCMPGTB_EVEX (K, YMM, YMM)/[0;3]
VPCMPGTD (K, K, XMM, M128)/3
VPCMPGTD (K, K, XMM, M32_1to4)/3
VPCMPGTD (K, K, XMM, XMM)/3
VPCMPGTD (K, K, YMM, M256)/3
VPCMPGTD (K, K, YMM, M32_1to8)/3
VPCMPGTD (K, K, YMM, YMM)/3
VPCMPGTD (K, K, ZMM, M32_1to16)/3
VPCMPGTD (K, K, ZMM, M512)/3
VPCMPGTD (K, K, ZMM, ZMM)/3
VPCMPGTD (K, ZMM, M32_1to16)/3
VPCMPGTD (K, ZMM, M512)/3
VPCMPGTD (K, ZMM, ZMM)/[0;3]
VPCMPGTD_EVEX (K, XMM, M128)/3
VPCMPGTD_EVEX (K, XMM, M32_1to4)/3
VPCMPGTD_EVEX (K, XMM, XMM)/[0;3]
VPCMPGTD_EVEX (K, YMM, M256)/3
VPCMPGTD_EVEX (K, YMM, M32_1to8)/3
VPCMPGTD_EVEX (K, YMM, YMM)/[0;3]
VPCMPGTQ (K, K, XMM, M128)/3
VPCMPGTQ (K, K, XMM, M64_1to2)/3
VPCMPGTQ (K, K, XMM, XMM)/3
VPCMPGTQ (K, K, YMM, M256)/3
VPCMPGTQ (K, K, YMM, M64_1to4)/3
VPCMPGTQ (K, K, YMM, YMM)/3
VPCMPGTQ (K, K, ZMM, M512)/3
VPCMPGTQ (K, K, ZMM, M64_1to8)/3
VPCMPGTQ (K, K, ZMM, ZMM)/3
VPCMPGTQ (K, ZMM, M512)/3
VPCMPGTQ (K, ZMM, M64_1to8)/3
VPCMPGTQ (K, ZMM, ZMM)/[0;3]
VPCMPGTQ_EVEX (K, XMM, M128)/3
VPCMPGTQ_EVEX (K, XMM, M64_1to2)/3
VPCMPGTQ_EVEX (K, XMM, XMM)/[0;3]
VPCMPGTQ_EVEX (K, YMM, M256)/3
VPCMPGTQ_EVEX (K, YMM, M64_1to4)/3
VPCMPGTQ_EVEX (K, YMM, YMM)/[0;3]
VPCMPGTW (K, K, XMM, M128)/3
VPCMPGTW (K, K, XMM, XMM)/3
VPCMPGTW (K, K, YMM, M256)/3
VPCMPGTW (K, K, YMM, YMM)/3
VPCMPGTW (K, K, ZMM, M512)/3
VPCMPGTW (K, K, ZMM, ZMM)/3
VPCMPGTW (K, ZMM, M512)/3
VPCMPGTW (K, ZMM, ZMM)/[0;3]
VPCMPGTW_EVEX (K, XMM, M128)/3
VPCMPGTW_EVEX (K, XMM, XMM)/[0;3]
VPCMPGTW_EVEX (K, YMM, M256)/3
VPCMPGTW_EVEX (K, YMM, YMM)/[0;3]
VPCMPQ (K, K, XMM, M128, I8)/3
VPCMPQ (K, K, XMM, M64_1to2, I8)/3
VPCMPQ (K, K, XMM, XMM, I8)/3
VPCMPQ (K, K, YMM, M256, I8)/3
VPCMPQ (K, K, YMM, M64_1to4, I8)/3
VPCMPQ (K, K, YMM, YMM, I8)/3
VPCMPQ (K, K, ZMM, M512, I8)/3
VPCMPQ (K, K, ZMM, M64_1to8, I8)/3
VPCMPQ (K, K, ZMM, ZMM, I8)/3
VPCMPQ (K, XMM, M128, I8)/3
VPCMPQ (K, XMM, M64_1to2, I8)/3
VPCMPQ (K, XMM, XMM, I8)/3
VPCMPQ (K, YMM, M256, I8)/3
VPCMPQ (K, YMM, M64_1to4, I8)/3
VPCMPQ (K, YMM, YMM, I8)/3
VPCMPQ (K, ZMM, M512, I8)/3
VPCMPQ (K, ZMM, M64_1to8, I8)/3
VPCMPQ (K, ZMM, ZMM, I8)/3
VPCMPUB (K, K, XMM, M128, I8)/3
VPCMPUB (K, K, XMM, XMM, I8)/3
VPCMPUB (K, K, YMM, M256, I8)/3
VPCMPUB (K, K, YMM, YMM, I8)/3
VPCMPUB (K, K, ZMM, M512, I8)/3
VPCMPUB (K, K, ZMM, ZMM, I8)/3
VPCMPUB (K, XMM, M128, I8)/3
VPCMPUB (K, XMM, XMM, I8)/3
VPCMPUB (K, YMM, M256, I8)/3
VPCMPUB (K, YMM, YMM, I8)/3
VPCMPUB (K, ZMM, M512, I8)/3
VPCMPUB (K, ZMM, ZMM, I8)/3
VPCMPUD (K, K, XMM, M128, I8)/3
VPCMPUD (K, K, XMM, M32_1to4, I8)/3
VPCMPUD (K, K, XMM, XMM, I8)/3
VPCMPUD (K, K, YMM, M256, I8)/3
VPCMPUD (K, K, YMM, M32_1to8, I8)/3
VPCMPUD (K, K, YMM, YMM, I8)/3
VPCMPUD (K, K, ZMM, M32_1to16, I8)/3
VPCMPUD (K, K, ZMM, M512, I8)/3
VPCMPUD (K, K, ZMM, ZMM, I8)/3
VPCMPUD (K, XMM, M128, I8)/3
VPCMPUD (K, XMM, M32_1to4, I8)/3
VPCMPUD (K, XMM, XMM, I8)/3
VPCMPUD (K, YMM, M256, I8)/3
VPCMPUD (K, YMM, M32_1to8, I8)/3
VPCMPUD (K, YMM, YMM, I8)/3
VPCMPUD (K, ZMM, M32_1to16, I8)/3
VPCMPUD (K, ZMM, M512, I8)/3
VPCMPUD (K, ZMM, ZMM, I8)/3
VPCMPUQ (K, K, XMM, M128, I8)/3
VPCMPUQ (K, K, XMM, M64_1to2, I8)/3
VPCMPUQ (K, K, XMM, XMM, I8)/3
VPCMPUQ (K, K, YMM, M256, I8)/3
VPCMPUQ (K, K, YMM, M64_1to4, I8)/3
VPCMPUQ (K, K, YMM, YMM, I8)/3
VPCMPUQ (K, K, ZMM, M512, I8)/3
VPCMPUQ (K, K, ZMM, M64_1to8, I8)/3
VPCMPUQ (K, K, ZMM, ZMM, I8)/3
VPCMPUQ (K, XMM, M128, I8)/3
VPCMPUQ (K, XMM, M64_1to2, I8)/3
VPCMPUQ (K, XMM, XMM, I8)/3
VPCMPUQ (K, YMM, M256, I8)/3
VPCMPUQ (K, YMM, M64_1to4, I8)/3
VPCMPUQ (K, YMM, YMM, I8)/3
VPCMPUQ (K, ZMM, M512, I8)/3
VPCMPUQ (K, ZMM, M64_1to8, I8)/3
VPCMPUQ (K, ZMM, ZMM, I8)/3
VPCMPUW (K, K, XMM, M128, I8)/3
VPCMPUW (K, K, XMM, XMM, I8)/3
VPCMPUW (K, K, YMM, M256, I8)/3
VPCMPUW (K, K, YMM, YMM, I8)/3
VPCMPUW (K, K, ZMM, M512, I8)/3
VPCMPUW (K, K, ZMM, ZMM, I8)/3
VPCMPUW (K, XMM, M128, I8)/3
VPCMPUW (K, XMM, XMM, I8)/3
VPCMPUW (K, YMM, M256, I8)/3
VPCMPUW (K, YMM, YMM, I8)/3
VPCMPUW (K, ZMM, M512, I8)/3
VPCMPUW (K, ZMM, ZMM, I8)/3
VPCMPW (K, K, XMM, M128, I8)/3
VPCMPW (K, K, XMM, XMM, I8)/3
VPCMPW (K, K, YMM, M256, I8)/3
VPCMPW (K, K, YMM, YMM, I8)/3
VPCMPW (K, K, ZMM, M512, I8)/3
VPCMPW (K, K, ZMM, ZMM, I8)/3
VPCMPW (K, XMM, M128, I8)/3
VPCMPW (K, XMM, XMM, I8)/3
VPCMPW (K, YMM, M256, I8)/3
VPCMPW (K, YMM, YMM, I8)/3
VPCMPW (K, ZMM, M512, I8)/3
VPCMPW (K, ZMM, ZMM, I8)/3
VPCOMPRESSB (M128, K, XMM)/[≤11;≤14]
VPCOMPRESSB (M128, XMM)/[≤7;≤11]
VPCOMPRESSB (M256, K, YMM)/[≤11;≤14]
VPCOMPRESSB (M256, YMM)/[≤7;≤11]
VPCOMPRESSB (M512, K, ZMM)/[≤11;≤14]
VPCOMPRESSB (M512, ZMM)/[≤8;≤11]
VPCOMPRESSB (XMM, K, XMM)/[3;6]
VPCOMPRESSB (XMM, XMM)/3
VPCOMPRESSB (YMM, K, YMM)/[3;6]
VPCOMPRESSB (YMM, YMM)/3
VPCOMPRESSB (ZMM, K, ZMM)/[3;6]
VPCOMPRESSB (ZMM, ZMM)/5
VPCOMPRESSB_Z (XMM, K, XMM)/[3;6]
VPCOMPRESSB_Z (YMM, K, YMM)/[3;6]
VPCOMPRESSB_Z (ZMM, K, ZMM)/[5;6]
VPCOMPRESSD (M128, K, XMM)/[≤11;≤15]
VPCOMPRESSD (M128, XMM)/[≤8;≤11]
VPCOMPRESSD (M256, K, YMM)/[≤11;≤15]
VPCOMPRESSD (M256, YMM)/[≤8;≤11]
VPCOMPRESSD (M512, K, ZMM)/[≤11;≤15]
VPCOMPRESSD (M512, ZMM)/[≤9;≤11]
VPCOMPRESSD (XMM, K, XMM)/[3;6]
VPCOMPRESSD (XMM, XMM)/3
VPCOMPRESSD (YMM, K, YMM)/[3;6]
VPCOMPRESSD (YMM, YMM)/3
VPCOMPRESSD (ZMM, K, ZMM)/[3;6]
VPCOMPRESSD (ZMM, ZMM)/5
VPCOMPRESSD_Z (XMM, K, XMM)/[3;6]
VPCOMPRESSD_Z (YMM, K, YMM)/[3;6]
VPCOMPRESSD_Z (ZMM, K, ZMM)/[5;6]
VPCOMPRESSQ (M128, K, XMM)/[≤11;≤15]
VPCOMPRESSQ (M128, XMM)/[≤8;≤11]
VPCOMPRESSQ (M256, K, YMM)/[≤11;≤15]
VPCOMPRESSQ (M256, YMM)/[≤8;≤11]
VPCOMPRESSQ (M512, K, ZMM)/[≤11;≤15]
VPCOMPRESSQ (M512, ZMM)/[≤9;≤11]
VPCOMPRESSQ (XMM, K, XMM)/[3;6]
VPCOMPRESSQ (XMM, XMM)/3
VPCOMPRESSQ (YMM, K, YMM)/[3;6]
VPCOMPRESSQ (YMM, YMM)/3
VPCOMPRESSQ (ZMM, K, ZMM)/[3;6]
VPCOMPRESSQ (ZMM, ZMM)/5
VPCOMPRESSQ_Z (XMM, K, XMM)/[3;6]
VPCOMPRESSQ_Z (YMM, K, YMM)/[3;6]
VPCOMPRESSQ_Z (ZMM, K, ZMM)/[5;6]
VPCOMPRESSW (M128, K, XMM)/[≤11;≤14]
VPCOMPRESSW (M128, XMM)/[≤7;≤11]
VPCOMPRESSW (M256, K, YMM)/[≤11;≤14]
VPCOMPRESSW (M256, YMM)/[≤7;≤11]
VPCOMPRESSW (M512, K, ZMM)/[≤11;≤14]
VPCOMPRESSW (M512, ZMM)/[≤7;≤11]
VPCOMPRESSW (XMM, K, XMM)/[3;6]
VPCOMPRESSW (XMM, XMM)/3
VPCOMPRESSW (YMM, K, YMM)/[3;6]
VPCOMPRESSW (YMM, YMM)/3
VPCOMPRESSW (ZMM, K, ZMM)/[3;6]
VPCOMPRESSW (ZMM, ZMM)/5
VPCOMPRESSW_Z (XMM, K, XMM)/[3;6]
VPCOMPRESSW_Z (YMM, K, YMM)/[3;6]
VPCOMPRESSW_Z (ZMM, K, ZMM)/[5;6]
VPCONFLICTD (XMM, K, M128)/[3;≤17]
VPCONFLICTD (XMM, K, M32_1to4)/[3;≤17]
VPCONFLICTD (XMM, K, XMM)/[3;11]
VPCONFLICTD (XMM, M128)/[≤15;≤17]
VPCONFLICTD (XMM, M32_1to4)/[≤15;≤17]
VPCONFLICTD (XMM, XMM)/12
VPCONFLICTD (YMM, K, M256)/[6;≤24]
VPCONFLICTD (YMM, K, M32_1to8)/[6;≤24]
VPCONFLICTD (YMM, K, YMM)/[6;17]
VPCONFLICTD (YMM, M256)/[≤22;≤24]
VPCONFLICTD (YMM, M32_1to8)/[≤22;≤24]
VPCONFLICTD (YMM, YMM)/17
VPCONFLICTD (ZMM, K, M32_1to16)/[17;≤33]
VPCONFLICTD (ZMM, K, M512)/[17;≤33]
VPCONFLICTD (ZMM, K, ZMM)/[17;26]
VPCONFLICTD (ZMM, M32_1to16)/[≤30;≤33]
VPCONFLICTD (ZMM, M512)/[≤30;≤33]
VPCONFLICTD (ZMM, ZMM)/26
VPCONFLICTD_Z (XMM, K, M128)/[7;≤17]
VPCONFLICTD_Z (XMM, K, M32_1to4)/[7;≤17]
VPCONFLICTD_Z (XMM, K, XMM)/[7;12]
VPCONFLICTD_Z (YMM, K, M256)/[7;≤24]
VPCONFLICTD_Z (YMM, K, M32_1to8)/[7;≤24]
VPCONFLICTD_Z (YMM, K, YMM)/[7;17]
VPCONFLICTD_Z (ZMM, K, M32_1to16)/[17;≤33]
VPCONFLICTD_Z (ZMM, K, M512)/[17;≤33]
VPCONFLICTD_Z (ZMM, K, ZMM)/[17;26]
VPCONFLICTQ (XMM, K, M128)/[1;≤11]
VPCONFLICTQ (XMM, K, M64_1to2)/[1;≤11]
VPCONFLICTQ (XMM, K, XMM)/[1;4]
VPCONFLICTQ (XMM, M128)/[≤9;≤11]
VPCONFLICTQ (XMM, M64_1to2)/[≤8;≤11]
VPCONFLICTQ (XMM, XMM)/4
VPCONFLICTQ (YMM, K, M256)/[4;≤19]
VPCONFLICTQ (YMM, K, M64_1to4)/[4;≤19]
VPCONFLICTQ (YMM, K, YMM)/[4;12]
VPCONFLICTQ (YMM, M256)/[≤16;≤19]
VPCONFLICTQ (YMM, M64_1to4)/[≤16;≤19]
VPCONFLICTQ (YMM, YMM)/12
VPCONFLICTQ (ZMM, K, M512)/[10;≤24]
VPCONFLICTQ (ZMM, K, M64_1to8)/[10;≤24]
VPCONFLICTQ (ZMM, K, ZMM)/[9;17]
VPCONFLICTQ (ZMM, M512)/[≤21;≤24]
VPCONFLICTQ (ZMM, M64_1to8)/[≤21;≤24]
VPCONFLICTQ (ZMM, ZMM)/17
VPCONFLICTQ_Z (XMM, K, M128)/[1;≤11]
VPCONFLICTQ_Z (XMM, K, M64_1to2)/[1;≤11]
VPCONFLICTQ_Z (XMM, K, XMM)/[1;4]
VPCONFLICTQ_Z (YMM, K, M256)/[7;≤20]
VPCONFLICTQ_Z (YMM, K, M64_1to4)/[7;≤19]
VPCONFLICTQ_Z (YMM, K, YMM)/[7;12]
VPCONFLICTQ_Z (ZMM, K, M512)/[11;≤24]
VPCONFLICTQ_Z (ZMM, K, M64_1to8)/[11;≤24]
VPCONFLICTQ_Z (ZMM, K, ZMM)/[9;17]
VPDPBUSD (XMM, K, XMM, M128)/[4;≤12]
VPDPBUSD (XMM, K, XMM, M32_1to4)/[4;≤12]
VPDPBUSD (XMM, K, XMM, XMM)/[4;5]
VPDPBUSD (YMM, K, YMM, M256)/[4;≤13]
VPDPBUSD (YMM, K, YMM, M32_1to8)/[4;≤13]
VPDPBUSD (YMM, K, YMM, YMM)/[4;5]
VPDPBUSD (ZMM, K, ZMM, M32_1to16)/[4;≤13]
VPDPBUSD (ZMM, K, ZMM, M512)/[4;≤13]
VPDPBUSD (ZMM, K, ZMM, ZMM)/[4;5]
VPDPBUSD (ZMM, ZMM, M32_1to16)/[5;≤13]
VPDPBUSD (ZMM, ZMM, M512)/[5;≤13]
VPDPBUSD (ZMM, ZMM, ZMM)/5
VPDPBUSD_EVEX (XMM, XMM, M128)/[5;≤12]
VPDPBUSD_EVEX (XMM, XMM, M32_1to4)/[5;≤12]
VPDPBUSD_EVEX (XMM, XMM, XMM)/5
VPDPBUSD_EVEX (YMM, YMM, M256)/[5;≤13]
VPDPBUSD_EVEX (YMM, YMM, M32_1to8)/[5;≤13]
VPDPBUSD_EVEX (YMM, YMM, YMM)/5
VPDPBUSD_Z (XMM, K, XMM, M128)/[4;≤12]
VPDPBUSD_Z (XMM, K, XMM, M32_1to4)/[4;≤12]
VPDPBUSD_Z (XMM, K, XMM, XMM)/[4;5]
VPDPBUSD_Z (YMM, K, YMM, M256)/[4;≤13]
VPDPBUSD_Z (YMM, K, YMM, M32_1to8)/[4;≤13]
VPDPBUSD_Z (YMM, K, YMM, YMM)/[4;5]
VPDPBUSD_Z (ZMM, K, ZMM, M32_1to16)/[4;≤13]
VPDPBUSD_Z (ZMM, K, ZMM, M512)/[4;≤13]
VPDPBUSD_Z (ZMM, K, ZMM, ZMM)/[4;5]
VPDPBUSDS (XMM, K, XMM, M128)/[4;≤12]
VPDPBUSDS (XMM, K, XMM, M32_1to4)/[4;≤12]
VPDPBUSDS (XMM, K, XMM, XMM)/[4;5]
VPDPBUSDS (YMM, K, YMM, M256)/[4;≤13]
VPDPBUSDS (YMM, K, YMM, M32_1to8)/[4;≤13]
VPDPBUSDS (YMM, K, YMM, YMM)/[4;5]
VPDPBUSDS (ZMM, K, ZMM, M32_1to16)/[4;≤13]
VPDPBUSDS (ZMM, K, ZMM, M512)/[4;≤13]
VPDPBUSDS (ZMM, K, ZMM, ZMM)/[4;5]
VPDPBUSDS (ZMM, ZMM, M32_1to16)/[5;≤13]
VPDPBUSDS (ZMM, ZMM, M512)/[5;≤13]
VPDPBUSDS (ZMM, ZMM, ZMM)/5
VPDPBUSDS_EVEX (XMM, XMM, M128)/[5;≤12]
VPDPBUSDS_EVEX (XMM, XMM, M32_1to4)/[5;≤12]
VPDPBUSDS_EVEX (XMM, XMM, XMM)/5
VPDPBUSDS_EVEX (YMM, YMM, M256)/[5;≤13]
VPDPBUSDS_EVEX (YMM, YMM, M32_1to8)/[5;≤13]
VPDPBUSDS_EVEX (YMM, YMM, YMM)/5
VPDPBUSDS_Z (XMM, K, XMM, M128)/[4;≤12]
VPDPBUSDS_Z (XMM, K, XMM, M32_1to4)/[4;≤12]
VPDPBUSDS_Z (XMM, K, XMM, XMM)/[4;5]
VPDPBUSDS_Z (YMM, K, YMM, M256)/[4;≤13]
VPDPBUSDS_Z (YMM, K, YMM, M32_1to8)/[4;≤13]
VPDPBUSDS_Z (YMM, K, YMM, YMM)/[4;5]
VPDPBUSDS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤13]
VPDPBUSDS_Z (ZMM, K, ZMM, M512)/[4;≤13]
VPDPBUSDS_Z (ZMM, K, ZMM, ZMM)/[4;5]
VPDPWSSD (XMM, K, XMM, M128)/[4;≤12]
VPDPWSSD (XMM, K, XMM, M32_1to4)/[4;≤12]
VPDPWSSD (XMM, K, XMM, XMM)/[4;5]
VPDPWSSD (YMM, K, YMM, M256)/[4;≤13]
VPDPWSSD (YMM, K, YMM, M32_1to8)/[4;≤13]
VPDPWSSD (YMM, K, YMM, YMM)/[4;5]
VPDPWSSD (ZMM, K, ZMM, M32_1to16)/[4;≤13]
VPDPWSSD (ZMM, K, ZMM, M512)/[4;≤13]
VPDPWSSD (ZMM, K, ZMM, ZMM)/[4;5]
VPDPWSSD (ZMM, ZMM, M32_1to16)/[5;≤13]
VPDPWSSD (ZMM, ZMM, M512)/[5;≤13]
VPDPWSSD (ZMM, ZMM, ZMM)/5
VPDPWSSD_EVEX (XMM, XMM, M128)/[5;≤12]
VPDPWSSD_EVEX (XMM, XMM, M32_1to4)/[5;≤12]
VPDPWSSD_EVEX (XMM, XMM, XMM)/5
VPDPWSSD_EVEX (YMM, YMM, M256)/[5;≤13]
VPDPWSSD_EVEX (YMM, YMM, M32_1to8)/[5;≤13]
VPDPWSSD_EVEX (YMM, YMM, YMM)/5
VPDPWSSD_Z (XMM, K, XMM, M128)/[4;≤12]
VPDPWSSD_Z (XMM, K, XMM, M32_1to4)/[4;≤12]
VPDPWSSD_Z (XMM, K, XMM, XMM)/[4;5]
VPDPWSSD_Z (YMM, K, YMM, M256)/[4;≤13]
VPDPWSSD_Z (YMM, K, YMM, M32_1to8)/[4;≤13]
VPDPWSSD_Z (YMM, K, YMM, YMM)/[4;5]
VPDPWSSD_Z (ZMM, K, ZMM, M32_1to16)/[4;≤13]
VPDPWSSD_Z (ZMM, K, ZMM, M512)/[4;≤13]
VPDPWSSD_Z (ZMM, K, ZMM, ZMM)/[4;5]
VPDPWSSDS (XMM, K, XMM, M128)/[4;≤12]
VPDPWSSDS (XMM, K, XMM, M32_1to4)/[4;≤12]
VPDPWSSDS (XMM, K, XMM, XMM)/[4;5]
VPDPWSSDS (YMM, K, YMM, M256)/[4;≤13]
VPDPWSSDS (YMM, K, YMM, M32_1to8)/[4;≤13]
VPDPWSSDS (YMM, K, YMM, YMM)/[4;5]
VPDPWSSDS (ZMM, K, ZMM, M32_1to16)/[4;≤13]
VPDPWSSDS (ZMM, K, ZMM, M512)/[4;≤13]
VPDPWSSDS (ZMM, K, ZMM, ZMM)/[4;5]
VPDPWSSDS (ZMM, ZMM, M32_1to16)/[5;≤13]
VPDPWSSDS (ZMM, ZMM, M512)/[5;≤13]
VPDPWSSDS (ZMM, ZMM, ZMM)/5
VPDPWSSDS_EVEX (XMM, XMM, M128)/[5;≤12]
VPDPWSSDS_EVEX (XMM, XMM, M32_1to4)/[5;≤12]
VPDPWSSDS_EVEX (XMM, XMM, XMM)/5
VPDPWSSDS_EVEX (YMM, YMM, M256)/[5;≤13]
VPDPWSSDS_EVEX (YMM, YMM, M32_1to8)/[5;≤13]
VPDPWSSDS_EVEX (YMM, YMM, YMM)/5
VPDPWSSDS_Z (XMM, K, XMM, M128)/[4;≤12]
VPDPWSSDS_Z (XMM, K, XMM, M32_1to4)/[4;≤12]
VPDPWSSDS_Z (XMM, K, XMM, XMM)/[4;5]
VPDPWSSDS_Z (YMM, K, YMM, M256)/[4;≤13]
VPDPWSSDS_Z (YMM, K, YMM, M32_1to8)/[4;≤13]
VPDPWSSDS_Z (YMM, K, YMM, YMM)/[4;5]
VPDPWSSDS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤13]
VPDPWSSDS_Z (ZMM, K, ZMM, M512)/[4;≤13]
VPDPWSSDS_Z (ZMM, K, ZMM, ZMM)/[4;5]
VPERMB (XMM, K, XMM, M128)/[5;≤13]
VPERMB (XMM, K, XMM, XMM)/5
VPERMB (XMM, XMM, M128)/[3;≤10]
VPERMB (XMM, XMM, XMM)/3
VPERMB (YMM, K, YMM, M256)/[5;≤13]
VPERMB (YMM, K, YMM, YMM)/5
VPERMB (YMM, YMM, M256)/[3;≤11]
VPERMB (YMM, YMM, YMM)/3
VPERMB (ZMM, K, ZMM, M512)/[5;≤13]
VPERMB (ZMM, K, ZMM, ZMM)/5
VPERMB (ZMM, ZMM, M512)/[3;≤11]
VPERMB (ZMM, ZMM, ZMM)/3
VPERMB_Z (XMM, K, XMM, M128)/[5;≤13]
VPERMB_Z (XMM, K, XMM, XMM)/5
VPERMB_Z (YMM, K, YMM, M256)/[5;≤13]
VPERMB_Z (YMM, K, YMM, YMM)/5
VPERMB_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPERMB_Z (ZMM, K, ZMM, ZMM)/5
VPERMD (YMM, K, YMM, M256)/[3;≤11]
VPERMD (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMD (YMM, K, YMM, YMM)/3
VPERMD (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMD (ZMM, K, ZMM, M512)/[3;≤11]
VPERMD (ZMM, K, ZMM, ZMM)/3
VPERMD (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMD (ZMM, ZMM, M512)/[3;≤11]
VPERMD (ZMM, ZMM, ZMM)/3
VPERMD_EVEX (YMM, YMM, M256)/[3;≤11]
VPERMD_EVEX (YMM, YMM, M32_1to8)/[3;≤11]
VPERMD_EVEX (YMM, YMM, YMM)/3
VPERMD_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMD_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMD_Z (YMM, K, YMM, YMM)/3
VPERMD_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMD_Z (ZMM, K, ZMM, ZMM)/3
VPERMI2B (XMM, K, XMM, M128)/[3;≤13]
VPERMI2B (XMM, K, XMM, XMM)/[3;7]
VPERMI2B (XMM, XMM, M128)/[4;≤11]
VPERMI2B (XMM, XMM, XMM)/[4;5]
VPERMI2B (YMM, K, YMM, M256)/[3;≤14]
VPERMI2B (YMM, K, YMM, YMM)/[3;7]
VPERMI2B (YMM, YMM, M256)/[4;≤12]
VPERMI2B (YMM, YMM, YMM)/[4;5]
VPERMI2B (ZMM, K, ZMM, M512)/[3;≤14]
VPERMI2B (ZMM, K, ZMM, ZMM)/[3;7]
VPERMI2B (ZMM, ZMM, M512)/[4;≤12]
VPERMI2B (ZMM, ZMM, ZMM)/[4;5]
VPERMI2B_Z (XMM, K, XMM, M128)/[3;≤13]
VPERMI2B_Z (XMM, K, XMM, XMM)/[3;7]
VPERMI2B_Z (YMM, K, YMM, M256)/[3;≤14]
VPERMI2B_Z (YMM, K, YMM, YMM)/[3;7]
VPERMI2B_Z (ZMM, K, ZMM, M512)/[3;≤14]
VPERMI2B_Z (ZMM, K, ZMM, ZMM)/[3;7]
VPERMI2D (XMM, K, XMM, M128)/[3;≤10]
VPERMI2D (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMI2D (XMM, K, XMM, XMM)/3
VPERMI2D (XMM, XMM, M128)/[3;≤10]
VPERMI2D (XMM, XMM, M32_1to4)/[3;≤10]
VPERMI2D (XMM, XMM, XMM)/3
VPERMI2D (YMM, K, YMM, M256)/[3;≤11]
VPERMI2D (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMI2D (YMM, K, YMM, YMM)/3
VPERMI2D (YMM, YMM, M256)/[3;≤11]
VPERMI2D (YMM, YMM, M32_1to8)/[3;≤11]
VPERMI2D (YMM, YMM, YMM)/3
VPERMI2D (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMI2D (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2D (ZMM, K, ZMM, ZMM)/3
VPERMI2D (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMI2D (ZMM, ZMM, M512)/[3;≤11]
VPERMI2D (ZMM, ZMM, ZMM)/3
VPERMI2D_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMI2D_Z (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMI2D_Z (XMM, K, XMM, XMM)/3
VPERMI2D_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMI2D_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMI2D_Z (YMM, K, YMM, YMM)/3
VPERMI2D_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMI2D_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2D_Z (ZMM, K, ZMM, ZMM)/3
VPERMI2PD (XMM, K, XMM, M128)/[3;≤10]
VPERMI2PD (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMI2PD (XMM, K, XMM, XMM)/3
VPERMI2PD (XMM, XMM, M128)/[3;≤10]
VPERMI2PD (XMM, XMM, M64_1to2)/[3;≤10]
VPERMI2PD (XMM, XMM, XMM)/3
VPERMI2PD (YMM, K, YMM, M256)/[3;≤11]
VPERMI2PD (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMI2PD (YMM, K, YMM, YMM)/3
VPERMI2PD (YMM, YMM, M256)/[3;≤11]
VPERMI2PD (YMM, YMM, M64_1to4)/[3;≤11]
VPERMI2PD (YMM, YMM, YMM)/3
VPERMI2PD (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2PD (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMI2PD (ZMM, K, ZMM, ZMM)/3
VPERMI2PD (ZMM, ZMM, M512)/[3;≤11]
VPERMI2PD (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMI2PD (ZMM, ZMM, ZMM)/3
VPERMI2PD_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMI2PD_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMI2PD_Z (XMM, K, XMM, XMM)/3
VPERMI2PD_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMI2PD_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMI2PD_Z (YMM, K, YMM, YMM)/3
VPERMI2PD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2PD_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMI2PD_Z (ZMM, K, ZMM, ZMM)/3
VPERMI2PS (XMM, K, XMM, M128)/[3;≤10]
VPERMI2PS (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMI2PS (XMM, K, XMM, XMM)/3
VPERMI2PS (XMM, XMM, M128)/[3;≤10]
VPERMI2PS (XMM, XMM, M32_1to4)/[3;≤10]
VPERMI2PS (XMM, XMM, XMM)/3
VPERMI2PS (YMM, K, YMM, M256)/[3;≤11]
VPERMI2PS (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMI2PS (YMM, K, YMM, YMM)/3
VPERMI2PS (YMM, YMM, M256)/[3;≤11]
VPERMI2PS (YMM, YMM, M32_1to8)/[3;≤11]
VPERMI2PS (YMM, YMM, YMM)/3
VPERMI2PS (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMI2PS (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2PS (ZMM, K, ZMM, ZMM)/3
VPERMI2PS (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMI2PS (ZMM, ZMM, M512)/[3;≤11]
VPERMI2PS (ZMM, ZMM, ZMM)/3
VPERMI2PS_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMI2PS_Z (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMI2PS_Z (XMM, K, XMM, XMM)/3
VPERMI2PS_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMI2PS_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMI2PS_Z (YMM, K, YMM, YMM)/3
VPERMI2PS_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMI2PS_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2PS_Z (ZMM, K, ZMM, ZMM)/3
VPERMI2Q (XMM, K, XMM, M128)/[3;≤10]
VPERMI2Q (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMI2Q (XMM, K, XMM, XMM)/3
VPERMI2Q (XMM, XMM, M128)/[3;≤10]
VPERMI2Q (XMM, XMM, M64_1to2)/[3;≤10]
VPERMI2Q (XMM, XMM, XMM)/3
VPERMI2Q (YMM, K, YMM, M256)/[3;≤11]
VPERMI2Q (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMI2Q (YMM, K, YMM, YMM)/3
VPERMI2Q (YMM, YMM, M256)/[3;≤11]
VPERMI2Q (YMM, YMM, M64_1to4)/[3;≤11]
VPERMI2Q (YMM, YMM, YMM)/3
VPERMI2Q (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2Q (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMI2Q (ZMM, K, ZMM, ZMM)/3
VPERMI2Q (ZMM, ZMM, M512)/[3;≤11]
VPERMI2Q (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMI2Q (ZMM, ZMM, ZMM)/3
VPERMI2Q_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMI2Q_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMI2Q_Z (XMM, K, XMM, XMM)/3
VPERMI2Q_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMI2Q_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMI2Q_Z (YMM, K, YMM, YMM)/3
VPERMI2Q_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMI2Q_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMI2Q_Z (ZMM, K, ZMM, ZMM)/3
VPERMI2W (XMM, K, XMM, M128)/[3;≤16]
VPERMI2W (XMM, K, XMM, XMM)/[3;9]
VPERMI2W (XMM, XMM, M128)/[7;≤14]
VPERMI2W (XMM, XMM, XMM)/7
VPERMI2W (YMM, K, YMM, M256)/[3;≤17]
VPERMI2W (YMM, K, YMM, YMM)/[3;9]
VPERMI2W (YMM, YMM, M256)/[7;≤15]
VPERMI2W (YMM, YMM, YMM)/7
VPERMI2W (ZMM, K, ZMM, M512)/[3;≤17]
VPERMI2W (ZMM, K, ZMM, ZMM)/[3;9]
VPERMI2W (ZMM, ZMM, M512)/[7;≤15]
VPERMI2W (ZMM, ZMM, ZMM)/7
VPERMI2W_Z (XMM, K, XMM, M128)/[3;≤16]
VPERMI2W_Z (XMM, K, XMM, XMM)/[3;9]
VPERMI2W_Z (YMM, K, YMM, M256)/[3;≤17]
VPERMI2W_Z (YMM, K, YMM, YMM)/[3;9]
VPERMI2W_Z (ZMM, K, ZMM, M512)/[3;≤17]
VPERMI2W_Z (ZMM, K, ZMM, ZMM)/[3;9]
VPERMILPD (XMM, K, M128, I8)/[1;≤8]
VPERMILPD (XMM, K, M64_1to2, I8)/[1;≤8]
VPERMILPD (XMM, K, XMM, I8)/1
VPERMILPD (XMM, K, XMM, M128)/[1;≤8]
VPERMILPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VPERMILPD (XMM, K, XMM, XMM)/1
VPERMILPD (YMM, K, M256, I8)/[1;≤9]
VPERMILPD (YMM, K, M64_1to4, I8)/[1;≤9]
VPERMILPD (YMM, K, YMM, I8)/1
VPERMILPD (YMM, K, YMM, M256)/[1;≤9]
VPERMILPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VPERMILPD (YMM, K, YMM, YMM)/1
VPERMILPD (ZMM, K, M512, I8)/[1;≤9]
VPERMILPD (ZMM, K, M64_1to8, I8)/[1;≤9]
VPERMILPD (ZMM, K, ZMM, I8)/1
VPERMILPD (ZMM, K, ZMM, M512)/[1;≤9]
VPERMILPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPERMILPD (ZMM, K, ZMM, ZMM)/1
VPERMILPD (ZMM, M512, I8)/[≤6;≤9]
VPERMILPD (ZMM, M64_1to8, I8)/[≤6;≤9]
VPERMILPD (ZMM, ZMM, I8)/1
VPERMILPD (ZMM, ZMM, M512)/[1;≤9]
VPERMILPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VPERMILPD (ZMM, ZMM, ZMM)/1
VPERMILPD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPERMILPD_EVEX (XMM, M64_1to2, I8)/[≤5;≤8]
VPERMILPD_EVEX (XMM, XMM, I8)/1
VPERMILPD_EVEX (XMM, XMM, M128)/[1;≤8]
VPERMILPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPERMILPD_EVEX (XMM, XMM, XMM)/1
VPERMILPD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPERMILPD_EVEX (YMM, M64_1to4, I8)/[≤6;≤9]
VPERMILPD_EVEX (YMM, YMM, I8)/1
VPERMILPD_EVEX (YMM, YMM, M256)/[1;≤9]
VPERMILPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPERMILPD_EVEX (YMM, YMM, YMM)/1
VPERMILPD_Z (XMM, K, M128, I8)/[1;≤8]
VPERMILPD_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPERMILPD_Z (XMM, K, XMM, I8)/1
VPERMILPD_Z (XMM, K, XMM, M128)/[1;≤8]
VPERMILPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPERMILPD_Z (XMM, K, XMM, XMM)/1
VPERMILPD_Z (YMM, K, M256, I8)/[1;≤9]
VPERMILPD_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPERMILPD_Z (YMM, K, YMM, I8)/1
VPERMILPD_Z (YMM, K, YMM, M256)/[1;≤9]
VPERMILPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPERMILPD_Z (YMM, K, YMM, YMM)/1
VPERMILPD_Z (ZMM, K, M512, I8)/[1;≤9]
VPERMILPD_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPERMILPD_Z (ZMM, K, ZMM, I8)/1
VPERMILPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPERMILPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPERMILPD_Z (ZMM, K, ZMM, ZMM)/1
VPERMILPS (XMM, K, M128, I8)/[1;≤8]
VPERMILPS (XMM, K, M32_1to4, I8)/[1;≤8]
VPERMILPS (XMM, K, XMM, I8)/1
VPERMILPS (XMM, K, XMM, M128)/[1;≤8]
VPERMILPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VPERMILPS (XMM, K, XMM, XMM)/1
VPERMILPS (YMM, K, M256, I8)/[1;≤9]
VPERMILPS (YMM, K, M32_1to8, I8)/[1;≤9]
VPERMILPS (YMM, K, YMM, I8)/1
VPERMILPS (YMM, K, YMM, M256)/[1;≤9]
VPERMILPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VPERMILPS (YMM, K, YMM, YMM)/1
VPERMILPS (ZMM, K, M32_1to16, I8)/[1;≤9]
VPERMILPS (ZMM, K, M512, I8)/[1;≤9]
VPERMILPS (ZMM, K, ZMM, I8)/1
VPERMILPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPERMILPS (ZMM, K, ZMM, M512)/[1;≤9]
VPERMILPS (ZMM, K, ZMM, ZMM)/1
VPERMILPS (ZMM, M32_1to16, I8)/[≤6;≤9]
VPERMILPS (ZMM, M512, I8)/[≤6;≤9]
VPERMILPS (ZMM, ZMM, I8)/1
VPERMILPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VPERMILPS (ZMM, ZMM, M512)/[1;≤9]
VPERMILPS (ZMM, ZMM, ZMM)/1
VPERMILPS_EVEX (XMM, M128, I8)/[≤5;≤8]
VPERMILPS_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPERMILPS_EVEX (XMM, XMM, I8)/1
VPERMILPS_EVEX (XMM, XMM, M128)/[1;≤8]
VPERMILPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPERMILPS_EVEX (XMM, XMM, XMM)/1
VPERMILPS_EVEX (YMM, M256, I8)/[≤6;≤9]
VPERMILPS_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPERMILPS_EVEX (YMM, YMM, I8)/1
VPERMILPS_EVEX (YMM, YMM, M256)/[1;≤9]
VPERMILPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPERMILPS_EVEX (YMM, YMM, YMM)/1
VPERMILPS_Z (XMM, K, M128, I8)/[1;≤8]
VPERMILPS_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPERMILPS_Z (XMM, K, XMM, I8)/1
VPERMILPS_Z (XMM, K, XMM, M128)/[1;≤8]
VPERMILPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPERMILPS_Z (XMM, K, XMM, XMM)/1
VPERMILPS_Z (YMM, K, M256, I8)/[1;≤9]
VPERMILPS_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPERMILPS_Z (YMM, K, YMM, I8)/1
VPERMILPS_Z (YMM, K, YMM, M256)/[1;≤9]
VPERMILPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPERMILPS_Z (YMM, K, YMM, YMM)/1
VPERMILPS_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPERMILPS_Z (ZMM, K, M512, I8)/[1;≤9]
VPERMILPS_Z (ZMM, K, ZMM, I8)/1
VPERMILPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPERMILPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPERMILPS_Z (ZMM, K, ZMM, ZMM)/1
VPERMPD (YMM, K, M256, I8)/[3;≤11]
VPERMPD (YMM, K, M64_1to4, I8)/[3;≤11]
VPERMPD (YMM, K, YMM, I8)/3
VPERMPD (YMM, K, YMM, M256)/[3;≤11]
VPERMPD (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMPD (YMM, K, YMM, YMM)/3
VPERMPD (ZMM, K, M512, I8)/[3;≤11]
VPERMPD (ZMM, K, M64_1to8, I8)/[3;≤11]
VPERMPD (ZMM, K, ZMM, I8)/3
VPERMPD (ZMM, K, ZMM, M512)/[3;≤11]
VPERMPD (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMPD (ZMM, K, ZMM, ZMM)/3
VPERMPD (ZMM, M512, I8)/[≤9;≤11]
VPERMPD (ZMM, M64_1to8, I8)/[≤9;≤11]
VPERMPD (ZMM, ZMM, I8)/3
VPERMPD (ZMM, ZMM, M512)/[3;≤11]
VPERMPD (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMPD (ZMM, ZMM, ZMM)/3
VPERMPD_EVEX (YMM, M256, I8)/[≤9;≤11]
VPERMPD_EVEX (YMM, M64_1to4, I8)/[≤9;≤11]
VPERMPD_EVEX (YMM, YMM, I8)/3
VPERMPD_EVEX (YMM, YMM, M256)/[3;≤11]
VPERMPD_EVEX (YMM, YMM, M64_1to4)/[3;≤11]
VPERMPD_EVEX (YMM, YMM, YMM)/3
VPERMPD_Z (YMM, K, M256, I8)/[3;≤11]
VPERMPD_Z (YMM, K, M64_1to4, I8)/[3;≤11]
VPERMPD_Z (YMM, K, YMM, I8)/3
VPERMPD_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMPD_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMPD_Z (YMM, K, YMM, YMM)/3
VPERMPD_Z (ZMM, K, M512, I8)/[3;≤11]
VPERMPD_Z (ZMM, K, M64_1to8, I8)/[3;≤11]
VPERMPD_Z (ZMM, K, ZMM, I8)/3
VPERMPD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMPD_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMPD_Z (ZMM, K, ZMM, ZMM)/3
VPERMPS (YMM, K, YMM, M256)/[3;≤11]
VPERMPS (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMPS (YMM, K, YMM, YMM)/3
VPERMPS (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMPS (ZMM, K, ZMM, M512)/[3;≤11]
VPERMPS (ZMM, K, ZMM, ZMM)/3
VPERMPS (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMPS (ZMM, ZMM, M512)/[3;≤11]
VPERMPS (ZMM, ZMM, ZMM)/3
VPERMPS_EVEX (YMM, YMM, M256)/[3;≤11]
VPERMPS_EVEX (YMM, YMM, M32_1to8)/[3;≤11]
VPERMPS_EVEX (YMM, YMM, YMM)/3
VPERMPS_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMPS_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMPS_Z (YMM, K, YMM, YMM)/3
VPERMPS_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMPS_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMPS_Z (ZMM, K, ZMM, ZMM)/3
VPERMQ (YMM, K, M256, I8)/[3;≤11]
VPERMQ (YMM, K, M64_1to4, I8)/[3;≤11]
VPERMQ (YMM, K, YMM, I8)/3
VPERMQ (YMM, K, YMM, M256)/[3;≤11]
VPERMQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMQ (YMM, K, YMM, YMM)/3
VPERMQ (ZMM, K, M512, I8)/[3;≤11]
VPERMQ (ZMM, K, M64_1to8, I8)/[3;≤11]
VPERMQ (ZMM, K, ZMM, I8)/3
VPERMQ (ZMM, K, ZMM, M512)/[3;≤11]
VPERMQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMQ (ZMM, K, ZMM, ZMM)/3
VPERMQ (ZMM, M512, I8)/[≤9;≤11]
VPERMQ (ZMM, M64_1to8, I8)/[≤9;≤11]
VPERMQ (ZMM, ZMM, I8)/3
VPERMQ (ZMM, ZMM, M512)/[3;≤11]
VPERMQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMQ (ZMM, ZMM, ZMM)/3
VPERMQ_EVEX (YMM, M256, I8)/[≤8;≤11]
VPERMQ_EVEX (YMM, M64_1to4, I8)/[≤9;≤11]
VPERMQ_EVEX (YMM, YMM, I8)/3
VPERMQ_EVEX (YMM, YMM, M256)/[3;≤11]
VPERMQ_EVEX (YMM, YMM, M64_1to4)/[3;≤11]
VPERMQ_EVEX (YMM, YMM, YMM)/3
VPERMQ_Z (YMM, K, M256, I8)/[3;≤11]
VPERMQ_Z (YMM, K, M64_1to4, I8)/[3;≤11]
VPERMQ_Z (YMM, K, YMM, I8)/3
VPERMQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMQ_Z (YMM, K, YMM, YMM)/3
VPERMQ_Z (ZMM, K, M512, I8)/[3;≤11]
VPERMQ_Z (ZMM, K, M64_1to8, I8)/[3;≤11]
VPERMQ_Z (ZMM, K, ZMM, I8)/3
VPERMQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMQ_Z (ZMM, K, ZMM, ZMM)/3
VPERMT2B (XMM, K, XMM, M128)/[3;≤13]
VPERMT2B (XMM, K, XMM, XMM)/[3;7]
VPERMT2B (XMM, XMM, M128)/[4;≤11]
VPERMT2B (XMM, XMM, XMM)/[4;5]
VPERMT2B (YMM, K, YMM, M256)/[3;≤14]
VPERMT2B (YMM, K, YMM, YMM)/[3;7]
VPERMT2B (YMM, YMM, M256)/[4;≤12]
VPERMT2B (YMM, YMM, YMM)/[4;5]
VPERMT2B (ZMM, K, ZMM, M512)/[3;≤14]
VPERMT2B (ZMM, K, ZMM, ZMM)/[3;7]
VPERMT2B (ZMM, ZMM, M512)/[4;≤12]
VPERMT2B (ZMM, ZMM, ZMM)/[4;5]
VPERMT2B_Z (XMM, K, XMM, M128)/[3;≤13]
VPERMT2B_Z (XMM, K, XMM, XMM)/[3;7]
VPERMT2B_Z (YMM, K, YMM, M256)/[3;≤14]
VPERMT2B_Z (YMM, K, YMM, YMM)/[3;7]
VPERMT2B_Z (ZMM, K, ZMM, M512)/[3;≤14]
VPERMT2B_Z (ZMM, K, ZMM, ZMM)/[3;7]
VPERMT2D (XMM, K, XMM, M128)/[3;≤10]
VPERMT2D (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMT2D (XMM, K, XMM, XMM)/3
VPERMT2D (XMM, XMM, M128)/[3;≤10]
VPERMT2D (XMM, XMM, M32_1to4)/[3;≤10]
VPERMT2D (XMM, XMM, XMM)/3
VPERMT2D (YMM, K, YMM, M256)/[3;≤11]
VPERMT2D (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMT2D (YMM, K, YMM, YMM)/3
VPERMT2D (YMM, YMM, M256)/[3;≤11]
VPERMT2D (YMM, YMM, M32_1to8)/[3;≤11]
VPERMT2D (YMM, YMM, YMM)/3
VPERMT2D (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMT2D (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2D (ZMM, K, ZMM, ZMM)/3
VPERMT2D (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMT2D (ZMM, ZMM, M512)/[3;≤11]
VPERMT2D (ZMM, ZMM, ZMM)/3
VPERMT2D_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMT2D_Z (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMT2D_Z (XMM, K, XMM, XMM)/3
VPERMT2D_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMT2D_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMT2D_Z (YMM, K, YMM, YMM)/3
VPERMT2D_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMT2D_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2D_Z (ZMM, K, ZMM, ZMM)/3
VPERMT2PD (XMM, K, XMM, M128)/[3;≤10]
VPERMT2PD (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMT2PD (XMM, K, XMM, XMM)/3
VPERMT2PD (XMM, XMM, M128)/[3;≤10]
VPERMT2PD (XMM, XMM, M64_1to2)/[3;≤10]
VPERMT2PD (XMM, XMM, XMM)/3
VPERMT2PD (YMM, K, YMM, M256)/[3;≤11]
VPERMT2PD (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMT2PD (YMM, K, YMM, YMM)/3
VPERMT2PD (YMM, YMM, M256)/[3;≤11]
VPERMT2PD (YMM, YMM, M64_1to4)/[3;≤11]
VPERMT2PD (YMM, YMM, YMM)/3
VPERMT2PD (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2PD (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMT2PD (ZMM, K, ZMM, ZMM)/3
VPERMT2PD (ZMM, ZMM, M512)/[3;≤11]
VPERMT2PD (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMT2PD (ZMM, ZMM, ZMM)/3
VPERMT2PD_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMT2PD_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMT2PD_Z (XMM, K, XMM, XMM)/3
VPERMT2PD_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMT2PD_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMT2PD_Z (YMM, K, YMM, YMM)/3
VPERMT2PD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2PD_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMT2PD_Z (ZMM, K, ZMM, ZMM)/3
VPERMT2PS (XMM, K, XMM, M128)/[3;≤10]
VPERMT2PS (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMT2PS (XMM, K, XMM, XMM)/3
VPERMT2PS (XMM, XMM, M128)/[3;≤10]
VPERMT2PS (XMM, XMM, M32_1to4)/[3;≤10]
VPERMT2PS (XMM, XMM, XMM)/3
VPERMT2PS (YMM, K, YMM, M256)/[3;≤11]
VPERMT2PS (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMT2PS (YMM, K, YMM, YMM)/3
VPERMT2PS (YMM, YMM, M256)/[3;≤11]
VPERMT2PS (YMM, YMM, M32_1to8)/[3;≤11]
VPERMT2PS (YMM, YMM, YMM)/3
VPERMT2PS (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMT2PS (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2PS (ZMM, K, ZMM, ZMM)/3
VPERMT2PS (ZMM, ZMM, M32_1to16)/[3;≤11]
VPERMT2PS (ZMM, ZMM, M512)/[3;≤11]
VPERMT2PS (ZMM, ZMM, ZMM)/3
VPERMT2PS_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMT2PS_Z (XMM, K, XMM, M32_1to4)/[3;≤10]
VPERMT2PS_Z (XMM, K, XMM, XMM)/3
VPERMT2PS_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMT2PS_Z (YMM, K, YMM, M32_1to8)/[3;≤11]
VPERMT2PS_Z (YMM, K, YMM, YMM)/3
VPERMT2PS_Z (ZMM, K, ZMM, M32_1to16)/[3;≤11]
VPERMT2PS_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2PS_Z (ZMM, K, ZMM, ZMM)/3
VPERMT2Q (XMM, K, XMM, M128)/[3;≤10]
VPERMT2Q (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMT2Q (XMM, K, XMM, XMM)/3
VPERMT2Q (XMM, XMM, M128)/[3;≤10]
VPERMT2Q (XMM, XMM, M64_1to2)/[3;≤10]
VPERMT2Q (XMM, XMM, XMM)/3
VPERMT2Q (YMM, K, YMM, M256)/[3;≤11]
VPERMT2Q (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMT2Q (YMM, K, YMM, YMM)/3
VPERMT2Q (YMM, YMM, M256)/[3;≤11]
VPERMT2Q (YMM, YMM, M64_1to4)/[3;≤11]
VPERMT2Q (YMM, YMM, YMM)/3
VPERMT2Q (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2Q (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMT2Q (ZMM, K, ZMM, ZMM)/3
VPERMT2Q (ZMM, ZMM, M512)/[3;≤11]
VPERMT2Q (ZMM, ZMM, M64_1to8)/[3;≤11]
VPERMT2Q (ZMM, ZMM, ZMM)/3
VPERMT2Q_Z (XMM, K, XMM, M128)/[3;≤10]
VPERMT2Q_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPERMT2Q_Z (XMM, K, XMM, XMM)/3
VPERMT2Q_Z (YMM, K, YMM, M256)/[3;≤11]
VPERMT2Q_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPERMT2Q_Z (YMM, K, YMM, YMM)/3
VPERMT2Q_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPERMT2Q_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPERMT2Q_Z (ZMM, K, ZMM, ZMM)/3
VPERMT2W (XMM, K, XMM, M128)/[5;≤15]
VPERMT2W (XMM, K, XMM, XMM)/[5;9]
VPERMT2W (XMM, XMM, M128)/[6;≤13]
VPERMT2W (XMM, XMM, XMM)/[6;7]
VPERMT2W (YMM, K, YMM, M256)/[5;≤16]
VPERMT2W (YMM, K, YMM, YMM)/[5;9]
VPERMT2W (YMM, YMM, M256)/[6;≤14]
VPERMT2W (YMM, YMM, YMM)/[6;7]
VPERMT2W (ZMM, K, ZMM, M512)/[5;≤16]
VPERMT2W (ZMM, K, ZMM, ZMM)/[5;9]
VPERMT2W (ZMM, ZMM, M512)/[6;≤14]
VPERMT2W (ZMM, ZMM, ZMM)/[6;7]
VPERMT2W_Z (XMM, K, XMM, M128)/[5;≤15]
VPERMT2W_Z (XMM, K, XMM, XMM)/[5;9]
VPERMT2W_Z (YMM, K, YMM, M256)/[5;≤16]
VPERMT2W_Z (YMM, K, YMM, YMM)/[5;9]
VPERMT2W_Z (ZMM, K, ZMM, M512)/[5;≤16]
VPERMT2W_Z (ZMM, K, ZMM, ZMM)/[5;9]
VPERMW (XMM, K, XMM, M128)/[5;≤13]
VPERMW (XMM, K, XMM, XMM)/[5;6]
VPERMW (XMM, XMM, M128)/[4;≤10]
VPERMW (XMM, XMM, XMM)/[3;4]
VPERMW (YMM, K, YMM, M256)/[5;≤13]
VPERMW (YMM, K, YMM, YMM)/[5;6]
VPERMW (YMM, YMM, M256)/[4;≤11]
VPERMW (YMM, YMM, YMM)/[3;4]
VPERMW (ZMM, K, ZMM, M512)/[5;≤13]
VPERMW (ZMM, K, ZMM, ZMM)/[5;6]
VPERMW (ZMM, ZMM, M512)/[4;≤11]
VPERMW (ZMM, ZMM, ZMM)/[3;4]
VPERMW_Z (XMM, K, XMM, M128)/[5;≤13]
VPERMW_Z (XMM, K, XMM, XMM)/[5;6]
VPERMW_Z (YMM, K, YMM, M256)/[5;≤13]
VPERMW_Z (YMM, K, YMM, YMM)/[5;6]
VPERMW_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPERMW_Z (ZMM, K, ZMM, ZMM)/[5;6]
VPEXPANDB (XMM, K, M128)/[5;≤13]
VPEXPANDB (XMM, K, XMM)/[5;8]
VPEXPANDB (XMM, M128)/[≤7;≤10]
VPEXPANDB (XMM, XMM)/3
VPEXPANDB (YMM, K, M256)/[5;≤13]
VPEXPANDB (YMM, K, YMM)/[5;8]
VPEXPANDB (YMM, M256)/[≤8;≤11]
VPEXPANDB (YMM, YMM)/3
VPEXPANDB (ZMM, K, M512)/[5;≤13]
VPEXPANDB (ZMM, K, ZMM)/[5;8]
VPEXPANDB (ZMM, M512)/[≤8;≤11]
VPEXPANDB (ZMM, ZMM)/5
VPEXPANDB_Z (XMM, K, M128)/[8;≤13]
VPEXPANDB_Z (XMM, K, XMM)/[5;8]
VPEXPANDB_Z (YMM, K, M256)/[8;≤13]
VPEXPANDB_Z (YMM, K, YMM)/[5;8]
VPEXPANDB_Z (ZMM, K, M512)/[8;≤13]
VPEXPANDB_Z (ZMM, K, ZMM)/[5;8]
VPEXPANDD (XMM, K, M128)/[3;≤10]
VPEXPANDD (XMM, K, XMM)/[3;6]
VPEXPANDD (XMM, M128)/[≤7;≤10]
VPEXPANDD (XMM, XMM)/3
VPEXPANDD (YMM, K, M256)/[3;≤11]
VPEXPANDD (YMM, K, YMM)/[3;6]
VPEXPANDD (YMM, M256)/[≤8;≤11]
VPEXPANDD (YMM, YMM)/3
VPEXPANDD (ZMM, K, M512)/[3;≤11]
VPEXPANDD (ZMM, K, ZMM)/[3;6]
VPEXPANDD (ZMM, M512)/[≤9;≤11]
VPEXPANDD (ZMM, ZMM)/5
VPEXPANDD_Z (XMM, K, M128)/[6;≤10]
VPEXPANDD_Z (XMM, K, XMM)/[3;6]
VPEXPANDD_Z (YMM, K, M256)/[6;≤11]
VPEXPANDD_Z (YMM, K, YMM)/[3;6]
VPEXPANDD_Z (ZMM, K, M512)/[6;≤11]
VPEXPANDD_Z (ZMM, K, ZMM)/[4;6]
VPEXPANDQ (XMM, K, M128)/[3;≤10]
VPEXPANDQ (XMM, K, XMM)/[3;6]
VPEXPANDQ (XMM, M128)/[≤7;≤10]
VPEXPANDQ (XMM, XMM)/3
VPEXPANDQ (YMM, K, M256)/[3;≤11]
VPEXPANDQ (YMM, K, YMM)/[3;6]
VPEXPANDQ (YMM, M256)/[≤8;≤11]
VPEXPANDQ (YMM, YMM)/3
VPEXPANDQ (ZMM, K, M512)/[3;≤11]
VPEXPANDQ (ZMM, K, ZMM)/[3;6]
VPEXPANDQ (ZMM, M512)/[≤9;≤11]
VPEXPANDQ (ZMM, ZMM)/5
VPEXPANDQ_Z (XMM, K, M128)/[6;≤10]
VPEXPANDQ_Z (XMM, K, XMM)/[3;6]
VPEXPANDQ_Z (YMM, K, M256)/[6;≤11]
VPEXPANDQ_Z (YMM, K, YMM)/[3;6]
VPEXPANDQ_Z (ZMM, K, M512)/[6;≤11]
VPEXPANDQ_Z (ZMM, K, ZMM)/[5;6]
VPEXPANDW (XMM, K, M128)/[5;≤13]
VPEXPANDW (XMM, K, XMM)/[5;8]
VPEXPANDW (XMM, M128)/[≤7;≤10]
VPEXPANDW (XMM, XMM)/3
VPEXPANDW (YMM, K, M256)/[5;≤13]
VPEXPANDW (YMM, K, YMM)/[5;8]
VPEXPANDW (YMM, M256)/[≤8;≤11]
VPEXPANDW (YMM, YMM)/3
VPEXPANDW (ZMM, K, M512)/[5;≤13]
VPEXPANDW (ZMM, K, ZMM)/[5;8]
VPEXPANDW (ZMM, M512)/[≤8;≤11]
VPEXPANDW (ZMM, ZMM)/4
VPEXPANDW_Z (XMM, K, M128)/[8;≤13]
VPEXPANDW_Z (XMM, K, XMM)/[5;8]
VPEXPANDW_Z (YMM, K, M256)/[8;≤13]
VPEXPANDW_Z (YMM, K, YMM)/[5;8]
VPEXPANDW_Z (ZMM, K, M512)/[8;≤13]
VPEXPANDW_Z (ZMM, K, ZMM)/[5;8]
VPEXTRB_EVEX (M8, XMM, I8)/[≤12;≤20]
VPEXTRB_EVEX (R32, XMM, I8)/≤4
VPEXTRD_EVEX (M32, XMM, I8)/[≤5;≤11]
VPEXTRD_EVEX (R32, XMM, I8)/≤4
VPEXTRQ_EVEX (M64, XMM, I8)/[≤5;≤11]
VPEXTRQ_EVEX (R64, XMM, I8)/≤4
VPEXTRW_C5_EVEX (R32, XMM, I8)/≤4
VPEXTRW_EVEX (M16, XMM, I8)/[≤11;≤20]
VPGATHERDD (XMM, K, VSIB_XMM)/[1;19]
VPGATHERDD (YMM, K, VSIB_YMM)/[1;21]
VPGATHERDD (ZMM, K, VSIB_ZMM)/[1;25]
VPGATHERDQ (XMM, K, VSIB_XMM)/[1;17]
VPGATHERDQ (YMM, K, VSIB_XMM)/[1;19]
VPGATHERDQ (ZMM, K, VSIB_YMM)/[1;21]
VPGATHERQD (XMM, K, VSIB_XMM)/[1;17]
VPGATHERQD (XMM, K, VSIB_YMM)/[1;19]
VPGATHERQD (YMM, K, VSIB_ZMM)/[1;21]
VPGATHERQQ (XMM, K, VSIB_XMM)/[1;17]
VPGATHERQQ (YMM, K, VSIB_YMM)/[1;19]
VPGATHERQQ (ZMM, K, VSIB_ZMM)/[1;21]
VPINSRB_EVEX (XMM, XMM, M8, I8)/[1;≤8]
VPINSRB_EVEX (XMM, XMM, R32, I8)/[1;≤4]
VPINSRD_EVEX (XMM, XMM, M32, I8)/[1;≤8]
VPINSRD_EVEX (XMM, XMM, R32, I8)/[1;≤4]
VPINSRQ_EVEX (XMM, XMM, M64, I8)/[1;≤8]
VPINSRQ_EVEX (XMM, XMM, R64, I8)/[1;≤4]
VPINSRW_EVEX (XMM, XMM, M16, I8)/[1;≤8]
VPINSRW_EVEX (XMM, XMM, R32, I8)/[1;≤4]
VPLZCNTD (XMM, K, M128)/[4;≤11]
VPLZCNTD (XMM, K, M32_1to4)/[4;≤11]
VPLZCNTD (XMM, K, XMM)/4
VPLZCNTD (XMM, M128)/[≤8;≤11]
VPLZCNTD (XMM, M32_1to4)/[≤8;≤11]
VPLZCNTD (XMM, XMM)/4
VPLZCNTD (YMM, K, M256)/[4;≤12]
VPLZCNTD (YMM, K, M32_1to8)/[4;≤12]
VPLZCNTD (YMM, K, YMM)/4
VPLZCNTD (YMM, M256)/[≤9;≤12]
VPLZCNTD (YMM, M32_1to8)/[≤9;≤12]
VPLZCNTD (YMM, YMM)/4
VPLZCNTD (ZMM, K, M32_1to16)/[4;≤12]
VPLZCNTD (ZMM, K, M512)/[4;≤12]
VPLZCNTD (ZMM, K, ZMM)/4
VPLZCNTD (ZMM, M32_1to16)/[≤9;≤12]
VPLZCNTD (ZMM, M512)/[≤9;≤12]
VPLZCNTD (ZMM, ZMM)/4
VPLZCNTD_Z (XMM, K, M128)/[4;≤11]
VPLZCNTD_Z (XMM, K, M32_1to4)/[4;≤11]
VPLZCNTD_Z (XMM, K, XMM)/4
VPLZCNTD_Z (YMM, K, M256)/[4;≤12]
VPLZCNTD_Z (YMM, K, M32_1to8)/[4;≤12]
VPLZCNTD_Z (YMM, K, YMM)/4
VPLZCNTD_Z (ZMM, K, M32_1to16)/[4;≤12]
VPLZCNTD_Z (ZMM, K, M512)/[4;≤12]
VPLZCNTD_Z (ZMM, K, ZMM)/4
VPLZCNTQ (XMM, K, M128)/[4;≤11]
VPLZCNTQ (XMM, K, M64_1to2)/[4;≤11]
VPLZCNTQ (XMM, K, XMM)/4
VPLZCNTQ (XMM, M128)/[≤8;≤11]
VPLZCNTQ (XMM, M64_1to2)/[≤8;≤11]
VPLZCNTQ (XMM, XMM)/4
VPLZCNTQ (YMM, K, M256)/[4;≤12]
VPLZCNTQ (YMM, K, M64_1to4)/[4;≤12]
VPLZCNTQ (YMM, K, YMM)/4
VPLZCNTQ (YMM, M256)/[≤9;≤12]
VPLZCNTQ (YMM, M64_1to4)/[≤9;≤12]
VPLZCNTQ (YMM, YMM)/4
VPLZCNTQ (ZMM, K, M512)/[4;≤12]
VPLZCNTQ (ZMM, K, M64_1to8)/[4;≤12]
VPLZCNTQ (ZMM, K, ZMM)/4
VPLZCNTQ (ZMM, M512)/[≤9;≤12]
VPLZCNTQ (ZMM, M64_1to8)/[≤9;≤12]
VPLZCNTQ (ZMM, ZMM)/4
VPLZCNTQ_Z (XMM, K, M128)/[4;≤11]
VPLZCNTQ_Z (XMM, K, M64_1to2)/[4;≤11]
VPLZCNTQ_Z (XMM, K, XMM)/4
VPLZCNTQ_Z (YMM, K, M256)/[4;≤12]
VPLZCNTQ_Z (YMM, K, M64_1to4)/[4;≤12]
VPLZCNTQ_Z (YMM, K, YMM)/4
VPLZCNTQ_Z (ZMM, K, M512)/[4;≤12]
VPLZCNTQ_Z (ZMM, K, M64_1to8)/[4;≤12]
VPLZCNTQ_Z (ZMM, K, ZMM)/4
VPMADD52HUQ (XMM, K, XMM, M128)/[4;≤11]
VPMADD52HUQ (XMM, K, XMM, M64_1to2)/[4;≤11]
VPMADD52HUQ (XMM, K, XMM, XMM)/4
VPMADD52HUQ (XMM, XMM, M128)/[4;≤11]
VPMADD52HUQ (XMM, XMM, M64_1to2)/[4;≤11]
VPMADD52HUQ (XMM, XMM, XMM)/4
VPMADD52HUQ (YMM, K, YMM, M256)/[4;≤12]
VPMADD52HUQ (YMM, K, YMM, M64_1to4)/[4;≤12]
VPMADD52HUQ (YMM, K, YMM, YMM)/4
VPMADD52HUQ (YMM, YMM, M256)/[4;≤12]
VPMADD52HUQ (YMM, YMM, M64_1to4)/[4;≤12]
VPMADD52HUQ (YMM, YMM, YMM)/4
VPMADD52HUQ (ZMM, K, ZMM, M512)/[4;≤12]
VPMADD52HUQ (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VPMADD52HUQ (ZMM, K, ZMM, ZMM)/4
VPMADD52HUQ (ZMM, ZMM, M512)/[4;≤12]
VPMADD52HUQ (ZMM, ZMM, M64_1to8)/[4;≤12]
VPMADD52HUQ (ZMM, ZMM, ZMM)/4
VPMADD52HUQ_Z (XMM, K, XMM, M128)/[4;≤11]
VPMADD52HUQ_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VPMADD52HUQ_Z (XMM, K, XMM, XMM)/4
VPMADD52HUQ_Z (YMM, K, YMM, M256)/[4;≤12]
VPMADD52HUQ_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VPMADD52HUQ_Z (YMM, K, YMM, YMM)/4
VPMADD52HUQ_Z (ZMM, K, ZMM, M512)/[4;≤12]
VPMADD52HUQ_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VPMADD52HUQ_Z (ZMM, K, ZMM, ZMM)/4
VPMADD52LUQ (XMM, K, XMM, M128)/[4;≤11]
VPMADD52LUQ (XMM, K, XMM, M64_1to2)/[4;≤11]
VPMADD52LUQ (XMM, K, XMM, XMM)/4
VPMADD52LUQ (XMM, XMM, M128)/[4;≤11]
VPMADD52LUQ (XMM, XMM, M64_1to2)/[4;≤11]
VPMADD52LUQ (XMM, XMM, XMM)/4
VPMADD52LUQ (YMM, K, YMM, M256)/[4;≤12]
VPMADD52LUQ (YMM, K, YMM, M64_1to4)/[4;≤12]
VPMADD52LUQ (YMM, K, YMM, YMM)/4
VPMADD52LUQ (YMM, YMM, M256)/[4;≤12]
VPMADD52LUQ (YMM, YMM, M64_1to4)/[4;≤12]
VPMADD52LUQ (YMM, YMM, YMM)/4
VPMADD52LUQ (ZMM, K, ZMM, M512)/[4;≤12]
VPMADD52LUQ (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VPMADD52LUQ (ZMM, K, ZMM, ZMM)/4
VPMADD52LUQ (ZMM, ZMM, M512)/[4;≤12]
VPMADD52LUQ (ZMM, ZMM, M64_1to8)/[4;≤12]
VPMADD52LUQ (ZMM, ZMM, ZMM)/4
VPMADD52LUQ_Z (XMM, K, XMM, M128)/[4;≤11]
VPMADD52LUQ_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VPMADD52LUQ_Z (XMM, K, XMM, XMM)/4
VPMADD52LUQ_Z (YMM, K, YMM, M256)/[4;≤12]
VPMADD52LUQ_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VPMADD52LUQ_Z (YMM, K, YMM, YMM)/4
VPMADD52LUQ_Z (ZMM, K, ZMM, M512)/[4;≤12]
VPMADD52LUQ_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VPMADD52LUQ_Z (ZMM, K, ZMM, ZMM)/4
VPMADDUBSW (XMM, K, XMM, M128)/[6;≤14]
VPMADDUBSW (XMM, K, XMM, XMM)/[6;7]
VPMADDUBSW (YMM, K, YMM, M256)/[6;≤14]
VPMADDUBSW (YMM, K, YMM, YMM)/[6;7]
VPMADDUBSW (ZMM, K, ZMM, M512)/[6;≤14]
VPMADDUBSW (ZMM, K, ZMM, ZMM)/[6;7]
VPMADDUBSW (ZMM, ZMM, M512)/[5;≤13]
VPMADDUBSW (ZMM, ZMM, ZMM)/5
VPMADDUBSW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMADDUBSW_EVEX (XMM, XMM, XMM)/5
VPMADDUBSW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMADDUBSW_EVEX (YMM, YMM, YMM)/5
VPMADDUBSW_Z (XMM, K, XMM, M128)/[7;≤14]
VPMADDUBSW_Z (XMM, K, XMM, XMM)/7
VPMADDUBSW_Z (YMM, K, YMM, M256)/[7;≤14]
VPMADDUBSW_Z (YMM, K, YMM, YMM)/7
VPMADDUBSW_Z (ZMM, K, ZMM, M512)/[7;≤14]
VPMADDUBSW_Z (ZMM, K, ZMM, ZMM)/7
VPMADDWD (XMM, K, XMM, M128)/[4;≤12]
VPMADDWD (XMM, K, XMM, XMM)/[4;5]
VPMADDWD (YMM, K, YMM, M256)/[4;≤13]
VPMADDWD (YMM, K, YMM, YMM)/[4;5]
VPMADDWD (ZMM, K, ZMM, M512)/[4;≤13]
VPMADDWD (ZMM, K, ZMM, ZMM)/[4;5]
VPMADDWD (ZMM, ZMM, M512)/[5;≤13]
VPMADDWD (ZMM, ZMM, ZMM)/5
VPMADDWD_EVEX (XMM, XMM, M128)/[5;≤12]
VPMADDWD_EVEX (XMM, XMM, XMM)/5
VPMADDWD_EVEX (YMM, YMM, M256)/[5;≤13]
VPMADDWD_EVEX (YMM, YMM, YMM)/5
VPMADDWD_Z (XMM, K, XMM, M128)/[5;≤12]
VPMADDWD_Z (XMM, K, XMM, XMM)/5
VPMADDWD_Z (YMM, K, YMM, M256)/[5;≤13]
VPMADDWD_Z (YMM, K, YMM, YMM)/5
VPMADDWD_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPMADDWD_Z (ZMM, K, ZMM, ZMM)/5
VPMAXSB (XMM, K, XMM, M128)/[3;≤11]
VPMAXSB (XMM, K, XMM, XMM)/3
VPMAXSB (YMM, K, YMM, M256)/[3;≤11]
VPMAXSB (YMM, K, YMM, YMM)/3
VPMAXSB (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSB (ZMM, K, ZMM, ZMM)/3
VPMAXSB (ZMM, ZMM, M512)/[1;≤9]
VPMAXSB (ZMM, ZMM, ZMM)/1
VPMAXSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXSB_EVEX (XMM, XMM, XMM)/1
VPMAXSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXSB_EVEX (YMM, YMM, YMM)/1
VPMAXSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPMAXSB_Z (XMM, K, XMM, XMM)/3
VPMAXSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXSB_Z (YMM, K, YMM, YMM)/3
VPMAXSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSB_Z (ZMM, K, ZMM, ZMM)/3
VPMAXSD (XMM, K, XMM, M128)/[1;≤8]
VPMAXSD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMAXSD (XMM, K, XMM, XMM)/1
VPMAXSD (YMM, K, YMM, M256)/[1;≤9]
VPMAXSD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMAXSD (YMM, K, YMM, YMM)/1
VPMAXSD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMAXSD (ZMM, K, ZMM, M512)/[1;≤9]
VPMAXSD (ZMM, K, ZMM, ZMM)/1
VPMAXSD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPMAXSD (ZMM, ZMM, M512)/[1;≤9]
VPMAXSD (ZMM, ZMM, ZMM)/1
VPMAXSD_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXSD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPMAXSD_EVEX (XMM, XMM, XMM)/1
VPMAXSD_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXSD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPMAXSD_EVEX (YMM, YMM, YMM)/1
VPMAXSD_Z (XMM, K, XMM, M128)/[1;≤8]
VPMAXSD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMAXSD_Z (XMM, K, XMM, XMM)/1
VPMAXSD_Z (YMM, K, YMM, M256)/[1;≤9]
VPMAXSD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMAXSD_Z (YMM, K, YMM, YMM)/1
VPMAXSD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMAXSD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPMAXSD_Z (ZMM, K, ZMM, ZMM)/1
VPMAXSQ (XMM, K, XMM, M128)/[3;≤10]
VPMAXSQ (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMAXSQ (XMM, K, XMM, XMM)/3
VPMAXSQ (XMM, XMM, M128)/[3;≤10]
VPMAXSQ (XMM, XMM, M64_1to2)/[3;≤10]
VPMAXSQ (XMM, XMM, XMM)/3
VPMAXSQ (YMM, K, YMM, M256)/[3;≤11]
VPMAXSQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMAXSQ (YMM, K, YMM, YMM)/3
VPMAXSQ (YMM, YMM, M256)/[3;≤11]
VPMAXSQ (YMM, YMM, M64_1to4)/[3;≤11]
VPMAXSQ (YMM, YMM, YMM)/3
VPMAXSQ (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMAXSQ (ZMM, K, ZMM, ZMM)/3
VPMAXSQ (ZMM, ZMM, M512)/[3;≤11]
VPMAXSQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMAXSQ (ZMM, ZMM, ZMM)/3
VPMAXSQ_Z (XMM, K, XMM, M128)/[3;≤10]
VPMAXSQ_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMAXSQ_Z (XMM, K, XMM, XMM)/3
VPMAXSQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXSQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMAXSQ_Z (YMM, K, YMM, YMM)/3
VPMAXSQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMAXSQ_Z (ZMM, K, ZMM, ZMM)/3
VPMAXSW (XMM, K, XMM, M128)/[3;≤11]
VPMAXSW (XMM, K, XMM, XMM)/3
VPMAXSW (YMM, K, YMM, M256)/[3;≤11]
VPMAXSW (YMM, K, YMM, YMM)/3
VPMAXSW (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSW (ZMM, K, ZMM, ZMM)/3
VPMAXSW (ZMM, ZMM, M512)/[1;≤9]
VPMAXSW (ZMM, ZMM, ZMM)/1
VPMAXSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXSW_EVEX (XMM, XMM, XMM)/1
VPMAXSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXSW_EVEX (YMM, YMM, YMM)/1
VPMAXSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPMAXSW_Z (XMM, K, XMM, XMM)/3
VPMAXSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXSW_Z (YMM, K, YMM, YMM)/3
VPMAXSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXSW_Z (ZMM, K, ZMM, ZMM)/3
VPMAXUB (XMM, K, XMM, M128)/[3;≤11]
VPMAXUB (XMM, K, XMM, XMM)/3
VPMAXUB (YMM, K, YMM, M256)/[3;≤11]
VPMAXUB (YMM, K, YMM, YMM)/3
VPMAXUB (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUB (ZMM, K, ZMM, ZMM)/3
VPMAXUB (ZMM, ZMM, M512)/[1;≤9]
VPMAXUB (ZMM, ZMM, ZMM)/1
VPMAXUB_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXUB_EVEX (XMM, XMM, XMM)/1
VPMAXUB_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXUB_EVEX (YMM, YMM, YMM)/1
VPMAXUB_Z (XMM, K, XMM, M128)/[3;≤11]
VPMAXUB_Z (XMM, K, XMM, XMM)/3
VPMAXUB_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXUB_Z (YMM, K, YMM, YMM)/3
VPMAXUB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUB_Z (ZMM, K, ZMM, ZMM)/3
VPMAXUD (XMM, K, XMM, M128)/[1;≤8]
VPMAXUD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMAXUD (XMM, K, XMM, XMM)/1
VPMAXUD (YMM, K, YMM, M256)/[1;≤9]
VPMAXUD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMAXUD (YMM, K, YMM, YMM)/1
VPMAXUD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMAXUD (ZMM, K, ZMM, M512)/[1;≤9]
VPMAXUD (ZMM, K, ZMM, ZMM)/1
VPMAXUD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPMAXUD (ZMM, ZMM, M512)/[1;≤9]
VPMAXUD (ZMM, ZMM, ZMM)/1
VPMAXUD_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXUD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPMAXUD_EVEX (XMM, XMM, XMM)/1
VPMAXUD_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXUD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPMAXUD_EVEX (YMM, YMM, YMM)/1
VPMAXUD_Z (XMM, K, XMM, M128)/[1;≤8]
VPMAXUD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMAXUD_Z (XMM, K, XMM, XMM)/1
VPMAXUD_Z (YMM, K, YMM, M256)/[1;≤9]
VPMAXUD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMAXUD_Z (YMM, K, YMM, YMM)/1
VPMAXUD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMAXUD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPMAXUD_Z (ZMM, K, ZMM, ZMM)/1
VPMAXUQ (XMM, K, XMM, M128)/[3;≤10]
VPMAXUQ (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMAXUQ (XMM, K, XMM, XMM)/3
VPMAXUQ (XMM, XMM, M128)/[3;≤10]
VPMAXUQ (XMM, XMM, M64_1to2)/[3;≤10]
VPMAXUQ (XMM, XMM, XMM)/3
VPMAXUQ (YMM, K, YMM, M256)/[3;≤11]
VPMAXUQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMAXUQ (YMM, K, YMM, YMM)/3
VPMAXUQ (YMM, YMM, M256)/[3;≤11]
VPMAXUQ (YMM, YMM, M64_1to4)/[3;≤11]
VPMAXUQ (YMM, YMM, YMM)/3
VPMAXUQ (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMAXUQ (ZMM, K, ZMM, ZMM)/3
VPMAXUQ (ZMM, ZMM, M512)/[3;≤11]
VPMAXUQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMAXUQ (ZMM, ZMM, ZMM)/3
VPMAXUQ_Z (XMM, K, XMM, M128)/[3;≤10]
VPMAXUQ_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMAXUQ_Z (XMM, K, XMM, XMM)/3
VPMAXUQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXUQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMAXUQ_Z (YMM, K, YMM, YMM)/3
VPMAXUQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMAXUQ_Z (ZMM, K, ZMM, ZMM)/3
VPMAXUW (XMM, K, XMM, M128)/[3;≤11]
VPMAXUW (XMM, K, XMM, XMM)/3
VPMAXUW (YMM, K, YMM, M256)/[3;≤11]
VPMAXUW (YMM, K, YMM, YMM)/3
VPMAXUW (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUW (ZMM, K, ZMM, ZMM)/3
VPMAXUW (ZMM, ZMM, M512)/[1;≤9]
VPMAXUW (ZMM, ZMM, ZMM)/1
VPMAXUW_EVEX (XMM, XMM, M128)/[1;≤8]
VPMAXUW_EVEX (XMM, XMM, XMM)/1
VPMAXUW_EVEX (YMM, YMM, M256)/[1;≤9]
VPMAXUW_EVEX (YMM, YMM, YMM)/1
VPMAXUW_Z (XMM, K, XMM, M128)/[3;≤11]
VPMAXUW_Z (XMM, K, XMM, XMM)/3
VPMAXUW_Z (YMM, K, YMM, M256)/[3;≤11]
VPMAXUW_Z (YMM, K, YMM, YMM)/3
VPMAXUW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMAXUW_Z (ZMM, K, ZMM, ZMM)/3
VPMINSB (XMM, K, XMM, M128)/[3;≤11]
VPMINSB (XMM, K, XMM, XMM)/3
VPMINSB (YMM, K, YMM, M256)/[3;≤11]
VPMINSB (YMM, K, YMM, YMM)/3
VPMINSB (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSB (ZMM, K, ZMM, ZMM)/3
VPMINSB (ZMM, ZMM, M512)/[1;≤9]
VPMINSB (ZMM, ZMM, ZMM)/1
VPMINSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINSB_EVEX (XMM, XMM, XMM)/1
VPMINSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINSB_EVEX (YMM, YMM, YMM)/1
VPMINSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPMINSB_Z (XMM, K, XMM, XMM)/3
VPMINSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINSB_Z (YMM, K, YMM, YMM)/3
VPMINSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSB_Z (ZMM, K, ZMM, ZMM)/3
VPMINSD (XMM, K, XMM, M128)/[1;≤8]
VPMINSD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMINSD (XMM, K, XMM, XMM)/1
VPMINSD (YMM, K, YMM, M256)/[1;≤9]
VPMINSD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMINSD (YMM, K, YMM, YMM)/1
VPMINSD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMINSD (ZMM, K, ZMM, M512)/[1;≤9]
VPMINSD (ZMM, K, ZMM, ZMM)/1
VPMINSD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPMINSD (ZMM, ZMM, M512)/[1;≤9]
VPMINSD (ZMM, ZMM, ZMM)/1
VPMINSD_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINSD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPMINSD_EVEX (XMM, XMM, XMM)/1
VPMINSD_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINSD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPMINSD_EVEX (YMM, YMM, YMM)/1
VPMINSD_Z (XMM, K, XMM, M128)/[1;≤8]
VPMINSD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMINSD_Z (XMM, K, XMM, XMM)/1
VPMINSD_Z (YMM, K, YMM, M256)/[1;≤9]
VPMINSD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMINSD_Z (YMM, K, YMM, YMM)/1
VPMINSD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMINSD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPMINSD_Z (ZMM, K, ZMM, ZMM)/1
VPMINSQ (XMM, K, XMM, M128)/[3;≤10]
VPMINSQ (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMINSQ (XMM, K, XMM, XMM)/3
VPMINSQ (XMM, XMM, M128)/[3;≤10]
VPMINSQ (XMM, XMM, M64_1to2)/[3;≤10]
VPMINSQ (XMM, XMM, XMM)/3
VPMINSQ (YMM, K, YMM, M256)/[3;≤11]
VPMINSQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMINSQ (YMM, K, YMM, YMM)/3
VPMINSQ (YMM, YMM, M256)/[3;≤11]
VPMINSQ (YMM, YMM, M64_1to4)/[3;≤11]
VPMINSQ (YMM, YMM, YMM)/3
VPMINSQ (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMINSQ (ZMM, K, ZMM, ZMM)/3
VPMINSQ (ZMM, ZMM, M512)/[3;≤11]
VPMINSQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMINSQ (ZMM, ZMM, ZMM)/3
VPMINSQ_Z (XMM, K, XMM, M128)/[3;≤10]
VPMINSQ_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMINSQ_Z (XMM, K, XMM, XMM)/3
VPMINSQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINSQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMINSQ_Z (YMM, K, YMM, YMM)/3
VPMINSQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMINSQ_Z (ZMM, K, ZMM, ZMM)/3
VPMINSW (XMM, K, XMM, M128)/[3;≤11]
VPMINSW (XMM, K, XMM, XMM)/3
VPMINSW (YMM, K, YMM, M256)/[3;≤11]
VPMINSW (YMM, K, YMM, YMM)/3
VPMINSW (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSW (ZMM, K, ZMM, ZMM)/3
VPMINSW (ZMM, ZMM, M512)/[1;≤9]
VPMINSW (ZMM, ZMM, ZMM)/1
VPMINSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINSW_EVEX (XMM, XMM, XMM)/1
VPMINSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINSW_EVEX (YMM, YMM, YMM)/1
VPMINSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPMINSW_Z (XMM, K, XMM, XMM)/3
VPMINSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINSW_Z (YMM, K, YMM, YMM)/3
VPMINSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINSW_Z (ZMM, K, ZMM, ZMM)/3
VPMINUB (XMM, K, XMM, M128)/[3;≤11]
VPMINUB (XMM, K, XMM, XMM)/3
VPMINUB (YMM, K, YMM, M256)/[3;≤11]
VPMINUB (YMM, K, YMM, YMM)/3
VPMINUB (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUB (ZMM, K, ZMM, ZMM)/3
VPMINUB (ZMM, ZMM, M512)/[1;≤9]
VPMINUB (ZMM, ZMM, ZMM)/1
VPMINUB_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINUB_EVEX (XMM, XMM, XMM)/1
VPMINUB_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINUB_EVEX (YMM, YMM, YMM)/1
VPMINUB_Z (XMM, K, XMM, M128)/[3;≤11]
VPMINUB_Z (XMM, K, XMM, XMM)/3
VPMINUB_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINUB_Z (YMM, K, YMM, YMM)/3
VPMINUB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUB_Z (ZMM, K, ZMM, ZMM)/3
VPMINUD (XMM, K, XMM, M128)/[1;≤8]
VPMINUD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMINUD (XMM, K, XMM, XMM)/1
VPMINUD (YMM, K, YMM, M256)/[1;≤9]
VPMINUD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMINUD (YMM, K, YMM, YMM)/1
VPMINUD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMINUD (ZMM, K, ZMM, M512)/[1;≤9]
VPMINUD (ZMM, K, ZMM, ZMM)/1
VPMINUD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPMINUD (ZMM, ZMM, M512)/[1;≤9]
VPMINUD (ZMM, ZMM, ZMM)/1
VPMINUD_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINUD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPMINUD_EVEX (XMM, XMM, XMM)/1
VPMINUD_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINUD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPMINUD_EVEX (YMM, YMM, YMM)/1
VPMINUD_Z (XMM, K, XMM, M128)/[1;≤8]
VPMINUD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPMINUD_Z (XMM, K, XMM, XMM)/1
VPMINUD_Z (YMM, K, YMM, M256)/[1;≤9]
VPMINUD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPMINUD_Z (YMM, K, YMM, YMM)/1
VPMINUD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPMINUD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPMINUD_Z (ZMM, K, ZMM, ZMM)/1
VPMINUQ (XMM, K, XMM, M128)/[3;≤10]
VPMINUQ (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMINUQ (XMM, K, XMM, XMM)/3
VPMINUQ (XMM, XMM, M128)/[3;≤10]
VPMINUQ (XMM, XMM, M64_1to2)/[3;≤10]
VPMINUQ (XMM, XMM, XMM)/3
VPMINUQ (YMM, K, YMM, M256)/[3;≤11]
VPMINUQ (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMINUQ (YMM, K, YMM, YMM)/3
VPMINUQ (YMM, YMM, M256)/[3;≤11]
VPMINUQ (YMM, YMM, M64_1to4)/[3;≤11]
VPMINUQ (YMM, YMM, YMM)/3
VPMINUQ (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUQ (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMINUQ (ZMM, K, ZMM, ZMM)/3
VPMINUQ (ZMM, ZMM, M512)/[3;≤11]
VPMINUQ (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMINUQ (ZMM, ZMM, ZMM)/3
VPMINUQ_Z (XMM, K, XMM, M128)/[3;≤10]
VPMINUQ_Z (XMM, K, XMM, M64_1to2)/[3;≤10]
VPMINUQ_Z (XMM, K, XMM, XMM)/3
VPMINUQ_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINUQ_Z (YMM, K, YMM, M64_1to4)/[3;≤11]
VPMINUQ_Z (YMM, K, YMM, YMM)/3
VPMINUQ_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUQ_Z (ZMM, K, ZMM, M64_1to8)/[3;≤11]
VPMINUQ_Z (ZMM, K, ZMM, ZMM)/3
VPMINUW (XMM, K, XMM, M128)/[3;≤11]
VPMINUW (XMM, K, XMM, XMM)/3
VPMINUW (YMM, K, YMM, M256)/[3;≤11]
VPMINUW (YMM, K, YMM, YMM)/3
VPMINUW (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUW (ZMM, K, ZMM, ZMM)/3
VPMINUW (ZMM, ZMM, M512)/[1;≤9]
VPMINUW (ZMM, ZMM, ZMM)/1
VPMINUW_EVEX (XMM, XMM, M128)/[1;≤8]
VPMINUW_EVEX (XMM, XMM, XMM)/1
VPMINUW_EVEX (YMM, YMM, M256)/[1;≤9]
VPMINUW_EVEX (YMM, YMM, YMM)/1
VPMINUW_Z (XMM, K, XMM, M128)/[3;≤11]
VPMINUW_Z (XMM, K, XMM, XMM)/3
VPMINUW_Z (YMM, K, YMM, M256)/[3;≤11]
VPMINUW_Z (YMM, K, YMM, YMM)/3
VPMINUW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPMINUW_Z (ZMM, K, ZMM, ZMM)/3
VPMOVB2M (K, XMM)/3
VPMOVB2M (K, YMM)/3
VPMOVB2M (K, ZMM)/3
VPMOVD2M (K, XMM)/3
VPMOVD2M (K, YMM)/3
VPMOVD2M (K, ZMM)/3
VPMOVDB (M128, K, ZMM)/[≤11;≤15]
VPMOVDB (M128, ZMM)/[≤8;≤11]
VPMOVDB (M32, K, XMM)/[≤11;≤13]
VPMOVDB (M32, XMM)/[≤6;≤11]
VPMOVDB (M64, K, YMM)/[≤11;≤15]
VPMOVDB (M64, YMM)/[≤8;≤11]
VPMOVDB (XMM, K, XMM)/[3;4]
VPMOVDB (XMM, K, YMM)/[5;6]
VPMOVDB (XMM, K, ZMM)/[5;6]
VPMOVDB (XMM, XMM)/2
VPMOVDB (XMM, YMM)/4
VPMOVDB (XMM, ZMM)/4
VPMOVDB_Z (XMM, K, XMM)/[3;4]
VPMOVDB_Z (XMM, K, YMM)/[5;6]
VPMOVDB_Z (XMM, K, ZMM)/[5;6]
VPMOVDW (M128, K, YMM)/[≤11;≤15]
VPMOVDW (M128, YMM)/[≤8;≤11]
VPMOVDW (M256, K, ZMM)/[≤11;≤15]
VPMOVDW (M256, ZMM)/[≤8;≤11]
VPMOVDW (M64, K, XMM)/[≤11;≤13]
VPMOVDW (M64, XMM)/[≤6;≤11]
VPMOVDW (XMM, K, XMM)/[3;4]
VPMOVDW (XMM, K, YMM)/[5;6]
VPMOVDW (XMM, XMM)/2
VPMOVDW (XMM, YMM)/4
VPMOVDW (YMM, K, ZMM)/[5;6]
VPMOVDW (YMM, ZMM)/4
VPMOVDW_Z (XMM, K, XMM)/[3;4]
VPMOVDW_Z (XMM, K, YMM)/[5;6]
VPMOVDW_Z (YMM, K, ZMM)/[5;6]
VPMOVM2B (XMM, K)/3
VPMOVM2B (YMM, K)/3
VPMOVM2B (ZMM, K)/3
VPMOVM2D (XMM, K)/1
VPMOVM2D (YMM, K)/1
VPMOVM2D (ZMM, K)/1
VPMOVM2Q (XMM, K)/1
VPMOVM2Q (YMM, K)/1
VPMOVM2Q (ZMM, K)/1
VPMOVM2W (XMM, K)/3
VPMOVM2W (YMM, K)/3
VPMOVM2W (ZMM, K)/3
VPMOVQ2M (K, XMM)/3
VPMOVQ2M (K, YMM)/3
VPMOVQ2M (K, ZMM)/3
VPMOVQB (M16, K, XMM)/[≤11;≤13]
VPMOVQB (M16, XMM)/[≤11;≤20]
VPMOVQB (M32, K, YMM)/[≤11;≤15]
VPMOVQB (M32, YMM)/[≤8;≤11]
VPMOVQB (M64, K, ZMM)/[≤11;≤15]
VPMOVQB (M64, ZMM)/[≤8;≤11]
VPMOVQB (XMM, K, XMM)/[3;4]
VPMOVQB (XMM, K, YMM)/[5;6]
VPMOVQB (XMM, K, ZMM)/[5;6]
VPMOVQB (XMM, XMM)/2
VPMOVQB (XMM, YMM)/4
VPMOVQB (XMM, ZMM)/4
VPMOVQB_Z (XMM, K, XMM)/[3;4]
VPMOVQB_Z (XMM, K, YMM)/[5;6]
VPMOVQB_Z (XMM, K, ZMM)/[5;6]
VPMOVQD (M128, K, YMM)/[≤11;≤14]
VPMOVQD (M128, YMM)/[≤7;≤11]
VPMOVQD (M256, K, ZMM)/[≤11;≤14]
VPMOVQD (M256, ZMM)/[≤7;≤11]
VPMOVQD (M64, K, XMM)/[≤11;≤12]
VPMOVQD (M64, XMM)/[≤5;≤11]
VPMOVQD (XMM, K, XMM)/1
VPMOVQD (XMM, K, YMM)/3
VPMOVQD (XMM, XMM)/1
VPMOVQD (XMM, YMM)/3
VPMOVQD (YMM, K, ZMM)/3
VPMOVQD (YMM, ZMM)/3
VPMOVQD_Z (XMM, K, XMM)/1
VPMOVQD_Z (XMM, K, YMM)/3
VPMOVQD_Z (YMM, K, ZMM)/3
VPMOVQW (M128, K, ZMM)/[≤11;≤15]
VPMOVQW (M128, ZMM)/[≤8;≤11]
VPMOVQW (M32, K, XMM)/[≤11;≤13]
VPMOVQW (M32, XMM)/[≤6;≤11]
VPMOVQW (M64, K, YMM)/[≤11;≤15]
VPMOVQW (M64, YMM)/[≤8;≤11]
VPMOVQW (XMM, K, XMM)/[3;4]
VPMOVQW (XMM, K, YMM)/[5;6]
VPMOVQW (XMM, K, ZMM)/[5;6]
VPMOVQW (XMM, XMM)/2
VPMOVQW (XMM, YMM)/4
VPMOVQW (XMM, ZMM)/4
VPMOVQW_Z (XMM, K, XMM)/[3;4]
VPMOVQW_Z (XMM, K, YMM)/[5;6]
VPMOVQW_Z (XMM, K, ZMM)/[5;6]
VPMOVSDB (M128, K, ZMM)/[≤11;≤15]
VPMOVSDB (M128, ZMM)/[≤8;≤11]
VPMOVSDB (M32, K, XMM)/[≤11;≤13]
VPMOVSDB (M32, XMM)/[≤6;≤11]
VPMOVSDB (M64, K, YMM)/[≤11;≤15]
VPMOVSDB (M64, YMM)/[≤8;≤11]
VPMOVSDB (XMM, K, XMM)/[3;4]
VPMOVSDB (XMM, K, YMM)/[5;6]
VPMOVSDB (XMM, K, ZMM)/[5;6]
VPMOVSDB (XMM, XMM)/2
VPMOVSDB (XMM, YMM)/4
VPMOVSDB (XMM, ZMM)/4
VPMOVSDB_Z (XMM, K, XMM)/[3;4]
VPMOVSDB_Z (XMM, K, YMM)/[5;6]
VPMOVSDB_Z (XMM, K, ZMM)/[5;6]
VPMOVSDW (M128, K, YMM)/[≤11;≤15]
VPMOVSDW (M128, YMM)/[≤8;≤11]
VPMOVSDW (M256, K, ZMM)/[≤11;≤15]
VPMOVSDW (M256, ZMM)/[≤8;≤11]
VPMOVSDW (M64, K, XMM)/[≤11;≤13]
VPMOVSDW (M64, XMM)/[≤6;≤11]
VPMOVSDW (XMM, K, XMM)/[3;4]
VPMOVSDW (XMM, K, YMM)/[5;6]
VPMOVSDW (XMM, XMM)/2
VPMOVSDW (XMM, YMM)/4
VPMOVSDW (YMM, K, ZMM)/[5;6]
VPMOVSDW (YMM, ZMM)/4
VPMOVSDW_Z (XMM, K, XMM)/[3;4]
VPMOVSDW_Z (XMM, K, YMM)/[5;6]
VPMOVSDW_Z (YMM, K, ZMM)/[5;6]
VPMOVSQB (M16, K, XMM)/[≤11;≤13]
VPMOVSQB (M16, XMM)/[≤11;≤20]
VPMOVSQB (M32, K, YMM)/[≤11;≤15]
VPMOVSQB (M32, YMM)/[≤8;≤11]
VPMOVSQB (M64, K, ZMM)/[≤11;≤15]
VPMOVSQB (M64, ZMM)/[≤8;≤11]
VPMOVSQB (XMM, K, XMM)/[3;4]
VPMOVSQB (XMM, K, YMM)/[5;6]
VPMOVSQB (XMM, K, ZMM)/[5;6]
VPMOVSQB (XMM, XMM)/2
VPMOVSQB (XMM, YMM)/4
VPMOVSQB (XMM, ZMM)/4
VPMOVSQB_Z (XMM, K, XMM)/[3;4]
VPMOVSQB_Z (XMM, K, YMM)/[5;6]
VPMOVSQB_Z (XMM, K, ZMM)/[5;6]
VPMOVSQD (M128, K, YMM)/[≤11;≤15]
VPMOVSQD (M128, YMM)/[≤8;≤11]
VPMOVSQD (M256, K, ZMM)/[≤11;≤15]
VPMOVSQD (M256, ZMM)/[≤8;≤11]
VPMOVSQD (M64, K, XMM)/[≤11;≤13]
VPMOVSQD (M64, XMM)/[≤6;≤11]
VPMOVSQD (XMM, K, XMM)/[1;2]
VPMOVSQD (XMM, K, YMM)/[3;4]
VPMOVSQD (XMM, XMM)/2
VPMOVSQD (XMM, YMM)/4
VPMOVSQD (YMM, K, ZMM)/[3;4]
VPMOVSQD (YMM, ZMM)/4
VPMOVSQD_Z (XMM, K, XMM)/[1;2]
VPMOVSQD_Z (XMM, K, YMM)/[3;4]
VPMOVSQD_Z (YMM, K, ZMM)/[3;4]
VPMOVSQW (M128, K, ZMM)/[≤11;≤15]
VPMOVSQW (M128, ZMM)/[≤8;≤11]
VPMOVSQW (M32, K, XMM)/[≤11;≤13]
VPMOVSQW (M32, XMM)/[≤6;≤11]
VPMOVSQW (M64, K, YMM)/[≤11;≤15]
VPMOVSQW (M64, YMM)/[≤8;≤11]
VPMOVSQW (XMM, K, XMM)/[3;4]
VPMOVSQW (XMM, K, YMM)/[5;6]
VPMOVSQW (XMM, K, ZMM)/[5;6]
VPMOVSQW (XMM, XMM)/2
VPMOVSQW (XMM, YMM)/4
VPMOVSQW (XMM, ZMM)/4
VPMOVSQW_Z (XMM, K, XMM)/[3;4]
VPMOVSQW_Z (XMM, K, YMM)/[5;6]
VPMOVSQW_Z (XMM, K, ZMM)/[5;6]
VPMOVSWB (M128, K, YMM)/[≤11;≤15]
VPMOVSWB (M128, YMM)/[≤8;≤11]
VPMOVSWB (M256, K, ZMM)/[≤11;≤15]
VPMOVSWB (M256, ZMM)/[≤8;≤11]
VPMOVSWB (M64, K, XMM)/[≤11;≤13]
VPMOVSWB (M64, XMM)/[≤6;≤11]
VPMOVSWB (XMM, K, XMM)/[3;4]
VPMOVSWB (XMM, K, YMM)/[5;6]
VPMOVSWB (XMM, XMM)/2
VPMOVSWB (XMM, YMM)/4
VPMOVSWB (YMM, K, ZMM)/[5;6]
VPMOVSWB (YMM, ZMM)/4
VPMOVSWB_Z (XMM, K, XMM)/[3;4]
VPMOVSWB_Z (XMM, K, YMM)/[5;6]
VPMOVSWB_Z (YMM, K, ZMM)/[5;6]
VPMOVSXBD (XMM, K, M32)/[1;≤8]
VPMOVSXBD (XMM, K, XMM)/1
VPMOVSXBD (YMM, K, M64)/[3;≤11]
VPMOVSXBD (YMM, K, XMM)/3
VPMOVSXBD (ZMM, K, M128)/[3;≤11]
VPMOVSXBD (ZMM, K, XMM)/3
VPMOVSXBD (ZMM, M128)/[≤9;≤11]
VPMOVSXBD (ZMM, XMM)/3
VPMOVSXBD_EVEX (XMM, M32)/[≤5;≤8]
VPMOVSXBD_EVEX (XMM, XMM)/1
VPMOVSXBD_EVEX (YMM, M64)/[≤8;≤11]
VPMOVSXBD_EVEX (YMM, XMM)/3
VPMOVSXBD_Z (XMM, K, M32)/[1;≤8]
VPMOVSXBD_Z (XMM, K, XMM)/1
VPMOVSXBD_Z (YMM, K, M64)/[3;≤11]
VPMOVSXBD_Z (YMM, K, XMM)/3
VPMOVSXBD_Z (ZMM, K, M128)/[3;≤11]
VPMOVSXBD_Z (ZMM, K, XMM)/3
VPMOVSXBQ (XMM, K, M16)/[1;≤8]
VPMOVSXBQ (XMM, K, XMM)/1
VPMOVSXBQ (YMM, K, M32)/[3;≤11]
VPMOVSXBQ (YMM, K, XMM)/3
VPMOVSXBQ (ZMM, K, M64)/[3;≤11]
VPMOVSXBQ (ZMM, K, XMM)/3
VPMOVSXBQ (ZMM, M64)/[≤9;≤11]
VPMOVSXBQ (ZMM, XMM)/3
VPMOVSXBQ_EVEX (XMM, M16)/[≤5;≤8]
VPMOVSXBQ_EVEX (XMM, XMM)/1
VPMOVSXBQ_EVEX (YMM, M32)/[≤9;≤11]
VPMOVSXBQ_EVEX (YMM, XMM)/3
VPMOVSXBQ_Z (XMM, K, M16)/[1;≤8]
VPMOVSXBQ_Z (XMM, K, XMM)/1
VPMOVSXBQ_Z (YMM, K, M32)/[3;≤11]
VPMOVSXBQ_Z (YMM, K, XMM)/3
VPMOVSXBQ_Z (ZMM, K, M64)/[3;≤11]
VPMOVSXBQ_Z (ZMM, K, XMM)/3
VPMOVSXBW (XMM, K, M64)/[3;≤11]
VPMOVSXBW (XMM, K, XMM)/3
VPMOVSXBW (YMM, K, M128)/[5;≤13]
VPMOVSXBW (YMM, K, XMM)/5
VPMOVSXBW (ZMM, K, M256)/[5;≤13]
VPMOVSXBW (ZMM, K, YMM)/5
VPMOVSXBW (ZMM, M256)/[≤9;≤11]
VPMOVSXBW (ZMM, YMM)/3
VPMOVSXBW_EVEX (XMM, M64)/[≤5;≤8]
VPMOVSXBW_EVEX (XMM, XMM)/1
VPMOVSXBW_EVEX (YMM, M128)/[≤8;≤11]
VPMOVSXBW_EVEX (YMM, XMM)/3
VPMOVSXBW_Z (XMM, K, M64)/[3;≤11]
VPMOVSXBW_Z (XMM, K, XMM)/3
VPMOVSXBW_Z (YMM, K, M128)/[5;≤13]
VPMOVSXBW_Z (YMM, K, XMM)/5
VPMOVSXBW_Z (ZMM, K, M256)/[5;≤13]
VPMOVSXBW_Z (ZMM, K, YMM)/5
VPMOVSXDQ (XMM, K, M64)/[1;≤8]
VPMOVSXDQ (XMM, K, XMM)/1
VPMOVSXDQ (YMM, K, M128)/[3;≤11]
VPMOVSXDQ (YMM, K, XMM)/3
VPMOVSXDQ (ZMM, K, M256)/[3;≤11]
VPMOVSXDQ (ZMM, K, YMM)/3
VPMOVSXDQ (ZMM, M256)/[≤9;≤11]
VPMOVSXDQ (ZMM, YMM)/3
VPMOVSXDQ_EVEX (XMM, M64)/[≤5;≤8]
VPMOVSXDQ_EVEX (XMM, XMM)/1
VPMOVSXDQ_EVEX (YMM, M128)/[≤8;≤11]
VPMOVSXDQ_EVEX (YMM, XMM)/3
VPMOVSXDQ_Z (XMM, K, M64)/[1;≤8]
VPMOVSXDQ_Z (XMM, K, XMM)/1
VPMOVSXDQ_Z (YMM, K, M128)/[3;≤11]
VPMOVSXDQ_Z (YMM, K, XMM)/3
VPMOVSXDQ_Z (ZMM, K, M256)/[3;≤11]
VPMOVSXDQ_Z (ZMM, K, YMM)/3
VPMOVSXWD (XMM, K, M64)/[1;≤8]
VPMOVSXWD (XMM, K, XMM)/1
VPMOVSXWD (YMM, K, M128)/[3;≤11]
VPMOVSXWD (YMM, K, XMM)/3
VPMOVSXWD (ZMM, K, M256)/[3;≤11]
VPMOVSXWD (ZMM, K, YMM)/3
VPMOVSXWD (ZMM, M256)/[≤9;≤11]
VPMOVSXWD (ZMM, YMM)/3
VPMOVSXWD_EVEX (XMM, M64)/[≤5;≤8]
VPMOVSXWD_EVEX (XMM, XMM)/1
VPMOVSXWD_EVEX (YMM, M128)/[≤8;≤11]
VPMOVSXWD_EVEX (YMM, XMM)/3
VPMOVSXWD_Z (XMM, K, M64)/[1;≤8]
VPMOVSXWD_Z (XMM, K, XMM)/1
VPMOVSXWD_Z (YMM, K, M128)/[3;≤11]
VPMOVSXWD_Z (YMM, K, XMM)/3
VPMOVSXWD_Z (ZMM, K, M256)/[3;≤11]
VPMOVSXWD_Z (ZMM, K, YMM)/3
VPMOVSXWQ (XMM, K, M32)/[1;≤8]
VPMOVSXWQ (XMM, K, XMM)/1
VPMOVSXWQ (YMM, K, M64)/[3;≤11]
VPMOVSXWQ (YMM, K, XMM)/3
VPMOVSXWQ (ZMM, K, M128)/[3;≤11]
VPMOVSXWQ (ZMM, K, XMM)/3
VPMOVSXWQ (ZMM, M128)/[≤9;≤11]
VPMOVSXWQ (ZMM, XMM)/3
VPMOVSXWQ_EVEX (XMM, M32)/[≤5;≤8]
VPMOVSXWQ_EVEX (XMM, XMM)/1
VPMOVSXWQ_EVEX (YMM, M64)/[≤8;≤11]
VPMOVSXWQ_EVEX (YMM, XMM)/3
VPMOVSXWQ_Z (XMM, K, M32)/[1;≤8]
VPMOVSXWQ_Z (XMM, K, XMM)/1
VPMOVSXWQ_Z (YMM, K, M64)/[3;≤11]
VPMOVSXWQ_Z (YMM, K, XMM)/3
VPMOVSXWQ_Z (ZMM, K, M128)/[3;≤11]
VPMOVSXWQ_Z (ZMM, K, XMM)/3
VPMOVUSDB (M128, K, ZMM)/[≤11;≤15]
VPMOVUSDB (M128, ZMM)/[≤8;≤11]
VPMOVUSDB (M32, K, XMM)/[≤11;≤13]
VPMOVUSDB (M32, XMM)/[≤6;≤11]
VPMOVUSDB (M64, K, YMM)/[≤11;≤15]
VPMOVUSDB (M64, YMM)/[≤8;≤11]
VPMOVUSDB (XMM, K, XMM)/[3;4]
VPMOVUSDB (XMM, K, YMM)/[5;6]
VPMOVUSDB (XMM, K, ZMM)/[5;6]
VPMOVUSDB (XMM, XMM)/2
VPMOVUSDB (XMM, YMM)/4
VPMOVUSDB (XMM, ZMM)/4
VPMOVUSDB_Z (XMM, K, XMM)/[3;4]
VPMOVUSDB_Z (XMM, K, YMM)/[5;6]
VPMOVUSDB_Z (XMM, K, ZMM)/[5;6]
VPMOVUSDW (M128, K, YMM)/[≤11;≤15]
VPMOVUSDW (M128, YMM)/[≤8;≤11]
VPMOVUSDW (M256, K, ZMM)/[≤11;≤15]
VPMOVUSDW (M256, ZMM)/[≤8;≤11]
VPMOVUSDW (M64, K, XMM)/[≤11;≤13]
VPMOVUSDW (M64, XMM)/[≤6;≤11]
VPMOVUSDW (XMM, K, XMM)/[3;4]
VPMOVUSDW (XMM, K, YMM)/[5;6]
VPMOVUSDW (XMM, XMM)/2
VPMOVUSDW (XMM, YMM)/4
VPMOVUSDW (YMM, K, ZMM)/[5;6]
VPMOVUSDW (YMM, ZMM)/4
VPMOVUSDW_Z (XMM, K, XMM)/[3;4]
VPMOVUSDW_Z (XMM, K, YMM)/[5;6]
VPMOVUSDW_Z (YMM, K, ZMM)/[5;6]
VPMOVUSQB (M16, K, XMM)/[≤11;≤13]
VPMOVUSQB (M16, XMM)/[≤11;≤20]
VPMOVUSQB (M32, K, YMM)/[≤11;≤15]
VPMOVUSQB (M32, YMM)/[≤8;≤11]
VPMOVUSQB (M64, K, ZMM)/[≤11;≤15]
VPMOVUSQB (M64, ZMM)/[≤8;≤11]
VPMOVUSQB (XMM, K, XMM)/[3;4]
VPMOVUSQB (XMM, K, YMM)/[5;6]
VPMOVUSQB (XMM, K, ZMM)/[5;6]
VPMOVUSQB (XMM, XMM)/2
VPMOVUSQB (XMM, YMM)/4
VPMOVUSQB (XMM, ZMM)/4
VPMOVUSQB_Z (XMM, K, XMM)/[3;4]
VPMOVUSQB_Z (XMM, K, YMM)/[5;6]
VPMOVUSQB_Z (XMM, K, ZMM)/[5;6]
VPMOVUSQD (M128, K, YMM)/[≤11;≤15]
VPMOVUSQD (M128, YMM)/[≤8;≤11]
VPMOVUSQD (M256, K, ZMM)/[≤11;≤15]
VPMOVUSQD (M256, ZMM)/[≤8;≤11]
VPMOVUSQD (M64, K, XMM)/[≤11;≤13]
VPMOVUSQD (M64, XMM)/[≤6;≤11]
VPMOVUSQD (XMM, K, XMM)/[1;2]
VPMOVUSQD (XMM, K, YMM)/[3;4]
VPMOVUSQD (XMM, XMM)/2
VPMOVUSQD (XMM, YMM)/4
VPMOVUSQD (YMM, K, ZMM)/[3;4]
VPMOVUSQD (YMM, ZMM)/4
VPMOVUSQD_Z (XMM, K, XMM)/[1;2]
VPMOVUSQD_Z (XMM, K, YMM)/[3;4]
VPMOVUSQD_Z (YMM, K, ZMM)/[3;4]
VPMOVUSQW (M128, K, ZMM)/[≤11;≤15]
VPMOVUSQW (M128, ZMM)/[≤8;≤11]
VPMOVUSQW (M32, K, XMM)/[≤11;≤13]
VPMOVUSQW (M32, XMM)/[≤6;≤11]
VPMOVUSQW (M64, K, YMM)/[≤11;≤15]
VPMOVUSQW (M64, YMM)/[≤8;≤11]
VPMOVUSQW (XMM, K, XMM)/[3;4]
VPMOVUSQW (XMM, K, YMM)/[5;6]
VPMOVUSQW (XMM, K, ZMM)/[5;6]
VPMOVUSQW (XMM, XMM)/2
VPMOVUSQW (XMM, YMM)/4
VPMOVUSQW (XMM, ZMM)/4
VPMOVUSQW_Z (XMM, K, XMM)/[3;4]
VPMOVUSQW_Z (XMM, K, YMM)/[5;6]
VPMOVUSQW_Z (XMM, K, ZMM)/[5;6]
VPMOVUSWB (M128, K, YMM)/[≤11;≤15]
VPMOVUSWB (M128, YMM)/[≤8;≤11]
VPMOVUSWB (M256, K, ZMM)/[≤11;≤15]
VPMOVUSWB (M256, ZMM)/[≤8;≤11]
VPMOVUSWB (M64, K, XMM)/[≤11;≤13]
VPMOVUSWB (M64, XMM)/[≤6;≤11]
VPMOVUSWB (XMM, K, XMM)/[3;4]
VPMOVUSWB (XMM, K, YMM)/[5;6]
VPMOVUSWB (XMM, XMM)/2
VPMOVUSWB (XMM, YMM)/4
VPMOVUSWB (YMM, K, ZMM)/[5;6]
VPMOVUSWB (YMM, ZMM)/4
VPMOVUSWB_Z (XMM, K, XMM)/[3;4]
VPMOVUSWB_Z (XMM, K, YMM)/[5;6]
VPMOVUSWB_Z (YMM, K, ZMM)/[5;6]
VPMOVW2M (K, XMM)/3
VPMOVW2M (K, YMM)/3
VPMOVW2M (K, ZMM)/3
VPMOVWB (M128, K, YMM)/[≤11;≤15]
VPMOVWB (M128, YMM)/[≤8;≤11]
VPMOVWB (M256, K, ZMM)/[≤11;≤15]
VPMOVWB (M256, ZMM)/[≤8;≤11]
VPMOVWB (M64, K, XMM)/[≤11;≤13]
VPMOVWB (M64, XMM)/[≤6;≤11]
VPMOVWB (XMM, K, XMM)/[3;4]
VPMOVWB (XMM, K, YMM)/[5;6]
VPMOVWB (XMM, XMM)/2
VPMOVWB (XMM, YMM)/4
VPMOVWB (YMM, K, ZMM)/[5;6]
VPMOVWB (YMM, ZMM)/4
VPMOVWB_Z (XMM, K, XMM)/[3;4]
VPMOVWB_Z (XMM, K, YMM)/[5;6]
VPMOVWB_Z (YMM, K, ZMM)/[5;6]
VPMOVZXBD (XMM, K, M32)/[1;≤8]
VPMOVZXBD (XMM, K, XMM)/1
VPMOVZXBD (YMM, K, M64)/[3;≤11]
VPMOVZXBD (YMM, K, XMM)/3
VPMOVZXBD (ZMM, K, M128)/[3;≤11]
VPMOVZXBD (ZMM, K, XMM)/3
VPMOVZXBD (ZMM, M128)/[≤9;≤11]
VPMOVZXBD (ZMM, XMM)/3
VPMOVZXBD_EVEX (XMM, M32)/[≤5;≤8]
VPMOVZXBD_EVEX (XMM, XMM)/1
VPMOVZXBD_EVEX (YMM, M64)/[≤8;≤11]
VPMOVZXBD_EVEX (YMM, XMM)/3
VPMOVZXBD_Z (XMM, K, M32)/[1;≤8]
VPMOVZXBD_Z (XMM, K, XMM)/1
VPMOVZXBD_Z (YMM, K, M64)/[3;≤11]
VPMOVZXBD_Z (YMM, K, XMM)/3
VPMOVZXBD_Z (ZMM, K, M128)/[3;≤11]
VPMOVZXBD_Z (ZMM, K, XMM)/3
VPMOVZXBQ (XMM, K, M16)/[1;≤8]
VPMOVZXBQ (XMM, K, XMM)/1
VPMOVZXBQ (YMM, K, M32)/[3;≤11]
VPMOVZXBQ (YMM, K, XMM)/3
VPMOVZXBQ (ZMM, K, M64)/[3;≤11]
VPMOVZXBQ (ZMM, K, XMM)/3
VPMOVZXBQ (ZMM, M64)/[≤9;≤11]
VPMOVZXBQ (ZMM, XMM)/3
VPMOVZXBQ_EVEX (XMM, M16)/[≤5;≤8]
VPMOVZXBQ_EVEX (XMM, XMM)/1
VPMOVZXBQ_EVEX (YMM, M32)/[≤9;≤11]
VPMOVZXBQ_EVEX (YMM, XMM)/3
VPMOVZXBQ_Z (XMM, K, M16)/[1;≤8]
VPMOVZXBQ_Z (XMM, K, XMM)/1
VPMOVZXBQ_Z (YMM, K, M32)/[3;≤11]
VPMOVZXBQ_Z (YMM, K, XMM)/3
VPMOVZXBQ_Z (ZMM, K, M64)/[3;≤11]
VPMOVZXBQ_Z (ZMM, K, XMM)/3
VPMOVZXBW (XMM, K, M64)/[3;≤11]
VPMOVZXBW (XMM, K, XMM)/3
VPMOVZXBW (YMM, K, M128)/[5;≤13]
VPMOVZXBW (YMM, K, XMM)/5
VPMOVZXBW (ZMM, K, M256)/[5;≤13]
VPMOVZXBW (ZMM, K, YMM)/5
VPMOVZXBW (ZMM, M256)/[≤9;≤11]
VPMOVZXBW (ZMM, YMM)/3
VPMOVZXBW_EVEX (XMM, M64)/[≤5;≤8]
VPMOVZXBW_EVEX (XMM, XMM)/1
VPMOVZXBW_EVEX (YMM, M128)/[≤9;≤11]
VPMOVZXBW_EVEX (YMM, XMM)/3
VPMOVZXBW_Z (XMM, K, M64)/[3;≤11]
VPMOVZXBW_Z (XMM, K, XMM)/3
VPMOVZXBW_Z (YMM, K, M128)/[5;≤13]
VPMOVZXBW_Z (YMM, K, XMM)/5
VPMOVZXBW_Z (ZMM, K, M256)/[5;≤13]
VPMOVZXBW_Z (ZMM, K, YMM)/5
VPMOVZXDQ (XMM, K, M64)/[1;≤8]
VPMOVZXDQ (XMM, K, XMM)/1
VPMOVZXDQ (YMM, K, M128)/[3;≤11]
VPMOVZXDQ (YMM, K, XMM)/3
VPMOVZXDQ (ZMM, K, M256)/[3;≤11]
VPMOVZXDQ (ZMM, K, YMM)/3
VPMOVZXDQ (ZMM, M256)/[≤9;≤11]
VPMOVZXDQ (ZMM, YMM)/3
VPMOVZXDQ_EVEX (XMM, M64)/[≤5;≤8]
VPMOVZXDQ_EVEX (XMM, XMM)/1
VPMOVZXDQ_EVEX (YMM, M128)/[≤9;≤11]
VPMOVZXDQ_EVEX (YMM, XMM)/3
VPMOVZXDQ_Z (XMM, K, M64)/[1;≤8]
VPMOVZXDQ_Z (XMM, K, XMM)/1
VPMOVZXDQ_Z (YMM, K, M128)/[3;≤11]
VPMOVZXDQ_Z (YMM, K, XMM)/3
VPMOVZXDQ_Z (ZMM, K, M256)/[3;≤11]
VPMOVZXDQ_Z (ZMM, K, YMM)/3
VPMOVZXWD (XMM, K, M64)/[1;≤8]
VPMOVZXWD (XMM, K, XMM)/1
VPMOVZXWD (YMM, K, M128)/[3;≤11]
VPMOVZXWD (YMM, K, XMM)/3
VPMOVZXWD (ZMM, K, M256)/[3;≤11]
VPMOVZXWD (ZMM, K, YMM)/3
VPMOVZXWD (ZMM, M256)/[≤9;≤11]
VPMOVZXWD (ZMM, YMM)/3
VPMOVZXWD_EVEX (XMM, M64)/[≤5;≤8]
VPMOVZXWD_EVEX (XMM, XMM)/1
VPMOVZXWD_EVEX (YMM, M128)/[≤9;≤11]
VPMOVZXWD_EVEX (YMM, XMM)/3
VPMOVZXWD_Z (XMM, K, M64)/[1;≤8]
VPMOVZXWD_Z (XMM, K, XMM)/1
VPMOVZXWD_Z (YMM, K, M128)/[3;≤11]
VPMOVZXWD_Z (YMM, K, XMM)/3
VPMOVZXWD_Z (ZMM, K, M256)/[3;≤11]
VPMOVZXWD_Z (ZMM, K, YMM)/3
VPMOVZXWQ (XMM, K, M32)/[1;≤8]
VPMOVZXWQ (XMM, K, XMM)/1
VPMOVZXWQ (YMM, K, M64)/[3;≤11]
VPMOVZXWQ (YMM, K, XMM)/3
VPMOVZXWQ (ZMM, K, M128)/[3;≤11]
VPMOVZXWQ (ZMM, K, XMM)/3
VPMOVZXWQ (ZMM, M128)/[≤9;≤11]
VPMOVZXWQ (ZMM, XMM)/3
VPMOVZXWQ_EVEX (XMM, M32)/[≤5;≤8]
VPMOVZXWQ_EVEX (XMM, XMM)/1
VPMOVZXWQ_EVEX (YMM, M64)/[≤8;≤11]
VPMOVZXWQ_EVEX (YMM, XMM)/3
VPMOVZXWQ_Z (XMM, K, M32)/[1;≤8]
VPMOVZXWQ_Z (XMM, K, XMM)/1
VPMOVZXWQ_Z (YMM, K, M64)/[3;≤11]
VPMOVZXWQ_Z (YMM, K, XMM)/3
VPMOVZXWQ_Z (ZMM, K, M128)/[3;≤11]
VPMOVZXWQ_Z (ZMM, K, XMM)/3
VPMULDQ (XMM, K, XMM, M128)/[4;≤12]
VPMULDQ (XMM, K, XMM, M64_1to2)/[4;≤12]
VPMULDQ (XMM, K, XMM, XMM)/[4;5]
VPMULDQ (YMM, K, YMM, M256)/[4;≤13]
VPMULDQ (YMM, K, YMM, M64_1to4)/[4;≤13]
VPMULDQ (YMM, K, YMM, YMM)/[4;5]
VPMULDQ (ZMM, K, ZMM, M512)/[4;≤13]
VPMULDQ (ZMM, K, ZMM, M64_1to8)/[4;≤13]
VPMULDQ (ZMM, K, ZMM, ZMM)/[4;5]
VPMULDQ (ZMM, ZMM, M512)/[5;≤13]
VPMULDQ (ZMM, ZMM, M64_1to8)/[5;≤13]
VPMULDQ (ZMM, ZMM, ZMM)/5
VPMULDQ_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULDQ_EVEX (XMM, XMM, M64_1to2)/[5;≤12]
VPMULDQ_EVEX (XMM, XMM, XMM)/5
VPMULDQ_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULDQ_EVEX (YMM, YMM, M64_1to4)/[5;≤13]
VPMULDQ_EVEX (YMM, YMM, YMM)/5
VPMULDQ_Z (XMM, K, XMM, M128)/[5;≤12]
VPMULDQ_Z (XMM, K, XMM, M64_1to2)/[5;≤12]
VPMULDQ_Z (XMM, K, XMM, XMM)/5
VPMULDQ_Z (YMM, K, YMM, M256)/[5;≤13]
VPMULDQ_Z (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULDQ_Z (YMM, K, YMM, YMM)/5
VPMULDQ_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPMULDQ_Z (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPMULDQ_Z (ZMM, K, ZMM, ZMM)/5
VPMULHRSW (XMM, K, XMM, M128)/[6;≤14]
VPMULHRSW (XMM, K, XMM, XMM)/[6;7]
VPMULHRSW (YMM, K, YMM, M256)/[6;≤14]
VPMULHRSW (YMM, K, YMM, YMM)/[6;7]
VPMULHRSW (ZMM, K, ZMM, M512)/[6;≤14]
VPMULHRSW (ZMM, K, ZMM, ZMM)/[6;7]
VPMULHRSW (ZMM, ZMM, M512)/[5;≤13]
VPMULHRSW (ZMM, ZMM, ZMM)/5
VPMULHRSW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULHRSW_EVEX (XMM, XMM, XMM)/5
VPMULHRSW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULHRSW_EVEX (YMM, YMM, YMM)/5
VPMULHRSW_Z (XMM, K, XMM, M128)/[7;≤14]
VPMULHRSW_Z (XMM, K, XMM, XMM)/7
VPMULHRSW_Z (YMM, K, YMM, M256)/[7;≤14]
VPMULHRSW_Z (YMM, K, YMM, YMM)/7
VPMULHRSW_Z (ZMM, K, ZMM, M512)/[7;≤14]
VPMULHRSW_Z (ZMM, K, ZMM, ZMM)/7
VPMULHUW (XMM, K, XMM, M128)/[6;≤14]
VPMULHUW (XMM, K, XMM, XMM)/[6;7]
VPMULHUW (YMM, K, YMM, M256)/[6;≤14]
VPMULHUW (YMM, K, YMM, YMM)/[6;7]
VPMULHUW (ZMM, K, ZMM, M512)/[6;≤14]
VPMULHUW (ZMM, K, ZMM, ZMM)/[6;7]
VPMULHUW (ZMM, ZMM, M512)/[5;≤13]
VPMULHUW (ZMM, ZMM, ZMM)/5
VPMULHUW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULHUW_EVEX (XMM, XMM, XMM)/5
VPMULHUW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULHUW_EVEX (YMM, YMM, YMM)/5
VPMULHUW_Z (XMM, K, XMM, M128)/[7;≤14]
VPMULHUW_Z (XMM, K, XMM, XMM)/7
VPMULHUW_Z (YMM, K, YMM, M256)/[7;≤14]
VPMULHUW_Z (YMM, K, YMM, YMM)/7
VPMULHUW_Z (ZMM, K, ZMM, M512)/[7;≤14]
VPMULHUW_Z (ZMM, K, ZMM, ZMM)/7
VPMULHW (XMM, K, XMM, M128)/[6;≤14]
VPMULHW (XMM, K, XMM, XMM)/[6;7]
VPMULHW (YMM, K, YMM, M256)/[6;≤14]
VPMULHW (YMM, K, YMM, YMM)/[6;7]
VPMULHW (ZMM, K, ZMM, M512)/[6;≤14]
VPMULHW (ZMM, K, ZMM, ZMM)/[6;7]
VPMULHW (ZMM, ZMM, M512)/[5;≤13]
VPMULHW (ZMM, ZMM, ZMM)/5
VPMULHW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULHW_EVEX (XMM, XMM, XMM)/5
VPMULHW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULHW_EVEX (YMM, YMM, YMM)/5
VPMULHW_Z (XMM, K, XMM, M128)/[7;≤14]
VPMULHW_Z (XMM, K, XMM, XMM)/7
VPMULHW_Z (YMM, K, YMM, M256)/[7;≤14]
VPMULHW_Z (YMM, K, YMM, YMM)/7
VPMULHW_Z (ZMM, K, ZMM, M512)/[7;≤14]
VPMULHW_Z (ZMM, K, ZMM, ZMM)/7
VPMULLD (XMM, K, XMM, M128)/[5;≤17]
VPMULLD (XMM, K, XMM, M32_1to4)/[5;≤17]
VPMULLD (XMM, K, XMM, XMM)/[5;10]
VPMULLD (YMM, K, YMM, M256)/[5;≤18]
VPMULLD (YMM, K, YMM, M32_1to8)/[5;≤18]
VPMULLD (YMM, K, YMM, YMM)/[5;10]
VPMULLD (ZMM, K, ZMM, M32_1to16)/[5;≤18]
VPMULLD (ZMM, K, ZMM, M512)/[5;≤18]
VPMULLD (ZMM, K, ZMM, ZMM)/[5;10]
VPMULLD (ZMM, ZMM, M32_1to16)/[10;≤18]
VPMULLD (ZMM, ZMM, M512)/[10;≤18]
VPMULLD (ZMM, ZMM, ZMM)/10
VPMULLD_EVEX (XMM, XMM, M128)/[10;≤17]
VPMULLD_EVEX (XMM, XMM, M32_1to4)/[10;≤17]
VPMULLD_EVEX (XMM, XMM, XMM)/10
VPMULLD_EVEX (YMM, YMM, M256)/[10;≤18]
VPMULLD_EVEX (YMM, YMM, M32_1to8)/[10;≤18]
VPMULLD_EVEX (YMM, YMM, YMM)/10
VPMULLD_Z (XMM, K, XMM, M128)/[5;≤17]
VPMULLD_Z (XMM, K, XMM, M32_1to4)/[5;≤17]
VPMULLD_Z (XMM, K, XMM, XMM)/[5;10]
VPMULLD_Z (YMM, K, YMM, M256)/[5;≤18]
VPMULLD_Z (YMM, K, YMM, M32_1to8)/[5;≤18]
VPMULLD_Z (YMM, K, YMM, YMM)/[5;10]
VPMULLD_Z (ZMM, K, ZMM, M32_1to16)/[5;≤18]
VPMULLD_Z (ZMM, K, ZMM, M512)/[5;≤18]
VPMULLD_Z (ZMM, K, ZMM, ZMM)/[5;10]
VPMULLQ (XMM, K, XMM, M128)/[14;≤22]
VPMULLQ (XMM, K, XMM, M64_1to2)/[14;≤22]
VPMULLQ (XMM, K, XMM, XMM)/[14;15]
VPMULLQ (XMM, XMM, M128)/[15;≤22]
VPMULLQ (XMM, XMM, M64_1to2)/[15;≤22]
VPMULLQ (XMM, XMM, XMM)/15
VPMULLQ (YMM, K, YMM, M256)/[14;≤23]
VPMULLQ (YMM, K, YMM, M64_1to4)/[14;≤23]
VPMULLQ (YMM, K, YMM, YMM)/[14;15]
VPMULLQ (YMM, YMM, M256)/[15;≤23]
VPMULLQ (YMM, YMM, M64_1to4)/[15;≤23]
VPMULLQ (YMM, YMM, YMM)/15
VPMULLQ (ZMM, K, ZMM, M512)/[14;≤23]
VPMULLQ (ZMM, K, ZMM, M64_1to8)/[14;≤23]
VPMULLQ (ZMM, K, ZMM, ZMM)/[14;15]
VPMULLQ (ZMM, ZMM, M512)/[15;≤23]
VPMULLQ (ZMM, ZMM, M64_1to8)/[15;≤23]
VPMULLQ (ZMM, ZMM, ZMM)/15
VPMULLQ_Z (XMM, K, XMM, M128)/[15;≤22]
VPMULLQ_Z (XMM, K, XMM, M64_1to2)/[15;≤22]
VPMULLQ_Z (XMM, K, XMM, XMM)/15
VPMULLQ_Z (YMM, K, YMM, M256)/[15;≤23]
VPMULLQ_Z (YMM, K, YMM, M64_1to4)/[15;≤23]
VPMULLQ_Z (YMM, K, YMM, YMM)/15
VPMULLQ_Z (ZMM, K, ZMM, M512)/[15;≤23]
VPMULLQ_Z (ZMM, K, ZMM, M64_1to8)/[15;≤23]
VPMULLQ_Z (ZMM, K, ZMM, ZMM)/15
VPMULLW (XMM, K, XMM, M128)/[6;≤14]
VPMULLW (XMM, K, XMM, XMM)/[6;7]
VPMULLW (YMM, K, YMM, M256)/[6;≤14]
VPMULLW (YMM, K, YMM, YMM)/[6;7]
VPMULLW (ZMM, K, ZMM, M512)/[6;≤14]
VPMULLW (ZMM, K, ZMM, ZMM)/[6;7]
VPMULLW (ZMM, ZMM, M512)/[5;≤13]
VPMULLW (ZMM, ZMM, ZMM)/5
VPMULLW_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULLW_EVEX (XMM, XMM, XMM)/5
VPMULLW_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULLW_EVEX (YMM, YMM, YMM)/5
VPMULLW_Z (XMM, K, XMM, M128)/[7;≤14]
VPMULLW_Z (XMM, K, XMM, XMM)/7
VPMULLW_Z (YMM, K, YMM, M256)/[7;≤14]
VPMULLW_Z (YMM, K, YMM, YMM)/7
VPMULLW_Z (ZMM, K, ZMM, M512)/[7;≤14]
VPMULLW_Z (ZMM, K, ZMM, ZMM)/7
VPMULTISHIFTQB (XMM, K, XMM, M128)/[5;≤13]
VPMULTISHIFTQB (XMM, K, XMM, M64_1to2)/[5;≤13]
VPMULTISHIFTQB (XMM, K, XMM, XMM)/5
VPMULTISHIFTQB (XMM, XMM, M128)/[3;≤10]
VPMULTISHIFTQB (XMM, XMM, M64_1to2)/[3;≤10]
VPMULTISHIFTQB (XMM, XMM, XMM)/3
VPMULTISHIFTQB (YMM, K, YMM, M256)/[5;≤13]
VPMULTISHIFTQB (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULTISHIFTQB (YMM, K, YMM, YMM)/5
VPMULTISHIFTQB (YMM, YMM, M256)/[3;≤11]
VPMULTISHIFTQB (YMM, YMM, M64_1to4)/[3;≤11]
VPMULTISHIFTQB (YMM, YMM, YMM)/3
VPMULTISHIFTQB (ZMM, K, ZMM, M512)/[5;≤13]
VPMULTISHIFTQB (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPMULTISHIFTQB (ZMM, K, ZMM, ZMM)/5
VPMULTISHIFTQB (ZMM, ZMM, M512)/[3;≤11]
VPMULTISHIFTQB (ZMM, ZMM, M64_1to8)/[3;≤11]
VPMULTISHIFTQB (ZMM, ZMM, ZMM)/3
VPMULTISHIFTQB_Z (XMM, K, XMM, M128)/[5;≤13]
VPMULTISHIFTQB_Z (XMM, K, XMM, M64_1to2)/[5;≤13]
VPMULTISHIFTQB_Z (XMM, K, XMM, XMM)/5
VPMULTISHIFTQB_Z (YMM, K, YMM, M256)/[5;≤13]
VPMULTISHIFTQB_Z (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULTISHIFTQB_Z (YMM, K, YMM, YMM)/5
VPMULTISHIFTQB_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPMULTISHIFTQB_Z (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPMULTISHIFTQB_Z (ZMM, K, ZMM, ZMM)/5
VPMULUDQ (XMM, K, XMM, M128)/[4;≤12]
VPMULUDQ (XMM, K, XMM, M64_1to2)/[4;≤12]
VPMULUDQ (XMM, K, XMM, XMM)/[4;5]
VPMULUDQ (YMM, K, YMM, M256)/[4;≤13]
VPMULUDQ (YMM, K, YMM, M64_1to4)/[4;≤13]
VPMULUDQ (YMM, K, YMM, YMM)/[4;5]
VPMULUDQ (ZMM, K, ZMM, M512)/[4;≤13]
VPMULUDQ (ZMM, K, ZMM, M64_1to8)/[4;≤13]
VPMULUDQ (ZMM, K, ZMM, ZMM)/[4;5]
VPMULUDQ (ZMM, ZMM, M512)/[5;≤13]
VPMULUDQ (ZMM, ZMM, M64_1to8)/[5;≤13]
VPMULUDQ (ZMM, ZMM, ZMM)/5
VPMULUDQ_EVEX (XMM, XMM, M128)/[5;≤12]
VPMULUDQ_EVEX (XMM, XMM, M64_1to2)/[5;≤12]
VPMULUDQ_EVEX (XMM, XMM, XMM)/5
VPMULUDQ_EVEX (YMM, YMM, M256)/[5;≤13]
VPMULUDQ_EVEX (YMM, YMM, M64_1to4)/[5;≤13]
VPMULUDQ_EVEX (YMM, YMM, YMM)/5
VPMULUDQ_Z (XMM, K, XMM, M128)/[5;≤12]
VPMULUDQ_Z (XMM, K, XMM, M64_1to2)/[5;≤12]
VPMULUDQ_Z (XMM, K, XMM, XMM)/5
VPMULUDQ_Z (YMM, K, YMM, M256)/[5;≤13]
VPMULUDQ_Z (YMM, K, YMM, M64_1to4)/[5;≤13]
VPMULUDQ_Z (YMM, K, YMM, YMM)/5
VPMULUDQ_Z (ZMM, K, ZMM, M512)/[5;≤13]
VPMULUDQ_Z (ZMM, K, ZMM, M64_1to8)/[5;≤13]
VPMULUDQ_Z (ZMM, K, ZMM, ZMM)/5
VPOPCNTB (XMM, K, M128)/[5;≤13]
VPOPCNTB (XMM, K, XMM)/5
VPOPCNTB (XMM, M128)/[≤8;≤10]
VPOPCNTB (XMM, XMM)/3
VPOPCNTB (YMM, K, M256)/[5;≤13]
VPOPCNTB (YMM, K, YMM)/5
VPOPCNTB (YMM, M256)/[≤9;≤11]
VPOPCNTB (YMM, YMM)/3
VPOPCNTB (ZMM, K, M512)/[5;≤13]
VPOPCNTB (ZMM, K, ZMM)/5
VPOPCNTB (ZMM, M512)/[≤10;≤11]
VPOPCNTB (ZMM, ZMM)/3
VPOPCNTB_Z (XMM, K, M128)/[5;≤13]
VPOPCNTB_Z (XMM, K, XMM)/5
VPOPCNTB_Z (YMM, K, M256)/[5;≤13]
VPOPCNTB_Z (YMM, K, YMM)/5
VPOPCNTB_Z (ZMM, K, M512)/[5;≤13]
VPOPCNTB_Z (ZMM, K, ZMM)/5
VPOPCNTD (XMM, K, M128)/[3;≤10]
VPOPCNTD (XMM, K, M32_1to4)/[3;≤10]
VPOPCNTD (XMM, K, XMM)/3
VPOPCNTD (XMM, M128)/[≤8;≤10]
VPOPCNTD (XMM, M32_1to4)/[≤8;≤10]
VPOPCNTD (XMM, XMM)/3
VPOPCNTD (YMM, K, M256)/[3;≤11]
VPOPCNTD (YMM, K, M32_1to8)/[3;≤11]
VPOPCNTD (YMM, K, YMM)/3
VPOPCNTD (YMM, M256)/[≤9;≤11]
VPOPCNTD (YMM, M32_1to8)/[≤9;≤11]
VPOPCNTD (YMM, YMM)/3
VPOPCNTD (ZMM, K, M32_1to16)/[3;≤11]
VPOPCNTD (ZMM, K, M512)/[3;≤11]
VPOPCNTD (ZMM, K, ZMM)/3
VPOPCNTD (ZMM, M32_1to16)/[≤10;≤11]
VPOPCNTD (ZMM, M512)/[≤10;≤11]
VPOPCNTD (ZMM, ZMM)/3
VPOPCNTD_Z (XMM, K, M128)/[3;≤10]
VPOPCNTD_Z (XMM, K, M32_1to4)/[3;≤10]
VPOPCNTD_Z (XMM, K, XMM)/3
VPOPCNTD_Z (YMM, K, M256)/[3;≤11]
VPOPCNTD_Z (YMM, K, M32_1to8)/[3;≤11]
VPOPCNTD_Z (YMM, K, YMM)/3
VPOPCNTD_Z (ZMM, K, M32_1to16)/[3;≤11]
VPOPCNTD_Z (ZMM, K, M512)/[3;≤11]
VPOPCNTD_Z (ZMM, K, ZMM)/3
VPOPCNTQ (XMM, K, M128)/[3;≤10]
VPOPCNTQ (XMM, K, M64_1to2)/[3;≤10]
VPOPCNTQ (XMM, K, XMM)/3
VPOPCNTQ (XMM, M128)/[≤8;≤10]
VPOPCNTQ (XMM, M64_1to2)/[≤8;≤10]
VPOPCNTQ (XMM, XMM)/3
VPOPCNTQ (YMM, K, M256)/[3;≤11]
VPOPCNTQ (YMM, K, M64_1to4)/[3;≤11]
VPOPCNTQ (YMM, K, YMM)/3
VPOPCNTQ (YMM, M256)/[≤9;≤11]
VPOPCNTQ (YMM, M64_1to4)/[≤9;≤11]
VPOPCNTQ (YMM, YMM)/3
VPOPCNTQ (ZMM, K, M512)/[3;≤11]
VPOPCNTQ (ZMM, K, M64_1to8)/[3;≤11]
VPOPCNTQ (ZMM, K, ZMM)/3
VPOPCNTQ (ZMM, M512)/[≤10;≤11]
VPOPCNTQ (ZMM, M64_1to8)/[≤10;≤11]
VPOPCNTQ (ZMM, ZMM)/3
VPOPCNTQ_Z (XMM, K, M128)/[3;≤10]
VPOPCNTQ_Z (XMM, K, M64_1to2)/[3;≤10]
VPOPCNTQ_Z (XMM, K, XMM)/3
VPOPCNTQ_Z (YMM, K, M256)/[3;≤11]
VPOPCNTQ_Z (YMM, K, M64_1to4)/[3;≤11]
VPOPCNTQ_Z (YMM, K, YMM)/3
VPOPCNTQ_Z (ZMM, K, M512)/[3;≤11]
VPOPCNTQ_Z (ZMM, K, M64_1to8)/[3;≤11]
VPOPCNTQ_Z (ZMM, K, ZMM)/3
VPOPCNTW (XMM, K, M128)/[5;≤13]
VPOPCNTW (XMM, K, XMM)/5
VPOPCNTW (XMM, M128)/[≤8;≤10]
VPOPCNTW (XMM, XMM)/3
VPOPCNTW (YMM, K, M256)/[5;≤13]
VPOPCNTW (YMM, K, YMM)/5
VPOPCNTW (YMM, M256)/[≤9;≤11]
VPOPCNTW (YMM, YMM)/3
VPOPCNTW (ZMM, K, M512)/[5;≤13]
VPOPCNTW (ZMM, K, ZMM)/5
VPOPCNTW (ZMM, M512)/[≤10;≤11]
VPOPCNTW (ZMM, ZMM)/3
VPOPCNTW_Z (XMM, K, M128)/[5;≤13]
VPOPCNTW_Z (XMM, K, XMM)/5
VPOPCNTW_Z (YMM, K, M256)/[5;≤13]
VPOPCNTW_Z (YMM, K, YMM)/5
VPOPCNTW_Z (ZMM, K, M512)/[5;≤13]
VPOPCNTW_Z (ZMM, K, ZMM)/5
VPORD (XMM, K, XMM, M128)/[1;≤8]
VPORD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPORD (XMM, K, XMM, XMM)/1
VPORD (XMM, XMM, M128)/[1;≤8]
VPORD (XMM, XMM, M32_1to4)/[1;≤8]
VPORD (XMM, XMM, XMM)/1
VPORD (YMM, K, YMM, M256)/[1;≤9]
VPORD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPORD (YMM, K, YMM, YMM)/1
VPORD (YMM, YMM, M256)/[1;≤9]
VPORD (YMM, YMM, M32_1to8)/[1;≤9]
VPORD (YMM, YMM, YMM)/1
VPORD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPORD (ZMM, K, ZMM, M512)/[1;≤9]
VPORD (ZMM, K, ZMM, ZMM)/1
VPORD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPORD (ZMM, ZMM, M512)/[1;≤9]
VPORD (ZMM, ZMM, ZMM)/1
VPORD_Z (XMM, K, XMM, M128)/[1;≤8]
VPORD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPORD_Z (XMM, K, XMM, XMM)/1
VPORD_Z (YMM, K, YMM, M256)/[1;≤9]
VPORD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPORD_Z (YMM, K, YMM, YMM)/1
VPORD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPORD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPORD_Z (ZMM, K, ZMM, ZMM)/1
VPORQ (XMM, K, XMM, M128)/[1;≤8]
VPORQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPORQ (XMM, K, XMM, XMM)/1
VPORQ (XMM, XMM, M128)/[1;≤8]
VPORQ (XMM, XMM, M64_1to2)/[1;≤8]
VPORQ (XMM, XMM, XMM)/1
VPORQ (YMM, K, YMM, M256)/[1;≤9]
VPORQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPORQ (YMM, K, YMM, YMM)/1
VPORQ (YMM, YMM, M256)/[1;≤9]
VPORQ (YMM, YMM, M64_1to4)/[1;≤9]
VPORQ (YMM, YMM, YMM)/1
VPORQ (ZMM, K, ZMM, M512)/[1;≤9]
VPORQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPORQ (ZMM, K, ZMM, ZMM)/1
VPORQ (ZMM, ZMM, M512)/[1;≤9]
VPORQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPORQ (ZMM, ZMM, ZMM)/1
VPORQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPORQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPORQ_Z (XMM, K, XMM, XMM)/1
VPORQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPORQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPORQ_Z (YMM, K, YMM, YMM)/1
VPORQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPORQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPORQ_Z (ZMM, K, ZMM, ZMM)/1
VPROLD (XMM, K, M128, I8)/[1;≤8]
VPROLD (XMM, K, M32_1to4, I8)/[1;≤8]
VPROLD (XMM, K, XMM, I8)/1
VPROLD (XMM, M128, I8)/[≤5;≤8]
VPROLD (XMM, M32_1to4, I8)/[≤5;≤8]
VPROLD (XMM, XMM, I8)/1
VPROLD (YMM, K, M256, I8)/[1;≤9]
VPROLD (YMM, K, M32_1to8, I8)/[1;≤9]
VPROLD (YMM, K, YMM, I8)/1
VPROLD (YMM, M256, I8)/[≤6;≤9]
VPROLD (YMM, M32_1to8, I8)/[≤6;≤9]
VPROLD (YMM, YMM, I8)/1
VPROLD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPROLD (ZMM, K, M512, I8)/[1;≤9]
VPROLD (ZMM, K, ZMM, I8)/1
VPROLD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPROLD (ZMM, M512, I8)/[≤6;≤9]
VPROLD (ZMM, ZMM, I8)/1
VPROLD_Z (XMM, K, M128, I8)/[1;≤8]
VPROLD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPROLD_Z (XMM, K, XMM, I8)/1
VPROLD_Z (YMM, K, M256, I8)/[1;≤9]
VPROLD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPROLD_Z (YMM, K, YMM, I8)/1
VPROLD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPROLD_Z (ZMM, K, M512, I8)/[1;≤9]
VPROLD_Z (ZMM, K, ZMM, I8)/1
VPROLQ (XMM, K, M128, I8)/[1;≤8]
VPROLQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPROLQ (XMM, K, XMM, I8)/1
VPROLQ (XMM, M128, I8)/[≤5;≤8]
VPROLQ (XMM, M64_1to2, I8)/[≤5;≤8]
VPROLQ (XMM, XMM, I8)/1
VPROLQ (YMM, K, M256, I8)/[1;≤9]
VPROLQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPROLQ (YMM, K, YMM, I8)/1
VPROLQ (YMM, M256, I8)/[≤6;≤9]
VPROLQ (YMM, M64_1to4, I8)/[≤6;≤9]
VPROLQ (YMM, YMM, I8)/1
VPROLQ (ZMM, K, M512, I8)/[1;≤9]
VPROLQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPROLQ (ZMM, K, ZMM, I8)/1
VPROLQ (ZMM, M512, I8)/[≤6;≤9]
VPROLQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPROLQ (ZMM, ZMM, I8)/1
VPROLQ_Z (XMM, K, M128, I8)/[1;≤8]
VPROLQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPROLQ_Z (XMM, K, XMM, I8)/1
VPROLQ_Z (YMM, K, M256, I8)/[1;≤9]
VPROLQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPROLQ_Z (YMM, K, YMM, I8)/1
VPROLQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPROLQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPROLQ_Z (ZMM, K, ZMM, I8)/1
VPROLVD (XMM, K, XMM, M128)/[1;≤8]
VPROLVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPROLVD (XMM, K, XMM, XMM)/1
VPROLVD (XMM, XMM, M128)/[1;≤8]
VPROLVD (XMM, XMM, M32_1to4)/[1;≤8]
VPROLVD (XMM, XMM, XMM)/1
VPROLVD (YMM, K, YMM, M256)/[1;≤9]
VPROLVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPROLVD (YMM, K, YMM, YMM)/1
VPROLVD (YMM, YMM, M256)/[1;≤9]
VPROLVD (YMM, YMM, M32_1to8)/[1;≤9]
VPROLVD (YMM, YMM, YMM)/1
VPROLVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPROLVD (ZMM, K, ZMM, M512)/[1;≤9]
VPROLVD (ZMM, K, ZMM, ZMM)/1
VPROLVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPROLVD (ZMM, ZMM, M512)/[1;≤9]
VPROLVD (ZMM, ZMM, ZMM)/1
VPROLVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPROLVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPROLVD_Z (XMM, K, XMM, XMM)/1
VPROLVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPROLVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPROLVD_Z (YMM, K, YMM, YMM)/1
VPROLVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPROLVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPROLVD_Z (ZMM, K, ZMM, ZMM)/1
VPROLVQ (XMM, K, XMM, M128)/[1;≤8]
VPROLVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPROLVQ (XMM, K, XMM, XMM)/1
VPROLVQ (XMM, XMM, M128)/[1;≤8]
VPROLVQ (XMM, XMM, M64_1to2)/[1;≤8]
VPROLVQ (XMM, XMM, XMM)/1
VPROLVQ (YMM, K, YMM, M256)/[1;≤9]
VPROLVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPROLVQ (YMM, K, YMM, YMM)/1
VPROLVQ (YMM, YMM, M256)/[1;≤9]
VPROLVQ (YMM, YMM, M64_1to4)/[1;≤9]
VPROLVQ (YMM, YMM, YMM)/1
VPROLVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPROLVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPROLVQ (ZMM, K, ZMM, ZMM)/1
VPROLVQ (ZMM, ZMM, M512)/[1;≤9]
VPROLVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPROLVQ (ZMM, ZMM, ZMM)/1
VPROLVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPROLVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPROLVQ_Z (XMM, K, XMM, XMM)/1
VPROLVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPROLVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPROLVQ_Z (YMM, K, YMM, YMM)/1
VPROLVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPROLVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPROLVQ_Z (ZMM, K, ZMM, ZMM)/1
VPRORD (XMM, K, M128, I8)/[1;≤8]
VPRORD (XMM, K, M32_1to4, I8)/[1;≤8]
VPRORD (XMM, K, XMM, I8)/1
VPRORD (XMM, M128, I8)/[≤5;≤8]
VPRORD (XMM, M32_1to4, I8)/[≤5;≤8]
VPRORD (XMM, XMM, I8)/1
VPRORD (YMM, K, M256, I8)/[1;≤9]
VPRORD (YMM, K, M32_1to8, I8)/[1;≤9]
VPRORD (YMM, K, YMM, I8)/1
VPRORD (YMM, M256, I8)/[≤6;≤9]
VPRORD (YMM, M32_1to8, I8)/[≤6;≤9]
VPRORD (YMM, YMM, I8)/1
VPRORD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPRORD (ZMM, K, M512, I8)/[1;≤9]
VPRORD (ZMM, K, ZMM, I8)/1
VPRORD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPRORD (ZMM, M512, I8)/[≤6;≤9]
VPRORD (ZMM, ZMM, I8)/1
VPRORD_Z (XMM, K, M128, I8)/[1;≤8]
VPRORD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPRORD_Z (XMM, K, XMM, I8)/1
VPRORD_Z (YMM, K, M256, I8)/[1;≤9]
VPRORD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPRORD_Z (YMM, K, YMM, I8)/1
VPRORD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPRORD_Z (ZMM, K, M512, I8)/[1;≤9]
VPRORD_Z (ZMM, K, ZMM, I8)/1
VPRORQ (XMM, K, M128, I8)/[1;≤8]
VPRORQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPRORQ (XMM, K, XMM, I8)/1
VPRORQ (XMM, M128, I8)/[≤5;≤8]
VPRORQ (XMM, M64_1to2, I8)/[≤5;≤8]
VPRORQ (XMM, XMM, I8)/1
VPRORQ (YMM, K, M256, I8)/[1;≤9]
VPRORQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPRORQ (YMM, K, YMM, I8)/1
VPRORQ (YMM, M256, I8)/[≤6;≤9]
VPRORQ (YMM, M64_1to4, I8)/[≤6;≤9]
VPRORQ (YMM, YMM, I8)/1
VPRORQ (ZMM, K, M512, I8)/[1;≤9]
VPRORQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPRORQ (ZMM, K, ZMM, I8)/1
VPRORQ (ZMM, M512, I8)/[≤6;≤9]
VPRORQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPRORQ (ZMM, ZMM, I8)/1
VPRORQ_Z (XMM, K, M128, I8)/[1;≤8]
VPRORQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPRORQ_Z (XMM, K, XMM, I8)/1
VPRORQ_Z (YMM, K, M256, I8)/[1;≤9]
VPRORQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPRORQ_Z (YMM, K, YMM, I8)/1
VPRORQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPRORQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPRORQ_Z (ZMM, K, ZMM, I8)/1
VPRORVD (XMM, K, XMM, M128)/[1;≤8]
VPRORVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPRORVD (XMM, K, XMM, XMM)/1
VPRORVD (XMM, XMM, M128)/[1;≤8]
VPRORVD (XMM, XMM, M32_1to4)/[1;≤8]
VPRORVD (XMM, XMM, XMM)/1
VPRORVD (YMM, K, YMM, M256)/[1;≤9]
VPRORVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPRORVD (YMM, K, YMM, YMM)/1
VPRORVD (YMM, YMM, M256)/[1;≤9]
VPRORVD (YMM, YMM, M32_1to8)/[1;≤9]
VPRORVD (YMM, YMM, YMM)/1
VPRORVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPRORVD (ZMM, K, ZMM, M512)/[1;≤9]
VPRORVD (ZMM, K, ZMM, ZMM)/1
VPRORVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPRORVD (ZMM, ZMM, M512)/[1;≤9]
VPRORVD (ZMM, ZMM, ZMM)/1
VPRORVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPRORVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPRORVD_Z (XMM, K, XMM, XMM)/1
VPRORVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPRORVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPRORVD_Z (YMM, K, YMM, YMM)/1
VPRORVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPRORVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPRORVD_Z (ZMM, K, ZMM, ZMM)/1
VPRORVQ (XMM, K, XMM, M128)/[1;≤8]
VPRORVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPRORVQ (XMM, K, XMM, XMM)/1
VPRORVQ (XMM, XMM, M128)/[1;≤8]
VPRORVQ (XMM, XMM, M64_1to2)/[1;≤8]
VPRORVQ (XMM, XMM, XMM)/1
VPRORVQ (YMM, K, YMM, M256)/[1;≤9]
VPRORVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPRORVQ (YMM, K, YMM, YMM)/1
VPRORVQ (YMM, YMM, M256)/[1;≤9]
VPRORVQ (YMM, YMM, M64_1to4)/[1;≤9]
VPRORVQ (YMM, YMM, YMM)/1
VPRORVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPRORVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPRORVQ (ZMM, K, ZMM, ZMM)/1
VPRORVQ (ZMM, ZMM, M512)/[1;≤9]
VPRORVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPRORVQ (ZMM, ZMM, ZMM)/1
VPRORVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPRORVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPRORVQ_Z (XMM, K, XMM, XMM)/1
VPRORVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPRORVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPRORVQ_Z (YMM, K, YMM, YMM)/1
VPRORVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPRORVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPRORVQ_Z (ZMM, K, ZMM, ZMM)/1
VPSADBW (ZMM, ZMM, M512)/[3;≤11]
VPSADBW (ZMM, ZMM, ZMM)/3
VPSADBW_EVEX (XMM, XMM, M128)/[3;≤10]
VPSADBW_EVEX (XMM, XMM, XMM)/3
VPSADBW_EVEX (YMM, YMM, M256)/[3;≤11]
VPSADBW_EVEX (YMM, YMM, YMM)/3
VPSCATTERDD (VSIB_XMM, K, XMM)/[1;≤11]
VPSCATTERDD (VSIB_YMM, K, YMM)/[1;≤16]
VPSCATTERDD (VSIB_ZMM, K, ZMM)/[2;≤16]
VPSCATTERDQ (VSIB_XMM, K, XMM)/[1;≤11]
VPSCATTERDQ (VSIB_XMM, K, YMM)/[1;≤11]
VPSCATTERDQ (VSIB_YMM, K, ZMM)/[2;≤16]
VPSCATTERQD (VSIB_XMM, K, XMM)/[1;≤11]
VPSCATTERQD (VSIB_YMM, K, XMM)/[1;≤11]
VPSCATTERQD (VSIB_ZMM, K, YMM)/[2;≤16]
VPSCATTERQQ (VSIB_XMM, K, XMM)/[1;≤11]
VPSCATTERQQ (VSIB_YMM, K, YMM)/[1;≤11]
VPSCATTERQQ (VSIB_ZMM, K, ZMM)/[2;≤16]
VPSHLDD (XMM, K, XMM, M128, I8)/[1;≤9]
VPSHLDD (XMM, K, XMM, M32_1to4, I8)/[1;≤9]
VPSHLDD (XMM, K, XMM, XMM, I8)/[1;2]
VPSHLDD (XMM, XMM, M128, I8)/[1;≤8]
VPSHLDD (XMM, XMM, M32_1to4, I8)/[1;≤8]
VPSHLDD (XMM, XMM, XMM, I8)/1
VPSHLDD (YMM, K, YMM, M256, I8)/[1;≤10]
VPSHLDD (YMM, K, YMM, M32_1to8, I8)/[1;≤10]
VPSHLDD (YMM, K, YMM, YMM, I8)/[1;2]
VPSHLDD (YMM, YMM, M256, I8)/[1;≤9]
VPSHLDD (YMM, YMM, M32_1to8, I8)/[1;≤9]
VPSHLDD (YMM, YMM, YMM, I8)/1
VPSHLDD (ZMM, K, ZMM, M32_1to16, I8)/[1;≤10]
VPSHLDD (ZMM, K, ZMM, M512, I8)/[1;≤10]
VPSHLDD (ZMM, K, ZMM, ZMM, I8)/[1;2]
VPSHLDD (ZMM, ZMM, M32_1to16, I8)/[1;≤9]
VPSHLDD (ZMM, ZMM, M512, I8)/[1;≤9]
VPSHLDD (ZMM, ZMM, ZMM, I8)/1
VPSHLDD_Z (XMM, K, XMM, M128, I8)/[1;≤9]
VPSHLDD_Z (XMM, K, XMM, M32_1to4, I8)/[1;≤9]
VPSHLDD_Z (XMM, K, XMM, XMM, I8)/[1;2]
VPSHLDD_Z (YMM, K, YMM, M256, I8)/[1;≤10]
VPSHLDD_Z (YMM, K, YMM, M32_1to8, I8)/[1;≤10]
VPSHLDD_Z (YMM, K, YMM, YMM, I8)/[1;2]
VPSHLDD_Z (ZMM, K, ZMM, M32_1to16, I8)/[1;≤10]
VPSHLDD_Z (ZMM, K, ZMM, M512, I8)/[1;≤10]
VPSHLDD_Z (ZMM, K, ZMM, ZMM, I8)/[1;2]
VPSHLDQ (XMM, K, XMM, M128, I8)/[1;≤9]
VPSHLDQ (XMM, K, XMM, M64_1to2, I8)/[1;≤9]
VPSHLDQ (XMM, K, XMM, XMM, I8)/[1;2]
VPSHLDQ (XMM, XMM, M128, I8)/[1;≤8]
VPSHLDQ (XMM, XMM, M64_1to2, I8)/[1;≤8]
VPSHLDQ (XMM, XMM, XMM, I8)/1
VPSHLDQ (YMM, K, YMM, M256, I8)/[1;≤10]
VPSHLDQ (YMM, K, YMM, M64_1to4, I8)/[1;≤10]
VPSHLDQ (YMM, K, YMM, YMM, I8)/[1;2]
VPSHLDQ (YMM, YMM, M256, I8)/[1;≤9]
VPSHLDQ (YMM, YMM, M64_1to4, I8)/[1;≤9]
VPSHLDQ (YMM, YMM, YMM, I8)/1
VPSHLDQ (ZMM, K, ZMM, M512, I8)/[1;≤10]
VPSHLDQ (ZMM, K, ZMM, M64_1to8, I8)/[1;≤10]
VPSHLDQ (ZMM, K, ZMM, ZMM, I8)/[1;2]
VPSHLDQ (ZMM, ZMM, M512, I8)/[1;≤9]
VPSHLDQ (ZMM, ZMM, M64_1to8, I8)/[1;≤9]
VPSHLDQ (ZMM, ZMM, ZMM, I8)/1
VPSHLDQ_Z (XMM, K, XMM, M128, I8)/[1;≤9]
VPSHLDQ_Z (XMM, K, XMM, M64_1to2, I8)/[1;≤9]
VPSHLDQ_Z (XMM, K, XMM, XMM, I8)/[1;2]
VPSHLDQ_Z (YMM, K, YMM, M256, I8)/[1;≤10]
VPSHLDQ_Z (YMM, K, YMM, M64_1to4, I8)/[1;≤10]
VPSHLDQ_Z (YMM, K, YMM, YMM, I8)/[1;2]
VPSHLDQ_Z (ZMM, K, ZMM, M512, I8)/[1;≤10]
VPSHLDQ_Z (ZMM, K, ZMM, M64_1to8, I8)/[1;≤10]
VPSHLDQ_Z (ZMM, K, ZMM, ZMM, I8)/[1;2]
VPSHLDVD (XMM, K, XMM, M128)/[1;≤8]
VPSHLDVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSHLDVD (XMM, K, XMM, XMM)/1
VPSHLDVD (XMM, XMM, M128)/[1;≤8]
VPSHLDVD (XMM, XMM, M32_1to4)/[1;≤8]
VPSHLDVD (XMM, XMM, XMM)/1
VPSHLDVD (YMM, K, YMM, M256)/[1;≤9]
VPSHLDVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSHLDVD (YMM, K, YMM, YMM)/1
VPSHLDVD (YMM, YMM, M256)/[1;≤9]
VPSHLDVD (YMM, YMM, M32_1to8)/[1;≤9]
VPSHLDVD (YMM, YMM, YMM)/1
VPSHLDVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSHLDVD (ZMM, K, ZMM, M512)/[1;≤9]
VPSHLDVD (ZMM, K, ZMM, ZMM)/1
VPSHLDVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSHLDVD (ZMM, ZMM, M512)/[1;≤9]
VPSHLDVD (ZMM, ZMM, ZMM)/1
VPSHLDVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSHLDVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSHLDVD_Z (XMM, K, XMM, XMM)/1
VPSHLDVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSHLDVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSHLDVD_Z (YMM, K, YMM, YMM)/1
VPSHLDVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSHLDVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSHLDVD_Z (ZMM, K, ZMM, ZMM)/1
VPSHLDVQ (XMM, K, XMM, M128)/[1;≤8]
VPSHLDVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSHLDVQ (XMM, K, XMM, XMM)/1
VPSHLDVQ (XMM, XMM, M128)/[1;≤8]
VPSHLDVQ (XMM, XMM, M64_1to2)/[1;≤8]
VPSHLDVQ (XMM, XMM, XMM)/1
VPSHLDVQ (YMM, K, YMM, M256)/[1;≤9]
VPSHLDVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSHLDVQ (YMM, K, YMM, YMM)/1
VPSHLDVQ (YMM, YMM, M256)/[1;≤9]
VPSHLDVQ (YMM, YMM, M64_1to4)/[1;≤9]
VPSHLDVQ (YMM, YMM, YMM)/1
VPSHLDVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSHLDVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSHLDVQ (ZMM, K, ZMM, ZMM)/1
VPSHLDVQ (ZMM, ZMM, M512)/[1;≤9]
VPSHLDVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSHLDVQ (ZMM, ZMM, ZMM)/1
VPSHLDVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSHLDVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSHLDVQ_Z (XMM, K, XMM, XMM)/1
VPSHLDVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSHLDVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSHLDVQ_Z (YMM, K, YMM, YMM)/1
VPSHLDVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSHLDVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSHLDVQ_Z (ZMM, K, ZMM, ZMM)/1
VPSHLDVW (XMM, K, XMM, M128)/[3;≤11]
VPSHLDVW (XMM, K, XMM, XMM)/3
VPSHLDVW (XMM, XMM, M128)/[1;≤8]
VPSHLDVW (XMM, XMM, XMM)/1
VPSHLDVW (YMM, K, YMM, M256)/[3;≤11]
VPSHLDVW (YMM, K, YMM, YMM)/3
VPSHLDVW (YMM, YMM, M256)/[1;≤9]
VPSHLDVW (YMM, YMM, YMM)/1
VPSHLDVW (ZMM, K, ZMM, M512)/[3;≤11]
VPSHLDVW (ZMM, K, ZMM, ZMM)/3
VPSHLDVW (ZMM, ZMM, M512)/[1;≤9]
VPSHLDVW (ZMM, ZMM, ZMM)/1
VPSHLDVW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSHLDVW_Z (XMM, K, XMM, XMM)/3
VPSHLDVW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSHLDVW_Z (YMM, K, YMM, YMM)/3
VPSHLDVW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSHLDVW_Z (ZMM, K, ZMM, ZMM)/3
VPSHLDW (XMM, K, XMM, M128, I8)/[3;≤11]
VPSHLDW (XMM, K, XMM, XMM, I8)/[3;4]
VPSHLDW (XMM, XMM, M128, I8)/[1;≤8]
VPSHLDW (XMM, XMM, XMM, I8)/1
VPSHLDW (YMM, K, YMM, M256, I8)/[3;≤12]
VPSHLDW (YMM, K, YMM, YMM, I8)/[3;4]
VPSHLDW (YMM, YMM, M256, I8)/[1;≤9]
VPSHLDW (YMM, YMM, YMM, I8)/1
VPSHLDW (ZMM, K, ZMM, M512, I8)/[3;≤12]
VPSHLDW (ZMM, K, ZMM, ZMM, I8)/[3;4]
VPSHLDW (ZMM, ZMM, M512, I8)/[1;≤9]
VPSHLDW (ZMM, ZMM, ZMM, I8)/1
VPSHLDW_Z (XMM, K, XMM, M128, I8)/[3;≤11]
VPSHLDW_Z (XMM, K, XMM, XMM, I8)/[3;4]
VPSHLDW_Z (YMM, K, YMM, M256, I8)/[3;≤12]
VPSHLDW_Z (YMM, K, YMM, YMM, I8)/[3;4]
VPSHLDW_Z (ZMM, K, ZMM, M512, I8)/[3;≤12]
VPSHLDW_Z (ZMM, K, ZMM, ZMM, I8)/[3;4]
VPSHRDD (XMM, K, XMM, M128, I8)/[1;≤9]
VPSHRDD (XMM, K, XMM, M32_1to4, I8)/[1;≤9]
VPSHRDD (XMM, K, XMM, XMM, I8)/[1;2]
VPSHRDD (XMM, XMM, M128, I8)/[1;≤8]
VPSHRDD (XMM, XMM, M32_1to4, I8)/[1;≤8]
VPSHRDD (XMM, XMM, XMM, I8)/1
VPSHRDD (YMM, K, YMM, M256, I8)/[1;≤10]
VPSHRDD (YMM, K, YMM, M32_1to8, I8)/[1;≤10]
VPSHRDD (YMM, K, YMM, YMM, I8)/[1;2]
VPSHRDD (YMM, YMM, M256, I8)/[1;≤9]
VPSHRDD (YMM, YMM, M32_1to8, I8)/[1;≤9]
VPSHRDD (YMM, YMM, YMM, I8)/1
VPSHRDD (ZMM, K, ZMM, M32_1to16, I8)/[1;≤10]
VPSHRDD (ZMM, K, ZMM, M512, I8)/[1;≤10]
VPSHRDD (ZMM, K, ZMM, ZMM, I8)/[1;2]
VPSHRDD (ZMM, ZMM, M32_1to16, I8)/[1;≤9]
VPSHRDD (ZMM, ZMM, M512, I8)/[1;≤9]
VPSHRDD (ZMM, ZMM, ZMM, I8)/1
VPSHRDD_Z (XMM, K, XMM, M128, I8)/[1;≤9]
VPSHRDD_Z (XMM, K, XMM, M32_1to4, I8)/[1;≤9]
VPSHRDD_Z (XMM, K, XMM, XMM, I8)/[1;2]
VPSHRDD_Z (YMM, K, YMM, M256, I8)/[1;≤10]
VPSHRDD_Z (YMM, K, YMM, M32_1to8, I8)/[1;≤10]
VPSHRDD_Z (YMM, K, YMM, YMM, I8)/[1;2]
VPSHRDD_Z (ZMM, K, ZMM, M32_1to16, I8)/[1;≤10]
VPSHRDD_Z (ZMM, K, ZMM, M512, I8)/[1;≤10]
VPSHRDD_Z (ZMM, K, ZMM, ZMM, I8)/[1;2]
VPSHRDQ (XMM, K, XMM, M128, I8)/[1;≤9]
VPSHRDQ (XMM, K, XMM, M64_1to2, I8)/[1;≤9]
VPSHRDQ (XMM, K, XMM, XMM, I8)/[1;2]
VPSHRDQ (XMM, XMM, M128, I8)/[1;≤8]
VPSHRDQ (XMM, XMM, M64_1to2, I8)/[1;≤8]
VPSHRDQ (XMM, XMM, XMM, I8)/1
VPSHRDQ (YMM, K, YMM, M256, I8)/[1;≤10]
VPSHRDQ (YMM, K, YMM, M64_1to4, I8)/[1;≤10]
VPSHRDQ (YMM, K, YMM, YMM, I8)/[1;2]
VPSHRDQ (YMM, YMM, M256, I8)/[1;≤9]
VPSHRDQ (YMM, YMM, M64_1to4, I8)/[1;≤9]
VPSHRDQ (YMM, YMM, YMM, I8)/1
VPSHRDQ (ZMM, K, ZMM, M512, I8)/[1;≤10]
VPSHRDQ (ZMM, K, ZMM, M64_1to8, I8)/[1;≤10]
VPSHRDQ (ZMM, K, ZMM, ZMM, I8)/[1;2]
VPSHRDQ (ZMM, ZMM, M512, I8)/[1;≤9]
VPSHRDQ (ZMM, ZMM, M64_1to8, I8)/[1;≤9]
VPSHRDQ (ZMM, ZMM, ZMM, I8)/1
VPSHRDQ_Z (XMM, K, XMM, M128, I8)/[1;≤9]
VPSHRDQ_Z (XMM, K, XMM, M64_1to2, I8)/[1;≤9]
VPSHRDQ_Z (XMM, K, XMM, XMM, I8)/[1;2]
VPSHRDQ_Z (YMM, K, YMM, M256, I8)/[1;≤10]
VPSHRDQ_Z (YMM, K, YMM, M64_1to4, I8)/[1;≤10]
VPSHRDQ_Z (YMM, K, YMM, YMM, I8)/[1;2]
VPSHRDQ_Z (ZMM, K, ZMM, M512, I8)/[1;≤10]
VPSHRDQ_Z (ZMM, K, ZMM, M64_1to8, I8)/[1;≤10]
VPSHRDQ_Z (ZMM, K, ZMM, ZMM, I8)/[1;2]
VPSHRDVD (XMM, K, XMM, M128)/[1;≤8]
VPSHRDVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSHRDVD (XMM, K, XMM, XMM)/1
VPSHRDVD (XMM, XMM, M128)/[1;≤8]
VPSHRDVD (XMM, XMM, M32_1to4)/[1;≤8]
VPSHRDVD (XMM, XMM, XMM)/1
VPSHRDVD (YMM, K, YMM, M256)/[1;≤9]
VPSHRDVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSHRDVD (YMM, K, YMM, YMM)/1
VPSHRDVD (YMM, YMM, M256)/[1;≤9]
VPSHRDVD (YMM, YMM, M32_1to8)/[1;≤9]
VPSHRDVD (YMM, YMM, YMM)/1
VPSHRDVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSHRDVD (ZMM, K, ZMM, M512)/[1;≤9]
VPSHRDVD (ZMM, K, ZMM, ZMM)/1
VPSHRDVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSHRDVD (ZMM, ZMM, M512)/[1;≤9]
VPSHRDVD (ZMM, ZMM, ZMM)/1
VPSHRDVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSHRDVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSHRDVD_Z (XMM, K, XMM, XMM)/1
VPSHRDVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSHRDVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSHRDVD_Z (YMM, K, YMM, YMM)/1
VPSHRDVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSHRDVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSHRDVD_Z (ZMM, K, ZMM, ZMM)/1
VPSHRDVQ (XMM, K, XMM, M128)/[1;≤8]
VPSHRDVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSHRDVQ (XMM, K, XMM, XMM)/1
VPSHRDVQ (XMM, XMM, M128)/[1;≤8]
VPSHRDVQ (XMM, XMM, M64_1to2)/[1;≤8]
VPSHRDVQ (XMM, XMM, XMM)/1
VPSHRDVQ (YMM, K, YMM, M256)/[1;≤9]
VPSHRDVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSHRDVQ (YMM, K, YMM, YMM)/1
VPSHRDVQ (YMM, YMM, M256)/[1;≤9]
VPSHRDVQ (YMM, YMM, M64_1to4)/[1;≤9]
VPSHRDVQ (YMM, YMM, YMM)/1
VPSHRDVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSHRDVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSHRDVQ (ZMM, K, ZMM, ZMM)/1
VPSHRDVQ (ZMM, ZMM, M512)/[1;≤9]
VPSHRDVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSHRDVQ (ZMM, ZMM, ZMM)/1
VPSHRDVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSHRDVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSHRDVQ_Z (XMM, K, XMM, XMM)/1
VPSHRDVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSHRDVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSHRDVQ_Z (YMM, K, YMM, YMM)/1
VPSHRDVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSHRDVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSHRDVQ_Z (ZMM, K, ZMM, ZMM)/1
VPSHRDVW (XMM, K, XMM, M128)/[3;≤11]
VPSHRDVW (XMM, K, XMM, XMM)/3
VPSHRDVW (XMM, XMM, M128)/[1;≤8]
VPSHRDVW (XMM, XMM, XMM)/1
VPSHRDVW (YMM, K, YMM, M256)/[3;≤11]
VPSHRDVW (YMM, K, YMM, YMM)/3
VPSHRDVW (YMM, YMM, M256)/[1;≤9]
VPSHRDVW (YMM, YMM, YMM)/1
VPSHRDVW (ZMM, K, ZMM, M512)/[3;≤11]
VPSHRDVW (ZMM, K, ZMM, ZMM)/3
VPSHRDVW (ZMM, ZMM, M512)/[1;≤9]
VPSHRDVW (ZMM, ZMM, ZMM)/1
VPSHRDVW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSHRDVW_Z (XMM, K, XMM, XMM)/3
VPSHRDVW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSHRDVW_Z (YMM, K, YMM, YMM)/3
VPSHRDVW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSHRDVW_Z (ZMM, K, ZMM, ZMM)/3
VPSHRDW (XMM, K, XMM, M128, I8)/[3;≤11]
VPSHRDW (XMM, K, XMM, XMM, I8)/[3;4]
VPSHRDW (XMM, XMM, M128, I8)/[1;≤8]
VPSHRDW (XMM, XMM, XMM, I8)/1
VPSHRDW (YMM, K, YMM, M256, I8)/[3;≤12]
VPSHRDW (YMM, K, YMM, YMM, I8)/[3;4]
VPSHRDW (YMM, YMM, M256, I8)/[1;≤9]
VPSHRDW (YMM, YMM, YMM, I8)/1
VPSHRDW (ZMM, K, ZMM, M512, I8)/[3;≤12]
VPSHRDW (ZMM, K, ZMM, ZMM, I8)/[3;4]
VPSHRDW (ZMM, ZMM, M512, I8)/[1;≤9]
VPSHRDW (ZMM, ZMM, ZMM, I8)/1
VPSHRDW_Z (XMM, K, XMM, M128, I8)/[3;≤11]
VPSHRDW_Z (XMM, K, XMM, XMM, I8)/[3;4]
VPSHRDW_Z (YMM, K, YMM, M256, I8)/[3;≤12]
VPSHRDW_Z (YMM, K, YMM, YMM, I8)/[3;4]
VPSHRDW_Z (ZMM, K, ZMM, M512, I8)/[3;≤12]
VPSHRDW_Z (ZMM, K, ZMM, ZMM, I8)/[3;4]
VPSHUFB (XMM, K, XMM, M128)/[3;≤11]
VPSHUFB (XMM, K, XMM, XMM)/3
VPSHUFB (YMM, K, YMM, M256)/[3;≤11]
VPSHUFB (YMM, K, YMM, YMM)/3
VPSHUFB (ZMM, K, ZMM, M512)/[3;≤11]
VPSHUFB (ZMM, K, ZMM, ZMM)/3
VPSHUFB (ZMM, ZMM, M512)/[1;≤9]
VPSHUFB (ZMM, ZMM, ZMM)/1
VPSHUFB_EVEX (XMM, XMM, M128)/[1;≤8]
VPSHUFB_EVEX (XMM, XMM, XMM)/1
VPSHUFB_EVEX (YMM, YMM, M256)/[1;≤9]
VPSHUFB_EVEX (YMM, YMM, YMM)/1
VPSHUFB_Z (XMM, K, XMM, M128)/[3;≤11]
VPSHUFB_Z (XMM, K, XMM, XMM)/3
VPSHUFB_Z (YMM, K, YMM, M256)/[3;≤11]
VPSHUFB_Z (YMM, K, YMM, YMM)/3
VPSHUFB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSHUFB_Z (ZMM, K, ZMM, ZMM)/3
VPSHUFBITQMB (K, K, XMM, M128)/8
VPSHUFBITQMB (K, K, XMM, XMM)/8
VPSHUFBITQMB (K, K, YMM, M256)/8
VPSHUFBITQMB (K, K, YMM, YMM)/8
VPSHUFBITQMB (K, K, ZMM, M512)/8
VPSHUFBITQMB (K, K, ZMM, ZMM)/8
VPSHUFBITQMB (K, XMM, M128)/6
VPSHUFBITQMB (K, XMM, XMM)/6
VPSHUFBITQMB (K, YMM, M256)/6
VPSHUFBITQMB (K, YMM, YMM)/6
VPSHUFBITQMB (K, ZMM, M512)/6
VPSHUFBITQMB (K, ZMM, ZMM)/6
VPSHUFD (XMM, K, M128, I8)/[1;≤8]
VPSHUFD (XMM, K, M32_1to4, I8)/[1;≤8]
VPSHUFD (XMM, K, XMM, I8)/1
VPSHUFD (YMM, K, M256, I8)/[1;≤9]
VPSHUFD (YMM, K, M32_1to8, I8)/[1;≤9]
VPSHUFD (YMM, K, YMM, I8)/1
VPSHUFD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSHUFD (ZMM, K, M512, I8)/[1;≤9]
VPSHUFD (ZMM, K, ZMM, I8)/1
VPSHUFD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPSHUFD (ZMM, M512, I8)/[≤6;≤9]
VPSHUFD (ZMM, ZMM, I8)/1
VPSHUFD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSHUFD_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPSHUFD_EVEX (XMM, XMM, I8)/1
VPSHUFD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSHUFD_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPSHUFD_EVEX (YMM, YMM, I8)/1
VPSHUFD_Z (XMM, K, M128, I8)/[1;≤8]
VPSHUFD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPSHUFD_Z (XMM, K, XMM, I8)/1
VPSHUFD_Z (YMM, K, M256, I8)/[1;≤9]
VPSHUFD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPSHUFD_Z (YMM, K, YMM, I8)/1
VPSHUFD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSHUFD_Z (ZMM, K, M512, I8)/[1;≤9]
VPSHUFD_Z (ZMM, K, ZMM, I8)/1
VPSHUFHW (XMM, K, M128, I8)/[3;≤11]
VPSHUFHW (XMM, K, XMM, I8)/3
VPSHUFHW (YMM, K, M256, I8)/[3;≤11]
VPSHUFHW (YMM, K, YMM, I8)/3
VPSHUFHW (ZMM, K, M512, I8)/[3;≤11]
VPSHUFHW (ZMM, K, ZMM, I8)/3
VPSHUFHW (ZMM, M512, I8)/[≤6;≤9]
VPSHUFHW (ZMM, ZMM, I8)/1
VPSHUFHW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSHUFHW_EVEX (XMM, XMM, I8)/1
VPSHUFHW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSHUFHW_EVEX (YMM, YMM, I8)/1
VPSHUFHW_Z (XMM, K, M128, I8)/[3;≤11]
VPSHUFHW_Z (XMM, K, XMM, I8)/3
VPSHUFHW_Z (YMM, K, M256, I8)/[3;≤11]
VPSHUFHW_Z (YMM, K, YMM, I8)/3
VPSHUFHW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSHUFHW_Z (ZMM, K, ZMM, I8)/3
VPSHUFLW (XMM, K, M128, I8)/[3;≤11]
VPSHUFLW (XMM, K, XMM, I8)/3
VPSHUFLW (YMM, K, M256, I8)/[3;≤11]
VPSHUFLW (YMM, K, YMM, I8)/3
VPSHUFLW (ZMM, K, M512, I8)/[3;≤11]
VPSHUFLW (ZMM, K, ZMM, I8)/3
VPSHUFLW (ZMM, M512, I8)/[≤6;≤9]
VPSHUFLW (ZMM, ZMM, I8)/1
VPSHUFLW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSHUFLW_EVEX (XMM, XMM, I8)/1
VPSHUFLW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSHUFLW_EVEX (YMM, YMM, I8)/1
VPSHUFLW_Z (XMM, K, M128, I8)/[3;≤11]
VPSHUFLW_Z (XMM, K, XMM, I8)/3
VPSHUFLW_Z (YMM, K, M256, I8)/[3;≤11]
VPSHUFLW_Z (YMM, K, YMM, I8)/3
VPSHUFLW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSHUFLW_Z (ZMM, K, ZMM, I8)/3
VPSLLD (XMM, K, M128, I8)/[1;≤8]
VPSLLD (XMM, K, M32_1to4, I8)/[1;≤8]
VPSLLD (XMM, K, XMM, I8)/1
VPSLLD (XMM, K, XMM, M128)/[1;≤8]
VPSLLD (XMM, K, XMM, XMM)/[1;2]
VPSLLD (YMM, K, M256, I8)/[1;≤9]
VPSLLD (YMM, K, M32_1to8, I8)/[1;≤9]
VPSLLD (YMM, K, YMM, I8)/1
VPSLLD (YMM, K, YMM, M128)/[1;≤9]
VPSLLD (YMM, K, YMM, XMM)/[1;4]
VPSLLD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSLLD (ZMM, K, M512, I8)/[1;≤9]
VPSLLD (ZMM, K, ZMM, I8)/1
VPSLLD (ZMM, K, ZMM, M128)/[1;≤9]
VPSLLD (ZMM, K, ZMM, XMM)/[1;4]
VPSLLD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPSLLD (ZMM, M512, I8)/[≤6;≤9]
VPSLLD (ZMM, ZMM, I8)/1
VPSLLD (ZMM, ZMM, M128)/[1;≤9]
VPSLLD (ZMM, ZMM, XMM)/[3;4]
VPSLLD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSLLD_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPSLLD_EVEX (XMM, XMM, I8)/1
VPSLLD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLD_EVEX (XMM, XMM, XMM)/[1;2]
VPSLLD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSLLD_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPSLLD_EVEX (YMM, YMM, I8)/1
VPSLLD_EVEX (YMM, YMM, M128)/[1;≤9]
VPSLLD_EVEX (YMM, YMM, XMM)/[1;4]
VPSLLD_Z (XMM, K, M128, I8)/[1;≤8]
VPSLLD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPSLLD_Z (XMM, K, XMM, I8)/1
VPSLLD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSLLD_Z (XMM, K, XMM, XMM)/[1;2]
VPSLLD_Z (YMM, K, M256, I8)/[1;≤9]
VPSLLD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPSLLD_Z (YMM, K, YMM, I8)/1
VPSLLD_Z (YMM, K, YMM, M128)/[1;≤9]
VPSLLD_Z (YMM, K, YMM, XMM)/[1;4]
VPSLLD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSLLD_Z (ZMM, K, M512, I8)/[1;≤9]
VPSLLD_Z (ZMM, K, ZMM, I8)/1
VPSLLD_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSLLD_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSLLDQ (ZMM, M512, I8)/[≤6;≤9]
VPSLLDQ (ZMM, ZMM, I8)/1
VPSLLDQ_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSLLDQ_EVEX (XMM, XMM, I8)/1
VPSLLDQ_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSLLDQ_EVEX (YMM, YMM, I8)/1
VPSLLQ (XMM, K, M128, I8)/[1;≤8]
VPSLLQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPSLLQ (XMM, K, XMM, I8)/1
VPSLLQ (XMM, K, XMM, M128)/[1;≤8]
VPSLLQ (XMM, K, XMM, XMM)/[1;2]
VPSLLQ (YMM, K, M256, I8)/[1;≤9]
VPSLLQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPSLLQ (YMM, K, YMM, I8)/1
VPSLLQ (YMM, K, YMM, M128)/[1;≤9]
VPSLLQ (YMM, K, YMM, XMM)/[1;4]
VPSLLQ (ZMM, K, M512, I8)/[1;≤9]
VPSLLQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSLLQ (ZMM, K, ZMM, I8)/1
VPSLLQ (ZMM, K, ZMM, M128)/[1;≤9]
VPSLLQ (ZMM, K, ZMM, XMM)/[1;4]
VPSLLQ (ZMM, M512, I8)/[≤6;≤9]
VPSLLQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPSLLQ (ZMM, ZMM, I8)/1
VPSLLQ (ZMM, ZMM, M128)/[1;≤9]
VPSLLQ (ZMM, ZMM, XMM)/[3;4]
VPSLLQ_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSLLQ_EVEX (XMM, M64_1to2, I8)/[≤5;≤8]
VPSLLQ_EVEX (XMM, XMM, I8)/1
VPSLLQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLQ_EVEX (XMM, XMM, XMM)/[1;2]
VPSLLQ_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSLLQ_EVEX (YMM, M64_1to4, I8)/[≤6;≤9]
VPSLLQ_EVEX (YMM, YMM, I8)/1
VPSLLQ_EVEX (YMM, YMM, M128)/[1;≤9]
VPSLLQ_EVEX (YMM, YMM, XMM)/[1;4]
VPSLLQ_Z (XMM, K, M128, I8)/[1;≤8]
VPSLLQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPSLLQ_Z (XMM, K, XMM, I8)/1
VPSLLQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSLLQ_Z (XMM, K, XMM, XMM)/[1;2]
VPSLLQ_Z (YMM, K, M256, I8)/[1;≤9]
VPSLLQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPSLLQ_Z (YMM, K, YMM, I8)/1
VPSLLQ_Z (YMM, K, YMM, M128)/[1;≤9]
VPSLLQ_Z (YMM, K, YMM, XMM)/[1;4]
VPSLLQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPSLLQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSLLQ_Z (ZMM, K, ZMM, I8)/1
VPSLLQ_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSLLQ_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSLLVD (XMM, K, XMM, M128)/[1;≤8]
VPSLLVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSLLVD (XMM, K, XMM, XMM)/1
VPSLLVD (YMM, K, YMM, M256)/[1;≤9]
VPSLLVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSLLVD (YMM, K, YMM, YMM)/1
VPSLLVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSLLVD (ZMM, K, ZMM, M512)/[1;≤9]
VPSLLVD (ZMM, K, ZMM, ZMM)/1
VPSLLVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSLLVD (ZMM, ZMM, M512)/[1;≤9]
VPSLLVD (ZMM, ZMM, ZMM)/1
VPSLLVD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLVD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPSLLVD_EVEX (XMM, XMM, XMM)/1
VPSLLVD_EVEX (YMM, YMM, M256)/[1;≤9]
VPSLLVD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPSLLVD_EVEX (YMM, YMM, YMM)/1
VPSLLVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSLLVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSLLVD_Z (XMM, K, XMM, XMM)/1
VPSLLVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSLLVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSLLVD_Z (YMM, K, YMM, YMM)/1
VPSLLVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSLLVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSLLVD_Z (ZMM, K, ZMM, ZMM)/1
VPSLLVQ (XMM, K, XMM, M128)/[1;≤8]
VPSLLVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSLLVQ (XMM, K, XMM, XMM)/1
VPSLLVQ (YMM, K, YMM, M256)/[1;≤9]
VPSLLVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSLLVQ (YMM, K, YMM, YMM)/1
VPSLLVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSLLVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSLLVQ (ZMM, K, ZMM, ZMM)/1
VPSLLVQ (ZMM, ZMM, M512)/[1;≤9]
VPSLLVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSLLVQ (ZMM, ZMM, ZMM)/1
VPSLLVQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLVQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPSLLVQ_EVEX (XMM, XMM, XMM)/1
VPSLLVQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPSLLVQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPSLLVQ_EVEX (YMM, YMM, YMM)/1
VPSLLVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSLLVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSLLVQ_Z (XMM, K, XMM, XMM)/1
VPSLLVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSLLVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSLLVQ_Z (YMM, K, YMM, YMM)/1
VPSLLVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSLLVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSLLVQ_Z (ZMM, K, ZMM, ZMM)/1
VPSLLVW (XMM, K, XMM, M128)/[3;≤11]
VPSLLVW (XMM, K, XMM, XMM)/3
VPSLLVW (XMM, XMM, M128)/[1;≤8]
VPSLLVW (XMM, XMM, XMM)/1
VPSLLVW (YMM, K, YMM, M256)/[3;≤11]
VPSLLVW (YMM, K, YMM, YMM)/3
VPSLLVW (YMM, YMM, M256)/[1;≤9]
VPSLLVW (YMM, YMM, YMM)/1
VPSLLVW (ZMM, K, ZMM, M512)/[3;≤11]
VPSLLVW (ZMM, K, ZMM, ZMM)/3
VPSLLVW (ZMM, ZMM, M512)/[1;≤9]
VPSLLVW (ZMM, ZMM, ZMM)/1
VPSLLVW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSLLVW_Z (XMM, K, XMM, XMM)/3
VPSLLVW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSLLVW_Z (YMM, K, YMM, YMM)/3
VPSLLVW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSLLVW_Z (ZMM, K, ZMM, ZMM)/3
VPSLLW (XMM, K, M128, I8)/[3;≤11]
VPSLLW (XMM, K, XMM, I8)/3
VPSLLW (XMM, K, XMM, M128)/[3;≤11]
VPSLLW (XMM, K, XMM, XMM)/[3;4]
VPSLLW (YMM, K, M256, I8)/[3;≤11]
VPSLLW (YMM, K, YMM, I8)/3
VPSLLW (YMM, K, YMM, M128)/[3;≤11]
VPSLLW (YMM, K, YMM, XMM)/[3;6]
VPSLLW (ZMM, K, M512, I8)/[3;≤11]
VPSLLW (ZMM, K, ZMM, I8)/3
VPSLLW (ZMM, K, ZMM, M128)/[3;≤11]
VPSLLW (ZMM, K, ZMM, XMM)/[3;6]
VPSLLW (ZMM, M512, I8)/[≤6;≤9]
VPSLLW (ZMM, ZMM, I8)/1
VPSLLW (ZMM, ZMM, M128)/[1;≤9]
VPSLLW (ZMM, ZMM, XMM)/[3;4]
VPSLLW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSLLW_EVEX (XMM, XMM, I8)/1
VPSLLW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSLLW_EVEX (XMM, XMM, XMM)/[1;2]
VPSLLW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSLLW_EVEX (YMM, YMM, I8)/1
VPSLLW_EVEX (YMM, YMM, M128)/[1;≤9]
VPSLLW_EVEX (YMM, YMM, XMM)/[1;4]
VPSLLW_Z (XMM, K, M128, I8)/[3;≤11]
VPSLLW_Z (XMM, K, XMM, I8)/3
VPSLLW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSLLW_Z (XMM, K, XMM, XMM)/[3;4]
VPSLLW_Z (YMM, K, M256, I8)/[3;≤11]
VPSLLW_Z (YMM, K, YMM, I8)/3
VPSLLW_Z (YMM, K, YMM, M128)/[3;≤11]
VPSLLW_Z (YMM, K, YMM, XMM)/[3;6]
VPSLLW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSLLW_Z (ZMM, K, ZMM, I8)/3
VPSLLW_Z (ZMM, K, ZMM, M128)/[3;≤11]
VPSLLW_Z (ZMM, K, ZMM, XMM)/[3;6]
VPSRAD (XMM, K, M128, I8)/[1;≤8]
VPSRAD (XMM, K, M32_1to4, I8)/[1;≤8]
VPSRAD (XMM, K, XMM, I8)/1
VPSRAD (XMM, K, XMM, M128)/[1;≤8]
VPSRAD (XMM, K, XMM, XMM)/[1;2]
VPSRAD (YMM, K, M256, I8)/[1;≤9]
VPSRAD (YMM, K, M32_1to8, I8)/[1;≤9]
VPSRAD (YMM, K, YMM, I8)/1
VPSRAD (YMM, K, YMM, M128)/[1;≤9]
VPSRAD (YMM, K, YMM, XMM)/[1;4]
VPSRAD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSRAD (ZMM, K, M512, I8)/[1;≤9]
VPSRAD (ZMM, K, ZMM, I8)/1
VPSRAD (ZMM, K, ZMM, M128)/[1;≤9]
VPSRAD (ZMM, K, ZMM, XMM)/[1;4]
VPSRAD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPSRAD (ZMM, M512, I8)/[≤6;≤9]
VPSRAD (ZMM, ZMM, I8)/1
VPSRAD (ZMM, ZMM, M128)/[1;≤9]
VPSRAD (ZMM, ZMM, XMM)/[3;4]
VPSRAD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRAD_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPSRAD_EVEX (XMM, XMM, I8)/1
VPSRAD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRAD_EVEX (XMM, XMM, XMM)/[1;2]
VPSRAD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRAD_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPSRAD_EVEX (YMM, YMM, I8)/1
VPSRAD_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRAD_EVEX (YMM, YMM, XMM)/[1;4]
VPSRAD_Z (XMM, K, M128, I8)/[1;≤8]
VPSRAD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPSRAD_Z (XMM, K, XMM, I8)/1
VPSRAD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRAD_Z (XMM, K, XMM, XMM)/[1;2]
VPSRAD_Z (YMM, K, M256, I8)/[1;≤9]
VPSRAD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPSRAD_Z (YMM, K, YMM, I8)/1
VPSRAD_Z (YMM, K, YMM, M128)/[1;≤9]
VPSRAD_Z (YMM, K, YMM, XMM)/[1;4]
VPSRAD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSRAD_Z (ZMM, K, M512, I8)/[1;≤9]
VPSRAD_Z (ZMM, K, ZMM, I8)/1
VPSRAD_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSRAD_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSRAQ (XMM, K, M128, I8)/[1;≤8]
VPSRAQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPSRAQ (XMM, K, XMM, I8)/1
VPSRAQ (XMM, K, XMM, M128)/[1;≤8]
VPSRAQ (XMM, K, XMM, XMM)/[1;2]
VPSRAQ (XMM, M128, I8)/[≤5;≤8]
VPSRAQ (XMM, M64_1to2, I8)/[≤5;≤8]
VPSRAQ (XMM, XMM, I8)/1
VPSRAQ (XMM, XMM, M128)/[1;≤8]
VPSRAQ (XMM, XMM, XMM)/[1;2]
VPSRAQ (YMM, K, M256, I8)/[1;≤9]
VPSRAQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPSRAQ (YMM, K, YMM, I8)/1
VPSRAQ (YMM, K, YMM, M128)/[1;≤9]
VPSRAQ (YMM, K, YMM, XMM)/[1;4]
VPSRAQ (YMM, M256, I8)/[≤6;≤9]
VPSRAQ (YMM, M64_1to4, I8)/[≤6;≤9]
VPSRAQ (YMM, YMM, I8)/1
VPSRAQ (YMM, YMM, M128)/[1;≤9]
VPSRAQ (YMM, YMM, XMM)/[1;4]
VPSRAQ (ZMM, K, M512, I8)/[1;≤9]
VPSRAQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSRAQ (ZMM, K, ZMM, I8)/1
VPSRAQ (ZMM, K, ZMM, M128)/[1;≤9]
VPSRAQ (ZMM, K, ZMM, XMM)/[1;4]
VPSRAQ (ZMM, M512, I8)/[≤6;≤9]
VPSRAQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPSRAQ (ZMM, ZMM, I8)/1
VPSRAQ (ZMM, ZMM, M128)/[1;≤9]
VPSRAQ (ZMM, ZMM, XMM)/[3;4]
VPSRAQ_Z (XMM, K, M128, I8)/[1;≤8]
VPSRAQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPSRAQ_Z (XMM, K, XMM, I8)/1
VPSRAQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRAQ_Z (XMM, K, XMM, XMM)/[1;2]
VPSRAQ_Z (YMM, K, M256, I8)/[1;≤9]
VPSRAQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPSRAQ_Z (YMM, K, YMM, I8)/1
VPSRAQ_Z (YMM, K, YMM, M128)/[1;≤9]
VPSRAQ_Z (YMM, K, YMM, XMM)/[1;4]
VPSRAQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPSRAQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSRAQ_Z (ZMM, K, ZMM, I8)/1
VPSRAQ_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSRAQ_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSRAVD (XMM, K, XMM, M128)/[1;≤8]
VPSRAVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSRAVD (XMM, K, XMM, XMM)/1
VPSRAVD (YMM, K, YMM, M256)/[1;≤9]
VPSRAVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSRAVD (YMM, K, YMM, YMM)/1
VPSRAVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSRAVD (ZMM, K, ZMM, M512)/[1;≤9]
VPSRAVD (ZMM, K, ZMM, ZMM)/1
VPSRAVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSRAVD (ZMM, ZMM, M512)/[1;≤9]
VPSRAVD (ZMM, ZMM, ZMM)/1
VPSRAVD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRAVD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPSRAVD_EVEX (XMM, XMM, XMM)/1
VPSRAVD_EVEX (YMM, YMM, M256)/[1;≤9]
VPSRAVD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPSRAVD_EVEX (YMM, YMM, YMM)/1
VPSRAVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRAVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSRAVD_Z (XMM, K, XMM, XMM)/1
VPSRAVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSRAVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSRAVD_Z (YMM, K, YMM, YMM)/1
VPSRAVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSRAVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSRAVD_Z (ZMM, K, ZMM, ZMM)/1
VPSRAVQ (XMM, K, XMM, M128)/[1;≤8]
VPSRAVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSRAVQ (XMM, K, XMM, XMM)/1
VPSRAVQ (XMM, XMM, M128)/[1;≤8]
VPSRAVQ (XMM, XMM, M64_1to2)/[1;≤8]
VPSRAVQ (XMM, XMM, XMM)/1
VPSRAVQ (YMM, K, YMM, M256)/[1;≤9]
VPSRAVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSRAVQ (YMM, K, YMM, YMM)/1
VPSRAVQ (YMM, YMM, M256)/[1;≤9]
VPSRAVQ (YMM, YMM, M64_1to4)/[1;≤9]
VPSRAVQ (YMM, YMM, YMM)/1
VPSRAVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSRAVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSRAVQ (ZMM, K, ZMM, ZMM)/1
VPSRAVQ (ZMM, ZMM, M512)/[1;≤9]
VPSRAVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSRAVQ (ZMM, ZMM, ZMM)/1
VPSRAVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRAVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSRAVQ_Z (XMM, K, XMM, XMM)/1
VPSRAVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSRAVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSRAVQ_Z (YMM, K, YMM, YMM)/1
VPSRAVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSRAVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSRAVQ_Z (ZMM, K, ZMM, ZMM)/1
VPSRAVW (XMM, K, XMM, M128)/[3;≤11]
VPSRAVW (XMM, K, XMM, XMM)/3
VPSRAVW (XMM, XMM, M128)/[1;≤8]
VPSRAVW (XMM, XMM, XMM)/1
VPSRAVW (YMM, K, YMM, M256)/[3;≤11]
VPSRAVW (YMM, K, YMM, YMM)/3
VPSRAVW (YMM, YMM, M256)/[1;≤9]
VPSRAVW (YMM, YMM, YMM)/1
VPSRAVW (ZMM, K, ZMM, M512)/[3;≤11]
VPSRAVW (ZMM, K, ZMM, ZMM)/3
VPSRAVW (ZMM, ZMM, M512)/[1;≤9]
VPSRAVW (ZMM, ZMM, ZMM)/1
VPSRAVW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSRAVW_Z (XMM, K, XMM, XMM)/3
VPSRAVW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSRAVW_Z (YMM, K, YMM, YMM)/3
VPSRAVW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSRAVW_Z (ZMM, K, ZMM, ZMM)/3
VPSRAW (XMM, K, M128, I8)/[3;≤11]
VPSRAW (XMM, K, XMM, I8)/3
VPSRAW (XMM, K, XMM, M128)/[3;≤11]
VPSRAW (XMM, K, XMM, XMM)/[3;4]
VPSRAW (YMM, K, M256, I8)/[3;≤11]
VPSRAW (YMM, K, YMM, I8)/3
VPSRAW (YMM, K, YMM, M128)/[3;≤11]
VPSRAW (YMM, K, YMM, XMM)/[3;6]
VPSRAW (ZMM, K, M512, I8)/[3;≤11]
VPSRAW (ZMM, K, ZMM, I8)/3
VPSRAW (ZMM, K, ZMM, M128)/[3;≤11]
VPSRAW (ZMM, K, ZMM, XMM)/[3;6]
VPSRAW (ZMM, M512, I8)/[≤6;≤9]
VPSRAW (ZMM, ZMM, I8)/1
VPSRAW (ZMM, ZMM, M128)/[1;≤9]
VPSRAW (ZMM, ZMM, XMM)/[3;4]
VPSRAW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRAW_EVEX (XMM, XMM, I8)/1
VPSRAW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRAW_EVEX (XMM, XMM, XMM)/[1;2]
VPSRAW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRAW_EVEX (YMM, YMM, I8)/1
VPSRAW_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRAW_EVEX (YMM, YMM, XMM)/[1;4]
VPSRAW_Z (XMM, K, M128, I8)/[3;≤11]
VPSRAW_Z (XMM, K, XMM, I8)/3
VPSRAW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSRAW_Z (XMM, K, XMM, XMM)/[3;4]
VPSRAW_Z (YMM, K, M256, I8)/[3;≤11]
VPSRAW_Z (YMM, K, YMM, I8)/3
VPSRAW_Z (YMM, K, YMM, M128)/[3;≤11]
VPSRAW_Z (YMM, K, YMM, XMM)/[3;6]
VPSRAW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSRAW_Z (ZMM, K, ZMM, I8)/3
VPSRAW_Z (ZMM, K, ZMM, M128)/[3;≤11]
VPSRAW_Z (ZMM, K, ZMM, XMM)/[3;6]
VPSRLD (XMM, K, M128, I8)/[1;≤8]
VPSRLD (XMM, K, M32_1to4, I8)/[1;≤8]
VPSRLD (XMM, K, XMM, I8)/1
VPSRLD (XMM, K, XMM, M128)/[1;≤8]
VPSRLD (XMM, K, XMM, XMM)/[1;2]
VPSRLD (YMM, K, M256, I8)/[1;≤9]
VPSRLD (YMM, K, M32_1to8, I8)/[1;≤9]
VPSRLD (YMM, K, YMM, I8)/1
VPSRLD (YMM, K, YMM, M128)/[1;≤9]
VPSRLD (YMM, K, YMM, XMM)/[1;4]
VPSRLD (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSRLD (ZMM, K, M512, I8)/[1;≤9]
VPSRLD (ZMM, K, ZMM, I8)/1
VPSRLD (ZMM, K, ZMM, M128)/[1;≤9]
VPSRLD (ZMM, K, ZMM, XMM)/[1;4]
VPSRLD (ZMM, M32_1to16, I8)/[≤6;≤9]
VPSRLD (ZMM, M512, I8)/[≤6;≤9]
VPSRLD (ZMM, ZMM, I8)/1
VPSRLD (ZMM, ZMM, M128)/[1;≤9]
VPSRLD (ZMM, ZMM, XMM)/[3;4]
VPSRLD_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRLD_EVEX (XMM, M32_1to4, I8)/[≤5;≤8]
VPSRLD_EVEX (XMM, XMM, I8)/1
VPSRLD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLD_EVEX (XMM, XMM, XMM)/[1;2]
VPSRLD_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRLD_EVEX (YMM, M32_1to8, I8)/[≤6;≤9]
VPSRLD_EVEX (YMM, YMM, I8)/1
VPSRLD_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRLD_EVEX (YMM, YMM, XMM)/[1;4]
VPSRLD_Z (XMM, K, M128, I8)/[1;≤8]
VPSRLD_Z (XMM, K, M32_1to4, I8)/[1;≤8]
VPSRLD_Z (XMM, K, XMM, I8)/1
VPSRLD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRLD_Z (XMM, K, XMM, XMM)/[1;2]
VPSRLD_Z (YMM, K, M256, I8)/[1;≤9]
VPSRLD_Z (YMM, K, M32_1to8, I8)/[1;≤9]
VPSRLD_Z (YMM, K, YMM, I8)/1
VPSRLD_Z (YMM, K, YMM, M128)/[1;≤9]
VPSRLD_Z (YMM, K, YMM, XMM)/[1;4]
VPSRLD_Z (ZMM, K, M32_1to16, I8)/[1;≤9]
VPSRLD_Z (ZMM, K, M512, I8)/[1;≤9]
VPSRLD_Z (ZMM, K, ZMM, I8)/1
VPSRLD_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSRLD_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSRLDQ (ZMM, M512, I8)/[≤6;≤9]
VPSRLDQ (ZMM, ZMM, I8)/1
VPSRLDQ_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRLDQ_EVEX (XMM, XMM, I8)/1
VPSRLDQ_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRLDQ_EVEX (YMM, YMM, I8)/1
VPSRLQ (XMM, K, M128, I8)/[1;≤8]
VPSRLQ (XMM, K, M64_1to2, I8)/[1;≤8]
VPSRLQ (XMM, K, XMM, I8)/1
VPSRLQ (XMM, K, XMM, M128)/[1;≤8]
VPSRLQ (XMM, K, XMM, XMM)/[1;2]
VPSRLQ (YMM, K, M256, I8)/[1;≤9]
VPSRLQ (YMM, K, M64_1to4, I8)/[1;≤9]
VPSRLQ (YMM, K, YMM, I8)/1
VPSRLQ (YMM, K, YMM, M128)/[1;≤9]
VPSRLQ (YMM, K, YMM, XMM)/[1;4]
VPSRLQ (ZMM, K, M512, I8)/[1;≤9]
VPSRLQ (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSRLQ (ZMM, K, ZMM, I8)/1
VPSRLQ (ZMM, K, ZMM, M128)/[1;≤9]
VPSRLQ (ZMM, K, ZMM, XMM)/[1;4]
VPSRLQ (ZMM, M512, I8)/[≤6;≤9]
VPSRLQ (ZMM, M64_1to8, I8)/[≤6;≤9]
VPSRLQ (ZMM, ZMM, I8)/1
VPSRLQ (ZMM, ZMM, M128)/[1;≤9]
VPSRLQ (ZMM, ZMM, XMM)/[3;4]
VPSRLQ_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRLQ_EVEX (XMM, M64_1to2, I8)/[≤5;≤8]
VPSRLQ_EVEX (XMM, XMM, I8)/1
VPSRLQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLQ_EVEX (XMM, XMM, XMM)/[1;2]
VPSRLQ_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRLQ_EVEX (YMM, M64_1to4, I8)/[≤6;≤9]
VPSRLQ_EVEX (YMM, YMM, I8)/1
VPSRLQ_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRLQ_EVEX (YMM, YMM, XMM)/[1;4]
VPSRLQ_Z (XMM, K, M128, I8)/[1;≤8]
VPSRLQ_Z (XMM, K, M64_1to2, I8)/[1;≤8]
VPSRLQ_Z (XMM, K, XMM, I8)/1
VPSRLQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRLQ_Z (XMM, K, XMM, XMM)/[1;2]
VPSRLQ_Z (YMM, K, M256, I8)/[1;≤9]
VPSRLQ_Z (YMM, K, M64_1to4, I8)/[1;≤9]
VPSRLQ_Z (YMM, K, YMM, I8)/1
VPSRLQ_Z (YMM, K, YMM, M128)/[1;≤9]
VPSRLQ_Z (YMM, K, YMM, XMM)/[1;4]
VPSRLQ_Z (ZMM, K, M512, I8)/[1;≤9]
VPSRLQ_Z (ZMM, K, M64_1to8, I8)/[1;≤9]
VPSRLQ_Z (ZMM, K, ZMM, I8)/1
VPSRLQ_Z (ZMM, K, ZMM, M128)/[1;≤9]
VPSRLQ_Z (ZMM, K, ZMM, XMM)/[1;4]
VPSRLVD (XMM, K, XMM, M128)/[1;≤8]
VPSRLVD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSRLVD (XMM, K, XMM, XMM)/1
VPSRLVD (YMM, K, YMM, M256)/[1;≤9]
VPSRLVD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSRLVD (YMM, K, YMM, YMM)/1
VPSRLVD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSRLVD (ZMM, K, ZMM, M512)/[1;≤9]
VPSRLVD (ZMM, K, ZMM, ZMM)/1
VPSRLVD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSRLVD (ZMM, ZMM, M512)/[1;≤9]
VPSRLVD (ZMM, ZMM, ZMM)/1
VPSRLVD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLVD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPSRLVD_EVEX (XMM, XMM, XMM)/1
VPSRLVD_EVEX (YMM, YMM, M256)/[1;≤9]
VPSRLVD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPSRLVD_EVEX (YMM, YMM, YMM)/1
VPSRLVD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRLVD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSRLVD_Z (XMM, K, XMM, XMM)/1
VPSRLVD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSRLVD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSRLVD_Z (YMM, K, YMM, YMM)/1
VPSRLVD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSRLVD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSRLVD_Z (ZMM, K, ZMM, ZMM)/1
VPSRLVQ (XMM, K, XMM, M128)/[1;≤8]
VPSRLVQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSRLVQ (XMM, K, XMM, XMM)/1
VPSRLVQ (YMM, K, YMM, M256)/[1;≤9]
VPSRLVQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSRLVQ (YMM, K, YMM, YMM)/1
VPSRLVQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSRLVQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSRLVQ (ZMM, K, ZMM, ZMM)/1
VPSRLVQ (ZMM, ZMM, M512)/[1;≤9]
VPSRLVQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSRLVQ (ZMM, ZMM, ZMM)/1
VPSRLVQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLVQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPSRLVQ_EVEX (XMM, XMM, XMM)/1
VPSRLVQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPSRLVQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPSRLVQ_EVEX (YMM, YMM, YMM)/1
VPSRLVQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSRLVQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSRLVQ_Z (XMM, K, XMM, XMM)/1
VPSRLVQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSRLVQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSRLVQ_Z (YMM, K, YMM, YMM)/1
VPSRLVQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSRLVQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSRLVQ_Z (ZMM, K, ZMM, ZMM)/1
VPSRLVW (XMM, K, XMM, M128)/[3;≤11]
VPSRLVW (XMM, K, XMM, XMM)/3
VPSRLVW (XMM, XMM, M128)/[1;≤8]
VPSRLVW (XMM, XMM, XMM)/1
VPSRLVW (YMM, K, YMM, M256)/[3;≤11]
VPSRLVW (YMM, K, YMM, YMM)/3
VPSRLVW (YMM, YMM, M256)/[1;≤9]
VPSRLVW (YMM, YMM, YMM)/1
VPSRLVW (ZMM, K, ZMM, M512)/[3;≤11]
VPSRLVW (ZMM, K, ZMM, ZMM)/3
VPSRLVW (ZMM, ZMM, M512)/[1;≤9]
VPSRLVW (ZMM, ZMM, ZMM)/1
VPSRLVW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSRLVW_Z (XMM, K, XMM, XMM)/3
VPSRLVW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSRLVW_Z (YMM, K, YMM, YMM)/3
VPSRLVW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSRLVW_Z (ZMM, K, ZMM, ZMM)/3
VPSRLW (XMM, K, M128, I8)/[3;≤11]
VPSRLW (XMM, K, XMM, I8)/3
VPSRLW (XMM, K, XMM, M128)/[3;≤11]
VPSRLW (XMM, K, XMM, XMM)/[3;4]
VPSRLW (YMM, K, M256, I8)/[3;≤11]
VPSRLW (YMM, K, YMM, I8)/3
VPSRLW (YMM, K, YMM, M128)/[3;≤11]
VPSRLW (YMM, K, YMM, XMM)/[3;6]
VPSRLW (ZMM, K, M512, I8)/[3;≤11]
VPSRLW (ZMM, K, ZMM, I8)/3
VPSRLW (ZMM, K, ZMM, M128)/[3;≤11]
VPSRLW (ZMM, K, ZMM, XMM)/[3;6]
VPSRLW (ZMM, M512, I8)/[≤6;≤9]
VPSRLW (ZMM, ZMM, I8)/1
VPSRLW (ZMM, ZMM, M128)/[1;≤9]
VPSRLW (ZMM, ZMM, XMM)/[3;4]
VPSRLW_EVEX (XMM, M128, I8)/[≤5;≤8]
VPSRLW_EVEX (XMM, XMM, I8)/1
VPSRLW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSRLW_EVEX (XMM, XMM, XMM)/[1;2]
VPSRLW_EVEX (YMM, M256, I8)/[≤6;≤9]
VPSRLW_EVEX (YMM, YMM, I8)/1
VPSRLW_EVEX (YMM, YMM, M128)/[1;≤9]
VPSRLW_EVEX (YMM, YMM, XMM)/[1;4]
VPSRLW_Z (XMM, K, M128, I8)/[3;≤11]
VPSRLW_Z (XMM, K, XMM, I8)/3
VPSRLW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSRLW_Z (XMM, K, XMM, XMM)/[3;4]
VPSRLW_Z (YMM, K, M256, I8)/[3;≤11]
VPSRLW_Z (YMM, K, YMM, I8)/3
VPSRLW_Z (YMM, K, YMM, M128)/[3;≤11]
VPSRLW_Z (YMM, K, YMM, XMM)/[3;6]
VPSRLW_Z (ZMM, K, M512, I8)/[3;≤11]
VPSRLW_Z (ZMM, K, ZMM, I8)/3
VPSRLW_Z (ZMM, K, ZMM, M128)/[3;≤11]
VPSRLW_Z (ZMM, K, ZMM, XMM)/[3;6]
VPSUBB (XMM, K, XMM, M128)/[3;≤11]
VPSUBB (XMM, K, XMM, XMM)/3
VPSUBB (YMM, K, YMM, M256)/[3;≤11]
VPSUBB (YMM, K, YMM, YMM)/3
VPSUBB (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBB (ZMM, K, ZMM, ZMM)/3
VPSUBB (ZMM, ZMM, M512)/[1;≤9]
VPSUBB (ZMM, ZMM, ZMM)/[0;1]
VPSUBB_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBB_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBB_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBB_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBB_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBB_Z (XMM, K, XMM, XMM)/3
VPSUBB_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBB_Z (YMM, K, YMM, YMM)/3
VPSUBB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBB_Z (ZMM, K, ZMM, ZMM)/3
VPSUBD (XMM, K, XMM, M128)/[1;≤8]
VPSUBD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSUBD (XMM, K, XMM, XMM)/1
VPSUBD (YMM, K, YMM, M256)/[1;≤9]
VPSUBD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSUBD (YMM, K, YMM, YMM)/1
VPSUBD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSUBD (ZMM, K, ZMM, M512)/[1;≤9]
VPSUBD (ZMM, K, ZMM, ZMM)/1
VPSUBD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPSUBD (ZMM, ZMM, M512)/[1;≤9]
VPSUBD (ZMM, ZMM, ZMM)/[0;1]
VPSUBD_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBD_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPSUBD_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBD_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBD_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPSUBD_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBD_Z (XMM, K, XMM, M128)/[1;≤8]
VPSUBD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPSUBD_Z (XMM, K, XMM, XMM)/1
VPSUBD_Z (YMM, K, YMM, M256)/[1;≤9]
VPSUBD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPSUBD_Z (YMM, K, YMM, YMM)/1
VPSUBD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPSUBD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSUBD_Z (ZMM, K, ZMM, ZMM)/1
VPSUBQ (XMM, K, XMM, M128)/[1;≤8]
VPSUBQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSUBQ (XMM, K, XMM, XMM)/1
VPSUBQ (YMM, K, YMM, M256)/[1;≤9]
VPSUBQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSUBQ (YMM, K, YMM, YMM)/1
VPSUBQ (ZMM, K, ZMM, M512)/[1;≤9]
VPSUBQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSUBQ (ZMM, K, ZMM, ZMM)/1
VPSUBQ (ZMM, ZMM, M512)/[1;≤9]
VPSUBQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPSUBQ (ZMM, ZMM, ZMM)/[0;1]
VPSUBQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPSUBQ_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPSUBQ_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPSUBQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPSUBQ_Z (XMM, K, XMM, XMM)/1
VPSUBQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPSUBQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPSUBQ_Z (YMM, K, YMM, YMM)/1
VPSUBQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPSUBQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPSUBQ_Z (ZMM, K, ZMM, ZMM)/1
VPSUBSB (XMM, K, XMM, M128)/[3;≤11]
VPSUBSB (XMM, K, XMM, XMM)/3
VPSUBSB (YMM, K, YMM, M256)/[3;≤11]
VPSUBSB (YMM, K, YMM, YMM)/3
VPSUBSB (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBSB (ZMM, K, ZMM, ZMM)/3
VPSUBSB (ZMM, ZMM, M512)/[1;≤9]
VPSUBSB (ZMM, ZMM, ZMM)/[0;1]
VPSUBSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBSB_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBSB_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBSB_Z (XMM, K, XMM, XMM)/3
VPSUBSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBSB_Z (YMM, K, YMM, YMM)/3
VPSUBSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBSB_Z (ZMM, K, ZMM, ZMM)/3
VPSUBSW (XMM, K, XMM, M128)/[3;≤11]
VPSUBSW (XMM, K, XMM, XMM)/3
VPSUBSW (YMM, K, YMM, M256)/[3;≤11]
VPSUBSW (YMM, K, YMM, YMM)/3
VPSUBSW (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBSW (ZMM, K, ZMM, ZMM)/3
VPSUBSW (ZMM, ZMM, M512)/[1;≤9]
VPSUBSW (ZMM, ZMM, ZMM)/[0;1]
VPSUBSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBSW_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBSW_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBSW_Z (XMM, K, XMM, XMM)/3
VPSUBSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBSW_Z (YMM, K, YMM, YMM)/3
VPSUBSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBSW_Z (ZMM, K, ZMM, ZMM)/3
VPSUBUSB (XMM, K, XMM, M128)/[3;≤11]
VPSUBUSB (XMM, K, XMM, XMM)/3
VPSUBUSB (YMM, K, YMM, M256)/[3;≤11]
VPSUBUSB (YMM, K, YMM, YMM)/3
VPSUBUSB (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBUSB (ZMM, K, ZMM, ZMM)/3
VPSUBUSB (ZMM, ZMM, M512)/[1;≤9]
VPSUBUSB (ZMM, ZMM, ZMM)/[0;1]
VPSUBUSB_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBUSB_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBUSB_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBUSB_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBUSB_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBUSB_Z (XMM, K, XMM, XMM)/3
VPSUBUSB_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBUSB_Z (YMM, K, YMM, YMM)/3
VPSUBUSB_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBUSB_Z (ZMM, K, ZMM, ZMM)/3
VPSUBUSW (XMM, K, XMM, M128)/[3;≤11]
VPSUBUSW (XMM, K, XMM, XMM)/3
VPSUBUSW (YMM, K, YMM, M256)/[3;≤11]
VPSUBUSW (YMM, K, YMM, YMM)/3
VPSUBUSW (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBUSW (ZMM, K, ZMM, ZMM)/3
VPSUBUSW (ZMM, ZMM, M512)/[1;≤9]
VPSUBUSW (ZMM, ZMM, ZMM)/[0;1]
VPSUBUSW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBUSW_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBUSW_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBUSW_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBUSW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBUSW_Z (XMM, K, XMM, XMM)/3
VPSUBUSW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBUSW_Z (YMM, K, YMM, YMM)/3
VPSUBUSW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBUSW_Z (ZMM, K, ZMM, ZMM)/3
VPSUBW (XMM, K, XMM, M128)/[3;≤11]
VPSUBW (XMM, K, XMM, XMM)/3
VPSUBW (YMM, K, YMM, M256)/[3;≤11]
VPSUBW (YMM, K, YMM, YMM)/3
VPSUBW (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBW (ZMM, K, ZMM, ZMM)/3
VPSUBW (ZMM, ZMM, M512)/[1;≤9]
VPSUBW (ZMM, ZMM, ZMM)/[0;1]
VPSUBW_EVEX (XMM, XMM, M128)/[1;≤8]
VPSUBW_EVEX (XMM, XMM, XMM)/[0;1]
VPSUBW_EVEX (YMM, YMM, M256)/[1;≤9]
VPSUBW_EVEX (YMM, YMM, YMM)/[0;1]
VPSUBW_Z (XMM, K, XMM, M128)/[3;≤11]
VPSUBW_Z (XMM, K, XMM, XMM)/3
VPSUBW_Z (YMM, K, YMM, M256)/[3;≤11]
VPSUBW_Z (YMM, K, YMM, YMM)/3
VPSUBW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPSUBW_Z (ZMM, K, ZMM, ZMM)/3
VPTERNLOGD (XMM, K, XMM, M128, I8)/[1;≤8]
VPTERNLOGD (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VPTERNLOGD (XMM, K, XMM, XMM, I8)/1
VPTERNLOGD (XMM, XMM, M128, I8)/[1;≤8]
VPTERNLOGD (XMM, XMM, M32_1to4, I8)/[1;≤8]
VPTERNLOGD (XMM, XMM, XMM, I8)/1
VPTERNLOGD (YMM, K, YMM, M256, I8)/[1;≤9]
VPTERNLOGD (YMM, K, YMM, M32_1to8, I8)/[1;≤9]
VPTERNLOGD (YMM, K, YMM, YMM, I8)/1
VPTERNLOGD (YMM, YMM, M256, I8)/[1;≤9]
VPTERNLOGD (YMM, YMM, M32_1to8, I8)/[1;≤9]
VPTERNLOGD (YMM, YMM, YMM, I8)/1
VPTERNLOGD (ZMM, K, ZMM, M32_1to16, I8)/[1;≤9]
VPTERNLOGD (ZMM, K, ZMM, M512, I8)/[1;≤9]
VPTERNLOGD (ZMM, K, ZMM, ZMM, I8)/1
VPTERNLOGD (ZMM, ZMM, M32_1to16, I8)/[1;≤9]
VPTERNLOGD (ZMM, ZMM, M512, I8)/[1;≤9]
VPTERNLOGD (ZMM, ZMM, ZMM, I8)/1
VPTERNLOGD_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VPTERNLOGD_Z (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VPTERNLOGD_Z (XMM, K, XMM, XMM, I8)/1
VPTERNLOGD_Z (YMM, K, YMM, M256, I8)/[1;≤9]
VPTERNLOGD_Z (YMM, K, YMM, M32_1to8, I8)/[1;≤9]
VPTERNLOGD_Z (YMM, K, YMM, YMM, I8)/1
VPTERNLOGD_Z (ZMM, K, ZMM, M32_1to16, I8)/[1;≤9]
VPTERNLOGD_Z (ZMM, K, ZMM, M512, I8)/[1;≤9]
VPTERNLOGD_Z (ZMM, K, ZMM, ZMM, I8)/1
VPTERNLOGQ (XMM, K, XMM, M128, I8)/[1;≤8]
VPTERNLOGQ (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VPTERNLOGQ (XMM, K, XMM, XMM, I8)/1
VPTERNLOGQ (XMM, XMM, M128, I8)/[1;≤8]
VPTERNLOGQ (XMM, XMM, M64_1to2, I8)/[1;≤8]
VPTERNLOGQ (XMM, XMM, XMM, I8)/1
VPTERNLOGQ (YMM, K, YMM, M256, I8)/[1;≤9]
VPTERNLOGQ (YMM, K, YMM, M64_1to4, I8)/[1;≤9]
VPTERNLOGQ (YMM, K, YMM, YMM, I8)/1
VPTERNLOGQ (YMM, YMM, M256, I8)/[1;≤9]
VPTERNLOGQ (YMM, YMM, M64_1to4, I8)/[1;≤9]
VPTERNLOGQ (YMM, YMM, YMM, I8)/1
VPTERNLOGQ (ZMM, K, ZMM, M512, I8)/[1;≤9]
VPTERNLOGQ (ZMM, K, ZMM, M64_1to8, I8)/[1;≤9]
VPTERNLOGQ (ZMM, K, ZMM, ZMM, I8)/1
VPTERNLOGQ (ZMM, ZMM, M512, I8)/[1;≤9]
VPTERNLOGQ (ZMM, ZMM, M64_1to8, I8)/[1;≤9]
VPTERNLOGQ (ZMM, ZMM, ZMM, I8)/1
VPTERNLOGQ_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VPTERNLOGQ_Z (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VPTERNLOGQ_Z (XMM, K, XMM, XMM, I8)/1
VPTERNLOGQ_Z (YMM, K, YMM, M256, I8)/[1;≤9]
VPTERNLOGQ_Z (YMM, K, YMM, M64_1to4, I8)/[1;≤9]
VPTERNLOGQ_Z (YMM, K, YMM, YMM, I8)/1
VPTERNLOGQ_Z (ZMM, K, ZMM, M512, I8)/[1;≤9]
VPTERNLOGQ_Z (ZMM, K, ZMM, M64_1to8, I8)/[1;≤9]
VPTERNLOGQ_Z (ZMM, K, ZMM, ZMM, I8)/1
VPTESTMB (K, K, XMM, M128)/3
VPTESTMB (K, K, XMM, XMM)/3
VPTESTMB (K, K, YMM, M256)/3
VPTESTMB (K, K, YMM, YMM)/3
VPTESTMB (K, K, ZMM, M512)/3
VPTESTMB (K, K, ZMM, ZMM)/3
VPTESTMB (K, XMM, M128)/3
VPTESTMB (K, XMM, XMM)/3
VPTESTMB (K, YMM, M256)/3
VPTESTMB (K, YMM, YMM)/3
VPTESTMB (K, ZMM, M512)/3
VPTESTMB (K, ZMM, ZMM)/3
VPTESTMD (K, K, XMM, M128)/3
VPTESTMD (K, K, XMM, M32_1to4)/3
VPTESTMD (K, K, XMM, XMM)/3
VPTESTMD (K, K, YMM, M256)/3
VPTESTMD (K, K, YMM, M32_1to8)/3
VPTESTMD (K, K, YMM, YMM)/3
VPTESTMD (K, K, ZMM, M32_1to16)/3
VPTESTMD (K, K, ZMM, M512)/3
VPTESTMD (K, K, ZMM, ZMM)/3
VPTESTMD (K, XMM, M128)/3
VPTESTMD (K, XMM, M32_1to4)/3
VPTESTMD (K, XMM, XMM)/3
VPTESTMD (K, YMM, M256)/3
VPTESTMD (K, YMM, M32_1to8)/3
VPTESTMD (K, YMM, YMM)/3
VPTESTMD (K, ZMM, M32_1to16)/3
VPTESTMD (K, ZMM, M512)/3
VPTESTMD (K, ZMM, ZMM)/3
VPTESTMQ (K, K, XMM, M128)/3
VPTESTMQ (K, K, XMM, M64_1to2)/3
VPTESTMQ (K, K, XMM, XMM)/3
VPTESTMQ (K, K, YMM, M256)/3
VPTESTMQ (K, K, YMM, M64_1to4)/3
VPTESTMQ (K, K, YMM, YMM)/3
VPTESTMQ (K, K, ZMM, M512)/3
VPTESTMQ (K, K, ZMM, M64_1to8)/3
VPTESTMQ (K, K, ZMM, ZMM)/3
VPTESTMQ (K, XMM, M128)/3
VPTESTMQ (K, XMM, M64_1to2)/3
VPTESTMQ (K, XMM, XMM)/3
VPTESTMQ (K, YMM, M256)/3
VPTESTMQ (K, YMM, M64_1to4)/3
VPTESTMQ (K, YMM, YMM)/3
VPTESTMQ (K, ZMM, M512)/3
VPTESTMQ (K, ZMM, M64_1to8)/3
VPTESTMQ (K, ZMM, ZMM)/3
VPTESTMW (K, K, XMM, M128)/3
VPTESTMW (K, K, XMM, XMM)/3
VPTESTMW (K, K, YMM, M256)/3
VPTESTMW (K, K, YMM, YMM)/3
VPTESTMW (K, K, ZMM, M512)/3
VPTESTMW (K, K, ZMM, ZMM)/3
VPTESTMW (K, XMM, M128)/3
VPTESTMW (K, XMM, XMM)/3
VPTESTMW (K, YMM, M256)/3
VPTESTMW (K, YMM, YMM)/3
VPTESTMW (K, ZMM, M512)/3
VPTESTMW (K, ZMM, ZMM)/3
VPTESTNMB (K, K, XMM, M128)/3
VPTESTNMB (K, K, XMM, XMM)/3
VPTESTNMB (K, K, YMM, M256)/3
VPTESTNMB (K, K, YMM, YMM)/3
VPTESTNMB (K, K, ZMM, M512)/3
VPTESTNMB (K, K, ZMM, ZMM)/3
VPTESTNMB (K, XMM, M128)/3
VPTESTNMB (K, XMM, XMM)/3
VPTESTNMB (K, YMM, M256)/3
VPTESTNMB (K, YMM, YMM)/3
VPTESTNMB (K, ZMM, M512)/3
VPTESTNMB (K, ZMM, ZMM)/3
VPTESTNMD (K, K, XMM, M128)/3
VPTESTNMD (K, K, XMM, M32_1to4)/3
VPTESTNMD (K, K, XMM, XMM)/3
VPTESTNMD (K, K, YMM, M256)/3
VPTESTNMD (K, K, YMM, M32_1to8)/3
VPTESTNMD (K, K, YMM, YMM)/3
VPTESTNMD (K, K, ZMM, M32_1to16)/3
VPTESTNMD (K, K, ZMM, M512)/3
VPTESTNMD (K, K, ZMM, ZMM)/3
VPTESTNMD (K, XMM, M128)/3
VPTESTNMD (K, XMM, M32_1to4)/3
VPTESTNMD (K, XMM, XMM)/3
VPTESTNMD (K, YMM, M256)/3
VPTESTNMD (K, YMM, M32_1to8)/3
VPTESTNMD (K, YMM, YMM)/3
VPTESTNMD (K, ZMM, M32_1to16)/3
VPTESTNMD (K, ZMM, M512)/3
VPTESTNMD (K, ZMM, ZMM)/3
VPTESTNMQ (K, K, XMM, M128)/3
VPTESTNMQ (K, K, XMM, M64_1to2)/3
VPTESTNMQ (K, K, XMM, XMM)/3
VPTESTNMQ (K, K, YMM, M256)/3
VPTESTNMQ (K, K, YMM, M64_1to4)/3
VPTESTNMQ (K, K, YMM, YMM)/3
VPTESTNMQ (K, K, ZMM, M512)/3
VPTESTNMQ (K, K, ZMM, M64_1to8)/3
VPTESTNMQ (K, K, ZMM, ZMM)/3
VPTESTNMQ (K, XMM, M128)/3
VPTESTNMQ (K, XMM, M64_1to2)/3
VPTESTNMQ (K, XMM, XMM)/3
VPTESTNMQ (K, YMM, M256)/3
VPTESTNMQ (K, YMM, M64_1to4)/3
VPTESTNMQ (K, YMM, YMM)/3
VPTESTNMQ (K, ZMM, M512)/3
VPTESTNMQ (K, ZMM, M64_1to8)/3
VPTESTNMQ (K, ZMM, ZMM)/3
VPTESTNMW (K, K, XMM, M128)/3
VPTESTNMW (K, K, XMM, XMM)/3
VPTESTNMW (K, K, YMM, M256)/3
VPTESTNMW (K, K, YMM, YMM)/3
VPTESTNMW (K, K, ZMM, M512)/3
VPTESTNMW (K, K, ZMM, ZMM)/3
VPTESTNMW (K, XMM, M128)/3
VPTESTNMW (K, XMM, XMM)/3
VPTESTNMW (K, YMM, M256)/3
VPTESTNMW (K, YMM, YMM)/3
VPTESTNMW (K, ZMM, M512)/3
VPTESTNMW (K, ZMM, ZMM)/3
VPUNPCKHBW (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKHBW (XMM, K, XMM, XMM)/3
VPUNPCKHBW (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKHBW (YMM, K, YMM, YMM)/3
VPUNPCKHBW (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKHBW (ZMM, K, ZMM, ZMM)/3
VPUNPCKHBW (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKHBW (ZMM, ZMM, ZMM)/1
VPUNPCKHBW_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKHBW_EVEX (XMM, XMM, XMM)/1
VPUNPCKHBW_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKHBW_EVEX (YMM, YMM, YMM)/1
VPUNPCKHBW_Z (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKHBW_Z (XMM, K, XMM, XMM)/3
VPUNPCKHBW_Z (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKHBW_Z (YMM, K, YMM, YMM)/3
VPUNPCKHBW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKHBW_Z (ZMM, K, ZMM, ZMM)/3
VPUNPCKHDQ (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKHDQ (XMM, K, XMM, M32_1to4)/[1;≤8]
VPUNPCKHDQ (XMM, K, XMM, XMM)/1
VPUNPCKHDQ (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKHDQ (YMM, K, YMM, M32_1to8)/[1;≤9]
VPUNPCKHDQ (YMM, K, YMM, YMM)/1
VPUNPCKHDQ (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPUNPCKHDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKHDQ (ZMM, K, ZMM, ZMM)/1
VPUNPCKHDQ (ZMM, ZMM, M32_1to16)/[1;≤9]
VPUNPCKHDQ (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKHDQ (ZMM, ZMM, ZMM)/1
VPUNPCKHDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKHDQ_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPUNPCKHDQ_EVEX (XMM, XMM, XMM)/1
VPUNPCKHDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKHDQ_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPUNPCKHDQ_EVEX (YMM, YMM, YMM)/1
VPUNPCKHDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKHDQ_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPUNPCKHDQ_Z (XMM, K, XMM, XMM)/1
VPUNPCKHDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKHDQ_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPUNPCKHDQ_Z (YMM, K, YMM, YMM)/1
VPUNPCKHDQ_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPUNPCKHDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKHDQ_Z (ZMM, K, ZMM, ZMM)/1
VPUNPCKHQDQ (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKHQDQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPUNPCKHQDQ (XMM, K, XMM, XMM)/1
VPUNPCKHQDQ (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKHQDQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPUNPCKHQDQ (YMM, K, YMM, YMM)/1
VPUNPCKHQDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKHQDQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPUNPCKHQDQ (ZMM, K, ZMM, ZMM)/1
VPUNPCKHQDQ (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKHQDQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPUNPCKHQDQ (ZMM, ZMM, ZMM)/1
VPUNPCKHQDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKHQDQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPUNPCKHQDQ_EVEX (XMM, XMM, XMM)/1
VPUNPCKHQDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKHQDQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPUNPCKHQDQ_EVEX (YMM, YMM, YMM)/1
VPUNPCKHQDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKHQDQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPUNPCKHQDQ_Z (XMM, K, XMM, XMM)/1
VPUNPCKHQDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKHQDQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPUNPCKHQDQ_Z (YMM, K, YMM, YMM)/1
VPUNPCKHQDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKHQDQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPUNPCKHQDQ_Z (ZMM, K, ZMM, ZMM)/1
VPUNPCKHWD (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKHWD (XMM, K, XMM, XMM)/3
VPUNPCKHWD (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKHWD (YMM, K, YMM, YMM)/3
VPUNPCKHWD (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKHWD (ZMM, K, ZMM, ZMM)/3
VPUNPCKHWD (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKHWD (ZMM, ZMM, ZMM)/1
VPUNPCKHWD_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKHWD_EVEX (XMM, XMM, XMM)/1
VPUNPCKHWD_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKHWD_EVEX (YMM, YMM, YMM)/1
VPUNPCKHWD_Z (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKHWD_Z (XMM, K, XMM, XMM)/3
VPUNPCKHWD_Z (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKHWD_Z (YMM, K, YMM, YMM)/3
VPUNPCKHWD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKHWD_Z (ZMM, K, ZMM, ZMM)/3
VPUNPCKLBW (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKLBW (XMM, K, XMM, XMM)/3
VPUNPCKLBW (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKLBW (YMM, K, YMM, YMM)/3
VPUNPCKLBW (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKLBW (ZMM, K, ZMM, ZMM)/3
VPUNPCKLBW (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKLBW (ZMM, ZMM, ZMM)/1
VPUNPCKLBW_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKLBW_EVEX (XMM, XMM, XMM)/1
VPUNPCKLBW_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKLBW_EVEX (YMM, YMM, YMM)/1
VPUNPCKLBW_Z (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKLBW_Z (XMM, K, XMM, XMM)/3
VPUNPCKLBW_Z (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKLBW_Z (YMM, K, YMM, YMM)/3
VPUNPCKLBW_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKLBW_Z (ZMM, K, ZMM, ZMM)/3
VPUNPCKLDQ (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKLDQ (XMM, K, XMM, M32_1to4)/[1;≤8]
VPUNPCKLDQ (XMM, K, XMM, XMM)/1
VPUNPCKLDQ (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKLDQ (YMM, K, YMM, M32_1to8)/[1;≤9]
VPUNPCKLDQ (YMM, K, YMM, YMM)/1
VPUNPCKLDQ (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPUNPCKLDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKLDQ (ZMM, K, ZMM, ZMM)/1
VPUNPCKLDQ (ZMM, ZMM, M32_1to16)/[1;≤9]
VPUNPCKLDQ (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKLDQ (ZMM, ZMM, ZMM)/1
VPUNPCKLDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKLDQ_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VPUNPCKLDQ_EVEX (XMM, XMM, XMM)/1
VPUNPCKLDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKLDQ_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VPUNPCKLDQ_EVEX (YMM, YMM, YMM)/1
VPUNPCKLDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKLDQ_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPUNPCKLDQ_Z (XMM, K, XMM, XMM)/1
VPUNPCKLDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKLDQ_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPUNPCKLDQ_Z (YMM, K, YMM, YMM)/1
VPUNPCKLDQ_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPUNPCKLDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKLDQ_Z (ZMM, K, ZMM, ZMM)/1
VPUNPCKLQDQ (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKLQDQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPUNPCKLQDQ (XMM, K, XMM, XMM)/1
VPUNPCKLQDQ (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKLQDQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPUNPCKLQDQ (YMM, K, YMM, YMM)/1
VPUNPCKLQDQ (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKLQDQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPUNPCKLQDQ (ZMM, K, ZMM, ZMM)/1
VPUNPCKLQDQ (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKLQDQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPUNPCKLQDQ (ZMM, ZMM, ZMM)/1
VPUNPCKLQDQ_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKLQDQ_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VPUNPCKLQDQ_EVEX (XMM, XMM, XMM)/1
VPUNPCKLQDQ_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKLQDQ_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VPUNPCKLQDQ_EVEX (YMM, YMM, YMM)/1
VPUNPCKLQDQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPUNPCKLQDQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPUNPCKLQDQ_Z (XMM, K, XMM, XMM)/1
VPUNPCKLQDQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPUNPCKLQDQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPUNPCKLQDQ_Z (YMM, K, YMM, YMM)/1
VPUNPCKLQDQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPUNPCKLQDQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPUNPCKLQDQ_Z (ZMM, K, ZMM, ZMM)/1
VPUNPCKLWD (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKLWD (XMM, K, XMM, XMM)/3
VPUNPCKLWD (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKLWD (YMM, K, YMM, YMM)/3
VPUNPCKLWD (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKLWD (ZMM, K, ZMM, ZMM)/3
VPUNPCKLWD (ZMM, ZMM, M512)/[1;≤9]
VPUNPCKLWD (ZMM, ZMM, ZMM)/1
VPUNPCKLWD_EVEX (XMM, XMM, M128)/[1;≤8]
VPUNPCKLWD_EVEX (XMM, XMM, XMM)/1
VPUNPCKLWD_EVEX (YMM, YMM, M256)/[1;≤9]
VPUNPCKLWD_EVEX (YMM, YMM, YMM)/1
VPUNPCKLWD_Z (XMM, K, XMM, M128)/[3;≤11]
VPUNPCKLWD_Z (XMM, K, XMM, XMM)/3
VPUNPCKLWD_Z (YMM, K, YMM, M256)/[3;≤11]
VPUNPCKLWD_Z (YMM, K, YMM, YMM)/3
VPUNPCKLWD_Z (ZMM, K, ZMM, M512)/[3;≤11]
VPUNPCKLWD_Z (ZMM, K, ZMM, ZMM)/3
VPXORD (XMM, K, XMM, M128)/[1;≤8]
VPXORD (XMM, K, XMM, M32_1to4)/[1;≤8]
VPXORD (XMM, K, XMM, XMM)/1
VPXORD (XMM, XMM, M128)/[1;≤8]
VPXORD (XMM, XMM, M32_1to4)/[1;≤8]
VPXORD (XMM, XMM, XMM)/[0;1]
VPXORD (YMM, K, YMM, M256)/[1;≤9]
VPXORD (YMM, K, YMM, M32_1to8)/[1;≤9]
VPXORD (YMM, K, YMM, YMM)/1
VPXORD (YMM, YMM, M256)/[1;≤9]
VPXORD (YMM, YMM, M32_1to8)/[1;≤9]
VPXORD (YMM, YMM, YMM)/[0;1]
VPXORD (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPXORD (ZMM, K, ZMM, M512)/[1;≤9]
VPXORD (ZMM, K, ZMM, ZMM)/1
VPXORD (ZMM, ZMM, M32_1to16)/[1;≤9]
VPXORD (ZMM, ZMM, M512)/[1;≤9]
VPXORD (ZMM, ZMM, ZMM)/[0;1]
VPXORD_Z (XMM, K, XMM, M128)/[1;≤8]
VPXORD_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VPXORD_Z (XMM, K, XMM, XMM)/1
VPXORD_Z (YMM, K, YMM, M256)/[1;≤9]
VPXORD_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VPXORD_Z (YMM, K, YMM, YMM)/1
VPXORD_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VPXORD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPXORD_Z (ZMM, K, ZMM, ZMM)/1
VPXORQ (XMM, K, XMM, M128)/[1;≤8]
VPXORQ (XMM, K, XMM, M64_1to2)/[1;≤8]
VPXORQ (XMM, K, XMM, XMM)/1
VPXORQ (XMM, XMM, M128)/[1;≤8]
VPXORQ (XMM, XMM, M64_1to2)/[1;≤8]
VPXORQ (XMM, XMM, XMM)/[0;1]
VPXORQ (YMM, K, YMM, M256)/[1;≤9]
VPXORQ (YMM, K, YMM, M64_1to4)/[1;≤9]
VPXORQ (YMM, K, YMM, YMM)/1
VPXORQ (YMM, YMM, M256)/[1;≤9]
VPXORQ (YMM, YMM, M64_1to4)/[1;≤9]
VPXORQ (YMM, YMM, YMM)/[0;1]
VPXORQ (ZMM, K, ZMM, M512)/[1;≤9]
VPXORQ (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPXORQ (ZMM, K, ZMM, ZMM)/1
VPXORQ (ZMM, ZMM, M512)/[1;≤9]
VPXORQ (ZMM, ZMM, M64_1to8)/[1;≤9]
VPXORQ (ZMM, ZMM, ZMM)/[0;1]
VPXORQ_Z (XMM, K, XMM, M128)/[1;≤8]
VPXORQ_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VPXORQ_Z (XMM, K, XMM, XMM)/1
VPXORQ_Z (YMM, K, YMM, M256)/[1;≤9]
VPXORQ_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VPXORQ_Z (YMM, K, YMM, YMM)/1
VPXORQ_Z (ZMM, K, ZMM, M512)/[1;≤9]
VPXORQ_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VPXORQ_Z (ZMM, K, ZMM, ZMM)/1
VRANGEPD (XMM, K, XMM, M128, I8)/[4;≤11]
VRANGEPD (XMM, K, XMM, M64_1to2, I8)/[4;≤11]
VRANGEPD (XMM, K, XMM, XMM, I8)/4
VRANGEPD (XMM, XMM, M128, I8)/[4;≤11]
VRANGEPD (XMM, XMM, M64_1to2, I8)/[4;≤11]
VRANGEPD (XMM, XMM, XMM, I8)/4
VRANGEPD (YMM, K, YMM, M256, I8)/[4;≤12]
VRANGEPD (YMM, K, YMM, M64_1to4, I8)/[4;≤12]
VRANGEPD (YMM, K, YMM, YMM, I8)/4
VRANGEPD (YMM, YMM, M256, I8)/[4;≤12]
VRANGEPD (YMM, YMM, M64_1to4, I8)/[4;≤12]
VRANGEPD (YMM, YMM, YMM, I8)/4
VRANGEPD (ZMM, K, ZMM, M512, I8)/[4;≤12]
VRANGEPD (ZMM, K, ZMM, M64_1to8, I8)/[4;≤12]
VRANGEPD (ZMM, K, ZMM, ZMM, I8)/4
VRANGEPD (ZMM, ZMM, M512, I8)/[4;≤12]
VRANGEPD (ZMM, ZMM, M64_1to8, I8)/[4;≤12]
VRANGEPD (ZMM, ZMM, ZMM, I8)/4
VRANGEPD_SAE (ZMM, K, ZMM, ZMM, I8)/4
VRANGEPD_SAE (ZMM, ZMM, ZMM, I8)/4
VRANGEPD_SAE_Z (ZMM, K, ZMM, ZMM, I8)/4
VRANGEPD_Z (XMM, K, XMM, M128, I8)/[4;≤11]
VRANGEPD_Z (XMM, K, XMM, M64_1to2, I8)/[4;≤11]
VRANGEPD_Z (XMM, K, XMM, XMM, I8)/4
VRANGEPD_Z (YMM, K, YMM, M256, I8)/[4;≤12]
VRANGEPD_Z (YMM, K, YMM, M64_1to4, I8)/[4;≤12]
VRANGEPD_Z (YMM, K, YMM, YMM, I8)/4
VRANGEPD_Z (ZMM, K, ZMM, M512, I8)/[4;≤12]
VRANGEPD_Z (ZMM, K, ZMM, M64_1to8, I8)/[4;≤12]
VRANGEPD_Z (ZMM, K, ZMM, ZMM, I8)/4
VRANGEPS (XMM, K, XMM, M128, I8)/[4;≤11]
VRANGEPS (XMM, K, XMM, M32_1to4, I8)/[4;≤11]
VRANGEPS (XMM, K, XMM, XMM, I8)/4
VRANGEPS (XMM, XMM, M128, I8)/[4;≤11]
VRANGEPS (XMM, XMM, M32_1to4, I8)/[4;≤11]
VRANGEPS (XMM, XMM, XMM, I8)/4
VRANGEPS (YMM, K, YMM, M256, I8)/[4;≤12]
VRANGEPS (YMM, K, YMM, M32_1to8, I8)/[4;≤12]
VRANGEPS (YMM, K, YMM, YMM, I8)/4
VRANGEPS (YMM, YMM, M256, I8)/[4;≤12]
VRANGEPS (YMM, YMM, M32_1to8, I8)/[4;≤12]
VRANGEPS (YMM, YMM, YMM, I8)/4
VRANGEPS (ZMM, K, ZMM, M32_1to16, I8)/[4;≤12]
VRANGEPS (ZMM, K, ZMM, M512, I8)/[4;≤12]
VRANGEPS (ZMM, K, ZMM, ZMM, I8)/4
VRANGEPS (ZMM, ZMM, M32_1to16, I8)/[4;≤12]
VRANGEPS (ZMM, ZMM, M512, I8)/[4;≤12]
VRANGEPS (ZMM, ZMM, ZMM, I8)/4
VRANGEPS_SAE (ZMM, K, ZMM, ZMM, I8)/4
VRANGEPS_SAE (ZMM, ZMM, ZMM, I8)/4
VRANGEPS_SAE_Z (ZMM, K, ZMM, ZMM, I8)/4
VRANGEPS_Z (XMM, K, XMM, M128, I8)/[4;≤11]
VRANGEPS_Z (XMM, K, XMM, M32_1to4, I8)/[4;≤11]
VRANGEPS_Z (XMM, K, XMM, XMM, I8)/4
VRANGEPS_Z (YMM, K, YMM, M256, I8)/[4;≤12]
VRANGEPS_Z (YMM, K, YMM, M32_1to8, I8)/[4;≤12]
VRANGEPS_Z (YMM, K, YMM, YMM, I8)/4
VRANGEPS_Z (ZMM, K, ZMM, M32_1to16, I8)/[4;≤12]
VRANGEPS_Z (ZMM, K, ZMM, M512, I8)/[4;≤12]
VRANGEPS_Z (ZMM, K, ZMM, ZMM, I8)/4
VRANGESD (XMM, K, XMM, M64, I8)/[4;≤11]
VRANGESD (XMM, K, XMM, XMM, I8)/4
VRANGESD (XMM, XMM, M64, I8)/[4;≤11]
VRANGESD (XMM, XMM, XMM, I8)/4
VRANGESD_SAE (XMM, K, XMM, XMM, I8)/4
VRANGESD_SAE (XMM, XMM, XMM, I8)/4
VRANGESD_SAE_Z (XMM, K, XMM, XMM, I8)/4
VRANGESD_Z (XMM, K, XMM, M64, I8)/[4;≤11]
VRANGESD_Z (XMM, K, XMM, XMM, I8)/4
VRANGESS (XMM, K, XMM, M32, I8)/[4;≤11]
VRANGESS (XMM, K, XMM, XMM, I8)/4
VRANGESS (XMM, XMM, M32, I8)/[4;≤11]
VRANGESS (XMM, XMM, XMM, I8)/4
VRANGESS_SAE (XMM, K, XMM, XMM, I8)/4
VRANGESS_SAE (XMM, XMM, XMM, I8)/4
VRANGESS_SAE_Z (XMM, K, XMM, XMM, I8)/4
VRANGESS_Z (XMM, K, XMM, M32, I8)/[4;≤11]
VRANGESS_Z (XMM, K, XMM, XMM, I8)/4
VRCP14PD (XMM, K, M128)/[4;≤11]
VRCP14PD (XMM, K, M64_1to2)/[4;≤11]
VRCP14PD (XMM, K, XMM)/4
VRCP14PD (XMM, M128)/[≤8;≤11]
VRCP14PD (XMM, M64_1to2)/[≤8;≤11]
VRCP14PD (XMM, XMM)/4
VRCP14PD (YMM, K, M256)/[4;≤12]
VRCP14PD (YMM, K, M64_1to4)/[4;≤12]
VRCP14PD (YMM, K, YMM)/4
VRCP14PD (YMM, M256)/[≤9;≤12]
VRCP14PD (YMM, M64_1to4)/[≤9;≤12]
VRCP14PD (YMM, YMM)/4
VRCP14PD (ZMM, K, M512)/[2;≤14]
VRCP14PD (ZMM, K, M64_1to8)/[2;≤14]
VRCP14PD (ZMM, K, ZMM)/[2;7]
VRCP14PD (ZMM, M512)/[≤12;≤14]
VRCP14PD (ZMM, M64_1to8)/[≤12;≤14]
VRCP14PD (ZMM, ZMM)/7
VRCP14PD_Z (XMM, K, M128)/[4;≤11]
VRCP14PD_Z (XMM, K, M64_1to2)/[4;≤11]
VRCP14PD_Z (XMM, K, XMM)/4
VRCP14PD_Z (YMM, K, M256)/[4;≤12]
VRCP14PD_Z (YMM, K, M64_1to4)/[4;≤12]
VRCP14PD_Z (YMM, K, YMM)/4
VRCP14PD_Z (ZMM, K, M512)/[6;≤14]
VRCP14PD_Z (ZMM, K, M64_1to8)/[6;≤14]
VRCP14PD_Z (ZMM, K, ZMM)/[6;7]
VRCP14PS (XMM, K, M128)/[4;≤11]
VRCP14PS (XMM, K, M32_1to4)/[4;≤11]
VRCP14PS (XMM, K, XMM)/4
VRCP14PS (XMM, M128)/[≤8;≤11]
VRCP14PS (XMM, M32_1to4)/[≤8;≤11]
VRCP14PS (XMM, XMM)/4
VRCP14PS (YMM, K, M256)/[4;≤12]
VRCP14PS (YMM, K, M32_1to8)/[4;≤12]
VRCP14PS (YMM, K, YMM)/4
VRCP14PS (YMM, M256)/[≤9;≤12]
VRCP14PS (YMM, M32_1to8)/[≤9;≤12]
VRCP14PS (YMM, YMM)/4
VRCP14PS (ZMM, K, M32_1to16)/[2;≤14]
VRCP14PS (ZMM, K, M512)/[2;≤14]
VRCP14PS (ZMM, K, ZMM)/[2;7]
VRCP14PS (ZMM, M32_1to16)/[≤12;≤14]
VRCP14PS (ZMM, M512)/[≤12;≤14]
VRCP14PS (ZMM, ZMM)/7
VRCP14PS_Z (XMM, K, M128)/[4;≤11]
VRCP14PS_Z (XMM, K, M32_1to4)/[4;≤11]
VRCP14PS_Z (XMM, K, XMM)/4
VRCP14PS_Z (YMM, K, M256)/[4;≤12]
VRCP14PS_Z (YMM, K, M32_1to8)/[4;≤12]
VRCP14PS_Z (YMM, K, YMM)/4
VRCP14PS_Z (ZMM, K, M32_1to16)/[6;≤14]
VRCP14PS_Z (ZMM, K, M512)/[6;≤14]
VRCP14PS_Z (ZMM, K, ZMM)/[6;7]
VRCP14SD (XMM, K, XMM, M64)/[4;≤11]
VRCP14SD (XMM, K, XMM, XMM)/4
VRCP14SD (XMM, XMM, M64)/[4;≤11]
VRCP14SD (XMM, XMM, XMM)/4
VRCP14SD_Z (XMM, K, XMM, M64)/[4;≤11]
VRCP14SD_Z (XMM, K, XMM, XMM)/4
VRCP14SS (XMM, K, XMM, M32)/[4;≤11]
VRCP14SS (XMM, K, XMM, XMM)/4
VRCP14SS (XMM, XMM, M32)/[4;≤11]
VRCP14SS (XMM, XMM, XMM)/4
VRCP14SS_Z (XMM, K, XMM, M32)/[4;≤11]
VRCP14SS_Z (XMM, K, XMM, XMM)/4
VRCP28PD (ZMM, K, M512)/
VRCP28PD (ZMM, K, M64_1to8)/
VRCP28PD (ZMM, K, ZMM)/
VRCP28PD (ZMM, M512)/
VRCP28PD (ZMM, M64_1to8)/
VRCP28PD (ZMM, ZMM)/
VRCP28PD_SAE (ZMM, K, ZMM)/
VRCP28PD_SAE (ZMM, ZMM)/
VRCP28PD_SAE_Z (ZMM, K, ZMM)/
VRCP28PD_Z (ZMM, K, M512)/
VRCP28PD_Z (ZMM, K, M64_1to8)/
VRCP28PD_Z (ZMM, K, ZMM)/
VRCP28PS (ZMM, K, M32_1to16)/
VRCP28PS (ZMM, K, M512)/
VRCP28PS (ZMM, K, ZMM)/
VRCP28PS (ZMM, M32_1to16)/
VRCP28PS (ZMM, M512)/
VRCP28PS (ZMM, ZMM)/
VRCP28PS_SAE (ZMM, K, ZMM)/
VRCP28PS_SAE (ZMM, ZMM)/
VRCP28PS_SAE_Z (ZMM, K, ZMM)/
VRCP28PS_Z (ZMM, K, M32_1to16)/
VRCP28PS_Z (ZMM, K, M512)/
VRCP28PS_Z (ZMM, K, ZMM)/
VRCP28SD (XMM, K, XMM, M64)/
VRCP28SD (XMM, K, XMM, XMM)/
VRCP28SD (XMM, XMM, M64)/
VRCP28SD (XMM, XMM, XMM)/
VRCP28SD_SAE (XMM, K, XMM, XMM)/
VRCP28SD_SAE (XMM, XMM, XMM)/
VRCP28SD_SAE_Z (XMM, K, XMM, XMM)/
VRCP28SD_Z (XMM, K, XMM, M64)/
VRCP28SD_Z (XMM, K, XMM, XMM)/
VRCP28SS (XMM, K, XMM, M32)/
VRCP28SS (XMM, K, XMM, XMM)/
VRCP28SS (XMM, XMM, M32)/
VRCP28SS (XMM, XMM, XMM)/
VRCP28SS_SAE (XMM, K, XMM, XMM)/
VRCP28SS_SAE (XMM, XMM, XMM)/
VRCP28SS_SAE_Z (XMM, K, XMM, XMM)/
VRCP28SS_Z (XMM, K, XMM, M32)/
VRCP28SS_Z (XMM, K, XMM, XMM)/
VREDUCEPD (XMM, K, M128, I8)/[4;≤11]
VREDUCEPD (XMM, K, M64_1to2, I8)/[4;≤11]
VREDUCEPD (XMM, K, XMM, I8)/4
VREDUCEPD (XMM, M128, I8)/[≤8;≤11]
VREDUCEPD (XMM, M64_1to2, I8)/[≤8;≤11]
VREDUCEPD (XMM, XMM, I8)/4
VREDUCEPD (YMM, K, M256, I8)/[4;≤12]
VREDUCEPD (YMM, K, M64_1to4, I8)/[4;≤12]
VREDUCEPD (YMM, K, YMM, I8)/4
VREDUCEPD (YMM, M256, I8)/[≤9;≤12]
VREDUCEPD (YMM, M64_1to4, I8)/[≤9;≤12]
VREDUCEPD (YMM, YMM, I8)/4
VREDUCEPD (ZMM, K, M512, I8)/[4;≤12]
VREDUCEPD (ZMM, K, M64_1to8, I8)/[4;≤12]
VREDUCEPD (ZMM, K, ZMM, I8)/4
VREDUCEPD (ZMM, M512, I8)/[≤9;≤12]
VREDUCEPD (ZMM, M64_1to8, I8)/[≤9;≤12]
VREDUCEPD (ZMM, ZMM, I8)/4
VREDUCEPD_SAE (ZMM, K, ZMM, I8)/4
VREDUCEPD_SAE (ZMM, ZMM, I8)/4
VREDUCEPD_SAE_Z (ZMM, K, ZMM, I8)/4
VREDUCEPD_Z (XMM, K, M128, I8)/[4;≤11]
VREDUCEPD_Z (XMM, K, M64_1to2, I8)/[4;≤11]
VREDUCEPD_Z (XMM, K, XMM, I8)/4
VREDUCEPD_Z (YMM, K, M256, I8)/[4;≤12]
VREDUCEPD_Z (YMM, K, M64_1to4, I8)/[4;≤12]
VREDUCEPD_Z (YMM, K, YMM, I8)/4
VREDUCEPD_Z (ZMM, K, M512, I8)/[4;≤12]
VREDUCEPD_Z (ZMM, K, M64_1to8, I8)/[4;≤12]
VREDUCEPD_Z (ZMM, K, ZMM, I8)/4
VREDUCEPS (XMM, K, M128, I8)/[4;≤11]
VREDUCEPS (XMM, K, M32_1to4, I8)/[4;≤11]
VREDUCEPS (XMM, K, XMM, I8)/4
VREDUCEPS (XMM, M128, I8)/[≤8;≤11]
VREDUCEPS (XMM, M32_1to4, I8)/[≤8;≤11]
VREDUCEPS (XMM, XMM, I8)/4
VREDUCEPS (YMM, K, M256, I8)/[4;≤12]
VREDUCEPS (YMM, K, M32_1to8, I8)/[4;≤12]
VREDUCEPS (YMM, K, YMM, I8)/4
VREDUCEPS (YMM, M256, I8)/[≤9;≤12]
VREDUCEPS (YMM, M32_1to8, I8)/[≤9;≤12]
VREDUCEPS (YMM, YMM, I8)/4
VREDUCEPS (ZMM, K, M32_1to16, I8)/[4;≤12]
VREDUCEPS (ZMM, K, M512, I8)/[4;≤12]
VREDUCEPS (ZMM, K, ZMM, I8)/4
VREDUCEPS (ZMM, M32_1to16, I8)/[≤9;≤12]
VREDUCEPS (ZMM, M512, I8)/[≤9;≤12]
VREDUCEPS (ZMM, ZMM, I8)/4
VREDUCEPS_SAE (ZMM, K, ZMM, I8)/4
VREDUCEPS_SAE (ZMM, ZMM, I8)/4
VREDUCEPS_SAE_Z (ZMM, K, ZMM, I8)/4
VREDUCEPS_Z (XMM, K, M128, I8)/[4;≤11]
VREDUCEPS_Z (XMM, K, M32_1to4, I8)/[4;≤11]
VREDUCEPS_Z (XMM, K, XMM, I8)/4
VREDUCEPS_Z (YMM, K, M256, I8)/[4;≤12]
VREDUCEPS_Z (YMM, K, M32_1to8, I8)/[4;≤12]
VREDUCEPS_Z (YMM, K, YMM, I8)/4
VREDUCEPS_Z (ZMM, K, M32_1to16, I8)/[4;≤12]
VREDUCEPS_Z (ZMM, K, M512, I8)/[4;≤12]
VREDUCEPS_Z (ZMM, K, ZMM, I8)/4
VREDUCESD (XMM, K, XMM, M64, I8)/[4;≤11]
VREDUCESD (XMM, K, XMM, XMM, I8)/4
VREDUCESD (XMM, XMM, M64, I8)/[4;≤11]
VREDUCESD (XMM, XMM, XMM, I8)/4
VREDUCESD_SAE (XMM, K, XMM, XMM, I8)/4
VREDUCESD_SAE (XMM, XMM, XMM, I8)/4
VREDUCESD_SAE_Z (XMM, K, XMM, XMM, I8)/4
VREDUCESD_Z (XMM, K, XMM, M64, I8)/[4;≤11]
VREDUCESD_Z (XMM, K, XMM, XMM, I8)/4
VREDUCESS (XMM, K, XMM, M32, I8)/[4;≤11]
VREDUCESS (XMM, K, XMM, XMM, I8)/4
VREDUCESS (XMM, XMM, M32, I8)/[4;≤11]
VREDUCESS (XMM, XMM, XMM, I8)/4
VREDUCESS_SAE (XMM, K, XMM, XMM, I8)/4
VREDUCESS_SAE (XMM, XMM, XMM, I8)/4
VREDUCESS_SAE_Z (XMM, K, XMM, XMM, I8)/4
VREDUCESS_Z (XMM, K, XMM, M32, I8)/[4;≤11]
VREDUCESS_Z (XMM, K, XMM, XMM, I8)/4
VRNDSCALEPD (XMM, K, M128, I8)/[4;≤15]
VRNDSCALEPD (XMM, K, M64_1to2, I8)/[4;≤15]
VRNDSCALEPD (XMM, K, XMM, I8)/[4;8]
VRNDSCALEPD (XMM, M128, I8)/[≤12;≤15]
VRNDSCALEPD (XMM, M64_1to2, I8)/[≤12;≤15]
VRNDSCALEPD (XMM, XMM, I8)/8
VRNDSCALEPD (YMM, K, M256, I8)/[4;≤16]
VRNDSCALEPD (YMM, K, M64_1to4, I8)/[4;≤16]
VRNDSCALEPD (YMM, K, YMM, I8)/[4;8]
VRNDSCALEPD (YMM, M256, I8)/[≤13;≤16]
VRNDSCALEPD (YMM, M64_1to4, I8)/[≤13;≤16]
VRNDSCALEPD (YMM, YMM, I8)/8
VRNDSCALEPD (ZMM, K, M512, I8)/[4;≤16]
VRNDSCALEPD (ZMM, K, M64_1to8, I8)/[4;≤16]
VRNDSCALEPD (ZMM, K, ZMM, I8)/[4;8]
VRNDSCALEPD (ZMM, M512, I8)/[≤13;≤16]
VRNDSCALEPD (ZMM, M64_1to8, I8)/[≤13;≤16]
VRNDSCALEPD (ZMM, ZMM, I8)/8
VRNDSCALEPD_SAE (ZMM, K, ZMM, I8)/[4;8]
VRNDSCALEPD_SAE (ZMM, ZMM, I8)/8
VRNDSCALEPD_SAE_Z (ZMM, K, ZMM, I8)/8
VRNDSCALEPD_Z (XMM, K, M128, I8)/[8;≤15]
VRNDSCALEPD_Z (XMM, K, M64_1to2, I8)/[8;≤15]
VRNDSCALEPD_Z (XMM, K, XMM, I8)/8
VRNDSCALEPD_Z (YMM, K, M256, I8)/[8;≤16]
VRNDSCALEPD_Z (YMM, K, M64_1to4, I8)/[8;≤16]
VRNDSCALEPD_Z (YMM, K, YMM, I8)/8
VRNDSCALEPD_Z (ZMM, K, M512, I8)/[8;≤16]
VRNDSCALEPD_Z (ZMM, K, M64_1to8, I8)/[8;≤16]
VRNDSCALEPD_Z (ZMM, K, ZMM, I8)/8
VRNDSCALEPS (XMM, K, M128, I8)/[4;≤15]
VRNDSCALEPS (XMM, K, M32_1to4, I8)/[4;≤15]
VRNDSCALEPS (XMM, K, XMM, I8)/[4;8]
VRNDSCALEPS (XMM, M128, I8)/[≤12;≤15]
VRNDSCALEPS (XMM, M32_1to4, I8)/[≤12;≤15]
VRNDSCALEPS (XMM, XMM, I8)/8
VRNDSCALEPS (YMM, K, M256, I8)/[4;≤16]
VRNDSCALEPS (YMM, K, M32_1to8, I8)/[4;≤16]
VRNDSCALEPS (YMM, K, YMM, I8)/[4;8]
VRNDSCALEPS (YMM, M256, I8)/[≤13;≤16]
VRNDSCALEPS (YMM, M32_1to8, I8)/[≤13;≤16]
VRNDSCALEPS (YMM, YMM, I8)/8
VRNDSCALEPS (ZMM, K, M32_1to16, I8)/[4;≤16]
VRNDSCALEPS (ZMM, K, M512, I8)/[4;≤16]
VRNDSCALEPS (ZMM, K, ZMM, I8)/[4;8]
VRNDSCALEPS (ZMM, M32_1to16, I8)/[≤13;≤16]
VRNDSCALEPS (ZMM, M512, I8)/[≤13;≤16]
VRNDSCALEPS (ZMM, ZMM, I8)/8
VRNDSCALEPS_SAE (ZMM, K, ZMM, I8)/[4;8]
VRNDSCALEPS_SAE (ZMM, ZMM, I8)/8
VRNDSCALEPS_SAE_Z (ZMM, K, ZMM, I8)/8
VRNDSCALEPS_Z (XMM, K, M128, I8)/[8;≤15]
VRNDSCALEPS_Z (XMM, K, M32_1to4, I8)/[8;≤15]
VRNDSCALEPS_Z (XMM, K, XMM, I8)/8
VRNDSCALEPS_Z (YMM, K, M256, I8)/[8;≤16]
VRNDSCALEPS_Z (YMM, K, M32_1to8, I8)/[8;≤16]
VRNDSCALEPS_Z (YMM, K, YMM, I8)/8
VRNDSCALEPS_Z (ZMM, K, M32_1to16, I8)/[8;≤16]
VRNDSCALEPS_Z (ZMM, K, M512, I8)/[8;≤16]
VRNDSCALEPS_Z (ZMM, K, ZMM, I8)/8
VRNDSCALESD (XMM, K, XMM, M64, I8)/[4;≤15]
VRNDSCALESD (XMM, K, XMM, XMM, I8)/[4;8]
VRNDSCALESD (XMM, XMM, M64, I8)/[8;≤15]
VRNDSCALESD (XMM, XMM, XMM, I8)/8
VRNDSCALESD_SAE (XMM, K, XMM, XMM, I8)/[4;8]
VRNDSCALESD_SAE (XMM, XMM, XMM, I8)/8
VRNDSCALESD_SAE_Z (XMM, K, XMM, XMM, I8)/8
VRNDSCALESD_Z (XMM, K, XMM, M64, I8)/[8;≤15]
VRNDSCALESD_Z (XMM, K, XMM, XMM, I8)/8
VRNDSCALESS (XMM, K, XMM, M32, I8)/[4;≤15]
VRNDSCALESS (XMM, K, XMM, XMM, I8)/[4;8]
VRNDSCALESS (XMM, XMM, M32, I8)/[8;≤15]
VRNDSCALESS (XMM, XMM, XMM, I8)/8
VRNDSCALESS_SAE (XMM, K, XMM, XMM, I8)/[4;8]
VRNDSCALESS_SAE (XMM, XMM, XMM, I8)/8
VRNDSCALESS_SAE_Z (XMM, K, XMM, XMM, I8)/8
VRNDSCALESS_Z (XMM, K, XMM, M32, I8)/[8;≤15]
VRNDSCALESS_Z (XMM, K, XMM, XMM, I8)/8
VRSQRT14PD (XMM, K, M128)/≤11
VRSQRT14PD (XMM, K, M64_1to2)/≤11
VRSQRT14PD (XMM, K, XMM)/[≤4.0;≤5]
VRSQRT14PD (XMM, M128)/≤11
VRSQRT14PD (XMM, M64_1to2)/≤11
VRSQRT14PD (XMM, XMM)/[≤4.0;≤5]
VRSQRT14PD (YMM, K, M256)/≤12
VRSQRT14PD (YMM, K, M64_1to4)/≤12
VRSQRT14PD (YMM, K, YMM)/[≤4.0;≤5]
VRSQRT14PD (YMM, M256)/≤12
VRSQRT14PD (YMM, M64_1to4)/≤12
VRSQRT14PD (YMM, YMM)/[≤4.0;≤5]
VRSQRT14PD (ZMM, K, M512)/≤14
VRSQRT14PD (ZMM, K, M64_1to8)/≤14
VRSQRT14PD (ZMM, K, ZMM)/≤6
VRSQRT14PD (ZMM, M512)/≤14
VRSQRT14PD (ZMM, M64_1to8)/≤14
VRSQRT14PD (ZMM, ZMM)/[≤6.0;≤7]
VRSQRT14PD_Z (XMM, K, M128)/≤11
VRSQRT14PD_Z (XMM, K, M64_1to2)/≤11
VRSQRT14PD_Z (XMM, K, XMM)/[≤4.0;≤5]
VRSQRT14PD_Z (YMM, K, M256)/≤12
VRSQRT14PD_Z (YMM, K, M64_1to4)/≤12
VRSQRT14PD_Z (YMM, K, YMM)/[≤4.0;≤5]
VRSQRT14PD_Z (ZMM, K, M512)/≤14
VRSQRT14PD_Z (ZMM, K, M64_1to8)/≤14
VRSQRT14PD_Z (ZMM, K, ZMM)/≤6
VRSQRT14PS (XMM, K, M128)/≤11
VRSQRT14PS (XMM, K, M32_1to4)/≤11
VRSQRT14PS (XMM, K, XMM)/[≤4.0;≤5]
VRSQRT14PS (XMM, M128)/≤11
VRSQRT14PS (XMM, M32_1to4)/≤11
VRSQRT14PS (XMM, XMM)/[≤4.0;≤5]
VRSQRT14PS (YMM, K, M256)/≤12
VRSQRT14PS (YMM, K, M32_1to8)/≤12
VRSQRT14PS (YMM, K, YMM)/[≤4.0;≤5]
VRSQRT14PS (YMM, M256)/≤12
VRSQRT14PS (YMM, M32_1to8)/≤12
VRSQRT14PS (YMM, YMM)/[≤4.0;≤5]
VRSQRT14PS (ZMM, K, M32_1to16)/≤14
VRSQRT14PS (ZMM, K, M512)/≤14
VRSQRT14PS (ZMM, K, ZMM)/≤6
VRSQRT14PS (ZMM, M32_1to16)/≤14
VRSQRT14PS (ZMM, M512)/≤14
VRSQRT14PS (ZMM, ZMM)/≤6
VRSQRT14PS_Z (XMM, K, M128)/≤11
VRSQRT14PS_Z (XMM, K, M32_1to4)/≤11
VRSQRT14PS_Z (XMM, K, XMM)/[≤4.0;≤5]
VRSQRT14PS_Z (YMM, K, M256)/≤12
VRSQRT14PS_Z (YMM, K, M32_1to8)/≤12
VRSQRT14PS_Z (YMM, K, YMM)/[≤4.0;≤5]
VRSQRT14PS_Z (ZMM, K, M32_1to16)/≤14
VRSQRT14PS_Z (ZMM, K, M512)/≤14
VRSQRT14PS_Z (ZMM, K, ZMM)/≤6
VRSQRT14SD (XMM, K, XMM, M64)/[≤4.0;≤11]
VRSQRT14SD (XMM, K, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SD (XMM, XMM, M64)/[≤4.0;≤11]
VRSQRT14SD (XMM, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SD_Z (XMM, K, XMM, M64)/[≤4.0;≤11]
VRSQRT14SD_Z (XMM, K, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SS (XMM, K, XMM, M32)/[≤4.0;≤11]
VRSQRT14SS (XMM, K, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SS (XMM, XMM, M32)/[≤4.0;≤11]
VRSQRT14SS (XMM, XMM, XMM)/[≤4.0;≤5]
VRSQRT14SS_Z (XMM, K, XMM, M32)/[≤4.0;≤11]
VRSQRT14SS_Z (XMM, K, XMM, XMM)/[≤4.0;≤5]
VRSQRT28PD (ZMM, K, M512)/
VRSQRT28PD (ZMM, K, M64_1to8)/
VRSQRT28PD (ZMM, K, ZMM)/
VRSQRT28PD (ZMM, M512)/
VRSQRT28PD (ZMM, M64_1to8)/
VRSQRT28PD (ZMM, ZMM)/
VRSQRT28PD_SAE (ZMM, K, ZMM)/
VRSQRT28PD_SAE (ZMM, ZMM)/
VRSQRT28PD_SAE_Z (ZMM, K, ZMM)/
VRSQRT28PD_Z (ZMM, K, M512)/
VRSQRT28PD_Z (ZMM, K, M64_1to8)/
VRSQRT28PD_Z (ZMM, K, ZMM)/
VRSQRT28PS (ZMM, K, M32_1to16)/
VRSQRT28PS (ZMM, K, M512)/
VRSQRT28PS (ZMM, K, ZMM)/
VRSQRT28PS (ZMM, M32_1to16)/
VRSQRT28PS (ZMM, M512)/
VRSQRT28PS (ZMM, ZMM)/
VRSQRT28PS_SAE (ZMM, K, ZMM)/
VRSQRT28PS_SAE (ZMM, ZMM)/
VRSQRT28PS_SAE_Z (ZMM, K, ZMM)/
VRSQRT28PS_Z (ZMM, K, M32_1to16)/
VRSQRT28PS_Z (ZMM, K, M512)/
VRSQRT28PS_Z (ZMM, K, ZMM)/
VRSQRT28SD (XMM, K, XMM, M64)/
VRSQRT28SD (XMM, K, XMM, XMM)/
VRSQRT28SD (XMM, XMM, M64)/
VRSQRT28SD (XMM, XMM, XMM)/
VRSQRT28SD_SAE (XMM, K, XMM, XMM)/
VRSQRT28SD_SAE (XMM, XMM, XMM)/
VRSQRT28SD_SAE_Z (XMM, K, XMM, XMM)/
VRSQRT28SD_Z (XMM, K, XMM, M64)/
VRSQRT28SD_Z (XMM, K, XMM, XMM)/
VRSQRT28SS (XMM, K, XMM, M32)/
VRSQRT28SS (XMM, K, XMM, XMM)/
VRSQRT28SS (XMM, XMM, M32)/
VRSQRT28SS (XMM, XMM, XMM)/
VRSQRT28SS_SAE (XMM, K, XMM, XMM)/
VRSQRT28SS_SAE (XMM, XMM, XMM)/
VRSQRT28SS_SAE_Z (XMM, K, XMM, XMM)/
VRSQRT28SS_Z (XMM, K, XMM, M32)/
VRSQRT28SS_Z (XMM, K, XMM, XMM)/
VSCALEFPD (XMM, K, XMM, M128)/[4;≤11]
VSCALEFPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VSCALEFPD (XMM, K, XMM, XMM)/4
VSCALEFPD (XMM, XMM, M128)/[4;≤11]
VSCALEFPD (XMM, XMM, M64_1to2)/[4;≤11]
VSCALEFPD (XMM, XMM, XMM)/4
VSCALEFPD (YMM, K, YMM, M256)/[4;≤12]
VSCALEFPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VSCALEFPD (YMM, K, YMM, YMM)/4
VSCALEFPD (YMM, YMM, M256)/[4;≤12]
VSCALEFPD (YMM, YMM, M64_1to4)/[4;≤12]
VSCALEFPD (YMM, YMM, YMM)/4
VSCALEFPD (ZMM, K, ZMM, M512)/[4;≤12]
VSCALEFPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VSCALEFPD (ZMM, K, ZMM, ZMM)/4
VSCALEFPD (ZMM, ZMM, M512)/[4;≤12]
VSCALEFPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VSCALEFPD (ZMM, ZMM, ZMM)/4
VSCALEFPD_ER (ZMM, K, ZMM, ZMM)/4
VSCALEFPD_ER (ZMM, ZMM, ZMM)/4
VSCALEFPD_ER_Z (ZMM, K, ZMM, ZMM)/4
VSCALEFPD_Z (XMM, K, XMM, M128)/[4;≤11]
VSCALEFPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VSCALEFPD_Z (XMM, K, XMM, XMM)/4
VSCALEFPD_Z (YMM, K, YMM, M256)/[4;≤12]
VSCALEFPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VSCALEFPD_Z (YMM, K, YMM, YMM)/4
VSCALEFPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VSCALEFPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VSCALEFPD_Z (ZMM, K, ZMM, ZMM)/4
VSCALEFPS (XMM, K, XMM, M128)/[4;≤11]
VSCALEFPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VSCALEFPS (XMM, K, XMM, XMM)/4
VSCALEFPS (XMM, XMM, M128)/[4;≤11]
VSCALEFPS (XMM, XMM, M32_1to4)/[4;≤11]
VSCALEFPS (XMM, XMM, XMM)/4
VSCALEFPS (YMM, K, YMM, M256)/[4;≤12]
VSCALEFPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VSCALEFPS (YMM, K, YMM, YMM)/4
VSCALEFPS (YMM, YMM, M256)/[4;≤12]
VSCALEFPS (YMM, YMM, M32_1to8)/[4;≤12]
VSCALEFPS (YMM, YMM, YMM)/4
VSCALEFPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VSCALEFPS (ZMM, K, ZMM, M512)/[4;≤12]
VSCALEFPS (ZMM, K, ZMM, ZMM)/4
VSCALEFPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VSCALEFPS (ZMM, ZMM, M512)/[4;≤12]
VSCALEFPS (ZMM, ZMM, ZMM)/4
VSCALEFPS_ER (ZMM, K, ZMM, ZMM)/4
VSCALEFPS_ER (ZMM, ZMM, ZMM)/4
VSCALEFPS_ER_Z (ZMM, K, ZMM, ZMM)/4
VSCALEFPS_Z (XMM, K, XMM, M128)/[4;≤11]
VSCALEFPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VSCALEFPS_Z (XMM, K, XMM, XMM)/4
VSCALEFPS_Z (YMM, K, YMM, M256)/[4;≤12]
VSCALEFPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VSCALEFPS_Z (YMM, K, YMM, YMM)/4
VSCALEFPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VSCALEFPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VSCALEFPS_Z (ZMM, K, ZMM, ZMM)/4
VSCALEFSD (XMM, K, XMM, M64)/[4;≤11]
VSCALEFSD (XMM, K, XMM, XMM)/4
VSCALEFSD (XMM, XMM, M64)/[4;≤11]
VSCALEFSD (XMM, XMM, XMM)/4
VSCALEFSD_ER (XMM, K, XMM, XMM)/4
VSCALEFSD_ER (XMM, XMM, XMM)/4
VSCALEFSD_ER_Z (XMM, K, XMM, XMM)/4
VSCALEFSD_Z (XMM, K, XMM, M64)/[4;≤11]
VSCALEFSD_Z (XMM, K, XMM, XMM)/4
VSCALEFSS (XMM, K, XMM, M32)/[4;≤11]
VSCALEFSS (XMM, K, XMM, XMM)/4
VSCALEFSS (XMM, XMM, M32)/[4;≤11]
VSCALEFSS (XMM, XMM, XMM)/4
VSCALEFSS_ER (XMM, K, XMM, XMM)/4
VSCALEFSS_ER (XMM, XMM, XMM)/4
VSCALEFSS_ER_Z (XMM, K, XMM, XMM)/4
VSCALEFSS_Z (XMM, K, XMM, M32)/[4;≤11]
VSCALEFSS_Z (XMM, K, XMM, XMM)/4
VSCATTERDPD (VSIB_XMM, K, XMM)/[1;≤11]
VSCATTERDPD (VSIB_XMM, K, YMM)/[1;≤11]
VSCATTERDPD (VSIB_YMM, K, ZMM)/[2;≤16]
VSCATTERDPS (VSIB_XMM, K, XMM)/[1;≤11]
VSCATTERDPS (VSIB_YMM, K, YMM)/[1;≤16]
VSCATTERDPS (VSIB_ZMM, K, ZMM)/[2;≤16]
VSCATTERPF0DPD (VSIB_YMM, K)/
VSCATTERPF0DPS (VSIB_ZMM, K)/
VSCATTERPF0QPD (VSIB_ZMM, K)/
VSCATTERPF0QPS (VSIB_ZMM, K)/
VSCATTERPF1DPD (VSIB_YMM, K)/
VSCATTERPF1DPS (VSIB_ZMM, K)/
VSCATTERPF1QPD (VSIB_ZMM, K)/
VSCATTERPF1QPS (VSIB_ZMM, K)/
VSCATTERQPD (VSIB_XMM, K, XMM)/[1;≤11]
VSCATTERQPD (VSIB_YMM, K, YMM)/[1;≤11]
VSCATTERQPD (VSIB_ZMM, K, ZMM)/[2;≤16]
VSCATTERQPS (VSIB_XMM, K, XMM)/[1;≤11]
VSCATTERQPS (VSIB_YMM, K, XMM)/[1;≤11]
VSCATTERQPS (VSIB_ZMM, K, YMM)/[2;≤16]
VSHUFF32X4 (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFF32X4 (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VSHUFF32X4 (YMM, K, YMM, YMM, I8)/3
VSHUFF32X4 (YMM, YMM, M256, I8)/[3;≤11]
VSHUFF32X4 (YMM, YMM, M32_1to8, I8)/[3;≤11]
VSHUFF32X4 (YMM, YMM, YMM, I8)/3
VSHUFF32X4 (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFF32X4 (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFF32X4 (ZMM, K, ZMM, ZMM, I8)/3
VSHUFF32X4 (ZMM, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFF32X4 (ZMM, ZMM, M512, I8)/[3;≤11]
VSHUFF32X4 (ZMM, ZMM, ZMM, I8)/3
VSHUFF32X4_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFF32X4_Z (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VSHUFF32X4_Z (YMM, K, YMM, YMM, I8)/3
VSHUFF32X4_Z (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFF32X4_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFF32X4_Z (ZMM, K, ZMM, ZMM, I8)/3
VSHUFF64X2 (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFF64X2 (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VSHUFF64X2 (YMM, K, YMM, YMM, I8)/3
VSHUFF64X2 (YMM, YMM, M256, I8)/[3;≤11]
VSHUFF64X2 (YMM, YMM, M64_1to4, I8)/[3;≤11]
VSHUFF64X2 (YMM, YMM, YMM, I8)/3
VSHUFF64X2 (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFF64X2 (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFF64X2 (ZMM, K, ZMM, ZMM, I8)/3
VSHUFF64X2 (ZMM, ZMM, M512, I8)/[3;≤11]
VSHUFF64X2 (ZMM, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFF64X2 (ZMM, ZMM, ZMM, I8)/3
VSHUFF64X2_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFF64X2_Z (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VSHUFF64X2_Z (YMM, K, YMM, YMM, I8)/3
VSHUFF64X2_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFF64X2_Z (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFF64X2_Z (ZMM, K, ZMM, ZMM, I8)/3
VSHUFI32X4 (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFI32X4 (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VSHUFI32X4 (YMM, K, YMM, YMM, I8)/3
VSHUFI32X4 (YMM, YMM, M256, I8)/[3;≤11]
VSHUFI32X4 (YMM, YMM, M32_1to8, I8)/[3;≤11]
VSHUFI32X4 (YMM, YMM, YMM, I8)/3
VSHUFI32X4 (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFI32X4 (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFI32X4 (ZMM, K, ZMM, ZMM, I8)/3
VSHUFI32X4 (ZMM, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFI32X4 (ZMM, ZMM, M512, I8)/[3;≤11]
VSHUFI32X4 (ZMM, ZMM, ZMM, I8)/3
VSHUFI32X4_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFI32X4_Z (YMM, K, YMM, M32_1to8, I8)/[3;≤11]
VSHUFI32X4_Z (YMM, K, YMM, YMM, I8)/3
VSHUFI32X4_Z (ZMM, K, ZMM, M32_1to16, I8)/[3;≤11]
VSHUFI32X4_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFI32X4_Z (ZMM, K, ZMM, ZMM, I8)/3
VSHUFI64X2 (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFI64X2 (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VSHUFI64X2 (YMM, K, YMM, YMM, I8)/3
VSHUFI64X2 (YMM, YMM, M256, I8)/[3;≤11]
VSHUFI64X2 (YMM, YMM, M64_1to4, I8)/[3;≤11]
VSHUFI64X2 (YMM, YMM, YMM, I8)/3
VSHUFI64X2 (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFI64X2 (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFI64X2 (ZMM, K, ZMM, ZMM, I8)/3
VSHUFI64X2 (ZMM, ZMM, M512, I8)/[3;≤11]
VSHUFI64X2 (ZMM, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFI64X2 (ZMM, ZMM, ZMM, I8)/3
VSHUFI64X2_Z (YMM, K, YMM, M256, I8)/[3;≤11]
VSHUFI64X2_Z (YMM, K, YMM, M64_1to4, I8)/[3;≤11]
VSHUFI64X2_Z (YMM, K, YMM, YMM, I8)/3
VSHUFI64X2_Z (ZMM, K, ZMM, M512, I8)/[3;≤11]
VSHUFI64X2_Z (ZMM, K, ZMM, M64_1to8, I8)/[3;≤11]
VSHUFI64X2_Z (ZMM, K, ZMM, ZMM, I8)/3
VSHUFPD (XMM, K, XMM, M128, I8)/[1;≤8]
VSHUFPD (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VSHUFPD (XMM, K, XMM, XMM, I8)/1
VSHUFPD (YMM, K, YMM, M256, I8)/[1;≤9]
VSHUFPD (YMM, K, YMM, M64_1to4, I8)/[1;≤9]
VSHUFPD (YMM, K, YMM, YMM, I8)/1
VSHUFPD (ZMM, K, ZMM, M512, I8)/[1;≤9]
VSHUFPD (ZMM, K, ZMM, M64_1to8, I8)/[1;≤9]
VSHUFPD (ZMM, K, ZMM, ZMM, I8)/1
VSHUFPD (ZMM, ZMM, M512, I8)/[1;≤9]
VSHUFPD (ZMM, ZMM, M64_1to8, I8)/[1;≤9]
VSHUFPD (ZMM, ZMM, ZMM, I8)/1
VSHUFPD_EVEX (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPD_EVEX (XMM, XMM, M64_1to2, I8)/[1;≤8]
VSHUFPD_EVEX (XMM, XMM, XMM, I8)/1
VSHUFPD_EVEX (YMM, YMM, M256, I8)/[1;≤9]
VSHUFPD_EVEX (YMM, YMM, M64_1to4, I8)/[1;≤9]
VSHUFPD_EVEX (YMM, YMM, YMM, I8)/1
VSHUFPD_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VSHUFPD_Z (XMM, K, XMM, M64_1to2, I8)/[1;≤8]
VSHUFPD_Z (XMM, K, XMM, XMM, I8)/1
VSHUFPD_Z (YMM, K, YMM, M256, I8)/[1;≤9]
VSHUFPD_Z (YMM, K, YMM, M64_1to4, I8)/[1;≤9]
VSHUFPD_Z (YMM, K, YMM, YMM, I8)/1
VSHUFPD_Z (ZMM, K, ZMM, M512, I8)/[1;≤9]
VSHUFPD_Z (ZMM, K, ZMM, M64_1to8, I8)/[1;≤9]
VSHUFPD_Z (ZMM, K, ZMM, ZMM, I8)/1
VSHUFPS (XMM, K, XMM, M128, I8)/[1;≤8]
VSHUFPS (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VSHUFPS (XMM, K, XMM, XMM, I8)/1
VSHUFPS (YMM, K, YMM, M256, I8)/[1;≤9]
VSHUFPS (YMM, K, YMM, M32_1to8, I8)/[1;≤9]
VSHUFPS (YMM, K, YMM, YMM, I8)/1
VSHUFPS (ZMM, K, ZMM, M32_1to16, I8)/[1;≤9]
VSHUFPS (ZMM, K, ZMM, M512, I8)/[1;≤9]
VSHUFPS (ZMM, K, ZMM, ZMM, I8)/1
VSHUFPS (ZMM, ZMM, M32_1to16, I8)/[1;≤9]
VSHUFPS (ZMM, ZMM, M512, I8)/[1;≤9]
VSHUFPS (ZMM, ZMM, ZMM, I8)/1
VSHUFPS_EVEX (XMM, XMM, M128, I8)/[1;≤8]
VSHUFPS_EVEX (XMM, XMM, M32_1to4, I8)/[1;≤8]
VSHUFPS_EVEX (XMM, XMM, XMM, I8)/1
VSHUFPS_EVEX (YMM, YMM, M256, I8)/[1;≤9]
VSHUFPS_EVEX (YMM, YMM, M32_1to8, I8)/[1;≤9]
VSHUFPS_EVEX (YMM, YMM, YMM, I8)/1
VSHUFPS_Z (XMM, K, XMM, M128, I8)/[1;≤8]
VSHUFPS_Z (XMM, K, XMM, M32_1to4, I8)/[1;≤8]
VSHUFPS_Z (XMM, K, XMM, XMM, I8)/1
VSHUFPS_Z (YMM, K, YMM, M256, I8)/[1;≤9]
VSHUFPS_Z (YMM, K, YMM, M32_1to8, I8)/[1;≤9]
VSHUFPS_Z (YMM, K, YMM, YMM, I8)/1
VSHUFPS_Z (ZMM, K, ZMM, M32_1to16, I8)/[1;≤9]
VSHUFPS_Z (ZMM, K, ZMM, M512, I8)/[1;≤9]
VSHUFPS_Z (ZMM, K, ZMM, ZMM, I8)/1
VSQRTPD (XMM, K, M128)/≤20
VSQRTPD (XMM, K, M64_1to2)/≤20
VSQRTPD (XMM, K, XMM)/[≤13.0;≤14]
VSQRTPD (YMM, K, M256)/≤21
VSQRTPD (YMM, K, M64_1to4)/≤21
VSQRTPD (YMM, K, YMM)/[≤13.0;≤14]
VSQRTPD (ZMM, K, M512)/≤31
VSQRTPD (ZMM, K, M64_1to8)/≤31
VSQRTPD (ZMM, K, ZMM)/[≤23.0;≤24]
VSQRTPD (ZMM, M512)/[≤31.0;≤39]
VSQRTPD (ZMM, M64_1to8)/[≤31.0;≤39]
VSQRTPD (ZMM, ZMM)/[≤23.0;≤32]
VSQRTPD_ER (ZMM, K, ZMM)/[≤23.0;≤24]
VSQRTPD_ER (ZMM, ZMM)/[≤23.0;≤32]
VSQRTPD_ER_Z (ZMM, K, ZMM)/[≤23.0;≤24]
VSQRTPD_EVEX (XMM, M128)/[≤20.0;≤25]
VSQRTPD_EVEX (XMM, M64_1to2)/[≤20.0;≤25]
VSQRTPD_EVEX (XMM, XMM)/[≤13.0;≤19]
VSQRTPD_EVEX (YMM, M256)/[≤21.0;≤26]
VSQRTPD_EVEX (YMM, M64_1to4)/[≤21.0;≤26]
VSQRTPD_EVEX (YMM, YMM)/[≤13.0;≤19]
VSQRTPD_Z (XMM, K, M128)/≤20
VSQRTPD_Z (XMM, K, M64_1to2)/≤20
VSQRTPD_Z (XMM, K, XMM)/[≤13.0;≤14]
VSQRTPD_Z (YMM, K, M256)/≤21
VSQRTPD_Z (YMM, K, M64_1to4)/≤21
VSQRTPD_Z (YMM, K, YMM)/[≤13.0;≤14]
VSQRTPD_Z (ZMM, K, M512)/≤31
VSQRTPD_Z (ZMM, K, M64_1to8)/≤31
VSQRTPD_Z (ZMM, K, ZMM)/≤23
VSQRTPS (XMM, K, M128)/≤19
VSQRTPS (XMM, K, M32_1to4)/≤19
VSQRTPS (XMM, K, XMM)/[≤12.0;≤13]
VSQRTPS (YMM, K, M256)/≤20
VSQRTPS (YMM, K, M32_1to8)/≤20
VSQRTPS (YMM, K, YMM)/[≤12.0;≤13]
VSQRTPS (ZMM, K, M32_1to16)/≤27
VSQRTPS (ZMM, K, M512)/≤27
VSQRTPS (ZMM, K, ZMM)/[≤19.0;≤20]
VSQRTPS (ZMM, M32_1to16)/≤27
VSQRTPS (ZMM, M512)/≤27
VSQRTPS (ZMM, ZMM)/[≤19.0;≤20]
VSQRTPS_ER (ZMM, K, ZMM)/[≤19.0;≤20]
VSQRTPS_ER (ZMM, ZMM)/[≤19.0;≤20]
VSQRTPS_ER_Z (ZMM, K, ZMM)/[≤19.0;≤20]
VSQRTPS_EVEX (XMM, M128)/≤19
VSQRTPS_EVEX (XMM, M32_1to4)/≤19
VSQRTPS_EVEX (XMM, XMM)/[≤12.0;≤13]
VSQRTPS_EVEX (YMM, M256)/≤20
VSQRTPS_EVEX (YMM, M32_1to8)/≤20
VSQRTPS_EVEX (YMM, YMM)/[≤12.0;≤13]
VSQRTPS_Z (XMM, K, M128)/≤19
VSQRTPS_Z (XMM, K, M32_1to4)/≤19
VSQRTPS_Z (XMM, K, XMM)/[≤12.0;≤13]
VSQRTPS_Z (YMM, K, M256)/≤20
VSQRTPS_Z (YMM, K, M32_1to8)/≤20
VSQRTPS_Z (YMM, K, YMM)/[≤12.0;≤13]
VSQRTPS_Z (ZMM, K, M32_1to16)/≤27
VSQRTPS_Z (ZMM, K, M512)/≤27
VSQRTPS_Z (ZMM, K, ZMM)/[≤19.0;≤20]
VSQRTSD (XMM, K, XMM, M64)/[≤13.0;≤20]
VSQRTSD (XMM, K, XMM, XMM)/[≤13.0;≤14]
VSQRTSD_ER (XMM, K, XMM, XMM)/[≤13.0;≤14]
VSQRTSD_ER_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VSQRTSD_EVEX (XMM, XMM, M64)/[≤13.0;≤25]
VSQRTSD_EVEX (XMM, XMM, XMM)/[≤13.0;≤19]
VSQRTSD_EVEX_ER (XMM, XMM, XMM)/[≤13.0;≤19]
VSQRTSD_Z (XMM, K, XMM, M64)/[≤13.0;≤20]
VSQRTSD_Z (XMM, K, XMM, XMM)/[≤13.0;≤14]
VSQRTSS (XMM, K, XMM, M32)/[≤12.0;≤19]
VSQRTSS (XMM, K, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_ER (XMM, K, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_ER_Z (XMM, K, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_EVEX (XMM, XMM, M32)/[≤12.0;≤19]
VSQRTSS_EVEX (XMM, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_EVEX_ER (XMM, XMM, XMM)/[≤12.0;≤13]
VSQRTSS_Z (XMM, K, XMM, M32)/[≤12.0;≤19]
VSQRTSS_Z (XMM, K, XMM, XMM)/[≤12.0;≤13]
VSUBPD (XMM, K, XMM, M128)/[4;≤11]
VSUBPD (XMM, K, XMM, M64_1to2)/[4;≤11]
VSUBPD (XMM, K, XMM, XMM)/4
VSUBPD (YMM, K, YMM, M256)/[4;≤12]
VSUBPD (YMM, K, YMM, M64_1to4)/[4;≤12]
VSUBPD (YMM, K, YMM, YMM)/4
VSUBPD (ZMM, K, ZMM, M512)/[4;≤12]
VSUBPD (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VSUBPD (ZMM, K, ZMM, ZMM)/4
VSUBPD (ZMM, ZMM, M512)/[4;≤12]
VSUBPD (ZMM, ZMM, M64_1to8)/[4;≤12]
VSUBPD (ZMM, ZMM, ZMM)/4
VSUBPD_ER (ZMM, K, ZMM, ZMM)/4
VSUBPD_ER (ZMM, ZMM, ZMM)/4
VSUBPD_ER_Z (ZMM, K, ZMM, ZMM)/4
VSUBPD_EVEX (XMM, XMM, M128)/[4;≤11]
VSUBPD_EVEX (XMM, XMM, M64_1to2)/[4;≤11]
VSUBPD_EVEX (XMM, XMM, XMM)/4
VSUBPD_EVEX (YMM, YMM, M256)/[4;≤12]
VSUBPD_EVEX (YMM, YMM, M64_1to4)/[4;≤12]
VSUBPD_EVEX (YMM, YMM, YMM)/4
VSUBPD_Z (XMM, K, XMM, M128)/[4;≤11]
VSUBPD_Z (XMM, K, XMM, M64_1to2)/[4;≤11]
VSUBPD_Z (XMM, K, XMM, XMM)/4
VSUBPD_Z (YMM, K, YMM, M256)/[4;≤12]
VSUBPD_Z (YMM, K, YMM, M64_1to4)/[4;≤12]
VSUBPD_Z (YMM, K, YMM, YMM)/4
VSUBPD_Z (ZMM, K, ZMM, M512)/[4;≤12]
VSUBPD_Z (ZMM, K, ZMM, M64_1to8)/[4;≤12]
VSUBPD_Z (ZMM, K, ZMM, ZMM)/4
VSUBPS (XMM, K, XMM, M128)/[4;≤11]
VSUBPS (XMM, K, XMM, M32_1to4)/[4;≤11]
VSUBPS (XMM, K, XMM, XMM)/4
VSUBPS (YMM, K, YMM, M256)/[4;≤12]
VSUBPS (YMM, K, YMM, M32_1to8)/[4;≤12]
VSUBPS (YMM, K, YMM, YMM)/4
VSUBPS (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VSUBPS (ZMM, K, ZMM, M512)/[4;≤12]
VSUBPS (ZMM, K, ZMM, ZMM)/4
VSUBPS (ZMM, ZMM, M32_1to16)/[4;≤12]
VSUBPS (ZMM, ZMM, M512)/[4;≤12]
VSUBPS (ZMM, ZMM, ZMM)/4
VSUBPS_ER (ZMM, K, ZMM, ZMM)/4
VSUBPS_ER (ZMM, ZMM, ZMM)/4
VSUBPS_ER_Z (ZMM, K, ZMM, ZMM)/4
VSUBPS_EVEX (XMM, XMM, M128)/[4;≤11]
VSUBPS_EVEX (XMM, XMM, M32_1to4)/[4;≤11]
VSUBPS_EVEX (XMM, XMM, XMM)/4
VSUBPS_EVEX (YMM, YMM, M256)/[4;≤12]
VSUBPS_EVEX (YMM, YMM, M32_1to8)/[4;≤12]
VSUBPS_EVEX (YMM, YMM, YMM)/4
VSUBPS_Z (XMM, K, XMM, M128)/[4;≤11]
VSUBPS_Z (XMM, K, XMM, M32_1to4)/[4;≤11]
VSUBPS_Z (XMM, K, XMM, XMM)/4
VSUBPS_Z (YMM, K, YMM, M256)/[4;≤12]
VSUBPS_Z (YMM, K, YMM, M32_1to8)/[4;≤12]
VSUBPS_Z (YMM, K, YMM, YMM)/4
VSUBPS_Z (ZMM, K, ZMM, M32_1to16)/[4;≤12]
VSUBPS_Z (ZMM, K, ZMM, M512)/[4;≤12]
VSUBPS_Z (ZMM, K, ZMM, ZMM)/4
VSUBSD (XMM, K, XMM, M64)/[4;≤11]
VSUBSD (XMM, K, XMM, XMM)/4
VSUBSD_ER (XMM, K, XMM, XMM)/4
VSUBSD_ER_Z (XMM, K, XMM, XMM)/4
VSUBSD_EVEX (XMM, XMM, M64)/[4;≤11]
VSUBSD_EVEX (XMM, XMM, XMM)/4
VSUBSD_EVEX_ER (XMM, XMM, XMM)/4
VSUBSD_Z (XMM, K, XMM, M64)/[4;≤11]
VSUBSD_Z (XMM, K, XMM, XMM)/4
VSUBSS (XMM, K, XMM, M32)/[4;≤11]
VSUBSS (XMM, K, XMM, XMM)/4
VSUBSS_ER (XMM, K, XMM, XMM)/4
VSUBSS_ER_Z (XMM, K, XMM, XMM)/4
VSUBSS_EVEX (XMM, XMM, M32)/[4;≤11]
VSUBSS_EVEX (XMM, XMM, XMM)/4
VSUBSS_EVEX_ER (XMM, XMM, XMM)/4
VSUBSS_Z (XMM, K, XMM, M32)/[4;≤11]
VSUBSS_Z (XMM, K, XMM, XMM)/4
VUCOMISD_EVEX (XMM, M64)/[≤3;8]
VUCOMISD_EVEX (XMM, XMM)/≤3
VUCOMISD_EVEX_SAE (XMM, XMM)/≤3
VUCOMISS_EVEX (XMM, M32)/[≤3;8]
VUCOMISS_EVEX (XMM, XMM)/≤3
VUCOMISS_EVEX_SAE (XMM, XMM)/≤3
VUNPCKHPD (XMM, K, XMM, M128)/[1;≤8]
VUNPCKHPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VUNPCKHPD (XMM, K, XMM, XMM)/1
VUNPCKHPD (YMM, K, YMM, M256)/[1;≤9]
VUNPCKHPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VUNPCKHPD (YMM, K, YMM, YMM)/1
VUNPCKHPD (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKHPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VUNPCKHPD (ZMM, K, ZMM, ZMM)/1
VUNPCKHPD (ZMM, ZMM, M512)/[1;≤9]
VUNPCKHPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VUNPCKHPD (ZMM, ZMM, ZMM)/1
VUNPCKHPD_EVEX (XMM, XMM, M128)/[1;≤8]
VUNPCKHPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VUNPCKHPD_EVEX (XMM, XMM, XMM)/1
VUNPCKHPD_EVEX (YMM, YMM, M256)/[1;≤9]
VUNPCKHPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VUNPCKHPD_EVEX (YMM, YMM, YMM)/1
VUNPCKHPD_Z (XMM, K, XMM, M128)/[1;≤8]
VUNPCKHPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VUNPCKHPD_Z (XMM, K, XMM, XMM)/1
VUNPCKHPD_Z (YMM, K, YMM, M256)/[1;≤9]
VUNPCKHPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VUNPCKHPD_Z (YMM, K, YMM, YMM)/1
VUNPCKHPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKHPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VUNPCKHPD_Z (ZMM, K, ZMM, ZMM)/1
VUNPCKHPS (XMM, K, XMM, M128)/[1;≤8]
VUNPCKHPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VUNPCKHPS (XMM, K, XMM, XMM)/1
VUNPCKHPS (YMM, K, YMM, M256)/[1;≤9]
VUNPCKHPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VUNPCKHPS (YMM, K, YMM, YMM)/1
VUNPCKHPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VUNPCKHPS (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKHPS (ZMM, K, ZMM, ZMM)/1
VUNPCKHPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VUNPCKHPS (ZMM, ZMM, M512)/[1;≤9]
VUNPCKHPS (ZMM, ZMM, ZMM)/1
VUNPCKHPS_EVEX (XMM, XMM, M128)/[1;≤8]
VUNPCKHPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VUNPCKHPS_EVEX (XMM, XMM, XMM)/1
VUNPCKHPS_EVEX (YMM, YMM, M256)/[1;≤9]
VUNPCKHPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VUNPCKHPS_EVEX (YMM, YMM, YMM)/1
VUNPCKHPS_Z (XMM, K, XMM, M128)/[1;≤8]
VUNPCKHPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VUNPCKHPS_Z (XMM, K, XMM, XMM)/1
VUNPCKHPS_Z (YMM, K, YMM, M256)/[1;≤9]
VUNPCKHPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VUNPCKHPS_Z (YMM, K, YMM, YMM)/1
VUNPCKHPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VUNPCKHPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKHPS_Z (ZMM, K, ZMM, ZMM)/1
VUNPCKLPD (XMM, K, XMM, M128)/[1;≤8]
VUNPCKLPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VUNPCKLPD (XMM, K, XMM, XMM)/1
VUNPCKLPD (YMM, K, YMM, M256)/[1;≤9]
VUNPCKLPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VUNPCKLPD (YMM, K, YMM, YMM)/1
VUNPCKLPD (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKLPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VUNPCKLPD (ZMM, K, ZMM, ZMM)/1
VUNPCKLPD (ZMM, ZMM, M512)/[1;≤9]
VUNPCKLPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VUNPCKLPD (ZMM, ZMM, ZMM)/1
VUNPCKLPD_EVEX (XMM, XMM, M128)/[1;≤8]
VUNPCKLPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VUNPCKLPD_EVEX (XMM, XMM, XMM)/1
VUNPCKLPD_EVEX (YMM, YMM, M256)/[1;≤9]
VUNPCKLPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VUNPCKLPD_EVEX (YMM, YMM, YMM)/1
VUNPCKLPD_Z (XMM, K, XMM, M128)/[1;≤8]
VUNPCKLPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VUNPCKLPD_Z (XMM, K, XMM, XMM)/1
VUNPCKLPD_Z (YMM, K, YMM, M256)/[1;≤9]
VUNPCKLPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VUNPCKLPD_Z (YMM, K, YMM, YMM)/1
VUNPCKLPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKLPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VUNPCKLPD_Z (ZMM, K, ZMM, ZMM)/1
VUNPCKLPS (XMM, K, XMM, M128)/[1;≤8]
VUNPCKLPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VUNPCKLPS (XMM, K, XMM, XMM)/1
VUNPCKLPS (YMM, K, YMM, M256)/[1;≤9]
VUNPCKLPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VUNPCKLPS (YMM, K, YMM, YMM)/1
VUNPCKLPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VUNPCKLPS (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKLPS (ZMM, K, ZMM, ZMM)/1
VUNPCKLPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VUNPCKLPS (ZMM, ZMM, M512)/[1;≤9]
VUNPCKLPS (ZMM, ZMM, ZMM)/1
VUNPCKLPS_EVEX (XMM, XMM, M128)/[1;≤8]
VUNPCKLPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VUNPCKLPS_EVEX (XMM, XMM, XMM)/1
VUNPCKLPS_EVEX (YMM, YMM, M256)/[1;≤9]
VUNPCKLPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VUNPCKLPS_EVEX (YMM, YMM, YMM)/1
VUNPCKLPS_Z (XMM, K, XMM, M128)/[1;≤8]
VUNPCKLPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VUNPCKLPS_Z (XMM, K, XMM, XMM)/1
VUNPCKLPS_Z (YMM, K, YMM, M256)/[1;≤9]
VUNPCKLPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VUNPCKLPS_Z (YMM, K, YMM, YMM)/1
VUNPCKLPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VUNPCKLPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VUNPCKLPS_Z (ZMM, K, ZMM, ZMM)/1
VXORPD (XMM, K, XMM, M128)/[1;≤8]
VXORPD (XMM, K, XMM, M64_1to2)/[1;≤8]
VXORPD (XMM, K, XMM, XMM)/1
VXORPD (YMM, K, YMM, M256)/[1;≤9]
VXORPD (YMM, K, YMM, M64_1to4)/[1;≤9]
VXORPD (YMM, K, YMM, YMM)/1
VXORPD (ZMM, K, ZMM, M512)/[1;≤9]
VXORPD (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VXORPD (ZMM, K, ZMM, ZMM)/1
VXORPD (ZMM, ZMM, M512)/[1;≤9]
VXORPD (ZMM, ZMM, M64_1to8)/[1;≤9]
VXORPD (ZMM, ZMM, ZMM)/[0;1]
VXORPD_EVEX (XMM, XMM, M128)/[1;≤8]
VXORPD_EVEX (XMM, XMM, M64_1to2)/[1;≤8]
VXORPD_EVEX (XMM, XMM, XMM)/[0;1]
VXORPD_EVEX (YMM, YMM, M256)/[1;≤9]
VXORPD_EVEX (YMM, YMM, M64_1to4)/[1;≤9]
VXORPD_EVEX (YMM, YMM, YMM)/[0;1]
VXORPD_Z (XMM, K, XMM, M128)/[1;≤8]
VXORPD_Z (XMM, K, XMM, M64_1to2)/[1;≤8]
VXORPD_Z (XMM, K, XMM, XMM)/1
VXORPD_Z (YMM, K, YMM, M256)/[1;≤9]
VXORPD_Z (YMM, K, YMM, M64_1to4)/[1;≤9]
VXORPD_Z (YMM, K, YMM, YMM)/1
VXORPD_Z (ZMM, K, ZMM, M512)/[1;≤9]
VXORPD_Z (ZMM, K, ZMM, M64_1to8)/[1;≤9]
VXORPD_Z (ZMM, K, ZMM, ZMM)/1
VXORPS (XMM, K, XMM, M128)/[1;≤8]
VXORPS (XMM, K, XMM, M32_1to4)/[1;≤8]
VXORPS (XMM, K, XMM, XMM)/1
VXORPS (YMM, K, YMM, M256)/[1;≤9]
VXORPS (YMM, K, YMM, M32_1to8)/[1;≤9]
VXORPS (YMM, K, YMM, YMM)/1
VXORPS (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VXORPS (ZMM, K, ZMM, M512)/[1;≤9]
VXORPS (ZMM, K, ZMM, ZMM)/1
VXORPS (ZMM, ZMM, M32_1to16)/[1;≤9]
VXORPS (ZMM, ZMM, M512)/[1;≤9]
VXORPS (ZMM, ZMM, ZMM)/[0;1]
VXORPS_EVEX (XMM, XMM, M128)/[1;≤8]
VXORPS_EVEX (XMM, XMM, M32_1to4)/[1;≤8]
VXORPS_EVEX (XMM, XMM, XMM)/[0;1]
VXORPS_EVEX (YMM, YMM, M256)/[1;≤9]
VXORPS_EVEX (YMM, YMM, M32_1to8)/[1;≤9]
VXORPS_EVEX (YMM, YMM, YMM)/[0;1]
VXORPS_Z (XMM, K, XMM, M128)/[1;≤8]
VXORPS_Z (XMM, K, XMM, M32_1to4)/[1;≤8]
VXORPS_Z (XMM, K, XMM, XMM)/1
VXORPS_Z (YMM, K, YMM, M256)/[1;≤9]
VXORPS_Z (YMM, K, YMM, M32_1to8)/[1;≤9]
VXORPS_Z (YMM, K, YMM, YMM)/1
VXORPS_Z (ZMM, K, ZMM, M32_1to16)/[1;≤9]
VXORPS_Z (ZMM, K, ZMM, M512)/[1;≤9]
VXORPS_Z (ZMM, K, ZMM, ZMM)/1
KADDB (K, K, K)/4
KADDD (K, K, K)/4
KADDQ (K, K, K)/4
KADDW (K, K, K)/4
KANDB (K, K, K)/1
KANDD (K, K, K)/1
KANDNB (K, K, K)/1
KANDND (K, K, K)/1
KANDNQ (K, K, K)/1
KANDNW (K, K, K)/1
KANDQ (K, K, K)/1
KANDW (K, K, K)/1
KMOVB (K, K)/1
KMOVB (K, M8)/
KMOVB (K, R32)/≤3
KMOVB (M8, K)/≤12
KMOVB (R32, K)/≤3
KMOVD (K, K)/1
KMOVD (K, M32)/
KMOVD (K, R32)/≤3
KMOVD (M32, K)/≤11
KMOVD (R32, K)/≤3
KMOVQ (K, K)/1
KMOVQ (K, M64)/
KMOVQ (K, R64)/
KMOVQ (M64, K)/≤11
KMOVQ (R64, K)/
KMOVW (K, K)/1
KMOVW (K, M16)/
KMOVW (K, R32)/≤3
KMOVW (M16, K)/≤11
KMOVW (R32, K)/≤3
KNOTB (K, K)/1
KNOTD (K, K)/1
KNOTQ (K, K)/1
KNOTW (K, K)/1
KORB (K, K, K)/1
KORD (K, K, K)/1
KORQ (K, K, K)/1
KORTESTB (K, K)/
KORTESTD (K, K)/
KORTESTQ (K, K)/
KORTESTW (K, K)/
KORW (K, K, K)/1
KSHIFTLB (K, K, I8)/4
KSHIFTLD (K, K, I8)/4
KSHIFTLQ (K, K, I8)/4
KSHIFTLW (K, K, I8)/4
KSHIFTRB (K, K, I8)/4
KSHIFTRD (K, K, I8)/4
KSHIFTRQ (K, K, I8)/4
KSHIFTRW (K, K, I8)/4
KTESTB (K, K)/
KTESTD (K, K)/
KTESTQ (K, K)/
KTESTW (K, K)/
KUNPCKBW (K, K, K)/4
KUNPCKDQ (K, K, K)/4
KUNPCKWD (K, K, K)/4
KXNORB (K, K, K)/1
KXNORD (K, K, K)/1
KXNORQ (K, K, K)/1
KXNORW (K, K, K)/1
KXORB (K, K, K)/1
KXORD (K, K, K)/1
KXORQ (K, K, K)/1
KXORW (K, K, K)/1
VPDPBUSD (XMM, XMM, M128)/
VPDPBUSD (XMM, XMM, XMM)/
VPDPBUSD (YMM, YMM, M256)/
VPDPBUSD (YMM, YMM, YMM)/
VPDPBUSDS (XMM, XMM, M128)/
VPDPBUSDS (XMM, XMM, XMM)/
VPDPBUSDS (YMM, YMM, M256)/
VPDPBUSDS (YMM, YMM, YMM)/
VPDPWSSD (XMM, XMM, M128)/
VPDPWSSD (XMM, XMM, XMM)/
VPDPWSSD (YMM, YMM, M256)/
VPDPWSSD (YMM, YMM, YMM)/
VPDPWSSDS (XMM, XMM, M128)/
VPDPWSSDS (XMM, XMM, XMM)/
VPDPWSSDS (YMM, YMM, M256)/
VPDPWSSDS (YMM, YMM, YMM)/
VAESDEC (XMM, XMM, M128)/[5;≤11]
VAESDEC (XMM, XMM, XMM)/5
VAESDECLAST (XMM, XMM, M128)/[5;≤11]
VAESDECLAST (XMM, XMM, XMM)/5
VAESENC (XMM, XMM, M128)/[5;≤11]
VAESENC (XMM, XMM, XMM)/5
VAESENCLAST (XMM, XMM, M128)/[5;≤11]
VAESENCLAST (XMM, XMM, XMM)/5
VAESIMC (XMM, M128)/[≤12;≤14]
VAESIMC (XMM, XMM)/8
VAESKEYGENASSIST (XMM, M128, I8)/[≤10;≤12]
VAESKEYGENASSIST (XMM, XMM, I8)/7
ADC (AL, 0)/[1;2]
ADC (AL, I8)/[1;2]
ADC (AX, I16)/[1;2]
ADC (EAX, I32)/[1;2]
ADC (M16, 0)/[2;≤11]
ADC (M16, I16)/[2;≤11]
ADC (M16, I8)/[2;≤11]
ADC (M16, R16)/[1;≤11]
ADC (M32, 0)/[2;≤11]
ADC (M32, I32)/[2;≤11]
ADC (M32, I8)/[2;≤11]
ADC (M32, R32)/[1;≤11]
ADC (M64, 0)/[2;≤11]
ADC (M64, I32)/[2;≤11]
ADC (M64, I8)/[2;≤11]
ADC (M64, R64)/[1;≤11]
ADC (M8, 0)/[2;≤12]
ADC (M8, I8)/[2;≤12]
ADC (M8, R8h)/[1;≤18]
ADC (M8, R8l)/[1;≤12]
ADC (R16, 0)/1
ADC (R16, I16)/1
ADC (R16, I8)/1
ADC (R16, M16)/[1;6]
ADC (R32, 0)/1
ADC (R32, I32)/1
ADC (R32, I8)/1
ADC (R32, M32)/[1;6]
ADC (R64, 0)/1
ADC (R64, I32)/1
ADC (R64, I8)/1
ADC (R64, M64)/[1;6]
ADC (R8h, 0)/[3;≤5]
ADC (R8h, I8)/[3;≤5]
ADC (R8h, M8)/[3;10]
ADC (R8l, 0)/1
ADC (R8l, I8)/1
ADC (R8l, M8)/[1;6]
ADC (RAX, I32)/[1;2]
ADC_10 (R8h, R8h)/[3;≤5]
ADC_10 (R8h, R8l)/[3;≤5]
ADC_10 (R8l, R8h)/[2;≤4]
ADC_10 (R8l, R8l)/1
ADC_11 (R16, R16)/1
ADC_11 (R32, R32)/1
ADC_11 (R64, R64)/1
ADC_12 (R8h, R8h)/[3;≤5]
ADC_12 (R8h, R8l)/[3;≤5]
ADC_12 (R8l, R8h)/[2;≤4]
ADC_12 (R8l, R8l)/1
ADC_13 (R16, R16)/1
ADC_13 (R32, R32)/1
ADC_13 (R64, R64)/1
ADC_LOCK (M16, 0)/[14;≤35]
ADC_LOCK (M16, I16)/[14;≤35]
ADC_LOCK (M16, I8)/[14;≤35]
ADC_LOCK (M16, R16)/[14;≤35]
ADC_LOCK (M32, 0)/[14;≤35]
ADC_LOCK (M32, I32)/[14;≤35]
ADC_LOCK (M32, I8)/[14;≤35]
ADC_LOCK (M32, R32)/[14;≤35]
ADC_LOCK (M64, 0)/[14;≤35]
ADC_LOCK (M64, I32)/[14;≤35]
ADC_LOCK (M64, I8)/[14;≤35]
ADC_LOCK (M64, R64)/[14;≤35]
ADC_LOCK (M8, 0)/[14;≤36]
ADC_LOCK (M8, I8)/[14;≤36]
ADC_LOCK (M8, R8h)/[16;≤38]
ADC_LOCK (M8, R8l)/[14;≤36]
ADD (AL, 0)/1
ADD (AL, I8)/1
ADD (AX, I16)/1
ADD (EAX, I32)/1
ADD (M16, 0)/[≤5;≤11]
ADD (M16, I16)/[≤5;≤11]
ADD (M16, I8)/[≤5;≤11]
ADD (M16, R16)/[1;≤11]
ADD (M32, 0)/[≤6;≤11]
ADD (M32, I32)/[≤6;≤11]
ADD (M32, I8)/[≤6;≤11]
ADD (M32, R32)/[1;≤11]
ADD (M64, 0)/[≤6;≤11]
ADD (M64, I32)/[≤6;≤11]
ADD (M64, I8)/[≤6;≤11]
ADD (M64, R64)/[1;≤11]
ADD (M8, 0)/[≤6;≤12]
ADD (M8, I8)/[≤6;≤12]
ADD (M8, R8h)/[≤4;≤18]
ADD (M8, R8l)/[1;≤12]
ADD (R16, 0)/1
ADD (R16, I16)/1
ADD (R16, I8)/1
ADD (R16, M16)/[1;6]
ADD (R32, 0)/1
ADD (R32, I32)/1
ADD (R32, I8)/1
ADD (R32, M32)/[≤1;6]
ADD (R64, 0)/1
ADD (R64, I32)/1
ADD (R64, I8)/1
ADD (R64, M64)/[≤1;6]
ADD (R8h, 0)/[3;≤5]
ADD (R8h, I8)/[3;≤5]
ADD (R8h, M8)/[3;10]
ADD (R8l, 0)/1
ADD (R8l, I8)/1
ADD (R8l, M8)/[≤1;6]
ADD (RAX, I32)/1
ADD_00 (R8h, R8h)/[3;≤5]
ADD_00 (R8h, R8l)/[3;≤5]
ADD_00 (R8l, R8h)/[2;≤4]
ADD_00 (R8l, R8l)/1
ADD_01 (R16, R16)/1
ADD_01 (R32, R32)/1
ADD_01 (R64, R64)/1
ADD_02 (R8h, R8h)/[3;≤5]
ADD_02 (R8h, R8l)/[3;≤5]
ADD_02 (R8l, R8h)/[2;≤4]
ADD_02 (R8l, R8l)/1
ADD_03 (R16, R16)/1
ADD_03 (R32, R32)/1
ADD_03 (R64, R64)/1
ADD_LOCK (M16, 0)/[≤19;≤33]
ADD_LOCK (M16, I16)/[≤19;≤33]
ADD_LOCK (M16, I8)/[≤19;≤33]
ADD_LOCK (M16, R16)/[13;≤33]
ADD_LOCK (M32, 0)/[≤20;≤33]
ADD_LOCK (M32, I32)/[≤20;≤33]
ADD_LOCK (M32, I8)/[≤20;≤33]
ADD_LOCK (M32, R32)/[13;≤33]
ADD_LOCK (M64, 0)/[≤20;≤33]
ADD_LOCK (M64, I32)/[≤20;≤33]
ADD_LOCK (M64, I8)/[≤20;≤33]
ADD_LOCK (M64, R64)/[13;≤33]
ADD_LOCK (M8, 0)/[≤20;≤34]
ADD_LOCK (M8, I8)/[≤19;≤34]
ADD_LOCK (M8, R8h)/[≤16;≤37]
ADD_LOCK (M8, R8l)/[13;≤34]
AND (AL, 0)/1
AND (AL, I8)/1
AND (AX, I16)/1
AND (EAX, I32)/1
AND (M16, 0)/[≤5;≤11]
AND (M16, I16)/[≤5;≤11]
AND (M16, I8)/[≤5;≤11]
AND (M16, R16)/[1;≤11]
AND (M32, 0)/[≤6;≤11]
AND (M32, I32)/[≤6;≤11]
AND (M32, I8)/[≤6;≤11]
AND (M32, R32)/[1;≤11]
AND (M64, 0)/[≤6;≤11]
AND (M64, I32)/[≤6;≤11]
AND (M64, I8)/[≤6;≤11]
AND (M64, R64)/[1;≤11]
AND (M8, 0)/[≤6;≤12]
AND (M8, I8)/[≤6;≤12]
AND (M8, R8h)/[≤4;≤18]
AND (M8, R8l)/[1;≤12]
AND (R16, 0)/1
AND (R16, I16)/1
AND (R16, I8)/1
AND (R16, M16)/[1;6]
AND (R32, 0)/1
AND (R32, I32)/1
AND (R32, I8)/1
AND (R32, M32)/[≤1;6]
AND (R64, 0)/1
AND (R64, I32)/1
AND (R64, I8)/1
AND (R64, M64)/[≤1;6]
AND (R8h, 0)/[3;≤5]
AND (R8h, I8)/[3;≤5]
AND (R8h, M8)/[3;10]
AND (R8l, 0)/1
AND (R8l, I8)/1
AND (R8l, M8)/[≤1;6]
AND (RAX, I32)/1
AND_20 (R8h, R8h)/[3;≤5]
AND_20 (R8h, R8l)/[3;≤5]
AND_20 (R8l, R8h)/[2;≤4]
AND_20 (R8l, R8l)/1
AND_21 (R16, R16)/1
AND_21 (R32, R32)/1
AND_21 (R64, R64)/1
AND_22 (R8h, R8h)/[3;≤5]
AND_22 (R8h, R8l)/[3;≤5]
AND_22 (R8l, R8h)/[2;≤4]
AND_22 (R8l, R8l)/1
AND_23 (R16, R16)/1
AND_23 (R32, R32)/1
AND_23 (R64, R64)/1
AND_LOCK (M16, 0)/[≤19;≤33]
AND_LOCK (M16, I16)/[≤19;≤33]
AND_LOCK (M16, I8)/[≤19;≤33]
AND_LOCK (M16, R16)/[13;≤33]
AND_LOCK (M32, 0)/[≤20;≤33]
AND_LOCK (M32, I32)/[≤19;≤33]
AND_LOCK (M32, I8)/[≤20;≤33]
AND_LOCK (M32, R32)/[13;≤33]
AND_LOCK (M64, 0)/[≤20;≤33]
AND_LOCK (M64, I32)/[≤20;≤33]
AND_LOCK (M64, I8)/[≤20;≤33]
AND_LOCK (M64, R64)/[12;≤33]
AND_LOCK (M8, 0)/[≤19;≤34]
AND_LOCK (M8, I8)/[13;≤34]
AND_LOCK (M8, R8h)/[≤16;≤37]
AND_LOCK (M8, R8l)/[13;≤34]
BSF (R16, M16)/[3;8]
BSF (R16, R16)/3
BSF (R32, M32)/[≤3;8]
BSF (R32, R32)/3
BSF (R64, M64)/[≤3;8]
BSF (R64, R64)/3
BSR (R16, M16)/[3;8]
BSR (R16, R16)/3
BSR (R32, M32)/[≤3;8]
BSR (R32, R32)/3
BSR (R64, M64)/[≤3;8]
BSR (R64, R64)/3
BSWAP (R32)/1
BSWAP (R64)/2
BT (M16, 0)/[≤5;6]
BT (M16, I8)/[≤5;6]
BT (M16, R16)/[≤5;11]
BT (M32, 0)/≤6
BT (M32, I8)/≤6
BT (M32, R32)/[≤6;11]
BT (M64, 0)/≤6
BT (M64, I8)/≤6
BT (M64, R64)/[≤6;10]
BT (R16, 0)/1
BT (R16, I8)/1
BT (R16, R16)/1
BT (R32, 0)/1
BT (R32, I8)/1
BT (R32, R32)/1
BT (R64, 0)/1
BT (R64, I8)/1
BT (R64, R64)/1
BTC (M16, 0)/[≤5;≤11]
BTC (M16, I8)/[≤5;≤11]
BTC (M16, R16)/[≤5;≤18]
BTC (M32, 0)/[≤6;≤11]
BTC (M32, I8)/[≤6;≤11]
BTC (M32, R32)/[≤6;≤18]
BTC (M64, 0)/[≤6;≤11]
BTC (M64, I8)/[≤6;≤11]
BTC (M64, R64)/[≤6;≤17]
BTC (R16, 0)/1
BTC (R16, I8)/1
BTC (R16, R16)/1
BTC (R32, 0)/1
BTC (R32, I8)/1
BTC (R32, R32)/1
BTC (R64, 0)/1
BTC (R64, I8)/1
BTC (R64, R64)/1
BTC_LOCK (M16, 0)/[≤19;≤33]
BTC_LOCK (M16, I8)/[≤19;≤33]
BTC_LOCK (M16, R16)/[17;≤37]
BTC_LOCK (M32, 0)/[≤20;≤33]
BTC_LOCK (M32, I8)/[≤20;≤33]
BTC_LOCK (M32, R32)/[17;≤37]
BTC_LOCK (M64, 0)/[≤20;≤33]
BTC_LOCK (M64, I8)/[≤20;≤33]
BTC_LOCK (M64, R64)/[16;≤36]
BTR (M16, 0)/[≤5;≤11]
BTR (M16, I8)/[≤5;≤11]
BTR (M16, R16)/[≤5;≤18]
BTR (M32, 0)/[≤6;≤11]
BTR (M32, I8)/[≤6;≤11]
BTR (M32, R32)/[≤6;≤18]
BTR (M64, 0)/[≤6;≤11]
BTR (M64, I8)/[≤6;≤11]
BTR (M64, R64)/[≤6;≤17]
BTR (R16, 0)/1
BTR (R16, I8)/1
BTR (R16, R16)/1
BTR (R32, 0)/1
BTR (R32, I8)/1
BTR (R32, R32)/1
BTR (R64, 0)/1
BTR (R64, I8)/1
BTR (R64, R64)/1
BTR_LOCK (M16, 0)/[≤19;≤33]
BTR_LOCK (M16, I8)/[≤19;≤33]
BTR_LOCK (M16, R16)/[17;≤37]
BTR_LOCK (M32, 0)/[≤20;≤33]
BTR_LOCK (M32, I8)/[≤20;≤33]
BTR_LOCK (M32, R32)/[17;≤37]
BTR_LOCK (M64, 0)/[20;≤33]
BTR_LOCK (M64, I8)/[≤20;≤33]
BTR_LOCK (M64, R64)/[16;≤36]
BTS (M16, 0)/[≤5;≤11]
BTS (M16, I8)/[≤5;≤11]
BTS (M16, R16)/[≤5;≤18]
BTS (M32, 0)/[≤6;≤11]
BTS (M32, I8)/[≤6;≤11]
BTS (M32, R32)/[≤6;≤18]
BTS (M64, 0)/[≤6;≤11]
BTS (M64, I8)/[≤6;≤11]
BTS (M64, R64)/[≤6;≤17]
BTS (R16, 0)/1
BTS (R16, I8)/1
BTS (R16, R16)/1
BTS (R32, 0)/1
BTS (R32, I8)/1
BTS (R32, R32)/1
BTS (R64, 0)/1
BTS (R64, I8)/1
BTS (R64, R64)/1
BTS_LOCK (M16, 0)/[≤19;≤33]
BTS_LOCK (M16, I8)/[≤19;≤33]
BTS_LOCK (M16, R16)/[17;≤37]
BTS_LOCK (M32, 0)/[≤20;≤33]
BTS_LOCK (M32, I8)/[≤20;≤33]
BTS_LOCK (M32, R32)/[17;≤37]
BTS_LOCK (M64, 0)/[≤20;≤33]
BTS_LOCK (M64, I8)/[≤20;≤33]
BTS_LOCK (M64, R64)/[16;≤36]
CALL_FAR (M32)/
CALL_FAR (M48)/
CALL_FAR (M80)/
CALL_NEAR (M64)/
CALL_NEAR (R64)/
CALL_NEAR (Rel32)/
CBW/1
CDQ/1
CLC/
CLD/
CLI/
CLTS/
CMC/1
CMOVB (R16, M16)/[1;6]
CMOVB (R16, R16)/1
CMOVB (R32, M32)/[1;6]
CMOVB (R32, R32)/1
CMOVB (R64, M64)/[1;6]
CMOVB (R64, R64)/1
CMOVBE (R16, M16)/[1;6]
CMOVBE (R16, R16)/[1;2]
CMOVBE (R32, M32)/[1;6]
CMOVBE (R32, R32)/[1;2]
CMOVBE (R64, M64)/[1;6]
CMOVBE (R64, R64)/[1;2]
CMOVL (R16, M16)/[1;6]
CMOVL (R16, R16)/1
CMOVL (R32, M32)/[1;6]
CMOVL (R32, R32)/1
CMOVL (R64, M64)/[1;6]
CMOVL (R64, R64)/1
CMOVLE (R16, M16)/[1;6]
CMOVLE (R16, R16)/1
CMOVLE (R32, M32)/[1;6]
CMOVLE (R32, R32)/1
CMOVLE (R64, M64)/[1;6]
CMOVLE (R64, R64)/1
CMOVNB (R16, M16)/[1;6]
CMOVNB (R16, R16)/1
CMOVNB (R32, M32)/[1;6]
CMOVNB (R32, R32)/1
CMOVNB (R64, M64)/[1;6]
CMOVNB (R64, R64)/1
CMOVNBE (R16, M16)/[1;6]
CMOVNBE (R16, R16)/[1;2]
CMOVNBE (R32, M32)/[1;6]
CMOVNBE (R32, R32)/[1;2]
CMOVNBE (R64, M64)/[1;6]
CMOVNBE (R64, R64)/[1;2]
CMOVNL (R16, M16)/[1;6]
CMOVNL (R16, R16)/1
CMOVNL (R32, M32)/[1;6]
CMOVNL (R32, R32)/1
CMOVNL (R64, M64)/[1;6]
CMOVNL (R64, R64)/1
CMOVNLE (R16, M16)/[1;6]
CMOVNLE (R16, R16)/1
CMOVNLE (R32, M32)/[1;6]
CMOVNLE (R32, R32)/1
CMOVNLE (R64, M64)/[1;6]
CMOVNLE (R64, R64)/1
CMOVNO (R16, M16)/[1;6]
CMOVNO (R16, R16)/1
CMOVNO (R32, M32)/[1;6]
CMOVNO (R32, R32)/1
CMOVNO (R64, M64)/[1;6]
CMOVNO (R64, R64)/1
CMOVNP (R16, M16)/[1;6]
CMOVNP (R16, R16)/1
CMOVNP (R32, M32)/[1;6]
CMOVNP (R32, R32)/1
CMOVNP (R64, M64)/[1;6]
CMOVNP (R64, R64)/1
CMOVNS (R16, M16)/[1;6]
CMOVNS (R16, R16)/1
CMOVNS (R32, M32)/[1;6]
CMOVNS (R32, R32)/1
CMOVNS (R64, M64)/[1;6]
CMOVNS (R64, R64)/1
CMOVNZ (R16, M16)/[1;6]
CMOVNZ (R16, R16)/1
CMOVNZ (R32, M32)/[1;6]
CMOVNZ (R32, R32)/1
CMOVNZ (R64, M64)/[1;6]
CMOVNZ (R64, R64)/1
CMOVO (R16, M16)/[1;6]
CMOVO (R16, R16)/1
CMOVO (R32, M32)/[1;6]
CMOVO (R32, R32)/1
CMOVO (R64, M64)/[1;6]
CMOVO (R64, R64)/1
CMOVP (R16, M16)/[1;6]
CMOVP (R16, R16)/1
CMOVP (R32, M32)/[1;6]
CMOVP (R32, R32)/1
CMOVP (R64, M64)/[1;6]
CMOVP (R64, R64)/1
CMOVS (R16, M16)/[1;6]
CMOVS (R16, R16)/1
CMOVS (R32, M32)/[1;6]
CMOVS (R32, R32)/1
CMOVS (R64, M64)/[1;6]
CMOVS (R64, R64)/1
CMOVZ (R16, M16)/[1;6]
CMOVZ (R16, R16)/1
CMOVZ (R32, M32)/[1;6]
CMOVZ (R32, R32)/1
CMOVZ (R64, M64)/[1;6]
CMOVZ (R64, R64)/1
CMP (AL, 0)/1
CMP (AL, I8)/1
CMP (AX, I16)/1
CMP (EAX, I32)/1
CMP (M16, 0)/[≤5;6]
CMP (M16, I16)/[≤5;6]
CMP (M16, I8)/[≤5;6]
CMP (M16, R16)/[1;6]
CMP (M32, 0)/[≤1;6]
CMP (M32, I32)/[≤1;6]
CMP (M32, I8)/[≤1;6]
CMP (M32, R32)/[1;6]
CMP (M64, 0)/[≤1;6]
CMP (M64, I32)/[≤1;6]
CMP (M64, I8)/[≤1;6]
CMP (M64, R64)/[1;6]
CMP (M8, 0)/[≤1;6]
CMP (M8, I8)/[≤1;6]
CMP (M8, R8h)/[≤4;8]
CMP (M8, R8l)/[1;6]
CMP (R16, 0)/1
CMP (R16, I16)/1
CMP (R16, I8)/1
CMP (R16, M16)/[1;6]
CMP (R32, 0)/1
CMP (R32, I32)/1
CMP (R32, I8)/1
CMP (R32, M32)/[1;6]
CMP (R64, 0)/1
CMP (R64, I32)/1
CMP (R64, I8)/1
CMP (R64, M64)/[1;6]
CMP (R8h, 0)/≤4
CMP (R8h, I8)/≤4
CMP (R8h, M8)/[≤4;8]
CMP (R8l, 0)/1
CMP (R8l, I8)/1
CMP (R8l, M8)/[1;6]
CMP (RAX, I32)/1
CMP_38 (R8h, R8h)/≤4
CMP_38 (R8h, R8l)/[2;≤4]
CMP_38 (R8l, R8h)/[2;≤4]
CMP_38 (R8l, R8l)/1
CMP_39 (R16, R16)/1
CMP_39 (R32, R32)/1
CMP_39 (R64, R64)/1
CMP_3A (R8h, R8h)/≤4
CMP_3A (R8h, R8l)/[2;≤4]
CMP_3A (R8l, R8h)/[2;≤4]
CMP_3A (R8l, R8l)/1
CMP_3B (R16, R16)/1
CMP_3B (R32, R32)/1
CMP_3B (R64, R64)/1
CMPSB/[4;≤20]
CMPSB_REPE/
CMPSB_REPNE/
CMPSD/[4;≤20]
CMPSD_REPE/
CMPSD_REPNE/
CMPSW/[4;≤19]
CMPSW_REPE/
CMPSW_REPNE/
CMPXCHG (M16, R16)/[0;≤11]
CMPXCHG (M32, R32)/[0;≤11]
CMPXCHG (M64, R64)/[0;≤11]
CMPXCHG (M8, R8h)/[0;≤18]
CMPXCHG (M8, R8l)/[0;≤12]
CMPXCHG (R16, R16)/[0;3]
CMPXCHG (R32, R32)/[0;3]
CMPXCHG (R64, R64)/[0;3]
CMPXCHG (R8h, R8h)/[0;≤8]
CMPXCHG (R8h, R8l)/[0;≤8]
CMPXCHG (R8l, R8h)/[0;4]
CMPXCHG (R8l, R8l)/[0;3]
CMPXCHG8B (M64)/[0;≤24]
CMPXCHG8B_LOCK (M64)/[17;≤36]
CMPXCHG_LOCK (M16, R16)/[13;≤34]
CMPXCHG_LOCK (M32, R32)/[12;≤34]
CMPXCHG_LOCK (M64, R64)/[13;≤34]
CMPXCHG_LOCK (M8, R8h)/[13;≤38]
CMPXCHG_LOCK (M8, R8l)/[13;≤35]
CPUID/
CWD/2
CWDE/1
DEC (M16)/[≤5;≤11]
DEC (M32)/[≤6;≤11]
DEC (M64)/[≤6;≤11]
DEC (M8)/[≤6;≤12]
DEC (R16)/1
DEC (R32)/1
DEC (R64)/1
DEC (R8h)/[3;≤5]
DEC (R8l)/1
DEC_LOCK (M16)/[≤19;≤33]
DEC_LOCK (M32)/[≤20;≤33]
DEC_LOCK (M64)/[≤20;≤33]
DEC_LOCK (M8)/[≤20;≤34]
DIV (M16)/[13;20]
DIV (M32)/[11;19]
DIV (M64)/[14;23]
DIV (M8)/[15;20]
DIV (R16)/[11;16]
DIV (R32)/[10;15]
DIV (R64)/[14;18]
DIV (R8h)/[17;39]
DIV (R8l)/15
ENTER (I16, I8)/≤120
ENTER_W (I16, I8)/≤100
HLT/
IDIV (M16)/[13;20]
IDIV (M32)/[11;19]
IDIV (M64)/[14;23]
IDIV (M8)/[15;20]
IDIV (R16)/[11;16]
IDIV (R32)/[10;15]
IDIV (R64)/[14;18]
IDIV (R8h)/[17;39]
IDIV (R8l)/15
IMUL (M16)/[0;10]
IMUL (M32)/[3;9]
IMUL (M64)/[3;9]
IMUL (M8)/[3;8]
IMUL (R16)/[0;5]
IMUL (R16, M16)/[3;8]
IMUL (R16, M16, 0)/[0;9]
IMUL (R16, M16, I16)/[0;9]
IMUL (R16, M16, I8)/[0;9]
IMUL (R16, R16)/3
IMUL (R32)/[3;4]
IMUL (R32, M32)/[≤3;8]
IMUL (R32, M32, 0)/[≤3;8]
IMUL (R32, M32, I32)/[≤3;8]
IMUL (R32, M32, I8)/[≤3;8]
IMUL (R32, R32)/3
IMUL (R64)/[3;4]
IMUL (R64, M64)/[≤3;8]
IMUL (R64, M64, 0)/[≤3;8]
IMUL (R64, M64, I32)/[≤3;8]
IMUL (R64, M64, I8)/[≤3;8]
IMUL (R64, R64)/3
IMUL (R8h)/[4;≤6]
IMUL (R8l)/3
IMUL_IMMB (R16, R16, 0)/[0;4]
IMUL_IMMB (R16, R16, I8)/[0;4]
IMUL_IMMB (R32, R32, 0)/3
IMUL_IMMB (R32, R32, I8)/3
IMUL_IMMB (R64, R64, 0)/3
IMUL_IMMB (R64, R64, I8)/3
IMUL_IMMZ (R16, R16, I16)/[0;4]
IMUL_IMMZ (R32, R32, I32)/3
IMUL_IMMZ (R64, R64, I32)/3
IN (AL, 0)/
IN (AL, DX)/
IN (AL, I8)/
IN (AX, 0)/
IN (AX, DX)/
IN (AX, I8)/
IN (EAX, 0)/
IN (EAX, DX)/
IN (EAX, I8)/
INC (M16)/[≤5;≤11]
INC (M32)/[≤6;≤11]
INC (M64)/[≤6;≤11]
INC (M8)/[≤6;≤12]
INC (R16)/1
INC (R32)/1
INC (R64)/1
INC (R8h)/[3;≤5]
INC (R8l)/1
INC_LOCK (M16)/[≤19;≤33]
INC_LOCK (M32)/[≤20;≤33]
INC_LOCK (M64)/[≤20;≤33]
INC_LOCK (M8)/[≤20;≤34]
INSB/
INSB_REPE/
INSB_REPNE/
INSD/
INSD_REPE/
INSD_REPNE/
INSW/
INSW_REPE/
INSW_REPNE/
INT (0)/
INT (I8)/
INT3/
INVD/
INVLPG (M8)/
IRET/
IRETD/
JB (Rel32)/
JB (Rel8)/
JBE (Rel32)/
JBE (Rel8)/
JL (Rel32)/
JL (Rel8)/
JLE (Rel32)/
JLE (Rel8)/
JMP (M64)/
JMP (R64)/
JMP (Rel32)/
JMP (Rel8)/
JMP_FAR (M32)/
JMP_FAR (M48)/
JMP_FAR (M80)/
JNB (Rel32)/
JNB (Rel8)/
JNBE (Rel32)/
JNBE (Rel8)/
JNL (Rel32)/
JNL (Rel8)/
JNLE (Rel32)/
JNLE (Rel8)/
JNO (Rel32)/
JNO (Rel8)/
JNP (Rel32)/
JNP (Rel8)/
JNS (Rel32)/
JNS (Rel8)/
JNZ (Rel32)/
JNZ (Rel8)/
JO (Rel32)/
JO (Rel8)/
JP (Rel32)/
JP (Rel8)/
JRCXZ (Rel8)/
JS (Rel32)/
JS (Rel8)/
JZ (Rel32)/
JZ (Rel8)/
LAHF/≤4
LAR (R16, M16)/[41;68]
LAR (R16, R16)/[40;63]
LAR (R32, M16)/[41;68]
LAR (R32, R32)/[40;63]
LAR (R64, M16)/[41;68]
LAR (R64, R64)/[40;63]
LEA_B (R16)/[1;2]
LEA_B (R32)/1
LEA_B (R64)/1
LEA_B_D32 (R16)/[1;2]
LEA_B_D32 (R32)/1
LEA_B_D32 (R64)/1
LEA_B_D8 (R16)/[1;2]
LEA_B_D8 (R32)/1
LEA_B_D8 (R64)/1
LEA_B_I (R16)/[1;2]
LEA_B_I (R32)/1
LEA_B_I (R64)/1
LEA_B_I_D32 (R16)/[1;2]
LEA_B_I_D32 (R32)/1
LEA_B_I_D32 (R64)/1
LEA_B_I_D8 (R16)/[1;2]
LEA_B_I_D8 (R32)/1
LEA_B_I_D8 (R64)/1
LEA_B_IS (R16)/[1;2]
LEA_B_IS (R32)/1
LEA_B_IS (R64)/1
LEA_B_IS_D32 (R16)/[1;2]
LEA_B_IS_D32 (R32)/1
LEA_B_IS_D32 (R64)/1
LEA_B_IS_D8 (R16)/[1;2]
LEA_B_IS_D8 (R32)/1
LEA_B_IS_D8 (R64)/1
LEA_D32 (R16)/[≤0;1]
LEA_D32 (R32)/≤0
LEA_D32 (R64)/≤0
LEA_D8 (R16)/[≤0;1]
LEA_D8 (R32)/≤0
LEA_D8 (R64)/≤0
LEA_I (R16)/[1;2]
LEA_I (R32)/1
LEA_I (R64)/1
LEA_I_D32 (R16)/[1;2]
LEA_I_D32 (R32)/1
LEA_I_D32 (R64)/1
LEA_I_D8 (R16)/[1;2]
LEA_I_D8 (R32)/1
LEA_I_D8 (R64)/1
LEA_IS (R16)/[1;2]
LEA_IS (R32)/1
LEA_IS (R64)/1
LEA_IS_D32 (R16)/[1;2]
LEA_IS_D32 (R32)/1
LEA_IS_D32 (R64)/1
LEA_IS_D8 (R16)/[1;2]
LEA_IS_D8 (R32)/1
LEA_IS_D8 (R64)/1
LEA_R (R16)/
LEA_R (R32)/
LEA_R (R64)/
LEA_R_D32 (R16)/
LEA_R_D32 (R32)/
LEA_R_D32 (R64)/
LEA_R_D8 (R16)/
LEA_R_D8 (R32)/
LEA_R_D8 (R64)/
LEAVE/[2;6]
LEAVE_W/[2;6]
LFS (R16, M32)/
LFS (R32, M48)/
LFS (R64, M80)/
LGDT (M80)/
LGS (R16, M32)/
LGS (R32, M48)/
LGS (R64, M80)/
LIDT (M80)/
LLDT (M16)/
LLDT (R16)/
LMSW (M16)/
LMSW (R16)/
LODSB/≤6
LODSB_REPE/
LODSB_REPNE/
LODSD/≤5
LODSD_REPE/
LODSD_REPNE/
LODSW/[≤5;6]
LODSW_REPE/
LODSW_REPNE/
LOOP (Rel8)/2
LOOPE (Rel8)/2
LOOPNE (Rel8)/[2;3]
LSL (R16, M16)/[14;65]
LSL (R16, R16)/[41;58]
LSL (R32, M16)/[42;65]
LSL (R32, R32)/[41;58]
LSL (R64, M16)/[42;65]
LSL (R64, R32)/[41;58]
LSS (R16, M32)/
LSS (R32, M48)/
LSS (R64, M80)/
LTR (M16)/
LTR (R16)/
MOV (AL, M8)/[≤1;6]
MOV (AX, M16)/[1;6]
MOV (EAX, M32)/[≤0;5]
MOV (M16, AX)/[≤5;≤11]
MOV (M16, I16)/≤11
MOV (M16, R16)/[≤5;≤11]
MOV (M16, SEG)/≤11
MOV (M32, EAX)/[≤0;≤11]
MOV (M32, I32)/≤11
MOV (M32, R32)/[≤0;≤11]
MOV (M64, I32)/≤11
MOV (M64, R64)/[≤0;≤11]
MOV (M64, RAX)/[≤0;≤11]
MOV (M8, 0)/≤12
MOV (M8, AL)/[≤0;≤12]
MOV (M8, I8)/≤12
MOV (M8, R8h)/[≤10;≤12]
MOV (M8, R8l)/[≤0;≤12]
MOV (R, M16)/
MOV (R, R16)/
MOV (R16, I16)/1
MOV (R16, M16)/[1;6]
MOV (R16, SEG)/1
MOV (R32, I32)/
MOV (R32, M32)/[≤0;5]
MOV (R32, SEG)/
MOV (R64, I32)/
MOV (R64, I64)/
MOV (R64, M64)/[≤0;5]
MOV (R64, SEG)/
MOV (R8h, 0)/3
MOV (R8h, I8)/3
MOV (R8h, M8)/[3;10]
MOV (R8l, 0)/1
MOV (R8l, I8)/1
MOV (R8l, M8)/[≤1;6]
MOV (RAX, M64)/[≤0;5]
MOV_88 (R8h, R8h)/3
MOV_88 (R8h, R8l)/[3;4]
MOV_88 (R8l, R8h)/2
MOV_88 (R8l, R8l)/1
MOV_89 (R16, R16)/1
MOV_89 (R32, R32)/1
MOV_89 (R64, R64)/1
MOV_8A (R8h, R8h)/3
MOV_8A (R8h, R8l)/[3;4]
MOV_8A (R8l, R8h)/2
MOV_8A (R8l, R8l)/1
MOV_8B (R16, R16)/1
MOV_8B (R32, R32)/1
MOV_8B (R64, R64)/1
MOV_CR (CR, R64)/
MOV_CR (R64, CR)/
MOV_DR (DR, R64)/≤214
MOV_DR (R64, DR)/≤177
MOVSB/≤7
MOVSB_REPE/
MOVSB_REPNE/
MOVSD/≤6
MOVSD_REPE/
MOVSD_REPNE/
MOVSW/≤6
MOVSW_REPE/
MOVSW_REPNE/
MOVSX (R16, M8)/[1;6]
MOVSX (R16, R8h)/2
MOVSX (R16, R8l)/1
MOVSX (R32, M16)/≤5
MOVSX (R32, M8)/≤5
MOVSX (R32, R16)/1
MOVSX (R32, R8h)/2
MOVSX (R32, R8l)/1
MOVSX (R64, M16)/≤5
MOVSX (R64, M8)/≤5
MOVSX (R64, R16)/1
MOVSX (R64, R8l)/1
MOVZX (R16, M8)/[1;6]
MOVZX (R16, R8h)/2
MOVZX (R16, R8l)/1
MOVZX (R32, M16)/≤5
MOVZX (R32, M8)/[≤0;5]
MOVZX (R32, R16)/1
MOVZX (R32, R8h)/2
MOVZX (R32, R8l)/1
MOVZX (R64, M16)/≤5
MOVZX (R64, M8)/[≤0;5]
MOVZX (R64, R16)/1
MOVZX (R64, R8l)/1
MUL (M16)/[0;10]
MUL (M32)/[3;9]
MUL (M64)/[3;9]
MUL (M8)/[3;8]
MUL (R16)/[0;5]
MUL (R32)/[3;4]
MUL (R64)/[3;4]
MUL (R8h)/[4;≤6]
MUL (R8l)/3
NEG (M16)/[≤5;≤11]
NEG (M32)/[≤6;≤11]
NEG (M64)/[≤6;≤11]
NEG (M8)/[≤6;≤12]
NEG (R16)/1
NEG (R32)/1
NEG (R64)/1
NEG (R8h)/[3;≤5]
NEG (R8l)/1
NEG_LOCK (M16)/[≤19;≤33]
NEG_LOCK (M32)/[≤20;≤33]
NEG_LOCK (M64)/[≤20;≤33]
NEG_LOCK (M8)/[≤20;≤34]
NOP/
NOP (M16)/
NOP (M32)/
NOP (M64)/
NOP (R16)/
NOP (R32)/
NOP (R64)/
NOT (M16)/[6;≤11]
NOT (M32)/[7;≤11]
NOT (M64)/[7;≤11]
NOT (M8)/[7;≤12]
NOT (R16)/1
NOT (R32)/1
NOT (R64)/1
NOT (R8h)/3
NOT (R8l)/1
NOT_LOCK (M16)/[21;≤33]
NOT_LOCK (M32)/[21;≤33]
NOT_LOCK (M64)/[21;≤33]
NOT_LOCK (M8)/[21;≤34]
OR (AL, 0)/1
OR (AL, I8)/1
OR (AX, I16)/1
OR (EAX, I32)/1
OR (M16, 0)/[≤5;≤11]
OR (M16, I16)/[≤5;≤11]
OR (M16, I8)/[≤5;≤11]
OR (M16, R16)/[1;≤11]
OR (M32, 0)/[≤6;≤11]
OR (M32, I32)/[≤6;≤11]
OR (M32, I8)/[≤6;≤11]
OR (M32, R32)/[1;≤11]
OR (M64, 0)/[≤6;≤11]
OR (M64, I32)/[≤6;≤11]
OR (M64, I8)/[≤6;≤11]
OR (M64, R64)/[1;≤11]
OR (M8, 0)/[≤6;≤12]
OR (M8, I8)/[≤6;≤12]
OR (M8, R8h)/[≤4;≤18]
OR (M8, R8l)/[1;≤12]
OR (R16, 0)/1
OR (R16, I16)/1
OR (R16, I8)/1
OR (R16, M16)/[1;6]
OR (R32, 0)/1
OR (R32, I32)/1
OR (R32, I8)/1
OR (R32, M32)/[≤1;6]
OR (R64, 0)/1
OR (R64, I32)/1
OR (R64, I8)/1
OR (R64, M64)/[≤1;6]
OR (R8h, 0)/[3;≤5]
OR (R8h, I8)/[3;≤5]
OR (R8h, M8)/[3;10]
OR (R8l, 0)/1
OR (R8l, I8)/1
OR (R8l, M8)/[≤1;6]
OR (RAX, I32)/1
OR_08 (R8h, R8h)/[3;≤5]
OR_08 (R8h, R8l)/[3;≤5]
OR_08 (R8l, R8h)/[2;≤4]
OR_08 (R8l, R8l)/1
OR_09 (R16, R16)/1
OR_09 (R32, R32)/1
OR_09 (R64, R64)/1
OR_0A (R8h, R8h)/[3;≤5]
OR_0A (R8h, R8l)/[3;≤5]
OR_0A (R8l, R8h)/[2;≤4]
OR_0A (R8l, R8l)/1
OR_0B (R16, R16)/1
OR_0B (R32, R32)/1
OR_0B (R64, R64)/1
OR_LOCK (M16, 0)/[≤19;≤33]
OR_LOCK (M16, I16)/[≤19;≤33]
OR_LOCK (M16, I8)/[≤19;≤33]
OR_LOCK (M16, R16)/[13;≤33]
OR_LOCK (M32, 0)/[≤20;≤33]
OR_LOCK (M32, I32)/[≤20;≤33]
OR_LOCK (M32, I8)/[≤20;≤33]
OR_LOCK (M32, R32)/[13;≤33]
OR_LOCK (M64, 0)/[≤20;≤33]
OR_LOCK (M64, I32)/[≤20;≤33]
OR_LOCK (M64, I8)/[≤20;≤33]
OR_LOCK (M64, R64)/[13;≤33]
OR_LOCK (M8, 0)/[≤19;≤34]
OR_LOCK (M8, I8)/[≤20;≤34]
OR_LOCK (M8, R8h)/[≤16;≤37]
OR_LOCK (M8, R8l)/[13;≤34]
OUT (0, AL)/
OUT (0, AX)/
OUT (0, EAX)/
OUT (DX, AL)/
OUT (DX, AX)/
OUT (DX, EAX)/
OUT (I8, AL)/
OUT (I8, AX)/
OUT (I8, EAX)/
OUTSB/
OUTSB_REPE/
OUTSB_REPNE/
OUTSD/
OUTSD_REPE/
OUTSD_REPNE/
OUTSW/
OUTSW_REPE/
OUTSW_REPNE/
POP (FS)/
POP (GS)/
POP (M16)/≤11
POP (M64)/≤11
POP (R16)/[1;6]
POP (R64)/[≤0;5]
POP_W (FS)/
POP_W (GS)/
POPF/
PUSH (0)/≤12
PUSH (FS)/≤12
PUSH (GS)/≤12
PUSH (I32)/≤12
PUSH (I8)/≤12
PUSH (M16)/≤12
PUSH (M64)/≤12
PUSH (R16)/[≤5;≤12]
PUSH (R64)/≤0
PUSH_W (0)/≤12
PUSH_W (FS)/≤12
PUSH_W (GS)/≤12
PUSH_W (I16)/≤12
PUSH_W (I8)/≤12
PUSHF/[≤9;≤12]
RCL (M16, 0)/[11;≤17]
RCL (M16, 1)/[3;≤11]
RCL (M16, CL)/[7;≤17]
RCL (M16, I8)/[7;≤17]
RCL (M32, 0)/[11;≤17]
RCL (M32, 1)/[3;≤11]
RCL (M32, CL)/[7;≤17]
RCL (M32, I8)/[7;≤17]
RCL (M64, 0)/[11;≤17]
RCL (M64, 1)/[3;≤11]
RCL (M64, CL)/[7;≤17]
RCL (M64, I8)/[7;≤17]
RCL (M8, 0)/[10;≤18]
RCL (M8, 1)/[3;≤12]
RCL (M8, CL)/[5;≤18]
RCL (M8, I8)/[6;≤18]
RCL (R16, 0)/6
RCL (R16, 1)/2
RCL (R16, CL)/[6;8]
RCL (R16, I8)/[6;7]
RCL (R32, 0)/6
RCL (R32, 1)/2
RCL (R32, CL)/[6;8]
RCL (R32, I8)/[6;7]
RCL (R64, 0)/6
RCL (R64, 1)/2
RCL (R64, CL)/[6;8]
RCL (R64, I8)/[6;7]
RCL (R8h, 0)/10
RCL (R8h, 1)/[4;≤6]
RCL (R8h, CL)/[5;≤12]
RCL (R8h, I8)/[7;≤12]
RCL (R8l, 0)/5
RCL (R8l, 1)/2
RCL (R8l, CL)/[5;7]
RCL (R8l, I8)/[5;6]
RCR (M16, 0)/[10;≤17]
RCR (M16, 1)/[3;≤11]
RCR (M16, CL)/[6;≤17]
RCR (M16, I8)/[6;≤17]
RCR (M32, 0)/[10;≤17]
RCR (M32, 1)/[3;≤11]
RCR (M32, CL)/[6;≤17]
RCR (M32, I8)/[6;≤17]
RCR (M64, 0)/[10;≤17]
RCR (M64, 1)/[3;≤11]
RCR (M64, CL)/[6;≤17]
RCR (M64, I8)/[6;≤17]
RCR (M8, 0)/[11;≤18]
RCR (M8, 1)/[3;≤12]
RCR (M8, CL)/[6;≤18]
RCR (M8, I8)/[6;≤18]
RCR (R16, 0)/5
RCR (R16, 1)/2
RCR (R16, CL)/[5;8]
RCR (R16, I8)/[5;6]
RCR (R32, 0)/5
RCR (R32, 1)/2
RCR (R32, CL)/[5;8]
RCR (R32, I8)/[5;6]
RCR (R64, 0)/5
RCR (R64, 1)/2
RCR (R64, CL)/[5;8]
RCR (R64, I8)/[5;6]
RCR (R8h, 0)/11
RCR (R8h, 1)/[4;≤6]
RCR (R8h, CL)/[8;≤13]
RCR (R8h, I8)/[8;≤13]
RCR (R8l, 0)/7
RCR (R8l, 1)/2
RCR (R8l, CL)/[7;9]
RCR (R8l, I8)/[7;8]
RDMSR/
RDPMC/
RDTSC/
RET_FAR/
RET_FAR (I16)/
RET_FAR_Q/
RET_FAR_Q (I16)/
RET_FAR_W/
RET_FAR_W (I16)/
RET_NEAR/
RET_NEAR (I16)/
ROL (M16, 0)/[6;≤11]
ROL (M16, 1)/[≤5;≤11]
ROL (M16, CL)/[1;≤11]
ROL (M16, I8)/[≤6;≤11]
ROL (M32, 0)/[7;≤11]
ROL (M32, 1)/[≤6;≤11]
ROL (M32, CL)/[1;≤11]
ROL (M32, I8)/[≤7;≤11]
ROL (M64, 0)/[7;≤11]
ROL (M64, 1)/[≤6;≤11]
ROL (M64, CL)/[1;≤11]
ROL (M64, I8)/[≤7;≤11]
ROL (M8, 0)/[7;≤12]
ROL (M8, 1)/[≤6;≤12]
ROL (M8, CL)/[1;≤12]
ROL (M8, I8)/[≤7;≤12]
ROL (R16, 0)/1
ROL (R16, 1)/1
ROL (R16, CL)/[0;2]
ROL (R16, I8)/1
ROL (R32, 0)/1
ROL (R32, 1)/1
ROL (R32, CL)/[0;2]
ROL (R32, I8)/1
ROL (R64, 0)/1
ROL (R64, 1)/1
ROL (R64, CL)/[0;2]
ROL (R64, I8)/1
ROL (R8h, 0)/3
ROL (R8h, 1)/[3;≤5]
ROL (R8h, CL)/[≤2;≤7]
ROL (R8h, I8)/[3;≤5]
ROL (R8l, 0)/1
ROL (R8l, 1)/1
ROL (R8l, CL)/[0;2]
ROL (R8l, I8)/1
ROR (M16, 0)/[6;≤11]
ROR (M16, 1)/[≤5;≤11]
ROR (M16, CL)/[1;≤11]
ROR (M16, I8)/[≤6;≤11]
ROR (M32, 0)/[7;≤11]
ROR (M32, 1)/[≤6;≤11]
ROR (M32, CL)/[1;≤11]
ROR (M32, I8)/[≤7;≤11]
ROR (M64, 0)/[7;≤11]
ROR (M64, 1)/[≤6;≤11]
ROR (M64, CL)/[1;≤11]
ROR (M64, I8)/[≤7;≤11]
ROR (M8, 0)/[7;≤12]
ROR (M8, 1)/[≤6;≤12]
ROR (M8, CL)/[1;≤12]
ROR (M8, I8)/[≤7;≤12]
ROR (R16, 0)/1
ROR (R16, 1)/1
ROR (R16, CL)/[0;2]
ROR (R16, I8)/1
ROR (R32, 0)/1
ROR (R32, 1)/1
ROR (R32, CL)/[0;2]
ROR (R32, I8)/1
ROR (R64, 0)/1
ROR (R64, 1)/1
ROR (R64, CL)/[0;2]
ROR (R64, I8)/1
ROR (R8h, 0)/3
ROR (R8h, 1)/[3;≤5]
ROR (R8h, CL)/[≤2;≤7]
ROR (R8h, I8)/[3;≤5]
ROR (R8l, 0)/1
ROR (R8l, 1)/1
ROR (R8l, CL)/[0;2]
ROR (R8l, I8)/1
RSM/
SAHF/≤4
SAR (M16, 0)/[6;≤11]
SAR (M16, 1)/[≤5;≤11]
SAR (M16, CL)/[1;≤11]
SAR (M16, I8)/[≤5;≤11]
SAR (M32, 0)/[7;≤11]
SAR (M32, 1)/[≤6;≤11]
SAR (M32, CL)/[1;≤11]
SAR (M32, I8)/[≤6;≤11]
SAR (M64, 0)/[7;≤11]
SAR (M64, 1)/[≤6;≤11]
SAR (M64, CL)/[1;≤11]
SAR (M64, I8)/[≤6;≤11]
SAR (M8, 0)/[7;≤12]
SAR (M8, 1)/[≤6;≤12]
SAR (M8, CL)/[1;≤12]
SAR (M8, I8)/[≤6;≤12]
SAR (R16, 0)/1
SAR (R16, 1)/1
SAR (R16, CL)/[0;2]
SAR (R16, I8)/1
SAR (R32, 0)/1
SAR (R32, 1)/1
SAR (R32, CL)/[0;2]
SAR (R32, I8)/1
SAR (R64, 0)/1
SAR (R64, 1)/1
SAR (R64, CL)/[0;2]
SAR (R64, I8)/1
SAR (R8h, 0)/3
SAR (R8h, 1)/[3;≤5]
SAR (R8h, CL)/[≤2;≤7]
SAR (R8h, I8)/[3;≤5]
SAR (R8l, 0)/1
SAR (R8l, 1)/1
SAR (R8l, CL)/[0;2]
SAR (R8l, I8)/1
SBB (AL, 0)/[1;2]
SBB (AL, I8)/[1;2]
SBB (AX, I16)/[1;2]
SBB (EAX, I32)/[1;2]
SBB (M16, 0)/[2;≤11]
SBB (M16, I16)/[2;≤11]
SBB (M16, I8)/[2;≤11]
SBB (M16, R16)/[1;≤11]
SBB (M32, 0)/[2;≤11]
SBB (M32, I32)/[2;≤11]
SBB (M32, I8)/[2;≤11]
SBB (M32, R32)/[1;≤11]
SBB (M64, 0)/[2;≤11]
SBB (M64, I32)/[2;≤11]
SBB (M64, I8)/[2;≤11]
SBB (M64, R64)/[1;≤11]
SBB (M8, 0)/[2;≤12]
SBB (M8, I8)/[2;≤12]
SBB (M8, R8h)/[1;≤18]
SBB (M8, R8l)/[1;≤12]
SBB (R16, 0)/1
SBB (R16, I16)/1
SBB (R16, I8)/1
SBB (R16, M16)/[1;6]
SBB (R32, 0)/1
SBB (R32, I32)/1
SBB (R32, I8)/1
SBB (R32, M32)/[1;6]
SBB (R64, 0)/1
SBB (R64, I32)/1
SBB (R64, I8)/1
SBB (R64, M64)/[1;6]
SBB (R8h, 0)/[3;≤5]
SBB (R8h, I8)/[3;≤5]
SBB (R8h, M8)/[3;10]
SBB (R8l, 0)/1
SBB (R8l, I8)/1
SBB (R8l, M8)/[1;6]
SBB (RAX, I32)/[1;2]
SBB_18 (R8h, R8h)/[3;≤5]
SBB_18 (R8h, R8l)/[3;≤5]
SBB_18 (R8l, R8h)/[2;≤4]
SBB_18 (R8l, R8l)/1
SBB_19 (R16, R16)/1
SBB_19 (R32, R32)/1
SBB_19 (R64, R64)/1
SBB_1A (R8h, R8h)/[3;≤5]
SBB_1A (R8h, R8l)/[3;≤5]
SBB_1A (R8l, R8h)/[2;≤4]
SBB_1A (R8l, R8l)/1
SBB_1B (R16, R16)/1
SBB_1B (R32, R32)/1
SBB_1B (R64, R64)/1
SBB_LOCK (M16, 0)/[14;≤35]
SBB_LOCK (M16, I16)/[14;≤35]
SBB_LOCK (M16, I8)/[14;≤35]
SBB_LOCK (M16, R16)/[14;≤35]
SBB_LOCK (M32, 0)/[14;≤35]
SBB_LOCK (M32, I32)/[14;≤35]
SBB_LOCK (M32, I8)/[14;≤35]
SBB_LOCK (M32, R32)/[14;≤35]
SBB_LOCK (M64, 0)/[14;≤35]
SBB_LOCK (M64, I32)/[14;≤35]
SBB_LOCK (M64, I8)/[14;≤35]
SBB_LOCK (M64, R64)/[14;≤35]
SBB_LOCK (M8, 0)/[14;≤36]
SBB_LOCK (M8, I8)/[14;≤36]
SBB_LOCK (M8, R8h)/[16;≤38]
SBB_LOCK (M8, R8l)/[14;≤36]
SCASB/[1;6]
SCASB_REPE/
SCASB_REPNE/
SCASD/[1;6]
SCASD_REPE/
SCASD_REPNE/
SCASW/[1;6]
SCASW_REPE/
SCASW_REPNE/
SETB (M8)/[≤6;≤12]
SETB (R8h)/[3;≤4]
SETB (R8l)/1
SETBE (M8)/[≤6;≤12]
SETBE (R8h)/[3;≤4]
SETBE (R8l)/1
SETL (M8)/[≤6;≤12]
SETL (R8h)/[3;≤4]
SETL (R8l)/1
SETLE (M8)/[≤6;≤12]
SETLE (R8h)/[3;≤4]
SETLE (R8l)/1
SETNB (M8)/[≤6;≤12]
SETNB (R8h)/[3;≤4]
SETNB (R8l)/1
SETNBE (M8)/[≤6;≤12]
SETNBE (R8h)/[3;≤4]
SETNBE (R8l)/1
SETNL (M8)/[≤6;≤12]
SETNL (R8h)/[3;≤4]
SETNL (R8l)/1
SETNLE (M8)/[≤6;≤12]
SETNLE (R8h)/[3;≤4]
SETNLE (R8l)/1
SETNO (M8)/[≤6;≤12]
SETNO (R8h)/[3;≤4]
SETNO (R8l)/1
SETNP (M8)/[≤6;≤12]
SETNP (R8h)/[3;≤4]
SETNP (R8l)/1
SETNS (M8)/[≤6;≤12]
SETNS (R8h)/[3;≤4]
SETNS (R8l)/1
SETNZ (M8)/[≤6;≤12]
SETNZ (R8h)/[3;≤4]
SETNZ (R8l)/1
SETO (M8)/[≤6;≤12]
SETO (R8h)/[3;≤4]
SETO (R8l)/1
SETP (M8)/[≤6;≤12]
SETP (R8h)/[3;≤4]
SETP (R8l)/1
SETS (M8)/[≤6;≤12]
SETS (R8h)/[3;≤4]
SETS (R8l)/1
SETZ (M8)/[≤6;≤12]
SETZ (R8h)/[3;≤4]
SETZ (R8l)/1
SGDT (M80)/≤23
SHL (M16, 0)/[6;≤11]
SHL (M16, 1)/[≤5;≤11]
SHL (M16, CL)/[1;≤11]
SHL (M16, I8)/[≤5;≤11]
SHL (M32, 0)/[7;≤11]
SHL (M32, 1)/[≤6;≤11]
SHL (M32, CL)/[1;≤11]
SHL (M32, I8)/[≤6;≤11]
SHL (M64, 0)/[7;≤11]
SHL (M64, 1)/[≤6;≤11]
SHL (M64, CL)/[1;≤11]
SHL (M64, I8)/[≤6;≤11]
SHL (M8, 0)/[7;≤12]
SHL (M8, 1)/[≤6;≤12]
SHL (M8, CL)/[1;≤12]
SHL (M8, I8)/[≤6;≤12]
SHL (R16, 0)/1
SHL (R16, 1)/1
SHL (R16, CL)/[0;2]
SHL (R16, I8)/1
SHL (R32, 0)/1
SHL (R32, 1)/1
SHL (R32, CL)/[0;2]
SHL (R32, I8)/1
SHL (R64, 0)/1
SHL (R64, 1)/1
SHL (R64, CL)/[0;2]
SHL (R64, I8)/1
SHL (R8h, 0)/3
SHL (R8h, 1)/[3;≤5]
SHL (R8h, CL)/[≤2;≤7]
SHL (R8h, I8)/[3;≤5]
SHL (R8l, 0)/1
SHL (R8l, 1)/1
SHL (R8l, CL)/[0;2]
SHL (R8l, I8)/1
SHLD (M16, R16, 0)/[8;≤17]
SHLD (M16, R16, CL)/[1;≤17]
SHLD (M16, R16, I8)/[4;≤17]
SHLD (M32, R32, 0)/[8;≤17]
SHLD (M32, R32, CL)/[1;≤17]
SHLD (M32, R32, I8)/[4;≤17]
SHLD (M64, R64, 0)/[8;≤17]
SHLD (M64, R64, CL)/[1;≤17]
SHLD (M64, R64, I8)/[4;≤17]
SHLD_CL (R16, R16, CL)/[1;5]
SHLD_CL (R32, R32, CL)/[0;5]
SHLD_CL (R64, R64, CL)/[0;5]
SHLD_IMMB (R16, R16, 0)/[1;3]
SHLD_IMMB (R16, R16, I8)/[1;3]
SHLD_IMMB (R32, R32, 0)/[1;3]
SHLD_IMMB (R32, R32, I8)/[1;3]
SHLD_IMMB (R64, R64, 0)/[1;3]
SHLD_IMMB (R64, R64, I8)/[1;3]
SHR (M16, 0)/[6;≤11]
SHR (M16, 1)/[≤5;≤11]
SHR (M16, CL)/[1;≤11]
SHR (M16, I8)/[≤5;≤11]
SHR (M32, 0)/[7;≤11]
SHR (M32, 1)/[≤6;≤11]
SHR (M32, CL)/[1;≤11]
SHR (M32, I8)/[≤6;≤11]
SHR (M64, 0)/[7;≤11]
SHR (M64, 1)/[≤6;≤11]
SHR (M64, CL)/[1;≤11]
SHR (M64, I8)/[≤6;≤11]
SHR (M8, 0)/[7;≤12]
SHR (M8, 1)/[≤6;≤12]
SHR (M8, CL)/[1;≤12]
SHR (M8, I8)/[≤6;≤12]
SHR (R16, 0)/1
SHR (R16, 1)/1
SHR (R16, CL)/[0;2]
SHR (R16, I8)/1
SHR (R32, 0)/1
SHR (R32, 1)/1
SHR (R32, CL)/[0;2]
SHR (R32, I8)/1
SHR (R64, 0)/1
SHR (R64, 1)/1
SHR (R64, CL)/[0;2]
SHR (R64, I8)/1
SHR (R8h, 0)/3
SHR (R8h, 1)/[3;≤5]
SHR (R8h, CL)/[≤2;≤7]
SHR (R8h, I8)/[3;≤5]
SHR (R8l, 0)/1
SHR (R8l, 1)/1
SHR (R8l, CL)/[0;2]
SHR (R8l, I8)/1
SHRD (M16, R16, 0)/[≤8;≤17]
SHRD (M16, R16, CL)/[1;≤17]
SHRD (M16, R16, I8)/[3;≤17]
SHRD (M32, R32, 0)/[≤8;≤17]
SHRD (M32, R32, CL)/[1;≤17]
SHRD (M32, R32, I8)/[3;≤17]
SHRD (M64, R64, 0)/[≤8;≤17]
SHRD (M64, R64, CL)/[1;≤17]
SHRD (M64, R64, I8)/[3;≤17]
SHRD_CL (R16, R16, CL)/[1;5]
SHRD_CL (R32, R32, CL)/[0;5]
SHRD_CL (R64, R64, CL)/[0;5]
SHRD_IMMB (R16, R16, 0)/[1;3]
SHRD_IMMB (R16, R16, I8)/[1;3]
SHRD_IMMB (R32, R32, 0)/[1;3]
SHRD_IMMB (R32, R32, I8)/[1;3]
SHRD_IMMB (R64, R64, 0)/[1;3]
SHRD_IMMB (R64, R64, I8)/[1;3]
SIDT (M80)/≤23
SLDT (M16)/≤11
SLDT (R16)/1
SLDT (R32)/
SLDT (R64)/
SMSW (M16)/≤11
SMSW (R16)/1
SMSW (R32)/
SMSW (R64)/
STC/
STD/
STI/
STOSB/[≤1;≤7]
STOSB_REPE/
STOSB_REPNE/
STOSD/[≤0;≤6]
STOSD_REPE/
STOSD_REPNE/
STOSW/[≤0;≤6]
STOSW_REPE/
STOSW_REPNE/
STR (M16)/≤11
STR (R16)/1
STR (R32)/
STR (R64)/
SUB (AL, 0)/1
SUB (AL, I8)/1
SUB (AX, I16)/1
SUB (EAX, I32)/1
SUB (M16, 0)/[≤5;≤11]
SUB (M16, I16)/[≤5;≤11]
SUB (M16, I8)/[≤5;≤11]
SUB (M16, R16)/[1;≤11]
SUB (M32, 0)/[≤6;≤11]
SUB (M32, I32)/[≤6;≤11]
SUB (M32, I8)/[≤6;≤11]
SUB (M32, R32)/[1;≤11]
SUB (M64, 0)/[≤6;≤11]
SUB (M64, I32)/[≤6;≤11]
SUB (M64, I8)/[≤6;≤11]
SUB (M64, R64)/[1;≤11]
SUB (M8, 0)/[≤6;≤12]
SUB (M8, I8)/[≤6;≤12]
SUB (M8, R8h)/[≤4;≤18]
SUB (M8, R8l)/[1;≤12]
SUB (R16, 0)/1
SUB (R16, I16)/1
SUB (R16, I8)/1
SUB (R16, M16)/[1;6]
SUB (R32, 0)/1
SUB (R32, I32)/1
SUB (R32, I8)/1
SUB (R32, M32)/[≤1;6]
SUB (R64, 0)/1
SUB (R64, I32)/1
SUB (R64, I8)/1
SUB (R64, M64)/[≤1;6]
SUB (R8h, 0)/[3;≤5]
SUB (R8h, I8)/[3;≤5]
SUB (R8h, M8)/[3;10]
SUB (R8l, 0)/1
SUB (R8l, I8)/1
SUB (R8l, M8)/[≤1;6]
SUB (RAX, I32)/1
SUB_28 (R8h, R8h)/[3;≤5]
SUB_28 (R8h, R8l)/[3;≤5]
SUB_28 (R8l, R8h)/[2;≤4]
SUB_28 (R8l, R8l)/1
SUB_29 (R16, R16)/1
SUB_29 (R32, R32)/[0;1]
SUB_29 (R64, R64)/[0;1]
SUB_2A (R8h, R8h)/[3;≤5]
SUB_2A (R8h, R8l)/[3;≤5]
SUB_2A (R8l, R8h)/[2;≤4]
SUB_2A (R8l, R8l)/1
SUB_2B (R16, R16)/1
SUB_2B (R32, R32)/[0;1]
SUB_2B (R64, R64)/[0;1]
SUB_LOCK (M16, 0)/[≤19;≤33]
SUB_LOCK (M16, I16)/[≤19;≤33]
SUB_LOCK (M16, I8)/[≤19;≤33]
SUB_LOCK (M16, R16)/[13;≤33]
SUB_LOCK (M32, 0)/[≤20;≤33]
SUB_LOCK (M32, I32)/[≤20;≤33]
SUB_LOCK (M32, I8)/[≤20;≤33]
SUB_LOCK (M32, R32)/[13;≤33]
SUB_LOCK (M64, 0)/[≤20;≤33]
SUB_LOCK (M64, I32)/[≤20;≤33]
SUB_LOCK (M64, I8)/[≤20;≤33]
SUB_LOCK (M64, R64)/[13;≤33]
SUB_LOCK (M8, 0)/[≤20;≤34]
SUB_LOCK (M8, I8)/[≤20;≤34]
SUB_LOCK (M8, R8h)/[≤15;≤37]
SUB_LOCK (M8, R8l)/[13;≤34]
SYSENTER/
SYSEXIT/
TEST (AL, 0)/1
TEST (AL, I8)/1
TEST (AX, I16)/1
TEST (EAX, I32)/1
TEST (M16, I16)/[≤5;6]
TEST (M16, R16)/[1;6]
TEST (M32, I32)/[≤1;6]
TEST (M32, R32)/[1;6]
TEST (M64, I32)/[≤1;6]
TEST (M64, R64)/[1;6]
TEST (M8, 0)/[≤1;6]
TEST (M8, I8)/[≤1;6]
TEST (M8, R8h)/[≤4;8]
TEST (M8, R8l)/[1;6]
TEST (R16, I16)/1
TEST (R16, R16)/1
TEST (R32, I32)/1
TEST (R32, R32)/1
TEST (R64, I32)/1
TEST (R64, R64)/1
TEST (R8h, 0)/≤4
TEST (R8h, I8)/≤4
TEST (R8h, R8h)/≤4
TEST (R8h, R8l)/[2;≤4]
TEST (R8l, 0)/1
TEST (R8l, I8)/1
TEST (R8l, R8h)/[2;≤4]
TEST (R8l, R8l)/1
TEST (RAX, I32)/1
UD2/
VERR (M16)/[≤70;73]
VERR (R16)/67
VERW (M16)/[≤72;75]
VERW (R16)/69
WBINVD/
WRMSR/
XADD (M16, R16)/[1;≤11]
XADD (M32, R32)/[1;≤11]
XADD (M64, R64)/[1;≤11]
XADD (M8, R8h)/[3;≤18]
XADD (M8, R8l)/[1;≤12]
XADD (R16, R16)/[1;2]
XADD (R32, R32)/[1;2]
XADD (R64, R64)/[1;2]
XADD (R8h, R8h)/[3;≤7]
XADD (R8h, R8l)/[2;≤7]
XADD (R8l, R8h)/[3;≤5]
XADD (R8l, R8l)/[1;2]
XADD_LOCK (M16, R16)/[13;≤33]
XADD_LOCK (M32, R32)/[13;≤33]
XADD_LOCK (M64, R64)/[13;≤33]
XADD_LOCK (M8, R8h)/[15;≤37]
XADD_LOCK (M8, R8l)/[13;≤34]
XCHG (M16, R16)/[13;≤33]
XCHG (M32, R32)/[13;≤33]
XCHG (M64, R64)/[13;≤33]
XCHG (M8, R8h)/[15;≤36]
XCHG (M8, R8l)/[13;≤34]
XCHG (R16, AX)/[1;2]
XCHG (R16, R16)/[1;2]
XCHG (R32, EAX)/[1;2]
XCHG (R32, R32)/[1;2]
XCHG (R64, R64)/[1;2]
XCHG (R64, RAX)/[1;2]
XCHG (R8h, R8h)/[3;5]
XCHG (R8h, R8l)/[2;5]
XCHG (R8l, R8h)/[1;4]
XCHG (R8l, R8l)/[1;2]
XLAT/≤6
XOR (AL, 0)/1
XOR (AL, I8)/1
XOR (AX, I16)/1
XOR (EAX, I32)/1
XOR (M16, 0)/[≤5;≤11]
XOR (M16, I16)/[≤5;≤11]
XOR (M16, I8)/[≤5;≤11]
XOR (M16, R16)/[1;≤11]
XOR (M32, 0)/[≤6;≤11]
XOR (M32, I32)/[≤6;≤11]
XOR (M32, I8)/[≤6;≤11]
XOR (M32, R32)/[1;≤11]
XOR (M64, 0)/[≤6;≤11]
XOR (M64, I32)/[≤6;≤11]
XOR (M64, I8)/[≤6;≤11]
XOR (M64, R64)/[1;≤11]
XOR (M8, 0)/[≤6;≤12]
XOR (M8, I8)/[≤6;≤12]
XOR (M8, R8h)/[≤4;≤18]
XOR (M8, R8l)/[1;≤12]
XOR (R16, 0)/1
XOR (R16, I16)/1
XOR (R16, I8)/1
XOR (R16, M16)/[1;6]
XOR (R32, 0)/1
XOR (R32, I32)/1
XOR (R32, I8)/1
XOR (R32, M32)/[≤1;6]
XOR (R64, 0)/1
XOR (R64, I32)/1
XOR (R64, I8)/1
XOR (R64, M64)/[≤1;6]
XOR (R8h, 0)/[3;≤5]
XOR (R8h, I8)/[3;≤5]
XOR (R8h, M8)/[3;10]
XOR (R8l, 0)/1
XOR (R8l, I8)/1
XOR (R8l, M8)/[≤1;6]
XOR (RAX, I32)/1
XOR_30 (R8h, R8h)/[3;≤5]
XOR_30 (R8h, R8l)/[3;≤5]
XOR_30 (R8l, R8h)/[2;≤4]
XOR_30 (R8l, R8l)/1
XOR_31 (R16, R16)/1
XOR_31 (R32, R32)/[0;1]
XOR_31 (R64, R64)/[0;1]
XOR_32 (R8h, R8h)/[3;≤5]
XOR_32 (R8h, R8l)/[3;≤5]
XOR_32 (R8l, R8h)/[2;≤4]
XOR_32 (R8l, R8l)/1
XOR_33 (R16, R16)/1
XOR_33 (R32, R32)/[0;1]
XOR_33 (R64, R64)/[0;1]
XOR_LOCK (M16, 0)/[≤19;≤33]
XOR_LOCK (M16, I16)/[≤19;≤33]
XOR_LOCK (M16, I8)/[≤19;≤33]
XOR_LOCK (M16, R16)/[13;≤33]
XOR_LOCK (M32, 0)/[≤20;≤33]
XOR_LOCK (M32, I32)/[≤20;≤33]
XOR_LOCK (M32, I8)/[≤20;≤33]
XOR_LOCK (M32, R32)/[13;≤33]
XOR_LOCK (M64, 0)/[≤20;≤33]
XOR_LOCK (M64, I32)/[≤20;≤33]
XOR_LOCK (M64, I8)/[≤20;≤33]
XOR_LOCK (M64, R64)/[12;≤33]
XOR_LOCK (M8, 0)/[≤20;≤34]
XOR_LOCK (M8, I8)/[≤20;≤34]
XOR_LOCK (M8, R8h)/[≤16;≤37]
XOR_LOCK (M8, R8l)/[13;≤34]
ANDN (R32, R32, M32)/[1;6]
ANDN (R32, R32, R32)/1
ANDN (R64, R64, M64)/[1;6]
ANDN (R64, R64, R64)/1
BEXTR (R32, M32, R32)/[2;7]
BEXTR (R32, R32, R32)/2
BEXTR (R64, M64, R64)/[2;7]
BEXTR (R64, R64, R64)/2
BLSI (R32, M32)/≤6
BLSI (R32, R32)/1
BLSI (R64, M64)/≤6
BLSI (R64, R64)/1
BLSMSK (R32, M32)/≤6
BLSMSK (R32, R32)/1
BLSMSK (R64, M64)/≤6
BLSMSK (R64, R64)/1
BLSR (R32, M32)/≤6
BLSR (R32, R32)/1
BLSR (R64, M64)/≤6
BLSR (R64, R64)/1
TZCNT (R16, M16)/[3;8]
TZCNT (R16, R16)/3
TZCNT (R32, M32)/[0;8]
TZCNT (R32, R32)/[0;3]
TZCNT (R64, M64)/[0;8]
TZCNT (R64, R64)/[0;3]
BZHI (R32, M32, R32)/[1;6]
BZHI (R32, R32, R32)/1
BZHI (R64, M64, R64)/[1;6]
BZHI (R64, R64, R64)/1
MULX (R32, R32, M32)/[4;9]
MULX (R32, R32, R32)/4
MULX (R64, R64, M64)/[3;9]
MULX (R64, R64, R64)/[3;4]
PDEP (R32, R32, M32)/[3;8]
PDEP (R32, R32, R32)/3
PDEP (R64, R64, M64)/[3;8]
PDEP (R64, R64, R64)/3
PEXT (R32, R32, M32)/[3;8]
PEXT (R32, R32, R32)/3
PEXT (R64, R64, M64)/[3;8]
PEXT (R64, R64, R64)/3
RORX (R32, M32, I8)/≤6
RORX (R32, R32, I8)/1
RORX (R64, M64, I8)/≤6
RORX (R64, R64, I8)/1
SARX (R32, M32, R32)/[1;6]
SARX (R32, R32, R32)/1
SARX (R64, M64, R64)/[1;6]
SARX (R64, R64, R64)/1
SHLX (R32, M32, R32)/[1;6]
SHLX (R32, R32, R32)/1
SHLX (R64, M64, R64)/[1;6]
SHLX (R64, R64, R64)/1
SHRX (R32, M32, R32)/[1;6]
SHRX (R32, R32, R32)/1
SHRX (R64, M64, R64)/[1;6]
SHRX (R64, R64, R64)/1
CLRSSBSY (M64)/
ENDBR32/
ENDBR64/
INCSSPD (R32)/
INCSSPQ (R64)/
RDSSPD (R32)/
RDSSPQ (R64)/
RSTORSSP (M64)/
SAVEPREVSSP/
SETSSBSY/
WRSSD (M32, R32)/
WRSSQ (M64, R64)/
WRUSSD (M32, R32)/
WRUSSQ (M64, R64)/
CLDEMOTE (M8)/
CLFLUSHOPT (M512)/
CLFLUSH (M512)/
CLWB (M512)/
CLZERO/
ENQCMD (R, M512)/
ENQCMDS (R, M512)/
VCVTPH2PS (XMM, M64)/[≤8;≤11]
VCVTPH2PS (XMM, XMM)/5
VCVTPH2PS (YMM, M128)/[≤9;≤12]
VCVTPH2PS (YMM, XMM)/7
VCVTPS2PH (M128, YMM, I8)/[≤8;≤11]
VCVTPS2PH (M64, XMM, I8)/[≤8;≤11]
VCVTPS2PH (XMM, XMM, I8)/5
VCVTPS2PH (XMM, YMM, I8)/7
VFMADD132PD (XMM, XMM, M128)/[4;≤11]
VFMADD132PD (XMM, XMM, XMM)/4
VFMADD132PD (YMM, YMM, M256)/[4;≤12]
VFMADD132PD (YMM, YMM, YMM)/4
VFMADD132PS (XMM, XMM, M128)/[4;≤11]
VFMADD132PS (XMM, XMM, XMM)/4
VFMADD132PS (YMM, YMM, M256)/[4;≤12]
VFMADD132PS (YMM, YMM, YMM)/4
VFMADD132SD (XMM, XMM, M64)/[4;≤11]
VFMADD132SD (XMM, XMM, XMM)/4
VFMADD132SS (XMM, XMM, M32)/[4;≤11]
VFMADD132SS (XMM, XMM, XMM)/4
VFMADD213PD (XMM, XMM, M128)/[4;≤11]
VFMADD213PD (XMM, XMM, XMM)/4
VFMADD213PD (YMM, YMM, M256)/[4;≤12]
VFMADD213PD (YMM, YMM, YMM)/4
VFMADD213PS (XMM, XMM, M128)/[4;≤11]
VFMADD213PS (XMM, XMM, XMM)/4
VFMADD213PS (YMM, YMM, M256)/[4;≤12]
VFMADD213PS (YMM, YMM, YMM)/4
VFMADD213SD (XMM, XMM, M64)/[4;≤11]
VFMADD213SD (XMM, XMM, XMM)/4
VFMADD213SS (XMM, XMM, M32)/[4;≤11]
VFMADD213SS (XMM, XMM, XMM)/4
VFMADD231PD (XMM, XMM, M128)/[4;≤11]
VFMADD231PD (XMM, XMM, XMM)/4
VFMADD231PD (YMM, YMM, M256)/[4;≤12]
VFMADD231PD (YMM, YMM, YMM)/4
VFMADD231PS (XMM, XMM, M128)/[4;≤11]
VFMADD231PS (XMM, XMM, XMM)/4
VFMADD231PS (YMM, YMM, M256)/[4;≤12]
VFMADD231PS (YMM, YMM, YMM)/4
VFMADD231SD (XMM, XMM, M64)/[4;≤11]
VFMADD231SD (XMM, XMM, XMM)/4
VFMADD231SS (XMM, XMM, M32)/[4;≤11]
VFMADD231SS (XMM, XMM, XMM)/4
VFMADDSUB132PD (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PD (XMM, XMM, XMM)/4
VFMADDSUB132PD (YMM, YMM, M256)/[4;≤12]
VFMADDSUB132PD (YMM, YMM, YMM)/4
VFMADDSUB132PS (XMM, XMM, M128)/[4;≤11]
VFMADDSUB132PS (XMM, XMM, XMM)/4
VFMADDSUB132PS (YMM, YMM, M256)/[4;≤12]
VFMADDSUB132PS (YMM, YMM, YMM)/4
VFMADDSUB213PD (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PD (XMM, XMM, XMM)/4
VFMADDSUB213PD (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PD (YMM, YMM, YMM)/4
VFMADDSUB213PS (XMM, XMM, M128)/[4;≤11]
VFMADDSUB213PS (XMM, XMM, XMM)/4
VFMADDSUB213PS (YMM, YMM, M256)/[4;≤12]
VFMADDSUB213PS (YMM, YMM, YMM)/4
VFMADDSUB231PD (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PD (XMM, XMM, XMM)/4
VFMADDSUB231PD (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PD (YMM, YMM, YMM)/4
VFMADDSUB231PS (XMM, XMM, M128)/[4;≤11]
VFMADDSUB231PS (XMM, XMM, XMM)/4
VFMADDSUB231PS (YMM, YMM, M256)/[4;≤12]
VFMADDSUB231PS (YMM, YMM, YMM)/4
VFMSUB132PD (XMM, XMM, M128)/[4;≤11]
VFMSUB132PD (XMM, XMM, XMM)/4
VFMSUB132PD (YMM, YMM, M256)/[4;≤12]
VFMSUB132PD (YMM, YMM, YMM)/4
VFMSUB132PS (XMM, XMM, M128)/[4;≤11]
VFMSUB132PS (XMM, XMM, XMM)/4
VFMSUB132PS (YMM, YMM, M256)/[4;≤12]
VFMSUB132PS (YMM, YMM, YMM)/4
VFMSUB132SD (XMM, XMM, M64)/[4;≤11]
VFMSUB132SD (XMM, XMM, XMM)/4
VFMSUB132SS (XMM, XMM, M32)/[4;≤11]
VFMSUB132SS (XMM, XMM, XMM)/4
VFMSUB213PD (XMM, XMM, M128)/[4;≤11]
VFMSUB213PD (XMM, XMM, XMM)/4
VFMSUB213PD (YMM, YMM, M256)/[4;≤12]
VFMSUB213PD (YMM, YMM, YMM)/4
VFMSUB213PS (XMM, XMM, M128)/[4;≤11]
VFMSUB213PS (XMM, XMM, XMM)/4
VFMSUB213PS (YMM, YMM, M256)/[4;≤12]
VFMSUB213PS (YMM, YMM, YMM)/4
VFMSUB213SD (XMM, XMM, M64)/[4;≤11]
VFMSUB213SD (XMM, XMM, XMM)/4
VFMSUB213SS (XMM, XMM, M32)/[4;≤11]
VFMSUB213SS (XMM, XMM, XMM)/4
VFMSUB231PD (XMM, XMM, M128)/[4;≤11]
VFMSUB231PD (XMM, XMM, XMM)/4
VFMSUB231PD (YMM, YMM, M256)/[4;≤12]
VFMSUB231PD (YMM, YMM, YMM)/4
VFMSUB231PS (XMM, XMM, M128)/[4;≤11]
VFMSUB231PS (XMM, XMM, XMM)/4
VFMSUB231PS (YMM, YMM, M256)/[4;≤12]
VFMSUB231PS (YMM, YMM, YMM)/4
VFMSUB231SD (XMM, XMM, M64)/[4;≤11]
VFMSUB231SD (XMM, XMM, XMM)/4
VFMSUB231SS (XMM, XMM, M32)/[4;≤11]
VFMSUB231SS (XMM, XMM, XMM)/4
VFMSUBADD132PD (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PD (XMM, XMM, XMM)/4
VFMSUBADD132PD (YMM, YMM, M256)/[4;≤12]
VFMSUBADD132PD (YMM, YMM, YMM)/4
VFMSUBADD132PS (XMM, XMM, M128)/[4;≤11]
VFMSUBADD132PS (XMM, XMM, XMM)/4
VFMSUBADD132PS (YMM, YMM, M256)/[4;≤12]
VFMSUBADD132PS (YMM, YMM, YMM)/4
VFMSUBADD213PD (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PD (XMM, XMM, XMM)/4
VFMSUBADD213PD (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PD (YMM, YMM, YMM)/4
VFMSUBADD213PS (XMM, XMM, M128)/[4;≤11]
VFMSUBADD213PS (XMM, XMM, XMM)/4
VFMSUBADD213PS (YMM, YMM, M256)/[4;≤12]
VFMSUBADD213PS (YMM, YMM, YMM)/4
VFMSUBADD231PD (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PD (XMM, XMM, XMM)/4
VFMSUBADD231PD (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PD (YMM, YMM, YMM)/4
VFMSUBADD231PS (XMM, XMM, M128)/[4;≤11]
VFMSUBADD231PS (XMM, XMM, XMM)/4
VFMSUBADD231PS (YMM, YMM, M256)/[4;≤12]
VFMSUBADD231PS (YMM, YMM, YMM)/4
VFNMADD132PD (XMM, XMM, M128)/[4;≤11]
VFNMADD132PD (XMM, XMM, XMM)/4
VFNMADD132PD (YMM, YMM, M256)/[4;≤12]
VFNMADD132PD (YMM, YMM, YMM)/4
VFNMADD132PS (XMM, XMM, M128)/[4;≤11]
VFNMADD132PS (XMM, XMM, XMM)/4
VFNMADD132PS (YMM, YMM, M256)/[4;≤12]
VFNMADD132PS (YMM, YMM, YMM)/4
VFNMADD132SD (XMM, XMM, M64)/[4;≤11]
VFNMADD132SD (XMM, XMM, XMM)/4
VFNMADD132SS (XMM, XMM, M32)/[4;≤11]
VFNMADD132SS (XMM, XMM, XMM)/4
VFNMADD213PD (XMM, XMM, M128)/[4;≤11]
VFNMADD213PD (XMM, XMM, XMM)/4
VFNMADD213PD (YMM, YMM, M256)/[4;≤12]
VFNMADD213PD (YMM, YMM, YMM)/4
VFNMADD213PS (XMM, XMM, M128)/[4;≤11]
VFNMADD213PS (XMM, XMM, XMM)/4
VFNMADD213PS (YMM, YMM, M256)/[4;≤12]
VFNMADD213PS (YMM, YMM, YMM)/4
VFNMADD213SD (XMM, XMM, M64)/[4;≤11]
VFNMADD213SD (XMM, XMM, XMM)/4
VFNMADD213SS (XMM, XMM, M32)/[4;≤11]
VFNMADD213SS (XMM, XMM, XMM)/4
VFNMADD231PD (XMM, XMM, M128)/[4;≤11]
VFNMADD231PD (XMM, XMM, XMM)/4
VFNMADD231PD (YMM, YMM, M256)/[4;≤12]
VFNMADD231PD (YMM, YMM, YMM)/4
VFNMADD231PS (XMM, XMM, M128)/[4;≤11]
VFNMADD231PS (XMM, XMM, XMM)/4
VFNMADD231PS (YMM, YMM, M256)/[4;≤12]
VFNMADD231PS (YMM, YMM, YMM)/4
VFNMADD231SD (XMM, XMM, M64)/[4;≤11]
VFNMADD231SD (XMM, XMM, XMM)/4
VFNMADD231SS (XMM, XMM, M32)/[4;≤11]
VFNMADD231SS (XMM, XMM, XMM)/4
VFNMSUB132PD (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PD (XMM, XMM, XMM)/4
VFNMSUB132PD (YMM, YMM, M256)/[4;≤12]
VFNMSUB132PD (YMM, YMM, YMM)/4
VFNMSUB132PS (XMM, XMM, M128)/[4;≤11]
VFNMSUB132PS (XMM, XMM, XMM)/4
VFNMSUB132PS (YMM, YMM, M256)/[4;≤12]
VFNMSUB132PS (YMM, YMM, YMM)/4
VFNMSUB132SD (XMM, XMM, M64)/[4;≤11]
VFNMSUB132SD (XMM, XMM, XMM)/4
VFNMSUB132SS (XMM, XMM, M32)/[4;≤11]
VFNMSUB132SS (XMM, XMM, XMM)/4
VFNMSUB213PD (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PD (XMM, XMM, XMM)/4
VFNMSUB213PD (YMM, YMM, M256)/[4;≤12]
VFNMSUB213PD (YMM, YMM, YMM)/4
VFNMSUB213PS (XMM, XMM, M128)/[4;≤11]
VFNMSUB213PS (XMM, XMM, XMM)/4
VFNMSUB213PS (YMM, YMM, M256)/[4;≤12]
VFNMSUB213PS (YMM, YMM, YMM)/4
VFNMSUB213SD (XMM, XMM, M64)/[4;≤11]
VFNMSUB213SD (XMM, XMM, XMM)/4
VFNMSUB213SS (XMM, XMM, M32)/[4;≤11]
VFNMSUB213SS (XMM, XMM, XMM)/4
VFNMSUB231PD (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PD (XMM, XMM, XMM)/4
VFNMSUB231PD (YMM, YMM, M256)/[4;≤12]
VFNMSUB231PD (YMM, YMM, YMM)/4
VFNMSUB231PS (XMM, XMM, M128)/[4;≤11]
VFNMSUB231PS (XMM, XMM, XMM)/4
VFNMSUB231PS (YMM, YMM, M256)/[4;≤12]
VFNMSUB231PS (YMM, YMM, YMM)/4
VFNMSUB231SD (XMM, XMM, M64)/[4;≤11]
VFNMSUB231SD (XMM, XMM, XMM)/4
VFNMSUB231SS (XMM, XMM, M32)/[4;≤11]
VFNMSUB231SS (XMM, XMM, XMM)/4
VFMADDPD (XMM, XMM, M128, XMM)/
VFMADDPD (XMM, XMM, XMM, M128)/
VFMADDPD (XMM, XMM, XMM, XMM)/
VFMADDPD (YMM, YMM, M256, YMM)/
VFMADDPD (YMM, YMM, YMM, M256)/
VFMADDPD (YMM, YMM, YMM, YMM)/
VFMADDPS (XMM, XMM, M128, XMM)/
VFMADDPS (XMM, XMM, XMM, M128)/
VFMADDPS (XMM, XMM, XMM, XMM)/
VFMADDPS (YMM, YMM, M256, YMM)/
VFMADDPS (YMM, YMM, YMM, M256)/
VFMADDPS (YMM, YMM, YMM, YMM)/
VFMADDSD (XMM, XMM, M64, XMM)/
VFMADDSD (XMM, XMM, XMM, M64)/
VFMADDSD (XMM, XMM, XMM, XMM)/
VFMADDSS (XMM, XMM, M32, XMM)/
VFMADDSS (XMM, XMM, XMM, M32)/
VFMADDSS (XMM, XMM, XMM, XMM)/
VFMADDSUBPD (XMM, XMM, M128, XMM)/
VFMADDSUBPD (XMM, XMM, XMM, M128)/
VFMADDSUBPD (XMM, XMM, XMM, XMM)/
VFMADDSUBPD (YMM, YMM, M256, YMM)/
VFMADDSUBPD (YMM, YMM, YMM, M256)/
VFMADDSUBPD (YMM, YMM, YMM, YMM)/
VFMADDSUBPS (XMM, XMM, M128, XMM)/
VFMADDSUBPS (XMM, XMM, XMM, M128)/
VFMADDSUBPS (XMM, XMM, XMM, XMM)/
VFMADDSUBPS (YMM, YMM, M256, YMM)/
VFMADDSUBPS (YMM, YMM, YMM, M256)/
VFMADDSUBPS (YMM, YMM, YMM, YMM)/
VFMSUBADDPD (XMM, XMM, M128, XMM)/
VFMSUBADDPD (XMM, XMM, XMM, M128)/
VFMSUBADDPD (XMM, XMM, XMM, XMM)/
VFMSUBADDPD (YMM, YMM, M256, YMM)/
VFMSUBADDPD (YMM, YMM, YMM, M256)/
VFMSUBADDPD (YMM, YMM, YMM, YMM)/
VFMSUBADDPS (XMM, XMM, M128, XMM)/
VFMSUBADDPS (XMM, XMM, XMM, M128)/
VFMSUBADDPS (XMM, XMM, XMM, XMM)/
VFMSUBADDPS (YMM, YMM, M256, YMM)/
VFMSUBADDPS (YMM, YMM, YMM, M256)/
VFMSUBADDPS (YMM, YMM, YMM, YMM)/
VFMSUBPD (XMM, XMM, M128, XMM)/
VFMSUBPD (XMM, XMM, XMM, M128)/
VFMSUBPD (XMM, XMM, XMM, XMM)/
VFMSUBPD (YMM, YMM, M256, YMM)/
VFMSUBPD (YMM, YMM, YMM, M256)/
VFMSUBPD (YMM, YMM, YMM, YMM)/
VFMSUBPS (XMM, XMM, M128, XMM)/
VFMSUBPS (XMM, XMM, XMM, M128)/
VFMSUBPS (XMM, XMM, XMM, XMM)/
VFMSUBPS (YMM, YMM, M256, YMM)/
VFMSUBPS (YMM, YMM, YMM, M256)/
VFMSUBPS (YMM, YMM, YMM, YMM)/
VFMSUBSD (XMM, XMM, M64, XMM)/
VFMSUBSD (XMM, XMM, XMM, M64)/
VFMSUBSD (XMM, XMM, XMM, XMM)/
VFMSUBSS (XMM, XMM, M32, XMM)/
VFMSUBSS (XMM, XMM, XMM, M32)/
VFMSUBSS (XMM, XMM, XMM, XMM)/
VFNMADDPD (XMM, XMM, M128, XMM)/
VFNMADDPD (XMM, XMM, XMM, M128)/
VFNMADDPD (XMM, XMM, XMM, XMM)/
VFNMADDPD (YMM, YMM, M256, YMM)/
VFNMADDPD (YMM, YMM, YMM, M256)/
VFNMADDPD (YMM, YMM, YMM, YMM)/
VFNMADDPS (XMM, XMM, M128, XMM)/
VFNMADDPS (XMM, XMM, XMM, M128)/
VFNMADDPS (XMM, XMM, XMM, XMM)/
VFNMADDPS (YMM, YMM, M256, YMM)/
VFNMADDPS (YMM, YMM, YMM, M256)/
VFNMADDPS (YMM, YMM, YMM, YMM)/
VFNMADDSD (XMM, XMM, M64, XMM)/
VFNMADDSD (XMM, XMM, XMM, M64)/
VFNMADDSD (XMM, XMM, XMM, XMM)/
VFNMADDSS (XMM, XMM, M32, XMM)/
VFNMADDSS (XMM, XMM, XMM, M32)/
VFNMADDSS (XMM, XMM, XMM, XMM)/
VFNMSUBPD (XMM, XMM, M128, XMM)/
VFNMSUBPD (XMM, XMM, XMM, M128)/
VFNMSUBPD (XMM, XMM, XMM, XMM)/
VFNMSUBPD (YMM, YMM, M256, YMM)/
VFNMSUBPD (YMM, YMM, YMM, M256)/
VFNMSUBPD (YMM, YMM, YMM, YMM)/
VFNMSUBPS (XMM, XMM, M128, XMM)/
VFNMSUBPS (XMM, XMM, XMM, M128)/
VFNMSUBPS (XMM, XMM, XMM, XMM)/
VFNMSUBPS (YMM, YMM, M256, YMM)/
VFNMSUBPS (YMM, YMM, YMM, M256)/
VFNMSUBPS (YMM, YMM, YMM, YMM)/
VFNMSUBSD (XMM, XMM, M64, XMM)/
VFNMSUBSD (XMM, XMM, XMM, M64)/
VFNMSUBSD (XMM, XMM, XMM, XMM)/
VFNMSUBSS (XMM, XMM, M32, XMM)/
VFNMSUBSS (XMM, XMM, XMM, M32)/
VFNMSUBSS (XMM, XMM, XMM, XMM)/
GF2P8AFFINEINVQB (XMM, M128, I8)/[3;≤11]
GF2P8AFFINEINVQB (XMM, XMM, I8)/[3;5]
GF2P8AFFINEQB (XMM, M128, I8)/[3;≤11]
GF2P8AFFINEQB (XMM, XMM, I8)/[3;5]
GF2P8MULB (XMM, M128)/[3;≤11]
GF2P8MULB (XMM, XMM)/[3;5]
VGF2P8AFFINEINVQB (XMM, XMM, M128, I8)/[5;≤11]
VGF2P8AFFINEINVQB (XMM, XMM, XMM, I8)/5
VGF2P8AFFINEINVQB (YMM, YMM, M256, I8)/[5;≤12]
VGF2P8AFFINEINVQB (YMM, YMM, YMM, I8)/5
VGF2P8AFFINEQB (XMM, XMM, M128, I8)/[5;≤11]
VGF2P8AFFINEQB (XMM, XMM, XMM, I8)/5
VGF2P8AFFINEQB (YMM, YMM, M256, I8)/[5;≤12]
VGF2P8AFFINEQB (YMM, YMM, YMM, I8)/5
VGF2P8MULB (XMM, XMM, M128)/[5;≤11]
VGF2P8MULB (XMM, XMM, XMM)/5
VGF2P8MULB (YMM, YMM, M256)/[5;≤12]
VGF2P8MULB (YMM, YMM, YMM)/5
HRESET (I8)/
INVPCID (R64, M128)/
AESDEC128KL (XMM, M384)/
AESDEC256KL (XMM, M512)/
AESENC128KL (XMM, M384)/
AESENC256KL (XMM, M512)/
ENCODEKEY128 (R32, R32)/
ENCODEKEY256 (R32, R32)/
LOADIWKEY (XMM, XMM)/
AESDECWIDE128KL (M384)/
AESDECWIDE256KL (M512)/
AESENCWIDE128KL (M384)/
AESENCWIDE256KL (M512)/
CDQE/1
CMPSQ/[4;≤20]
CMPSQ_REPE/
CMPSQ_REPNE/
CMPXCHG16B (M128)/[1;≤30]
CMPXCHG16B_LOCK (M128)/[21;≤46]
CQO/1
IRETQ/
LODSQ/≤5
LODSQ_REPE/
LODSQ_REPNE/
MOVSQ/≤6
MOVSQ_REPE/
MOVSQ_REPNE/
MOVSXD (R64, M32)/≤5
MOVSXD (R64, R32)/1
POPFQ/
PUSHFQ/[≤9;≤12]
SCASQ/[1;6]
SCASQ_REPE/
SCASQ_REPNE/
STOSQ/[≤0;≤6]
STOSQ_REPE/
STOSQ_REPNE/
SWAPGS/
SYSCALL/
SYSRET64/
LZCNT (R16, M16)/[3;8]
LZCNT (R16, R16)/3
LZCNT (R32, M32)/[0;8]
LZCNT (R32, R32)/[0;3]
LZCNT (R64, M64)/[0;8]
LZCNT (R64, R64)/[0;3]
MCOMMIT/
EMMS/
MASKMOVQ (MM, MM)/≤11
MOVD (M32, MM)/[≤11;≤19]
MOVD (MM, M32)/[≤6;≤8]
MOVD (MM, R32)/≤3
MOVD (R32, MM)/≤3
MOVNTQ (M64, MM)/[≤413;≤416]
MOVQ (M64, MM)/[≤6;≤11]
MOVQ (MM, M64)/[≤6;≤8]
MOVQ (MM, R64)/≤3
MOVQ (R64, MM)/≤3
MOVQ_0F6F (MM, MM)/1
MOVQ_0F7F (MM, MM)/1
PACKSSDW (MM, M64)/[4;≤12]
PACKSSDW (MM, MM)/4
PACKSSWB (MM, M64)/[4;≤12]
PACKSSWB (MM, MM)/4
PACKUSWB (MM, M64)/[4;≤12]
PACKUSWB (MM, MM)/4
PADDB (MM, M64)/[1;≤9]
PADDB (MM, MM)/1
PADDD (MM, M64)/[1;≤9]
PADDD (MM, MM)/1
PADDSB (MM, M64)/[1;≤9]
PADDSB (MM, MM)/1
PADDSW (MM, M64)/[1;≤9]
PADDSW (MM, MM)/1
PADDUSB (MM, M64)/[1;≤9]
PADDUSB (MM, MM)/1
PADDUSW (MM, M64)/[1;≤9]
PADDUSW (MM, MM)/1
PADDW (MM, M64)/[1;≤9]
PADDW (MM, MM)/1
PAND (MM, M64)/[1;≤9]
PAND (MM, MM)/1
PANDN (MM, M64)/[1;≤9]
PANDN (MM, MM)/1
PAVGB (MM, M64)/[1;≤9]
PAVGB (MM, MM)/1
PAVGW (MM, M64)/[1;≤9]
PAVGW (MM, MM)/1
PCMPEQB (MM, M64)/[1;≤9]
PCMPEQB (MM, MM)/1
PCMPEQD (MM, M64)/[1;≤9]
PCMPEQD (MM, MM)/1
PCMPEQW (MM, M64)/[1;≤9]
PCMPEQW (MM, MM)/1
PCMPGTB (MM, M64)/[1;≤9]
PCMPGTB (MM, MM)/1
PCMPGTD (MM, M64)/[1;≤9]
PCMPGTD (MM, MM)/1
PCMPGTW (MM, M64)/[1;≤9]
PCMPGTW (MM, MM)/1
PEXTRW (R32, MM, I8)/≤4
PINSRW (MM, M16, I8)/[1;≤9]
PINSRW (MM, R32, I8)/[1;≤4]
PMADDWD (MM, M64)/[5;≤13]
PMADDWD (MM, MM)/5
PMAXSW (MM, M64)/[1;≤9]
PMAXSW (MM, MM)/1
PMAXUB (MM, M64)/[1;≤9]
PMAXUB (MM, MM)/1
PMINSW (MM, M64)/[1;≤9]
PMINSW (MM, MM)/1
PMINUB (MM, M64)/[1;≤9]
PMINUB (MM, MM)/1
PMOVMSKB (R32, MM)/≤3
PMULHUW (MM, M64)/[5;≤13]
PMULHUW (MM, MM)/5
PMULHW (MM, M64)/[5;≤13]
PMULHW (MM, MM)/5
PMULLW (MM, M64)/[5;≤13]
PMULLW (MM, MM)/5
POR (MM, M64)/[1;≤9]
POR (MM, MM)/1
PSADBW (MM, M64)/[3;≤11]
PSADBW (MM, MM)/3
PSHUFW (MM, M64, I8)/[≤7;≤9]
PSHUFW (MM, MM, I8)/1
PSLLD (MM, I8)/1
PSLLD (MM, M64)/[1;≤9]
PSLLD (MM, MM)/1
PSLLQ (MM, I8)/1
PSLLQ (MM, M64)/[1;≤9]
PSLLQ (MM, MM)/1
PSLLW (MM, I8)/1
PSLLW (MM, M64)/[1;≤9]
PSLLW (MM, MM)/1
PSRAD (MM, I8)/1
PSRAD (MM, M64)/[1;≤9]
PSRAD (MM, MM)/1
PSRAW (MM, I8)/1
PSRAW (MM, M64)/[1;≤9]
PSRAW (MM, MM)/1
PSRLD (MM, I8)/1
PSRLD (MM, M64)/[1;≤9]
PSRLD (MM, MM)/1
PSRLQ (MM, I8)/1
PSRLQ (MM, M64)/[1;≤9]
PSRLQ (MM, MM)/1
PSRLW (MM, I8)/1
PSRLW (MM, M64)/[1;≤9]
PSRLW (MM, MM)/1
PSUBB (MM, M64)/[1;≤9]
PSUBB (MM, MM)/[0;1]
PSUBD (MM, M64)/[1;≤9]
PSUBD (MM, MM)/[0;1]
PSUBSB (MM, M64)/[1;≤9]
PSUBSB (MM, MM)/1
PSUBSW (MM, M64)/[1;≤9]
PSUBSW (MM, MM)/1
PSUBUSB (MM, M64)/[1;≤9]
PSUBUSB (MM, MM)/1
PSUBUSW (MM, M64)/[1;≤9]
PSUBUSW (MM, MM)/1
PSUBW (MM, M64)/[1;≤9]
PSUBW (MM, MM)/[0;1]
PUNPCKHBW (MM, M64)/[1;≤9]
PUNPCKHBW (MM, MM)/1
PUNPCKHDQ (MM, M64)/[1;≤9]
PUNPCKHDQ (MM, MM)/1
PUNPCKHWD (MM, M64)/[1;≤9]
PUNPCKHWD (MM, MM)/1
PUNPCKLBW (MM, M32)/[1;≤9]
PUNPCKLBW (MM, MM)/1
PUNPCKLDQ (MM, M32)/[1;≤9]
PUNPCKLDQ (MM, MM)/1
PUNPCKLWD (MM, M32)/[1;≤9]
PUNPCKLWD (MM, MM)/1
PXOR (MM, M64)/[1;≤9]
PXOR (MM, MM)/[0;1]
MONITOR/
MWAIT/
MONITORX/
MWAITX/
MOVBE (M16, R16)/[≤6;≤11]
MOVBE (M32, R32)/[≤6;≤11]
MOVBE (M64, R64)/[≤7;≤11]
MOVBE (R16, M16)/[1;7]
MOVBE (R32, M32)/≤6
MOVBE (R64, M64)/≤7
MOVDIR64B (R, M512)/
MOVDIRI (M32, R32)/
MOVDIRI (M64, R64)/
BNDCL (BND, R64)/
BNDCL_B (BND)/
BNDCL_B_D32 (BND)/
BNDCL_B_D8 (BND)/
BNDCL_B_I (BND)/
BNDCL_B_I_D32 (BND)/
BNDCL_B_I_D8 (BND)/
BNDCL_B_IS (BND)/
BNDCL_B_IS_D32 (BND)/
BNDCL_B_IS_D8 (BND)/
BNDCL_D32 (BND)/
BNDCL_D8 (BND)/
BNDCL_I (BND)/
BNDCL_I_D32 (BND)/
BNDCL_I_D8 (BND)/
BNDCL_IS (BND)/
BNDCL_IS_D32 (BND)/
BNDCL_IS_D8 (BND)/
BNDCL_R (BND)/
BNDCL_R_D32 (BND)/
BNDCL_R_D8 (BND)/
BNDCN (BND, R64)/
BNDCN_B (BND)/
BNDCN_B_D32 (BND)/
BNDCN_B_D8 (BND)/
BNDCN_B_I (BND)/
BNDCN_B_I_D32 (BND)/
BNDCN_B_I_D8 (BND)/
BNDCN_B_IS (BND)/
BNDCN_B_IS_D32 (BND)/
BNDCN_B_IS_D8 (BND)/
BNDCN_D32 (BND)/
BNDCN_D8 (BND)/
BNDCN_I (BND)/
BNDCN_I_D32 (BND)/
BNDCN_I_D8 (BND)/
BNDCN_IS (BND)/
BNDCN_IS_D32 (BND)/
BNDCN_IS_D8 (BND)/
BNDCN_R (BND)/
BNDCN_R_D32 (BND)/
BNDCN_R_D8 (BND)/
BNDCU (BND, R64)/
BNDCU_B (BND)/
BNDCU_B_D32 (BND)/
BNDCU_B_D8 (BND)/
BNDCU_B_I (BND)/
BNDCU_B_I_D32 (BND)/
BNDCU_B_I_D8 (BND)/
BNDCU_B_IS (BND)/
BNDCU_B_IS_D32 (BND)/
BNDCU_B_IS_D8 (BND)/
BNDCU_D32 (BND)/
BNDCU_D8 (BND)/
BNDCU_I (BND)/
BNDCU_I_D32 (BND)/
BNDCU_I_D8 (BND)/
BNDCU_IS (BND)/
BNDCU_IS_D32 (BND)/
BNDCU_IS_D8 (BND)/
BNDCU_R (BND)/
BNDCU_R_D32 (BND)/
BNDCU_R_D8 (BND)/
BNDLDX (BND, M192)/
BNDMK_B (BND)/
BNDMK_B_D32 (BND)/
BNDMK_B_D8 (BND)/
BNDMK_B_I (BND)/
BNDMK_B_I_D32 (BND)/
BNDMK_B_I_D8 (BND)/
BNDMK_B_IS (BND)/
BNDMK_B_IS_D32 (BND)/
BNDMK_B_IS_D8 (BND)/
BNDMK_D32 (BND)/
BNDMK_D8 (BND)/
BNDMK_I (BND)/
BNDMK_I_D32 (BND)/
BNDMK_I_D8 (BND)/
BNDMK_IS (BND)/
BNDMK_IS_D32 (BND)/
BNDMK_IS_D8 (BND)/
BNDMOV (BND, BND)/
BNDMOV (BND, M128)/
BNDMOV (M128, BND)/
BNDSTX (M192, BND)/
PAUSE/
PCLMULQDQ (XMM, M128, I8)/[6;≤13]
PCLMULQDQ (XMM, XMM, I8)/[6;7]
PCONFIG/
RDPKRU/
WRPKRU/
PREFETCHWT1 (M8)/
PTWRITE (M32)/
PTWRITE (M64)/
PTWRITE (R32)/
PTWRITE (R64)/
RDPID (R64)/
RDPRU/
RDRAND (R16)/[1548;1671]
RDRAND (R32)/
RDRAND (R64)/
RDSEED (R16)/[1548;1671]
RDSEED (R32)/
RDSEED (R64)/
RDTSCP/
RDFSBASE (R32)/
RDFSBASE (R64)/
RDGSBASE (R32)/
RDGSBASE (R64)/
WRFSBASE (R32)/
WRFSBASE (R64)/
WRGSBASE (R32)/
WRGSBASE (R64)/
XABORT (I8)/
XBEGIN (Rel16)/
XBEGIN (Rel32)/
XBEGIN_REX64 (Rel32)/
XEND/
XTEST/
SERIALIZE/
ENCLS/
ENCLU/
SHA1MSG1 (XMM, M128)/[2;≤9]
SHA1MSG1 (XMM, XMM)/2
SHA1MSG2 (XMM, M128)/[5;≤13]
SHA1MSG2 (XMM, XMM)/[5;6]
SHA1NEXTE (XMM, M128)/[3;≤8]
SHA1NEXTE (XMM, XMM)/[1;3]
SHA1RNDS4 (XMM, M128, I8)/[6;≤13]
SHA1RNDS4 (XMM, XMM, I8)/[6;9]
SHA256MSG1 (XMM, M128)/[6;≤12]
SHA256MSG1 (XMM, XMM)/[5;6]
SHA256MSG2 (XMM, M128)/[6;≤17]
SHA256MSG2 (XMM, XMM)/[6;11]
SHA256RNDS2 (XMM, M128)/[6;≤13]
SHA256RNDS2 (XMM, XMM)/6
CLAC/
STAC/
GETSEC/
PSMASH (RAX)/
PVALIDATE (RAX, ECX, EDX)/
RMPADJUST (RAX, RCX, RDX)/
RMPUPDATE (RAX, RCX)/
ADDPS (XMM, M128)/[4;≤11]
ADDPS (XMM, XMM)/4
ADDSS (XMM, M32)/[4;≤11]
ADDSS (XMM, XMM)/4
ANDNPS (XMM, M128)/[1;≤8]
ANDNPS (XMM, XMM)/1
ANDPS (XMM, M128)/[1;≤8]
ANDPS (XMM, XMM)/1
CMPPS (XMM, M128, I8)/[4;≤11]
CMPPS (XMM, XMM, I8)/4
CMPSS (XMM, M32, I8)/[4;≤11]
CMPSS (XMM, XMM, I8)/4
COMISS (XMM, M32)/[≤3;8]
COMISS (XMM, XMM)/≤3
CVTPI2PS (XMM, M64)/[4;≤11]
CVTPI2PS (XMM, MM)/[5;≤7]
CVTPS2PI (MM, M64)/[≤10;≤13]
CVTPS2PI (MM, XMM)/≤9
CVTSI2SS (XMM, M32)/[4;≤11]
CVTSI2SS (XMM, M64)/[1;≤12]
CVTSI2SS (XMM, R32)/[4;≤7]
CVTSI2SS (XMM, R64)/[1;≤8]
CVTSS2SI (R32, M32)/≤12
CVTSS2SI (R32, XMM)/≤7
CVTSS2SI (R64, M32)/≤12
CVTSS2SI (R64, XMM)/≤8
CVTTPS2PI (MM, M64)/[≤10;≤13]
CVTTPS2PI (MM, XMM)/≤9
CVTTSS2SI (R32, M32)/≤12
CVTTSS2SI (R32, XMM)/≤7
CVTTSS2SI (R64, M32)/≤12
CVTTSS2SI (R64, XMM)/≤8
DIVPS (XMM, M128)/[≤11.0;≤18]
DIVPS (XMM, XMM)/[≤11.0;≤12]
DIVSS (XMM, M32)/[≤11.0;≤18]
DIVSS (XMM, XMM)/[≤11.0;≤12]
FXRSTOR (M4096)/
FXRSTOR64 (M4096)/
FXSAVE (M4096)/
FXSAVE64 (M4096)/
LDMXCSR (M32)/
MAXPS (XMM, M128)/[4;≤11]
MAXPS (XMM, XMM)/4
MAXSS (XMM, M32)/[4;≤11]
MAXSS (XMM, XMM)/4
MINPS (XMM, M128)/[4;≤11]
MINPS (XMM, XMM)/4
MINSS (XMM, M32)/[4;≤11]
MINSS (XMM, XMM)/4
MOVAPS (M128, XMM)/[≤4;≤11]
MOVAPS (XMM, M128)/[≤4;≤7]
MOVAPS_0F28 (XMM, XMM)/[0;1]
MOVAPS_0F29 (XMM, XMM)/[0;1]
MOVHLPS (XMM, XMM)/1
MOVHPS (M64, XMM)/[≤4;≤11]
MOVHPS (XMM, M64)/[≤5;≤8]
MOVLHPS (XMM, XMM)/1
MOVLPS (M64, XMM)/[≤4;≤11]
MOVLPS (XMM, M64)/[≤5;≤8]
MOVMSKPS (R32, XMM)/≤3
MOVNTPS (M128, XMM)/[≤408;≤416]
MOVSS (M32, XMM)/[≤4;≤11]
MOVSS (XMM, M32)/[≤4;≤7]
MOVSS_0F10 (XMM, XMM)/1
MOVSS_0F11 (XMM, XMM)/1
MOVUPS (M128, XMM)/[≤4;≤11]
MOVUPS (XMM, M128)/[≤4;≤7]
MOVUPS_0F10 (XMM, XMM)/[0;1]
MOVUPS_0F11 (XMM, XMM)/[0;1]
MULPS (XMM, M128)/[4;≤11]
MULPS (XMM, XMM)/4
MULSS (XMM, M32)/[4;≤11]
MULSS (XMM, XMM)/4
ORPS (XMM, M128)/[1;≤8]
ORPS (XMM, XMM)/1
PREFETCHNTA (M512)/
PREFETCHT0 (M512)/
PREFETCHT1 (M512)/
PREFETCHT2 (M512)/
RCPPS (XMM, M128)/[≤8;≤11]
RCPPS (XMM, XMM)/4
RCPSS (XMM, M32)/[≤8;≤11]
RCPSS (XMM, XMM)/4
RSQRTPS (XMM, M128)/≤11
RSQRTPS (XMM, XMM)/[≤4.0;≤5]
RSQRTSS (XMM, M32)/≤11
RSQRTSS (XMM, XMM)/[≤4.0;≤5]
SFENCE/
SHUFPS (XMM, M128, I8)/[1;≤8]
SHUFPS (XMM, XMM, I8)/1
SQRTPS (XMM, M128)/≤19
SQRTPS (XMM, XMM)/[≤12.0;≤13]
SQRTSS (XMM, M32)/≤19
SQRTSS (XMM, XMM)/[≤12.0;≤13]
STMXCSR (M32)/≤11
SUBPS (XMM, M128)/[4;≤11]
SUBPS (XMM, XMM)/4
SUBSS (XMM, M32)/[4;≤11]
SUBSS (XMM, XMM)/4
UCOMISS (XMM, M32)/[≤3;8]
UCOMISS (XMM, XMM)/≤3
UNPCKHPS (XMM, M128)/[1;≤8]
UNPCKHPS (XMM, XMM)/1
UNPCKLPS (XMM, M128)/[1;≤8]
UNPCKLPS (XMM, XMM)/1
XORPS (XMM, M128)/[1;≤8]
XORPS (XMM, XMM)/[0;1]
ADDPD (XMM, M128)/[4;≤11]
ADDPD (XMM, XMM)/4
ADDSD (XMM, M64)/[4;≤11]
ADDSD (XMM, XMM)/4
ANDNPD (XMM, M128)/[1;≤8]
ANDNPD (XMM, XMM)/1
ANDPD (XMM, M128)/[1;≤8]
ANDPD (XMM, XMM)/1
CMPPD (XMM, M128, I8)/[4;≤11]
CMPPD (XMM, XMM, I8)/4
CMPSD_XMM (XMM, M64, I8)/[4;≤11]
CMPSD_XMM (XMM, XMM, I8)/4
COMISD (XMM, M64)/[≤3;8]
COMISD (XMM, XMM)/≤3
CVTDQ2PD (XMM, M64)/[≤8;≤11]
CVTDQ2PD (XMM, XMM)/5
CVTDQ2PS (XMM, M128)/[≤8;≤11]
CVTDQ2PS (XMM, XMM)/4
CVTPD2DQ (XMM, M128)/[≤9;≤12]
CVTPD2DQ (XMM, XMM)/5
CVTPD2PI (MM, M128)/[≤12;≤23]
CVTPD2PI (MM, XMM)/≤8
CVTPD2PS (XMM, M128)/[≤9;≤12]
CVTPD2PS (XMM, XMM)/5
CVTPI2PD (XMM, M64)/[≤8;≤11]
CVTPI2PD (XMM, MM)/≤6
CVTPS2DQ (XMM, M128)/[≤8;≤11]
CVTPS2DQ (XMM, XMM)/4
CVTPS2PD (XMM, M64)/[≤8;≤11]
CVTPS2PD (XMM, XMM)/5
CVTSD2SI (R32, M64)/[12;≤26]
CVTSD2SI (R32, XMM)/≤7
CVTSD2SI (R64, M64)/≤12
CVTSD2SI (R64, XMM)/≤7
CVTSD2SS (XMM, M64)/[1;≤12]
CVTSD2SS (XMM, XMM)/[1;5]
CVTSI2SD (XMM, M32)/[4;≤11]
CVTSI2SD (XMM, M64)/[4;≤11]
CVTSI2SD (XMM, R32)/[4;≤7]
CVTSI2SD (XMM, R64)/[4;≤7]
CVTSS2SD (XMM, M32)/[4;≤11]
CVTSS2SD (XMM, XMM)/[4;5]
CVTTPD2DQ (XMM, M128)/[≤9;≤12]
CVTTPD2DQ (XMM, XMM)/5
CVTTPD2PI (MM, M128)/[≤12;≤23]
CVTTPD2PI (MM, XMM)/≤8
CVTTPS2DQ (XMM, M128)/[≤8;≤11]
CVTTPS2DQ (XMM, XMM)/4
CVTTSD2SI (R32, M64)/[12;≤26]
CVTTSD2SI (R32, XMM)/≤7
CVTTSD2SI (R64, M64)/≤12
CVTTSD2SI (R64, XMM)/≤7
DIVPD (XMM, M128)/[≤13.0;≤21]
DIVPD (XMM, XMM)/[≤13.0;≤15]
DIVSD (XMM, M64)/[≤13.0;≤21]
DIVSD (XMM, XMM)/[≤13.0;≤15]
LFENCE/
MASKMOVDQU (XMM, XMM)/≤12
MAXPD (XMM, M128)/[4;≤11]
MAXPD (XMM, XMM)/4
MAXSD (XMM, M64)/[4;≤11]
MAXSD (XMM, XMM)/4
MFENCE/
MINPD (XMM, M128)/[4;≤11]
MINPD (XMM, XMM)/4
MINSD (XMM, M64)/[4;≤11]
MINSD (XMM, XMM)/4
MOVAPD (M128, XMM)/[≤4;≤11]
MOVAPD (XMM, M128)/[≤4;≤7]
MOVAPD_0F28 (XMM, XMM)/[0;1]
MOVAPD_0F29 (XMM, XMM)/[0;1]
MOVD (M32, XMM)/[≤4;≤11]
MOVD (R32, XMM)/≤3
MOVD (XMM, M32)/[≤4;≤7]
MOVD (XMM, R32)/≤3
MOVDQ2Q (MM, XMM)/≤3
MOVDQA (M128, XMM)/[≤4;≤11]
MOVDQA (XMM, M128)/[≤4;≤7]
MOVDQA_0F6F (XMM, XMM)/[0;1]
MOVDQA_0F7F (XMM, XMM)/[0;1]
MOVDQU (M128, XMM)/[≤4;≤11]
MOVDQU (XMM, M128)/[≤4;≤7]
MOVDQU_0F6F (XMM, XMM)/[0;1]
MOVDQU_0F7F (XMM, XMM)/[0;1]
MOVHPD (M64, XMM)/[≤4;≤11]
MOVHPD (XMM, M64)/[≤5;≤8]
MOVLPD (M64, XMM)/[≤4;≤11]
MOVLPD (XMM, M64)/[≤5;≤8]
MOVMSKPD (R32, XMM)/≤3
MOVNTDQ (M128, XMM)/[≤410;≤413]
MOVNTI (M32, R32)/[≤412;≤416]
MOVNTI (M64, R64)/[≤415;≤417]
MOVNTPD (M128, XMM)/[≤407;≤415]
MOVQ (M64, XMM)/[≤4;≤11]
MOVQ (R64, XMM)/≤3
MOVQ (XMM, M64)/[≤4;≤7]
MOVQ (XMM, R64)/≤3
MOVQ2DQ (XMM, MM)/≤3
MOVQ_0F7E (XMM, XMM)/1
MOVQ_0FD6 (XMM, XMM)/1
MOVSD_XMM (M64, XMM)/[≤4;≤11]
MOVSD_XMM (XMM, M64)/[≤4;≤7]
MOVSD_XMM_0F10 (XMM, XMM)/1
MOVSD_XMM_0F11 (XMM, XMM)/1
MOVUPD (M128, XMM)/[≤4;≤11]
MOVUPD (XMM, M128)/[≤4;≤7]
MOVUPD_0F10 (XMM, XMM)/[0;1]
MOVUPD_0F11 (XMM, XMM)/[0;1]
MULPD (XMM, M128)/[4;≤11]
MULPD (XMM, XMM)/4
MULSD (XMM, M64)/[4;≤11]
MULSD (XMM, XMM)/4
ORPD (XMM, M128)/[1;≤8]
ORPD (XMM, XMM)/1
PACKSSDW (XMM, M128)/[3;≤10]
PACKSSDW (XMM, XMM)/3
PACKSSWB (XMM, M128)/[3;≤10]
PACKSSWB (XMM, XMM)/3
PACKUSWB (XMM, M128)/[3;≤10]
PACKUSWB (XMM, XMM)/3
PADDB (XMM, M128)/[1;≤8]
PADDB (XMM, XMM)/1
PADDD (XMM, M128)/[1;≤8]
PADDD (XMM, XMM)/1
PADDQ (MM, M64)/[1;≤9]
PADDQ (MM, MM)/1
PADDQ (XMM, M128)/[1;≤8]
PADDQ (XMM, XMM)/1
PADDSB (XMM, M128)/[1;≤8]
PADDSB (XMM, XMM)/1
PADDSW (XMM, M128)/[1;≤8]
PADDSW (XMM, XMM)/1
PADDUSB (XMM, M128)/[1;≤8]
PADDUSB (XMM, XMM)/1
PADDUSW (XMM, M128)/[1;≤8]
PADDUSW (XMM, XMM)/1
PADDW (XMM, M128)/[1;≤8]
PADDW (XMM, XMM)/1
PAND (XMM, M128)/[1;≤8]
PAND (XMM, XMM)/1
PANDN (XMM, M128)/[1;≤8]
PANDN (XMM, XMM)/1
PAVGB (XMM, M128)/[1;≤8]
PAVGB (XMM, XMM)/1
PAVGW (XMM, M128)/[1;≤8]
PAVGW (XMM, XMM)/1
PCMPEQB (XMM, M128)/[1;≤8]
PCMPEQB (XMM, XMM)/[0;1]
PCMPEQD (XMM, M128)/[1;≤8]
PCMPEQD (XMM, XMM)/[0;1]
PCMPEQW (XMM, M128)/[1;≤8]
PCMPEQW (XMM, XMM)/[0;1]
PCMPGTB (XMM, M128)/[1;≤8]
PCMPGTB (XMM, XMM)/[0;1]
PCMPGTD (XMM, M128)/[1;≤8]
PCMPGTD (XMM, XMM)/[0;1]
PCMPGTW (XMM, M128)/[1;≤8]
PCMPGTW (XMM, XMM)/[0;1]
PEXTRW (R32, XMM, I8)/≤4
PINSRW (XMM, M16, I8)/[1;≤8]
PINSRW (XMM, R32, I8)/[1;≤4]
PMADDWD (XMM, M128)/[5;≤12]
PMADDWD (XMM, XMM)/5
PMAXSW (XMM, M128)/[1;≤8]
PMAXSW (XMM, XMM)/1
PMAXUB (XMM, M128)/[1;≤8]
PMAXUB (XMM, XMM)/1
PMINSW (XMM, M128)/[1;≤8]
PMINSW (XMM, XMM)/1
PMINUB (XMM, M128)/[1;≤8]
PMINUB (XMM, XMM)/1
PMOVMSKB (R32, XMM)/≤3
PMULHUW (XMM, M128)/[5;≤12]
PMULHUW (XMM, XMM)/5
PMULHW (XMM, M128)/[5;≤12]
PMULHW (XMM, XMM)/5
PMULLW (XMM, M128)/[5;≤12]
PMULLW (XMM, XMM)/5
PMULUDQ (MM, M64)/[5;≤13]
PMULUDQ (MM, MM)/5
PMULUDQ (XMM, M128)/[5;≤12]
PMULUDQ (XMM, XMM)/5
POR (XMM, M128)/[1;≤8]
POR (XMM, XMM)/1
PSADBW (XMM, M128)/[3;≤10]
PSADBW (XMM, XMM)/3
PSHUFD (XMM, M128, I8)/[≤5;≤8]
PSHUFD (XMM, XMM, I8)/1
PSHUFHW (XMM, M128, I8)/[≤5;≤8]
PSHUFHW (XMM, XMM, I8)/1
PSHUFLW (XMM, M128, I8)/[≤5;≤8]
PSHUFLW (XMM, XMM, I8)/1
PSLLD (XMM, I8)/1
PSLLD (XMM, M128)/[1;≤8]
PSLLD (XMM, XMM)/[1;2]
PSLLDQ (XMM, I8)/1
PSLLQ (XMM, I8)/1
PSLLQ (XMM, M128)/[1;≤8]
PSLLQ (XMM, XMM)/[1;2]
PSLLW (XMM, I8)/1
PSLLW (XMM, M128)/[1;≤8]
PSLLW (XMM, XMM)/[1;2]
PSRAD (XMM, I8)/1
PSRAD (XMM, M128)/[1;≤8]
PSRAD (XMM, XMM)/[1;2]
PSRAW (XMM, I8)/1
PSRAW (XMM, M128)/[1;≤8]
PSRAW (XMM, XMM)/[1;2]
PSRLD (XMM, I8)/1
PSRLD (XMM, M128)/[1;≤8]
PSRLD (XMM, XMM)/[1;2]
PSRLDQ (XMM, I8)/1
PSRLQ (XMM, I8)/1
PSRLQ (XMM, M128)/[1;≤8]
PSRLQ (XMM, XMM)/[1;2]
PSRLW (XMM, I8)/1
PSRLW (XMM, M128)/[1;≤8]
PSRLW (XMM, XMM)/[1;2]
PSUBB (XMM, M128)/[1;≤8]
PSUBB (XMM, XMM)/[0;1]
PSUBD (XMM, M128)/[1;≤8]
PSUBD (XMM, XMM)/[0;1]
PSUBQ (MM, M64)/[1;≤9]
PSUBQ (MM, MM)/[0;1]
PSUBQ (XMM, M128)/[1;≤8]
PSUBQ (XMM, XMM)/[0;1]
PSUBSB (XMM, M128)/[1;≤8]
PSUBSB (XMM, XMM)/[0;1]
PSUBSW (XMM, M128)/[1;≤8]
PSUBSW (XMM, XMM)/[0;1]
PSUBUSB (XMM, M128)/[1;≤8]
PSUBUSB (XMM, XMM)/[0;1]
PSUBUSW (XMM, M128)/[1;≤8]
PSUBUSW (XMM, XMM)/[0;1]
PSUBW (XMM, M128)/[1;≤8]
PSUBW (XMM, XMM)/[0;1]
PUNPCKHBW (XMM, M128)/[1;≤8]
PUNPCKHBW (XMM, XMM)/1
PUNPCKHDQ (XMM, M128)/[1;≤8]
PUNPCKHDQ (XMM, XMM)/1
PUNPCKHQDQ (XMM, M128)/[1;≤8]
PUNPCKHQDQ (XMM, XMM)/1
PUNPCKHWD (XMM, M128)/[1;≤8]
PUNPCKHWD (XMM, XMM)/1
PUNPCKLBW (XMM, M128)/[1;≤8]
PUNPCKLBW (XMM, XMM)/1
PUNPCKLDQ (XMM, M128)/[1;≤8]
PUNPCKLDQ (XMM, XMM)/1
PUNPCKLQDQ (XMM, M128)/[1;≤8]
PUNPCKLQDQ (XMM, XMM)/1
PUNPCKLWD (XMM, M128)/[1;≤8]
PUNPCKLWD (XMM, XMM)/1
PXOR (XMM, M128)/[1;≤8]
PXOR (XMM, XMM)/[0;1]
SHUFPD (XMM, M128, I8)/[1;≤8]
SHUFPD (XMM, XMM, I8)/1
SQRTPD (XMM, M128)/[≤20.0;≤25]
SQRTPD (XMM, XMM)/[≤13.0;≤19]
SQRTSD (XMM, M64)/[≤20.0;≤25]
SQRTSD (XMM, XMM)/[≤13.0;≤19]
SUBPD (XMM, M128)/[4;≤11]
SUBPD (XMM, XMM)/4
SUBSD (XMM, M64)/[4;≤11]
SUBSD (XMM, XMM)/4
UCOMISD (XMM, M64)/[≤3;8]
UCOMISD (XMM, XMM)/≤3
UNPCKHPD (XMM, M128)/[1;≤8]
UNPCKHPD (XMM, XMM)/1
UNPCKLPD (XMM, M128)/[1;≤8]
UNPCKLPD (XMM, XMM)/1
XORPD (XMM, M128)/[1;≤8]
XORPD (XMM, XMM)/[0;1]
ADDSUBPD (XMM, M128)/[4;≤11]
ADDSUBPD (XMM, XMM)/4
ADDSUBPS (XMM, M128)/[4;≤11]
ADDSUBPS (XMM, XMM)/4
FISTTP (M16, ST0, ST(0))/
FISTTP (M32, ST0, ST(0))/
FISTTP (M64, ST0, ST(0))/
HADDPD (XMM, M128)/[6;≤13]
HADDPD (XMM, XMM)/6
HADDPS (XMM, M128)/[6;≤13]
HADDPS (XMM, XMM)/6
HSUBPD (XMM, M128)/[6;≤13]
HSUBPD (XMM, XMM)/6
HSUBPS (XMM, M128)/[6;≤13]
HSUBPS (XMM, XMM)/6
LDDQU (XMM, M128)/[≤4;≤7]
MOVDDUP (XMM, M64)/[≤4;≤7]
MOVDDUP (XMM, XMM)/1
MOVSHDUP (XMM, M128)/[≤4;≤7]
MOVSHDUP (XMM, XMM)/1
MOVSLDUP (XMM, M128)/[≤4;≤7]
MOVSLDUP (XMM, XMM)/1
BLENDPD (XMM, M128, I8)/[1;≤8]
BLENDPD (XMM, XMM, I8)/1
BLENDPS (XMM, M128, I8)/[1;≤8]
BLENDPS (XMM, XMM, I8)/1
BLENDVPD (XMM, M128)/[1;≤8]
BLENDVPD (XMM, XMM)/1
BLENDVPS (XMM, M128)/[1;≤8]
BLENDVPS (XMM, XMM)/1
CRC32 (R32, M16)/[3;8]
CRC32 (R32, M32)/[≤3;8]
CRC32 (R32, M8)/[≤3;8]
CRC32 (R32, R16)/3
CRC32 (R32, R32)/3
CRC32 (R32, R8h)/4
CRC32 (R32, R8l)/3
CRC32 (R64, M64)/[≤3;8]
CRC32 (R64, M8)/[≤3;8]
CRC32 (R64, R64)/3
CRC32 (R64, R8l)/3
DPPD (XMM, M128, I8)/[9;≤16]
DPPD (XMM, XMM, I8)/9
DPPS (XMM, M128, I8)/[14;≤21]
DPPS (XMM, XMM, I8)/14
EXTRACTPS (M32, XMM, I8)/[≤5;≤11]
EXTRACTPS (R32, XMM, I8)/≤4
INSERTPS (XMM, M32, I8)/[1;≤8]
INSERTPS (XMM, XMM, I8)/1
MOVNTDQA (XMM, M128)/[≤4;≤7]
MPSADBW (XMM, M128, I8)/[2;≤11]
MPSADBW (XMM, XMM, I8)/[3;4]
PACKUSDW (XMM, M128)/[3;≤10]
PACKUSDW (XMM, XMM)/3
PBLENDVB (XMM, M128)/[1;≤8]
PBLENDVB (XMM, XMM)/1
PBLENDW (XMM, M128, I8)/[1;≤8]
PBLENDW (XMM, XMM, I8)/1
PCMPEQQ (XMM, M128)/[1;≤8]
PCMPEQQ (XMM, XMM)/[0;1]
PCMPESTRI (XMM, M128, I8)/[≤12;≤30]
PCMPESTRI (XMM, XMM, I8)/[≤12;16]
PCMPESTRI64 (XMM, M128, I8)/[≤12;≤30]
PCMPESTRI64 (XMM, XMM, I8)/[≤12;16]
PCMPESTRM (XMM, M128, I8)/[11;17]
PCMPESTRM (XMM, XMM, I8)/[11;16]
PCMPESTRM64 (XMM, M128, I8)/[11;17]
PCMPESTRM64 (XMM, XMM, I8)/[11;16]
PCMPGTQ (XMM, M128)/[3;≤10]
PCMPGTQ (XMM, XMM)/[0;3]
PCMPISTRI (XMM, M128, I8)/[≤11;≤31]
PCMPISTRI (XMM, XMM, I8)/≤11
PCMPISTRM (XMM, M128, I8)/[8;16]
PCMPISTRM (XMM, XMM, I8)/[8;≤11]
PEXTRB (M8, XMM, I8)/[≤12;≤20]
PEXTRB (R32, XMM, I8)/≤4
PEXTRD (M32, XMM, I8)/[≤5;≤11]
PEXTRD (R32, XMM, I8)/≤4
PEXTRQ (M64, XMM, I8)/[≤5;≤11]
PEXTRQ (R64, XMM, I8)/≤4
PEXTRW_SSE4 (M16, XMM, I8)/[≤11;≤20]
PHMINPOSUW (XMM, M128)/[≤8;≤11]
PHMINPOSUW (XMM, XMM)/4
PINSRB (XMM, M8, I8)/[1;≤8]
PINSRB (XMM, R32, I8)/[1;≤4]
PINSRD (XMM, M32, I8)/[1;≤8]
PINSRD (XMM, R32, I8)/[1;≤4]
PINSRQ (XMM, M64, I8)/[1;≤8]
PINSRQ (XMM, R64, I8)/[1;≤4]
PMAXSB (XMM, M128)/[1;≤8]
PMAXSB (XMM, XMM)/1
PMAXSD (XMM, M128)/[1;≤8]
PMAXSD (XMM, XMM)/1
PMAXUD (XMM, M128)/[1;≤8]
PMAXUD (XMM, XMM)/1
PMAXUW (XMM, M128)/[1;≤8]
PMAXUW (XMM, XMM)/1
PMINSB (XMM, M128)/[1;≤8]
PMINSB (XMM, XMM)/1
PMINSD (XMM, M128)/[1;≤8]
PMINSD (XMM, XMM)/1
PMINUD (XMM, M128)/[1;≤8]
PMINUD (XMM, XMM)/1
PMINUW (XMM, M128)/[1;≤8]
PMINUW (XMM, XMM)/1
PMOVSXBD (XMM, M32)/[≤5;≤8]
PMOVSXBD (XMM, XMM)/1
PMOVSXBQ (XMM, M16)/[≤5;≤8]
PMOVSXBQ (XMM, XMM)/1
PMOVSXBW (XMM, M64)/[≤5;≤8]
PMOVSXBW (XMM, XMM)/1
PMOVSXDQ (XMM, M64)/[≤5;≤8]
PMOVSXDQ (XMM, XMM)/1
PMOVSXWD (XMM, M64)/[≤5;≤8]
PMOVSXWD (XMM, XMM)/1
PMOVSXWQ (XMM, M32)/[≤5;≤8]
PMOVSXWQ (XMM, XMM)/1
PMOVZXBD (XMM, M32)/[≤5;≤8]
PMOVZXBD (XMM, XMM)/1
PMOVZXBQ (XMM, M16)/[≤5;≤8]
PMOVZXBQ (XMM, XMM)/1
PMOVZXBW (XMM, M64)/[≤5;≤8]
PMOVZXBW (XMM, XMM)/1
PMOVZXDQ (XMM, M64)/[≤5;≤8]
PMOVZXDQ (XMM, XMM)/1
PMOVZXWD (XMM, M64)/[≤5;≤8]
PMOVZXWD (XMM, XMM)/1
PMOVZXWQ (XMM, M32)/[≤5;≤8]
PMOVZXWQ (XMM, XMM)/1
PMULDQ (XMM, M128)/[5;≤12]
PMULDQ (XMM, XMM)/5
PMULLD (XMM, M128)/[10;≤17]
PMULLD (XMM, XMM)/10
POPCNT (R16, M16)/[3;8]
POPCNT (R16, R16)/3
POPCNT (R32, M32)/[0;8]
POPCNT (R32, R32)/[0;3]
POPCNT (R64, M64)/[0;8]
POPCNT (R64, R64)/[0;3]
PTEST (XMM, M128)/[≤4;9]
PTEST (XMM, XMM)/≤4
ROUNDPD (XMM, M128, I8)/[≤12;≤15]
ROUNDPD (XMM, XMM, I8)/8
ROUNDPS (XMM, M128, I8)/[≤12;≤15]
ROUNDPS (XMM, XMM, I8)/8
ROUNDSD (XMM, M64, I8)/[≤12;≤15]
ROUNDSD (XMM, XMM, I8)/8
ROUNDSS (XMM, M32, I8)/[≤12;≤15]
ROUNDSS (XMM, XMM, I8)/8
EXTRQ (XMM, I8, I8)/
EXTRQ (XMM, XMM)/
INSERTQ (XMM, XMM)/
INSERTQ (XMM, XMM, I8, I8)/
MOVNTSD (M64, XMM)/
MOVNTSS (M32, XMM)/
PABSB (MM, M64)/[≤7;≤9]
PABSB (MM, MM)/1
PABSB (XMM, M128)/[≤5;≤8]
PABSB (XMM, XMM)/1
PABSD (MM, M64)/[≤7;≤9]
PABSD (MM, MM)/1
PABSD (XMM, M128)/[≤5;≤8]
PABSD (XMM, XMM)/1
PABSW (MM, M64)/[≤7;≤9]
PABSW (MM, MM)/1
PABSW (XMM, M128)/[≤5;≤8]
PABSW (XMM, XMM)/1
PALIGNR (MM, M64, I8)/[1;≤9]
PALIGNR (MM, MM, I8)/1
PALIGNR (XMM, M128, I8)/[1;≤8]
PALIGNR (XMM, XMM, I8)/1
PHADDD (MM, M64)/[3;≤11]
PHADDD (MM, MM)/3
PHADDD (XMM, M128)/[2;≤9]
PHADDD (XMM, XMM)/2
PHADDSW (MM, M64)/[3;≤11]
PHADDSW (MM, MM)/3
PHADDSW (XMM, M128)/[2;≤9]
PHADDSW (XMM, XMM)/2
PHADDW (MM, M64)/[3;≤11]
PHADDW (MM, MM)/3
PHADDW (XMM, M128)/[2;≤9]
PHADDW (XMM, XMM)/2
PHSUBD (MM, M64)/[3;≤11]
PHSUBD (MM, MM)/3
PHSUBD (XMM, M128)/[2;≤9]
PHSUBD (XMM, XMM)/2
PHSUBSW (MM, M64)/[3;≤11]
PHSUBSW (MM, MM)/3
PHSUBSW (XMM, M128)/[2;≤9]
PHSUBSW (XMM, XMM)/2
PHSUBW (MM, M64)/[3;≤11]
PHSUBW (MM, MM)/3
PHSUBW (XMM, M128)/[2;≤9]
PHSUBW (XMM, XMM)/2
PMADDUBSW (MM, M64)/[5;≤13]
PMADDUBSW (MM, MM)/5
PMADDUBSW (XMM, M128)/[5;≤12]
PMADDUBSW (XMM, XMM)/5
PMULHRSW (MM, M64)/[5;≤13]
PMULHRSW (MM, MM)/5
PMULHRSW (XMM, M128)/[5;≤12]
PMULHRSW (XMM, XMM)/5
PSHUFB (MM, M64)/[1;≤11]
PSHUFB (MM, MM)/[1;3]
PSHUFB (XMM, M128)/[1;≤8]
PSHUFB (XMM, XMM)/1
PSIGNB (MM, M64)/[1;≤9]
PSIGNB (MM, MM)/1
PSIGNB (XMM, M128)/[1;≤8]
PSIGNB (XMM, XMM)/1
PSIGND (MM, M64)/[1;≤9]
PSIGND (MM, MM)/1
PSIGND (XMM, M128)/[1;≤8]
PSIGND (XMM, XMM)/1
PSIGNW (MM, M64)/[1;≤9]
PSIGNW (MM, MM)/1
PSIGNW (XMM, M128)/[1;≤8]
PSIGNW (XMM, XMM)/1
CLGI/
INVLPGA (RAX, ECX)/
SKINIT (EAX)/
STGI/
VMLOAD (RAX)/
VMMCALL/
VMRUN (RAX)/
VMSAVE/
BEXTR_XOP (R32, M32, I32)/
BEXTR_XOP (R32, R32, I32)/
BEXTR_XOP (R64, M64, I32)/
BEXTR_XOP (R64, R64, I32)/
BLCFILL (R32, M32)/
BLCFILL (R32, R32)/
BLCFILL (R64, M64)/
BLCFILL (R64, R64)/
BLCI (R32, M32)/
BLCI (R32, R32)/
BLCI (R64, M64)/
BLCI (R64, R64)/
BLCIC (R32, M32)/
BLCIC (R32, R32)/
BLCIC (R64, M64)/
BLCIC (R64, R64)/
BLCMSK (R32, M32)/
BLCMSK (R32, R32)/
BLCMSK (R64, M64)/
BLCMSK (R64, R64)/
BLCS (R32, M32)/
BLCS (R32, R32)/
BLCS (R64, M64)/
BLCS (R64, R64)/
BLSFILL (R32, M32)/
BLSFILL (R32, R32)/
BLSFILL (R64, M64)/
BLSFILL (R64, R64)/
BLSIC (R32, M32)/
BLSIC (R32, R32)/
BLSIC (R64, M64)/
BLSIC (R64, R64)/
T1MSKC (R32, M32)/
T1MSKC (R32, R32)/
T1MSKC (R64, M64)/
T1MSKC (R64, R64)/
TZMSK (R32, M32)/
TZMSK (R32, R32)/
TZMSK (R64, M64)/
TZMSK (R64, R64)/
SEAMCALL/
SEAMOPS/
SEAMRET/
TDCALL/
XRESLDTRK/
XSUSLDTRK/
CLUI/
SENDUIPI (R32)/
STUI/
TESTUI/
UIRET/
VAESDEC (YMM, YMM, M256)/[5;≤12]
VAESDEC (YMM, YMM, YMM)/5
VAESDECLAST (YMM, YMM, M256)/[5;≤12]
VAESDECLAST (YMM, YMM, YMM)/5
VAESENC (YMM, YMM, M256)/[5;≤12]
VAESENC (YMM, YMM, YMM)/5
VAESENCLAST (YMM, YMM, M256)/[5;≤12]
VAESENCLAST (YMM, YMM, YMM)/5
XCRYPTCBC_REPE/
XCRYPTCFB_REPE/
XCRYPTCTR_REPE/
XCRYPTECB_REPE/
XCRYPTOFB_REPE/
XSTORE/
XSTORE_REPE/
XSTORE_REX64/
XSHA1_REPE/
XSHA256_REPE/
VMFUNC/
VPCLMULQDQ (YMM, YMM, M256, I8)/[8;≤16]
VPCLMULQDQ (YMM, YMM, YMM, I8)/8
INVEPT (R64, M128)/
INVVPID (R64, M128)/
VMCALL/
VMCLEAR (M64)/
VMLAUNCH/
VMPTRLD (M64)/
VMPTRST (M64)/
VMREAD (M64, R64)/
VMREAD (R64, R64)/
VMRESUME/
VMWRITE (R64, M64)/
VMWRITE (R64, R64)/
VMXOFF/
VMXON (M64)/
TPAUSE (R32)/
UMONITOR (R)/
UMWAIT (R32)/
WBNOINVD/
F2XM1 (ST0, ST(0))/
FABS (ST0, ST(0))/
FADD (ST, ST0, ST(0))/
FADD (ST0, ST(0), M32)/
FADD (ST0, ST(0), M64)/
FADD (ST0, ST(0), ST)/
FADDP (ST, ST0, ST(0))/
FBLD (ST0, ST(0), M80)/
FBSTP (M80, ST0, ST(0))/
FCHS (ST0, ST(0))/
FCMOVB (ST(0), ST)/
FCMOVBE (ST(0), ST)/
FCMOVE (ST(0), ST)/
FCMOVNB (ST(0), ST)/
FCMOVNBE (ST(0), ST)/
FCMOVNE (ST(0), ST)/
FCMOVNU (ST(0), ST)/
FCMOVU (ST(0), ST)/
FCOM (ST0, ST(0), M32)/
FCOM (ST0, ST(0), M64)/
FCOM (ST0, ST(0), ST)/
FCOMI (ST0, ST(0), ST)/
FCOMIP (ST0, ST(0), ST)/
FCOMP (ST0, ST(0), M32)/
FCOMP (ST0, ST(0), M64)/
FCOMP (ST0, ST(0), ST)/
FCOMPP (ST0, ST(0))/
FCOS (ST0, ST(0))/
FDECSTP/
FDIV (ST, ST0, ST(0))/
FDIV (ST0, ST(0), M32)/
FDIV (ST0, ST(0), M64)/
FDIV (ST0, ST(0), ST)/
FDIVP (ST, ST0, ST(0))/
FDIVR (ST, ST0, ST(0))/
FDIVR (ST0, ST(0), M32)/
FDIVR (ST0, ST(0), M64)/
FDIVR (ST0, ST(0), ST)/
FDIVRP (ST, ST0, ST(0))/
FFREE (ST)/
FIADD (ST0, ST(0), M16)/
FIADD (ST0, ST(0), M32)/
FICOM (ST0, ST(0), M16)/
FICOM (ST0, ST(0), M32)/
FICOMP (ST0, ST(0), M16)/
FICOMP (ST0, ST(0), M32)/
FIDIV (ST0, ST(0), M16)/
FIDIV (ST0, ST(0), M32)/
FIDIVR (ST0, ST(0), M16)/
FIDIVR (ST0, ST(0), M32)/
FILD (ST0, ST(0), M16)/
FILD (ST0, ST(0), M32)/
FILD (ST0, ST(0), M64)/
FIMUL (ST0, ST(0), M16)/
FIMUL (ST0, ST(0), M32)/
FINCSTP/
FIST (M16, ST0, ST(0))/
FIST (M32, ST0, ST(0))/
FISTP (M16, ST0, ST(0))/
FISTP (M32, ST0, ST(0))/
FISTP (M64, ST0, ST(0))/
FISUB (ST0, ST(0), M16)/
FISUB (ST0, ST(0), M32)/
FISUBR (ST0, ST(0), M16)/
FISUBR (ST0, ST(0), M32)/
FLD (ST0, ST(0), M32)/
FLD (ST0, ST(0), M64)/
FLD (ST0, ST(0), M80)/
FLD (ST0, ST(0), ST)/
FLD1 (ST0, ST(0))/
FLDCW (M16)/
FLDENV (M112)/
FLDENV (M224)/
FLDL2E (ST0, ST(0))/
FLDL2T (ST0, ST(0))/
FLDLG2 (ST0, ST(0))/
FLDLN2 (ST0, ST(0))/
FLDPI (ST0, ST(0))/
FLDZ (ST0, ST(0))/
FMUL (ST, ST0, ST(0))/
FMUL (ST0, ST(0), M32)/
FMUL (ST0, ST(0), M64)/
FMUL (ST0, ST(0), ST)/
FMULP (ST, ST0, ST(0))/
FNCLEX/
FNINIT/
FNOP/
FNSAVE (M752)/
FNSAVE (M864)/
FNSTCW (M16)/
FNSTENV (M112)/
FNSTENV (M224)/
FNSTSW/
FNSTSW (M16)/
FPATAN (ST0, ST(0))/
FPREM (ST0, ST(0))/
FPREM1 (ST0, ST(0))/
FPTAN (ST0, ST(0))/
FRNDINT (ST0, ST(0))/
FRSTOR (M752)/
FRSTOR (M864)/
FSCALE (ST0, ST(0))/
FSIN (ST0, ST(0))/
FSINCOS (ST0, ST(0))/
FSQRT (ST0, ST(0))/
FST (M32, ST0, ST(0))/
FST (M64, ST0, ST(0))/
FST (ST, ST0, ST(0))/
FSTP (M32, ST0, ST(0))/
FSTP (M64, ST0, ST(0))/
FSTP (M80, ST0, ST(0))/
FSTP (ST, ST0, ST(0))/
FSUB (ST, ST0, ST(0))/
FSUB (ST0, ST(0), M32)/
FSUB (ST0, ST(0), M64)/
FSUB (ST0, ST(0), ST)/
FSUBP (ST, ST0, ST(0))/
FSUBR (ST, ST0, ST(0))/
FSUBR (ST0, ST(0), M32)/
FSUBR (ST0, ST(0), M64)/
FSUBR (ST0, ST(0), ST)/
FSUBRP (ST, ST0, ST(0))/
FTST (ST0, ST(0))/
FUCOM (ST0, ST(0), ST)/
FUCOMI (ST0, ST(0), ST)/
FUCOMIP (ST0, ST(0), ST)/
FUCOMP (ST0, ST(0), ST)/
FUCOMPP (ST0, ST(0))/
FWAIT/
FXAM (ST0, ST(0))/
FXCH (ST0, ST(0), ST)/
FXTRACT (ST0, ST(0))/
FYL2X (ST0, ST(0))/
FYL2XP1 (ST0, ST(0))/
XGETBV/[0;4]
XRSTOR (M4608)/
XRSTOR64 (M4608)/
XSAVE (M4608)/
XSAVE64 (M4608)/
XSETBV/
XSAVEC (M4608)/
XSAVEC64 (M4608)/
XSAVEOPT (M4608)/
XSAVEOPT64 (M4608)/
XRSTORS (M4608)/
XRSTORS64 (M4608)/
XSAVES (M4608)/
XSAVES64 (M4608)/
