Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Sep  9 18:49:17 2019
| Host         : luca running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_project_methodology_drc_routed.rpt -pb top_level_project_methodology_drc_routed.pb -rpx top_level_project_methodology_drc_routed.rpx
| Design       : top_level_project
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 61
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 1          |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                        | 29         |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 2          |
| TIMING-18 | Warning          | Missing input or output delay                      | 16         |
| TIMING-20 | Warning          | Non-clocked latch                                  | 12         |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock clock_divider/inst/clk_in is defined downstream of clock sys_clk_pin and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/data_coming_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/data_ready_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/parallel_output_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/sipo_counter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/sipo_counter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/sipo_counter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin TL_keyboard/driverKeyboard/sipo1/sipo_counter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_blink_time_MEM_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Critical Warning
Non-clocked sequential cell  
The clock pin img_gen/cursor_rel_pos_MEM_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock clock_divider/inst/clk_in is created on an inappropriate internal pin clock_divider/inst/clk_in. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell TL_keyboard/driverKeyboard/sipo1/data_ready_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) TL_keyboard/driverKeyboard/sipo1/data_coming_reg/CLR, TL_keyboard/driverKeyboard/sipo1/data_ready_reg/CLR, TL_keyboard/driverKeyboard/sipo1/sipo_counter_reg[0]/CLR, TL_keyboard/driverKeyboard/sipo1/sipo_counter_reg[1]/CLR, TL_keyboard/driverKeyboard/sipo1/sipo_counter_reg[2]/CLR, TL_keyboard/driverKeyboard/sipo1/sipo_counter_reg[3]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell TL_keyboard/fsmKeyboard/CA_OBUF_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) editor1/FSM_sequential_present_state_reg[0]/CLR, editor1/FSM_sequential_present_state_reg[1]/CLR, editor1/FSM_sequential_present_state_reg[2]/CLR, editor1/FSM_sequential_present_state_reg[3]/CLR, frame_buffer/CE_reg/CLR, frame_buffer/INIT_reg/CLR, frame_buffer/TC_reg/CLR, frame_buffer/present_state_reg/CLR, frame_buffer/value_reg[0]/CLR, frame_buffer/value_reg[10]/CLR, frame_buffer/value_reg[11]/CLR, frame_buffer/value_reg[1]/CLR, frame_buffer/value_reg[2]/CLR, frame_buffer/value_reg[3]/CLR, frame_buffer/value_reg[4]/CLR (the first 15 of 199 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on CPU_RESETN relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on AN[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on AN[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on AN[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on AN[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on AN[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on AN[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on AN[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on AN[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on CA relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on CB relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on CC relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on CD relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on CE relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on CF relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on CG relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[10] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[11] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[12] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[13] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[14] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[3] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[4] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[5] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[6] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[7] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[8] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch frame_buffer/stream_start_addr_for_scan_MEM_reg[9] cannot be properly analyzed as its control pin frame_buffer/stream_start_addr_for_scan_MEM_reg[9]/G is not reached by a timing clock
Related violations: <none>


