 
set ::env(PROJECT_NAME) ahb_to_axi4
set ::env(DESIGN_TOP) ahb_to_axi4
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EL2/design/lib/ahb_to_axi4
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/Chipalliance/Cores-SweRV-EL2/design/lib/ahb_to_axi4/ahb_to_axi4.sv
set ::env(CLOCK_COUNT) 3
set ::env(DOMAIN) digital_design




