Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Aug 27 06:00:18 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_117_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 Delay1No32_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.706ns (20.131%)  route 2.801ns (79.869%))
  Logic Levels:           8  (CARRY8=3 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.149ns = ( 6.149 - 4.000 ) 
    Source Clock Delay      (SCD):    2.655ns
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.624ns (routing 0.564ns, distribution 1.060ns)
  Clock Net Delay (Destination): 1.410ns (routing 0.516ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BB9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.668     0.668 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.668    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.668 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.335     1.003    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.031 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=62530, routed)       1.624     2.655    Delay1No32_instance/clk_IBUF_BUFG
    SLICE_X165Y364       FDCE                                         r  Delay1No32_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X165Y364       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.734 r  Delay1No32_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.801     3.535    Delay1No32_instance/Q[0]
    SLICE_X155Y417       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.659 r  Delay1No32_instance/geqOp_carry_i_16__7/O
                         net (fo=1, routed)           0.009     3.668    Sum10_7_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X155Y417       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.858 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.884    Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X155Y418       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.899 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.925    Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X155Y419       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.977 r  Sum10_7_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.378     4.355    Delay1No33_instance/CO[0]
    SLICE_X154Y417       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.037     4.392 f  Delay1No33_instance/shiftedFracY_d1[45]_i_3__7/O
                         net (fo=32, routed)          0.440     4.832    Delay1No33_instance/shiftedFracY_d1_reg[45]
    SLICE_X157Y418       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     4.883 r  Delay1No33_instance/shiftedFracY_d1[27]_i_5__7/O
                         net (fo=4, routed)           0.399     5.282    Delay1No33_instance/shiftedFracY_d1[27]_i_5__7_n_0
    SLICE_X154Y416       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.372 r  Delay1No33_instance/shiftedFracY_d1[27]_i_2__7/O
                         net (fo=5, routed)           0.384     5.756    Delay1No33_instance/level2__3[20]
    SLICE_X156Y413       LUT4 (Prop_G5LUT_SLICEM_I0_O)
                                                      0.068     5.824 r  Delay1No33_instance/shiftedFracY_d1[43]_i_1__7/O
                         net (fo=1, routed)           0.338     6.162    Sum10_7_impl_instance/FPAddSubOp_instance/Y_reg[26]_2
    SLICE_X156Y414       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BB9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BB9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.417     4.417 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.417    clk_IBUF_inst/OUT
    BB9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.417 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     4.715    clk_IBUF
    BUFGCE_X0Y146        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.739 r  clk_IBUF_BUFG_inst/O
    X5Y6 (CLOCK_ROOT)    net (fo=62530, routed)       1.410     6.149    Sum10_7_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X156Y414       FDRE                                         r  Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]/C
                         clock pessimism              0.389     6.538    
                         clock uncertainty           -0.035     6.503    
    SLICE_X156Y414       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025     6.528    Sum10_7_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[43]
  -------------------------------------------------------------------
                         required time                          6.528    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  0.366    




