
*** Running vivado
    with args -log fmchc_python1300c_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fmchc_python1300c_processing_system7_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

ERROR: [Common 17-354] Could not open 'C' for writing.
ERROR: [Common 17-356] Failed to install all user apps.
source fmchc_python1300c_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 359.199 ; gain = 147.750
INFO: [Synth 8-638] synthesizing module 'fmchc_python1300c_processing_system7_0_0' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_processing_system7_0_0/synth/fmchc_python1300c_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:33182]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-256] done synthesizing module 'fmchc_python1300c_processing_system7_0_0' (5#1) [c:/Avnet/hdl/Projects/fmchc_python1300c/PZ7030_FMC2/fmchc_python1300c.srcs/sources_1/bd/fmchc_python1300c/ip/fmchc_python1300c_processing_system7_0_0/synth/fmchc_python1300c_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 397.441 ; gain = 185.992
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 397.441 ; gain = 185.992
INFO: [Device 21-403] Loading part xc7z030sbg485-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 654.160 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:01:24 . Memory (MB): peak = 654.160 ; gain = 442.711
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:01:24 . Memory (MB): peak = 654.160 ; gain = 442.711
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:25 . Memory (MB): peak = 654.160 ; gain = 442.711
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:01:26 . Memory (MB): peak = 654.160 ; gain = 442.711
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:27 . Memory (MB): peak = 654.160 ; gain = 442.711
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:45 . Memory (MB): peak = 853.293 ; gain = 641.844
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:46 . Memory (MB): peak = 870.355 ; gain = 658.906
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:01:47 . Memory (MB): peak = 874.656 ; gain = 663.207
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 874.656 ; gain = 663.207
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 874.656 ; gain = 663.207
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 874.656 ; gain = 663.207
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:01:48 . Memory (MB): peak = 874.656 ; gain = 663.207
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:01:49 . Memory (MB): peak = 874.656 ; gain = 663.207
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:01:49 . Memory (MB): peak = 874.656 ; gain = 663.207

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     3|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:01:49 . Memory (MB): peak = 874.656 ; gain = 663.207
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:02:00 . Memory (MB): peak = 899.730 ; gain = 622.102
