vendor_name = ModelSim
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIR.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC2.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/UC1.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20main.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20jumpControl.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/alu.v
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform.vwf
source_file = 1, Waveform1.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform2.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform3.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/shifter.v
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20B3BUSA.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20B3BUSB.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20BLOQUE3.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ev20registerBank.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/fetchUnit.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/operandsUnit.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/ALUUnit.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/carryBlock.v
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/PCRegister.v
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/MIRUnit.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/dataUnit.bdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform6.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform7.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform8.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform9.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform10.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform11.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform12.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform13.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform14.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform15.vwf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/Waveform16.vwf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ff.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/74139m.bdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/comptree.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/cmpr_3pd.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/busmux.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/mux_crc.tdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/mux_drc.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_rom.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_8301.tdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/mirom.mif
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/mux_tsc.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/decode_epg.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_bgq1.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_ram_io.tdf
source_file = 1, c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.tdf
source_file = 1, C:/Users/Manuel Mollon/Dropbox/E5/Electro_V/MicroEV20/db/altsyncram_qp71.tdf
design_name = ev20main
instance = comp, \MUX_SELECT_OUT~output , MUX_SELECT_OUT~output, ev20main, 1
instance = comp, \IA_OUT[10]~output , IA_OUT[10]~output, ev20main, 1
instance = comp, \IA_OUT[9]~output , IA_OUT[9]~output, ev20main, 1
instance = comp, \IA_OUT[8]~output , IA_OUT[8]~output, ev20main, 1
instance = comp, \IA_OUT[7]~output , IA_OUT[7]~output, ev20main, 1
instance = comp, \IA_OUT[6]~output , IA_OUT[6]~output, ev20main, 1
instance = comp, \IA_OUT[5]~output , IA_OUT[5]~output, ev20main, 1
instance = comp, \IA_OUT[4]~output , IA_OUT[4]~output, ev20main, 1
instance = comp, \IA_OUT[3]~output , IA_OUT[3]~output, ev20main, 1
instance = comp, \IA_OUT[2]~output , IA_OUT[2]~output, ev20main, 1
instance = comp, \IA_OUT[1]~output , IA_OUT[1]~output, ev20main, 1
instance = comp, \IA_OUT[0]~output , IA_OUT[0]~output, ev20main, 1
instance = comp, \OPERAND_OUT[15]~output , OPERAND_OUT[15]~output, ev20main, 1
instance = comp, \OPERAND_OUT[14]~output , OPERAND_OUT[14]~output, ev20main, 1
instance = comp, \OPERAND_OUT[13]~output , OPERAND_OUT[13]~output, ev20main, 1
instance = comp, \OPERAND_OUT[12]~output , OPERAND_OUT[12]~output, ev20main, 1
instance = comp, \OPERAND_OUT[11]~output , OPERAND_OUT[11]~output, ev20main, 1
instance = comp, \OPERAND_OUT[10]~output , OPERAND_OUT[10]~output, ev20main, 1
instance = comp, \OPERAND_OUT[9]~output , OPERAND_OUT[9]~output, ev20main, 1
instance = comp, \OPERAND_OUT[8]~output , OPERAND_OUT[8]~output, ev20main, 1
instance = comp, \OPERAND_OUT[7]~output , OPERAND_OUT[7]~output, ev20main, 1
instance = comp, \OPERAND_OUT[6]~output , OPERAND_OUT[6]~output, ev20main, 1
instance = comp, \OPERAND_OUT[5]~output , OPERAND_OUT[5]~output, ev20main, 1
instance = comp, \OPERAND_OUT[4]~output , OPERAND_OUT[4]~output, ev20main, 1
instance = comp, \OPERAND_OUT[3]~output , OPERAND_OUT[3]~output, ev20main, 1
instance = comp, \OPERAND_OUT[2]~output , OPERAND_OUT[2]~output, ev20main, 1
instance = comp, \OPERAND_OUT[1]~output , OPERAND_OUT[1]~output, ev20main, 1
instance = comp, \OPERAND_OUT[0]~output , OPERAND_OUT[0]~output, ev20main, 1
instance = comp, \CLK~input , CLK~input, ev20main, 1
instance = comp, \HOLD_IN~input , HOLD_IN~input, ev20main, 1
instance = comp, \inst4|inst11 , inst4|inst11, ev20main, 1
instance = comp, \I_IN[19]~input , I_IN[19]~input, ev20main, 1
instance = comp, \inst4|InstructionRegister1|dffs[19] , inst4|InstructionRegister1|dffs[19], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[19] , inst4|InstructionRegister|dffs[19], ev20main, 1
instance = comp, \I_IN[20]~input , I_IN[20]~input, ev20main, 1
instance = comp, \inst4|InstructionRegister1|dffs[20] , inst4|InstructionRegister1|dffs[20], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[20] , inst4|InstructionRegister|dffs[20], ev20main, 1
instance = comp, \I_IN[18]~input , I_IN[18]~input, ev20main, 1
instance = comp, \inst4|InstructionRegister1|dffs[18] , inst4|InstructionRegister1|dffs[18], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[18] , inst4|InstructionRegister|dffs[18], ev20main, 1
instance = comp, \I_IN[21]~input , I_IN[21]~input, ev20main, 1
instance = comp, \inst4|InstructionRegister1|dffs[21] , inst4|InstructionRegister1|dffs[21], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[21] , inst4|InstructionRegister|dffs[21], ev20main, 1
instance = comp, \inst4|inst200~0 , inst4|inst200~0, ev20main, 1
instance = comp, \inst4|inst1|PC[0]~11 , inst4|inst1|PC[0]~11, ev20main, 1
instance = comp, \I_IN[0]~input , I_IN[0]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[0] , inst4|inst1|auxAdd[0], ev20main, 1
instance = comp, \CY_IN~input , CY_IN~input, ev20main, 1
instance = comp, \W_IN[15]~input , W_IN[15]~input, ev20main, 1
instance = comp, \W_IN[1]~input , W_IN[1]~input, ev20main, 1
instance = comp, \W_IN[0]~input , W_IN[0]~input, ev20main, 1
instance = comp, \inst4|inst4~0 , inst4|inst4~0, ev20main, 1
instance = comp, \W_IN[14]~input , W_IN[14]~input, ev20main, 1
instance = comp, \W_IN[13]~input , W_IN[13]~input, ev20main, 1
instance = comp, \W_IN[12]~input , W_IN[12]~input, ev20main, 1
instance = comp, \W_IN[11]~input , W_IN[11]~input, ev20main, 1
instance = comp, \W_IN[10]~input , W_IN[10]~input, ev20main, 1
instance = comp, \inst4|inst4~1 , inst4|inst4~1, ev20main, 1
instance = comp, \W_IN[9]~input , W_IN[9]~input, ev20main, 1
instance = comp, \W_IN[8]~input , W_IN[8]~input, ev20main, 1
instance = comp, \W_IN[7]~input , W_IN[7]~input, ev20main, 1
instance = comp, \W_IN[6]~input , W_IN[6]~input, ev20main, 1
instance = comp, \inst4|inst4~2 , inst4|inst4~2, ev20main, 1
instance = comp, \W_IN[5]~input , W_IN[5]~input, ev20main, 1
instance = comp, \W_IN[4]~input , W_IN[4]~input, ev20main, 1
instance = comp, \W_IN[3]~input , W_IN[3]~input, ev20main, 1
instance = comp, \W_IN[2]~input , W_IN[2]~input, ev20main, 1
instance = comp, \inst4|inst4~3 , inst4|inst4~3, ev20main, 1
instance = comp, \inst4|inst4~4 , inst4|inst4~4, ev20main, 1
instance = comp, \inst4|inst4~5 , inst4|inst4~5, ev20main, 1
instance = comp, \inst4|inst4~6 , inst4|inst4~6, ev20main, 1
instance = comp, \inst4|inst4~7 , inst4|inst4~7, ev20main, 1
instance = comp, \inst4|inst1|auxLoad , inst4|inst1|auxLoad, ev20main, 1
instance = comp, \inst4|inst1|PC[0] , inst4|inst1|PC[0], ev20main, 1
instance = comp, \inst4|inst1|PC[1]~13 , inst4|inst1|PC[1]~13, ev20main, 1
instance = comp, \I_IN[1]~input , I_IN[1]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[1] , inst4|inst1|auxAdd[1], ev20main, 1
instance = comp, \inst4|inst1|PC[1] , inst4|inst1|PC[1], ev20main, 1
instance = comp, \inst4|inst1|PC[2]~15 , inst4|inst1|PC[2]~15, ev20main, 1
instance = comp, \I_IN[2]~input , I_IN[2]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[2] , inst4|inst1|auxAdd[2], ev20main, 1
instance = comp, \inst4|inst1|PC[2] , inst4|inst1|PC[2], ev20main, 1
instance = comp, \inst4|inst1|PC[3]~17 , inst4|inst1|PC[3]~17, ev20main, 1
instance = comp, \I_IN[3]~input , I_IN[3]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[3] , inst4|inst1|auxAdd[3], ev20main, 1
instance = comp, \inst4|inst1|PC[3] , inst4|inst1|PC[3], ev20main, 1
instance = comp, \inst4|inst1|PC[4]~19 , inst4|inst1|PC[4]~19, ev20main, 1
instance = comp, \I_IN[4]~input , I_IN[4]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[4] , inst4|inst1|auxAdd[4], ev20main, 1
instance = comp, \inst4|inst1|PC[4] , inst4|inst1|PC[4], ev20main, 1
instance = comp, \inst4|inst1|PC[5]~21 , inst4|inst1|PC[5]~21, ev20main, 1
instance = comp, \I_IN[5]~input , I_IN[5]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[5] , inst4|inst1|auxAdd[5], ev20main, 1
instance = comp, \inst4|inst1|PC[5] , inst4|inst1|PC[5], ev20main, 1
instance = comp, \inst4|inst1|PC[6]~23 , inst4|inst1|PC[6]~23, ev20main, 1
instance = comp, \I_IN[6]~input , I_IN[6]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[6] , inst4|inst1|auxAdd[6], ev20main, 1
instance = comp, \inst4|inst1|PC[6] , inst4|inst1|PC[6], ev20main, 1
instance = comp, \inst4|inst1|PC[7]~25 , inst4|inst1|PC[7]~25, ev20main, 1
instance = comp, \I_IN[7]~input , I_IN[7]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[7] , inst4|inst1|auxAdd[7], ev20main, 1
instance = comp, \inst4|inst1|PC[7] , inst4|inst1|PC[7], ev20main, 1
instance = comp, \inst4|inst1|PC[8]~27 , inst4|inst1|PC[8]~27, ev20main, 1
instance = comp, \I_IN[8]~input , I_IN[8]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[8] , inst4|inst1|auxAdd[8], ev20main, 1
instance = comp, \inst4|inst1|PC[8] , inst4|inst1|PC[8], ev20main, 1
instance = comp, \inst4|inst1|PC[9]~29 , inst4|inst1|PC[9]~29, ev20main, 1
instance = comp, \I_IN[9]~input , I_IN[9]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[9] , inst4|inst1|auxAdd[9], ev20main, 1
instance = comp, \inst4|inst1|PC[9] , inst4|inst1|PC[9], ev20main, 1
instance = comp, \inst4|inst1|PC[10]~31 , inst4|inst1|PC[10]~31, ev20main, 1
instance = comp, \I_IN[10]~input , I_IN[10]~input, ev20main, 1
instance = comp, \inst4|inst1|auxAdd[10] , inst4|inst1|auxAdd[10], ev20main, 1
instance = comp, \inst4|inst1|PC[10] , inst4|inst1|PC[10], ev20main, 1
instance = comp, \I_IN[15]~input , I_IN[15]~input, ev20main, 1
instance = comp, \inst4|InstructionRegister1|dffs[15] , inst4|InstructionRegister1|dffs[15], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[15] , inst4|InstructionRegister|dffs[15], ev20main, 1
instance = comp, \I_IN[14]~input , I_IN[14]~input, ev20main, 1
instance = comp, \inst4|InstructionRegister1|dffs[14] , inst4|InstructionRegister1|dffs[14], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[14] , inst4|InstructionRegister|dffs[14], ev20main, 1
instance = comp, \I_IN[13]~input , I_IN[13]~input, ev20main, 1
instance = comp, \inst4|InstructionRegister1|dffs[13] , inst4|InstructionRegister1|dffs[13], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[13] , inst4|InstructionRegister|dffs[13], ev20main, 1
instance = comp, \I_IN[12]~input , I_IN[12]~input, ev20main, 1
instance = comp, \inst4|InstructionRegister1|dffs[12] , inst4|InstructionRegister1|dffs[12], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[12] , inst4|InstructionRegister|dffs[12], ev20main, 1
instance = comp, \I_IN[11]~input , I_IN[11]~input, ev20main, 1
instance = comp, \inst4|InstructionRegister1|dffs[11] , inst4|InstructionRegister1|dffs[11], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[11] , inst4|InstructionRegister|dffs[11], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[10] , inst4|InstructionRegister|dffs[10], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[9] , inst4|InstructionRegister|dffs[9], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[8] , inst4|InstructionRegister|dffs[8], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[7] , inst4|InstructionRegister|dffs[7], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[6] , inst4|InstructionRegister|dffs[6], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[5] , inst4|InstructionRegister|dffs[5], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[4] , inst4|InstructionRegister|dffs[4], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[3] , inst4|InstructionRegister|dffs[3], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[2] , inst4|InstructionRegister|dffs[2], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[1] , inst4|InstructionRegister|dffs[1], ev20main, 1
instance = comp, \inst4|InstructionRegister|dffs[0] , inst4|InstructionRegister|dffs[0], ev20main, 1
instance = comp, \I_IN[17]~input , I_IN[17]~input, ev20main, 1
instance = comp, \I_IN[16]~input , I_IN[16]~input, ev20main, 1
