m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/xilinx_cmp_arch/RISC_V/Altera_RISC_V_Core_UDP/simulation/modelsim
vrv32i_cken
Z1 !s110 1555637648
!i10b 1
!s100 ;aJn8TRJ?2`WUe[o=HTUE3
I?ajGB>`]8m_Zem5B;z3fQ1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1555637623
8e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/rv32i_cken.v
Fe:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/rv32i_cken.v
L0 6
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1555637648.000000
!s107 e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/rv32i_cken.v|
!s90 -reportprogress|300|-vlog01compat|-work|rv32i_cken|+incdir+e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken|e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/rv32i_cken.v|
!i113 1
Z6 o-vlog01compat -work rv32i_cken
!s92 -vlog01compat -work rv32i_cken +incdir+e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken
Z7 tCvgOpt 0
vrv32i_cken_altclkctrl_0
R1
!i10b 1
!s100 =kOA6V=WBMXRZDbYAPWzI0
IO6ZlY:c4<_4h;HTjh<DLm0
R2
R0
R3
Z8 8e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v
Z9 Fe:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v
L0 89
R4
r1
!s85 0
31
R5
Z10 !s107 e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v|
Z11 !s90 -reportprogress|300|-vlog01compat|-work|rv32i_cken|+incdir+e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/submodules|e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/submodules/rv32i_cken_altclkctrl_0.v|
!i113 1
R6
Z12 !s92 -vlog01compat -work rv32i_cken +incdir+e:/xilinx_cmp_arch/risc_v/altera_risc_v_core_udp/db/ip/rv32i_cken/submodules
R7
vrv32i_cken_altclkctrl_0_sub
R1
!i10b 1
!s100 oki[32lL_i@d7bKof]gJI0
IKP16bNYIRLF7l4zUSB<h:1
R2
R0
R3
R8
R9
L0 28
R4
r1
!s85 0
31
R5
R10
R11
!i113 1
R6
R12
R7
