$date
	Sun Oct 23 07:42:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#516426
b1000 &
b1000 %
1$
b1000 !
1"
#516427
0"
#516430
b100 &
b100 %
#516434
b10 &
b10 %
#516438
b1 &
1#
b1 %
#516442
b0 &
b0 %
0#
0$
#1529969
b11000 !
1"
#1529970
b11000 &
b11000 %
1$
#1529971
0"
#1529974
b1100 &
b1100 %
#1529978
b110 &
b110 %
#1529982
b11 &
b11 %
#1529986
b1010 &
b1010 %
#1529990
b101 &
b101 %
#1529994
b10000 &
b10000 %
#1529998
b1000 &
b1000 %
#1530002
b100 &
b100 %
#1530006
b10 &
b10 %
#1530010
b1 &
b1 %
1#
#1530014
b0 &
0#
b0 %
0$
#2510339
b10111 !
1"
#2510342
b10111 &
b10111 %
1$
#2510343
0"
#2510346
b1000110 &
b1000110 %
#2510350
b100011 &
b100011 %
#2510354
b1101010 &
b1101010 %
#2510358
b110101 &
b110101 %
#2510362
b10100000 &
b10100000 %
#2510366
b1010000 &
b1010000 %
#2510370
b101000 &
b101000 %
#2510374
b10100 &
b10100 %
#2510378
b1010 &
b1010 %
#2510382
b101 &
b101 %
#2510386
b10000 &
b10000 %
#2510390
b1000 &
b1000 %
#2510394
b100 &
b100 %
#2510398
b10 &
b10 %
#2510402
b1 &
b1 %
1#
#2510406
b0 &
0#
b0 %
0$
#4500012
