Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: Sequenceur_Diviseur.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sequenceur_Diviseur.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sequenceur_Diviseur"
Output Format                      : NGC
Target Device                      : xc5vlx20t-1-ff323

---- Source Options
Top Module Name                    : Sequenceur_Diviseur
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/BistableD.vhd" in Library work.
Architecture arch_bistabled of Entity bistabled is up to date.
Compiling vhdl file "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Sequenceur_Diviseur.vhd" in Library work.
Architecture arch_diviseur of Entity sequenceur_diviseur is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Sequenceur_Diviseur> in library <work> (architecture <arch_diviseur>).

Analyzing hierarchy for entity <BistableD> in library <work> (architecture <arch_bistabled>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Sequenceur_Diviseur> in library <work> (Architecture <arch_diviseur>).
Entity <Sequenceur_Diviseur> analyzed. Unit <Sequenceur_Diviseur> generated.

Analyzing Entity <BistableD> in library <work> (Architecture <arch_bistabled>).
Entity <BistableD> analyzed. Unit <BistableD> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BistableD>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/BistableD.vhd".
INFO:Xst:1608 - Relative priorities of control signals on register <temp> differ from those commonly found in the selected device family. This will result in additional logic around the register.
    Found 1-bit register for signal <temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <BistableD> synthesized.


Synthesizing Unit <Sequenceur_Diviseur>.
    Related source file is "C:/Users/Amine/Desktop/WorkSpace/Xilinx/TP_VHDL_Diviseur/Sequenceur_Diviseur.vhd".
Unit <Sequenceur_Diviseur> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 11
 1-bit register                                        : 11

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 11
 Flip-Flops                                            : 11

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Sequenceur_Diviseur> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sequenceur_Diviseur, actual ratio is 0.
FlipFlop Etat0/temp has been replicated 2 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 13
 Flip-Flops                                            : 13

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sequenceur_Diviseur.ngr
Top Level Output File Name         : Sequenceur_Diviseur
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 24

Cell Usage :
# BELS                             : 14
#      GND                         : 1
#      LUT2                        : 4
#      LUT3                        : 2
#      LUT4                        : 2
#      LUT5                        : 2
#      LUT6                        : 2
#      VCC                         : 1
# FlipFlops/Latches                : 13
#      FDCP                        : 13
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 5
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx20tff323-1 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  12480     0%  
 Number of Slice LUTs:                   12  out of  12480     0%  
    Number used as Logic:                12  out of  12480     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     19
   Number with an unused Flip Flop:       8  out of     19    42%  
   Number with an unused LUT:             7  out of     19    36%  
   Number of fully used LUT-FF pairs:     4  out of     19    21%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    172    13%  
    IOB Flip Flops/Latches:               2

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 12    |
S_IN_C_OBUF                        | NONE(F/temp)           | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
F/temp(F/temp:Q)                   | NONE(Etat0/temp)       | 12    |
S_IN_C_OBUF(XST_GND:G)             | NONE(Etat0/temp)       | 12    |
F/temp_and0000(F/temp_and00001:O)  | NONE(F/temp)           | 1     |
temp_preset_F(temp_preset_F1:O)    | NONE(F/temp)           | 1     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 1.157ns (Maximum Frequency: 864.304MHz)
   Minimum input arrival time before clock: 1.997ns
   Maximum output required time after clock: 4.158ns
   Maximum combinational path delay: 3.628ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.157ns (frequency: 864.304MHz)
  Total number of paths / destination ports: 11 / 9
-------------------------------------------------------------------------
Delay:               1.157ns (Levels of Logic = 1)
  Source:            Etat7/temp (FF)
  Destination:       Etat9/temp (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Etat7/temp to Etat9/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             4   0.471   0.592  Etat7/temp (Etat7/temp)
     LUT6:I4->O            1   0.094   0.000  temp_D_etat_91 (temp_D_etat_9)
     FDCP:D                   -0.018          Etat9/temp
    ----------------------------------------
    Total                      1.157ns (0.565ns logic, 0.592ns route)
                                       (48.8% logic, 51.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              1.997ns (Levels of Logic = 2)
  Source:            CPT<1> (PAD)
  Destination:       Etat9/temp (FF)
  Destination Clock: CLK rising

  Data Path: CPT<1> to Etat9/temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.818   1.085  CPT_1_IBUF (CPT_1_IBUF)
     LUT6:I0->O            1   0.094   0.000  temp_D_etat_91 (temp_D_etat_9)
     FDCP:D                   -0.018          Etat9/temp
    ----------------------------------------
    Total                      1.997ns (0.912ns logic, 1.085ns route)
                                       (45.7% logic, 54.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 22 / 9
-------------------------------------------------------------------------
Offset:              4.158ns (Levels of Logic = 2)
  Source:            Etat7/temp (FF)
  Destination:       LOAD_A (PAD)
  Source Clock:      CLK rising

  Data Path: Etat7/temp to LOAD_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             4   0.471   0.805  Etat7/temp (Etat7/temp)
     LUT4:I0->O            1   0.094   0.336  LOAD_A1 (LOAD_A_OBUF)
     OBUF:I->O                 2.452          LOAD_A_OBUF (LOAD_A)
    ----------------------------------------
    Total                      4.158ns (3.017ns logic, 1.141ns route)
                                       (72.6% logic, 27.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               3.628ns (Levels of Logic = 2)
  Source:            START (PAD)
  Destination:       INIT_CPT (PAD)

  Data Path: START to INIT_CPT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   0.818   0.358  START_IBUF (INIT_C_OBUF)
     OBUF:I->O                 2.452          INIT_CPT_OBUF (INIT_CPT)
    ----------------------------------------
    Total                      3.628ns (3.270ns logic, 0.358ns route)
                                       (90.1% logic, 9.9% route)

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.39 secs
 
--> 

Total memory usage is 274184 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

