**raw**
```systemverilog
interface ResetGenIf ( );
	logic [`ResetGenMaxWidth-1:0] refclk;
	logic [`ResetGenMaxWidth-1:0] oResetn;

endinterface
```