

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_351_22'
================================================================
* Date:           Mon Nov 17 11:04:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver5
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.402 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_351_2  |        ?|        ?|         3|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    112|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     82|    -|
|Register         |        -|    -|     121|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     121|    194|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |addr_cmp_fu_106_p2    |      icmp|   0|  0|  71|          64|          64|
    |icmp_ln351_fu_123_p2  |      icmp|   0|  0|  23|          16|          16|
    |cur_4_fu_111_p3       |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 112|          82|          98|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_cur_3   |  14|          3|    9|         27|
    |cur_fu_44                |   9|          2|    9|         18|
    |reuse_addr_reg_fu_36     |   9|          2|   64|        128|
    |reuse_reg_fu_40          |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  82|         18|  102|        214|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |cur_fu_44                    |   9|   0|    9|          0|
    |parent_addr_reg_174          |   9|   0|    9|          0|
    |reuse_addr_reg_fu_36         |  64|   0|   64|          0|
    |reuse_reg_fu_40              |  16|   0|   16|          0|
    |trunc_ln351_reg_180          |   9|   0|    9|          0|
    |zext_ln351_reg_168           |   9|   0|   64|         55|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 121|   0|  176|         55|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+-----------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_351_22|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_351_22|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_351_22|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_351_22|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_351_22|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_351_22|  return value|
|cur_10           |   in|    9|     ap_none|                                                      cur_10|        scalar|
|rb_1_reload      |   in|   16|     ap_none|                                                 rb_1_reload|        scalar|
|parent_address0  |  out|    9|   ap_memory|                                                      parent|         array|
|parent_ce0       |  out|    1|   ap_memory|                                                      parent|         array|
|parent_q0        |   in|   16|   ap_memory|                                                      parent|         array|
|parent_address1  |  out|    9|   ap_memory|                                                      parent|         array|
|parent_ce1       |  out|    1|   ap_memory|                                                      parent|         array|
|parent_we1       |  out|    1|   ap_memory|                                                      parent|         array|
|parent_d1        |  out|   16|   ap_memory|                                                      parent|         array|
+-----------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%reuse_addr_reg = alloca i32 1"   --->   Operation 6 'alloca' 'reuse_addr_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reuse_reg = alloca i32 1"   --->   Operation 7 'alloca' 'reuse_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%cur = alloca i32 1"   --->   Operation 8 'alloca' 'cur' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %parent, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rb_1_reload_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rb_1_reload"   --->   Operation 10 'read' 'rb_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cur_10_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %cur_10"   --->   Operation 11 'read' 'cur_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %cur_10_read, i9 %cur"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %reuse_reg"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.cond4.i24.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cur_3 = load i9 %cur" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 16 'load' 'cur_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln351 = zext i9 %cur_3" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 17 'zext' 'zext_ln351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%parent_addr = getelementptr i16 %parent, i64 0, i64 %zext_ln351" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 18 'getelementptr' 'parent_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 19 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>

State 2 <SV = 1> <Delay = 6.40>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%reuse_reg_load = load i16 %reuse_reg"   --->   Operation 21 'load' 'reuse_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%reuse_addr_reg_load = load i64 %reuse_addr_reg"   --->   Operation 22 'load' 'reuse_addr_reg_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%parent_load = load i9 %parent_addr" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 23 'load' 'parent_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_2 : Operation 24 [1/1] (3.52ns)   --->   "%addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln351" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 24 'icmp' 'addr_cmp' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.80ns)   --->   "%cur_4 = select i1 %addr_cmp, i16 %reuse_reg_load, i16 %parent_load" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 25 'select' 'cur_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln351 = trunc i16 %cur_4" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 26 'trunc' 'trunc_ln351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.07ns)   --->   "%icmp_ln351 = icmp_eq  i16 %cur_4, i16 %rb_1_reload_read" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 27 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln351 = br i1 %icmp_ln351, void %while.body8.i31.i, void %_ZL7uf_findP7ap_uintILi16EES0_.exit32.i.exitStub" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 28 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln351)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln351 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 29 'specloopname' 'specloopname_ln351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.25ns)   --->   "%store_ln353 = store i16 %rb_1_reload_read, i9 %parent_addr" [obj_detect.cpp:353->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 30 'store' 'store_ln353' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %rb_1_reload_read, i16 %reuse_reg"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln351 = store i64 %zext_ln351, i64 %reuse_addr_reg" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 32 'store' 'store_ln351' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln351 = store i9 %trunc_ln351, i9 %cur" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 33 'store' 'store_ln351' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln351 = br void %while.cond4.i24.i" [obj_detect.cpp:351->obj_detect.cpp:363->obj_detect.cpp:492]   --->   Operation 34 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cur_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rb_1_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ parent]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reuse_addr_reg      (alloca       ) [ 0111]
reuse_reg           (alloca       ) [ 0111]
cur                 (alloca       ) [ 0111]
specmemcore_ln0     (specmemcore  ) [ 0000]
rb_1_reload_read    (read         ) [ 0111]
cur_10_read         (read         ) [ 0000]
store_ln0           (store        ) [ 0000]
store_ln0           (store        ) [ 0000]
store_ln0           (store        ) [ 0000]
br_ln0              (br           ) [ 0000]
cur_3               (load         ) [ 0000]
zext_ln351          (zext         ) [ 0111]
parent_addr         (getelementptr) [ 0111]
specpipeline_ln0    (specpipeline ) [ 0000]
reuse_reg_load      (load         ) [ 0000]
reuse_addr_reg_load (load         ) [ 0000]
parent_load         (load         ) [ 0000]
addr_cmp            (icmp         ) [ 0000]
cur_4               (select       ) [ 0000]
trunc_ln351         (trunc        ) [ 0101]
icmp_ln351          (icmp         ) [ 0010]
br_ln351            (br           ) [ 0000]
specloopname_ln351  (specloopname ) [ 0000]
store_ln353         (store        ) [ 0000]
store_ln0           (store        ) [ 0000]
store_ln351         (store        ) [ 0000]
store_ln351         (store        ) [ 0000]
br_ln351            (br           ) [ 0000]
ret_ln0             (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cur_10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cur_10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rb_1_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rb_1_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="parent">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="parent"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="reuse_addr_reg_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="1" slack="0"/>
<pin id="38" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_addr_reg/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="reuse_reg_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reuse_reg/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="cur_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cur/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="rb_1_reload_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rb_1_reload_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="cur_10_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="9" slack="0"/>
<pin id="56" dir="0" index="1" bw="9" slack="0"/>
<pin id="57" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cur_10_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="parent_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="9" slack="0"/>
<pin id="64" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="parent_addr/1 "/>
</bind>
</comp>

<comp id="67" class="1004" name="grp_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="9" slack="0"/>
<pin id="69" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="70" dir="0" index="2" bw="0" slack="2"/>
<pin id="73" dir="0" index="4" bw="9" slack="2"/>
<pin id="74" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="75" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="3" bw="16" slack="0"/>
<pin id="76" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="parent_load/1 store_ln353/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln0_store_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="9" slack="0"/>
<pin id="79" dir="0" index="1" bw="9" slack="0"/>
<pin id="80" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln0_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="1" slack="0"/>
<pin id="89" dir="0" index="1" bw="64" slack="0"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="cur_3_load_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="9" slack="0"/>
<pin id="94" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cur_3/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="zext_ln351_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="9" slack="0"/>
<pin id="97" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln351/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="reuse_reg_load_load_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="1"/>
<pin id="102" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_reg_load/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="reuse_addr_reg_load_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="1"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reuse_addr_reg_load/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="addr_cmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="1"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="addr_cmp/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="cur_4_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cur_4/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="trunc_ln351_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="16" slack="0"/>
<pin id="121" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln351/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln351_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="0"/>
<pin id="125" dir="0" index="1" bw="16" slack="1"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln351/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="store_ln0_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="2"/>
<pin id="130" dir="0" index="1" bw="16" slack="2"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln351_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="2"/>
<pin id="134" dir="0" index="1" bw="64" slack="2"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln351/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln351_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="1"/>
<pin id="138" dir="0" index="1" bw="9" slack="2"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln351/3 "/>
</bind>
</comp>

<comp id="140" class="1005" name="reuse_addr_reg_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="reuse_addr_reg "/>
</bind>
</comp>

<comp id="147" class="1005" name="reuse_reg_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="reuse_reg "/>
</bind>
</comp>

<comp id="154" class="1005" name="cur_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="9" slack="0"/>
<pin id="156" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="cur "/>
</bind>
</comp>

<comp id="161" class="1005" name="rb_1_reload_read_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="1"/>
<pin id="163" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="rb_1_reload_read "/>
</bind>
</comp>

<comp id="168" class="1005" name="zext_ln351_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln351 "/>
</bind>
</comp>

<comp id="174" class="1005" name="parent_addr_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="1"/>
<pin id="176" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="parent_addr "/>
</bind>
</comp>

<comp id="180" class="1005" name="trunc_ln351_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="9" slack="1"/>
<pin id="182" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln351 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="6" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="16" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="18" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="81"><net_src comp="54" pin="2"/><net_sink comp="77" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="92" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="99"><net_src comp="95" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="106" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="100" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="67" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="127"><net_src comp="111" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="143"><net_src comp="36" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="145"><net_src comp="140" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="150"><net_src comp="40" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="153"><net_src comp="147" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="157"><net_src comp="44" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="77" pin=1"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="160"><net_src comp="154" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="164"><net_src comp="48" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="166"><net_src comp="161" pin="1"/><net_sink comp="67" pin=4"/></net>

<net id="167"><net_src comp="161" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="171"><net_src comp="95" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="177"><net_src comp="60" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="67" pin=0"/></net>

<net id="179"><net_src comp="174" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="183"><net_src comp="119" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: parent | {3 }
 - Input state : 
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_351_22 : cur_10 | {1 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_351_22 : rb_1_reload | {1 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_351_22 : parent | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		cur_3 : 1
		zext_ln351 : 2
		parent_addr : 3
		parent_load : 4
	State 2
		addr_cmp : 1
		cur_4 : 2
		trunc_ln351 : 3
		icmp_ln351 : 3
		br_ln351 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|   icmp   |       addr_cmp_fu_106       |    0    |    71   |
|          |      icmp_ln351_fu_123      |    0    |    23   |
|----------|-----------------------------|---------|---------|
|  select  |         cur_4_fu_111        |    0    |    16   |
|----------|-----------------------------|---------|---------|
|   read   | rb_1_reload_read_read_fu_48 |    0    |    0    |
|          |    cur_10_read_read_fu_54   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln351_fu_95      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |      trunc_ln351_fu_119     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   110   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       cur_reg_154      |    9   |
|   parent_addr_reg_174  |    9   |
|rb_1_reload_read_reg_161|   16   |
| reuse_addr_reg_reg_140 |   64   |
|    reuse_reg_reg_147   |   16   |
|   trunc_ln351_reg_180  |    9   |
|   zext_ln351_reg_168   |   64   |
+------------------------+--------+
|          Total         |   187  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_67 |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   18   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   110  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   187  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   187  |   119  |
+-----------+--------+--------+--------+
