Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/34-openroad-cts/ALU.odb'…
Reading design constraints file at '/nix/store/ifgrnqkf6pcsk2qzdn5bai2rvd4skbbc-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4.0
[INFO] Setting input delay to: 4.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO RSZ-0094] Found 18 endpoints with setup violations.
[INFO RSZ-0099] Repairing 18 out of 18 (100.00%) violating endpoints...
   Iter   | Removed | Resized | Inserted | Cloned |  Pin  |    WNS   |   TNS      |  Viol  | Worst
          | Buffers |  Gates  | Buffers  |  Gates | Swaps |          |            | Endpts | Endpt
---------------------------------------------------------------------------------------------------
        0 |       0 |       0 |        0 |      0 |     0 |   -2.312 |      -18.5 |     18 | _9426_/D
       10 |       0 |       9 |        0 |      0 |     0 |   -1.854 |      -10.9 |     18 | _9426_/D
       20 |       0 |      19 |        0 |      0 |     0 |   -1.576 |       -7.4 |     18 | _9426_/D
       30 |       0 |      28 |        0 |      0 |     1 |   -0.732 |       -2.5 |     18 | _9426_/D
       40 |       0 |      37 |        2 |      0 |     1 |   -0.461 |       -1.0 |     18 | _9426_/D
       50 |       0 |      45 |        5 |      0 |     2 |   -0.362 |       -0.7 |     18 | _9426_/D
       60 |       1 |      54 |        5 |      0 |     2 |    0.038 |        0.0 |     18 | _9426_/D
       61 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |     16 | _9426_/D
       62 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |     15 | _9426_/D
       63 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |     14 | _9426_/D
       64 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |     13 | _9426_/D
       65 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |     12 | _9426_/D
       66 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |     11 | _9426_/D
       67 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |     10 | _9426_/D
       68 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      9 | _9426_/D
       69 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      8 | _9426_/D
       70 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      8 | _9426_/D
       70 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      7 | _9426_/D
       71 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      6 | _9426_/D
       72 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      5 | _9426_/D
       73 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      4 | _9426_/D
       74 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      3 | _9426_/D
       75 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      2 | _9426_/D
       76 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      1 | _9426_/D
       77 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      0 | _9426_/D
       78 |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      0 | _9426_/D
    final |       1 |      55 |        5 |      0 |     2 |    0.051 |        0.0 |      0 | _9426_/D
---------------------------------------------------------------------------------------------------
[INFO RSZ-0059] Removed 1 buffers.
[INFO RSZ-0040] Inserted 3 buffers.
[INFO RSZ-0041] Resized 55 instances.
[INFO RSZ-0043] Swapped pins on 2 instances.
[INFO RSZ-0046] Found 137 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   WNS   |   TNS   | Endpoint
---------------------------------------------------------------------------
        0 |       0 |       0 |            0 |   0.106 |  -0.468 | _9404_/D
    final |       0 |     171 |            0 |   0.103 |   0.000 | _9346_/D
---------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 171 hold buffers.
Placement Analysis
---------------------------------
total displacement       1358.1 u
average displacement        0.2 u
max displacement           12.8 u
original HPWL          129842.3 u
legalized HPWL         134452.5 u
delta HPWL                    4 %

[INFO DPL-0020] Mirrored 2350 instances
[INFO DPL-0021] HPWL before          134452.5 u
[INFO DPL-0022] HPWL after           130956.4 u
[INFO DPL-0023] HPWL delta               -2.6 %
[INFO] Setting RC values…
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               234     878.34
  Tap cell                               1428    1786.71
  Clock buffer                             27     399.13
  Timing Repair Buffer                    722    4853.40
  Inverter                                415    1557.74
  Clock inverter                           21     352.84
  Sequential cell                         314    8012.68
  Multi-Input combinational cell         4220   31816.76
  Total                                  7381   49657.63
Writing OpenROAD database to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/36-openroad-resizertimingpostcts/ALU.odb'…
Writing netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/36-openroad-resizertimingpostcts/ALU.nl.v'…
Writing powered netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/36-openroad-resizertimingpostcts/ALU.pnl.v'…
Writing layout to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/36-openroad-resizertimingpostcts/ALU.def'…
Writing timing constraints to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-25/36-openroad-resizertimingpostcts/ALU.sdc'…
