#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Sat Dec 10 15:48:15 2022
# Process ID: 10996
# Log file: C:/Users/ASUS/OneDrive - KMITL/Desktop/digital project/led3/planAhead_run_1/planAhead.log
# Journal file: C:/Users/ASUS/OneDrive - KMITL/Desktop/digital project/led3/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/ASUS/OneDrive - KMITL/Desktop/digital project/led3/pa.fromHdl.tcl}
# create_project -name led3 -dir "C:/Users/ASUS/OneDrive - KMITL/Desktop/digital project/led3/planAhead_run_1" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "led3.ucf" [current_fileset -constrset]
Adding file 'C:/Users/ASUS/OneDrive - KMITL/Desktop/digital project/led3/led3.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {led3.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top led3 $srcset
# add_files [list {led3.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/ASUS/OneDrive - KMITL/Desktop/digital project/led3/led3.vf" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/ASUS/OneDrive - KMITL/Desktop/digital project/led3/led3.ucf]
Finished Parsing UCF File [C:/Users/ASUS/OneDrive - KMITL/Desktop/digital project/led3/led3.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 4a584794
update_compile_order -fileset sim_1
startgroup
set_property package_pin P24 [get_ports in_ir]
endgroup
startgroup
set_property package_pin P22 [get_ports in_ir1]
endgroup
startgroup
set_property package_pin P17 [get_ports in_ir2]
endgroup
startgroup
set_property package_pin P15 [get_ports in_ir3]
endgroup
startgroup
set_property package_pin P12 [get_ports in_ir4]
endgroup
startgroup
set_property package_pin P10 [get_ports in_ir5]
endgroup
startgroup
set_property package_pin P6 [get_ports in_ir6]
endgroup
set_property package_pin "" [get_ports [list  in_ir7]]
startgroup
set_property package_pin P8 [get_ports in_ir6]
endgroup
startgroup
set_property package_pin P6 [get_ports in_ir7]
endgroup
startgroup
set_property package_pin P82 [get_ports LED0]
endgroup
startgroup
set_property package_pin P81 [get_ports LED1]
endgroup
startgroup
set_property package_pin P80 [get_ports LED2]
endgroup
startgroup
set_property package_pin P79 [get_ports LED3]
endgroup
startgroup
set_property package_pin P78 [get_ports LED4]
endgroup
startgroup
set_property package_pin P75 [get_ports LED5]
endgroup
startgroup
set_property package_pin P74 [get_ports LED6]
endgroup
startgroup
set_property package_pin P67 [get_ports LED7]
endgroup
set_property package_pin "" [get_ports [list  LED0]]
set_property package_pin "" [get_ports [list  LED1]]
set_property package_pin "" [get_ports [list  LED2]]
set_property package_pin "" [get_ports [list  LED3]]
set_property package_pin "" [get_ports [list  LED4]]
set_property package_pin "" [get_ports [list  LED5]]
set_property package_pin "" [get_ports [list  LED6]]
set_property package_pin "" [get_ports [list  LED7]]
startgroup
set_property package_pin P67 [get_ports LED5]
endgroup
startgroup
set_property package_pin P74 [get_ports LED4]
endgroup
startgroup
set_property package_pin P75 [get_ports LED3]
endgroup
startgroup
set_property package_pin P78 [get_ports LED0]
endgroup
startgroup
set_property package_pin P79 [get_ports LED1]
endgroup
startgroup
set_property package_pin P80 [get_ports LED2]
endgroup
startgroup
set_property package_pin P81 [get_ports LED6]
endgroup
startgroup
set_property package_pin P82 [get_ports LED7]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
 (See C:/Users/ASUS/OneDrive - KMITL/Desktop/digital project/led3\planAhead_pid10996.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sat Dec 10 19:32:38 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
