Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Sat Nov 30 18:39:39 2024
| Host             : eecs-digital-07 running 64-bit Ubuntu 24.04.1 LTS
| Command          : report_power -file obj/post_route_power.rpt
| Design           : top_level
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.054        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.979        |
| Device Static (W)        | 0.076        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 79.8         |
| Junction Temperature (C) | 30.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.030 |       29 |       --- |             --- |
| Slice Logic              |     0.011 |    12217 |       --- |             --- |
|   LUT as Logic           |     0.010 |     5091 |     32600 |           15.62 |
|   Register               |    <0.001 |     4493 |     65200 |            6.89 |
|   LUT as Distributed RAM |    <0.001 |      444 |      9600 |            4.63 |
|   CARRY4                 |    <0.001 |      146 |      8150 |            1.79 |
|   F7/F8 Muxes            |    <0.001 |       15 |     32600 |            0.05 |
|   LUT as Shift Register  |    <0.001 |       17 |      9600 |            0.18 |
|   Others                 |     0.000 |      238 |       --- |             --- |
| Signals                  |     0.013 |     9707 |       --- |             --- |
| Block RAM                |     0.003 |      4.5 |        75 |            6.00 |
| MMCM                     |     0.192 |        2 |         5 |           40.00 |
| PLL                      |     0.216 |        2 |         5 |           40.00 |
| I/O                      |     0.401 |      107 |       210 |           50.95 |
| PHASER                   |     0.110 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.076 |          |           |                 |
| Total                    |     1.054 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.111 |       0.100 |      0.012 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.335 |       0.322 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.044 |       0.043 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.116 |       0.115 |      0.001 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                                                                                     | Domain                                                                                                                                                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| clk_100_cw_fast                                                                                                                                           | wizard_migcam/clk_100_cw_fast                                                                                                                                                                        |            10.0 |
| clk_camera_cw_fast                                                                                                                                        | wizard_migcam/clk_camera_cw_fast                                                                                                                                                                     |             5.0 |
| clk_mig_cw_fast                                                                                                                                           | wizard_migcam/clk_mig_cw_fast                                                                                                                                                                        |             5.0 |
| clk_pixel_cw_hdmi                                                                                                                                         | wizard_hdmi/clk_pixel_cw_hdmi                                                                                                                                                                        |            13.5 |
| clk_pll_i                                                                                                                                                 | ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/clk_pll_i                                                                                                                                         |            12.3 |
| clk_tmds_cw_hdmi                                                                                                                                          | wizard_hdmi/clk_tmds_cw_hdmi                                                                                                                                                                         |             2.7 |
| clk_xc_cw_fast                                                                                                                                            | wizard_migcam/clk_xc_cw_fast                                                                                                                                                                         |            40.0 |
| clkfbout_cw_fast                                                                                                                                          | wizard_migcam/clkfbout_cw_fast                                                                                                                                                                       |            10.0 |
| clkfbout_cw_hdmi                                                                                                                                          | wizard_hdmi/clkfbout_cw_hdmi                                                                                                                                                                         |            50.0 |
| freq_refclk                                                                                                                                               | ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/freq_refclk                                                                                                                                       |             1.5 |
| gclk                                                                                                                                                      | clk_100mhz                                                                                                                                                                                           |            10.0 |
| iserdes_clkdiv                                                                                                                                            | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv            |            12.3 |
| iserdes_clkdiv_1                                                                                                                                          | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv            |            12.3 |
| mem_refclk                                                                                                                                                | ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/mem_refclk                                                                                                                                        |             3.1 |
| oserdes_clk                                                                                                                                               | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk               |             3.1 |
| oserdes_clk_1                                                                                                                                             | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk               |             3.1 |
| oserdes_clk_2                                                                                                                                             | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk               |             3.1 |
| oserdes_clk_3                                                                                                                                             | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk               |             3.1 |
| oserdes_clkdiv                                                                                                                                            | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clkdiv            |            12.3 |
| oserdes_clkdiv_1                                                                                                                                          | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv            |            12.3 |
| oserdes_clkdiv_2                                                                                                                                          | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv            |             6.2 |
| oserdes_clkdiv_3                                                                                                                                          | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv            |             6.2 |
| pll_clk3_out                                                                                                                                              | ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/pll_clk3_out                                                                                                                                      |            12.3 |
| pll_clkfbout                                                                                                                                              | ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/pll_clkfbout                                                                                                                                      |            10.0 |
| sync_pulse                                                                                                                                                | ddr3_mig_inst/u_ddr3_mig_mig/u_ddr3_infrastructure/sync_pulse                                                                                                                                        |            49.2 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in_0 |             3.1 |
| u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk | ddr3_mig_inst/u_ddr3_mig_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in_0 |             3.1 |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| top_level                        |     0.979 |
|   IOBUF_sda                      |     0.003 |
|   camera_data_fifo               |     0.004 |
|     xpm_fifo_axis_inst           |     0.004 |
|       xpm_fifo_base_inst         |     0.004 |
|   crw                            |     0.003 |
|     sccb_c                       |     0.002 |
|   ddr3_mig_inst                  |     0.614 |
|     u_ddr3_mig_mig               |     0.612 |
|       temp_mon_enabled.u_tempmon |     0.007 |
|       u_ddr3_infrastructure      |     0.202 |
|       u_memc_ui_top_std          |     0.403 |
|   pdfifo                         |     0.003 |
|     xpm_fifo_axis_inst           |     0.003 |
|       xpm_fifo_base_inst         |     0.003 |
|   unstacker_inst                 |     0.001 |
|   wizard_hdmi                    |     0.105 |
|   wizard_migcam                  |     0.102 |
+----------------------------------+-----------+


