// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        reset_state,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_4_V_read,
        data_5_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   reset_state;
input  [17:0] data_0_V_read;
input  [17:0] data_1_V_read;
input  [17:0] data_2_V_read;
input  [17:0] data_3_V_read;
input  [17:0] data_4_V_read;
input  [17:0] data_5_V_read;
output  [17:0] ap_return_0;
output  [17:0] ap_return_1;
output  [17:0] ap_return_2;
output  [17:0] ap_return_3;
output  [17:0] ap_return_4;
output  [17:0] ap_return_5;
output  [17:0] ap_return_6;
output  [17:0] ap_return_7;
output  [17:0] ap_return_8;
output  [17:0] ap_return_9;
output  [17:0] ap_return_10;
output  [17:0] ap_return_11;
output  [17:0] ap_return_12;
output  [17:0] ap_return_13;
output  [17:0] ap_return_14;
output  [17:0] ap_return_15;
output  [17:0] ap_return_16;
output  [17:0] ap_return_17;
output  [17:0] ap_return_18;
output  [17:0] ap_return_19;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [17:0] h_state_V_0;
reg   [17:0] h_state_V_1;
reg   [17:0] h_state_V_2;
reg   [17:0] h_state_V_3;
reg   [17:0] h_state_V_4;
reg   [17:0] h_state_V_5;
reg   [17:0] h_state_V_6;
reg   [17:0] h_state_V_7;
reg   [17:0] h_state_V_8;
reg   [17:0] h_state_V_9;
reg   [17:0] h_state_V_10;
reg   [17:0] h_state_V_11;
reg   [17:0] h_state_V_12;
reg   [17:0] h_state_V_13;
reg   [17:0] h_state_V_14;
reg   [17:0] h_state_V_15;
reg   [17:0] h_state_V_16;
reg   [17:0] h_state_V_17;
reg   [17:0] h_state_V_18;
reg   [17:0] h_state_V_19;
wire  signed [17:0] select_ln419_fu_316_p3;
reg   [17:0] select_ln419_reg_3126;
wire  signed [17:0] select_ln419_1_fu_325_p3;
reg   [17:0] select_ln419_1_reg_3132;
wire  signed [17:0] select_ln419_2_fu_334_p3;
reg   [17:0] select_ln419_2_reg_3138;
wire  signed [17:0] select_ln419_3_fu_343_p3;
reg   [17:0] select_ln419_3_reg_3144;
wire  signed [17:0] select_ln419_4_fu_352_p3;
reg   [17:0] select_ln419_4_reg_3150;
wire  signed [17:0] select_ln419_5_fu_361_p3;
reg   [17:0] select_ln419_5_reg_3156;
wire  signed [17:0] select_ln419_6_fu_370_p3;
reg   [17:0] select_ln419_6_reg_3162;
wire  signed [17:0] select_ln419_7_fu_379_p3;
reg   [17:0] select_ln419_7_reg_3168;
wire  signed [17:0] select_ln419_8_fu_388_p3;
reg   [17:0] select_ln419_8_reg_3174;
wire  signed [17:0] select_ln419_9_fu_397_p3;
reg   [17:0] select_ln419_9_reg_3180;
wire  signed [17:0] select_ln419_10_fu_406_p3;
reg   [17:0] select_ln419_10_reg_3186;
wire  signed [17:0] select_ln419_11_fu_415_p3;
reg   [17:0] select_ln419_11_reg_3192;
wire  signed [17:0] select_ln419_12_fu_424_p3;
reg   [17:0] select_ln419_12_reg_3198;
wire  signed [17:0] select_ln419_13_fu_433_p3;
reg   [17:0] select_ln419_13_reg_3204;
wire  signed [17:0] select_ln419_14_fu_442_p3;
reg   [17:0] select_ln419_14_reg_3210;
wire  signed [17:0] select_ln419_15_fu_451_p3;
reg   [17:0] select_ln419_15_reg_3216;
wire  signed [17:0] select_ln419_16_fu_460_p3;
reg   [17:0] select_ln419_16_reg_3222;
wire  signed [17:0] select_ln419_17_fu_469_p3;
reg   [17:0] select_ln419_17_reg_3228;
wire  signed [17:0] select_ln419_18_fu_478_p3;
reg   [17:0] select_ln419_18_reg_3234;
wire  signed [17:0] select_ln419_19_fu_487_p3;
reg   [17:0] select_ln419_19_reg_3240;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_0;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_1;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_2;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_3;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_4;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_5;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_6;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_7;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_8;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_9;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_10;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_11;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_12;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_13;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_14;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_15;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_16;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_17;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_18;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_19;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_20;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_21;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_22;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_23;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_24;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_25;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_26;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_27;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_28;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_29;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_30;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_31;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_32;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_33;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_34;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_35;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_36;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_37;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_38;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_39;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_40;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_41;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_42;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_43;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_44;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_45;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_46;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_47;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_48;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_49;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_50;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_51;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_52;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_53;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_54;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_55;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_56;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_57;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_58;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_59;
reg   [17:0] call_ret1_reg_3246_0;
reg   [17:0] call_ret1_reg_3246_1;
reg   [17:0] call_ret1_reg_3246_2;
reg   [17:0] call_ret1_reg_3246_3;
reg   [17:0] call_ret1_reg_3246_4;
reg   [17:0] call_ret1_reg_3246_5;
reg   [17:0] call_ret1_reg_3246_6;
reg   [17:0] call_ret1_reg_3246_7;
reg   [17:0] call_ret1_reg_3246_8;
reg   [17:0] call_ret1_reg_3246_9;
reg   [17:0] call_ret1_reg_3246_10;
reg   [17:0] call_ret1_reg_3246_11;
reg   [17:0] call_ret1_reg_3246_12;
reg   [17:0] call_ret1_reg_3246_13;
reg   [17:0] call_ret1_reg_3246_14;
reg   [17:0] call_ret1_reg_3246_15;
reg   [17:0] call_ret1_reg_3246_16;
reg   [17:0] call_ret1_reg_3246_17;
reg   [17:0] call_ret1_reg_3246_18;
reg   [17:0] call_ret1_reg_3246_19;
reg   [17:0] call_ret1_reg_3246_20;
reg   [17:0] call_ret1_reg_3246_21;
reg   [17:0] call_ret1_reg_3246_22;
reg   [17:0] call_ret1_reg_3246_23;
reg   [17:0] call_ret1_reg_3246_24;
reg   [17:0] call_ret1_reg_3246_25;
reg   [17:0] call_ret1_reg_3246_26;
reg   [17:0] call_ret1_reg_3246_27;
reg   [17:0] call_ret1_reg_3246_28;
reg   [17:0] call_ret1_reg_3246_29;
reg   [17:0] call_ret1_reg_3246_30;
reg   [17:0] call_ret1_reg_3246_31;
reg   [17:0] call_ret1_reg_3246_32;
reg   [17:0] call_ret1_reg_3246_33;
reg   [17:0] call_ret1_reg_3246_34;
reg   [17:0] call_ret1_reg_3246_35;
reg   [17:0] call_ret1_reg_3246_36;
reg   [17:0] call_ret1_reg_3246_37;
reg   [17:0] call_ret1_reg_3246_38;
reg   [17:0] call_ret1_reg_3246_39;
reg   [17:0] call_ret1_reg_3246_40;
reg   [17:0] call_ret1_reg_3246_41;
reg   [17:0] call_ret1_reg_3246_42;
reg   [17:0] call_ret1_reg_3246_43;
reg   [17:0] call_ret1_reg_3246_44;
reg   [17:0] call_ret1_reg_3246_45;
reg   [17:0] call_ret1_reg_3246_46;
reg   [17:0] call_ret1_reg_3246_47;
reg   [17:0] call_ret1_reg_3246_48;
reg   [17:0] call_ret1_reg_3246_49;
reg   [17:0] call_ret1_reg_3246_50;
reg   [17:0] call_ret1_reg_3246_51;
reg   [17:0] call_ret1_reg_3246_52;
reg   [17:0] call_ret1_reg_3246_53;
reg   [17:0] call_ret1_reg_3246_54;
reg   [17:0] call_ret1_reg_3246_55;
reg   [17:0] call_ret1_reg_3246_56;
reg   [17:0] call_ret1_reg_3246_57;
reg   [17:0] call_ret1_reg_3246_58;
reg   [17:0] call_ret1_reg_3246_59;
wire    ap_CS_fsm_state2;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_ready;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_done;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_ready;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_done;
reg    ap_block_state2_on_subcall_done;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_0;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_1;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_2;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_3;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_4;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_5;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_6;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_7;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_8;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_9;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_10;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_11;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_12;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_13;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_14;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_15;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_16;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_17;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_18;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_19;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_20;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_21;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_22;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_23;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_24;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_25;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_26;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_27;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_28;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_29;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_30;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_31;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_32;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_33;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_34;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_35;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_36;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_37;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_38;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_39;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_40;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_41;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_42;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_43;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_44;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_45;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_46;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_47;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_48;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_49;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_50;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_51;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_52;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_53;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_54;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_55;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_56;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_57;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_58;
wire   [17:0] grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_59;
reg   [17:0] call_ret_reg_3310_0;
reg   [17:0] call_ret_reg_3310_1;
reg   [17:0] call_ret_reg_3310_2;
reg   [17:0] call_ret_reg_3310_3;
reg   [17:0] call_ret_reg_3310_4;
reg   [17:0] call_ret_reg_3310_5;
reg   [17:0] call_ret_reg_3310_6;
reg   [17:0] call_ret_reg_3310_7;
reg   [17:0] call_ret_reg_3310_8;
reg   [17:0] call_ret_reg_3310_9;
reg   [17:0] call_ret_reg_3310_10;
reg   [17:0] call_ret_reg_3310_11;
reg   [17:0] call_ret_reg_3310_12;
reg   [17:0] call_ret_reg_3310_13;
reg   [17:0] call_ret_reg_3310_14;
reg   [17:0] call_ret_reg_3310_15;
reg   [17:0] call_ret_reg_3310_16;
reg   [17:0] call_ret_reg_3310_17;
reg   [17:0] call_ret_reg_3310_18;
reg   [17:0] call_ret_reg_3310_19;
reg   [17:0] call_ret_reg_3310_20;
reg   [17:0] call_ret_reg_3310_21;
reg   [17:0] call_ret_reg_3310_22;
reg   [17:0] call_ret_reg_3310_23;
reg   [17:0] call_ret_reg_3310_24;
reg   [17:0] call_ret_reg_3310_25;
reg   [17:0] call_ret_reg_3310_26;
reg   [17:0] call_ret_reg_3310_27;
reg   [17:0] call_ret_reg_3310_28;
reg   [17:0] call_ret_reg_3310_29;
reg   [17:0] call_ret_reg_3310_30;
reg   [17:0] call_ret_reg_3310_31;
reg   [17:0] call_ret_reg_3310_32;
reg   [17:0] call_ret_reg_3310_33;
reg   [17:0] call_ret_reg_3310_34;
reg   [17:0] call_ret_reg_3310_35;
reg   [17:0] call_ret_reg_3310_36;
reg   [17:0] call_ret_reg_3310_37;
reg   [17:0] call_ret_reg_3310_38;
reg   [17:0] call_ret_reg_3310_39;
reg  signed [17:0] tmpres_state_zr_39_reg_3354;
reg  signed [17:0] tmpres_state_zr_40_reg_3359;
reg  signed [17:0] tmpres_state_zr_41_reg_3364;
reg  signed [17:0] tmpres_state_zr_42_reg_3369;
reg  signed [17:0] tmpres_state_zr_43_reg_3374;
reg  signed [17:0] tmpres_state_zr_44_reg_3379;
reg  signed [17:0] tmpres_state_zr_45_reg_3384;
reg  signed [17:0] tmpres_state_zr_46_reg_3389;
reg  signed [17:0] tmpres_state_zr_47_reg_3394;
reg  signed [17:0] tmpres_state_zr_48_reg_3399;
reg  signed [17:0] tmpres_state_zr_49_reg_3404;
reg  signed [17:0] tmpres_state_zr_50_reg_3409;
reg  signed [17:0] tmpres_state_zr_51_reg_3414;
reg  signed [17:0] tmpres_state_zr_52_reg_3419;
reg  signed [17:0] tmpres_state_zr_53_reg_3424;
reg  signed [17:0] tmpres_state_zr_54_reg_3429;
reg  signed [17:0] tmpres_state_zr_55_reg_3434;
reg  signed [17:0] tmpres_state_zr_56_reg_3439;
reg  signed [17:0] tmpres_state_zr_57_reg_3444;
reg  signed [17:0] tmpres_state_zr_58_reg_3449;
wire   [17:0] inputacc_zr_0_V_fu_816_p2;
reg   [17:0] inputacc_zr_0_V_reg_3454;
wire    ap_CS_fsm_state3;
wire   [17:0] inputacc_zr_1_V_fu_822_p2;
reg   [17:0] inputacc_zr_1_V_reg_3459;
wire   [17:0] inputacc_zr_2_V_fu_828_p2;
reg   [17:0] inputacc_zr_2_V_reg_3464;
wire   [17:0] inputacc_zr_3_V_fu_834_p2;
reg   [17:0] inputacc_zr_3_V_reg_3469;
wire   [17:0] inputacc_zr_4_V_fu_840_p2;
reg   [17:0] inputacc_zr_4_V_reg_3474;
wire   [17:0] inputacc_zr_5_V_fu_846_p2;
reg   [17:0] inputacc_zr_5_V_reg_3479;
wire   [17:0] inputacc_zr_6_V_fu_852_p2;
reg   [17:0] inputacc_zr_6_V_reg_3484;
wire   [17:0] inputacc_zr_7_V_fu_858_p2;
reg   [17:0] inputacc_zr_7_V_reg_3489;
wire   [17:0] inputacc_zr_8_V_fu_864_p2;
reg   [17:0] inputacc_zr_8_V_reg_3494;
wire   [17:0] inputacc_zr_9_V_fu_870_p2;
reg   [17:0] inputacc_zr_9_V_reg_3499;
wire   [17:0] inputacc_zr_10_V_fu_876_p2;
reg   [17:0] inputacc_zr_10_V_reg_3504;
wire   [17:0] inputacc_zr_11_V_fu_882_p2;
reg   [17:0] inputacc_zr_11_V_reg_3509;
wire   [17:0] inputacc_zr_12_V_fu_888_p2;
reg   [17:0] inputacc_zr_12_V_reg_3514;
wire   [17:0] inputacc_zr_13_V_fu_894_p2;
reg   [17:0] inputacc_zr_13_V_reg_3519;
wire   [17:0] inputacc_zr_14_V_fu_900_p2;
reg   [17:0] inputacc_zr_14_V_reg_3524;
wire   [17:0] inputacc_zr_15_V_fu_906_p2;
reg   [17:0] inputacc_zr_15_V_reg_3529;
wire   [17:0] inputacc_zr_16_V_fu_912_p2;
reg   [17:0] inputacc_zr_16_V_reg_3534;
wire   [17:0] inputacc_zr_17_V_fu_918_p2;
reg   [17:0] inputacc_zr_17_V_reg_3539;
wire   [17:0] inputacc_zr_18_V_fu_924_p2;
reg   [17:0] inputacc_zr_18_V_reg_3544;
wire   [17:0] inputacc_zr_19_V_fu_930_p2;
reg   [17:0] inputacc_zr_19_V_reg_3549;
wire   [17:0] inputacc_zr_20_V_fu_936_p2;
reg   [17:0] inputacc_zr_20_V_reg_3554;
wire   [17:0] inputacc_zr_21_V_fu_942_p2;
reg   [17:0] inputacc_zr_21_V_reg_3559;
wire   [17:0] inputacc_zr_22_V_fu_948_p2;
reg   [17:0] inputacc_zr_22_V_reg_3564;
wire   [17:0] inputacc_zr_23_V_fu_954_p2;
reg   [17:0] inputacc_zr_23_V_reg_3569;
wire   [17:0] inputacc_zr_24_V_fu_960_p2;
reg   [17:0] inputacc_zr_24_V_reg_3574;
wire   [17:0] inputacc_zr_25_V_fu_966_p2;
reg   [17:0] inputacc_zr_25_V_reg_3579;
wire   [17:0] inputacc_zr_26_V_fu_972_p2;
reg   [17:0] inputacc_zr_26_V_reg_3584;
wire   [17:0] inputacc_zr_27_V_fu_978_p2;
reg   [17:0] inputacc_zr_27_V_reg_3589;
wire   [17:0] inputacc_zr_28_V_fu_984_p2;
reg   [17:0] inputacc_zr_28_V_reg_3594;
wire   [17:0] inputacc_zr_29_V_fu_990_p2;
reg   [17:0] inputacc_zr_29_V_reg_3599;
wire   [17:0] inputacc_zr_30_V_fu_996_p2;
reg   [17:0] inputacc_zr_30_V_reg_3604;
wire   [17:0] inputacc_zr_31_V_fu_1002_p2;
reg   [17:0] inputacc_zr_31_V_reg_3609;
wire   [17:0] inputacc_zr_32_V_fu_1008_p2;
reg   [17:0] inputacc_zr_32_V_reg_3614;
wire   [17:0] inputacc_zr_33_V_fu_1014_p2;
reg   [17:0] inputacc_zr_33_V_reg_3619;
wire   [17:0] inputacc_zr_34_V_fu_1020_p2;
reg   [17:0] inputacc_zr_34_V_reg_3624;
wire   [17:0] inputacc_zr_35_V_fu_1026_p2;
reg   [17:0] inputacc_zr_35_V_reg_3629;
wire   [17:0] inputacc_zr_36_V_fu_1032_p2;
reg   [17:0] inputacc_zr_36_V_reg_3634;
wire   [17:0] inputacc_zr_37_V_fu_1038_p2;
reg   [17:0] inputacc_zr_37_V_reg_3639;
wire   [17:0] inputacc_zr_38_V_fu_1044_p2;
reg   [17:0] inputacc_zr_38_V_reg_3644;
wire   [17:0] inputacc_zr_39_V_fu_1050_p2;
reg   [17:0] inputacc_zr_39_V_reg_3649;
reg  signed [17:0] tmpres_zr_reg_3654;
wire    ap_CS_fsm_state5;
reg  signed [17:0] tmpres_zr_1_reg_3660;
reg  signed [17:0] tmpres_zr_2_reg_3666;
reg  signed [17:0] tmpres_zr_3_reg_3672;
reg  signed [17:0] tmpres_zr_4_reg_3678;
reg  signed [17:0] tmpres_zr_5_reg_3684;
reg  signed [17:0] tmpres_zr_6_reg_3690;
reg  signed [17:0] tmpres_zr_7_reg_3696;
reg  signed [17:0] tmpres_zr_8_reg_3702;
reg  signed [17:0] tmpres_zr_9_reg_3708;
reg  signed [17:0] tmpres_zr_s_reg_3714;
reg  signed [17:0] tmpres_zr_10_reg_3720;
reg  signed [17:0] tmpres_zr_11_reg_3726;
reg  signed [17:0] tmpres_zr_12_reg_3732;
reg  signed [17:0] tmpres_zr_13_reg_3738;
reg  signed [17:0] tmpres_zr_14_reg_3744;
reg  signed [17:0] tmpres_zr_15_reg_3750;
reg  signed [17:0] tmpres_zr_16_reg_3756;
reg  signed [17:0] tmpres_zr_17_reg_3762;
reg  signed [17:0] tmpres_zr_18_reg_3768;
wire   [17:0] inputacc_h_0_V_fu_1596_p2;
reg   [17:0] inputacc_h_0_V_reg_3774;
wire   [17:0] inputacc_h_1_V_fu_1602_p2;
reg   [17:0] inputacc_h_1_V_reg_3779;
wire   [17:0] inputacc_h_2_V_fu_1608_p2;
reg   [17:0] inputacc_h_2_V_reg_3784;
wire   [17:0] inputacc_h_3_V_fu_1614_p2;
reg   [17:0] inputacc_h_3_V_reg_3789;
wire   [17:0] inputacc_h_4_V_fu_1620_p2;
reg   [17:0] inputacc_h_4_V_reg_3794;
wire   [17:0] inputacc_h_5_V_fu_1626_p2;
reg   [17:0] inputacc_h_5_V_reg_3799;
wire   [17:0] inputacc_h_6_V_fu_1632_p2;
reg   [17:0] inputacc_h_6_V_reg_3804;
wire   [17:0] inputacc_h_7_V_fu_1638_p2;
reg   [17:0] inputacc_h_7_V_reg_3809;
wire   [17:0] inputacc_h_8_V_fu_1644_p2;
reg   [17:0] inputacc_h_8_V_reg_3814;
wire   [17:0] inputacc_h_9_V_fu_1650_p2;
reg   [17:0] inputacc_h_9_V_reg_3819;
wire   [17:0] inputacc_h_10_V_fu_1656_p2;
reg   [17:0] inputacc_h_10_V_reg_3824;
wire   [17:0] inputacc_h_11_V_fu_1662_p2;
reg   [17:0] inputacc_h_11_V_reg_3829;
wire   [17:0] inputacc_h_12_V_fu_1668_p2;
reg   [17:0] inputacc_h_12_V_reg_3834;
wire   [17:0] inputacc_h_13_V_fu_1674_p2;
reg   [17:0] inputacc_h_13_V_reg_3839;
wire   [17:0] inputacc_h_14_V_fu_1680_p2;
reg   [17:0] inputacc_h_14_V_reg_3844;
wire   [17:0] inputacc_h_15_V_fu_1686_p2;
reg   [17:0] inputacc_h_15_V_reg_3849;
wire   [17:0] inputacc_h_16_V_fu_1692_p2;
reg   [17:0] inputacc_h_16_V_reg_3854;
wire   [17:0] inputacc_h_17_V_fu_1698_p2;
reg   [17:0] inputacc_h_17_V_reg_3859;
wire   [17:0] inputacc_h_18_V_fu_1704_p2;
reg   [17:0] inputacc_h_18_V_reg_3864;
wire   [17:0] inputacc_h_19_V_fu_1710_p2;
reg   [17:0] inputacc_h_19_V_reg_3869;
wire  signed [27:0] mul_ln703_fu_2816_p2;
reg  signed [27:0] mul_ln703_reg_3874;
wire    ap_CS_fsm_state7;
wire  signed [27:0] mul_ln703_1_fu_2822_p2;
reg  signed [27:0] mul_ln703_1_reg_3879;
wire  signed [27:0] mul_ln703_2_fu_2828_p2;
reg  signed [27:0] mul_ln703_2_reg_3884;
wire  signed [27:0] mul_ln703_3_fu_2834_p2;
reg  signed [27:0] mul_ln703_3_reg_3889;
wire  signed [27:0] mul_ln703_4_fu_2840_p2;
reg  signed [27:0] mul_ln703_4_reg_3894;
wire  signed [27:0] mul_ln703_5_fu_2846_p2;
reg  signed [27:0] mul_ln703_5_reg_3899;
wire  signed [27:0] mul_ln703_6_fu_2852_p2;
reg  signed [27:0] mul_ln703_6_reg_3904;
wire  signed [27:0] mul_ln703_7_fu_2858_p2;
reg  signed [27:0] mul_ln703_7_reg_3909;
wire  signed [27:0] mul_ln703_8_fu_2864_p2;
reg  signed [27:0] mul_ln703_8_reg_3914;
wire  signed [27:0] mul_ln703_9_fu_2870_p2;
reg  signed [27:0] mul_ln703_9_reg_3919;
wire  signed [27:0] mul_ln703_10_fu_2876_p2;
reg  signed [27:0] mul_ln703_10_reg_3924;
wire  signed [27:0] mul_ln703_11_fu_2882_p2;
reg  signed [27:0] mul_ln703_11_reg_3929;
wire  signed [27:0] mul_ln703_12_fu_2888_p2;
reg  signed [27:0] mul_ln703_12_reg_3934;
wire  signed [27:0] mul_ln703_13_fu_2894_p2;
reg  signed [27:0] mul_ln703_13_reg_3939;
wire  signed [27:0] mul_ln703_14_fu_2900_p2;
reg  signed [27:0] mul_ln703_14_reg_3944;
wire  signed [27:0] mul_ln703_15_fu_2906_p2;
reg  signed [27:0] mul_ln703_15_reg_3949;
wire  signed [27:0] mul_ln703_16_fu_2912_p2;
reg  signed [27:0] mul_ln703_16_reg_3954;
wire  signed [27:0] mul_ln703_17_fu_2918_p2;
reg  signed [27:0] mul_ln703_17_reg_3959;
wire  signed [27:0] mul_ln703_18_fu_2924_p2;
reg  signed [27:0] mul_ln703_18_reg_3964;
wire  signed [27:0] mul_ln703_19_fu_2930_p2;
reg  signed [27:0] mul_ln703_19_reg_3969;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_idle;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start;
wire    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_idle;
wire    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start;
wire    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_done;
wire    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_idle;
wire    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_ready;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_0;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_1;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_2;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_3;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_4;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_5;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_6;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_7;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_8;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_9;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_10;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_11;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_12;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_13;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_14;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_15;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_16;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_17;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_18;
wire   [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_19;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_20;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_21;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_22;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_23;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_24;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_25;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_26;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_27;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_28;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_29;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_30;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_31;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_32;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_33;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_34;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_35;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_36;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_37;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_38;
wire  signed [17:0] grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_39;
wire    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start;
wire    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_done;
wire    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_idle;
wire    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_ready;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_0;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_1;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_2;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_3;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_4;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_5;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_6;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_7;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_8;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_9;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_10;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_11;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_12;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_13;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_14;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_15;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_16;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_17;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_18;
wire  signed [17:0] grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_19;
reg    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start_reg;
reg    grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start_reg;
reg    grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start_reg;
reg   [7:0] ap_NS_fsm;
wire    ap_NS_fsm_state4;
wire    ap_CS_fsm_state4;
reg    grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start_reg;
wire    ap_NS_fsm_state6;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state8;
wire   [0:0] select_ln419_fu_316_p0;
wire   [0:0] select_ln419_1_fu_325_p0;
wire   [0:0] select_ln419_2_fu_334_p0;
wire   [0:0] select_ln419_3_fu_343_p0;
wire   [0:0] select_ln419_4_fu_352_p0;
wire   [0:0] select_ln419_5_fu_361_p0;
wire   [0:0] select_ln419_6_fu_370_p0;
wire   [0:0] select_ln419_7_fu_379_p0;
wire   [0:0] select_ln419_8_fu_388_p0;
wire   [0:0] select_ln419_9_fu_397_p0;
wire   [0:0] select_ln419_10_fu_406_p0;
wire   [0:0] select_ln419_11_fu_415_p0;
wire   [0:0] select_ln419_12_fu_424_p0;
wire   [0:0] select_ln419_13_fu_433_p0;
wire   [0:0] select_ln419_14_fu_442_p0;
wire   [0:0] select_ln419_15_fu_451_p0;
wire   [0:0] select_ln419_16_fu_460_p0;
wire   [0:0] select_ln419_17_fu_469_p0;
wire   [0:0] select_ln419_18_fu_478_p0;
wire   [0:0] select_ln419_19_fu_487_p0;
wire  signed [27:0] mul_ln1118_fu_2676_p2;
wire  signed [27:0] mul_ln1118_1_fu_2683_p2;
wire  signed [27:0] mul_ln1118_2_fu_2690_p2;
wire  signed [27:0] mul_ln1118_3_fu_2697_p2;
wire  signed [27:0] mul_ln1118_4_fu_2704_p2;
wire  signed [27:0] mul_ln1118_5_fu_2711_p2;
wire  signed [27:0] mul_ln1118_6_fu_2718_p2;
wire  signed [27:0] mul_ln1118_7_fu_2725_p2;
wire  signed [27:0] mul_ln1118_8_fu_2732_p2;
wire  signed [27:0] mul_ln1118_9_fu_2739_p2;
wire  signed [27:0] mul_ln1118_10_fu_2746_p2;
wire  signed [27:0] mul_ln1118_11_fu_2753_p2;
wire  signed [27:0] mul_ln1118_12_fu_2760_p2;
wire  signed [27:0] mul_ln1118_13_fu_2767_p2;
wire  signed [27:0] mul_ln1118_14_fu_2774_p2;
wire  signed [27:0] mul_ln1118_15_fu_2781_p2;
wire  signed [27:0] mul_ln1118_16_fu_2788_p2;
wire  signed [27:0] mul_ln1118_17_fu_2795_p2;
wire  signed [27:0] mul_ln1118_18_fu_2802_p2;
wire  signed [27:0] mul_ln1118_19_fu_2809_p2;
wire   [17:0] trunc_ln_fu_1283_p4;
wire   [17:0] trunc_ln708_1_fu_1299_p4;
wire   [17:0] trunc_ln708_2_fu_1315_p4;
wire   [17:0] trunc_ln708_3_fu_1331_p4;
wire   [17:0] trunc_ln708_4_fu_1347_p4;
wire   [17:0] trunc_ln708_5_fu_1363_p4;
wire   [17:0] trunc_ln708_6_fu_1379_p4;
wire   [17:0] trunc_ln708_7_fu_1395_p4;
wire   [17:0] trunc_ln708_8_fu_1411_p4;
wire   [17:0] trunc_ln708_9_fu_1427_p4;
wire   [17:0] trunc_ln708_s_fu_1443_p4;
wire   [17:0] trunc_ln708_10_fu_1459_p4;
wire   [17:0] trunc_ln708_11_fu_1475_p4;
wire   [17:0] trunc_ln708_12_fu_1491_p4;
wire   [17:0] trunc_ln708_13_fu_1507_p4;
wire   [17:0] trunc_ln708_14_fu_1523_p4;
wire   [17:0] trunc_ln708_15_fu_1539_p4;
wire   [17:0] trunc_ln708_16_fu_1555_p4;
wire   [17:0] trunc_ln708_17_fu_1571_p4;
wire   [17:0] trunc_ln708_18_fu_1587_p4;
wire  signed [18:0] sext_ln1193_fu_1796_p1;
wire  signed [18:0] sub_ln1193_fu_1799_p2;
wire  signed [18:0] sext_ln1193_1_fu_1813_p1;
wire  signed [18:0] sub_ln1193_1_fu_1816_p2;
wire  signed [18:0] sext_ln1193_2_fu_1830_p1;
wire  signed [18:0] sub_ln1193_2_fu_1833_p2;
wire  signed [18:0] sext_ln1193_3_fu_1847_p1;
wire  signed [18:0] sub_ln1193_3_fu_1850_p2;
wire  signed [18:0] sext_ln1193_4_fu_1864_p1;
wire  signed [18:0] sub_ln1193_4_fu_1867_p2;
wire  signed [18:0] sext_ln1193_5_fu_1881_p1;
wire  signed [18:0] sub_ln1193_5_fu_1884_p2;
wire  signed [18:0] sext_ln1193_6_fu_1898_p1;
wire  signed [18:0] sub_ln1193_6_fu_1901_p2;
wire  signed [18:0] sext_ln1193_7_fu_1915_p1;
wire  signed [18:0] sub_ln1193_7_fu_1918_p2;
wire  signed [18:0] sext_ln1193_8_fu_1932_p1;
wire  signed [18:0] sub_ln1193_8_fu_1935_p2;
wire  signed [18:0] sext_ln1193_9_fu_1949_p1;
wire  signed [18:0] sub_ln1193_9_fu_1952_p2;
wire  signed [18:0] sext_ln1193_10_fu_1966_p1;
wire  signed [18:0] sub_ln1193_10_fu_1969_p2;
wire  signed [18:0] sext_ln1193_11_fu_1983_p1;
wire  signed [18:0] sub_ln1193_11_fu_1986_p2;
wire  signed [18:0] sext_ln1193_12_fu_2000_p1;
wire  signed [18:0] sub_ln1193_12_fu_2003_p2;
wire  signed [18:0] sext_ln1193_13_fu_2017_p1;
wire  signed [18:0] sub_ln1193_13_fu_2020_p2;
wire  signed [18:0] sext_ln1193_14_fu_2034_p1;
wire  signed [18:0] sub_ln1193_14_fu_2037_p2;
wire  signed [18:0] sext_ln1193_15_fu_2051_p1;
wire  signed [18:0] sub_ln1193_15_fu_2054_p2;
wire  signed [18:0] sext_ln1193_16_fu_2068_p1;
wire  signed [18:0] sub_ln1193_16_fu_2071_p2;
wire  signed [18:0] sext_ln1193_17_fu_2085_p1;
wire  signed [18:0] sub_ln1193_17_fu_2088_p2;
wire  signed [18:0] sext_ln1193_18_fu_2102_p1;
wire  signed [18:0] sub_ln1193_18_fu_2105_p2;
wire  signed [18:0] sext_ln1193_19_fu_2119_p1;
wire  signed [18:0] sub_ln1193_19_fu_2122_p2;
wire  signed [27:0] grp_fu_2936_p3;
wire  signed [27:0] grp_fu_2944_p3;
wire  signed [27:0] grp_fu_2952_p3;
wire  signed [27:0] grp_fu_2960_p3;
wire  signed [27:0] grp_fu_2968_p3;
wire  signed [27:0] grp_fu_2976_p3;
wire  signed [27:0] grp_fu_2984_p3;
wire  signed [27:0] grp_fu_2992_p3;
wire  signed [27:0] grp_fu_3000_p3;
wire  signed [27:0] grp_fu_3008_p3;
wire  signed [27:0] grp_fu_3016_p3;
wire  signed [27:0] grp_fu_3024_p3;
wire  signed [27:0] grp_fu_3032_p3;
wire  signed [27:0] grp_fu_3040_p3;
wire  signed [27:0] grp_fu_3048_p3;
wire  signed [27:0] grp_fu_3056_p3;
wire  signed [27:0] grp_fu_3064_p3;
wire  signed [27:0] grp_fu_3072_p3;
wire  signed [27:0] grp_fu_3080_p3;
wire  signed [27:0] grp_fu_3088_p3;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 h_state_V_0 = 18'd0;
#0 h_state_V_1 = 18'd0;
#0 h_state_V_2 = 18'd0;
#0 h_state_V_3 = 18'd0;
#0 h_state_V_4 = 18'd0;
#0 h_state_V_5 = 18'd0;
#0 h_state_V_6 = 18'd0;
#0 h_state_V_7 = 18'd0;
#0 h_state_V_8 = 18'd0;
#0 h_state_V_9 = 18'd0;
#0 h_state_V_10 = 18'd0;
#0 h_state_V_11 = 18'd0;
#0 h_state_V_12 = 18'd0;
#0 h_state_V_13 = 18'd0;
#0 h_state_V_14 = 18'd0;
#0 h_state_V_15 = 18'd0;
#0 h_state_V_16 = 18'd0;
#0 h_state_V_17 = 18'd0;
#0 h_state_V_18 = 18'd0;
#0 h_state_V_19 = 18'd0;
#0 grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start_reg = 1'b0;
#0 grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start_reg = 1'b0;
#0 grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start_reg = 1'b0;
#0 grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start_reg = 1'b0;
end

dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start),
    .ap_done(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_done),
    .ap_idle(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_idle),
    .ap_ready(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_ready),
    .data_0_V_read(select_ln419_reg_3126),
    .data_1_V_read(select_ln419_1_reg_3132),
    .data_2_V_read(select_ln419_2_reg_3138),
    .data_3_V_read(select_ln419_3_reg_3144),
    .data_4_V_read(select_ln419_4_reg_3150),
    .data_5_V_read(select_ln419_5_reg_3156),
    .data_6_V_read(select_ln419_6_reg_3162),
    .data_7_V_read(select_ln419_7_reg_3168),
    .data_8_V_read(select_ln419_8_reg_3174),
    .data_9_V_read(select_ln419_9_reg_3180),
    .data_10_V_read(select_ln419_10_reg_3186),
    .data_11_V_read(select_ln419_11_reg_3192),
    .data_12_V_read(select_ln419_12_reg_3198),
    .data_13_V_read(select_ln419_13_reg_3204),
    .data_14_V_read(select_ln419_14_reg_3210),
    .data_15_V_read(select_ln419_15_reg_3216),
    .data_16_V_read(select_ln419_16_reg_3222),
    .data_17_V_read(select_ln419_17_reg_3228),
    .data_18_V_read(select_ln419_18_reg_3234),
    .data_19_V_read(select_ln419_19_reg_3240),
    .ap_return_0(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_0),
    .ap_return_1(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_1),
    .ap_return_2(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_2),
    .ap_return_3(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_3),
    .ap_return_4(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_4),
    .ap_return_5(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_5),
    .ap_return_6(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_6),
    .ap_return_7(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_7),
    .ap_return_8(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_8),
    .ap_return_9(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_9),
    .ap_return_10(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_10),
    .ap_return_11(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_11),
    .ap_return_12(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_12),
    .ap_return_13(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_13),
    .ap_return_14(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_14),
    .ap_return_15(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_15),
    .ap_return_16(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_16),
    .ap_return_17(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_17),
    .ap_return_18(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_18),
    .ap_return_19(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_19),
    .ap_return_20(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_20),
    .ap_return_21(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_21),
    .ap_return_22(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_22),
    .ap_return_23(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_23),
    .ap_return_24(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_24),
    .ap_return_25(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_25),
    .ap_return_26(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_26),
    .ap_return_27(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_27),
    .ap_return_28(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_28),
    .ap_return_29(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_29),
    .ap_return_30(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_30),
    .ap_return_31(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_31),
    .ap_return_32(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_32),
    .ap_return_33(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_33),
    .ap_return_34(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_34),
    .ap_return_35(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_35),
    .ap_return_36(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_36),
    .ap_return_37(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_37),
    .ap_return_38(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_38),
    .ap_return_39(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_39),
    .ap_return_40(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_40),
    .ap_return_41(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_41),
    .ap_return_42(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_42),
    .ap_return_43(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_43),
    .ap_return_44(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_44),
    .ap_return_45(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_45),
    .ap_return_46(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_46),
    .ap_return_47(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_47),
    .ap_return_48(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_48),
    .ap_return_49(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_49),
    .ap_return_50(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_50),
    .ap_return_51(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_51),
    .ap_return_52(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_52),
    .ap_return_53(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_53),
    .ap_return_54(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_54),
    .ap_return_55(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_55),
    .ap_return_56(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_56),
    .ap_return_57(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_57),
    .ap_return_58(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_58),
    .ap_return_59(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_59)
);

dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start),
    .ap_done(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_done),
    .ap_idle(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_idle),
    .ap_ready(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_ready),
    .data_0_V_read(data_0_V_read),
    .data_1_V_read(data_1_V_read),
    .data_2_V_read(data_2_V_read),
    .data_3_V_read(data_3_V_read),
    .data_4_V_read(data_4_V_read),
    .data_5_V_read(data_5_V_read),
    .ap_return_0(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_0),
    .ap_return_1(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_1),
    .ap_return_2(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_2),
    .ap_return_3(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_3),
    .ap_return_4(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_4),
    .ap_return_5(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_5),
    .ap_return_6(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_6),
    .ap_return_7(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_7),
    .ap_return_8(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_8),
    .ap_return_9(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_9),
    .ap_return_10(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_10),
    .ap_return_11(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_11),
    .ap_return_12(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_12),
    .ap_return_13(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_13),
    .ap_return_14(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_14),
    .ap_return_15(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_15),
    .ap_return_16(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_16),
    .ap_return_17(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_17),
    .ap_return_18(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_18),
    .ap_return_19(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_19),
    .ap_return_20(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_20),
    .ap_return_21(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_21),
    .ap_return_22(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_22),
    .ap_return_23(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_23),
    .ap_return_24(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_24),
    .ap_return_25(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_25),
    .ap_return_26(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_26),
    .ap_return_27(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_27),
    .ap_return_28(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_28),
    .ap_return_29(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_29),
    .ap_return_30(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_30),
    .ap_return_31(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_31),
    .ap_return_32(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_32),
    .ap_return_33(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_33),
    .ap_return_34(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_34),
    .ap_return_35(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_35),
    .ap_return_36(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_36),
    .ap_return_37(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_37),
    .ap_return_38(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_38),
    .ap_return_39(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_39),
    .ap_return_40(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_40),
    .ap_return_41(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_41),
    .ap_return_42(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_42),
    .ap_return_43(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_43),
    .ap_return_44(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_44),
    .ap_return_45(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_45),
    .ap_return_46(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_46),
    .ap_return_47(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_47),
    .ap_return_48(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_48),
    .ap_return_49(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_49),
    .ap_return_50(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_50),
    .ap_return_51(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_51),
    .ap_return_52(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_52),
    .ap_return_53(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_53),
    .ap_return_54(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_54),
    .ap_return_55(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_55),
    .ap_return_56(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_56),
    .ap_return_57(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_57),
    .ap_return_58(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_58),
    .ap_return_59(grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_59)
);

sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start),
    .ap_done(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_done),
    .ap_idle(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_idle),
    .ap_ready(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_ready),
    .data_0_V_read(inputacc_zr_0_V_reg_3454),
    .data_1_V_read(inputacc_zr_1_V_reg_3459),
    .data_2_V_read(inputacc_zr_2_V_reg_3464),
    .data_3_V_read(inputacc_zr_3_V_reg_3469),
    .data_4_V_read(inputacc_zr_4_V_reg_3474),
    .data_5_V_read(inputacc_zr_5_V_reg_3479),
    .data_6_V_read(inputacc_zr_6_V_reg_3484),
    .data_7_V_read(inputacc_zr_7_V_reg_3489),
    .data_8_V_read(inputacc_zr_8_V_reg_3494),
    .data_9_V_read(inputacc_zr_9_V_reg_3499),
    .data_10_V_read(inputacc_zr_10_V_reg_3504),
    .data_11_V_read(inputacc_zr_11_V_reg_3509),
    .data_12_V_read(inputacc_zr_12_V_reg_3514),
    .data_13_V_read(inputacc_zr_13_V_reg_3519),
    .data_14_V_read(inputacc_zr_14_V_reg_3524),
    .data_15_V_read(inputacc_zr_15_V_reg_3529),
    .data_16_V_read(inputacc_zr_16_V_reg_3534),
    .data_17_V_read(inputacc_zr_17_V_reg_3539),
    .data_18_V_read(inputacc_zr_18_V_reg_3544),
    .data_19_V_read(inputacc_zr_19_V_reg_3549),
    .data_20_V_read(inputacc_zr_20_V_reg_3554),
    .data_21_V_read(inputacc_zr_21_V_reg_3559),
    .data_22_V_read(inputacc_zr_22_V_reg_3564),
    .data_23_V_read(inputacc_zr_23_V_reg_3569),
    .data_24_V_read(inputacc_zr_24_V_reg_3574),
    .data_25_V_read(inputacc_zr_25_V_reg_3579),
    .data_26_V_read(inputacc_zr_26_V_reg_3584),
    .data_27_V_read(inputacc_zr_27_V_reg_3589),
    .data_28_V_read(inputacc_zr_28_V_reg_3594),
    .data_29_V_read(inputacc_zr_29_V_reg_3599),
    .data_30_V_read(inputacc_zr_30_V_reg_3604),
    .data_31_V_read(inputacc_zr_31_V_reg_3609),
    .data_32_V_read(inputacc_zr_32_V_reg_3614),
    .data_33_V_read(inputacc_zr_33_V_reg_3619),
    .data_34_V_read(inputacc_zr_34_V_reg_3624),
    .data_35_V_read(inputacc_zr_35_V_reg_3629),
    .data_36_V_read(inputacc_zr_36_V_reg_3634),
    .data_37_V_read(inputacc_zr_37_V_reg_3639),
    .data_38_V_read(inputacc_zr_38_V_reg_3644),
    .data_39_V_read(inputacc_zr_39_V_reg_3649),
    .ap_return_0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_0),
    .ap_return_1(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_1),
    .ap_return_2(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_2),
    .ap_return_3(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_3),
    .ap_return_4(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_4),
    .ap_return_5(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_5),
    .ap_return_6(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_6),
    .ap_return_7(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_7),
    .ap_return_8(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_8),
    .ap_return_9(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_9),
    .ap_return_10(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_10),
    .ap_return_11(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_11),
    .ap_return_12(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_12),
    .ap_return_13(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_13),
    .ap_return_14(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_14),
    .ap_return_15(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_15),
    .ap_return_16(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_16),
    .ap_return_17(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_17),
    .ap_return_18(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_18),
    .ap_return_19(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_19),
    .ap_return_20(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_20),
    .ap_return_21(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_21),
    .ap_return_22(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_22),
    .ap_return_23(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_23),
    .ap_return_24(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_24),
    .ap_return_25(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_25),
    .ap_return_26(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_26),
    .ap_return_27(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_27),
    .ap_return_28(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_28),
    .ap_return_29(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_29),
    .ap_return_30(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_30),
    .ap_return_31(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_31),
    .ap_return_32(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_32),
    .ap_return_33(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_33),
    .ap_return_34(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_34),
    .ap_return_35(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_35),
    .ap_return_36(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_36),
    .ap_return_37(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_37),
    .ap_return_38(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_38),
    .ap_return_39(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_39)
);

tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start),
    .ap_done(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_done),
    .ap_idle(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_idle),
    .ap_ready(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_ready),
    .data_0_V_read(inputacc_h_0_V_reg_3774),
    .data_1_V_read(inputacc_h_1_V_reg_3779),
    .data_2_V_read(inputacc_h_2_V_reg_3784),
    .data_3_V_read(inputacc_h_3_V_reg_3789),
    .data_4_V_read(inputacc_h_4_V_reg_3794),
    .data_5_V_read(inputacc_h_5_V_reg_3799),
    .data_6_V_read(inputacc_h_6_V_reg_3804),
    .data_7_V_read(inputacc_h_7_V_reg_3809),
    .data_8_V_read(inputacc_h_8_V_reg_3814),
    .data_9_V_read(inputacc_h_9_V_reg_3819),
    .data_10_V_read(inputacc_h_10_V_reg_3824),
    .data_11_V_read(inputacc_h_11_V_reg_3829),
    .data_12_V_read(inputacc_h_12_V_reg_3834),
    .data_13_V_read(inputacc_h_13_V_reg_3839),
    .data_14_V_read(inputacc_h_14_V_reg_3844),
    .data_15_V_read(inputacc_h_15_V_reg_3849),
    .data_16_V_read(inputacc_h_16_V_reg_3854),
    .data_17_V_read(inputacc_h_17_V_reg_3859),
    .data_18_V_read(inputacc_h_18_V_reg_3864),
    .data_19_V_read(inputacc_h_19_V_reg_3869),
    .ap_return_0(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_0),
    .ap_return_1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_1),
    .ap_return_2(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_2),
    .ap_return_3(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_3),
    .ap_return_4(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_4),
    .ap_return_5(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_5),
    .ap_return_6(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_6),
    .ap_return_7(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_7),
    .ap_return_8(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_8),
    .ap_return_9(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_9),
    .ap_return_10(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_10),
    .ap_return_11(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_11),
    .ap_return_12(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_12),
    .ap_return_13(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_13),
    .ap_return_14(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_14),
    .ap_return_15(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_15),
    .ap_return_16(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_16),
    .ap_return_17(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_17),
    .ap_return_18(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_18),
    .ap_return_19(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_19)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1350(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_20),
    .din1(tmpres_state_zr_39_reg_3354),
    .dout(mul_ln1118_fu_2676_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1351(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_21),
    .din1(tmpres_state_zr_40_reg_3359),
    .dout(mul_ln1118_1_fu_2683_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1352(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_22),
    .din1(tmpres_state_zr_41_reg_3364),
    .dout(mul_ln1118_2_fu_2690_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1353(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_23),
    .din1(tmpres_state_zr_42_reg_3369),
    .dout(mul_ln1118_3_fu_2697_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1354(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_24),
    .din1(tmpres_state_zr_43_reg_3374),
    .dout(mul_ln1118_4_fu_2704_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1355(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_25),
    .din1(tmpres_state_zr_44_reg_3379),
    .dout(mul_ln1118_5_fu_2711_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1356(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_26),
    .din1(tmpres_state_zr_45_reg_3384),
    .dout(mul_ln1118_6_fu_2718_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1357(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_27),
    .din1(tmpres_state_zr_46_reg_3389),
    .dout(mul_ln1118_7_fu_2725_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1358(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_28),
    .din1(tmpres_state_zr_47_reg_3394),
    .dout(mul_ln1118_8_fu_2732_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1359(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_29),
    .din1(tmpres_state_zr_48_reg_3399),
    .dout(mul_ln1118_9_fu_2739_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1360(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_30),
    .din1(tmpres_state_zr_49_reg_3404),
    .dout(mul_ln1118_10_fu_2746_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1361(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_31),
    .din1(tmpres_state_zr_50_reg_3409),
    .dout(mul_ln1118_11_fu_2753_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1362(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_32),
    .din1(tmpres_state_zr_51_reg_3414),
    .dout(mul_ln1118_12_fu_2760_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1363(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_33),
    .din1(tmpres_state_zr_52_reg_3419),
    .dout(mul_ln1118_13_fu_2767_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1364(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_34),
    .din1(tmpres_state_zr_53_reg_3424),
    .dout(mul_ln1118_14_fu_2774_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1365(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_35),
    .din1(tmpres_state_zr_54_reg_3429),
    .dout(mul_ln1118_15_fu_2781_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1366(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_36),
    .din1(tmpres_state_zr_55_reg_3434),
    .dout(mul_ln1118_16_fu_2788_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1367(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_37),
    .din1(tmpres_state_zr_56_reg_3439),
    .dout(mul_ln1118_17_fu_2795_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1368(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_38),
    .din1(tmpres_state_zr_57_reg_3444),
    .dout(mul_ln1118_18_fu_2802_p2)
);

myproject_mul_mul_18s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_18s_18s_28_1_1_U1369(
    .din0(grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_39),
    .din1(tmpres_state_zr_58_reg_3449),
    .dout(mul_ln1118_19_fu_2809_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1370(
    .din0(sub_ln1193_fu_1799_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_0),
    .dout(mul_ln703_fu_2816_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1371(
    .din0(sub_ln1193_1_fu_1816_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_1),
    .dout(mul_ln703_1_fu_2822_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1372(
    .din0(sub_ln1193_2_fu_1833_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_2),
    .dout(mul_ln703_2_fu_2828_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1373(
    .din0(sub_ln1193_3_fu_1850_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_3),
    .dout(mul_ln703_3_fu_2834_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1374(
    .din0(sub_ln1193_4_fu_1867_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_4),
    .dout(mul_ln703_4_fu_2840_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1375(
    .din0(sub_ln1193_5_fu_1884_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_5),
    .dout(mul_ln703_5_fu_2846_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1376(
    .din0(sub_ln1193_6_fu_1901_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_6),
    .dout(mul_ln703_6_fu_2852_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1377(
    .din0(sub_ln1193_7_fu_1918_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_7),
    .dout(mul_ln703_7_fu_2858_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1378(
    .din0(sub_ln1193_8_fu_1935_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_8),
    .dout(mul_ln703_8_fu_2864_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1379(
    .din0(sub_ln1193_9_fu_1952_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_9),
    .dout(mul_ln703_9_fu_2870_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1380(
    .din0(sub_ln1193_10_fu_1969_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_10),
    .dout(mul_ln703_10_fu_2876_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1381(
    .din0(sub_ln1193_11_fu_1986_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_11),
    .dout(mul_ln703_11_fu_2882_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1382(
    .din0(sub_ln1193_12_fu_2003_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_12),
    .dout(mul_ln703_12_fu_2888_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1383(
    .din0(sub_ln1193_13_fu_2020_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_13),
    .dout(mul_ln703_13_fu_2894_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1384(
    .din0(sub_ln1193_14_fu_2037_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_14),
    .dout(mul_ln703_14_fu_2900_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1385(
    .din0(sub_ln1193_15_fu_2054_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_15),
    .dout(mul_ln703_15_fu_2906_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1386(
    .din0(sub_ln1193_16_fu_2071_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_16),
    .dout(mul_ln703_16_fu_2912_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1387(
    .din0(sub_ln1193_17_fu_2088_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_17),
    .dout(mul_ln703_17_fu_2918_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1388(
    .din0(sub_ln1193_18_fu_2105_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_18),
    .dout(mul_ln703_18_fu_2924_p2)
);

myproject_mul_mul_19s_18s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_19s_18s_28_1_1_U1389(
    .din0(sub_ln1193_19_fu_2122_p2),
    .din1(grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_return_19),
    .dout(mul_ln703_19_fu_2930_p2)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1390(
    .din0(tmpres_zr_reg_3654),
    .din1(select_ln419_reg_3126),
    .din2(mul_ln703_reg_3874),
    .dout(grp_fu_2936_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1391(
    .din0(tmpres_zr_1_reg_3660),
    .din1(select_ln419_1_reg_3132),
    .din2(mul_ln703_1_reg_3879),
    .dout(grp_fu_2944_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1392(
    .din0(tmpres_zr_2_reg_3666),
    .din1(select_ln419_2_reg_3138),
    .din2(mul_ln703_2_reg_3884),
    .dout(grp_fu_2952_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1393(
    .din0(tmpres_zr_3_reg_3672),
    .din1(select_ln419_3_reg_3144),
    .din2(mul_ln703_3_reg_3889),
    .dout(grp_fu_2960_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1394(
    .din0(tmpres_zr_4_reg_3678),
    .din1(select_ln419_4_reg_3150),
    .din2(mul_ln703_4_reg_3894),
    .dout(grp_fu_2968_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1395(
    .din0(tmpres_zr_5_reg_3684),
    .din1(select_ln419_5_reg_3156),
    .din2(mul_ln703_5_reg_3899),
    .dout(grp_fu_2976_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1396(
    .din0(tmpres_zr_6_reg_3690),
    .din1(select_ln419_6_reg_3162),
    .din2(mul_ln703_6_reg_3904),
    .dout(grp_fu_2984_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1397(
    .din0(tmpres_zr_7_reg_3696),
    .din1(select_ln419_7_reg_3168),
    .din2(mul_ln703_7_reg_3909),
    .dout(grp_fu_2992_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1398(
    .din0(tmpres_zr_8_reg_3702),
    .din1(select_ln419_8_reg_3174),
    .din2(mul_ln703_8_reg_3914),
    .dout(grp_fu_3000_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1399(
    .din0(tmpres_zr_9_reg_3708),
    .din1(select_ln419_9_reg_3180),
    .din2(mul_ln703_9_reg_3919),
    .dout(grp_fu_3008_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1400(
    .din0(tmpres_zr_s_reg_3714),
    .din1(select_ln419_10_reg_3186),
    .din2(mul_ln703_10_reg_3924),
    .dout(grp_fu_3016_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1401(
    .din0(tmpres_zr_10_reg_3720),
    .din1(select_ln419_11_reg_3192),
    .din2(mul_ln703_11_reg_3929),
    .dout(grp_fu_3024_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1402(
    .din0(tmpres_zr_11_reg_3726),
    .din1(select_ln419_12_reg_3198),
    .din2(mul_ln703_12_reg_3934),
    .dout(grp_fu_3032_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1403(
    .din0(tmpres_zr_12_reg_3732),
    .din1(select_ln419_13_reg_3204),
    .din2(mul_ln703_13_reg_3939),
    .dout(grp_fu_3040_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1404(
    .din0(tmpres_zr_13_reg_3738),
    .din1(select_ln419_14_reg_3210),
    .din2(mul_ln703_14_reg_3944),
    .dout(grp_fu_3048_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1405(
    .din0(tmpres_zr_14_reg_3744),
    .din1(select_ln419_15_reg_3216),
    .din2(mul_ln703_15_reg_3949),
    .dout(grp_fu_3056_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1406(
    .din0(tmpres_zr_15_reg_3750),
    .din1(select_ln419_16_reg_3222),
    .din2(mul_ln703_16_reg_3954),
    .dout(grp_fu_3064_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1407(
    .din0(tmpres_zr_16_reg_3756),
    .din1(select_ln419_17_reg_3228),
    .din2(mul_ln703_17_reg_3959),
    .dout(grp_fu_3072_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1408(
    .din0(tmpres_zr_17_reg_3762),
    .din1(select_ln419_18_reg_3234),
    .din2(mul_ln703_18_reg_3964),
    .dout(grp_fu_3080_p3)
);

myproject_mac_muladd_18s_18s_28s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
myproject_mac_muladd_18s_18s_28s_28_1_1_U1409(
    .din0(tmpres_zr_18_reg_3768),
    .din1(select_ln419_19_reg_3240),
    .din2(mul_ln703_19_reg_3969),
    .dout(grp_fu_3088_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_ready == 1'b1)) begin
            grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_ready == 1'b1)) begin
            grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_NS_fsm_state4) & (1'b1 == ap_CS_fsm_state3))) begin
            grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start_reg <= 1'b1;
        end else if ((grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_ready == 1'b1)) begin
            grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & (1'b1 == ap_NS_fsm_state6))) begin
            grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start_reg <= 1'b1;
        end else if ((grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_ready == 1'b1)) begin
            grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
        call_ret1_reg_3246_0 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_0;
        call_ret1_reg_3246_1 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_1;
        call_ret1_reg_3246_10 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_10;
        call_ret1_reg_3246_11 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_11;
        call_ret1_reg_3246_12 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_12;
        call_ret1_reg_3246_13 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_13;
        call_ret1_reg_3246_14 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_14;
        call_ret1_reg_3246_15 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_15;
        call_ret1_reg_3246_16 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_16;
        call_ret1_reg_3246_17 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_17;
        call_ret1_reg_3246_18 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_18;
        call_ret1_reg_3246_19 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_19;
        call_ret1_reg_3246_2 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_2;
        call_ret1_reg_3246_20 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_20;
        call_ret1_reg_3246_21 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_21;
        call_ret1_reg_3246_22 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_22;
        call_ret1_reg_3246_23 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_23;
        call_ret1_reg_3246_24 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_24;
        call_ret1_reg_3246_25 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_25;
        call_ret1_reg_3246_26 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_26;
        call_ret1_reg_3246_27 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_27;
        call_ret1_reg_3246_28 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_28;
        call_ret1_reg_3246_29 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_29;
        call_ret1_reg_3246_3 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_3;
        call_ret1_reg_3246_30 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_30;
        call_ret1_reg_3246_31 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_31;
        call_ret1_reg_3246_32 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_32;
        call_ret1_reg_3246_33 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_33;
        call_ret1_reg_3246_34 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_34;
        call_ret1_reg_3246_35 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_35;
        call_ret1_reg_3246_36 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_36;
        call_ret1_reg_3246_37 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_37;
        call_ret1_reg_3246_38 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_38;
        call_ret1_reg_3246_39 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_39;
        call_ret1_reg_3246_4 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_4;
        call_ret1_reg_3246_40 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_40;
        call_ret1_reg_3246_41 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_41;
        call_ret1_reg_3246_42 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_42;
        call_ret1_reg_3246_43 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_43;
        call_ret1_reg_3246_44 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_44;
        call_ret1_reg_3246_45 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_45;
        call_ret1_reg_3246_46 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_46;
        call_ret1_reg_3246_47 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_47;
        call_ret1_reg_3246_48 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_48;
        call_ret1_reg_3246_49 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_49;
        call_ret1_reg_3246_5 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_5;
        call_ret1_reg_3246_50 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_50;
        call_ret1_reg_3246_51 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_51;
        call_ret1_reg_3246_52 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_52;
        call_ret1_reg_3246_53 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_53;
        call_ret1_reg_3246_54 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_54;
        call_ret1_reg_3246_55 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_55;
        call_ret1_reg_3246_56 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_56;
        call_ret1_reg_3246_57 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_57;
        call_ret1_reg_3246_58 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_58;
        call_ret1_reg_3246_59 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_59;
        call_ret1_reg_3246_6 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_6;
        call_ret1_reg_3246_7 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_7;
        call_ret1_reg_3246_8 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_8;
        call_ret1_reg_3246_9 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_return_9;
        call_ret_reg_3310_0 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_0;
        call_ret_reg_3310_1 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_1;
        call_ret_reg_3310_10 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_10;
        call_ret_reg_3310_11 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_11;
        call_ret_reg_3310_12 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_12;
        call_ret_reg_3310_13 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_13;
        call_ret_reg_3310_14 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_14;
        call_ret_reg_3310_15 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_15;
        call_ret_reg_3310_16 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_16;
        call_ret_reg_3310_17 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_17;
        call_ret_reg_3310_18 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_18;
        call_ret_reg_3310_19 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_19;
        call_ret_reg_3310_2 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_2;
        call_ret_reg_3310_20 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_20;
        call_ret_reg_3310_21 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_21;
        call_ret_reg_3310_22 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_22;
        call_ret_reg_3310_23 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_23;
        call_ret_reg_3310_24 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_24;
        call_ret_reg_3310_25 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_25;
        call_ret_reg_3310_26 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_26;
        call_ret_reg_3310_27 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_27;
        call_ret_reg_3310_28 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_28;
        call_ret_reg_3310_29 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_29;
        call_ret_reg_3310_3 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_3;
        call_ret_reg_3310_30 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_30;
        call_ret_reg_3310_31 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_31;
        call_ret_reg_3310_32 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_32;
        call_ret_reg_3310_33 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_33;
        call_ret_reg_3310_34 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_34;
        call_ret_reg_3310_35 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_35;
        call_ret_reg_3310_36 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_36;
        call_ret_reg_3310_37 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_37;
        call_ret_reg_3310_38 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_38;
        call_ret_reg_3310_39 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_39;
        call_ret_reg_3310_4 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_4;
        call_ret_reg_3310_5 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_5;
        call_ret_reg_3310_6 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_6;
        call_ret_reg_3310_7 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_7;
        call_ret_reg_3310_8 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_8;
        call_ret_reg_3310_9 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_9;
        tmpres_state_zr_39_reg_3354 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_40;
        tmpres_state_zr_40_reg_3359 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_41;
        tmpres_state_zr_41_reg_3364 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_42;
        tmpres_state_zr_42_reg_3369 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_43;
        tmpres_state_zr_43_reg_3374 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_44;
        tmpres_state_zr_44_reg_3379 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_45;
        tmpres_state_zr_45_reg_3384 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_46;
        tmpres_state_zr_46_reg_3389 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_47;
        tmpres_state_zr_47_reg_3394 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_48;
        tmpres_state_zr_48_reg_3399 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_49;
        tmpres_state_zr_49_reg_3404 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_50;
        tmpres_state_zr_50_reg_3409 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_51;
        tmpres_state_zr_51_reg_3414 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_52;
        tmpres_state_zr_52_reg_3419 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_53;
        tmpres_state_zr_53_reg_3424 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_54;
        tmpres_state_zr_54_reg_3429 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_55;
        tmpres_state_zr_55_reg_3434 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_56;
        tmpres_state_zr_56_reg_3439 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_57;
        tmpres_state_zr_57_reg_3444 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_58;
        tmpres_state_zr_58_reg_3449 <= grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_return_59;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        h_state_V_0 <= {{grp_fu_2936_p3[27:10]}};
        h_state_V_1 <= {{grp_fu_2944_p3[27:10]}};
        h_state_V_10 <= {{grp_fu_3016_p3[27:10]}};
        h_state_V_11 <= {{grp_fu_3024_p3[27:10]}};
        h_state_V_12 <= {{grp_fu_3032_p3[27:10]}};
        h_state_V_13 <= {{grp_fu_3040_p3[27:10]}};
        h_state_V_14 <= {{grp_fu_3048_p3[27:10]}};
        h_state_V_15 <= {{grp_fu_3056_p3[27:10]}};
        h_state_V_16 <= {{grp_fu_3064_p3[27:10]}};
        h_state_V_17 <= {{grp_fu_3072_p3[27:10]}};
        h_state_V_18 <= {{grp_fu_3080_p3[27:10]}};
        h_state_V_19 <= {{grp_fu_3088_p3[27:10]}};
        h_state_V_2 <= {{grp_fu_2952_p3[27:10]}};
        h_state_V_3 <= {{grp_fu_2960_p3[27:10]}};
        h_state_V_4 <= {{grp_fu_2968_p3[27:10]}};
        h_state_V_5 <= {{grp_fu_2976_p3[27:10]}};
        h_state_V_6 <= {{grp_fu_2984_p3[27:10]}};
        h_state_V_7 <= {{grp_fu_2992_p3[27:10]}};
        h_state_V_8 <= {{grp_fu_3000_p3[27:10]}};
        h_state_V_9 <= {{grp_fu_3008_p3[27:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        inputacc_h_0_V_reg_3774 <= inputacc_h_0_V_fu_1596_p2;
        inputacc_h_10_V_reg_3824 <= inputacc_h_10_V_fu_1656_p2;
        inputacc_h_11_V_reg_3829 <= inputacc_h_11_V_fu_1662_p2;
        inputacc_h_12_V_reg_3834 <= inputacc_h_12_V_fu_1668_p2;
        inputacc_h_13_V_reg_3839 <= inputacc_h_13_V_fu_1674_p2;
        inputacc_h_14_V_reg_3844 <= inputacc_h_14_V_fu_1680_p2;
        inputacc_h_15_V_reg_3849 <= inputacc_h_15_V_fu_1686_p2;
        inputacc_h_16_V_reg_3854 <= inputacc_h_16_V_fu_1692_p2;
        inputacc_h_17_V_reg_3859 <= inputacc_h_17_V_fu_1698_p2;
        inputacc_h_18_V_reg_3864 <= inputacc_h_18_V_fu_1704_p2;
        inputacc_h_19_V_reg_3869 <= inputacc_h_19_V_fu_1710_p2;
        inputacc_h_1_V_reg_3779 <= inputacc_h_1_V_fu_1602_p2;
        inputacc_h_2_V_reg_3784 <= inputacc_h_2_V_fu_1608_p2;
        inputacc_h_3_V_reg_3789 <= inputacc_h_3_V_fu_1614_p2;
        inputacc_h_4_V_reg_3794 <= inputacc_h_4_V_fu_1620_p2;
        inputacc_h_5_V_reg_3799 <= inputacc_h_5_V_fu_1626_p2;
        inputacc_h_6_V_reg_3804 <= inputacc_h_6_V_fu_1632_p2;
        inputacc_h_7_V_reg_3809 <= inputacc_h_7_V_fu_1638_p2;
        inputacc_h_8_V_reg_3814 <= inputacc_h_8_V_fu_1644_p2;
        inputacc_h_9_V_reg_3819 <= inputacc_h_9_V_fu_1650_p2;
        tmpres_zr_10_reg_3720 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_11;
        tmpres_zr_11_reg_3726 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_12;
        tmpres_zr_12_reg_3732 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_13;
        tmpres_zr_13_reg_3738 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_14;
        tmpres_zr_14_reg_3744 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_15;
        tmpres_zr_15_reg_3750 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_16;
        tmpres_zr_16_reg_3756 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_17;
        tmpres_zr_17_reg_3762 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_18;
        tmpres_zr_18_reg_3768 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_19;
        tmpres_zr_1_reg_3660 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_1;
        tmpres_zr_2_reg_3666 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_2;
        tmpres_zr_3_reg_3672 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_3;
        tmpres_zr_4_reg_3678 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_4;
        tmpres_zr_5_reg_3684 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_5;
        tmpres_zr_6_reg_3690 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_6;
        tmpres_zr_7_reg_3696 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_7;
        tmpres_zr_8_reg_3702 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_8;
        tmpres_zr_9_reg_3708 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_9;
        tmpres_zr_reg_3654 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_0;
        tmpres_zr_s_reg_3714 <= grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_return_10;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        inputacc_zr_0_V_reg_3454 <= inputacc_zr_0_V_fu_816_p2;
        inputacc_zr_10_V_reg_3504 <= inputacc_zr_10_V_fu_876_p2;
        inputacc_zr_11_V_reg_3509 <= inputacc_zr_11_V_fu_882_p2;
        inputacc_zr_12_V_reg_3514 <= inputacc_zr_12_V_fu_888_p2;
        inputacc_zr_13_V_reg_3519 <= inputacc_zr_13_V_fu_894_p2;
        inputacc_zr_14_V_reg_3524 <= inputacc_zr_14_V_fu_900_p2;
        inputacc_zr_15_V_reg_3529 <= inputacc_zr_15_V_fu_906_p2;
        inputacc_zr_16_V_reg_3534 <= inputacc_zr_16_V_fu_912_p2;
        inputacc_zr_17_V_reg_3539 <= inputacc_zr_17_V_fu_918_p2;
        inputacc_zr_18_V_reg_3544 <= inputacc_zr_18_V_fu_924_p2;
        inputacc_zr_19_V_reg_3549 <= inputacc_zr_19_V_fu_930_p2;
        inputacc_zr_1_V_reg_3459 <= inputacc_zr_1_V_fu_822_p2;
        inputacc_zr_20_V_reg_3554 <= inputacc_zr_20_V_fu_936_p2;
        inputacc_zr_21_V_reg_3559 <= inputacc_zr_21_V_fu_942_p2;
        inputacc_zr_22_V_reg_3564 <= inputacc_zr_22_V_fu_948_p2;
        inputacc_zr_23_V_reg_3569 <= inputacc_zr_23_V_fu_954_p2;
        inputacc_zr_24_V_reg_3574 <= inputacc_zr_24_V_fu_960_p2;
        inputacc_zr_25_V_reg_3579 <= inputacc_zr_25_V_fu_966_p2;
        inputacc_zr_26_V_reg_3584 <= inputacc_zr_26_V_fu_972_p2;
        inputacc_zr_27_V_reg_3589 <= inputacc_zr_27_V_fu_978_p2;
        inputacc_zr_28_V_reg_3594 <= inputacc_zr_28_V_fu_984_p2;
        inputacc_zr_29_V_reg_3599 <= inputacc_zr_29_V_fu_990_p2;
        inputacc_zr_2_V_reg_3464 <= inputacc_zr_2_V_fu_828_p2;
        inputacc_zr_30_V_reg_3604 <= inputacc_zr_30_V_fu_996_p2;
        inputacc_zr_31_V_reg_3609 <= inputacc_zr_31_V_fu_1002_p2;
        inputacc_zr_32_V_reg_3614 <= inputacc_zr_32_V_fu_1008_p2;
        inputacc_zr_33_V_reg_3619 <= inputacc_zr_33_V_fu_1014_p2;
        inputacc_zr_34_V_reg_3624 <= inputacc_zr_34_V_fu_1020_p2;
        inputacc_zr_35_V_reg_3629 <= inputacc_zr_35_V_fu_1026_p2;
        inputacc_zr_36_V_reg_3634 <= inputacc_zr_36_V_fu_1032_p2;
        inputacc_zr_37_V_reg_3639 <= inputacc_zr_37_V_fu_1038_p2;
        inputacc_zr_38_V_reg_3644 <= inputacc_zr_38_V_fu_1044_p2;
        inputacc_zr_39_V_reg_3649 <= inputacc_zr_39_V_fu_1050_p2;
        inputacc_zr_3_V_reg_3469 <= inputacc_zr_3_V_fu_834_p2;
        inputacc_zr_4_V_reg_3474 <= inputacc_zr_4_V_fu_840_p2;
        inputacc_zr_5_V_reg_3479 <= inputacc_zr_5_V_fu_846_p2;
        inputacc_zr_6_V_reg_3484 <= inputacc_zr_6_V_fu_852_p2;
        inputacc_zr_7_V_reg_3489 <= inputacc_zr_7_V_fu_858_p2;
        inputacc_zr_8_V_reg_3494 <= inputacc_zr_8_V_fu_864_p2;
        inputacc_zr_9_V_reg_3499 <= inputacc_zr_9_V_fu_870_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        mul_ln703_10_reg_3924 <= mul_ln703_10_fu_2876_p2;
        mul_ln703_11_reg_3929 <= mul_ln703_11_fu_2882_p2;
        mul_ln703_12_reg_3934 <= mul_ln703_12_fu_2888_p2;
        mul_ln703_13_reg_3939 <= mul_ln703_13_fu_2894_p2;
        mul_ln703_14_reg_3944 <= mul_ln703_14_fu_2900_p2;
        mul_ln703_15_reg_3949 <= mul_ln703_15_fu_2906_p2;
        mul_ln703_16_reg_3954 <= mul_ln703_16_fu_2912_p2;
        mul_ln703_17_reg_3959 <= mul_ln703_17_fu_2918_p2;
        mul_ln703_18_reg_3964 <= mul_ln703_18_fu_2924_p2;
        mul_ln703_19_reg_3969 <= mul_ln703_19_fu_2930_p2;
        mul_ln703_1_reg_3879 <= mul_ln703_1_fu_2822_p2;
        mul_ln703_2_reg_3884 <= mul_ln703_2_fu_2828_p2;
        mul_ln703_3_reg_3889 <= mul_ln703_3_fu_2834_p2;
        mul_ln703_4_reg_3894 <= mul_ln703_4_fu_2840_p2;
        mul_ln703_5_reg_3899 <= mul_ln703_5_fu_2846_p2;
        mul_ln703_6_reg_3904 <= mul_ln703_6_fu_2852_p2;
        mul_ln703_7_reg_3909 <= mul_ln703_7_fu_2858_p2;
        mul_ln703_8_reg_3914 <= mul_ln703_8_fu_2864_p2;
        mul_ln703_9_reg_3919 <= mul_ln703_9_fu_2870_p2;
        mul_ln703_reg_3874 <= mul_ln703_fu_2816_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        select_ln419_10_reg_3186 <= select_ln419_10_fu_406_p3;
        select_ln419_11_reg_3192 <= select_ln419_11_fu_415_p3;
        select_ln419_12_reg_3198 <= select_ln419_12_fu_424_p3;
        select_ln419_13_reg_3204 <= select_ln419_13_fu_433_p3;
        select_ln419_14_reg_3210 <= select_ln419_14_fu_442_p3;
        select_ln419_15_reg_3216 <= select_ln419_15_fu_451_p3;
        select_ln419_16_reg_3222 <= select_ln419_16_fu_460_p3;
        select_ln419_17_reg_3228 <= select_ln419_17_fu_469_p3;
        select_ln419_18_reg_3234 <= select_ln419_18_fu_478_p3;
        select_ln419_19_reg_3240 <= select_ln419_19_fu_487_p3;
        select_ln419_1_reg_3132 <= select_ln419_1_fu_325_p3;
        select_ln419_2_reg_3138 <= select_ln419_2_fu_334_p3;
        select_ln419_3_reg_3144 <= select_ln419_3_fu_343_p3;
        select_ln419_4_reg_3150 <= select_ln419_4_fu_352_p3;
        select_ln419_5_reg_3156 <= select_ln419_5_fu_361_p3;
        select_ln419_6_reg_3162 <= select_ln419_6_fu_370_p3;
        select_ln419_7_reg_3168 <= select_ln419_7_fu_379_p3;
        select_ln419_8_reg_3174 <= select_ln419_8_fu_388_p3;
        select_ln419_9_reg_3180 <= select_ln419_9_fu_397_p3;
        select_ln419_reg_3126 <= select_ln419_fu_316_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b0 == ap_block_state2_on_subcall_done) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_NS_fsm_state4 = ap_NS_fsm[32'd3];

assign ap_NS_fsm_state6 = ap_NS_fsm[32'd5];

always @ (*) begin
    ap_block_state2_on_subcall_done = ((grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_done == 1'b0) | (grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_done == 1'b0));
end

assign ap_return_0 = {{grp_fu_2936_p3[27:10]}};

assign ap_return_1 = {{grp_fu_2944_p3[27:10]}};

assign ap_return_10 = {{grp_fu_3016_p3[27:10]}};

assign ap_return_11 = {{grp_fu_3024_p3[27:10]}};

assign ap_return_12 = {{grp_fu_3032_p3[27:10]}};

assign ap_return_13 = {{grp_fu_3040_p3[27:10]}};

assign ap_return_14 = {{grp_fu_3048_p3[27:10]}};

assign ap_return_15 = {{grp_fu_3056_p3[27:10]}};

assign ap_return_16 = {{grp_fu_3064_p3[27:10]}};

assign ap_return_17 = {{grp_fu_3072_p3[27:10]}};

assign ap_return_18 = {{grp_fu_3080_p3[27:10]}};

assign ap_return_19 = {{grp_fu_3088_p3[27:10]}};

assign ap_return_2 = {{grp_fu_2952_p3[27:10]}};

assign ap_return_3 = {{grp_fu_2960_p3[27:10]}};

assign ap_return_4 = {{grp_fu_2968_p3[27:10]}};

assign ap_return_5 = {{grp_fu_2976_p3[27:10]}};

assign ap_return_6 = {{grp_fu_2984_p3[27:10]}};

assign ap_return_7 = {{grp_fu_2992_p3[27:10]}};

assign ap_return_8 = {{grp_fu_3000_p3[27:10]}};

assign ap_return_9 = {{grp_fu_3008_p3[27:10]}};

assign grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start = grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_1_s_fu_148_ap_start_reg;

assign grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start = grp_dense_resource_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_2_s_fu_124_ap_start_reg;

assign grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start = grp_sigmoid_ap_fixed_ap_fixed_18_8_5_3_0_sigmoid_config2_recr_s_fu_164_ap_start_reg;

assign grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start = grp_tanh_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_tanh_config2_s_fu_210_ap_start_reg;

assign inputacc_h_0_V_fu_1596_p2 = (call_ret1_reg_3246_40 + trunc_ln_fu_1283_p4);

assign inputacc_h_10_V_fu_1656_p2 = (call_ret1_reg_3246_50 + trunc_ln708_s_fu_1443_p4);

assign inputacc_h_11_V_fu_1662_p2 = (call_ret1_reg_3246_51 + trunc_ln708_10_fu_1459_p4);

assign inputacc_h_12_V_fu_1668_p2 = (call_ret1_reg_3246_52 + trunc_ln708_11_fu_1475_p4);

assign inputacc_h_13_V_fu_1674_p2 = (call_ret1_reg_3246_53 + trunc_ln708_12_fu_1491_p4);

assign inputacc_h_14_V_fu_1680_p2 = (call_ret1_reg_3246_54 + trunc_ln708_13_fu_1507_p4);

assign inputacc_h_15_V_fu_1686_p2 = (call_ret1_reg_3246_55 + trunc_ln708_14_fu_1523_p4);

assign inputacc_h_16_V_fu_1692_p2 = (call_ret1_reg_3246_56 + trunc_ln708_15_fu_1539_p4);

assign inputacc_h_17_V_fu_1698_p2 = (call_ret1_reg_3246_57 + trunc_ln708_16_fu_1555_p4);

assign inputacc_h_18_V_fu_1704_p2 = (call_ret1_reg_3246_58 + trunc_ln708_17_fu_1571_p4);

assign inputacc_h_19_V_fu_1710_p2 = (call_ret1_reg_3246_59 + trunc_ln708_18_fu_1587_p4);

assign inputacc_h_1_V_fu_1602_p2 = (call_ret1_reg_3246_41 + trunc_ln708_1_fu_1299_p4);

assign inputacc_h_2_V_fu_1608_p2 = (call_ret1_reg_3246_42 + trunc_ln708_2_fu_1315_p4);

assign inputacc_h_3_V_fu_1614_p2 = (call_ret1_reg_3246_43 + trunc_ln708_3_fu_1331_p4);

assign inputacc_h_4_V_fu_1620_p2 = (call_ret1_reg_3246_44 + trunc_ln708_4_fu_1347_p4);

assign inputacc_h_5_V_fu_1626_p2 = (call_ret1_reg_3246_45 + trunc_ln708_5_fu_1363_p4);

assign inputacc_h_6_V_fu_1632_p2 = (call_ret1_reg_3246_46 + trunc_ln708_6_fu_1379_p4);

assign inputacc_h_7_V_fu_1638_p2 = (call_ret1_reg_3246_47 + trunc_ln708_7_fu_1395_p4);

assign inputacc_h_8_V_fu_1644_p2 = (call_ret1_reg_3246_48 + trunc_ln708_8_fu_1411_p4);

assign inputacc_h_9_V_fu_1650_p2 = (call_ret1_reg_3246_49 + trunc_ln708_9_fu_1427_p4);

assign inputacc_zr_0_V_fu_816_p2 = (call_ret1_reg_3246_0 + call_ret_reg_3310_0);

assign inputacc_zr_10_V_fu_876_p2 = (call_ret1_reg_3246_10 + call_ret_reg_3310_10);

assign inputacc_zr_11_V_fu_882_p2 = (call_ret1_reg_3246_11 + call_ret_reg_3310_11);

assign inputacc_zr_12_V_fu_888_p2 = (call_ret1_reg_3246_12 + call_ret_reg_3310_12);

assign inputacc_zr_13_V_fu_894_p2 = (call_ret1_reg_3246_13 + call_ret_reg_3310_13);

assign inputacc_zr_14_V_fu_900_p2 = (call_ret1_reg_3246_14 + call_ret_reg_3310_14);

assign inputacc_zr_15_V_fu_906_p2 = (call_ret1_reg_3246_15 + call_ret_reg_3310_15);

assign inputacc_zr_16_V_fu_912_p2 = (call_ret1_reg_3246_16 + call_ret_reg_3310_16);

assign inputacc_zr_17_V_fu_918_p2 = (call_ret1_reg_3246_17 + call_ret_reg_3310_17);

assign inputacc_zr_18_V_fu_924_p2 = (call_ret1_reg_3246_18 + call_ret_reg_3310_18);

assign inputacc_zr_19_V_fu_930_p2 = (call_ret1_reg_3246_19 + call_ret_reg_3310_19);

assign inputacc_zr_1_V_fu_822_p2 = (call_ret1_reg_3246_1 + call_ret_reg_3310_1);

assign inputacc_zr_20_V_fu_936_p2 = (call_ret1_reg_3246_20 + call_ret_reg_3310_20);

assign inputacc_zr_21_V_fu_942_p2 = (call_ret1_reg_3246_21 + call_ret_reg_3310_21);

assign inputacc_zr_22_V_fu_948_p2 = (call_ret1_reg_3246_22 + call_ret_reg_3310_22);

assign inputacc_zr_23_V_fu_954_p2 = (call_ret1_reg_3246_23 + call_ret_reg_3310_23);

assign inputacc_zr_24_V_fu_960_p2 = (call_ret1_reg_3246_24 + call_ret_reg_3310_24);

assign inputacc_zr_25_V_fu_966_p2 = (call_ret1_reg_3246_25 + call_ret_reg_3310_25);

assign inputacc_zr_26_V_fu_972_p2 = (call_ret1_reg_3246_26 + call_ret_reg_3310_26);

assign inputacc_zr_27_V_fu_978_p2 = (call_ret1_reg_3246_27 + call_ret_reg_3310_27);

assign inputacc_zr_28_V_fu_984_p2 = (call_ret1_reg_3246_28 + call_ret_reg_3310_28);

assign inputacc_zr_29_V_fu_990_p2 = (call_ret1_reg_3246_29 + call_ret_reg_3310_29);

assign inputacc_zr_2_V_fu_828_p2 = (call_ret1_reg_3246_2 + call_ret_reg_3310_2);

assign inputacc_zr_30_V_fu_996_p2 = (call_ret1_reg_3246_30 + call_ret_reg_3310_30);

assign inputacc_zr_31_V_fu_1002_p2 = (call_ret1_reg_3246_31 + call_ret_reg_3310_31);

assign inputacc_zr_32_V_fu_1008_p2 = (call_ret1_reg_3246_32 + call_ret_reg_3310_32);

assign inputacc_zr_33_V_fu_1014_p2 = (call_ret1_reg_3246_33 + call_ret_reg_3310_33);

assign inputacc_zr_34_V_fu_1020_p2 = (call_ret1_reg_3246_34 + call_ret_reg_3310_34);

assign inputacc_zr_35_V_fu_1026_p2 = (call_ret1_reg_3246_35 + call_ret_reg_3310_35);

assign inputacc_zr_36_V_fu_1032_p2 = (call_ret1_reg_3246_36 + call_ret_reg_3310_36);

assign inputacc_zr_37_V_fu_1038_p2 = (call_ret1_reg_3246_37 + call_ret_reg_3310_37);

assign inputacc_zr_38_V_fu_1044_p2 = (call_ret1_reg_3246_38 + call_ret_reg_3310_38);

assign inputacc_zr_39_V_fu_1050_p2 = (call_ret1_reg_3246_39 + call_ret_reg_3310_39);

assign inputacc_zr_3_V_fu_834_p2 = (call_ret1_reg_3246_3 + call_ret_reg_3310_3);

assign inputacc_zr_4_V_fu_840_p2 = (call_ret1_reg_3246_4 + call_ret_reg_3310_4);

assign inputacc_zr_5_V_fu_846_p2 = (call_ret1_reg_3246_5 + call_ret_reg_3310_5);

assign inputacc_zr_6_V_fu_852_p2 = (call_ret1_reg_3246_6 + call_ret_reg_3310_6);

assign inputacc_zr_7_V_fu_858_p2 = (call_ret1_reg_3246_7 + call_ret_reg_3310_7);

assign inputacc_zr_8_V_fu_864_p2 = (call_ret1_reg_3246_8 + call_ret_reg_3310_8);

assign inputacc_zr_9_V_fu_870_p2 = (call_ret1_reg_3246_9 + call_ret_reg_3310_9);

assign select_ln419_10_fu_406_p0 = reset_state;

assign select_ln419_10_fu_406_p3 = ((select_ln419_10_fu_406_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_10);

assign select_ln419_11_fu_415_p0 = reset_state;

assign select_ln419_11_fu_415_p3 = ((select_ln419_11_fu_415_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_11);

assign select_ln419_12_fu_424_p0 = reset_state;

assign select_ln419_12_fu_424_p3 = ((select_ln419_12_fu_424_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_12);

assign select_ln419_13_fu_433_p0 = reset_state;

assign select_ln419_13_fu_433_p3 = ((select_ln419_13_fu_433_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_13);

assign select_ln419_14_fu_442_p0 = reset_state;

assign select_ln419_14_fu_442_p3 = ((select_ln419_14_fu_442_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_14);

assign select_ln419_15_fu_451_p0 = reset_state;

assign select_ln419_15_fu_451_p3 = ((select_ln419_15_fu_451_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_15);

assign select_ln419_16_fu_460_p0 = reset_state;

assign select_ln419_16_fu_460_p3 = ((select_ln419_16_fu_460_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_16);

assign select_ln419_17_fu_469_p0 = reset_state;

assign select_ln419_17_fu_469_p3 = ((select_ln419_17_fu_469_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_17);

assign select_ln419_18_fu_478_p0 = reset_state;

assign select_ln419_18_fu_478_p3 = ((select_ln419_18_fu_478_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_18);

assign select_ln419_19_fu_487_p0 = reset_state;

assign select_ln419_19_fu_487_p3 = ((select_ln419_19_fu_487_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_19);

assign select_ln419_1_fu_325_p0 = reset_state;

assign select_ln419_1_fu_325_p3 = ((select_ln419_1_fu_325_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_1);

assign select_ln419_2_fu_334_p0 = reset_state;

assign select_ln419_2_fu_334_p3 = ((select_ln419_2_fu_334_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_2);

assign select_ln419_3_fu_343_p0 = reset_state;

assign select_ln419_3_fu_343_p3 = ((select_ln419_3_fu_343_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_3);

assign select_ln419_4_fu_352_p0 = reset_state;

assign select_ln419_4_fu_352_p3 = ((select_ln419_4_fu_352_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_4);

assign select_ln419_5_fu_361_p0 = reset_state;

assign select_ln419_5_fu_361_p3 = ((select_ln419_5_fu_361_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_5);

assign select_ln419_6_fu_370_p0 = reset_state;

assign select_ln419_6_fu_370_p3 = ((select_ln419_6_fu_370_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_6);

assign select_ln419_7_fu_379_p0 = reset_state;

assign select_ln419_7_fu_379_p3 = ((select_ln419_7_fu_379_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_7);

assign select_ln419_8_fu_388_p0 = reset_state;

assign select_ln419_8_fu_388_p3 = ((select_ln419_8_fu_388_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_8);

assign select_ln419_9_fu_397_p0 = reset_state;

assign select_ln419_9_fu_397_p3 = ((select_ln419_9_fu_397_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_9);

assign select_ln419_fu_316_p0 = reset_state;

assign select_ln419_fu_316_p3 = ((select_ln419_fu_316_p0[0:0] === 1'b1) ? 18'd0 : h_state_V_0);

assign sext_ln1193_10_fu_1966_p1 = tmpres_zr_s_reg_3714;

assign sext_ln1193_11_fu_1983_p1 = tmpres_zr_10_reg_3720;

assign sext_ln1193_12_fu_2000_p1 = tmpres_zr_11_reg_3726;

assign sext_ln1193_13_fu_2017_p1 = tmpres_zr_12_reg_3732;

assign sext_ln1193_14_fu_2034_p1 = tmpres_zr_13_reg_3738;

assign sext_ln1193_15_fu_2051_p1 = tmpres_zr_14_reg_3744;

assign sext_ln1193_16_fu_2068_p1 = tmpres_zr_15_reg_3750;

assign sext_ln1193_17_fu_2085_p1 = tmpres_zr_16_reg_3756;

assign sext_ln1193_18_fu_2102_p1 = tmpres_zr_17_reg_3762;

assign sext_ln1193_19_fu_2119_p1 = tmpres_zr_18_reg_3768;

assign sext_ln1193_1_fu_1813_p1 = tmpres_zr_1_reg_3660;

assign sext_ln1193_2_fu_1830_p1 = tmpres_zr_2_reg_3666;

assign sext_ln1193_3_fu_1847_p1 = tmpres_zr_3_reg_3672;

assign sext_ln1193_4_fu_1864_p1 = tmpres_zr_4_reg_3678;

assign sext_ln1193_5_fu_1881_p1 = tmpres_zr_5_reg_3684;

assign sext_ln1193_6_fu_1898_p1 = tmpres_zr_6_reg_3690;

assign sext_ln1193_7_fu_1915_p1 = tmpres_zr_7_reg_3696;

assign sext_ln1193_8_fu_1932_p1 = tmpres_zr_8_reg_3702;

assign sext_ln1193_9_fu_1949_p1 = tmpres_zr_9_reg_3708;

assign sext_ln1193_fu_1796_p1 = tmpres_zr_reg_3654;

assign sub_ln1193_10_fu_1969_p2 = ($signed(19'd1024) - $signed(sext_ln1193_10_fu_1966_p1));

assign sub_ln1193_11_fu_1986_p2 = ($signed(19'd1024) - $signed(sext_ln1193_11_fu_1983_p1));

assign sub_ln1193_12_fu_2003_p2 = ($signed(19'd1024) - $signed(sext_ln1193_12_fu_2000_p1));

assign sub_ln1193_13_fu_2020_p2 = ($signed(19'd1024) - $signed(sext_ln1193_13_fu_2017_p1));

assign sub_ln1193_14_fu_2037_p2 = ($signed(19'd1024) - $signed(sext_ln1193_14_fu_2034_p1));

assign sub_ln1193_15_fu_2054_p2 = ($signed(19'd1024) - $signed(sext_ln1193_15_fu_2051_p1));

assign sub_ln1193_16_fu_2071_p2 = ($signed(19'd1024) - $signed(sext_ln1193_16_fu_2068_p1));

assign sub_ln1193_17_fu_2088_p2 = ($signed(19'd1024) - $signed(sext_ln1193_17_fu_2085_p1));

assign sub_ln1193_18_fu_2105_p2 = ($signed(19'd1024) - $signed(sext_ln1193_18_fu_2102_p1));

assign sub_ln1193_19_fu_2122_p2 = ($signed(19'd1024) - $signed(sext_ln1193_19_fu_2119_p1));

assign sub_ln1193_1_fu_1816_p2 = ($signed(19'd1024) - $signed(sext_ln1193_1_fu_1813_p1));

assign sub_ln1193_2_fu_1833_p2 = ($signed(19'd1024) - $signed(sext_ln1193_2_fu_1830_p1));

assign sub_ln1193_3_fu_1850_p2 = ($signed(19'd1024) - $signed(sext_ln1193_3_fu_1847_p1));

assign sub_ln1193_4_fu_1867_p2 = ($signed(19'd1024) - $signed(sext_ln1193_4_fu_1864_p1));

assign sub_ln1193_5_fu_1884_p2 = ($signed(19'd1024) - $signed(sext_ln1193_5_fu_1881_p1));

assign sub_ln1193_6_fu_1901_p2 = ($signed(19'd1024) - $signed(sext_ln1193_6_fu_1898_p1));

assign sub_ln1193_7_fu_1918_p2 = ($signed(19'd1024) - $signed(sext_ln1193_7_fu_1915_p1));

assign sub_ln1193_8_fu_1935_p2 = ($signed(19'd1024) - $signed(sext_ln1193_8_fu_1932_p1));

assign sub_ln1193_9_fu_1952_p2 = ($signed(19'd1024) - $signed(sext_ln1193_9_fu_1949_p1));

assign sub_ln1193_fu_1799_p2 = ($signed(19'd1024) - $signed(sext_ln1193_fu_1796_p1));

assign trunc_ln708_10_fu_1459_p4 = {{mul_ln1118_11_fu_2753_p2[27:10]}};

assign trunc_ln708_11_fu_1475_p4 = {{mul_ln1118_12_fu_2760_p2[27:10]}};

assign trunc_ln708_12_fu_1491_p4 = {{mul_ln1118_13_fu_2767_p2[27:10]}};

assign trunc_ln708_13_fu_1507_p4 = {{mul_ln1118_14_fu_2774_p2[27:10]}};

assign trunc_ln708_14_fu_1523_p4 = {{mul_ln1118_15_fu_2781_p2[27:10]}};

assign trunc_ln708_15_fu_1539_p4 = {{mul_ln1118_16_fu_2788_p2[27:10]}};

assign trunc_ln708_16_fu_1555_p4 = {{mul_ln1118_17_fu_2795_p2[27:10]}};

assign trunc_ln708_17_fu_1571_p4 = {{mul_ln1118_18_fu_2802_p2[27:10]}};

assign trunc_ln708_18_fu_1587_p4 = {{mul_ln1118_19_fu_2809_p2[27:10]}};

assign trunc_ln708_1_fu_1299_p4 = {{mul_ln1118_1_fu_2683_p2[27:10]}};

assign trunc_ln708_2_fu_1315_p4 = {{mul_ln1118_2_fu_2690_p2[27:10]}};

assign trunc_ln708_3_fu_1331_p4 = {{mul_ln1118_3_fu_2697_p2[27:10]}};

assign trunc_ln708_4_fu_1347_p4 = {{mul_ln1118_4_fu_2704_p2[27:10]}};

assign trunc_ln708_5_fu_1363_p4 = {{mul_ln1118_5_fu_2711_p2[27:10]}};

assign trunc_ln708_6_fu_1379_p4 = {{mul_ln1118_6_fu_2718_p2[27:10]}};

assign trunc_ln708_7_fu_1395_p4 = {{mul_ln1118_7_fu_2725_p2[27:10]}};

assign trunc_ln708_8_fu_1411_p4 = {{mul_ln1118_8_fu_2732_p2[27:10]}};

assign trunc_ln708_9_fu_1427_p4 = {{mul_ln1118_9_fu_2739_p2[27:10]}};

assign trunc_ln708_s_fu_1443_p4 = {{mul_ln1118_10_fu_2746_p2[27:10]}};

assign trunc_ln_fu_1283_p4 = {{mul_ln1118_fu_2676_p2[27:10]}};

endmodule //gru_static_ap_fixed_18_8_5_3_0_ap_fixed_18_8_5_3_0_config2_s
