INFO-FLOW: Workspace /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1 opened at Mon Jul 12 18:54:53 -03 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.2 sec.
Command     ap_source done; 0.2 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 2.85 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.12 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 3.44 sec.
Execute   set_part xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data single -quiet 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg484-1 
Execute       ap_part_info -name xc7z020-clg484-1 -data resources 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.27 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'core.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling core.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       is_encrypted core.cpp 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "core.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot" -I "/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp" 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E core.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot -I /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp
Command       clang done; 3.35 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.85 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot" -I "/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp"  -o "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot -I /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/useless.bc
Command       clang done; 7.63 sec.
INFO-FLOW: Done: GCC PP time: 18.8 seconds per iteration
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp std=gnu++98 -directive=/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 7.32 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp std=gnu++98 -directive=/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 6.91 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/xilinx-dataflow-lawyer.core.pp.0.cpp.diag.yml /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/xilinx-dataflow-lawyer.core.pp.0.cpp.out.log 2> /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/xilinx-dataflow-lawyer.core.pp.0.cpp.err.log 
Command       ap_eval done; 7.58 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/tidy-3.1.core.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/tidy-3.1.core.pp.0.cpp.out.log 2> /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/tidy-3.1.core.pp.0.cpp.err.log 
Command         ap_eval done; 13.5 sec.
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/xilinx-legacy-rewriter.core.pp.0.cpp.out.log 2> /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/xilinx-legacy-rewriter.core.pp.0.cpp.err.log 
Command         ap_eval done; 5.62 sec.
Command       tidy_31 done; 20.14 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 34.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 10.69 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot" -I "/home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.bc" 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot -I /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.bc
Command       clang done; 7.6 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/core.g.bc -hls-opt -except-internalize crazyFunction -L/home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 5.44 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 930.543 ; gain = 523.035 ; free physical = 543 ; free virtual = 6279
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 930.543 ; gain = 523.035 ; free physical = 543 ; free virtual = 6279
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.pp.bc -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 1.27 sec.
Execute         llvm-ld /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/lib -lfloatconversion -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 4.08 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top crazyFunction -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.g.0.bc -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.87 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:33 ; elapsed = 00:01:37 . Memory (MB): peak = 1068.719 ; gain = 661.211 ; free physical = 302 ; free virtual = 6078
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.g.1.bc -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:340) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'crazyFunction' (core.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'crazyFunction' (core.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'crazyFunction' (core.cpp:12) automatically.
Command         transform done; 1.06 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] /wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.45 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 1147.375 ; gain = 739.867 ; free physical = 221 ; free virtual = 6006
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.g.1.bc to /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.o.1.bc -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:295) in function 'scaled_fixed2ieee<29, 1>' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:295) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1.
INFO: [XFORM 203-102] Automatically partitioning small array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:294) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:305) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'swap_table.1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'swap_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_sin_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'neg_cos_table'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out_bits.V' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:294) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'c' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:305) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:470) automatically.
INFO: [XFORM 203-602] Inlining function 'table_lookup_4oPi_hotbm<23, 29>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496) automatically.
INFO: [XFORM 203-602] Inlining function 'clz<29, 58, 0>' into 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:524) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'clz' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:307) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::set_mantissa' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:340) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'scaled_fixed2ieee<29, 1>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:342) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::value_list<float>::sin_or_cos_approximation<29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:279) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin' into 'hls::hotbm::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:10) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::hotbm::sin' into 'hls::sin' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:32) automatically.
INFO: [XFORM 203-602] Inlining function 'exp_reduce_::exp' into 'hls::expf' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sin' into 'crazyFunction' (core.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::expf' into 'crazyFunction' (core.cpp:12) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::sqrtf' into 'crazyFunction' (core.cpp:12) automatically.
Command         transform done; 1.62 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:314:9) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:316:9) in function 'scaled_fixed2ieee<29, 1>'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:324:50) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:343:1) in function 'scaled_fixed2ieee<29, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:461:7) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:544:1) in function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:238:18) to (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:316:12) in function 'hotbm_::sin_or_cos<float>'... converting 6 basic blocks.
INFO: [XFORM 203-602] Inlining function 'range_redux_payne_hanek_hotbm<29, float, 29, 29>' into 'hotbm_::sin_or_cos<float>' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:268) automatically.
INFO: [XFORM 203-602] Inlining function 'hotbm_::sin_or_cos<float>' into 'crazyFunction' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_float.cpp:123->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:10->/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmfloat.cpp:32->core.cpp:12) automatically.
Command         transform done; 0.85 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:36 ; elapsed = 00:01:41 . Memory (MB): peak = 1271.258 ; gain = 863.750 ; free physical = 241 ; free virtual = 5981
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.o.2.bc -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'scaled_fixed2ieee<29, 1>' to 'scaled_fixed2ieee' (/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/src/hls/utils/x_hls_float_utils.h:110:37)
INFO: [HLS 200-472] Inferring partial write operation for 'res' (core.cpp:12:45)
Command         transform done; 0.84 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:37 ; elapsed = 00:01:41 . Memory (MB): peak = 1271.258 ; gain = 863.750 ; free physical = 251 ; free virtual = 5995
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 12.21 sec.
Command     elaborate done; 97.34 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'crazyFunction' ...
Execute       ap_set_top_model crazyFunction 
Execute       get_model_list crazyFunction -filter all-wo-channel -topdown 
Execute       preproc_iomode -model crazyFunction 
Execute       preproc_iomode -model scaled_fixed2ieee 
Execute       get_model_list crazyFunction -filter all-wo-channel 
INFO-FLOW: Model list for configure: scaled_fixed2ieee crazyFunction
INFO-FLOW: Configuring Module : scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       apply_spec_resource_limit scaled_fixed2ieee 
INFO-FLOW: Configuring Module : crazyFunction ...
Execute       set_default_model crazyFunction 
Execute       apply_spec_resource_limit crazyFunction 
INFO-FLOW: Model list for preprocess: scaled_fixed2ieee crazyFunction
INFO-FLOW: Preprocessing Module: scaled_fixed2ieee ...
Execute       set_default_model scaled_fixed2ieee 
Execute       cdfg_preprocess -model scaled_fixed2ieee 
Execute       rtl_gen_preprocess scaled_fixed2ieee 
INFO-FLOW: Preprocessing Module: crazyFunction ...
Execute       set_default_model crazyFunction 
Execute       cdfg_preprocess -model crazyFunction 
Execute       rtl_gen_preprocess crazyFunction 
INFO-FLOW: Model list for synthesis: scaled_fixed2ieee crazyFunction
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model scaled_fixed2ieee 
Execute       schedule -model scaled_fixed2ieee 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 101.69 seconds; current allocated memory: 513.170 MB.
Execute       syn_report -verbosereport -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.verbose.sched.rpt 
Execute       db_write -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.sched.adb -f 
INFO-FLOW: Finish scheduling scaled_fixed2ieee.
Execute       set_default_model scaled_fixed2ieee 
Execute       bind -model scaled_fixed2ieee 
BIND OPTION: model=scaled_fixed2ieee
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 513.450 MB.
Execute       syn_report -verbosereport -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.verbose.bind.rpt 
Execute       db_write -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.bind.adb -f 
INFO-FLOW: Finish binding scaled_fixed2ieee.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crazyFunction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model crazyFunction 
Execute       schedule -model crazyFunction 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 514.225 MB.
Execute       syn_report -verbosereport -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.verbose.sched.rpt 
Command       syn_report done; 0.13 sec.
Execute       db_write -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.sched.adb -f 
INFO-FLOW: Finish scheduling crazyFunction.
Execute       set_default_model crazyFunction 
Execute       bind -model crazyFunction 
BIND OPTION: model=crazyFunction
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.24 sec.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 514.972 MB.
Execute       syn_report -verbosereport -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.verbose.bind.rpt 
Command       syn_report done; 0.32 sec.
Execute       db_write -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.bind.adb -f 
INFO-FLOW: Finish binding crazyFunction.
Execute       get_model_list crazyFunction -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess scaled_fixed2ieee 
Execute       rtl_gen_preprocess crazyFunction 
INFO-FLOW: Model list for RTL generation: scaled_fixed2ieee crazyFunction
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scaled_fixed2ieee' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model scaled_fixed2ieee -vendor xilinx -mg_file /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'scaled_fixed2ieee'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 515.528 MB.
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/systemc/scaled_fixed2ieee -synmodules scaled_fixed2ieee crazyFunction 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vhdl -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/vhdl/scaled_fixed2ieee 
Execute       gen_rtl scaled_fixed2ieee -style xilinx -f -lang vlog -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/verilog/scaled_fixed2ieee 
Execute       syn_report -csynth -model scaled_fixed2ieee -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/report/scaled_fixed2ieee_csynth.rpt 
Execute       syn_report -rtlxml -model scaled_fixed2ieee -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/report/scaled_fixed2ieee_csynth.xml 
Execute       syn_report -verbosereport -model scaled_fixed2ieee -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.verbose.rpt 
Execute       db_write -model scaled_fixed2ieee -f -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.adb 
Execute       gen_tb_info scaled_fixed2ieee -p /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crazyFunction' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model crazyFunction -vendor xilinx -mg_file /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'crazyFunction/x' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crazyFunction/y' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crazyFunction/res' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crazyFunction' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'crazyFunction_ref_4oPi_table_100_V' to 'crazyFunction_refbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_second_order_float_2' to 'crazyFunction_seccud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_second_order_float_3' to 'crazyFunction_secdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_second_order_float_s' to 'crazyFunction_seceOg' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1' to 'crazyFunction_fadfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_fmul_32ns_32ns_32_4_max_dsp_1' to 'crazyFunction_fmug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_fsqrt_32ns_32ns_32_12_1' to 'crazyFunction_fsqhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_fexp_32ns_32ns_32_9_full_dsp_1' to 'crazyFunction_fexibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_mul_80ns_24ns_104_5_1' to 'crazyFunction_muljbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_mux_83_1_1_1' to 'crazyFunction_muxkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_mux_164_1_1_1' to 'crazyFunction_muxlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_mul_mul_15ns_15ns_30_1_1' to 'crazyFunction_mulmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crazyFunction_mul_mul_15ns_15s_30_1_1' to 'crazyFunction_mulncg' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'crazyFunction/x_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'crazyFunction/x_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'crazyFunction_fadfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crazyFunction_fexibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crazyFunction_fmug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crazyFunction_fsqhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crazyFunction_muljbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crazyFunction_mulmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crazyFunction_mulncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crazyFunction_muxkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'crazyFunction_muxlbW': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'crazyFunction'.
Command       create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 518.158 MB.
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute       gen_rtl crazyFunction -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/systemc/crazyFunction -synmodules scaled_fixed2ieee crazyFunction 
Execute       gen_rtl crazyFunction -istop -style xilinx -f -lang vhdl -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/vhdl/crazyFunction 
Command       gen_rtl done; 0.12 sec.
Execute       gen_rtl crazyFunction -istop -style xilinx -f -lang vlog -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/verilog/crazyFunction 
Execute       syn_report -csynth -model crazyFunction -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/report/crazyFunction_csynth.rpt 
Execute       syn_report -rtlxml -model crazyFunction -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/syn/report/crazyFunction_csynth.xml 
Execute       syn_report -verbosereport -model crazyFunction -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.verbose.rpt 
Command       syn_report done; 0.37 sec.
Execute       db_write -model crazyFunction -f -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.adb 
Command       db_write done; 0.16 sec.
Execute       gen_tb_info crazyFunction -p /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction 
Execute       export_constraint_db -f -tool general -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.constraint.tcl 
Execute       syn_report -designview -model crazyFunction -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.design.xml 
Command       syn_report done; 0.14 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model crazyFunction -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model crazyFunction -o /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks crazyFunction 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain crazyFunction 
INFO-FLOW: Model list for RTL component generation: scaled_fixed2ieee crazyFunction
INFO-FLOW: Handling components in module [scaled_fixed2ieee] ... 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
INFO-FLOW: Handling components in module [crazyFunction] ... 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.compgen.tcl 
INFO-FLOW: Found component crazyFunction_fadfYi.
INFO-FLOW: Append model crazyFunction_fadfYi
INFO-FLOW: Found component crazyFunction_fmug8j.
INFO-FLOW: Append model crazyFunction_fmug8j
INFO-FLOW: Found component crazyFunction_fsqhbi.
INFO-FLOW: Append model crazyFunction_fsqhbi
INFO-FLOW: Found component crazyFunction_fexibs.
INFO-FLOW: Append model crazyFunction_fexibs
INFO-FLOW: Found component crazyFunction_muljbC.
INFO-FLOW: Append model crazyFunction_muljbC
INFO-FLOW: Found component crazyFunction_muxkbM.
INFO-FLOW: Append model crazyFunction_muxkbM
INFO-FLOW: Found component crazyFunction_muxlbW.
INFO-FLOW: Append model crazyFunction_muxlbW
INFO-FLOW: Found component crazyFunction_muxlbW.
INFO-FLOW: Append model crazyFunction_muxlbW
INFO-FLOW: Found component crazyFunction_mulmb6.
INFO-FLOW: Append model crazyFunction_mulmb6
INFO-FLOW: Found component crazyFunction_mulncg.
INFO-FLOW: Append model crazyFunction_mulncg
INFO-FLOW: Found component crazyFunction_refbkb.
INFO-FLOW: Append model crazyFunction_refbkb
INFO-FLOW: Found component crazyFunction_seccud.
INFO-FLOW: Append model crazyFunction_seccud
INFO-FLOW: Found component crazyFunction_secdEe.
INFO-FLOW: Append model crazyFunction_secdEe
INFO-FLOW: Found component crazyFunction_seceOg.
INFO-FLOW: Append model crazyFunction_seceOg
INFO-FLOW: Found component crazyFunction_CRTL_BUS_s_axi.
INFO-FLOW: Append model crazyFunction_CRTL_BUS_s_axi
INFO-FLOW: Append model scaled_fixed2ieee
INFO-FLOW: Append model crazyFunction
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: crazyFunction_fadfYi crazyFunction_fmug8j crazyFunction_fsqhbi crazyFunction_fexibs crazyFunction_muljbC crazyFunction_muxkbM crazyFunction_muxlbW crazyFunction_muxlbW crazyFunction_mulmb6 crazyFunction_mulncg crazyFunction_refbkb crazyFunction_seccud crazyFunction_secdEe crazyFunction_seceOg crazyFunction_CRTL_BUS_s_axi scaled_fixed2ieee crazyFunction
INFO-FLOW: To file: write model crazyFunction_fadfYi
INFO-FLOW: To file: write model crazyFunction_fmug8j
INFO-FLOW: To file: write model crazyFunction_fsqhbi
INFO-FLOW: To file: write model crazyFunction_fexibs
INFO-FLOW: To file: write model crazyFunction_muljbC
INFO-FLOW: To file: write model crazyFunction_muxkbM
INFO-FLOW: To file: write model crazyFunction_muxlbW
INFO-FLOW: To file: write model crazyFunction_muxlbW
INFO-FLOW: To file: write model crazyFunction_mulmb6
INFO-FLOW: To file: write model crazyFunction_mulncg
INFO-FLOW: To file: write model crazyFunction_refbkb
INFO-FLOW: To file: write model crazyFunction_seccud
INFO-FLOW: To file: write model crazyFunction_secdEe
INFO-FLOW: To file: write model crazyFunction_seceOg
INFO-FLOW: To file: write model crazyFunction_CRTL_BUS_s_axi
INFO-FLOW: To file: write model scaled_fixed2ieee
INFO-FLOW: To file: write model crazyFunction
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       syn_report -model crazyFunction -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 115.41 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.17 sec.
Command       ap_source done; 0.17 sec.
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'crazyFunction_muljbC_MulnS_0'
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'crazyFunction_refbkb_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'crazyFunction_seccud_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'crazyFunction_secdEe_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'crazyFunction_seceOg_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         source ./CRTL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 1 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=crazyFunction xml_exists=0
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.22 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.compgen.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.constraint.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=17 #gSsdmPorts=0
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.compgen.dataonly.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.compgen.dataonly.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.compgen.dataonly.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.constraint.tcl 
Execute       sc_get_clocks crazyFunction 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/impl/misc/crazyFunction_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/impl/misc/crazyFunction_ap_fexp_7_full_dsp_32_ip.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/impl/misc/crazyFunction_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/impl/misc/crazyFunction_ap_fsqrt_10_no_dsp_32_ip.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/scaled_fixed2ieee.tbgen.tcl 
Execute       source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:41 ; elapsed = 00:01:47 . Memory (MB): peak = 1271.258 ; gain = 863.750 ; free physical = 253 ; free virtual = 6000
INFO: [VHDL 208-304] Generating VHDL RTL for crazyFunction.
INFO: [VLOG 209-307] Generating Verilog RTL for crazyFunction.
Command     autosyn done; 5.99 sec.
Command   csynth_design done; 103.34 sec.
Command ap_source done; 107.07 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1 opened at Mon Jul 12 18:57:10 -03 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.21 sec.
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.29 sec.
Command     ap_source done; 0.29 sec.
Execute     set_part xc7z020clg484-1 
Execute       ap_part_info -name xc7z020clg484-1 -data single -quiet 
Command       ap_part_info done; 3.6 sec.
Execute       ap_part_info -name xc7z020clg484-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg484:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg484-1 
Execute         ap_part_info -name xc7z020-clg484-1 -data resources 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       get_default_platform 
Command     set_part done; 3.9 sec.
Execute     ap_part_info -data single -name xc7z020clg484-1 
Execute     ap_part_info -name xc7z020clg484-1 -data resources 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 4.32 sec.
Execute   cosim_design -compiled_library_dir /home/agustinsilva447/Vivado/Vivado/2019.2/include -rtl vhdl -tool xsim 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl
Execute     source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute     source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.17 sec.
Command     ap_source done; 0.17 sec.
Execute     source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/agustinsilva447/Vivado/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     is_encrypted /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/test_core.cpp 
Execute     is_encrypted /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/core.cpp 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020clg484-1 -data info 
INFO-FLOW: TB processing: /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/test_core.cpp /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/test_core.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/test_core.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/test_core.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 10.02 sec.
Execute     tidy_31 xilinx-tb31-process /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/test_core.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/test_core.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 12.68 sec.
Execute     ap_part_info -name xc7z020clg484-1 -data info 
INFO-FLOW: TB processing: /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/core.cpp /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/core.cpp_pre.cpp
Execute     tidy_31 xilinx-tb-xfmat /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/core.cpp_pre.cpp std=c++11 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb-xfmat -quiet -fix-errors /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/core.cpp_pre.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 10.04 sec.
Execute     tidy_31 xilinx-tb31-process /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/core.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /home/agustinsilva447/Vivado/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-tb31-process -quiet -fix-errors /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/core.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     tidy_31 done; 10.38 sec.
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.rtl_wrap.cfg.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     ap_part_info -name xc7z020clg484-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.76 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020clg484-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     source /home/agustinsilva447/Escritorio/Github/FPGA/test_hsp/Lab6_HLS_BRAM/solution1/.autopilot/db/crazyFunction.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Command     ap_source done; error code: 1; 38.1 sec.
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; error code: 2; 163.97 sec.
Command ap_source done; error code: 1; 168.3 sec.
Execute cleanup_all 
