//Single port RAM

module single_port_ram(
input [7:0] data,  //data input
input [5:0] addr,  //input address
input we,  //mode
input clk,  //clk
output [7:0] q);

reg [7:0] ram [63:0];
reg [5:0] addr regi;

always @(posedge clk)
begin
if(we)
ram[addr]<=data;
else
addr regi<=addr;
end
assign q=ram[addr regi];
end module
