

Microchip Technology PIC18 Macro Assembler V1.32 build 58300 
                                                                                                           Tue Feb  3 14:25:18 2015


     1                           
     2                           	; Microchip MPLAB XC8 C Compiler V1.32
     3                           	; Copyright (C) 1984-2014 HI-TECH Software
     4                           
     5                           	; Auto-generated runtime startup code for final link stage.
     6                           
     7                           	;
     8                           	; Compiler options:
     9                           	;
    10                           	; --chip=18F46K20 xc8_pwm_k3.c
    11                           	;
    12                           
    13                           
    14                           	processor	18F46K20
    15                           
    16                           	GLOBAL	_main,start
    17                           	FNROOT	_main
    18                           
    19  0000                     
    20                           	psect	config,class=CONFIG,delta=1,noexec
    21                           	psect	idloc,class=IDLOC,delta=1,noexec
    22                           	psect	const,class=CODE,delta=1,reloc=2,noexec
    23                           	psect	smallconst,class=SMALLCONST,delta=1,reloc=2,noexec
    24                           	psect	mediumconst,class=MEDIUMCONST,delta=1,reloc=2,noexec
    25                           	psect	rbss,class=COMRAM,space=1,noexec
    26                           	psect	bss,class=RAM,space=1,noexec
    27                           	psect	rdata,class=COMRAM,space=1,noexec
    28                           	psect	irdata,class=CODE,space=0,reloc=2,noexec
    29                           	psect	bss,class=RAM,space=1,noexec
    30                           	psect	data,class=RAM,space=1,noexec
    31                           	psect	idata,class=CODE,space=0,reloc=2,noexec
    32                           	psect	nvrram,class=COMRAM,space=1,noexec
    33                           	psect	nvbit,class=COMRAM,bit,space=1,noexec
    34                           	psect	temp,ovrld,class=COMRAM,space=1,noexec
    35                           	psect	struct,ovrld,class=COMRAM,space=1,noexec
    36                           	psect	rbit,class=COMRAM,bit,space=1,noexec
    37                           	psect	bigbss,class=BIGRAM,space=1,noexec
    38                           	psect	bigdata,class=BIGRAM,space=1,noexec
    39                           	psect	ibigdata,class=CODE,space=0,reloc=2,noexec
    40                           	psect	farbss,class=FARRAM,space=0,reloc=2,delta=1,noexec
    41                           	psect	nvFARRAM,class=FARRAM,space=0,reloc=2,delta=1,noexec
    42                           	psect	fardata,class=FARRAM,space=0,reloc=2,delta=1,noexec
    43                           	psect	ifardata,class=CODE,space=0,reloc=2,delta=1,noexec
    44                           
    45                           	psect	reset_vec,class=CODE,delta=1,reloc=2
    46                           	psect	powerup,class=CODE,delta=1,reloc=2
    47                           	psect	intcode,class=CODE,delta=1,reloc=2
    48                           	psect	intcode_body,class=CODE,delta=1,reloc=2
    49                           	psect	intcodelo,class=CODE,delta=1,reloc=2
    50                           	psect	intret,class=CODE,delta=1,reloc=2
    51                           	psect	intentry,class=CODE,delta=1,reloc=2
    52                           
    53                           	psect	intsave_regs,class=BIGRAM,space=1
    54                           	psect	init,class=CODE,delta=1,reloc=2
    55                           	psect	text,class=CODE,delta=1,reloc=2
    56                           GLOBAL	intlevel0,intlevel1,intlevel2
    57                           intlevel0:
    58  000000                     intlevel1:
    59  000000                     intlevel2:
    60  000000                     GLOBAL	intlevel3
    61                           intlevel3:
    62  000000                     	psect	end_init,class=CODE,delta=1,reloc=2
    63                           	psect	clrtext,class=CODE,delta=1,reloc=2
    64                           
    65                           	psect	eeprom_data,class=EEDATA,delta=1,noexec
    66                           	psect	smallconst
    67                           	GLOBAL	__smallconst
    68                           __smallconst:
    69  000000                     	psect	mediumconst
    70                           	GLOBAL	__mediumconst
    71                           __mediumconst:
    72  000000                     wreg	EQU	0FE8h
    73  0000                     fsr0l	EQU	0FE9h
    74  0000                     fsr0h	EQU	0FEAh
    75  0000                     fsr1l	EQU	0FE1h
    76  0000                     fsr1h	EQU	0FE2h
    77  0000                     fsr2l	EQU	0FD9h
    78  0000                     fsr2h	EQU	0FDAh
    79  0000                     postinc0	EQU	0FEEh
    80  0000                     postdec0	EQU	0FEDh
    81  0000                     postinc1	EQU	0FE6h
    82  0000                     postdec1	EQU	0FE5h
    83  0000                     postinc2	EQU	0FDEh
    84  0000                     postdec2	EQU	0FDDh
    85  0000                     tblptrl	EQU	0FF6h
    86  0000                     tblptrh	EQU	0FF7h
    87  0000                     tblptru	EQU	0FF8h
    88  0000                     tablat		EQU	0FF5h
    89  0000                     
    90                           	PSECT	ramtop,class=RAM,noexec
    91                           	GLOBAL	__S1			; top of RAM usage
    92                           	GLOBAL	__ramtop
    93                           	GLOBAL	__LRAM,__HRAM
    94                           __ramtop:
    95  001000                     
    96                           	psect	reset_vec
    97                           reset_vec:
    98  000000                     	; No powerup routine
    99                           	; No interrupt routine
   100                           	GLOBAL __accesstop
   101                           __accesstop EQU 96
   102  0000                     
   103                           
   104                           	psect	init
   105                           start:
   106  000000                     
   107                           ;Initialize the stack pointer (FSR1)
   108                           	global stacklo, stackhi
   109                           	stacklo	equ	060h
   110  0000                     	stackhi	equ	09FFh
   111  0000                     
   112                           
   113                           	psect	stack,class=STACK,space=2,noexec
   114                           	global ___sp,___inthi_sp,___intlo_sp
   115                           ___sp:
   116  000000                     ___inthi_sp:
   117  000000                     ___intlo_sp:
   118  000000                     
   119                           	psect	end_init
   120                           	global start_initialization
   121                           	goto start_initialization	;jump to C runtime clear & initialization
   122  000000  EFA7  F07F         
   123                           ; Padding undefined space
   124                           	psect	config,class=CONFIG,delta=1,noexec
   125                           		org 0x0
   126  300000                     		db 0xFF
   127  300000  FF                 
   128                           ; Config register CONFIG1H @ 0x300001
   129                           ;	Fail-Safe Clock Monitor Enable bit
   130                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   131                           ;	Internal/External Oscillator Switchover bit
   132                           ;	IESO = OFF, Oscillator Switchover mode disabled
   133                           ;	Oscillator Selection bits
   134                           ;	FOSC = INTIO7, Internal oscillator block, CLKOUT function on RA6, port function on RA7
   135                           
   136                           	psect	config,class=CONFIG,delta=1,noexec
   137                           		org 0x1
   138  300001                     		db 0x9
   139  300001  09                 
   140                           ; Config register CONFIG2L @ 0x300002
   141                           ;	Power-up Timer Enable bit
   142                           ;	PWRT = OFF, PWRT disabled
   143                           ;	Brown-out Reset Enable bits
   144                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   145                           ;	Brown Out Reset Voltage bits
   146                           ;	BORV = 30, VBOR set to 3.0 V nominal
   147                           
   148                           	psect	config,class=CONFIG,delta=1,noexec
   149                           		org 0x2
   150  300002                     		db 0x1
   151  300002  01                 
   152                           ; Config register CONFIG2H @ 0x300003
   153                           ;	Watchdog Timer Postscale Select bits
   154                           ;	WDTPS = 32768, 1:32768
   155                           ;	Watchdog Timer Enable bit
   156                           ;	WDTEN = OFF, WDT is controlled by SWDTEN bit of the WDTCON register
   157                           
   158                           	psect	config,class=CONFIG,delta=1,noexec
   159                           		org 0x3
   160  300003                     		db 0x1E
   161  300003  1E                 
   162                           ; Padding undefined space
   163                           	psect	config,class=CONFIG,delta=1,noexec
   164                           		org 0x4
   165  300004                     		db 0xFF
   166  300004  FF                 
   167                           ; Config register CONFIG3H @ 0x300005
   168                           ;	CCP2 MUX bit
   169                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   170                           ;	HFINTOSC Fast Start-up
   171                           ;	HFOFST = 0x1, unprogrammed default
   172                           ;	PORTB A/D Enable bit
   173                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   174                           ;	MCLR Pin Enable bit
   175                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   176                           ;	Low-Power Timer1 Oscillator Enable bit
   177                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   178                           
   179                           	psect	config,class=CONFIG,delta=1,noexec
   180                           		org 0x5
   181  300005                     		db 0x89
   182  300005  89                 
   183                           ; Config register CONFIG4L @ 0x300006
   184                           ;	Stack Full/Underflow Reset Enable bit
   185                           ;	STVREN = ON, Stack full/underflow will cause Reset
   186                           ;	Background Debugger Enable bit
   187                           ;	DEBUG = 0x1, unprogrammed default
   188                           ;	Single-Supply ICSP Enable bit
   189                           ;	LVP = OFF, Single-Supply ICSP disabled
   190                           ;	Extended Instruction Set Enable bit
   191                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
   192                           
   193                           	psect	config,class=CONFIG,delta=1,noexec
   194                           		org 0x6
   195  300006                     		db 0x81
   196  300006  81                 
   197                           ; Padding undefined space
   198                           	psect	config,class=CONFIG,delta=1,noexec
   199                           		org 0x7
   200  300007                     		db 0xFF
   201  300007  FF                 
   202                           ; Config register CONFIG5L @ 0x300008
   203                           ;	Code Protection Block 0
   204                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   205                           ;	Code Protection Block 1
   206                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   207                           ;	Code Protection Block 2
   208                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   209                           ;	Code Protection Block 3
   210                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   211                           
   212                           	psect	config,class=CONFIG,delta=1,noexec
   213                           		org 0x8
   214  300008                     		db 0xF
   215  300008  0F                 
   216                           ; Config register CONFIG5H @ 0x300009
   217                           ;	Boot Block Code Protection bit
   218                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   219                           ;	Data EEPROM Code Protection bit
   220                           ;	CPD = OFF, Data EEPROM not code-protected
   221                           
   222                           	psect	config,class=CONFIG,delta=1,noexec
   223                           		org 0x9
   224  300009                     		db 0xC0
   225  300009  C0                 
   226                           ; Config register CONFIG6L @ 0x30000A
   227                           ;	Write Protection Block 0
   228                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   229                           ;	Write Protection Block 1
   230                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   231                           ;	Write Protection Block 2
   232                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   233                           ;	Write Protection Block 3
   234                           ;	WRT3 = OFF, Block 3 (00C000h-00FFFFh) not write-protected
   235                           
   236                           	psect	config,class=CONFIG,delta=1,noexec
   237                           		org 0xA
   238  30000A                     		db 0xF
   239  30000A  0F                 
   240                           ; Config register CONFIG6H @ 0x30000B
   241                           ;	Boot Block Write Protection bit
   242                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   243                           ;	Configuration Register Write Protection bit
   244                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   245                           ;	Data EEPROM Write Protection bit
   246                           ;	WRTD = OFF, Data EEPROM not write-protected
   247                           
   248                           	psect	config,class=CONFIG,delta=1,noexec
   249                           		org 0xB
   250  30000B                     		db 0xE0
   251  30000B  E0                 
   252                           ; Config register CONFIG7L @ 0x30000C
   253                           ;	Table Read Protection Block 0
   254                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other blocks
   255                           ;	Table Read Protection Block 1
   256                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other blocks
   257                           ;	Table Read Protection Block 2
   258                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other blocks
   259                           ;	Table Read Protection Block 3
   260                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other blocks
   261                           
   262                           	psect	config,class=CONFIG,delta=1,noexec
   263                           		org 0xC
   264  30000C                     		db 0xF
   265  30000C  0F                 
   266                           ; Config register CONFIG7H @ 0x30000D
   267                           ;	Boot Block Table Read Protection bit
   268                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in other blocks
   269                           
   270                           	psect	config,class=CONFIG,delta=1,noexec
   271                           		org 0xD
   272  30000D                     		db 0x40
   273  30000D  40                 


Microchip Technology PIC18 Macro Assembler V1.32 build 58300 
Symbol Table                                                                                               Tue Feb  3 14:25:18 2015

                __S1 0003                 ___sp 0000                 _main FF54                 start 0000  
              __HRAM 0000                __LRAM 0001         __mediumconst 0000               stackhi 0009FF  
             stacklo 000060           __accesstop 000060           ___inthi_sp 0000           ___intlo_sp 0000  
            __ramtop 1000  start_initialization FF4E          __smallconst 0000             intlevel0 0000  
           intlevel1 0000             intlevel2 0000             intlevel3 0000             reset_vec 0000  
