<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/Hexagon/HexagonInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_44384080de1e1933d0286d6003f85ecf.html">Hexagon</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">HexagonInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HexagonInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- HexagonInstrInfo.h - Hexagon Instruction Information -----*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file contains the Hexagon implementation of the TargetInstrInfo class.</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160; </div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_HEXAGON_HEXAGONINSTRINFO_H</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_HEXAGON_HEXAGONINSTRINFO_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160; </div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="HexagonBaseInfo_8h.html">MCTargetDesc/HexagonBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ValueTypes_8h.html">llvm/CodeGen/ValueTypes.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="HexagonInstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">   26</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_HEADER</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;HexagonGenInstrInfo.inc&quot;</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="keyword">class </span>HexagonSubtarget;</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">class </span>MachineBranchProbabilityInfo;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">class </span>MachineFunction;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">class </span>MachineInstr;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="keyword">class </span>MachineOperand;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160; </div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonInstrInfo.html">   38</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1HexagonInstrInfo.html">HexagonInstrInfo</a> : <span class="keyword">public</span> <a class="code" href="classHexagonGenInstrInfo.html">HexagonGenInstrInfo</a> {</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a> &amp;Subtarget;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keyword">enum</span> BundleAttribute {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    memShufDisabledMask = 0x4</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  };</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">void</span> anchor();</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ae80677d5dbb5e48f29658cbc36153fb7">HexagonInstrInfo</a>(<a class="code" href="classllvm_1_1HexagonSubtarget.html">HexagonSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>);</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  /// TargetInstrInfo overrides.</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span><span class="comment"></span> </div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  /// If the specified machine instruction is a direct</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">  /// load from a stack slot, return the virtual or physical register number of</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  /// the destination along with the FrameIndex of the loaded stack slot.  If</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  /// any side effects other than loading from the stack slot.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa78de19ae21b6786dd84b7baf19d9cbe">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;                               <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  /// If the specified machine instruction is a direct</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  /// store to a stack slot, return the virtual or physical register number of</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  /// any side effects other than storing to the stack slot.</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a92680e141738540aefb738d4e907701d">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                              <span class="keywordtype">int</span> &amp;<a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// Check if the instruction or the bundle of instructions has</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// load from stack slots. Return the frameindex and machine memory operand</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// if true.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ae5a58b66599853918ad0f91f8b5baf11">hasLoadFromStackSlot</a>(</div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// Check if the instruction or the bundle of instructions has</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// store to stack slots. Return the frameindex and machine memory operand</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  /// if true.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a6298fe18896dd895703bad238f9ad632">hasStoreToStackSlot</a>(</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  /// Analyze the branching code at the end of MBB, returning</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// true if it cannot be understood (e.g. it&#39;s a switch dispatch or isn&#39;t</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// implemented for a target).  Upon success, this returns false and returns</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// with the following information in various cases:</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  /// 1. If this block ends with no branches (it just falls through to its succ)</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  ///    just return false, leaving TBB/FBB null.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  /// 2. If this block ends with only an unconditional branch, it sets TBB to be</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  ///    the destination block.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">  /// 3. If this block ends with a conditional branch and it falls through to a</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  ///    successor block, it sets TBB to be the branch destination block and a</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  ///    list of operands that evaluate the condition. These operands can be</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  ///    passed to other TargetInstrInfo methods to create new branches.</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// 4. If this block ends with a conditional branch followed by an</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  ///    unconditional branch, it returns the &#39;true&#39; destination in TBB, the</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  ///    &#39;false&#39; destination in FBB, and a list of operands that evaluate the</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  ///    condition.  These operands can be passed to other TargetInstrInfo</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  ///    methods to create new branches.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// Note that removeBranch and insertBranch must be implemented to support</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// cases where this method returns success.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// If AllowModify is true, then this routine is allowed to modify the basic</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// block (e.g. delete instructions after the unconditional branch).</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a36c56da02f10d527ab7084e5d172d1d4">analyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                     <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                     <span class="keywordtype">bool</span> AllowModify) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  /// Remove the branching code at the end of the specific MBB.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  /// This is only invoked in cases where analyzeBranch returns success. It</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// returns the number of instructions that were removed.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a084034c5b9ce9016df265315f15490eb">removeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                        <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// Insert branch code into the end of the specified MachineBasicBlock.</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  /// The operands to this method are the same as those</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  /// returned by analyzeBranch.  This is only invoked in cases where</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  /// analyzeBranch returns success. It returns the number of instructions</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  /// inserted.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// It is also invoked by tail merging to add unconditional branches in</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  /// cases where analyzeBranch doesn&#39;t apply because there was no original</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// branch to analyze.  At least this much must be implemented, else tail</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  /// merging needs to be disabled.</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a76f8dfae3796fd187aebe3f8f60643ec">insertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                        <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                        <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// Analyze loop L, which must be a single-basic-block loop, and if the</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">  /// conditions can be understood enough produce a PipelinerLoopInfo object.</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"></span>  std::unique_ptr&lt;PipelinerLoopInfo&gt;</div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a5e0e04407d3397fa1b002c7559a33860">analyzeLoopForPipelining</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *LoopBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">  /// Return true if it&#39;s profitable to predicate</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// instructions with accumulated instruction latency of &quot;NumCycles&quot;</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  /// of the specified basic block, where the probability of the instructions</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// being executed is given by Probability, and Confidence is a measure</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// of our confidence that it will be properly predicted.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a872edb0c5d973fbfa475a65c0e551aab">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                           <span class="keywordtype">unsigned</span> ExtraPredCycles,</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                           <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">  /// Second variant of isProfitableToIfCvt. This one</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">  /// checks for the case where two basic blocks from true and false path</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">  /// of a if-then-else (diamond) are predicated on mutally exclusive</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// predicates, where the probability of the true path being taken is given</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// by Probability, and Confidence is a measure of our confidence that it</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">  /// will be properly predicted.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a872edb0c5d973fbfa475a65c0e551aab">isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                           <span class="keywordtype">unsigned</span> NumTCycles, <span class="keywordtype">unsigned</span> ExtraTCycles,</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                           <span class="keywordtype">unsigned</span> NumFCycles, <span class="keywordtype">unsigned</span> ExtraFCycles,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;                           <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  /// Return true if it&#39;s profitable for if-converter to duplicate instructions</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">  /// of specified accumulated instruction latencies in the specified MBB to</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">  /// enable if-conversion.</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// The probability of the instructions being executed is given by</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">  /// Probability, and Confidence is a measure of our confidence that it</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">  /// will be properly predicted.</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ab05bd090a45576dbb3d3bc84ee0cbafd">isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                 <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">  /// Emit instructions to copy a pair of physical registers.</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  /// This function should support copies within any legal register class as</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  /// well as any cross-class copies created during instruction selection.</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  /// The source and destination registers may overlap, which may require a</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  /// careful implementation when multiple copy instructions are required for</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  /// large registers. See for example the ARM target.</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aecd4a0b2f8e7e0af14209a06e67377bc">copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg,</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                   <span class="keywordtype">bool</span> KillSrc) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  /// Store the specified register of the given register class to the specified</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  /// stack frame index. The store instruction is to be added to the given</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">  /// machine basic block before the specified machine instruction. If isKill</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">  /// is true, the register operand is the last use and must be marked kill.</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a230837b86f36384876568b3bdb4fdafb">storeRegToStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;                           <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> SrcReg,</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                           <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;                           <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">  /// Load the specified register of the given register class from the specified</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">  /// stack frame index. The load instruction is to be added to the given</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">  /// machine basic block before the specified machine instruction.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#abd2d8a338da0066ab5a287c36dd7928d">loadRegFromStackSlot</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                            <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> DestReg,</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;                            <span class="keywordtype">int</span> <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">FrameIndex</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                            <a class="code" href="classllvm_1_1Register.html">Register</a> VReg) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment">  /// This function is called for all pseudo instructions</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">  /// that remain after register allocation. Many pseudo instructions are</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">  /// created to help register allocation. This is the place to convert them</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">  /// into real instructions. The target can edit MI in place, or it can insert</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">  /// new instructions and erase MI. The function should return true if</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">  /// anything was changed.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ab2790230883e599a288a12ded77463bc">expandPostRAPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">  /// Get the base register and byte offset of a load/store instr.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a2db4968217da3bce05944604b04ea259">getMemOperandsWithOffsetWidth</a>(</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LdSt,</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineOperand *&gt;</a> &amp;BaseOps, int64_t &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;      <span class="keywordtype">bool</span> &amp;OffsetIsScalable, <span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">  /// Reverses the branch condition of the specified condition list,</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">  /// returning false on success and true if it cannot be reversed.</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a5d95586ea588b8d6938a3e7679766688">reverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>)</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;        <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">  /// Insert a noop into the instruction stream at the specified point.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa528c9c8703b0e07a931fad4ede33e60">insertNoop</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;                  <a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">  /// Returns true if the instruction is already predicated.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">  /// Return true for post-incremented instructions.</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a97faee68eb98fcfcb3f7ac387a126143">isPostIncrement</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">  /// Convert the instruction into a predicated instruction.</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">  /// It returns true if the operation was successful.</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aceee9a73661b6686aa71230f97fd43f4">PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;                            <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">  /// Returns true if the first specified predicate</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">  /// subsumes the second, e.g. GE subsumes GT.</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac612bf5eb4997a70289340f428feaf63">SubsumesPredicate</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;                         <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">  /// If the specified instruction defines any predicate</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">  /// or condition code register(s) used for predication, returns true as well</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">  /// as the definition predicate(s) by reference.</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a2faa8027c1ff7969dfddf17dfe160729">ClobbersPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt;MachineOperand&gt; &amp;Pred,</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                         <span class="keywordtype">bool</span> SkipDead) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">  /// Return true if the specified instruction can be predicated.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">  /// By default, this returns true for every instruction with a</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">  /// PredicateOperand.</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad8ea9e17222a0160b645d0691f9ac366">isPredicable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">  /// Test if the given instruction should be considered a scheduling boundary.</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">  /// This primarily includes labels and terminators.</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa9ecd27c4296fa446ecf4396ba58f2e2">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>,</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="comment">  /// Measure the specified inline asm to determine an approximation of its</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">  /// length.</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a8d440404da44b3480e71ac2793976daf">getInlineAsmLength</a>(</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *Str,</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI,</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">  /// scheduling the machine instructions after register allocation.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a>*</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a1e16bf8c145a399b6a1b21015fecfd66">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II,</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">  /// For a comparison instruction, return the source registers</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">  /// can be analyzed.</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a5c028845ee14a6e2218b8b79d66d200a">analyzeCompare</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg,</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                      <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;SrcReg2, int64_t &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">Mask</a>,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                      int64_t &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">  /// Compute the instruction latency of a given instruction.</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">  /// If the instruction has higher cost when predicated, it&#39;s returned via</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">  /// PredCost.</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a782e0e2e0ea2a4e55daa11d53e678b54">getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                           <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">  /// Create machine specific model for scheduling.</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa71123e6a62b9e23438e1be940306e2a">CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;STI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// Sometimes, it is possible for the target</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// to tell, even without aliasing information, that two MIs access different</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// memory addresses. This function returns true if two MIs access different</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// memory addresses and false otherwise.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a8d95c5a37b4d6002c70248107633b815">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">  /// For instructions with a base and offset, return the position of the</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">  /// base register and offset operands.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad8b519a34d4d5a8b9e7a21d74793c2c5">getBaseAndOffsetPosition</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;BasePos,</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;                                <span class="keywordtype">unsigned</span> &amp;OffsetPos) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  /// If the instruction is an increment of a constant value, return the amount.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a6c1928eecc56a24a5a6d8bb211a0afb4">getIncrementValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code" href="classllvm_1_1Value.html">Value</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  /// getOperandLatency - Compute and return the use operand latency of a given</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  /// pair of def and use.</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  /// In most cases, the static scheduling itinerary was enough to determine the</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  /// operand latency. But it may not be possible for instructions with variable</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  /// number of defs / uses.</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  /// This is a raw interface to the itinerary that may be directly overriden by</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">  /// a target. Use computeOperandLatency to get the best estimate of latency.</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"></span>  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a747bf9b1a33a90bae3b4dbf87eed97bb">getOperandLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                        <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">  /// Decompose the machine operand&#39;s target flags into two values - the direct</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">  /// target flag value and any of bit flags that are applied.</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"></span>  std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a21531eaca9ebc1b16dd6b6dbfc6ae785">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> TF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">  /// Return an array that contains the direct target flag values and their</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">  /// names.</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">  /// MIR Serialization is able to serialize only the target flags that are</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">  /// defined by this method.</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a62e30711a965b31fe03a5ff14d8819bb">getSerializableDirectMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">  /// Return an array that contains the bitmask target flag values and their</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">  /// names.</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">  ///</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">  /// MIR Serialization is able to serialize only the target flags that are</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">  /// defined by this method.</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a8fcb221e0c543e3bb5acd22a4a14b264">getSerializableBitmaskMachineOperandTargetFlags</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160; </div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa4e19e02d7a1b67cdeb7359198d6c9f7">isTailCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a87cf243e21383cb4e5397728877b6a1d">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160; </div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">// Return true if the instruction should be sunk by MachineSink.</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">// MachineSink determines on its own whether the instruction is safe to sink;</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">// this gives the target a hook to override the default behavior with regards</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">// to which instructions should be sunk.</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#abe61bd08cb4381fcbd0ca7bc68f73a14">shouldSink</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">  /// HexagonInstrInfo specifics.</span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a7eb4b1701c9ed85bd3c3901c8b398478">createVR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a71bb0396fb78bb7298d96df79bbf2200">findLoopInstr</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>, <span class="keywordtype">unsigned</span> EndLoopOp,</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TargetBB,</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;                              <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineBasicBlock *, 8&gt;</a> &amp;Visited) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a55246a5e84582e5324d64d18ae8c2f76">isAbsoluteSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a75f983849cf8991ef55523a480a146aa">isAccumulator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a50ace2f667d5e2629e0dae31388d801b">isAddrModeWithOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a545c0f6224175e65be3f6da0f875ea3f">isBaseImmOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a97bca59d2d840669e9a191d0b46151ac">isComplex</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a12c136569005c010338d965043e1e61d">isCompoundBranchInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a6be60178ba29200fe8a89e8da7e01326">isConstExtended</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa54eeda6265ff05e380b1ba58bcedd25">isDeallocRet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac485643e66f0cec45d40f99288d3e25c">isDependent</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ProdMI,</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ConsMI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a814dee0ebe3a1d51f35c332bc96c6852">isDotCurInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa84748822baa03a9524f1f50896bcec6">isDotNewInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a166ac061c8d0c7f4495d299634af955d">isDuplexPair</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad76f7d09547602baffaf0faad3993418">isEndLoopN</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ab3e07a993133fa2e66fc36ef6de3a4a4">isExpr</a>(<span class="keywordtype">unsigned</span> OpType) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ada281073abacffc4ccda16549a1a1fe7">isExtendable</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a84c742bd8090cec28068c6a57628df7d">isExtended</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad1c9e9655c2a5bc29ccd7a1db7296b5f">isFloat</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a0900b0dbbda9bcb799da111f6ecfec1b">isHVXMemWithAIndirect</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;J) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a6534167ec45abb7c89e425515045332e">isIndirectCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a8e612fa7e811378c42f9134d5e0cbb1d">isIndirectL4Return</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a1b481ee0bcdf83a54ef7dc0d57e1f166">isJumpR</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a41de6fc03291ee5f75dc43385e8416f1">isJumpWithinBranchRange</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> offset) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa79ad041cbd1b04e5a721b2a1fb8e7a6">isLateSourceInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a5f9167ee43d64eeb653b8e2fb22bbd42">isLoopN</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a9c47d4b1cc028edf14e163a30177f2e9">isMemOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a7e9c3814ce6b764f49a1cd4d1dc2d60a">isNewValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a7e9c3814ce6b764f49a1cd4d1dc2d60a">isNewValue</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a8bfe0fc8377e6757eb49b022d0914055">isNewValueInst</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac9ab1e2bf588c1f331bd7c7042eeac59">isNewValueJump</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac9ab1e2bf588c1f331bd7c7042eeac59">isNewValueJump</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#af02831e1ec83ccce2146a8d520807b05">isNewValueStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#af02831e1ec83ccce2146a8d520807b05">isNewValueStore</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a48148d9e8b984a5a3266b547202182e5">isOperandExtended</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OperandNum) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a3ba46f88b5bf0ddbc0013e0c459dfc17">isPredicatedNew</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a3ba46f88b5bf0ddbc0013e0c459dfc17">isPredicatedNew</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aecdf0fa9dd1430956f5cfbe6ce10e85a">isPredicatedTrue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aecdf0fa9dd1430956f5cfbe6ce10e85a">isPredicatedTrue</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">isPredicated</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a894e256e75a98301f4327cc2222cac9c">isPredicateLate</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a270bc5bd7ab995418f181261d7222804">isPredictedTaken</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a3150a30f9e3a05a9046082353226634d">isPureSlot0</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a0b0ff2c9b97b1fd61b0b8629117952f6">isRestrictNoSlot1Store</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a2833f816a8e70e808cd692af014a0cad">isSaveCalleeSavedRegsCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a3bdb1ff24d926b71716ab34f3b7d57cd">isSignExtendingLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa703186afab7e5449dde5b3138fb4919">isSolo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a61412229d90080900f3bef35cbb08edf">isSpillPredRegOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa9c8d53199aed86aa6f903d871542d83">isTC1</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#afbe1758b9d6645dd8636411669444bf7">isTC2</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#abc17d1f4a8a170f1797b241bc49d2451">isTC2Early</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#accbd1133c42965964573145490ac0169">isTC4x</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad4475ef8d36797ed68e422e259b7b4cf">isToBeScheduledASAP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac246cf69451e70e10a35c4689b0c2c74">isHVXVec</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a67dabd2d424cff174a83b5681f1dc6b5">isValidAutoIncImm</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a53372200df2c3350a7b61c797e578be7">isValidOffset</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">int</span> <a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <span class="keywordtype">bool</span> Extend = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a3d3718680f419329dfc5234ad751da3d">isVecAcc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a0c4eff707277bc8932a6879c710f39b1">isVecALU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#af4b4b716e97b9c9b7b0381d46d68fc1b">isVecUsableNextPacket</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ProdMI,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ConsMI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#abf7070c79cc463f9509661c243b5b06f">isZeroExtendingLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160; </div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#af77abe6b71ee16b3060ce2b163b1535b">addLatencyToSchedule</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI2) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a4ab4c0bfcb70883e983a325153b5a44e">canExecuteInBundle</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="lib_2Target_2README_8txt.html#ab24db72f7bd10b13351812874015861b">First</a>,</div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Second) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a31acc131777ac8a1074a5d1985ef1285">doesNotReturn</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CallMI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#abd63e1339737330b8b7345389e6b5a7b">hasEHLabel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a68ba1c838f2f4382c40bac0f76cbafb8">hasNonExtEquivalent</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a8a09633654cce71946f0ea14258ec16f">hasPseudoInstrPair</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a9f41eb1b615d25825220195734599d8e">hasUncondBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac718c39c129c387a51c844e2e032dfb9">mayBeCurLoad</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a43b5e87252962bc99f0a45a6e509c000">mayBeNewStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a23501724e4b0765b70306a0e17cbd8f9">producesStall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ProdMI,</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;ConsMI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a23501724e4b0765b70306a0e17cbd8f9">producesStall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;                     <a class="code" href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">MachineBasicBlock::const_instr_iterator</a> MII) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aab2cb776956d1fc403be50975b7c71f1">predCanBeUsedAsDotNew</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> PredReg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a78c98e74fe3a792624bfab314c84366a">PredOpcodeHasJMP_c</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a96438399ac2aa3192e717473f5987057">predOpcodeHasNot</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a3f9468f2e297b7f870241b8298006fc7">getAddrMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *<a class="code" href="classllvm_1_1HexagonInstrInfo.html#a664d2f5f4ef80988e6002f0258d9f824">getBaseAndOffset</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int64_t &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;                                   <span class="keywordtype">unsigned</span> &amp;AccessSize) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineInstr*,2&gt;</a> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ae646f74a0d49287f89602e08c3bd8a6c">getBranchingInstrs</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a>&amp; <a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa6e04ac12678c7bda572f8173a93acf6">getCExtOpNum</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <a class="code" href="namespacellvm_1_1HexagonII.html#a8c5fc47618410395f043e1a8510c8d4a">HexagonII::CompoundGroup</a></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ae51e8df80062a62aa693f01400b1ba74">getCompoundCandidateGroup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#af668609d5285820d674d655ab3990c91">getCompoundOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;GA,</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;GB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a05ee2cc7a342e4df11ed0a8df5764a0e">getDuplexOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> ForBigCore = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a6df1d4efd6bbf8875716c6a87891423a">getCondOpcode</a>(<span class="keywordtype">int</span> Opc, <span class="keywordtype">bool</span> sense) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ab20c9973b32c51225d917dcd2851580c">getDotCurOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a8dde0c6641c8e85d437d9b34045a5364">getNonDotCurOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a9a82bbf1e42873015a50e5dc53358ffc">getDotNewOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#afa8ce195c40d446fbe801e412cbd4634">getDotNewPredJumpOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBranchProbabilityInfo.html">MachineBranchProbabilityInfo</a> *MBPI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a2dccaaa2fe9b7efa5c97aebe59820ab5">getDotNewPredOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBranchProbabilityInfo.html">MachineBranchProbabilityInfo</a> *MBPI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a9c77543be7a3d0a0f205f3f97662a168">getDotOldOp</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <a class="code" href="namespacellvm_1_1HexagonII.html#a780ec6792abe76b6925d0f2e97c6ef9f">HexagonII::SubInstructionGroup</a> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a32b36d5a50c710a1f513d6bff9886fe2">getDuplexCandidateGroup</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;                                                         <span class="keyword">const</span>;</div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a0088a706e5c2588be4b7e346a7fd7b05">getEquivalentHWInstr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a72d325594d9e663ccddea2f07dfaabac">getInstrTimingClassLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad56e70837d4c1cce8bfa3e746a50a38f">getInvertedPredSense</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a309f8f194b0e0cd072cc8377a1add553">getInvertedPredicatedOpcode</a>(<span class="keyword">const</span> <span class="keywordtype">int</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a87dd0d3d75417cfdea08c2fc3a2ad8e3">getMaxValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a96003ed6236314dc4ba2d2b2d8b9a899">getMemAccessSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#af17f59ba0736ef73c0704d2361726cbe">getMinValue</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa2608f019d3e290e2887efe08126a83a">getNonExtOpcode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a39175b5c07832217f180032fdb30664e">getPredReg</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> <a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>, <a class="code" href="classllvm_1_1Register.html">Register</a> &amp;PredReg,</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;                  <span class="keywordtype">unsigned</span> &amp;PredRegPos, <span class="keywordtype">unsigned</span> &amp;PredRegFlags) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a9e0b122e85e996bbb0b9c3ed8da15a77">getPseudoInstrPair</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a0bb1aef42639515a73638c5de02a9b5c">getRegForm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aab2e617786f0429ea73422f70fdb0606">getSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad75876eb10638ef04c71a02fd4f21447">getType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="structllvm_1_1InstrStage.html#a28207c85d95c7a0d901b2d8dbc37b6e3">InstrStage::FuncUnits</a> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a911f1ee40a3e0bc91eeef55e7903586e">getUnits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160; </div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a99607ebccc8847200c641528a876b420">expandVGatherPseudo</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">  /// getInstrTimingClassLatency - Compute the instruction latency of a given</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">  /// instruction using Timing Class information, if available.</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ad60287ef8b5a83a38ec5f29bce7bf43c">nonDbgBBSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a2c3f25da2de283546bb9f7faf6dc0a66">nonDbgBundleSize</a>(<a class="code" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::const_iterator</a> BundleHead) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160; </div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#adf62cb0814e5fb37775a82efbe6130aa">immediateExtend</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a244e5dc9852015b910f71d51215af0b6">invertAndChangeJumpTarget</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;                                 <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewTarget) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#abbab66c4fbf9fd6512efa4efae8f69ef">genAllInsnTimingClasses</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a3da713b6adb4b11a04a6e1f376307d20">reversePredSense</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a8f5cdc483817334a30905183a777f066">reversePrediction</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a81d629c7450ced0e97f84ec6ceb9e9f5">validateBranchCond</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> &amp;<a class="code" href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160; </div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a983032106624c6c737b6d07bc4dcb3be">setBundleNoShuf</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> MIB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac8e4876fffd2ceada8ef6428258d7236">getBundleNoShuf</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <span class="comment">// When TinyCore with Duplexes is enabled, this function is used to translate</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="comment">// tiny-instructions to big-instructions and vice versa to get the slot</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="comment">// consumption.</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a9ab8d1671c4419d1ef75f5ed86a5876f">changeDuplexOpcode</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> MII,</div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                          <span class="keywordtype">bool</span> ToBigInstrs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa97d0ad92d0bcba799d8426c1569271c">translateInstrsForDup</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                             <span class="keywordtype">bool</span> ToBigInstrs = <span class="keyword">true</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#aa97d0ad92d0bcba799d8426c1569271c">translateInstrsForDup</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">MachineBasicBlock::instr_iterator</a> MII,</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                             <span class="keywordtype">bool</span> ToBigInstrs) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160; </div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="comment">// Addressing mode relations.</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a0967654bd96dd91f93f201fd6a213466">changeAddrMode_abs_io</a>(<span class="keywordtype">short</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ab165df6d7cb7a0c7c6af27e6003d533a">changeAddrMode_io_abs</a>(<span class="keywordtype">short</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a57249035e3ae1fb2d9b4c225fc5c1d52">changeAddrMode_io_pi</a>(<span class="keywordtype">short</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac5e180fda9f61ecdf838db9a2128f316">changeAddrMode_io_rr</a>(<span class="keywordtype">short</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a5a36fd99fea2477248db0c2e4ef1540c">changeAddrMode_pi_io</a>(<span class="keywordtype">short</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac0b782e11fd5f6ba9fa59b7fc92a4999">changeAddrMode_rr_io</a>(<span class="keywordtype">short</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a89d803f835f7bf42a777e471f27bce38">changeAddrMode_rr_ur</a>(<span class="keywordtype">short</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a678e025f515fee3abb629c16923f7ace">changeAddrMode_ur_rr</a>(<span class="keywordtype">short</span> Opc) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonInstrInfo.html#adf32cf3ed29f2a5486e256ae6fad6909">  513</a></span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#adf32cf3ed29f2a5486e256ae6fad6909">changeAddrMode_abs_io</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a0967654bd96dd91f93f201fd6a213466">changeAddrMode_abs_io</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  }</div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonInstrInfo.html#a9956de42f9b0e6bb68fd544fd0e0f193">  516</a></span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a9956de42f9b0e6bb68fd544fd0e0f193">changeAddrMode_io_abs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ab165df6d7cb7a0c7c6af27e6003d533a">changeAddrMode_io_abs</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  }</div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonInstrInfo.html#ae33a2116929a7339168c0918b1e74480">  519</a></span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ae33a2116929a7339168c0918b1e74480">changeAddrMode_io_rr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac5e180fda9f61ecdf838db9a2128f316">changeAddrMode_io_rr</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  }</div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonInstrInfo.html#a90f62fdc3c8a32baab886879f9fdbd6b">  522</a></span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a90f62fdc3c8a32baab886879f9fdbd6b">changeAddrMode_rr_io</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#ac0b782e11fd5f6ba9fa59b7fc92a4999">changeAddrMode_rr_io</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  }</div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonInstrInfo.html#a47ac9bbd80698db30edc7a3525735906">  525</a></span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a47ac9bbd80698db30edc7a3525735906">changeAddrMode_rr_ur</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a89d803f835f7bf42a777e471f27bce38">changeAddrMode_rr_ur</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  }</div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="classllvm_1_1HexagonInstrInfo.html#a9143c579edac22c1264003af4fe30cd7">  528</a></span>&#160;  <span class="keywordtype">short</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a9143c579edac22c1264003af4fe30cd7">changeAddrMode_ur_rr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a678e025f515fee3abb629c16923f7ace">changeAddrMode_ur_rr</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode());</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  }</div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160; </div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> <a class="code" href="classllvm_1_1HexagonInstrInfo.html#a408601da70bde1bd6239443476c13d6f">getNop</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;};</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160; </div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160; </div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#endif // LLVM_LIB_TARGET_HEXAGON_HEXAGONINSTRINFO_H</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a9956de42f9b0e6bb68fd544fd0e0f193"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a9956de42f9b0e6bb68fd544fd0e0f193">llvm::HexagonInstrInfo::changeAddrMode_io_abs</a></div><div class="ttdeci">short changeAddrMode_io_abs(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00516">HexagonInstrInfo.h:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa4e19e02d7a1b67cdeb7359198d6c9f7"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa4e19e02d7a1b67cdeb7359198d6c9f7">llvm::HexagonInstrInfo::isTailCall</a></div><div class="ttdeci">bool isTailCall(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02651">HexagonInstrInfo.cpp:2651</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonII_html_a8c5fc47618410395f043e1a8510c8d4a"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#a8c5fc47618410395f043e1a8510c8d4a">llvm::HexagonII::CompoundGroup</a></div><div class="ttdeci">CompoundGroup</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBaseInfo_8h_source.html#l00242">HexagonBaseInfo.h:242</a></div></div>
<div class="ttc" id="aValueTypes_8h_html"><div class="ttname"><a href="ValueTypes_8h.html">ValueTypes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa9ecd27c4296fa446ecf4396ba58f2e2"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa9ecd27c4296fa446ecf4396ba58f2e2">llvm::HexagonInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Test if the given instruction should be considered a scheduling boundary.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01791">HexagonInstrInfo.cpp:1791</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a92680e141738540aefb738d4e907701d"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a92680e141738540aefb738d4e907701d">llvm::HexagonInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">If the specified machine instruction is a direct store to a stack slot, return the virtual or physica...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00336">HexagonInstrInfo.cpp:336</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ad60287ef8b5a83a38ec5f29bce7bf43c"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad60287ef8b5a83a38ec5f29bce7bf43c">llvm::HexagonInstrInfo::nonDbgBBSize</a></div><div class="ttdeci">unsigned nonDbgBBSize(const MachineBasicBlock *BB) const</div><div class="ttdoc">getInstrTimingClassLatency - Compute the instruction latency of a given instruction using Timing Clas...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04598">HexagonInstrInfo.cpp:4598</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ae80677d5dbb5e48f29658cbc36153fb7"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ae80677d5dbb5e48f29658cbc36153fb7">llvm::HexagonInstrInfo::HexagonInstrInfo</a></div><div class="ttdeci">HexagonInstrInfo(HexagonSubtarget &amp;ST)</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00120">HexagonInstrInfo.cpp:120</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">AArch64ExpandPseudoInsts.cpp:107</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a55246a5e84582e5324d64d18ae8c2f76"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a55246a5e84582e5324d64d18ae8c2f76">llvm::HexagonInstrInfo::isAbsoluteSet</a></div><div class="ttdeci">bool isAbsoluteSet(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02116">HexagonInstrInfo.cpp:2116</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a5c028845ee14a6e2218b8b79d66d200a"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a5c028845ee14a6e2218b8b79d66d200a">llvm::HexagonInstrInfo::analyzeCompare</a></div><div class="ttdeci">bool analyzeCompare(const MachineInstr &amp;MI, Register &amp;SrcReg, Register &amp;SrcReg2, int64_t &amp;Mask, int64_t &amp;Value) const override</div><div class="ttdoc">For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two registe...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01878">HexagonInstrInfo.cpp:1878</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ac5e180fda9f61ecdf838db9a2128f316"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ac5e180fda9f61ecdf838db9a2128f316">llvm::HexagonInstrInfo::changeAddrMode_io_rr</a></div><div class="ttdeci">short changeAddrMode_io_rr(short Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04720">HexagonInstrInfo.cpp:4720</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a911f1ee40a3e0bc91eeef55e7903586e"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a911f1ee40a3e0bc91eeef55e7903586e">llvm::HexagonInstrInfo::getUnits</a></div><div class="ttdeci">InstrStage::FuncUnits getUnits(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04590">HexagonInstrInfo.cpp:4590</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ae51e8df80062a62aa693f01400b1ba74"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ae51e8df80062a62aa693f01400b1ba74">llvm::HexagonInstrInfo::getCompoundCandidateGroup</a></div><div class="ttdeci">HexagonII::CompoundGroup getCompoundCandidateGroup(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03393">HexagonInstrInfo.cpp:3393</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a084034c5b9ce9016df265315f15490eb"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a084034c5b9ce9016df265315f15490eb">llvm::HexagonInstrInfo::removeBranch</a></div><div class="ttdeci">unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const override</div><div class="ttdoc">Remove the branching code at the end of the specific MBB.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00604">HexagonInstrInfo.cpp:604</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a36c56da02f10d527ab7084e5d172d1d4"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a36c56da02f10d527ab7084e5d172d1d4">llvm::HexagonInstrInfo::analyzeBranch</a></div><div class="ttdeci">bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const override</div><div class="ttdoc">Analyze the branching code at the end of MBB, returning true if it cannot be understood (e....</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00434">HexagonInstrInfo.cpp:434</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a1b481ee0bcdf83a54ef7dc0d57e1f166"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a1b481ee0bcdf83a54ef7dc0d57e1f166">llvm::HexagonInstrInfo::isJumpR</a></div><div class="ttdeci">bool isJumpR(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02358">HexagonInstrInfo.cpp:2358</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a8a09633654cce71946f0ea14258ec16f"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a8a09633654cce71946f0ea14258ec16f">llvm::HexagonInstrInfo::hasPseudoInstrPair</a></div><div class="ttdeci">bool hasPseudoInstrPair(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03127">HexagonInstrInfo.cpp:3127</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a41de6fc03291ee5f75dc43385e8416f1"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a41de6fc03291ee5f75dc43385e8416f1">llvm::HexagonInstrInfo::isJumpWithinBranchRange</a></div><div class="ttdeci">bool isJumpWithinBranchRange(const MachineInstr &amp;MI, unsigned offset) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02376">HexagonInstrInfo.cpp:2376</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a61412229d90080900f3bef35cbb08edf"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a61412229d90080900f3bef35cbb08edf">llvm::HexagonInstrInfo::isSpillPredRegOp</a></div><div class="ttdeci">bool isSpillPredRegOp(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02641">HexagonInstrInfo.cpp:2641</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_abf7070c79cc463f9509661c243b5b06f"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#abf7070c79cc463f9509661c243b5b06f">llvm::HexagonInstrInfo::isZeroExtendingLoad</a></div><div class="ttdeci">bool isZeroExtendingLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02952">HexagonInstrInfo.cpp:2952</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdoc">This is a 'vector' (really, a variable-sized array), optimized for the case when the array is small.</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l01199">SmallVector.h:1199</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a8dde0c6641c8e85d437d9b34045a5364"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a8dde0c6641c8e85d437d9b34045a5364">llvm::HexagonInstrInfo::getNonDotCurOp</a></div><div class="ttdeci">int getNonDotCurOp(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03597">HexagonInstrInfo.cpp:3597</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a57249035e3ae1fb2d9b4c225fc5c1d52"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a57249035e3ae1fb2d9b4c225fc5c1d52">llvm::HexagonInstrInfo::changeAddrMode_io_pi</a></div><div class="ttdeci">short changeAddrMode_io_pi(short Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04716">HexagonInstrInfo.cpp:4716</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a0bb1aef42639515a73638c5de02a9b5c"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a0bb1aef42639515a73638c5de02a9b5c">llvm::HexagonInstrInfo::getRegForm</a></div><div class="ttdeci">short getRegForm(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04543">HexagonInstrInfo.cpp:4543</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a96438399ac2aa3192e717473f5987057"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a96438399ac2aa3192e717473f5987057">llvm::HexagonInstrInfo::predOpcodeHasNot</a></div><div class="ttdeci">bool predOpcodeHasNot(ArrayRef&lt; MachineOperand &gt; Cond) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03243">HexagonInstrInfo.cpp:3243</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ad8b519a34d4d5a8b9e7a21d74793c2c5"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad8b519a34d4d5a8b9e7a21d74793c2c5">llvm::HexagonInstrInfo::getBaseAndOffsetPosition</a></div><div class="ttdeci">bool getBaseAndOffsetPosition(const MachineInstr &amp;MI, unsigned &amp;BasePos, unsigned &amp;OffsetPos) const override</div><div class="ttdoc">For instructions with a base and offset, return the position of the base register and offset operands...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03291">HexagonInstrInfo.cpp:3291</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a408601da70bde1bd6239443476c13d6f"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a408601da70bde1bd6239443476c13d6f">llvm::HexagonInstrInfo::getNop</a></div><div class="ttdeci">MCInst getNop() const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04740">HexagonInstrInfo.cpp:4740</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a3f9468f2e297b7f870241b8298006fc7"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a3f9468f2e297b7f870241b8298006fc7">llvm::HexagonInstrInfo::getAddrMode</a></div><div class="ttdeci">unsigned getAddrMode(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03249">HexagonInstrInfo.cpp:3249</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_afbe1758b9d6645dd8636411669444bf7"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#afbe1758b9d6645dd8636411669444bf7">llvm::HexagonInstrInfo::isTC2</a></div><div class="ttdeci">bool isTC2(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02667">HexagonInstrInfo.cpp:2667</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a0967654bd96dd91f93f201fd6a213466"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a0967654bd96dd91f93f201fd6a213466">llvm::HexagonInstrInfo::changeAddrMode_abs_io</a></div><div class="ttdeci">short changeAddrMode_abs_io(short Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04708">HexagonInstrInfo.cpp:4708</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a8fcb221e0c543e3bb5acd22a4a14b264"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a8fcb221e0c543e3bb5acd22a4a14b264">llvm::HexagonInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const override</div><div class="ttdoc">Return an array that contains the bitmask target flag values and their names.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02090">HexagonInstrInfo.cpp:2090</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a50ace2f667d5e2629e0dae31388d801b"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a50ace2f667d5e2629e0dae31388d801b">llvm::HexagonInstrInfo::isAddrModeWithOffset</a></div><div class="ttdeci">bool isAddrModeWithOffset(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04375">HexagonInstrInfo.cpp:4375</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa528c9c8703b0e07a931fad4ede33e60"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa528c9c8703b0e07a931fad4ede33e60">llvm::HexagonInstrInfo::insertNoop</a></div><div class="ttdeci">void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const override</div><div class="ttdoc">Insert a noop into the instruction stream at the specified point.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01647">HexagonInstrInfo.cpp:1647</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a2833f816a8e70e808cd692af014a0cad"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a2833f816a8e70e808cd692af014a0cad">llvm::HexagonInstrInfo::isSaveCalleeSavedRegsCall</a></div><div class="ttdeci">bool isSaveCalleeSavedRegsCall(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02551">HexagonInstrInfo.cpp:2551</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ae5a58b66599853918ad0f91f8b5baf11"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ae5a58b66599853918ad0f91f8b5baf11">llvm::HexagonInstrInfo::hasLoadFromStackSlot</a></div><div class="ttdeci">bool hasLoadFromStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand * &gt; &amp;Accesses) const override</div><div class="ttdoc">Check if the instruction or the bundle of instructions has load from stack slots.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00386">HexagonInstrInfo.cpp:386</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a0900b0dbbda9bcb799da111f6ecfec1b"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a0900b0dbbda9bcb799da111f6ecfec1b">llvm::HexagonInstrInfo::isHVXMemWithAIndirect</a></div><div class="ttdeci">bool isHVXMemWithAIndirect(const MachineInstr &amp;I, const MachineInstr &amp;J) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02324">HexagonInstrInfo.cpp:2324</a></div></div>
<div class="ttc" id="aTargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a08a6fa663190c41b23870c4037019577"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a08a6fa663190c41b23870c4037019577">llvm::HexagonInstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Returns true if the instruction is already predicated.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01665">HexagonInstrInfo.cpp:1665</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a244e5dc9852015b910f71d51215af0b6"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a244e5dc9852015b910f71d51215af0b6">llvm::HexagonInstrInfo::invertAndChangeJumpTarget</a></div><div class="ttdeci">bool invertAndChangeJumpTarget(MachineInstr &amp;MI, MachineBasicBlock *NewTarget) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04625">HexagonInstrInfo.cpp:4625</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a2dccaaa2fe9b7efa5c97aebe59820ab5"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a2dccaaa2fe9b7efa5c97aebe59820ab5">llvm::HexagonInstrInfo::getDotNewPredOp</a></div><div class="ttdeci">int getDotNewPredOp(const MachineInstr &amp;MI, const MachineBranchProbabilityInfo *MBPI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03825">HexagonInstrInfo.cpp:3825</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a62e30711a965b31fe03a5ff14d8819bb"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a62e30711a965b31fe03a5ff14d8819bb">llvm::HexagonInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const override</div><div class="ttdoc">Return an array that contains the direct target flag values and their names.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02071">HexagonInstrInfo.cpp:2071</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a5a36fd99fea2477248db0c2e4ef1540c"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a5a36fd99fea2477248db0c2e4ef1540c">llvm::HexagonInstrInfo::changeAddrMode_pi_io</a></div><div class="ttdeci">short changeAddrMode_pi_io(short Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04724">HexagonInstrInfo.cpp:4724</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet</a></div><div class="ttdoc">SmallPtrSet - This class implements a set which is optimized for holding SmallSize or less elements.</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00450">SmallPtrSet.h:450</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_af02831e1ec83ccce2146a8d520807b05"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#af02831e1ec83ccce2146a8d520807b05">llvm::HexagonInstrInfo::isNewValueStore</a></div><div class="ttdeci">bool isNewValueStore(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02490">HexagonInstrInfo.cpp:2490</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa703186afab7e5449dde5b3138fb4919"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa703186afab7e5449dde5b3138fb4919">llvm::HexagonInstrInfo::isSolo</a></div><div class="ttdeci">bool isSolo(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02636">HexagonInstrInfo.cpp:2636</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a2faa8027c1ff7969dfddf17dfe160729"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a2faa8027c1ff7969dfddf17dfe160729">llvm::HexagonInstrInfo::ClobbersPredicate</a></div><div class="ttdeci">bool ClobbersPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred, bool SkipDead) const override</div><div class="ttdoc">If the specified instruction defines any predicate or condition code register(s) used for predication...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01728">HexagonInstrInfo.cpp:1728</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00184">MCInst.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ac485643e66f0cec45d40f99288d3e25c"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ac485643e66f0cec45d40f99288d3e25c">llvm::HexagonInstrInfo::isDependent</a></div><div class="ttdeci">bool isDependent(const MachineInstr &amp;ProdMI, const MachineInstr &amp;ConsMI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02202">HexagonInstrInfo.cpp:2202</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a97faee68eb98fcfcb3f7ac387a126143"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a97faee68eb98fcfcb3f7ac387a126143">llvm::HexagonInstrInfo::isPostIncrement</a></div><div class="ttdeci">bool isPostIncrement(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Return true for post-incremented instructions.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01653">HexagonInstrInfo.cpp:1653</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a5e0e04407d3397fa1b002c7559a33860"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a5e0e04407d3397fa1b002c7559a33860">llvm::HexagonInstrInfo::analyzeLoopForPipelining</a></div><div class="ttdeci">std::unique_ptr&lt; PipelinerLoopInfo &gt; analyzeLoopForPipelining(MachineBasicBlock *LoopBB) const override</div><div class="ttdoc">Analyze loop L, which must be a single-basic-block loop, and if the conditions can be understood enou...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00804">HexagonInstrInfo.cpp:804</a></div></div>
<div class="ttc" id="aHexagonBaseInfo_8h_html"><div class="ttname"><a href="HexagonBaseInfo_8h.html">HexagonBaseInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ad8ea9e17222a0160b645d0691f9ac366"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad8ea9e17222a0160b645d0691f9ac366">llvm::HexagonInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(const MachineInstr &amp;MI) const override</div><div class="ttdoc">Return true if the specified instruction can be predicated.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01755">HexagonInstrInfo.cpp:1755</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_acc786576edf1d6a2697426143314bcef"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acc786576edf1d6a2697426143314bcef">llvm::MachineBasicBlock::const_instr_iterator</a></div><div class="ttdeci">Instructions::const_iterator const_instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00269">MachineBasicBlock.h:269</a></div></div>
<div class="ttc" id="aclassHexagonGenInstrInfo_html"><div class="ttname"><a href="classHexagonGenInstrInfo.html">HexagonGenInstrInfo</a></div></div>
<div class="ttc" id="aMachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ac9ab1e2bf588c1f331bd7c7042eeac59"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ac9ab1e2bf588c1f331bd7c7042eeac59">llvm::HexagonInstrInfo::isNewValueJump</a></div><div class="ttdeci">bool isNewValueJump(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02482">HexagonInstrInfo.cpp:2482</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a87cf243e21383cb4e5397728877b6a1d"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a87cf243e21383cb4e5397728877b6a1d">llvm::HexagonInstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">bool isAsCheapAsAMove(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00154">HexagonInstrInfo.cpp:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_abd63e1339737330b8b7345389e6b5a7b"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#abd63e1339737330b8b7345389e6b5a7b">llvm::HexagonInstrInfo::hasEHLabel</a></div><div class="ttdeci">bool hasEHLabel(const MachineBasicBlock *B) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03083">HexagonInstrInfo.cpp:3083</a></div></div>
<div class="ttc" id="anamespacellvm_1_1BitmaskEnumDetail_html_a91efa71de05b0c2d00730a0279f58658"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a91efa71de05b0c2d00730a0279f58658">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">constexpr std::underlying_type_t&lt; E &gt; Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E's largest value.</div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a9c77543be7a3d0a0f205f3f97662a168"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a9c77543be7a3d0a0f205f3f97662a168">llvm::HexagonInstrInfo::getDotOldOp</a></div><div class="ttdeci">int getDotOldOp(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03840">HexagonInstrInfo.cpp:3840</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a43b5e87252962bc99f0a45a6e509c000"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a43b5e87252962bc99f0a45a6e509c000">llvm::HexagonInstrInfo::mayBeNewStore</a></div><div class="ttdeci">bool mayBeNewStore(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03151">HexagonInstrInfo.cpp:3151</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a6df1d4efd6bbf8875716c6a87891423a"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a6df1d4efd6bbf8875716c6a87891423a">llvm::HexagonInstrInfo::getCondOpcode</a></div><div class="ttdeci">int getCondOpcode(int Opc, bool sense) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03565">HexagonInstrInfo.cpp:3565</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a3150a30f9e3a05a9046082353226634d"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a3150a30f9e3a05a9046082353226634d">llvm::HexagonInstrInfo::isPureSlot0</a></div><div class="ttdeci">bool isPureSlot0(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04403">HexagonInstrInfo.cpp:4403</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_af4b4b716e97b9c9b7b0381d46d68fc1b"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#af4b4b716e97b9c9b7b0381d46d68fc1b">llvm::HexagonInstrInfo::isVecUsableNextPacket</a></div><div class="ttdeci">bool isVecUsableNextPacket(const MachineInstr &amp;ProdMI, const MachineInstr &amp;ConsMI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02938">HexagonInstrInfo.cpp:2938</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_abc17d1f4a8a170f1797b241bc49d2451"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#abc17d1f4a8a170f1797b241bc49d2451">llvm::HexagonInstrInfo::isTC2Early</a></div><div class="ttdeci">bool isTC2Early(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02672">HexagonInstrInfo.cpp:2672</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ad76f7d09547602baffaf0faad3993418"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad76f7d09547602baffaf0faad3993418">llvm::HexagonInstrInfo::isEndLoopN</a></div><div class="ttdeci">bool isEndLoopN(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02263">HexagonInstrInfo.cpp:2263</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBranchProbabilityInfo_html"><div class="ttname"><a href="classllvm_1_1MachineBranchProbabilityInfo.html">llvm::MachineBranchProbabilityInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBranchProbabilityInfo_8h_source.html#l00022">MachineBranchProbabilityInfo.h:22</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aab2cb776956d1fc403be50975b7c71f1"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aab2cb776956d1fc403be50975b7c71f1">llvm::HexagonInstrInfo::predCanBeUsedAsDotNew</a></div><div class="ttdeci">bool predCanBeUsedAsDotNew(const MachineInstr &amp;MI, Register PredReg) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03197">HexagonInstrInfo.cpp:3197</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a39175b5c07832217f180032fdb30664e"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a39175b5c07832217f180032fdb30664e">llvm::HexagonInstrInfo::getPredReg</a></div><div class="ttdeci">bool getPredReg(ArrayRef&lt; MachineOperand &gt; Cond, Register &amp;PredReg, unsigned &amp;PredRegPos, unsigned &amp;PredRegFlags) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04519">HexagonInstrInfo.cpp:4519</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a31acc131777ac8a1074a5d1985ef1285"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a31acc131777ac8a1074a5d1985ef1285">llvm::HexagonInstrInfo::doesNotReturn</a></div><div class="ttdeci">bool doesNotReturn(const MachineInstr &amp;CallMI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03078">HexagonInstrInfo.cpp:3078</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa79ad041cbd1b04e5a721b2a1fb8e7a6"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa79ad041cbd1b04e5a721b2a1fb8e7a6">llvm::HexagonInstrInfo::isLateSourceInstr</a></div><div class="ttdeci">bool isLateSourceInstr(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02418">HexagonInstrInfo.cpp:2418</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a9f41eb1b615d25825220195734599d8e"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a9f41eb1b615d25825220195734599d8e">llvm::HexagonInstrInfo::hasUncondBranch</a></div><div class="ttdeci">bool hasUncondBranch(const MachineBasicBlock *B) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03132">HexagonInstrInfo.cpp:3132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1HexagonII_html_a780ec6792abe76b6925d0f2e97c6ef9f"><div class="ttname"><a href="namespacellvm_1_1HexagonII.html#a780ec6792abe76b6925d0f2e97c6ef9f">llvm::HexagonII::SubInstructionGroup</a></div><div class="ttdeci">SubInstructionGroup</div><div class="ttdef"><b>Definition:</b> <a href="HexagonBaseInfo_8h_source.html#l00231">HexagonBaseInfo.h:231</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a0088a706e5c2588be4b7e346a7fd7b05"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a0088a706e5c2588be4b7e346a7fd7b05">llvm::HexagonInstrInfo::getEquivalentHWInstr</a></div><div class="ttdeci">short getEquivalentHWInstr(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04271">HexagonInstrInfo.cpp:4271</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a9143c579edac22c1264003af4fe30cd7"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a9143c579edac22c1264003af4fe30cd7">llvm::HexagonInstrInfo::changeAddrMode_ur_rr</a></div><div class="ttdeci">short changeAddrMode_ur_rr(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00528">HexagonInstrInfo.h:528</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00073">DFAPacketizer.h:73</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a1441f79530bc7f3a89118bb8067eac69"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a1441f79530bc7f3a89118bb8067eac69">TBB</a></div><div class="ttdeci">const SmallVectorImpl&lt; MachineOperand &gt; MachineBasicBlock * TBB</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00076">RISCVRedundantCopyElimination.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a9a82bbf1e42873015a50e5dc53358ffc"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a9a82bbf1e42873015a50e5dc53358ffc">llvm::HexagonInstrInfo::getDotNewOp</a></div><div class="ttdeci">int getDotNewOp(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03698">HexagonInstrInfo.cpp:3698</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="alib_2Target_2README_8txt_html_ab24db72f7bd10b13351812874015861b"><div class="ttname"><a href="lib_2Target_2README_8txt.html#ab24db72f7bd10b13351812874015861b">First</a></div><div class="ttdeci">into llvm powi allowing the code generator to produce balanced multiplication trees First</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2README_8txt_source.html#l00054">README.txt:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00048">MachineOperand.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a32b36d5a50c710a1f513d6bff9886fe2"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a32b36d5a50c710a1f513d6bff9886fe2">llvm::HexagonInstrInfo::getDuplexCandidateGroup</a></div><div class="ttdeci">HexagonII::SubInstructionGroup getDuplexCandidateGroup(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03891">HexagonInstrInfo.cpp:3891</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ad75876eb10638ef04c71a02fd4f21447"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad75876eb10638ef04c71a02fd4f21447">llvm::HexagonInstrInfo::getType</a></div><div class="ttdeci">uint64_t getType(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04585">HexagonInstrInfo.cpp:4585</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a87dd0d3d75417cfdea08c2fc3a2ad8e3"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a87dd0d3d75417cfdea08c2fc3a2ad8e3">llvm::HexagonInstrInfo::getMaxValue</a></div><div class="ttdeci">int getMaxValue(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04361">HexagonInstrInfo.cpp:4361</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_af668609d5285820d674d655ab3990c91"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#af668609d5285820d674d655ab3990c91">llvm::HexagonInstrInfo::getCompoundOpcode</a></div><div class="ttdeci">unsigned getCompoundOpcode(const MachineInstr &amp;GA, const MachineInstr &amp;GB) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03481">HexagonInstrInfo.cpp:3481</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a76f8dfae3796fd187aebe3f8f60643ec"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a76f8dfae3796fd187aebe3f8f60643ec">llvm::HexagonInstrInfo::insertBranch</a></div><div class="ttdeci">unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const override</div><div class="ttdoc">Insert branch code into the end of the specified MachineBasicBlock.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00627">HexagonInstrInfo.cpp:627</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_abe61bd08cb4381fcbd0ca7bc68f73a14"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#abe61bd08cb4381fcbd0ca7bc68f73a14">llvm::HexagonInstrInfo::shouldSink</a></div><div class="ttdeci">bool shouldSink(const MachineInstr &amp;MI) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00185">HexagonInstrInfo.cpp:185</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a0c4eff707277bc8932a6879c710f39b1"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a0c4eff707277bc8932a6879c710f39b1">llvm::HexagonInstrInfo::isVecALU</a></div><div class="ttdeci">bool isVecALU(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02930">HexagonInstrInfo.cpp:2930</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a7e9c3814ce6b764f49a1cd4d1dc2d60a"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a7e9c3814ce6b764f49a1cd4d1dc2d60a">llvm::HexagonInstrInfo::isNewValue</a></div><div class="ttdeci">bool isNewValue(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02468">HexagonInstrInfo.cpp:2468</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a71bb0396fb78bb7298d96df79bbf2200"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a71bb0396fb78bb7298d96df79bbf2200">llvm::HexagonInstrInfo::findLoopInstr</a></div><div class="ttdeci">MachineInstr * findLoopInstr(MachineBasicBlock *BB, unsigned EndLoopOp, MachineBasicBlock *TargetBB, SmallPtrSet&lt; MachineBasicBlock *, 8 &gt; &amp;Visited) const</div><div class="ttdoc">Find the hardware loop instruction used to set-up the specified loop.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00197">HexagonInstrInfo.cpp:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a664d2f5f4ef80988e6002f0258d9f824"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a664d2f5f4ef80988e6002f0258d9f824">llvm::HexagonInstrInfo::getBaseAndOffset</a></div><div class="ttdeci">MachineOperand * getBaseAndOffset(const MachineInstr &amp;MI, int64_t &amp;Offset, unsigned &amp;AccessSize) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03258">HexagonInstrInfo.cpp:3258</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ab165df6d7cb7a0c7c6af27e6003d533a"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ab165df6d7cb7a0c7c6af27e6003d533a">llvm::HexagonInstrInfo::changeAddrMode_io_abs</a></div><div class="ttdeci">short changeAddrMode_io_abs(short Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04712">HexagonInstrInfo.cpp:4712</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a8e612fa7e811378c42f9134d5e0cbb1d"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a8e612fa7e811378c42f9134d5e0cbb1d">llvm::HexagonInstrInfo::isIndirectL4Return</a></div><div class="ttdeci">bool isIndirectL4Return(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02344">HexagonInstrInfo.cpp:2344</a></div></div>
<div class="ttc" id="astructllvm_1_1InstrStage_html_a28207c85d95c7a0d901b2d8dbc37b6e3"><div class="ttname"><a href="structllvm_1_1InstrStage.html#a28207c85d95c7a0d901b2d8dbc37b6e3">llvm::InstrStage::FuncUnits</a></div><div class="ttdeci">uint64_t FuncUnits</div><div class="ttdoc">Bitmask representing a set of functional units.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00065">MCInstrItineraries.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a78c98e74fe3a792624bfab314c84366a"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a78c98e74fe3a792624bfab314c84366a">llvm::HexagonInstrInfo::PredOpcodeHasJMP_c</a></div><div class="ttdeci">bool PredOpcodeHasJMP_c(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03232">HexagonInstrInfo.cpp:3232</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a9c47d4b1cc028edf14e163a30177f2e9"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a9c47d4b1cc028edf14e163a30177f2e9">llvm::HexagonInstrInfo::isMemOp</a></div><div class="ttdeci">bool isMemOp(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02436">HexagonInstrInfo.cpp:2436</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aab2e617786f0429ea73422f70fdb0606"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aab2e617786f0429ea73422f70fdb0606">llvm::HexagonInstrInfo::getSize</a></div><div class="ttdeci">unsigned getSize(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04551">HexagonInstrInfo.cpp:4551</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a782e0e2e0ea2a4e55daa11d53e678b54"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a782e0e2e0ea2a4e55daa11d53e678b54">llvm::HexagonInstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const override</div><div class="ttdoc">Compute the instruction latency of a given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01968">HexagonInstrInfo.cpp:1968</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a3da713b6adb4b11a04a6e1f376307d20"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a3da713b6adb4b11a04a6e1f376307d20">llvm::HexagonInstrInfo::reversePredSense</a></div><div class="ttdeci">bool reversePredSense(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04668">HexagonInstrInfo.cpp:4668</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a5f9167ee43d64eeb653b8e2fb22bbd42"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a5f9167ee43d64eeb653b8e2fb22bbd42">llvm::HexagonInstrInfo::isLoopN</a></div><div class="ttdeci">bool isLoopN(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02424">HexagonInstrInfo.cpp:2424</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a6534167ec45abb7c89e425515045332e"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a6534167ec45abb7c89e425515045332e">llvm::HexagonInstrInfo::isIndirectCall</a></div><div class="ttdeci">bool isIndirectCall(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02333">HexagonInstrInfo.cpp:2333</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa84748822baa03a9524f1f50896bcec6"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa84748822baa03a9524f1f50896bcec6">llvm::HexagonInstrInfo::isDotNewInst</a></div><div class="ttdeci">bool isDotNewInst(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02248">HexagonInstrInfo.cpp:2248</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ab05bd090a45576dbb3d3bc84ee0cbafd"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ab05bd090a45576dbb3d3bc84ee0cbafd">llvm::HexagonInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const override</div><div class="ttdoc">Return true if it's profitable for if-converter to duplicate instructions of specified accumulated in...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00831">HexagonInstrInfo.cpp:831</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a8d95c5a37b4d6002c70248107633b815"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a8d95c5a37b4d6002c70248107633b815">llvm::HexagonInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const override</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01984">HexagonInstrInfo.cpp:1984</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ab20c9973b32c51225d917dcd2851580c"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ab20c9973b32c51225d917dcd2851580c">llvm::HexagonInstrInfo::getDotCurOp</a></div><div class="ttdeci">int getDotCurOp(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03577">HexagonInstrInfo.cpp:3577</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a545c0f6224175e65be3f6da0f875ea3f"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a545c0f6224175e65be3f6da0f875ea3f">llvm::HexagonInstrInfo::isBaseImmOffset</a></div><div class="ttdeci">bool isBaseImmOffset(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02125">HexagonInstrInfo.cpp:2125</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ae646f74a0d49287f89602e08c3bd8a6c"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ae646f74a0d49287f89602e08c3bd8a6c">llvm::HexagonInstrInfo::getBranchingInstrs</a></div><div class="ttdeci">SmallVector&lt; MachineInstr *, 2 &gt; getBranchingInstrs(MachineBasicBlock &amp;MBB) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03328">HexagonInstrInfo.cpp:3328</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_abbab66c4fbf9fd6512efa4efae8f69ef"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#abbab66c4fbf9fd6512efa4efae8f69ef">llvm::HexagonInstrInfo::genAllInsnTimingClasses</a></div><div class="ttdeci">void genAllInsnTimingClasses(MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04646">HexagonInstrInfo.cpp:4646</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a9e0b122e85e996bbb0b9c3ed8da15a77"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a9e0b122e85e996bbb0b9c3ed8da15a77">llvm::HexagonInstrInfo::getPseudoInstrPair</a></div><div class="ttdeci">short getPseudoInstrPair(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04539">HexagonInstrInfo.cpp:4539</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_adf32cf3ed29f2a5486e256ae6fad6909"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#adf32cf3ed29f2a5486e256ae6fad6909">llvm::HexagonInstrInfo::changeAddrMode_abs_io</a></div><div class="ttdeci">short changeAddrMode_abs_io(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00513">HexagonInstrInfo.h:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_af17f59ba0736ef73c0704d2361726cbe"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#af17f59ba0736ef73c0704d2361726cbe">llvm::HexagonInstrInfo::getMinValue</a></div><div class="ttdeci">int getMinValue(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04481">HexagonInstrInfo.cpp:4481</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a67dabd2d424cff174a83b5681f1dc6b5"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a67dabd2d424cff174a83b5681f1dc6b5">llvm::HexagonInstrInfo::isValidAutoIncImm</a></div><div class="ttdeci">bool isValidAutoIncImm(const EVT VT, const int Offset) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02707">HexagonInstrInfo.cpp:2707</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a1e16bf8c145a399b6a1b21015fecfd66"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a1e16bf8c145a399b6a1b21015fecfd66">llvm::HexagonInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *II, const ScheduleDAG *DAG) const override</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01867">HexagonInstrInfo.cpp:1867</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a96003ed6236314dc4ba2d2b2d8b9a899"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a96003ed6236314dc4ba2d2b2d8b9a899">llvm::HexagonInstrInfo::getMemAccessSize</a></div><div class="ttdeci">unsigned getMemAccessSize(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04458">HexagonInstrInfo.cpp:4458</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a3bdb1ff24d926b71716ab34f3b7d57cd"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a3bdb1ff24d926b71716ab34f3b7d57cd">llvm::HexagonInstrInfo::isSignExtendingLoad</a></div><div class="ttdeci">bool isSignExtendingLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02558">HexagonInstrInfo.cpp:2558</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a166ac061c8d0c7f4495d299634af955d"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a166ac061c8d0c7f4495d299634af955d">llvm::HexagonInstrInfo::isDuplexPair</a></div><div class="ttdeci">bool isDuplexPair(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb) const</div><div class="ttdoc">Symmetrical. See if these two instructions are fit for duplex pair.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02256">HexagonInstrInfo.cpp:2256</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ad1c9e9655c2a5bc29ccd7a1db7296b5f"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad1c9e9655c2a5bc29ccd7a1db7296b5f">llvm::HexagonInstrInfo::isFloat</a></div><div class="ttdeci">bool isFloat(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02317">HexagonInstrInfo.cpp:2317</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ac246cf69451e70e10a35c4689b0c2c74"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ac246cf69451e70e10a35c4689b0c2c74">llvm::HexagonInstrInfo::isHVXVec</a></div><div class="ttdeci">bool isHVXVec(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02701">HexagonInstrInfo.cpp:2701</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a81d629c7450ced0e97f84ec6ceb9e9f5"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a81d629c7450ced0e97f84ec6ceb9e9f5">llvm::HexagonInstrInfo::validateBranchCond</a></div><div class="ttdeci">bool validateBranchCond(const ArrayRef&lt; MachineOperand &gt; &amp;Cond) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04686">HexagonInstrInfo.cpp:4686</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ae33a2116929a7339168c0918b1e74480"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ae33a2116929a7339168c0918b1e74480">llvm::HexagonInstrInfo::changeAddrMode_io_rr</a></div><div class="ttdeci">short changeAddrMode_io_rr(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00519">HexagonInstrInfo.h:519</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html">llvm::HexagonInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00038">HexagonInstrInfo.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_adf62cb0814e5fb37775a82efbe6130aa"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#adf62cb0814e5fb37775a82efbe6130aa">llvm::HexagonInstrInfo::immediateExtend</a></div><div class="ttdeci">void immediateExtend(MachineInstr &amp;MI) const</div><div class="ttdoc">immediateExtend - Changes the instruction in place to one using an immediate extender.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04612">HexagonInstrInfo.cpp:4612</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ab2790230883e599a288a12ded77463bc"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ab2790230883e599a288a12ded77463bc">llvm::HexagonInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">bool expandPostRAPseudo(MachineInstr &amp;MI) const override</div><div class="ttdoc">This function is called for all pseudo instructions that remain after register allocation.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01050">HexagonInstrInfo.cpp:1050</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00554">ScheduleDAG.h:554</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a2db4968217da3bce05944604b04ea259"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a2db4968217da3bce05944604b04ea259">llvm::HexagonInstrInfo::getMemOperandsWithOffsetWidth</a></div><div class="ttdeci">bool getMemOperandsWithOffsetWidth(const MachineInstr &amp;LdSt, SmallVectorImpl&lt; const MachineOperand * &gt; &amp;BaseOps, int64_t &amp;Offset, bool &amp;OffsetIsScalable, unsigned &amp;Width, const TargetRegisterInfo *TRI) const override</div><div class="ttdoc">Get the base register and byte offset of a load/store instr.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03040">HexagonInstrInfo.cpp:3040</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a8bfe0fc8377e6757eb49b022d0914055"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a8bfe0fc8377e6757eb49b022d0914055">llvm::HexagonInstrInfo::isNewValueInst</a></div><div class="ttdeci">bool isNewValueInst(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02478">HexagonInstrInfo.cpp:2478</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a21531eaca9ebc1b16dd6b6dbfc6ae785"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a21531eaca9ebc1b16dd6b6dbfc6ae785">llvm::HexagonInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned TF) const override</div><div class="ttdoc">Decompose the machine operand's target flags into two values - the direct target flag value and any o...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02065">HexagonInstrInfo.cpp:2065</a></div></div>
<div class="ttc" id="aBasicBlockSections_8cpp_html_a5fd0741d696f28faf65b33f6c6af8fda"><div class="ttname"><a href="BasicBlockSections_8cpp.html#a5fd0741d696f28faf65b33f6c6af8fda">Cond</a></div><div class="ttdeci">SmallVector&lt; MachineOperand, 4 &gt; Cond</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlockSections_8cpp_source.html#l00137">BasicBlockSections.cpp:137</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad5f691fdc1a09aaf6df5fef958b35a3d"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad5f691fdc1a09aaf6df5fef958b35a3d">MBBI</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator MBBI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00075">AArch64SLSHardening.cpp:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a8d440404da44b3480e71ac2793976daf"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a8d440404da44b3480e71ac2793976daf">llvm::HexagonInstrInfo::getInlineAsmLength</a></div><div class="ttdeci">unsigned getInlineAsmLength(const char *Str, const MCAsmInfo &amp;MAI, const TargetSubtargetInfo *STI=nullptr) const override</div><div class="ttdoc">Measure the specified inline asm to determine an approximation of its length.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01839">HexagonInstrInfo.cpp:1839</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ada281073abacffc4ccda16549a1a1fe7"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ada281073abacffc4ccda16549a1a1fe7">llvm::HexagonInstrInfo::isExtendable</a></div><div class="ttdeci">bool isExtendable(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02282">HexagonInstrInfo.cpp:2282</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ac8e4876fffd2ceada8ef6428258d7236"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ac8e4876fffd2ceada8ef6428258d7236">llvm::HexagonInstrInfo::getBundleNoShuf</a></div><div class="ttdeci">bool getBundleNoShuf(const MachineInstr &amp;MIB) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04701">HexagonInstrInfo.cpp:4701</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a7eb4b1701c9ed85bd3c3901c8b398478"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a7eb4b1701c9ed85bd3c3901c8b398478">llvm::HexagonInstrInfo::createVR</a></div><div class="ttdeci">Register createVR(MachineFunction *MF, MVT VT) const</div><div class="ttdoc">HexagonInstrInfo specifics.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02099">HexagonInstrInfo.cpp:2099</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a678e025f515fee3abb629c16923f7ace"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a678e025f515fee3abb629c16923f7ace">llvm::HexagonInstrInfo::changeAddrMode_ur_rr</a></div><div class="ttdeci">short changeAddrMode_ur_rr(short Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04736">HexagonInstrInfo.cpp:4736</a></div></div>
<div class="ttc" id="aclassllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a0b0ff2c9b97b1fd61b0b8629117952f6"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a0b0ff2c9b97b1fd61b0b8629117952f6">llvm::HexagonInstrInfo::isRestrictNoSlot1Store</a></div><div class="ttdeci">bool isRestrictNoSlot1Store(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04415">HexagonInstrInfo.cpp:4415</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa2608f019d3e290e2887efe08126a83a"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa2608f019d3e290e2887efe08126a83a">llvm::HexagonInstrInfo::getNonExtOpcode</a></div><div class="ttdeci">short getNonExtOpcode(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04495">HexagonInstrInfo.cpp:4495</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa78de19ae21b6786dd84b7baf19d9cbe"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa78de19ae21b6786dd84b7baf19d9cbe">llvm::HexagonInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const override</div><div class="ttdoc">TargetInstrInfo overrides.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00288">HexagonInstrInfo.cpp:288</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a47ac9bbd80698db30edc7a3525735906"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a47ac9bbd80698db30edc7a3525735906">llvm::HexagonInstrInfo::changeAddrMode_rr_ur</a></div><div class="ttdeci">short changeAddrMode_rr_ur(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00525">HexagonInstrInfo.h:525</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a2c3f25da2de283546bb9f7faf6dc0a66"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a2c3f25da2de283546bb9f7faf6dc0a66">llvm::HexagonInstrInfo::nonDbgBundleSize</a></div><div class="ttdeci">unsigned nonDbgBundleSize(MachineBasicBlock::const_iterator BundleHead) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04602">HexagonInstrInfo.cpp:4602</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_accbd1133c42965964573145490ac0169"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#accbd1133c42965964573145490ac0169">llvm::HexagonInstrInfo::isTC4x</a></div><div class="ttdeci">bool isTC4x(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02677">HexagonInstrInfo.cpp:2677</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ad56e70837d4c1cce8bfa3e746a50a38f"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad56e70837d4c1cce8bfa3e746a50a38f">llvm::HexagonInstrInfo::getInvertedPredSense</a></div><div class="ttdeci">bool getInvertedPredSense(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04341">HexagonInstrInfo.cpp:4341</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a97bca59d2d840669e9a191d0b46151ac"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a97bca59d2d840669e9a191d0b46151ac">llvm::HexagonInstrInfo::isComplex</a></div><div class="ttdeci">bool isComplex(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02129">HexagonInstrInfo.cpp:2129</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a8f5cdc483817334a30905183a777f066"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a8f5cdc483817334a30905183a777f066">llvm::HexagonInstrInfo::reversePrediction</a></div><div class="ttdeci">unsigned reversePrediction(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04675">HexagonInstrInfo.cpp:4675</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a05ee2cc7a342e4df11ed0a8df5764a0e"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a05ee2cc7a342e4df11ed0a8df5764a0e">llvm::HexagonInstrInfo::getDuplexOpcode</a></div><div class="ttdeci">int getDuplexOpcode(const MachineInstr &amp;MI, bool ForBigCore=true) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03508">HexagonInstrInfo.cpp:3508</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a6be60178ba29200fe8a89e8da7e01326"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a6be60178ba29200fe8a89e8da7e01326">llvm::HexagonInstrInfo::isConstExtended</a></div><div class="ttdeci">bool isConstExtended(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02144">HexagonInstrInfo.cpp:2144</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_afa8ce195c40d446fbe801e412cbd4634"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#afa8ce195c40d446fbe801e412cbd4634">llvm::HexagonInstrInfo::getDotNewPredJumpOp</a></div><div class="ttdeci">int getDotNewPredJumpOp(const MachineInstr &amp;MI, const MachineBranchProbabilityInfo *MBPI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03739">HexagonInstrInfo.cpp:3739</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa97d0ad92d0bcba799d8426c1569271c"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa97d0ad92d0bcba799d8426c1569271c">llvm::HexagonInstrInfo::translateInstrsForDup</a></div><div class="ttdeci">void translateInstrsForDup(MachineFunction &amp;MF, bool ToBigInstrs=true) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04439">HexagonInstrInfo.cpp:4439</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html_ab6395548cae73865213e279ae461db54"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab6395548cae73865213e279ae461db54">llvm::MachineBasicBlock::instr_iterator</a></div><div class="ttdeci">Instructions::iterator instr_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00268">MachineBasicBlock.h:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a99607ebccc8847200c641528a876b420"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a99607ebccc8847200c641528a876b420">llvm::HexagonInstrInfo::expandVGatherPseudo</a></div><div class="ttdeci">MachineBasicBlock::instr_iterator expandVGatherPseudo(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01544">HexagonInstrInfo.cpp:1544</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a53372200df2c3350a7b61c797e578be7"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a53372200df2c3350a7b61c797e578be7">llvm::HexagonInstrInfo::isValidOffset</a></div><div class="ttdeci">bool isValidOffset(unsigned Opcode, int Offset, const TargetRegisterInfo *TRI, bool Extend=true) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02744">HexagonInstrInfo.cpp:2744</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a3ba46f88b5bf0ddbc0013e0c459dfc17"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a3ba46f88b5bf0ddbc0013e0c459dfc17">llvm::HexagonInstrInfo::isPredicatedNew</a></div><div class="ttdeci">bool isPredicatedNew(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02508">HexagonInstrInfo.cpp:2508</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a983032106624c6c737b6d07bc4dcb3be"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a983032106624c6c737b6d07bc4dcb3be">llvm::HexagonInstrInfo::setBundleNoShuf</a></div><div class="ttdeci">void setBundleNoShuf(MachineBasicBlock::instr_iterator MIB) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04692">HexagonInstrInfo.cpp:4692</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ac0b782e11fd5f6ba9fa59b7fc92a4999"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ac0b782e11fd5f6ba9fa59b7fc92a4999">llvm::HexagonInstrInfo::changeAddrMode_rr_io</a></div><div class="ttdeci">short changeAddrMode_rr_io(short Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04728">HexagonInstrInfo.cpp:4728</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a894e256e75a98301f4327cc2222cac9c"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a894e256e75a98301f4327cc2222cac9c">llvm::HexagonInstrInfo::isPredicateLate</a></div><div class="ttdeci">bool isPredicateLate(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02539">HexagonInstrInfo.cpp:2539</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa6e04ac12678c7bda572f8173a93acf6"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa6e04ac12678c7bda572f8173a93acf6">llvm::HexagonInstrInfo::getCExtOpNum</a></div><div class="ttdeci">unsigned getCExtOpNum(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03386">HexagonInstrInfo.cpp:3386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1Hwreg_html_a6467ebe1e09a75203dd5f14bdfe21d11"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">llvm::AMDGPU::Hwreg::Width</a></div><div class="ttdeci">Width</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00449">SIDefines.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a3d3718680f419329dfc5234ad751da3d"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a3d3718680f419329dfc5234ad751da3d">llvm::HexagonInstrInfo::isVecAcc</a></div><div class="ttdeci">bool isVecAcc(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02926">HexagonInstrInfo.cpp:2926</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a75f983849cf8991ef55523a480a146aa"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a75f983849cf8991ef55523a480a146aa">llvm::HexagonInstrInfo::isAccumulator</a></div><div class="ttdeci">bool isAccumulator(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02120">HexagonInstrInfo.cpp:2120</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a48148d9e8b984a5a3266b547202182e5"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a48148d9e8b984a5a3266b547202182e5">llvm::HexagonInstrInfo::isOperandExtended</a></div><div class="ttdeci">bool isOperandExtended(const MachineInstr &amp;MI, unsigned OperandNum) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02501">HexagonInstrInfo.cpp:2501</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_abd2d8a338da0066ab5a287c36dd7928d"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#abd2d8a338da0066ab5a287c36dd7928d">llvm::HexagonInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdoc">Load the specified register of the given register class from the specified stack frame index.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01004">HexagonInstrInfo.cpp:1004</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a89d803f835f7bf42a777e471f27bce38"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a89d803f835f7bf42a777e471f27bce38">llvm::HexagonInstrInfo::changeAddrMode_rr_ur</a></div><div class="ttdeci">short changeAddrMode_rr_ur(short Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04732">HexagonInstrInfo.cpp:4732</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a72d325594d9e663ccddea2f07dfaabac"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a72d325594d9e663ccddea2f07dfaabac">llvm::HexagonInstrInfo::getInstrTimingClassLatency</a></div><div class="ttdeci">unsigned getInstrTimingClassLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04275">HexagonInstrInfo.cpp:4275</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aecdf0fa9dd1430956f5cfbe6ce10e85a"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aecdf0fa9dd1430956f5cfbe6ce10e85a">llvm::HexagonInstrInfo::isPredicatedTrue</a></div><div class="ttdeci">bool isPredicatedTrue(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02520">HexagonInstrInfo.cpp:2520</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa9c8d53199aed86aa6f903d871542d83"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa9c8d53199aed86aa6f903d871542d83">llvm::HexagonInstrInfo::isTC1</a></div><div class="ttdeci">bool isTC1(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02662">HexagonInstrInfo.cpp:2662</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a5d95586ea588b8d6938a3e7679766688"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a5d95586ea588b8d6938a3e7679766688">llvm::HexagonInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const override</div><div class="ttdoc">Reverses the branch condition of the specified condition list, returning false on success and true if...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01632">HexagonInstrInfo.cpp:1632</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_af77abe6b71ee16b3060ce2b163b1535b"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#af77abe6b71ee16b3060ce2b163b1535b">llvm::HexagonInstrInfo::addLatencyToSchedule</a></div><div class="ttdeci">bool addLatencyToSchedule(const MachineInstr &amp;MI1, const MachineInstr &amp;MI2) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03031">HexagonInstrInfo.cpp:3031</a></div></div>
<div class="ttc" id="aSmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ac612bf5eb4997a70289340f428feaf63"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ac612bf5eb4997a70289340f428feaf63">llvm::HexagonInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const override</div><div class="ttdoc">Returns true if the first specified predicate subsumes the second, e.g.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01722">HexagonInstrInfo.cpp:1722</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a9ab8d1671c4419d1ef75f5ed86a5876f"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a9ab8d1671c4419d1ef75f5ed86a5876f">llvm::HexagonInstrInfo::changeDuplexOpcode</a></div><div class="ttdeci">void changeDuplexOpcode(MachineBasicBlock::instr_iterator MII, bool ToBigInstrs) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04421">HexagonInstrInfo.cpp:4421</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ab3e07a993133fa2e66fc36ef6de3a4a4"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ab3e07a993133fa2e66fc36ef6de3a4a4">llvm::HexagonInstrInfo::isExpr</a></div><div class="ttdeci">bool isExpr(unsigned OpType) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02268">HexagonInstrInfo.cpp:2268</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00108">AArch64ExpandPseudoInsts.cpp:108</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a872edb0c5d973fbfa475a65c0e551aab"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a872edb0c5d973fbfa475a65c0e551aab">llvm::HexagonInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const override</div><div class="ttdoc">Return true if it's profitable to predicate instructions with accumulated instruction latency of &quot;Num...</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00818">HexagonInstrInfo.cpp:818</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a68ba1c838f2f4382c40bac0f76cbafb8"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a68ba1c838f2f4382c40bac0f76cbafb8">llvm::HexagonInstrInfo::hasNonExtEquivalent</a></div><div class="ttdeci">bool hasNonExtEquivalent(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03092">HexagonInstrInfo.cpp:3092</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ad4475ef8d36797ed68e422e259b7b4cf"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ad4475ef8d36797ed68e422e259b7b4cf">llvm::HexagonInstrInfo::isToBeScheduledASAP</a></div><div class="ttdeci">bool isToBeScheduledASAP(const MachineInstr &amp;MI1, const MachineInstr &amp;MI2) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02683">HexagonInstrInfo.cpp:2683</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonSubtarget_html"><div class="ttname"><a href="classllvm_1_1HexagonSubtarget.html">llvm::HexagonSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="HexagonSubtarget_8h_source.html#l00043">HexagonSubtarget.h:43</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a4ab4c0bfcb70883e983a325153b5a44e"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a4ab4c0bfcb70883e983a325153b5a44e">llvm::HexagonInstrInfo::canExecuteInBundle</a></div><div class="ttdeci">bool canExecuteInBundle(const MachineInstr &amp;First, const MachineInstr &amp;Second) const</div><div class="ttdoc">Can these instructions execute at the same time in a bundle.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03053">HexagonInstrInfo.cpp:3053</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a90f62fdc3c8a32baab886879f9fdbd6b"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a90f62fdc3c8a32baab886879f9fdbd6b">llvm::HexagonInstrInfo::changeAddrMode_rr_io</a></div><div class="ttdeci">short changeAddrMode_rr_io(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8h_source.html#l00522">HexagonInstrInfo.h:522</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a747bf9b1a33a90bae3b4dbf87eed97bb"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a747bf9b1a33a90bae3b4dbf87eed97bb">llvm::HexagonInstrInfo::getOperandLatency</a></div><div class="ttdeci">int getOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const override</div><div class="ttdoc">getOperandLatency - Compute and return the use operand latency of a given pair of def and use.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04295">HexagonInstrInfo.cpp:4295</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a270bc5bd7ab995418f181261d7222804"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a270bc5bd7ab995418f181261d7222804">llvm::HexagonInstrInfo::isPredictedTaken</a></div><div class="ttdeci">bool isPredictedTaken(unsigned Opcode) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02544">HexagonInstrInfo.cpp:2544</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa54eeda6265ff05e380b1ba58bcedd25"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa54eeda6265ff05e380b1ba58bcedd25">llvm::HexagonInstrInfo::isDeallocRet</a></div><div class="ttdeci">bool isDeallocRet(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02187">HexagonInstrInfo.cpp:2187</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a12c136569005c010338d965043e1e61d"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a12c136569005c010338d965043e1e61d">llvm::HexagonInstrInfo::isCompoundBranchInstr</a></div><div class="ttdeci">bool isCompoundBranchInstr(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02138">HexagonInstrInfo.cpp:2138</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a6298fe18896dd895703bad238f9ad632"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a6298fe18896dd895703bad238f9ad632">llvm::HexagonInstrInfo::hasStoreToStackSlot</a></div><div class="ttdeci">bool hasStoreToStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand * &gt; &amp;Accesses) const override</div><div class="ttdoc">Check if the instruction or the bundle of instructions has store to stack slots.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00404">HexagonInstrInfo.cpp:404</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a84c742bd8090cec28068c6a57628df7d"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a84c742bd8090cec28068c6a57628df7d">llvm::HexagonInstrInfo::isExtended</a></div><div class="ttdeci">bool isExtended(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02304">HexagonInstrInfo.cpp:2304</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a6c1928eecc56a24a5a6d8bb211a0afb4"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a6c1928eecc56a24a5a6d8bb211a0afb4">llvm::HexagonInstrInfo::getIncrementValue</a></div><div class="ttdeci">bool getIncrementValue(const MachineInstr &amp;MI, int &amp;Value) const override</div><div class="ttdoc">If the instruction is an increment of a constant value, return the amount.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02042">HexagonInstrInfo.cpp:2042</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a309f8f194b0e0cd072cc8377a1add553"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a309f8f194b0e0cd072cc8377a1add553">llvm::HexagonInstrInfo::getInvertedPredicatedOpcode</a></div><div class="ttdeci">unsigned getInvertedPredicatedOpcode(const int Opc) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l04350">HexagonInstrInfo.cpp:4350</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aceee9a73661b6686aa71230f97fd43f4"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aceee9a73661b6686aa71230f97fd43f4">llvm::HexagonInstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Cond) const override</div><div class="ttdoc">Convert the instruction into a predicated instruction.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01670">HexagonInstrInfo.cpp:1670</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aecd4a0b2f8e7e0af14209a06e67377bc"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aecd4a0b2f8e7e0af14209a06e67377bc">llvm::HexagonInstrInfo::copyPhysReg</a></div><div class="ttdeci">void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, MCRegister DestReg, MCRegister SrcReg, bool KillSrc) const override</div><div class="ttdoc">Emit instructions to copy a pair of physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00855">HexagonInstrInfo.cpp:855</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_aa71123e6a62b9e23438e1be940306e2a"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#aa71123e6a62b9e23438e1be940306e2a">llvm::HexagonInstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &amp;STI) const override</div><div class="ttdoc">Create machine specific model for scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l01974">HexagonInstrInfo.cpp:1974</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00109">MCInstrItineraries.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a23501724e4b0765b70306a0e17cbd8f9"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a23501724e4b0765b70306a0e17cbd8f9">llvm::HexagonInstrInfo::producesStall</a></div><div class="ttdeci">bool producesStall(const MachineInstr &amp;ProdMI, const MachineInstr &amp;ConsMI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03159">HexagonInstrInfo.cpp:3159</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a230837b86f36384876568b3bdb4fdafb"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a230837b86f36384876568b3bdb4fdafb">llvm::HexagonInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI, Register SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI, Register VReg) const override</div><div class="ttdoc">Store the specified register of the given register class to the specified stack frame index.</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l00956">HexagonInstrInfo.cpp:956</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_ac718c39c129c387a51c844e2e032dfb9"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#ac718c39c129c387a51c844e2e032dfb9">llvm::HexagonInstrInfo::mayBeCurLoad</a></div><div class="ttdeci">bool mayBeCurLoad(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l03144">HexagonInstrInfo.cpp:3144</a></div></div>
<div class="ttc" id="aclassllvm_1_1HexagonInstrInfo_html_a814dee0ebe3a1d51f35c332bc96c6852"><div class="ttname"><a href="classllvm_1_1HexagonInstrInfo.html#a814dee0ebe3a1d51f35c332bc96c6852">llvm::HexagonInstrInfo::isDotCurInst</a></div><div class="ttdeci">bool isDotCurInst(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="HexagonInstrInfo_8cpp_source.html#l02237">HexagonInstrInfo.cpp:2237</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:12:02 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
