$date
	Fri Jan 30 09:23:04 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_axi4_read_fsm $end
$var wire 1 ! rvalid $end
$var wire 32 " rdata [31:0] $end
$var wire 1 # arready $end
$var reg 4 $ arid [3:0] $end
$var reg 1 % arvalid $end
$var reg 1 & clk $end
$var reg 1 ' rready $end
$var reg 1 ( rst_n $end
$scope module dut $end
$var wire 4 ) arid [3:0] $end
$var wire 1 % arvalid $end
$var wire 1 & clk $end
$var wire 1 ' rready $end
$var wire 1 ( rst_n $end
$var reg 4 * arid_latched [3:0] $end
$var reg 1 # arready $end
$var reg 2 + next_state [1:0] $end
$var reg 32 , rdata [31:0] $end
$var reg 1 ! rvalid $end
$var reg 2 - state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
0'
0&
0%
b0 $
0#
b0 "
0!
$end
#5000
1&
#10000
0&
#15000
1&
#20000
0&
1(
#25000
b10 *
1#
b1 +
1%
b10 $
b10 )
1&
#30000
0&
#35000
b1 -
1#
b1 +
0%
1&
#40000
0&
#45000
1!
0#
1&
#50000
0&
#55000
1!
1&
#60000
0&
#65000
1!
1&
#70000
0&
#75000
b11001100110011000011001100110011 "
b11001100110011000011001100110011 ,
1!
b10 +
1'
1&
#80000
0&
#85000
1!
b10 -
b0 +
0'
1&
#90000
0&
#95000
b0 -
0!
1&
#100000
0&
#105000
1#
1&
#110000
0&
#115000
1#
1&
#120000
0&
#125000
1#
1&
