<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.12.0" xml:lang="tr">
  <compounddef id="group___c_m_s_i_s" kind="group">
    <compoundname>CMSIS</compoundname>
    <title>CMSIS</title>
    <innergroup refid="group__stm32f4xx">Stm32f4xx</innergroup>
    <innergroup refid="group__stm32f4xx__system">Stm32f4xx_system</innergroup>
    <sectiondef kind="var">
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>ADC_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC status register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="872" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="872" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab0ec7102960640751d44e92ddac994f0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <qualifiedname>ADC_TypeDef::CR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC control register 1, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="873" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="873" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gafdfa307571967afb1d97943e982b6586" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <qualifiedname>ADC_TypeDef::CR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC control register 2, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="874" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="874" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf9d6c604e365c7d9d7601bf4ef373498" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SMPR1</definition>
        <argsstring></argsstring>
        <name>SMPR1</name>
        <qualifiedname>ADC_TypeDef::SMPR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC sample time register 1, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="875" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="875" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6ac83fae8377c7b7fcae50fa4211b0e8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SMPR2</definition>
        <argsstring></argsstring>
        <name>SMPR2</name>
        <qualifiedname>ADC_TypeDef::SMPR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC sample time register 2, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="876" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="876" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga427dda1678f254bd98b1f321d7194a3b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t JOFR1</definition>
        <argsstring></argsstring>
        <name>JOFR1</name>
        <qualifiedname>ADC_TypeDef::JOFR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC injected channel data offset register 1, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="877" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="877" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga11e65074b9f06b48c17cdfa5bea9f125" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t JOFR2</definition>
        <argsstring></argsstring>
        <name>JOFR2</name>
        <qualifiedname>ADC_TypeDef::JOFR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC injected channel data offset register 2, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="878" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="878" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga613f6b76d20c1a513976b920ecd7f4f8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t JOFR3</definition>
        <argsstring></argsstring>
        <name>JOFR3</name>
        <qualifiedname>ADC_TypeDef::JOFR3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC injected channel data offset register 3, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="879" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="879" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2fd59854223e38158b4138ee8e913ab3" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t JOFR4</definition>
        <argsstring></argsstring>
        <name>JOFR4</name>
        <qualifiedname>ADC_TypeDef::JOFR4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC injected channel data offset register 4, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="880" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="880" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga24c3512abcc90ef75cf3e9145e5dbe9b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t HTR</definition>
        <argsstring></argsstring>
        <name>HTR</name>
        <qualifiedname>ADC_TypeDef::HTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC watchdog higher threshold register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="881" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="881" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9f8712dfef7125c0bb39db11f2b7416b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t LTR</definition>
        <argsstring></argsstring>
        <name>LTR</name>
        <qualifiedname>ADC_TypeDef::LTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC watchdog lower threshold register, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="882" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="882" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3302e1bcfdfbbfeb58779d0761fb377c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SQR1</definition>
        <argsstring></argsstring>
        <name>SQR1</name>
        <qualifiedname>ADC_TypeDef::SQR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC regular sequence register 1, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="883" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="883" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaab440b0ad8631f5666dd32768a89cf60" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SQR2</definition>
        <argsstring></argsstring>
        <name>SQR2</name>
        <qualifiedname>ADC_TypeDef::SQR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC regular sequence register 2, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="884" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="884" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga97e40d9928fa25a5628d6442f0aa6c0f" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SQR3</definition>
        <argsstring></argsstring>
        <name>SQR3</name>
        <qualifiedname>ADC_TypeDef::SQR3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC regular sequence register 3, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="885" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="885" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga75e0cc079831adcc051df456737d3ae4" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t JSQR</definition>
        <argsstring></argsstring>
        <name>JSQR</name>
        <qualifiedname>ADC_TypeDef::JSQR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC injected sequence register, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="886" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="886" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga22fa21352be442bd02f9c26a1013d598" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t JDR1</definition>
        <argsstring></argsstring>
        <name>JDR1</name>
        <qualifiedname>ADC_TypeDef::JDR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC injected data register 1, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="887" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="887" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae9156af81694b7a85923348be45a2167" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t JDR2</definition>
        <argsstring></argsstring>
        <name>JDR2</name>
        <qualifiedname>ADC_TypeDef::JDR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC injected data register 2, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="888" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="888" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3a54028253a75a470fccf841178cba46" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t JDR3</definition>
        <argsstring></argsstring>
        <name>JDR3</name>
        <qualifiedname>ADC_TypeDef::JDR3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC injected data register 3, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="889" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="889" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9274ceea3b2c6d5c1903d0a7abad91a1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t JDR4</definition>
        <argsstring></argsstring>
        <name>JDR4</name>
        <qualifiedname>ADC_TypeDef::JDR4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC injected data register 4, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="890" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="890" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>ADC_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC regular data register, Address offset: 0x4C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="891" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="891" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga876dd0a8546697065f406b7543e27af2" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSR</definition>
        <argsstring></argsstring>
        <name>CSR</name>
        <qualifiedname>ADC_Common_TypeDef::CSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC Common status register, Address offset: ADC1 base address + 0x300 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="896" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="896" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5e1322e27c40bf91d172f9673f205c97" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CCR</definition>
        <argsstring></argsstring>
        <name>CCR</name>
        <qualifiedname>ADC_Common_TypeDef::CCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC common control register, Address offset: ADC1 base address + 0x304 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="897" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="897" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga760f86a1a18dffffda54fc15a977979f" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CDR</definition>
        <argsstring></argsstring>
        <name>CDR</name>
        <qualifiedname>ADC_Common_TypeDef::CDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>ADC common regular data register for dual AND triple modes, Address offset: ADC1 base address + 0x308 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="898" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="898" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6921aa1c578a7d17c6e0eb33a73b6630" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TIR</definition>
        <argsstring></argsstring>
        <name>TIR</name>
        <qualifiedname>CAN_TxMailBox_TypeDef::TIR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN TX mailbox identifier register </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="909" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="909" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaed87bed042dd9523ce086119a3bab0ea" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TDTR</definition>
        <argsstring></argsstring>
        <name>TDTR</name>
        <qualifiedname>CAN_TxMailBox_TypeDef::TDTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN mailbox data length control and time stamp register </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="910" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="910" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaded1359e1a32512910bff534d57ade68" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TDLR</definition>
        <argsstring></argsstring>
        <name>TDLR</name>
        <qualifiedname>CAN_TxMailBox_TypeDef::TDLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN mailbox data low register </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="911" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="911" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga90f7c1cf22683459c632d6040366eddf" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TDHR</definition>
        <argsstring></argsstring>
        <name>TDHR</name>
        <qualifiedname>CAN_TxMailBox_TypeDef::TDHR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN mailbox data high register </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="912" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="912" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0acc8eb90b17bef5b9e03c7ddaacfb0b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RIR</definition>
        <argsstring></argsstring>
        <name>RIR</name>
        <qualifiedname>CAN_FIFOMailBox_TypeDef::RIR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN receive FIFO mailbox identifier register </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="921" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="921" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9563d8a88d0db403b8357331bea83a2e" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RDTR</definition>
        <argsstring></argsstring>
        <name>RDTR</name>
        <qualifiedname>CAN_FIFOMailBox_TypeDef::RDTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN receive FIFO mailbox data length control and time stamp register </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="922" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="922" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae1c569688eedd49219cd505b9c22121b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RDLR</definition>
        <argsstring></argsstring>
        <name>RDLR</name>
        <qualifiedname>CAN_FIFOMailBox_TypeDef::RDLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN receive FIFO mailbox data low register </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="923" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="923" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7f11f42ba9d3bc5cd4a4f5ea0214608e" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RDHR</definition>
        <argsstring></argsstring>
        <name>RDHR</name>
        <qualifiedname>CAN_FIFOMailBox_TypeDef::RDHR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN receive FIFO mailbox data high register </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="924" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="924" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga92036953ac673803fe001d843fea508b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FR1</definition>
        <argsstring></argsstring>
        <name>FR1</name>
        <qualifiedname>CAN_FilterRegister_TypeDef::FR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN Filter bank register 1 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="933" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="933" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7f7d80b45b7574463d7030fc8a464582" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FR2</definition>
        <argsstring></argsstring>
        <name>FR2</name>
        <qualifiedname>CAN_FilterRegister_TypeDef::FR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN Filter bank register 1 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="934" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="934" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga27af4e9f888f0b7b1e8da7e002d98798" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MCR</definition>
        <argsstring></argsstring>
        <name>MCR</name>
        <qualifiedname>CAN_TypeDef::MCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN master control register, Address offset: 0x00 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="943" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="943" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gacdd4c1b5466be103fb2bb2a225b1d3a9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MSR</definition>
        <argsstring></argsstring>
        <name>MSR</name>
        <qualifiedname>CAN_TypeDef::MSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN master status register, Address offset: 0x04 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="944" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="944" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga87e3001757a0cd493785f1f3337dd0e8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TSR</definition>
        <argsstring></argsstring>
        <name>TSR</name>
        <qualifiedname>CAN_TypeDef::TSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN transmit status register, Address offset: 0x08 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="945" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="945" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaccf4141cee239380d0ad4634ee21dbf6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RF0R</definition>
        <argsstring></argsstring>
        <name>RF0R</name>
        <qualifiedname>CAN_TypeDef::RF0R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN receive FIFO 0 register, Address offset: 0x0C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="946" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="946" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga02b589bb589df4f39e549dca4d5abb08" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RF1R</definition>
        <argsstring></argsstring>
        <name>RF1R</name>
        <qualifiedname>CAN_TypeDef::RF1R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN receive FIFO 1 register, Address offset: 0x10 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="947" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="947" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6566f8cfbd1d8aa7e8db046aa35e77db" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IER</definition>
        <argsstring></argsstring>
        <name>IER</name>
        <qualifiedname>CAN_TypeDef::IER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN interrupt enable register, Address offset: 0x14 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="948" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="948" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2b39f943954e0e7d177b511d9074a0b7" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ESR</definition>
        <argsstring></argsstring>
        <name>ESR</name>
        <qualifiedname>CAN_TypeDef::ESR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN error status register, Address offset: 0x18 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="949" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="949" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5c0fcd3e7b4c59ab1dd68f6bd8f74e07" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BTR</definition>
        <argsstring></argsstring>
        <name>BTR</name>
        <qualifiedname>CAN_TypeDef::BTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN bit timing register, Address offset: 0x1C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="950" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="950" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaae28ab86a4ae57ed057ed1ea89a6d34b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED0[88]</definition>
        <argsstring>[88]</argsstring>
        <name>RESERVED0</name>
        <qualifiedname>CAN_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x020 - 0x17F <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="951" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="951" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae37503ab1a7bbd29846f94cdadf0a9ef" prot="public" static="no" mutable="no">
        <type><ref refid="struct_c_a_n___tx_mail_box___type_def" kindref="compound">CAN_TxMailBox_TypeDef</ref></type>
        <definition>CAN_TxMailBox_TypeDef sTxMailBox[3]</definition>
        <argsstring>[3]</argsstring>
        <name>sTxMailBox</name>
        <qualifiedname>CAN_TypeDef::sTxMailBox</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN Tx MailBox, Address offset: 0x180 - 0x1AC </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="952" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="952" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga21b030b34e131f7ef6ea273416449fe4" prot="public" static="no" mutable="no">
        <type><ref refid="struct_c_a_n___f_i_f_o_mail_box___type_def" kindref="compound">CAN_FIFOMailBox_TypeDef</ref></type>
        <definition>CAN_FIFOMailBox_TypeDef sFIFOMailBox[2]</definition>
        <argsstring>[2]</argsstring>
        <name>sFIFOMailBox</name>
        <qualifiedname>CAN_TypeDef::sFIFOMailBox</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN FIFO MailBox, Address offset: 0x1B0 - 0x1CC </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="953" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="953" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4bb07a7828fbd5fe86f6a5a3545c177d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED1[12]</definition>
        <argsstring>[12]</argsstring>
        <name>RESERVED1</name>
        <qualifiedname>CAN_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1D0 - 0x1FF <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="954" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="954" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1cb734df34f6520a7204c4c70634ebba" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FMR</definition>
        <argsstring></argsstring>
        <name>FMR</name>
        <qualifiedname>CAN_TypeDef::FMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN filter master register, Address offset: 0x200 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="955" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="955" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaaa6f4cf1f16aaa6d17ec6c410db76acf" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FM1R</definition>
        <argsstring></argsstring>
        <name>FM1R</name>
        <qualifiedname>CAN_TypeDef::FM1R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN filter mode register, Address offset: 0x204 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="956" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="956" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4c9b972a304c0e08ca27cbe57627c496" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED2</definition>
        <argsstring></argsstring>
        <name>RESERVED2</name>
        <qualifiedname>CAN_TypeDef::RESERVED2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x208 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="957" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="957" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaae0256ae42106ee7f87fc7e5bdb779d4" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FS1R</definition>
        <argsstring></argsstring>
        <name>FS1R</name>
        <qualifiedname>CAN_TypeDef::FS1R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN filter scale register, Address offset: 0x20C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="958" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="958" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf2b40c5e36a5e861490988275499e158" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED3</definition>
        <argsstring></argsstring>
        <name>RESERVED3</name>
        <qualifiedname>CAN_TypeDef::RESERVED3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x210 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="959" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="959" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf1405e594e39e5b34f9499f680157a25" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FFA1R</definition>
        <argsstring></argsstring>
        <name>FFA1R</name>
        <qualifiedname>CAN_TypeDef::FFA1R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN filter FIFO assignment register, Address offset: 0x214 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="960" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="960" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac0018930ee9f18afda25b695b9a4ec16" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED4</definition>
        <argsstring></argsstring>
        <name>RESERVED4</name>
        <qualifiedname>CAN_TypeDef::RESERVED4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x218 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="961" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="961" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaaf76271f4ab0b3deb3ceb6e2ac0d62d0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FA1R</definition>
        <argsstring></argsstring>
        <name>FA1R</name>
        <qualifiedname>CAN_TypeDef::FA1R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN filter activation register, Address offset: 0x21C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="962" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="962" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga269f31b91d0f38a48061b76ecc346f55" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED5[8]</definition>
        <argsstring>[8]</argsstring>
        <name>RESERVED5</name>
        <qualifiedname>CAN_TypeDef::RESERVED5</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x220-0x23F <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="963" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="963" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga31bd74513e6e599319702ad34113bf59" prot="public" static="no" mutable="no">
        <type><ref refid="struct_c_a_n___filter_register___type_def" kindref="compound">CAN_FilterRegister_TypeDef</ref></type>
        <definition>CAN_FilterRegister_TypeDef sFilterRegister[28]</definition>
        <argsstring>[28]</argsstring>
        <name>sFilterRegister</name>
        <qualifiedname>CAN_TypeDef::sFilterRegister</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CAN Filter Register, Address offset: 0x240-0x31C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="964" column="30" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="964" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>CRC_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRC Data register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="988" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="988" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga601d7b0ba761c987db359b2d7173b7e0" prot="public" static="no" mutable="no">
        <type>__IO uint8_t</type>
        <definition>__IO uint8_t IDR</definition>
        <argsstring></argsstring>
        <name>IDR</name>
        <qualifiedname>CRC_TypeDef::IDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRC Independent data register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="989" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="989" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa7d2bd5481ee985778c410a7e5826b71" prot="public" static="no" mutable="no">
        <type>uint8_t</type>
        <definition>uint8_t RESERVED0</definition>
        <argsstring></argsstring>
        <name>RESERVED0</name>
        <qualifiedname>CRC_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x05 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="990" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="990" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED1</definition>
        <argsstring></argsstring>
        <name>RESERVED1</name>
        <qualifiedname>CRC_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x06 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="991" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="991" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>CRC_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRC Control register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="992" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="992" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>DAC_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC control register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1001" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1001" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga896bbb7153af0b67ad772360feaceeb4" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SWTRIGR</definition>
        <argsstring></argsstring>
        <name>SWTRIGR</name>
        <qualifiedname>DAC_TypeDef::SWTRIGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC software trigger register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1002" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1002" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac2bb55b037b800a25852736afdd7a258" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DHR12R1</definition>
        <argsstring></argsstring>
        <name>DHR12R1</name>
        <qualifiedname>DAC_TypeDef::DHR12R1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC channel1 12-bit right-aligned data holding register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1003" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1003" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae9028b8bcb5118b7073165fb50fcd559" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DHR12L1</definition>
        <argsstring></argsstring>
        <name>DHR12L1</name>
        <qualifiedname>DAC_TypeDef::DHR12L1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC channel1 12-bit left aligned data holding register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1004" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1004" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad0a200e12acad17a5c7d2059159ea7e1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DHR8R1</definition>
        <argsstring></argsstring>
        <name>DHR8R1</name>
        <qualifiedname>DAC_TypeDef::DHR8R1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC channel1 8-bit right aligned data holding register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1005" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1005" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga804c7e15dbb587c7ea25511f6a7809f7" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DHR12R2</definition>
        <argsstring></argsstring>
        <name>DHR12R2</name>
        <qualifiedname>DAC_TypeDef::DHR12R2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC channel2 12-bit right aligned data holding register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1006" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1006" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2e45f9c9d67e384187b25334ba0a3e3d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DHR12L2</definition>
        <argsstring></argsstring>
        <name>DHR12L2</name>
        <qualifiedname>DAC_TypeDef::DHR12L2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC channel2 12-bit left aligned data holding register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1007" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1007" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4c435f0e34ace4421241cd5c3ae87fc2" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DHR8R2</definition>
        <argsstring></argsstring>
        <name>DHR8R2</name>
        <qualifiedname>DAC_TypeDef::DHR8R2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC channel2 8-bit right-aligned data holding register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1008" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1008" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1590b77e57f17e75193da259da72095e" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DHR12RD</definition>
        <argsstring></argsstring>
        <name>DHR12RD</name>
        <qualifiedname>DAC_TypeDef::DHR12RD</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Dual DAC 12-bit right-aligned data holding register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1009" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1009" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gacc269320aff0a6482730224a4b641a59" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DHR12LD</definition>
        <argsstring></argsstring>
        <name>DHR12LD</name>
        <qualifiedname>DAC_TypeDef::DHR12LD</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DUAL DAC 12-bit left aligned data holding register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1010" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1010" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9590269cba8412f1be96b0ddb846ef44" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DHR8RD</definition>
        <argsstring></argsstring>
        <name>DHR8RD</name>
        <qualifiedname>DAC_TypeDef::DHR8RD</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DUAL DAC 8-bit right aligned data holding register, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1011" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1011" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa710505be03a41981c35bacc7ce20746" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DOR1</definition>
        <argsstring></argsstring>
        <name>DOR1</name>
        <qualifiedname>DAC_TypeDef::DOR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC channel1 data output register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1012" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1012" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaba9fb810b0cf6cbc1280c5c63be2418b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DOR2</definition>
        <argsstring></argsstring>
        <name>DOR2</name>
        <qualifiedname>DAC_TypeDef::DOR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC channel2 data output register, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1013" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1013" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>DAC_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DAC status register, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1014" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1014" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga24df28d0e440321b21f6f07b3bb93dea" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IDCODE</definition>
        <argsstring></argsstring>
        <name>IDCODE</name>
        <qualifiedname>DBGMCU_TypeDef::IDCODE</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>MCU device ID code, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1062" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1062" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>DBGMCU_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Debug MCU configuration register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1063" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1063" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5eaefc557573ae7bdc632ef6b6d574b5" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t APB1FZ</definition>
        <argsstring></argsstring>
        <name>APB1FZ</name>
        <qualifiedname>DBGMCU_TypeDef::APB1FZ</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Debug MCU APB1 freeze register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1064" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1064" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4628a8c32f97ef93b15b2b503ef90c75" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t APB2FZ</definition>
        <argsstring></argsstring>
        <name>APB2FZ</name>
        <qualifiedname>DBGMCU_TypeDef::APB2FZ</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Debug MCU APB2 freeze register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1065" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1065" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>DCMI_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI control register 1, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1074" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1074" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>DCMI_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI status register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1075" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1075" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa196fddf0ba7d6e3ce29bdb04eb38b94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RISR</definition>
        <argsstring></argsstring>
        <name>RISR</name>
        <qualifiedname>DCMI_TypeDef::RISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI raw interrupt status register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1076" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1076" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6566f8cfbd1d8aa7e8db046aa35e77db" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IER</definition>
        <argsstring></argsstring>
        <name>IER</name>
        <qualifiedname>DCMI_TypeDef::IER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI interrupt enable register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1077" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1077" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga524e134cec519206cb41d0545e382978" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MISR</definition>
        <argsstring></argsstring>
        <name>MISR</name>
        <qualifiedname>DCMI_TypeDef::MISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI masked interrupt status register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1078" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1078" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0a8c8230846fd8ff154b9fde8dfa0399" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ICR</definition>
        <argsstring></argsstring>
        <name>ICR</name>
        <qualifiedname>DCMI_TypeDef::ICR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI interrupt clear register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1079" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1079" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9cc4ec74be864c929261e0810f2fd7f0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ESCR</definition>
        <argsstring></argsstring>
        <name>ESCR</name>
        <qualifiedname>DCMI_TypeDef::ESCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI embedded synchronization code register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1080" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1080" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf751d49ef824c1636c78822ecae066f4" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ESUR</definition>
        <argsstring></argsstring>
        <name>ESUR</name>
        <qualifiedname>DCMI_TypeDef::ESUR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI embedded synchronization unmask register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1081" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1081" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga919b70dd8762e44263a02dfbafc7b8ce" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CWSTRTR</definition>
        <argsstring></argsstring>
        <name>CWSTRTR</name>
        <qualifiedname>DCMI_TypeDef::CWSTRTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI crop window start, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1082" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1082" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa3ccc5d081bbee3c61ae9aa5e0c83af9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CWSIZER</definition>
        <argsstring></argsstring>
        <name>CWSIZER</name>
        <qualifiedname>DCMI_TypeDef::CWSIZER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI crop window size, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1083" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1083" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>DCMI_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DCMI data register, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1084" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1084" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>DMA_Stream_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA stream x configuration register <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1093" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1093" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf60258ad5a25addc1e8969665d0c1731" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t NDTR</definition>
        <argsstring></argsstring>
        <name>NDTR</name>
        <qualifiedname>DMA_Stream_TypeDef::NDTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA stream x number of data register <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1094" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1094" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaef55be3d948c22dd32a97e8d4f8761fd" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PAR</definition>
        <argsstring></argsstring>
        <name>PAR</name>
        <qualifiedname>DMA_Stream_TypeDef::PAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA stream x peripheral address register </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1095" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1095" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga63b4d166f4ab5024db6b493a7ab7b640" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t M0AR</definition>
        <argsstring></argsstring>
        <name>M0AR</name>
        <qualifiedname>DMA_Stream_TypeDef::M0AR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA stream x memory 0 address register <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1096" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1096" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaee7782244ceb4791d9a3891804ac47ac" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t M1AR</definition>
        <argsstring></argsstring>
        <name>M1AR</name>
        <qualifiedname>DMA_Stream_TypeDef::M1AR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA stream x memory 1 address register <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1097" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1097" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5d5cc7f32884945503dd29f8f6cbb415" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FCR</definition>
        <argsstring></argsstring>
        <name>FCR</name>
        <qualifiedname>DMA_Stream_TypeDef::FCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA stream x FIFO control register <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1098" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1098" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5cdef358e9e95b570358e1f6a3a7f492" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t LISR</definition>
        <argsstring></argsstring>
        <name>LISR</name>
        <qualifiedname>DMA_TypeDef::LISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA low interrupt status register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1103" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1103" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6fe40f7ac1a18c2726b328b5ec02b262" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t HISR</definition>
        <argsstring></argsstring>
        <name>HISR</name>
        <qualifiedname>DMA_TypeDef::HISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA high interrupt status register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1104" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1104" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac4f7bf4cb172024bfc940c00167cd04e" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t LIFCR</definition>
        <argsstring></argsstring>
        <name>LIFCR</name>
        <qualifiedname>DMA_TypeDef::LIFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA low interrupt flag clear register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1105" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1105" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac55c27aeea4107813c1e7da3fcf46961" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t HIFCR</definition>
        <argsstring></argsstring>
        <name>HIFCR</name>
        <qualifiedname>DMA_TypeDef::HIFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA high interrupt flag clear register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1106" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1106" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>DMA2D_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Control Register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1115" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1115" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab3c49a96815fcbee63d95e1e74f20e75" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ISR</definition>
        <argsstring></argsstring>
        <name>ISR</name>
        <qualifiedname>DMA2D_TypeDef::ISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Interrupt Status Register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1116" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1116" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac6f9d540fd6a21c0fbc7bfbbee9a8504" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IFCR</definition>
        <argsstring></argsstring>
        <name>IFCR</name>
        <qualifiedname>DMA2D_TypeDef::IFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Interrupt Flag Clear Register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1117" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1117" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga17e8aa3d2c6464eba518c8ccf28c173d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FGMAR</definition>
        <argsstring></argsstring>
        <name>FGMAR</name>
        <qualifiedname>DMA2D_TypeDef::FGMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground Memory Address Register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1118" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1118" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf3d84e911bbb2bf8cfa6d5e1dfe01afe" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FGOR</definition>
        <argsstring></argsstring>
        <name>FGOR</name>
        <qualifiedname>DMA2D_TypeDef::FGOR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground Offset Register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1119" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1119" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2ab8fa08f05f63b322b38013283e6fa0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BGMAR</definition>
        <argsstring></argsstring>
        <name>BGMAR</name>
        <qualifiedname>DMA2D_TypeDef::BGMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background Memory Address Register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1120" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1120" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga29e2e00c79be42d49f6f189c207cc664" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BGOR</definition>
        <argsstring></argsstring>
        <name>BGOR</name>
        <qualifiedname>DMA2D_TypeDef::BGOR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background Offset Register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1121" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1121" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gadd402fd3aa4845802f08f8df79a5a72a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FGPFCCR</definition>
        <argsstring></argsstring>
        <name>FGPFCCR</name>
        <qualifiedname>DMA2D_TypeDef::FGPFCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground PFC Control Register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1122" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1122" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3b7bcbbdcd4f728861babc3300a26f61" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FGCOLR</definition>
        <argsstring></argsstring>
        <name>FGCOLR</name>
        <qualifiedname>DMA2D_TypeDef::FGCOLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground Color Register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1123" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1123" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2ad24a3135aa498ba6691f6a114a9826" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BGPFCCR</definition>
        <argsstring></argsstring>
        <name>BGPFCCR</name>
        <qualifiedname>DMA2D_TypeDef::BGPFCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background PFC Control Register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1124" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1124" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1b655471716402cff4ef1d584da01ea6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BGCOLR</definition>
        <argsstring></argsstring>
        <name>BGCOLR</name>
        <qualifiedname>DMA2D_TypeDef::BGCOLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background Color Register, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1125" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1125" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga27ad59cf99d0d0904958175238c40d8d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FGCMAR</definition>
        <argsstring></argsstring>
        <name>FGCMAR</name>
        <qualifiedname>DMA2D_TypeDef::FGCMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground CLUT Memory Address Register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1126" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1126" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8108e797e9421f12d2fa5b7bca1d8a12" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BGCMAR</definition>
        <argsstring></argsstring>
        <name>BGCMAR</name>
        <qualifiedname>DMA2D_TypeDef::BGCMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background CLUT Memory Address Register, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1127" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1127" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga79db32535165c766c9de2374a27ed059" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t OPFCCR</definition>
        <argsstring></argsstring>
        <name>OPFCCR</name>
        <qualifiedname>DMA2D_TypeDef::OPFCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Output PFC Control Register, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1128" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1128" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5ec0a83694c97af7786583ef37fb795c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t OCOLR</definition>
        <argsstring></argsstring>
        <name>OCOLR</name>
        <qualifiedname>DMA2D_TypeDef::OCOLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Output Color Register, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1129" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1129" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab6be353d6107a8bb0641a438ac0eb93d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t OMAR</definition>
        <argsstring></argsstring>
        <name>OMAR</name>
        <qualifiedname>DMA2D_TypeDef::OMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Output Memory Address Register, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1130" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1130" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gafe934616b06edb746effd439206836a5" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t OOR</definition>
        <argsstring></argsstring>
        <name>OOR</name>
        <qualifiedname>DMA2D_TypeDef::OOR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Output Offset Register, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1131" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1131" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1eef24a1df459c6e5dd17d516013c5fb" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t NLR</definition>
        <argsstring></argsstring>
        <name>NLR</name>
        <qualifiedname>DMA2D_TypeDef::NLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Number of Line Register, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1132" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1132" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2fc2e30027d62fbf2ad32f911fbadeca" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t LWR</definition>
        <argsstring></argsstring>
        <name>LWR</name>
        <qualifiedname>DMA2D_TypeDef::LWR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Line Watermark Register, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1133" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1133" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9f16d1904f085dbd51466994f01bd9e2" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AMTCR</definition>
        <argsstring></argsstring>
        <name>AMTCR</name>
        <qualifiedname>DMA2D_TypeDef::AMTCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D AHB Master Timer Configuration Register, Address offset: 0x4C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1134" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1134" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaba866c9137d0c578b9344d88cfbe17f2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED[236]</definition>
        <argsstring>[236]</argsstring>
        <name>RESERVED</name>
        <qualifiedname>DMA2D_TypeDef::RESERVED</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x50-0x3FF </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1135" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1135" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7ed3c45a71b6382890860bcd8f313d51" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FGCLUT[256]</definition>
        <argsstring>[256]</argsstring>
        <name>FGCLUT</name>
        <qualifiedname>DMA2D_TypeDef::FGCLUT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Foreground CLUT, Address offset:400-7FF </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1136" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1136" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac6cd6efd0eadd0504f15f963e54cf8f5" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BGCLUT[256]</definition>
        <argsstring>[256]</argsstring>
        <name>BGCLUT</name>
        <qualifiedname>DMA2D_TypeDef::BGCLUT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>DMA2D Background CLUT, Address offset:800-BFF </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1137" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1137" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga20acbcac1c35f66de94c9ff0e2ddc7b0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACCR</definition>
        <argsstring></argsstring>
        <name>MACCR</name>
        <qualifiedname>ETH_TypeDef::MACCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1229" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1229" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8ad4e3dbde1518ecde5d979c2a89a76a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACFFR</definition>
        <argsstring></argsstring>
        <name>MACFFR</name>
        <qualifiedname>ETH_TypeDef::MACFFR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1230" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1230" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga121212bdb227106df681d24e5d896a4e" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACHTHR</definition>
        <argsstring></argsstring>
        <name>MACHTHR</name>
        <qualifiedname>ETH_TypeDef::MACHTHR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1231" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1231" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1d34ab8e5c2041c00ba9526b3958099d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACHTLR</definition>
        <argsstring></argsstring>
        <name>MACHTLR</name>
        <qualifiedname>ETH_TypeDef::MACHTLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1232" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1232" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9ea1e1c6615eb3bd70eb328dba65fc87" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACMIIAR</definition>
        <argsstring></argsstring>
        <name>MACMIIAR</name>
        <qualifiedname>ETH_TypeDef::MACMIIAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1233" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1233" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga87c7687c35332bf5ee86473043652146" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACMIIDR</definition>
        <argsstring></argsstring>
        <name>MACMIIDR</name>
        <qualifiedname>ETH_TypeDef::MACMIIDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1234" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1234" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga12f62d3d3b9ee30c20c324b146e72795" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACFCR</definition>
        <argsstring></argsstring>
        <name>MACFCR</name>
        <qualifiedname>ETH_TypeDef::MACFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1235" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1235" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga92ff1fe799bb33d13efbaa1195867781" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACVLANTR</definition>
        <argsstring></argsstring>
        <name>MACVLANTR</name>
        <qualifiedname>ETH_TypeDef::MACVLANTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1236" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1236" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED0[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED0</name>
        <qualifiedname>ETH_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1237" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1237" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga129dcc23d48588d5af7dd218b617933d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACRWUFFR</definition>
        <argsstring></argsstring>
        <name>MACRWUFFR</name>
        <qualifiedname>ETH_TypeDef::MACRWUFFR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1238" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1238" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gabbb2f4f89e7d8c3242365b4506e43217" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACPMTCSR</definition>
        <argsstring></argsstring>
        <name>MACPMTCSR</name>
        <qualifiedname>ETH_TypeDef::MACPMTCSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1239" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1239" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga28d88d9a08aab1adbebea61c42ef901e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED1[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED1</name>
        <qualifiedname>ETH_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1240" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1240" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1173127526cca9128e409bc83c7729dc" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACSR</definition>
        <argsstring></argsstring>
        <name>MACSR</name>
        <qualifiedname>ETH_TypeDef::MACSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1241" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1241" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac42b829c02429cb9363563f7eb9d58ed" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACIMR</definition>
        <argsstring></argsstring>
        <name>MACIMR</name>
        <qualifiedname>ETH_TypeDef::MACIMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1242" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1242" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab8b4520c137846f0a128146144514419" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACA0HR</definition>
        <argsstring></argsstring>
        <name>MACA0HR</name>
        <qualifiedname>ETH_TypeDef::MACA0HR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1243" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1243" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga45e8169adb601f00e411b840f9fbb5af" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACA0LR</definition>
        <argsstring></argsstring>
        <name>MACA0LR</name>
        <qualifiedname>ETH_TypeDef::MACA0LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1244" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1244" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3a6cc81e1024f9a93ec7653d32f12dcb" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACA1HR</definition>
        <argsstring></argsstring>
        <name>MACA1HR</name>
        <qualifiedname>ETH_TypeDef::MACA1HR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1245" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1245" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaadfb486dd07e2fd02fb491733deffd9b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACA1LR</definition>
        <argsstring></argsstring>
        <name>MACA1LR</name>
        <qualifiedname>ETH_TypeDef::MACA1LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1246" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1246" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga38f1ce04678d5141e115cfd6f7b803d1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACA2HR</definition>
        <argsstring></argsstring>
        <name>MACA2HR</name>
        <qualifiedname>ETH_TypeDef::MACA2HR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1247" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1247" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga423b12ab536a1c4fdb1ce63f645822a7" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACA2LR</definition>
        <argsstring></argsstring>
        <name>MACA2LR</name>
        <qualifiedname>ETH_TypeDef::MACA2LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1248" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1248" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad02ff09f7ce33f093ad04b84fee2bdec" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACA3HR</definition>
        <argsstring></argsstring>
        <name>MACA3HR</name>
        <qualifiedname>ETH_TypeDef::MACA3HR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1249" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1249" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2ba9f73c7fa756305d54a8f80872c6df" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MACA3LR</definition>
        <argsstring></argsstring>
        <name>MACA3LR</name>
        <qualifiedname>ETH_TypeDef::MACA3LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1250" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1250" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1cf0d9299ef58b327f4e3d03da1c1aaf" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED2[40]</definition>
        <argsstring>[40]</argsstring>
        <name>RESERVED2</name>
        <qualifiedname>ETH_TypeDef::RESERVED2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1251" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1251" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad57490cb3a07132702f96d8b5d547c89" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCCR</definition>
        <argsstring></argsstring>
        <name>MMCCR</name>
        <qualifiedname>ETH_TypeDef::MMCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1252" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1252" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaea29ac183c979d0cb95ad3781fe9ed91" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCRIR</definition>
        <argsstring></argsstring>
        <name>MMCRIR</name>
        <qualifiedname>ETH_TypeDef::MMCRIR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1253" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1253" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga614e0b81fce7cf218a357f8a0a3de7b8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCTIR</definition>
        <argsstring></argsstring>
        <name>MMCTIR</name>
        <qualifiedname>ETH_TypeDef::MMCTIR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1254" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1254" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga63872a3017c14a869c647123573dd002" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCRIMR</definition>
        <argsstring></argsstring>
        <name>MMCRIMR</name>
        <qualifiedname>ETH_TypeDef::MMCRIMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1255" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1255" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga18e294dd2625a93ebf2aab9f2b3c4911" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCTIMR</definition>
        <argsstring></argsstring>
        <name>MMCTIMR</name>
        <qualifiedname>ETH_TypeDef::MMCTIMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1256" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1256" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6446adf612691721c62fc68aff4fe39" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED3[14]</definition>
        <argsstring>[14]</argsstring>
        <name>RESERVED3</name>
        <qualifiedname>ETH_TypeDef::RESERVED3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1257" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1257" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga23970354d69354ab78165e76afd6c2f7" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCTGFSCCR</definition>
        <argsstring></argsstring>
        <name>MMCTGFSCCR</name>
        <qualifiedname>ETH_TypeDef::MMCTGFSCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1258" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1258" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga50c8425cf8d27268b3272ace0a224a94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCTGFMSCCR</definition>
        <argsstring></argsstring>
        <name>MMCTGFMSCCR</name>
        <qualifiedname>ETH_TypeDef::MMCTGFMSCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1259" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1259" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gabca175d3acfbc2a0806452fd57ea5fc4" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED4[5]</definition>
        <argsstring>[5]</argsstring>
        <name>RESERVED4</name>
        <qualifiedname>ETH_TypeDef::RESERVED4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1260" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1260" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga71d932b554a5548e5d85ed81e58c1ed0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCTGFCR</definition>
        <argsstring></argsstring>
        <name>MMCTGFCR</name>
        <qualifiedname>ETH_TypeDef::MMCTGFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1261" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1261" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3c1a316c73bb5f0eae7fbe66177cbca6" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED5[10]</definition>
        <argsstring>[10]</argsstring>
        <name>RESERVED5</name>
        <qualifiedname>ETH_TypeDef::RESERVED5</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1262" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1262" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaff6eeec1afa983f153ff0786c8902d43" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCRFCECR</definition>
        <argsstring></argsstring>
        <name>MMCRFCECR</name>
        <qualifiedname>ETH_TypeDef::MMCRFCECR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1263" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1263" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga65bb525a3f4d3ee131f9a7ed899d5eef" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCRFAECR</definition>
        <argsstring></argsstring>
        <name>MMCRFAECR</name>
        <qualifiedname>ETH_TypeDef::MMCRFAECR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1264" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1264" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7e9a9bba62d1d98e3058b29a892b3877" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED6[10]</definition>
        <argsstring>[10]</argsstring>
        <name>RESERVED6</name>
        <qualifiedname>ETH_TypeDef::RESERVED6</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1265" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1265" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6ff264b60a3b40f40d136288e5ec5ba8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MMCRGUFCR</definition>
        <argsstring></argsstring>
        <name>MMCRGUFCR</name>
        <qualifiedname>ETH_TypeDef::MMCRGUFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1266" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1266" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab1b7eacec3f164ed04001e9c806f73f9" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED7[334]</definition>
        <argsstring>[334]</argsstring>
        <name>RESERVED7</name>
        <qualifiedname>ETH_TypeDef::RESERVED7</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1267" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1267" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa657aa42398bc8294976632d778b6db4" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPTSCR</definition>
        <argsstring></argsstring>
        <name>PTPTSCR</name>
        <qualifiedname>ETH_TypeDef::PTPTSCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1268" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1268" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf34b7e8815984e272daa3f089014af4e" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPSSIR</definition>
        <argsstring></argsstring>
        <name>PTPSSIR</name>
        <qualifiedname>ETH_TypeDef::PTPSSIR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1269" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1269" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1ebbda0d742e80ca3d53edfa3a95f627" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPTSHR</definition>
        <argsstring></argsstring>
        <name>PTPTSHR</name>
        <qualifiedname>ETH_TypeDef::PTPTSHR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1270" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1270" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga55c1058cd74dba0ed0cb8963684b9199" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPTSLR</definition>
        <argsstring></argsstring>
        <name>PTPTSLR</name>
        <qualifiedname>ETH_TypeDef::PTPTSLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1271" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1271" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae8e4ef158db1de28bfd759e40677ba4c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPTSHUR</definition>
        <argsstring></argsstring>
        <name>PTPTSHUR</name>
        <qualifiedname>ETH_TypeDef::PTPTSHUR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1272" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1272" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga646bf44e807d10a09f980ace333d33ab" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPTSLUR</definition>
        <argsstring></argsstring>
        <name>PTPTSLUR</name>
        <qualifiedname>ETH_TypeDef::PTPTSLUR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1273" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1273" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8f47c0f21e22b98bbc2c9f3b6342fbb8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPTSAR</definition>
        <argsstring></argsstring>
        <name>PTPTSAR</name>
        <qualifiedname>ETH_TypeDef::PTPTSAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1274" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1274" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf90723c7aee9c32113a2667b0a5c69f1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPTTHR</definition>
        <argsstring></argsstring>
        <name>PTPTTHR</name>
        <qualifiedname>ETH_TypeDef::PTPTTHR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1275" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1275" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga28e7b0195ce457d20f585f6587fc1cb8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPTTLR</definition>
        <argsstring></argsstring>
        <name>PTPTTLR</name>
        <qualifiedname>ETH_TypeDef::PTPTTLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1276" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1276" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2e60bc2eefc18398fb2459d1b44453e5" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RESERVED8</definition>
        <argsstring></argsstring>
        <name>RESERVED8</name>
        <qualifiedname>ETH_TypeDef::RESERVED8</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1277" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1277" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gadca0624d09f2c72eee9807cea80a4d0c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PTPTSSR</definition>
        <argsstring></argsstring>
        <name>PTPTSSR</name>
        <qualifiedname>ETH_TypeDef::PTPTSSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1278" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1278" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae62fffd7d8f9f69b15edacdea4ba27f2" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED9[565]</definition>
        <argsstring>[565]</argsstring>
        <name>RESERVED9</name>
        <qualifiedname>ETH_TypeDef::RESERVED9</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1279" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1279" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad1e11eb1200e64e0563e3576bf258194" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMABMR</definition>
        <argsstring></argsstring>
        <name>DMABMR</name>
        <qualifiedname>ETH_TypeDef::DMABMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1280" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1280" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gacf0114902a52b7ffcc343e06484b3623" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMATPDR</definition>
        <argsstring></argsstring>
        <name>DMATPDR</name>
        <qualifiedname>ETH_TypeDef::DMATPDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1281" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1281" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaad6309afe126da26921191697d7e5c43" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMARPDR</definition>
        <argsstring></argsstring>
        <name>DMARPDR</name>
        <qualifiedname>ETH_TypeDef::DMARPDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1282" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1282" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga581ce491c035ce46db723260377c2032" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMARDLAR</definition>
        <argsstring></argsstring>
        <name>DMARDLAR</name>
        <qualifiedname>ETH_TypeDef::DMARDLAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1283" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1283" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7dba9527df73350f35683140d73a5f8d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMATDLAR</definition>
        <argsstring></argsstring>
        <name>DMATDLAR</name>
        <qualifiedname>ETH_TypeDef::DMATDLAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1284" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1284" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9e7c3d04e4dcf975939eeaac246b25d0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMASR</definition>
        <argsstring></argsstring>
        <name>DMASR</name>
        <qualifiedname>ETH_TypeDef::DMASR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1285" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1285" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa15b972f30ee47f5df0d3ebc8866509d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMAOMR</definition>
        <argsstring></argsstring>
        <name>DMAOMR</name>
        <qualifiedname>ETH_TypeDef::DMAOMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1286" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1286" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gadd56f3652fd065c6797411e80477a064" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMAIER</definition>
        <argsstring></argsstring>
        <name>DMAIER</name>
        <qualifiedname>ETH_TypeDef::DMAIER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1287" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1287" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga12eba1fc5d54aa50fdda201f7f9a84a3" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMAMFBOCR</definition>
        <argsstring></argsstring>
        <name>DMAMFBOCR</name>
        <qualifiedname>ETH_TypeDef::DMAMFBOCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1288" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1288" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac6fe9e194ed9d08bf6bd28ceb80ac4b0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMARSWTR</definition>
        <argsstring></argsstring>
        <name>DMARSWTR</name>
        <qualifiedname>ETH_TypeDef::DMARSWTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1289" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1289" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga57d552323802fb4dd0bac95a02e814f0" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED10[8]</definition>
        <argsstring>[8]</argsstring>
        <name>RESERVED10</name>
        <qualifiedname>ETH_TypeDef::RESERVED10</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1290" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1290" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab5bb348210fdd9a5538eb57abc5a5673" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMACHTDR</definition>
        <argsstring></argsstring>
        <name>DMACHTDR</name>
        <qualifiedname>ETH_TypeDef::DMACHTDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1291" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1291" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9c49de2e699886d6604fd2b3d376a0e9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMACHRDR</definition>
        <argsstring></argsstring>
        <name>DMACHRDR</name>
        <qualifiedname>ETH_TypeDef::DMACHRDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1292" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1292" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga900f9f888342fbdd8ee07e3ee1d4b73c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMACHTBAR</definition>
        <argsstring></argsstring>
        <name>DMACHTBAR</name>
        <qualifiedname>ETH_TypeDef::DMACHTBAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1293" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1293" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gacf3f7ecbf774d8d505655ac7f24761fc" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMACHRBAR</definition>
        <argsstring></argsstring>
        <name>DMACHRBAR</name>
        <qualifiedname>ETH_TypeDef::DMACHRBAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1294" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1294" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae845b86e973b4bf8a33c447c261633f6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IMR</definition>
        <argsstring></argsstring>
        <name>IMR</name>
        <qualifiedname>EXTI_TypeDef::IMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>EXTI Interrupt mask register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1303" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1303" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6034c7458d8e6030f6dacecf0f1a3a89" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t EMR</definition>
        <argsstring></argsstring>
        <name>EMR</name>
        <qualifiedname>EXTI_TypeDef::EMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>EXTI Event mask register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1304" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1304" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0d952a17455687d6e9053730d028fa1d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RTSR</definition>
        <argsstring></argsstring>
        <name>RTSR</name>
        <qualifiedname>EXTI_TypeDef::RTSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>EXTI Rising trigger selection register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1305" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1305" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa0f7c828c46ae6f6bc9f66f11720bbe6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FTSR</definition>
        <argsstring></argsstring>
        <name>FTSR</name>
        <qualifiedname>EXTI_TypeDef::FTSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>EXTI Falling trigger selection register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1306" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1306" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9eae93b6cc13d4d25e12f2224e2369c9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SWIER</definition>
        <argsstring></argsstring>
        <name>SWIER</name>
        <qualifiedname>EXTI_TypeDef::SWIER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>EXTI Software interrupt event register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1307" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1307" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf8d25514079514d38c104402f46470af" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PR</definition>
        <argsstring></argsstring>
        <name>PR</name>
        <qualifiedname>EXTI_TypeDef::PR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>EXTI Pending register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1308" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1308" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9cb55206b29a8c16354747c556ab8bea" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ACR</definition>
        <argsstring></argsstring>
        <name>ACR</name>
        <qualifiedname>FLASH_TypeDef::ACR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FLASH access control register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1317" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1317" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga84c491be6c66b1d5b6a2efd0740b3d0c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t KEYR</definition>
        <argsstring></argsstring>
        <name>KEYR</name>
        <qualifiedname>FLASH_TypeDef::KEYR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FLASH key register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1318" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1318" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gafc4900646681dfe1ca43133d376c4423" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t OPTKEYR</definition>
        <argsstring></argsstring>
        <name>OPTKEYR</name>
        <qualifiedname>FLASH_TypeDef::OPTKEYR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FLASH option key register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1319" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1319" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>FLASH_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FLASH status register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1320" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1320" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>FLASH_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FLASH control register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1321" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1321" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gacfef9b6d7da4271943edc04d7dfdf595" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t OPTCR</definition>
        <argsstring></argsstring>
        <name>OPTCR</name>
        <qualifiedname>FLASH_TypeDef::OPTCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FLASH option control register , Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1322" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1322" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1dddf235f246a1d4e7e5084cd51e2dd0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t OPTCR1</definition>
        <argsstring></argsstring>
        <name>OPTCR1</name>
        <qualifiedname>FLASH_TypeDef::OPTCR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>FLASH option control register 1, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1323" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1323" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2b671a94c63a612f81e0e9de8152d01c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MODER</definition>
        <argsstring></argsstring>
        <name>MODER</name>
        <qualifiedname>GPIO_TypeDef::MODER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO port mode register, Address offset: 0x00 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1467" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1467" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9543592bda60cb5261075594bdeedac9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t OTYPER</definition>
        <argsstring></argsstring>
        <name>OTYPER</name>
        <qualifiedname>GPIO_TypeDef::OTYPER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO port output type register, Address offset: 0x04 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1468" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1468" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga328d16cc6213783ede54e4059ffd50a3" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t OSPEEDR</definition>
        <argsstring></argsstring>
        <name>OSPEEDR</name>
        <qualifiedname>GPIO_TypeDef::OSPEEDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO port output speed register, Address offset: 0x08 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1469" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1469" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gabeed38529bd7b8de082e490e5d4f1727" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PUPDR</definition>
        <argsstring></argsstring>
        <name>PUPDR</name>
        <qualifiedname>GPIO_TypeDef::PUPDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO port pull-up/pull-down register, Address offset: 0x0C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1470" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1470" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga328d2fe9ef1d513c3a97d30f98f0047c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IDR</definition>
        <argsstring></argsstring>
        <name>IDR</name>
        <qualifiedname>GPIO_TypeDef::IDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO port input data register, Address offset: 0x10 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1471" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1471" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gabff7fffd2b5a718715a130006590c75c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ODR</definition>
        <argsstring></argsstring>
        <name>ODR</name>
        <qualifiedname>GPIO_TypeDef::ODR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO port output data register, Address offset: 0x14 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1472" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1472" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac25dd6b9e3d55e17589195b461c5ec80" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BSRR</definition>
        <argsstring></argsstring>
        <name>BSRR</name>
        <qualifiedname>GPIO_TypeDef::BSRR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO port bit set/reset register, Address offset: 0x18 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1473" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1473" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2612a0f4b3fbdbb6293f6dc70105e190" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t LCKR</definition>
        <argsstring></argsstring>
        <name>LCKR</name>
        <qualifiedname>GPIO_TypeDef::LCKR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO port configuration lock register, Address offset: 0x1C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1474" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1474" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab67c1158c04450d19ad483dcd2192e43" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AFR[2]</definition>
        <argsstring>[2]</argsstring>
        <name>AFR</name>
        <qualifiedname>GPIO_TypeDef::AFR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>GPIO alternate function registers, Address offset: 0x20-0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1475" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1475" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab36c409d0a009e3ce5a89ac55d3ff194" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MEMRMP</definition>
        <argsstring></argsstring>
        <name>MEMRMP</name>
        <qualifiedname>SYSCFG_TypeDef::MEMRMP</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCFG memory remap register, Address offset: 0x00 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1484" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1484" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2130abf1fefb63ce4c4b138fd8c9822a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PMC</definition>
        <argsstring></argsstring>
        <name>PMC</name>
        <qualifiedname>SYSCFG_TypeDef::PMC</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCFG peripheral mode configuration register, Address offset: 0x04 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1485" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1485" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga52f7bf8003ba69d66a4e86dea6eeab65" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t EXTICR[4]</definition>
        <argsstring>[4]</argsstring>
        <name>EXTICR</name>
        <qualifiedname>SYSCFG_TypeDef::EXTICR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCFG external interrupt configuration registers, Address offset: 0x08-0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1486" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1486" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gafaf27b66c1edc60064db3fa6e693fb59" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED</name>
        <qualifiedname>SYSCFG_TypeDef::RESERVED</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x18-0x1C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1494" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1494" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga08ddbac546fa9928256654d31255c8c3" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CMPCR</definition>
        <argsstring></argsstring>
        <name>CMPCR</name>
        <qualifiedname>SYSCFG_TypeDef::CMPCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SYSCFG Compensation cell control register, Address offset: 0x20 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1495" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1495" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <qualifiedname>I2C_TypeDef::CR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C Control register 1, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1508" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1508" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED0</definition>
        <argsstring></argsstring>
        <name>RESERVED0</name>
        <qualifiedname>I2C_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x02 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1509" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1509" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <qualifiedname>I2C_TypeDef::CR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C Control register 2, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1510" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1510" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED1</definition>
        <argsstring></argsstring>
        <name>RESERVED1</name>
        <qualifiedname>I2C_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x06 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1511" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1511" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaaab934113da0a8bcacd1ffa148046569" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t OAR1</definition>
        <argsstring></argsstring>
        <name>OAR1</name>
        <qualifiedname>I2C_TypeDef::OAR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C Own address register 1, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1512" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1512" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED2</definition>
        <argsstring></argsstring>
        <name>RESERVED2</name>
        <qualifiedname>I2C_TypeDef::RESERVED2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x0A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1513" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1513" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga692c0f6e38cde9ec1c3c50c36aa79817" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t OAR2</definition>
        <argsstring></argsstring>
        <name>OAR2</name>
        <qualifiedname>I2C_TypeDef::OAR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C Own address register 2, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1514" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1514" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED3</definition>
        <argsstring></argsstring>
        <name>RESERVED3</name>
        <qualifiedname>I2C_TypeDef::RESERVED3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x0E <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1515" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1515" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0a1acc0425516ff7969709d118b96a3b" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>I2C_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C Data register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1516" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1516" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED4</definition>
        <argsstring></argsstring>
        <name>RESERVED4</name>
        <qualifiedname>I2C_TypeDef::RESERVED4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x12 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1517" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1517" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1e79a16729e8d1032d9fe552d50dce41" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t SR1</definition>
        <argsstring></argsstring>
        <name>SR1</name>
        <qualifiedname>I2C_TypeDef::SR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C Status register 1, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1518" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1518" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED5</definition>
        <argsstring></argsstring>
        <name>RESERVED5</name>
        <qualifiedname>I2C_TypeDef::RESERVED5</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x16 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1519" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1519" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga682809d3f8187cdefb9d615e89b67e65" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t SR2</definition>
        <argsstring></argsstring>
        <name>SR2</name>
        <qualifiedname>I2C_TypeDef::SR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C Status register 2, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1520" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1520" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED6</definition>
        <argsstring></argsstring>
        <name>RESERVED6</name>
        <qualifiedname>I2C_TypeDef::RESERVED6</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1521" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1521" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7ac198788f460fa6379bceecab79c5f7" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CCR</definition>
        <argsstring></argsstring>
        <name>CCR</name>
        <qualifiedname>I2C_TypeDef::CCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C Clock control register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1522" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1522" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab1820c97e368d349f5f4121f015d9fab" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED7</definition>
        <argsstring></argsstring>
        <name>RESERVED7</name>
        <qualifiedname>I2C_TypeDef::RESERVED7</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1E <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1523" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1523" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7fbb70132ee565bb179078b6ee20cc2b" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t TRISE</definition>
        <argsstring></argsstring>
        <name>TRISE</name>
        <qualifiedname>I2C_TypeDef::TRISE</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C TRISE register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1524" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1524" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gafc22764fbf9ee7ce28174d65d0260f18" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED8</definition>
        <argsstring></argsstring>
        <name>RESERVED8</name>
        <qualifiedname>I2C_TypeDef::RESERVED8</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x22 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1525" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1525" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaad6b61703dc65b8d1bf798a42108bec2" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t FLTR</definition>
        <argsstring></argsstring>
        <name>FLTR</name>
        <qualifiedname>I2C_TypeDef::FLTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>I2C FLTR register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1526" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1526" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad8b1fadb520f7a200ee0046e110edc79" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED9</definition>
        <argsstring></argsstring>
        <name>RESERVED9</name>
        <qualifiedname>I2C_TypeDef::RESERVED9</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x26 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1527" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1527" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2f692354bde770f2a5e3e1b294ec064b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t KR</definition>
        <argsstring></argsstring>
        <name>KR</name>
        <qualifiedname>IWDG_TypeDef::KR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>IWDG Key register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1557" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1557" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf8d25514079514d38c104402f46470af" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PR</definition>
        <argsstring></argsstring>
        <name>PR</name>
        <qualifiedname>IWDG_TypeDef::PR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>IWDG Prescaler register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1558" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1558" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7015e1046dbd3ea8783b33dc11a69e52" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RLR</definition>
        <argsstring></argsstring>
        <name>RLR</name>
        <qualifiedname>IWDG_TypeDef::RLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>IWDG Reload register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1559" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1559" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>IWDG_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>IWDG Status register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1560" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1560" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED0[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED0</name>
        <qualifiedname>LTDC_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x00-0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1569" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1569" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3aa8cb3b286c630b9fa126616a1f6498" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SSCR</definition>
        <argsstring></argsstring>
        <name>SSCR</name>
        <qualifiedname>LTDC_TypeDef::SSCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Synchronization Size Configuration Register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1570" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1570" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab954c16d70935a24b62aad461a664878" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BPCR</definition>
        <argsstring></argsstring>
        <name>BPCR</name>
        <qualifiedname>LTDC_TypeDef::BPCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Back Porch Configuration Register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1571" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1571" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2277d6936f88a3bbb0b7fd1481b2c2c5" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AWCR</definition>
        <argsstring></argsstring>
        <name>AWCR</name>
        <qualifiedname>LTDC_TypeDef::AWCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Active Width Configuration Register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1572" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1572" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gace97ea64f6db802fc5488601bb8558ab" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TWCR</definition>
        <argsstring></argsstring>
        <name>TWCR</name>
        <qualifiedname>LTDC_TypeDef::TWCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Total Width Configuration Register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1573" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1573" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaae092d9d07574afe1fbc79c8bf7f7c19" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t GCR</definition>
        <argsstring></argsstring>
        <name>GCR</name>
        <qualifiedname>LTDC_TypeDef::GCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Global Control Register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1574" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1574" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga28d88d9a08aab1adbebea61c42ef901e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED1[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED1</name>
        <qualifiedname>LTDC_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1C-0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1575" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1575" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga92af0fef30467bfce8d1408f81cfda6d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SRCR</definition>
        <argsstring></argsstring>
        <name>SRCR</name>
        <qualifiedname>LTDC_TypeDef::SRCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Shadow Reload Configuration Register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1576" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1576" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga032c71ff46a97d2398e5c15a1b4fa50d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED2[1]</definition>
        <argsstring>[1]</argsstring>
        <name>RESERVED2</name>
        <qualifiedname>LTDC_TypeDef::RESERVED2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1577" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1577" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7a7c554d0c2d78d8b044a699602e37e1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BCCR</definition>
        <argsstring></argsstring>
        <name>BCCR</name>
        <qualifiedname>LTDC_TypeDef::BCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Background Color Configuration Register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1578" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1578" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad4a213d23b6c7413d93b180984c5542c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED3[1]</definition>
        <argsstring>[1]</argsstring>
        <name>RESERVED3</name>
        <qualifiedname>LTDC_TypeDef::RESERVED3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1579" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1579" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6566f8cfbd1d8aa7e8db046aa35e77db" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IER</definition>
        <argsstring></argsstring>
        <name>IER</name>
        <qualifiedname>LTDC_TypeDef::IER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Interrupt Enable Register, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1580" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1580" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab3c49a96815fcbee63d95e1e74f20e75" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ISR</definition>
        <argsstring></argsstring>
        <name>ISR</name>
        <qualifiedname>LTDC_TypeDef::ISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Interrupt Status Register, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1581" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1581" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0a8c8230846fd8ff154b9fde8dfa0399" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ICR</definition>
        <argsstring></argsstring>
        <name>ICR</name>
        <qualifiedname>LTDC_TypeDef::ICR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Interrupt Clear Register, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1582" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1582" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7d311d182e9cb4a5acd25f6bb3e1422d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t LIPCR</definition>
        <argsstring></argsstring>
        <name>LIPCR</name>
        <qualifiedname>LTDC_TypeDef::LIPCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Line Interrupt Position Configuration Register, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1583" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1583" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga140588a82bafbf0bf0c983111aadb351" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CPSR</definition>
        <argsstring></argsstring>
        <name>CPSR</name>
        <qualifiedname>LTDC_TypeDef::CPSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Current Position Status Register, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1584" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1584" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5e235993884b3f8d42db5f51d9bd1942" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CDSR</definition>
        <argsstring></argsstring>
        <name>CDSR</name>
        <qualifiedname>LTDC_TypeDef::CDSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Current Display Status Register, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1585" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1585" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>LTDC_Layer_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Control Register Address offset: 0x84 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1594" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1594" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga36bded5d2b6b499385e45660f4a3c867" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t WHPCR</definition>
        <argsstring></argsstring>
        <name>WHPCR</name>
        <qualifiedname>LTDC_Layer_TypeDef::WHPCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Window Horizontal Position Configuration Register Address offset: 0x88 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1595" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1595" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaafd5aea090b8ab4f7cbaee88503cb6a1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t WVPCR</definition>
        <argsstring></argsstring>
        <name>WVPCR</name>
        <qualifiedname>LTDC_Layer_TypeDef::WVPCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Window Vertical Position Configuration Register Address offset: 0x8C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1596" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1596" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7651be3d835a984e908b0abb4a633811" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CKCR</definition>
        <argsstring></argsstring>
        <name>CKCR</name>
        <qualifiedname>LTDC_Layer_TypeDef::CKCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Color Keying Configuration Register Address offset: 0x90 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1597" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1597" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga30f057fd86f8f793b6ab74bbe024b9d8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PFCR</definition>
        <argsstring></argsstring>
        <name>PFCR</name>
        <qualifiedname>LTDC_Layer_TypeDef::PFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Pixel Format Configuration Register Address offset: 0x94 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1598" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1598" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga47be8b57cf19a433c0682d91a0524463" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CACR</definition>
        <argsstring></argsstring>
        <name>CACR</name>
        <qualifiedname>LTDC_Layer_TypeDef::CACR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Constant Alpha Configuration Register Address offset: 0x98 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1599" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1599" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8aa219e1455869d3baf87a618586838d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DCCR</definition>
        <argsstring></argsstring>
        <name>DCCR</name>
        <qualifiedname>LTDC_Layer_TypeDef::DCCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Default Color Configuration Register Address offset: 0x9C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1600" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1600" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8a598358c93b94fe534a4ed8aeb05220" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BFCR</definition>
        <argsstring></argsstring>
        <name>BFCR</name>
        <qualifiedname>LTDC_Layer_TypeDef::BFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Blending Factors Configuration Register Address offset: 0xA0 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1601" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1601" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED0[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED0</name>
        <qualifiedname>LTDC_Layer_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1602" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1602" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga11b37b8303d2ddad1ee962c362cad796" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CFBAR</definition>
        <argsstring></argsstring>
        <name>CFBAR</name>
        <qualifiedname>LTDC_Layer_TypeDef::CFBAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Color Frame Buffer Address Register Address offset: 0xAC </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1603" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1603" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1c2a59fc9bb4101881c7ddc98b938a4f" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CFBLR</definition>
        <argsstring></argsstring>
        <name>CFBLR</name>
        <qualifiedname>LTDC_Layer_TypeDef::CFBLR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx Color Frame Buffer Length Register Address offset: 0xB0 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1604" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1604" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad94a5782e5cc67b071738f8096bb4855" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CFBLNR</definition>
        <argsstring></argsstring>
        <name>CFBLNR</name>
        <qualifiedname>LTDC_Layer_TypeDef::CFBLNR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx ColorFrame Buffer Line Number Register Address offset: 0xB4 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1605" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1605" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3fbace6e037136ce066518ee2fade33d" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED1[3]</definition>
        <argsstring>[3]</argsstring>
        <name>RESERVED1</name>
        <qualifiedname>LTDC_Layer_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1606" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1606" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5ab25158531531e9b1cdb2bdbe66b67d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CLUTWR</definition>
        <argsstring></argsstring>
        <name>CLUTWR</name>
        <qualifiedname>LTDC_Layer_TypeDef::CLUTWR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>LTDC Layerx CLUT Write Register Address offset: 0x144 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1607" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1607" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>PWR_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PWR power control register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1617" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1617" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga876dd0a8546697065f406b7543e27af2" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSR</definition>
        <argsstring></argsstring>
        <name>CSR</name>
        <qualifiedname>PWR_TypeDef::CSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>PWR power control/status register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1618" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1618" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>RCC_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC clock control register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1627" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1627" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae6ff257862eba6b4b367feea786bf1fd" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PLLCFGR</definition>
        <argsstring></argsstring>
        <name>PLLCFGR</name>
        <qualifiedname>RCC_TypeDef::PLLCFGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC PLL configuration register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1628" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1628" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga26f1e746ccbf9c9f67e7c60e61085ec1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CFGR</definition>
        <argsstring></argsstring>
        <name>CFGR</name>
        <qualifiedname>RCC_TypeDef::CFGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC clock configuration register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1629" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1629" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga907d8154c80b7e385478943f90b17a3b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CIR</definition>
        <argsstring></argsstring>
        <name>CIR</name>
        <qualifiedname>RCC_TypeDef::CIR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC clock interrupt register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1630" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1630" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga46c20c598e9e12f919f0ea47ebcbc90f" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AHB1RSTR</definition>
        <argsstring></argsstring>
        <name>AHB1RSTR</name>
        <qualifiedname>RCC_TypeDef::AHB1RSTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC AHB1 peripheral reset register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1631" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1631" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga78a5aa9dd5694c48a7d8e66888a46450" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AHB2RSTR</definition>
        <argsstring></argsstring>
        <name>AHB2RSTR</name>
        <qualifiedname>RCC_TypeDef::AHB2RSTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC AHB2 peripheral reset register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1632" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1632" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga28560c5bfeb45326ea7f2019dba57bea" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AHB3RSTR</definition>
        <argsstring></argsstring>
        <name>AHB3RSTR</name>
        <qualifiedname>RCC_TypeDef::AHB3RSTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC AHB3 peripheral reset register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1633" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1633" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf86c61a5d38a4fc9cef942a12744486b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED0</definition>
        <argsstring></argsstring>
        <name>RESERVED0</name>
        <qualifiedname>RCC_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1634" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1634" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7da5d372374bc59e9b9af750b01d6a78" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t APB1RSTR</definition>
        <argsstring></argsstring>
        <name>APB1RSTR</name>
        <qualifiedname>RCC_TypeDef::APB1RSTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC APB1 peripheral reset register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1635" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1635" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab2c5389c9ff4ac188cd498b8f7170968" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t APB2RSTR</definition>
        <argsstring></argsstring>
        <name>APB2RSTR</name>
        <qualifiedname>RCC_TypeDef::APB2RSTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC APB2 peripheral reset register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1636" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1636" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga28d88d9a08aab1adbebea61c42ef901e" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED1[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED1</name>
        <qualifiedname>RCC_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x28-0x2C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1637" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1637" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1e9c75b06c99d0611535f38c7b4aa845" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AHB1ENR</definition>
        <argsstring></argsstring>
        <name>AHB1ENR</name>
        <qualifiedname>RCC_TypeDef::AHB1ENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC AHB1 peripheral clock register, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1638" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1638" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5e92ed32c33c92e7ebf6919400ad535b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AHB2ENR</definition>
        <argsstring></argsstring>
        <name>AHB2ENR</name>
        <qualifiedname>RCC_TypeDef::AHB2ENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC AHB2 peripheral clock register, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1639" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1639" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gacdaa650fcd63730825479f6e8f70d4c0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AHB3ENR</definition>
        <argsstring></argsstring>
        <name>AHB3ENR</name>
        <qualifiedname>RCC_TypeDef::AHB3ENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC AHB3 peripheral clock register, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1640" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1640" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4c9b972a304c0e08ca27cbe57627c496" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED2</definition>
        <argsstring></argsstring>
        <name>RESERVED2</name>
        <qualifiedname>RCC_TypeDef::RESERVED2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x3C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1641" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1641" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac88901e2eb35079b7b58a185e6bf554c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t APB1ENR</definition>
        <argsstring></argsstring>
        <name>APB1ENR</name>
        <qualifiedname>RCC_TypeDef::APB1ENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC APB1 peripheral clock enable register, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1642" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1642" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gacc7bb47dddd2d94de124f74886d919be" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t APB2ENR</definition>
        <argsstring></argsstring>
        <name>APB2ENR</name>
        <qualifiedname>RCC_TypeDef::APB2ENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC APB2 peripheral clock enable register, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1643" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1643" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab6f0f833dbe064708de75d95c68c32fd" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED3[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED3</name>
        <qualifiedname>RCC_TypeDef::RESERVED3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x48-0x4C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1644" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1644" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaae70b1922167eb58d564cb82d39fd10b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AHB1LPENR</definition>
        <argsstring></argsstring>
        <name>AHB1LPENR</name>
        <qualifiedname>RCC_TypeDef::AHB1LPENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC AHB1 peripheral clock enable in low power mode register, Address offset: 0x50 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1645" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1645" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2b30982547fae7d545d260312771b5c9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AHB2LPENR</definition>
        <argsstring></argsstring>
        <name>AHB2LPENR</name>
        <qualifiedname>RCC_TypeDef::AHB2LPENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC AHB2 peripheral clock enable in low power mode register, Address offset: 0x54 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1646" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1646" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2ff82b9bf0231645108965aa0febd766" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t AHB3LPENR</definition>
        <argsstring></argsstring>
        <name>AHB3LPENR</name>
        <qualifiedname>RCC_TypeDef::AHB3LPENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC AHB3 peripheral clock enable in low power mode register, Address offset: 0x58 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1647" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1647" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac0018930ee9f18afda25b695b9a4ec16" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED4</definition>
        <argsstring></argsstring>
        <name>RESERVED4</name>
        <qualifiedname>RCC_TypeDef::RESERVED4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x5C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1648" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1648" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad85a9951a7be79fe08ffc90f796f071b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t APB1LPENR</definition>
        <argsstring></argsstring>
        <name>APB1LPENR</name>
        <qualifiedname>RCC_TypeDef::APB1LPENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC APB1 peripheral clock enable in low power mode register, Address offset: 0x60 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1649" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1649" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaba51c57f9506e14a6f5983526c78943b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t APB2LPENR</definition>
        <argsstring></argsstring>
        <name>APB2LPENR</name>
        <qualifiedname>RCC_TypeDef::APB2LPENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC APB2 peripheral clock enable in low power mode register, Address offset: 0x64 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1650" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1650" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac0eb05794aeee3b4ed69c8fe54c9be3b" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED5[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED5</name>
        <qualifiedname>RCC_TypeDef::RESERVED5</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x68-0x6C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1651" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1651" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0b9a3ced775287c8585a6a61af4b40e9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BDCR</definition>
        <argsstring></argsstring>
        <name>BDCR</name>
        <qualifiedname>RCC_TypeDef::BDCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC Backup domain control register, Address offset: 0x70 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1652" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1652" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga876dd0a8546697065f406b7543e27af2" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSR</definition>
        <argsstring></argsstring>
        <name>CSR</name>
        <qualifiedname>RCC_TypeDef::CSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC clock control &amp; status register, Address offset: 0x74 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1653" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1653" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga10da398d74a1f88d5b42bd40718d9447" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED6[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED6</name>
        <qualifiedname>RCC_TypeDef::RESERVED6</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x78-0x7C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1654" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1654" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaaef3da59eaf7c6dfdf9a12fd60ce58a8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SSCGR</definition>
        <argsstring></argsstring>
        <name>SSCGR</name>
        <qualifiedname>RCC_TypeDef::SSCGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC spread spectrum clock generation register, Address offset: 0x80 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1655" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1655" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2d08d5f995ed77228eb56741184a1bb6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PLLI2SCFGR</definition>
        <argsstring></argsstring>
        <name>PLLI2SCFGR</name>
        <qualifiedname>RCC_TypeDef::PLLI2SCFGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC PLLI2S configuration register, Address offset: 0x84 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1656" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1656" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac93962b2d41007abdda922a3f23d7ede" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PLLSAICFGR</definition>
        <argsstring></argsstring>
        <name>PLLSAICFGR</name>
        <qualifiedname>RCC_TypeDef::PLLSAICFGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC PLLSAI configuration register, Address offset: 0x88 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1657" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1657" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0a5d6d20b17d55b2e892a924b6e70296" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DCKCFGR</definition>
        <argsstring></argsstring>
        <name>DCKCFGR</name>
        <qualifiedname>RCC_TypeDef::DCKCFGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC Dedicated Clocks configuration register, Address offset: 0x8C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1658" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1658" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga968181c52f663e22dd22d2622deb2455" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CKGATENR</definition>
        <argsstring></argsstring>
        <name>CKGATENR</name>
        <qualifiedname>RCC_TypeDef::CKGATENR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC Clocks Gated Enable Register, Address offset: 0x90 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1659" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1659" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf5c08405ec6124981a61e07985ef3bc9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DCKCFGR2</definition>
        <argsstring></argsstring>
        <name>DCKCFGR2</name>
        <qualifiedname>RCC_TypeDef::DCKCFGR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RCC Dedicated Clocks configuration register 2, Address offset: 0x94 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1660" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1660" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga63d179b7a36a715dce7203858d3be132" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TR</definition>
        <argsstring></argsstring>
        <name>TR</name>
        <qualifiedname>RTC_TypeDef::TR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC time register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1670" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1670" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>RTC_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC date register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1671" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1671" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>RTC_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC control register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1672" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1672" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab3c49a96815fcbee63d95e1e74f20e75" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ISR</definition>
        <argsstring></argsstring>
        <name>ISR</name>
        <qualifiedname>RTC_TypeDef::ISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC initialization and status register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1673" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1673" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac9b4c6c5b29f3461ce3f875eea69f35b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t PRER</definition>
        <argsstring></argsstring>
        <name>PRER</name>
        <qualifiedname>RTC_TypeDef::PRER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC prescaler register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1674" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1674" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac5b3c8be61045a304d3076d4714d29f2" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t WUTR</definition>
        <argsstring></argsstring>
        <name>WUTR</name>
        <qualifiedname>RTC_TypeDef::WUTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC wakeup timer register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1675" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1675" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab97f3e9584dda705dc10a5f4c5f6e636" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CALIBR</definition>
        <argsstring></argsstring>
        <name>CALIBR</name>
        <qualifiedname>RTC_TypeDef::CALIBR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC calibration register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1676" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1676" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac005b1a5bc52634d5a34578cc9d2c3f6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ALRMAR</definition>
        <argsstring></argsstring>
        <name>ALRMAR</name>
        <qualifiedname>RTC_TypeDef::ALRMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC alarm A register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1677" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1677" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4e513deb9f58a138ad9f317cc5a3555d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ALRMBR</definition>
        <argsstring></argsstring>
        <name>ALRMBR</name>
        <qualifiedname>RTC_TypeDef::ALRMBR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC alarm B register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1678" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1678" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6204786b050eb135fabb15784698e86e" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t WPR</definition>
        <argsstring></argsstring>
        <name>WPR</name>
        <qualifiedname>RTC_TypeDef::WPR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC write protection register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1679" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1679" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8a868e5e76b52ced04c536be3dee08ec" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SSR</definition>
        <argsstring></argsstring>
        <name>SSR</name>
        <qualifiedname>RTC_TypeDef::SSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC sub second register, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1680" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1680" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2372c05a6c5508e0a9adada793f68b4f" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SHIFTR</definition>
        <argsstring></argsstring>
        <name>SHIFTR</name>
        <qualifiedname>RTC_TypeDef::SHIFTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC shift control register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1681" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1681" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga042059c8b4168681d6aecf30211dd7b8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TSTR</definition>
        <argsstring></argsstring>
        <name>TSTR</name>
        <qualifiedname>RTC_TypeDef::TSTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC time stamp time register, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1682" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1682" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gabeb6fb580a8fd128182aa9ba2738ac2c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TSDR</definition>
        <argsstring></argsstring>
        <name>TSDR</name>
        <qualifiedname>RTC_TypeDef::TSDR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC time stamp date register, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1683" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1683" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1d6c2bc4c067d6a64ef30d16a5925796" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TSSSR</definition>
        <argsstring></argsstring>
        <name>TSSSR</name>
        <qualifiedname>RTC_TypeDef::TSSSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC time-stamp sub second register, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1684" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1684" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2ce7c3842792c506635bb87a21588b58" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CALR</definition>
        <argsstring></argsstring>
        <name>CALR</name>
        <qualifiedname>RTC_TypeDef::CALR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC calibration register, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1685" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1685" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga14d03244a7fda1d94b51ae9ed144ca12" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t TAFCR</definition>
        <argsstring></argsstring>
        <name>TAFCR</name>
        <qualifiedname>RTC_TypeDef::TAFCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC tamper and alternate function configuration register, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1686" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1686" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga61282fa74cede526af85fd9d20513646" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ALRMASSR</definition>
        <argsstring></argsstring>
        <name>ALRMASSR</name>
        <qualifiedname>RTC_TypeDef::ALRMASSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC alarm A sub second register, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1687" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1687" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4ef7499da5d5beb1cfc81f7be057a7b2" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ALRMBSSR</definition>
        <argsstring></argsstring>
        <name>ALRMBSSR</name>
        <qualifiedname>RTC_TypeDef::ALRMBSSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC alarm B sub second register, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1688" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1688" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6be3d40baea405ecaf6b38462357dac0" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED7</definition>
        <argsstring></argsstring>
        <name>RESERVED7</name>
        <qualifiedname>RTC_TypeDef::RESERVED7</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x4C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1689" column="12" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1689" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4808ec597e5a5fefd8a83a9127dd1aec" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP0R</definition>
        <argsstring></argsstring>
        <name>BKP0R</name>
        <qualifiedname>RTC_TypeDef::BKP0R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 1, Address offset: 0x50 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1690" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1690" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf85290529fb82acef7c9fcea3718346c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP1R</definition>
        <argsstring></argsstring>
        <name>BKP1R</name>
        <qualifiedname>RTC_TypeDef::BKP1R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 1, Address offset: 0x54 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1691" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1691" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaaa251a80daa57ad0bd7db75cb3b9cdec" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP2R</definition>
        <argsstring></argsstring>
        <name>BKP2R</name>
        <qualifiedname>RTC_TypeDef::BKP2R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 2, Address offset: 0x58 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1692" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1692" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0b1eeda834c3cfd4d2c67f242f7b2a1c" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP3R</definition>
        <argsstring></argsstring>
        <name>BKP3R</name>
        <qualifiedname>RTC_TypeDef::BKP3R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 3, Address offset: 0x5C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1693" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1693" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab13e106cc2eca92d1f4022df3bfdbcd7" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP4R</definition>
        <argsstring></argsstring>
        <name>BKP4R</name>
        <qualifiedname>RTC_TypeDef::BKP4R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 4, Address offset: 0x60 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1694" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1694" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab6bed862c0d0476ff4f89f7b9bf3e130" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP5R</definition>
        <argsstring></argsstring>
        <name>BKP5R</name>
        <qualifiedname>RTC_TypeDef::BKP5R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 5, Address offset: 0x64 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1695" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1695" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1d854d2d7f0452f4c90035952b92d2ba" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP6R</definition>
        <argsstring></argsstring>
        <name>BKP6R</name>
        <qualifiedname>RTC_TypeDef::BKP6R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 6, Address offset: 0x68 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1696" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1696" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2ca54ce1a8d2fa9d1ba6d5987ed5e2cf" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP7R</definition>
        <argsstring></argsstring>
        <name>BKP7R</name>
        <qualifiedname>RTC_TypeDef::BKP7R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 7, Address offset: 0x6C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1697" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1697" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac1085f6aae54b353c30871fe90c59851" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP8R</definition>
        <argsstring></argsstring>
        <name>BKP8R</name>
        <qualifiedname>RTC_TypeDef::BKP8R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 8, Address offset: 0x70 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1698" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1698" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6c33564df6eaf97400e0457dde9b14ef" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP9R</definition>
        <argsstring></argsstring>
        <name>BKP9R</name>
        <qualifiedname>RTC_TypeDef::BKP9R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 9, Address offset: 0x74 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1699" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1699" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaade2881a3e408bfd106b27f78bbbcfc9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP10R</definition>
        <argsstring></argsstring>
        <name>BKP10R</name>
        <qualifiedname>RTC_TypeDef::BKP10R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 10, Address offset: 0x78 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1700" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1700" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac66d5e2d3459cff89794c47dbc8f7228" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP11R</definition>
        <argsstring></argsstring>
        <name>BKP11R</name>
        <qualifiedname>RTC_TypeDef::BKP11R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 11, Address offset: 0x7C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1701" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1701" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6f7eee5ae8a32c07f9c8fe14281bdaf3" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP12R</definition>
        <argsstring></argsstring>
        <name>BKP12R</name>
        <qualifiedname>RTC_TypeDef::BKP12R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 12, Address offset: 0x80 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1702" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1702" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6ed4c3a0d4588a75078e9f8e376b4d06" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP13R</definition>
        <argsstring></argsstring>
        <name>BKP13R</name>
        <qualifiedname>RTC_TypeDef::BKP13R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 13, Address offset: 0x84 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1703" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1703" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac60f13e6619724747e61cfbff55b9fab" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP14R</definition>
        <argsstring></argsstring>
        <name>BKP14R</name>
        <qualifiedname>RTC_TypeDef::BKP14R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 14, Address offset: 0x88 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1704" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1704" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gafafaddc3a983eb71332b7526d82191ad" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP15R</definition>
        <argsstring></argsstring>
        <name>BKP15R</name>
        <qualifiedname>RTC_TypeDef::BKP15R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 15, Address offset: 0x8C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1705" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1705" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad2f2eb2fb4b93e21515b10e920e719b6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP16R</definition>
        <argsstring></argsstring>
        <name>BKP16R</name>
        <qualifiedname>RTC_TypeDef::BKP16R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 16, Address offset: 0x90 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1706" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1706" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2842aa523df62f3508316eb3b2e08f4e" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP17R</definition>
        <argsstring></argsstring>
        <name>BKP17R</name>
        <qualifiedname>RTC_TypeDef::BKP17R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 17, Address offset: 0x94 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1707" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1707" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga640ccb2ccfb6316b88c070362dc29339" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP18R</definition>
        <argsstring></argsstring>
        <name>BKP18R</name>
        <qualifiedname>RTC_TypeDef::BKP18R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 18, Address offset: 0x98 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1708" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1708" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4ec1dd54d976989b7c9e59fb14d974fb" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t BKP19R</definition>
        <argsstring></argsstring>
        <name>BKP19R</name>
        <qualifiedname>RTC_TypeDef::BKP19R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RTC backup register 19, Address offset: 0x9C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1709" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1709" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaae092d9d07574afe1fbc79c8bf7f7c19" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t GCR</definition>
        <argsstring></argsstring>
        <name>GCR</name>
        <qualifiedname>SAI_TypeDef::GCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SAI global configuration register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1719" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1719" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab0ec7102960640751d44e92ddac994f0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <qualifiedname>SAI_Block_TypeDef::CR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SAI block x configuration register 1, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1724" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1724" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gafdfa307571967afb1d97943e982b6586" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <qualifiedname>SAI_Block_TypeDef::CR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SAI block x configuration register 2, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1725" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1725" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae307d5a553582e6c9717f50037245710" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FRCR</definition>
        <argsstring></argsstring>
        <name>FRCR</name>
        <qualifiedname>SAI_Block_TypeDef::FRCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SAI block x frame configuration register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1726" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1726" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad30f20f612dacf85a5bb7f9f97cf0772" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SLOTR</definition>
        <argsstring></argsstring>
        <name>SLOTR</name>
        <qualifiedname>SAI_Block_TypeDef::SLOTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SAI block x slot register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1727" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1727" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae845b86e973b4bf8a33c447c261633f6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IMR</definition>
        <argsstring></argsstring>
        <name>IMR</name>
        <qualifiedname>SAI_Block_TypeDef::IMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SAI block x interrupt mask register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1728" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1728" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>SAI_Block_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SAI block x status register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1729" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1729" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa46ece753867049c7643819478b8330b" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CLRFR</definition>
        <argsstring></argsstring>
        <name>CLRFR</name>
        <qualifiedname>SAI_Block_TypeDef::CLRFR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SAI block x clear flag register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1730" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1730" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>SAI_Block_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SAI block x data register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1731" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1731" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga65bff76f3af24c37708a1006d54720c7" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t POWER</definition>
        <argsstring></argsstring>
        <name>POWER</name>
        <qualifiedname>SDIO_TypeDef::POWER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO power control register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1740" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1740" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa94197378e20fc739d269be49d9c5d40" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CLKCR</definition>
        <argsstring></argsstring>
        <name>CLKCR</name>
        <qualifiedname>SDIO_TypeDef::CLKCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDI clock control register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1741" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1741" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga07d4e63efcbde252c667e64a8d818aa9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ARG</definition>
        <argsstring></argsstring>
        <name>ARG</name>
        <qualifiedname>SDIO_TypeDef::ARG</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO argument register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1742" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1742" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gadcf812cbe5147d300507d59d4a55935d" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CMD</definition>
        <argsstring></argsstring>
        <name>CMD</name>
        <qualifiedname>SDIO_TypeDef::CMD</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO command register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1743" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1743" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaad371db807e2db4a2edf05b3f2f4b6cd" prot="public" static="no" mutable="no">
        <type>__I uint32_t</type>
        <definition>__I uint32_t RESPCMD</definition>
        <argsstring></argsstring>
        <name>RESPCMD</name>
        <qualifiedname>SDIO_TypeDef::RESPCMD</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO command response register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1744" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1744" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7b0ee0dc541683266dfab6335abca891" prot="public" static="no" mutable="no">
        <type>__I uint32_t</type>
        <definition>__I uint32_t RESP1</definition>
        <argsstring></argsstring>
        <name>RESP1</name>
        <qualifiedname>SDIO_TypeDef::RESP1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO response 1 register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1745" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1745" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4d99c78dffdb6e81e8f6b7abec263419" prot="public" static="no" mutable="no">
        <type>__I uint32_t</type>
        <definition>__I uint32_t RESP2</definition>
        <argsstring></argsstring>
        <name>RESP2</name>
        <qualifiedname>SDIO_TypeDef::RESP2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO response 2 register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1746" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1746" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3da04fbdd44f48a1840e5e0a6295f3cf" prot="public" static="no" mutable="no">
        <type>__I uint32_t</type>
        <definition>__I uint32_t RESP3</definition>
        <argsstring></argsstring>
        <name>RESP3</name>
        <qualifiedname>SDIO_TypeDef::RESP3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO response 3 register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1747" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1747" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac760383de212de696f504e744c6fca7e" prot="public" static="no" mutable="no">
        <type>__I uint32_t</type>
        <definition>__I uint32_t RESP4</definition>
        <argsstring></argsstring>
        <name>RESP4</name>
        <qualifiedname>SDIO_TypeDef::RESP4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO response 4 register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1748" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1748" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1dd219eaeee8d9def822da843028bd02" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DTIMER</definition>
        <argsstring></argsstring>
        <name>DTIMER</name>
        <qualifiedname>SDIO_TypeDef::DTIMER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO data timer register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1749" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1749" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga612edc78d2fa6288392f8ea32c36f7fb" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DLEN</definition>
        <argsstring></argsstring>
        <name>DLEN</name>
        <qualifiedname>SDIO_TypeDef::DLEN</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO data length register, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1750" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1750" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga96a3d1a050982fccc23c2e6dbe0de068" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DCTRL</definition>
        <argsstring></argsstring>
        <name>DCTRL</name>
        <qualifiedname>SDIO_TypeDef::DCTRL</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO data control register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1751" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1751" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4273e2b5aeb7bdf1006909b1a2b59bc8" prot="public" static="no" mutable="no">
        <type>__I uint32_t</type>
        <definition>__I uint32_t DCOUNT</definition>
        <argsstring></argsstring>
        <name>DCOUNT</name>
        <qualifiedname>SDIO_TypeDef::DCOUNT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO data counter register, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1752" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1752" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7520cdf6f3df68c2f147bdd87fb8a96f" prot="public" static="no" mutable="no">
        <type>__I uint32_t</type>
        <definition>__I uint32_t STA</definition>
        <argsstring></argsstring>
        <name>STA</name>
        <qualifiedname>SDIO_TypeDef::STA</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO status register, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1753" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1753" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0a8c8230846fd8ff154b9fde8dfa0399" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ICR</definition>
        <argsstring></argsstring>
        <name>ICR</name>
        <qualifiedname>SDIO_TypeDef::ICR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO interrupt clear register, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1754" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1754" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5c955643593b4aedbe9f84f054d26522" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MASK</definition>
        <argsstring></argsstring>
        <name>MASK</name>
        <qualifiedname>SDIO_TypeDef::MASK</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO mask register, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1755" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1755" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8be676577db129a84a9a2689519a8502" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED0[2]</definition>
        <argsstring>[2]</argsstring>
        <name>RESERVED0</name>
        <qualifiedname>SDIO_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x40-0x44 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1756" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1756" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab27b78e19f487c845437c29812eecca7" prot="public" static="no" mutable="no">
        <type>__I uint32_t</type>
        <definition>__I uint32_t FIFOCNT</definition>
        <argsstring></argsstring>
        <name>FIFOCNT</name>
        <qualifiedname>SDIO_TypeDef::FIFOCNT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO FIFO counter register, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1757" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1757" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2d531df35272b1f3d787e5726ed5c52c" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED1[13]</definition>
        <argsstring>[13]</argsstring>
        <name>RESERVED1</name>
        <qualifiedname>SDIO_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x4C-0x7C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1758" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1758" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga68bef1da5fd164cf0f884b4209670dc8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t FIFO</definition>
        <argsstring></argsstring>
        <name>FIFO</name>
        <qualifiedname>SDIO_TypeDef::FIFO</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SDIO data FIFO register, Address offset: 0x80 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1759" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1759" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <qualifiedname>SPI_TypeDef::CR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI control register 1 (not used in I2S mode), Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1768" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1768" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED0</definition>
        <argsstring></argsstring>
        <name>RESERVED0</name>
        <qualifiedname>SPI_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x02 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1769" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1769" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <qualifiedname>SPI_TypeDef::CR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI control register 2, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1770" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1770" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED1</definition>
        <argsstring></argsstring>
        <name>RESERVED1</name>
        <qualifiedname>SPI_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x06 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1771" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1771" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga44962ea5442d203bf4954035d1bfeb9d" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>SPI_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI status register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1772" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1772" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED2</definition>
        <argsstring></argsstring>
        <name>RESERVED2</name>
        <qualifiedname>SPI_TypeDef::RESERVED2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x0A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1773" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1773" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0a1acc0425516ff7969709d118b96a3b" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>SPI_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI data register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1774" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1774" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED3</definition>
        <argsstring></argsstring>
        <name>RESERVED3</name>
        <qualifiedname>SPI_TypeDef::RESERVED3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x0E <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1775" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1775" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga942ae09a7662bad70ef336f2bed43a19" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CRCPR</definition>
        <argsstring></argsstring>
        <name>CRCPR</name>
        <qualifiedname>SPI_TypeDef::CRCPR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI CRC polynomial register (not used in I2S mode), Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1776" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1776" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED4</definition>
        <argsstring></argsstring>
        <name>RESERVED4</name>
        <qualifiedname>SPI_TypeDef::RESERVED4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x12 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1777" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1777" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7ad53aa3735ccdd785e3eec02faf5eb9" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t RXCRCR</definition>
        <argsstring></argsstring>
        <name>RXCRCR</name>
        <qualifiedname>SPI_TypeDef::RXCRCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI RX CRC register (not used in I2S mode), Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1778" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1778" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED5</definition>
        <argsstring></argsstring>
        <name>RESERVED5</name>
        <qualifiedname>SPI_TypeDef::RESERVED5</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x16 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1779" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1779" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0238d40f977d03709c97033b8379f98f" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t TXCRCR</definition>
        <argsstring></argsstring>
        <name>TXCRCR</name>
        <qualifiedname>SPI_TypeDef::TXCRCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI TX CRC register (not used in I2S mode), Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1780" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1780" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED6</definition>
        <argsstring></argsstring>
        <name>RESERVED6</name>
        <qualifiedname>SPI_TypeDef::RESERVED6</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1781" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1781" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gacb40abca5ca4cd2b2855adf2186effe8" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t I2SCFGR</definition>
        <argsstring></argsstring>
        <name>I2SCFGR</name>
        <qualifiedname>SPI_TypeDef::I2SCFGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI_I2S configuration register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1782" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1782" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab1820c97e368d349f5f4121f015d9fab" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED7</definition>
        <argsstring></argsstring>
        <name>RESERVED7</name>
        <qualifiedname>SPI_TypeDef::RESERVED7</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1E <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1783" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1783" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga02ce1ece243cc4ce1d66ebeca247fee1" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t I2SPR</definition>
        <argsstring></argsstring>
        <name>I2SPR</name>
        <qualifiedname>SPI_TypeDef::I2SPR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>SPI_I2S prescaler register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1784" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1784" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gafc22764fbf9ee7ce28174d65d0260f18" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED8</definition>
        <argsstring></argsstring>
        <name>RESERVED8</name>
        <qualifiedname>SPI_TypeDef::RESERVED8</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x22 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1785" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1785" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <qualifiedname>TIM_TypeDef::CR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM control register 1, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1854" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1854" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED0</definition>
        <argsstring></argsstring>
        <name>RESERVED0</name>
        <qualifiedname>TIM_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x02 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1855" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1855" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <qualifiedname>TIM_TypeDef::CR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM control register 2, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1856" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1856" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED1</definition>
        <argsstring></argsstring>
        <name>RESERVED1</name>
        <qualifiedname>TIM_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x06 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1857" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1857" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga02758713abfe580460dd5bcd8762702a" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t SMCR</definition>
        <argsstring></argsstring>
        <name>SMCR</name>
        <qualifiedname>TIM_TypeDef::SMCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM slave mode control register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1858" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1858" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED2</definition>
        <argsstring></argsstring>
        <name>RESERVED2</name>
        <qualifiedname>TIM_TypeDef::RESERVED2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x0A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1859" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1859" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1481b34cc41018c17e4ab592a1c8cb55" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t DIER</definition>
        <argsstring></argsstring>
        <name>DIER</name>
        <qualifiedname>TIM_TypeDef::DIER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM DMA/interrupt enable register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1860" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1860" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED3</definition>
        <argsstring></argsstring>
        <name>RESERVED3</name>
        <qualifiedname>TIM_TypeDef::RESERVED3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x0E <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1861" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1861" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga44962ea5442d203bf4954035d1bfeb9d" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>TIM_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM status register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1862" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1862" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED4</definition>
        <argsstring></argsstring>
        <name>RESERVED4</name>
        <qualifiedname>TIM_TypeDef::RESERVED4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x12 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1863" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1863" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga980df1a5752e36604de4d71ce14fbfa3" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t EGR</definition>
        <argsstring></argsstring>
        <name>EGR</name>
        <qualifiedname>TIM_TypeDef::EGR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM event generation register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1864" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1864" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED5</definition>
        <argsstring></argsstring>
        <name>RESERVED5</name>
        <qualifiedname>TIM_TypeDef::RESERVED5</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x16 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1865" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1865" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga90d89aec51d8012b8a565ef48333b24b" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CCMR1</definition>
        <argsstring></argsstring>
        <name>CCMR1</name>
        <qualifiedname>TIM_TypeDef::CCMR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare mode register 1, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1866" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1866" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED6</definition>
        <argsstring></argsstring>
        <name>RESERVED6</name>
        <qualifiedname>TIM_TypeDef::RESERVED6</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1867" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1867" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga977b3cf310388b5ad02440d64d03810a" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CCMR2</definition>
        <argsstring></argsstring>
        <name>CCMR2</name>
        <qualifiedname>TIM_TypeDef::CCMR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare mode register 2, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1868" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1868" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab1820c97e368d349f5f4121f015d9fab" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED7</definition>
        <argsstring></argsstring>
        <name>RESERVED7</name>
        <qualifiedname>TIM_TypeDef::RESERVED7</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1E <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1869" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1869" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab1da3e84848ed66e0577c87c199bfb6d" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CCER</definition>
        <argsstring></argsstring>
        <name>CCER</name>
        <qualifiedname>TIM_TypeDef::CCER</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare enable register, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1870" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1870" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gafc22764fbf9ee7ce28174d65d0260f18" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED8</definition>
        <argsstring></argsstring>
        <name>RESERVED8</name>
        <qualifiedname>TIM_TypeDef::RESERVED8</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x22 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1871" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1871" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6095a27d764d06750fc0d642e08f8b2a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CNT</definition>
        <argsstring></argsstring>
        <name>CNT</name>
        <qualifiedname>TIM_TypeDef::CNT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM counter register, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1872" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1872" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaba5df4ecbb3ecb97b966b188c3681600" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t PSC</definition>
        <argsstring></argsstring>
        <name>PSC</name>
        <qualifiedname>TIM_TypeDef::PSC</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM prescaler, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1873" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1873" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad8b1fadb520f7a200ee0046e110edc79" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED9</definition>
        <argsstring></argsstring>
        <name>RESERVED9</name>
        <qualifiedname>TIM_TypeDef::RESERVED9</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x2A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1874" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1874" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf17f19bb4aeea3cc14fa73dfa7772cb8" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t ARR</definition>
        <argsstring></argsstring>
        <name>ARR</name>
        <qualifiedname>TIM_TypeDef::ARR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM auto-reload register, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1875" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1875" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa0663aab6ed640b7594c8c6d32f6c1cd" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t RCR</definition>
        <argsstring></argsstring>
        <name>RCR</name>
        <qualifiedname>TIM_TypeDef::RCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM repetition counter register, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1876" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1876" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad68efe7a323ac2fcb823a26c0c51445b" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED10</definition>
        <argsstring></argsstring>
        <name>RESERVED10</name>
        <qualifiedname>TIM_TypeDef::RESERVED10</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x32 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1877" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1877" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gadab1e24ef769bbcb3e3769feae192ffb" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CCR1</definition>
        <argsstring></argsstring>
        <name>CCR1</name>
        <qualifiedname>TIM_TypeDef::CCR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 1, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1878" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1878" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab90aa584f07eeeac364a67f5e05faa93" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CCR2</definition>
        <argsstring></argsstring>
        <name>CCR2</name>
        <qualifiedname>TIM_TypeDef::CCR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 2, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1879" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1879" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga27a478cc47a3dff478555ccb985b06a2" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CCR3</definition>
        <argsstring></argsstring>
        <name>CCR3</name>
        <qualifiedname>TIM_TypeDef::CCR3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 3, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1880" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1880" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga85fdb75569bd7ea26fa48544786535be" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CCR4</definition>
        <argsstring></argsstring>
        <name>CCR4</name>
        <qualifiedname>TIM_TypeDef::CCR4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM capture/compare register 4, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1881" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1881" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga112c0403ac38905a70cf5aaa9c8cc38a" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t BDTR</definition>
        <argsstring></argsstring>
        <name>BDTR</name>
        <qualifiedname>TIM_TypeDef::BDTR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM break and dead-time register, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1882" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1882" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga11e504ee49142f46dcc67740ae9235e5" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED11</definition>
        <argsstring></argsstring>
        <name>RESERVED11</name>
        <qualifiedname>TIM_TypeDef::RESERVED11</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x46 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1883" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1883" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0afd527a4ec64faf878f9957096102bf" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t DCR</definition>
        <argsstring></argsstring>
        <name>DCR</name>
        <qualifiedname>TIM_TypeDef::DCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM DMA control register, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1884" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1884" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2f133f27cf624e76a2ac1092ab5789f7" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED12</definition>
        <argsstring></argsstring>
        <name>RESERVED12</name>
        <qualifiedname>TIM_TypeDef::RESERVED12</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x4A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1885" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1885" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga30c2d8aa9c76dfba0b9a378b64700bda" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t DMAR</definition>
        <argsstring></argsstring>
        <name>DMAR</name>
        <qualifiedname>TIM_TypeDef::DMAR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM DMA address for full transfer, Address offset: 0x4C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1886" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1886" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga85b970173fe49d3959c0c7f7528dacf0" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED13</definition>
        <argsstring></argsstring>
        <name>RESERVED13</name>
        <qualifiedname>TIM_TypeDef::RESERVED13</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x4E <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1887" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1887" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga47766f433b160258ec05dbb6498fd271" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t OR</definition>
        <argsstring></argsstring>
        <name>OR</name>
        <qualifiedname>TIM_TypeDef::OR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>TIM option register, Address offset: 0x50 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1888" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1888" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1841fa0366924d522d6ac880fb14d766" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED14</definition>
        <argsstring></argsstring>
        <name>RESERVED14</name>
        <qualifiedname>TIM_TypeDef::RESERVED14</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x52 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1889" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1889" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga44962ea5442d203bf4954035d1bfeb9d" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>USART_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Status register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1898" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1898" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga149feba01f9c4a49570c6d88619f504f" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED0</definition>
        <argsstring></argsstring>
        <name>RESERVED0</name>
        <qualifiedname>USART_TypeDef::RESERVED0</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x02 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1899" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1899" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0a1acc0425516ff7969709d118b96a3b" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>USART_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Data register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1900" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1900" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8249a3955aace28d92109b391311eb30" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED1</definition>
        <argsstring></argsstring>
        <name>RESERVED1</name>
        <qualifiedname>USART_TypeDef::RESERVED1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x06 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1901" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1901" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf0ba3d82d524fddbe0fb3309788e2954" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t BRR</definition>
        <argsstring></argsstring>
        <name>BRR</name>
        <qualifiedname>USART_TypeDef::BRR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Baud rate register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1902" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1902" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga5573848497a716a9947fd87487709feb" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED2</definition>
        <argsstring></argsstring>
        <name>RESERVED2</name>
        <qualifiedname>USART_TypeDef::RESERVED2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x0A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1903" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1903" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga61400ce239355b62aa25c95fcc18a5e1" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CR1</definition>
        <argsstring></argsstring>
        <name>CR1</name>
        <qualifiedname>USART_TypeDef::CR1</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Control register 1, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1904" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1904" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga6c3b31022e6f59b800e9f5cc2a89d54c" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED3</definition>
        <argsstring></argsstring>
        <name>RESERVED3</name>
        <qualifiedname>USART_TypeDef::RESERVED3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x0E <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1905" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1905" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga2a3e81bd118d1bc52d24a0b0772e6a0c" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CR2</definition>
        <argsstring></argsstring>
        <name>CR2</name>
        <qualifiedname>USART_TypeDef::CR2</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Control register 2, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1906" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1906" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa0223808025f5bf9c056185038c9d545" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED4</definition>
        <argsstring></argsstring>
        <name>RESERVED4</name>
        <qualifiedname>USART_TypeDef::RESERVED4</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x12 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1907" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1907" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9651ce2df8eec57b9cab2f27f6dbf3e1" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t CR3</definition>
        <argsstring></argsstring>
        <name>CR3</name>
        <qualifiedname>USART_TypeDef::CR3</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Control register 3, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1908" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1908" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gabd36010ac282682d1f3c641b183b1b6f" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED5</definition>
        <argsstring></argsstring>
        <name>RESERVED5</name>
        <qualifiedname>USART_TypeDef::RESERVED5</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x16 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1909" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1909" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga26f8b74978e03c8a4c99c9395a6a524d" prot="public" static="no" mutable="no">
        <type>__IO uint16_t</type>
        <definition>__IO uint16_t GTPR</definition>
        <argsstring></argsstring>
        <name>GTPR</name>
        <qualifiedname>USART_TypeDef::GTPR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>USART Guard time and prescaler register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1910" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1910" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaab502dde158ab7da8e7823d1f8a06edb" prot="public" static="no" mutable="no">
        <type>uint16_t</type>
        <definition>uint16_t RESERVED6</definition>
        <argsstring></argsstring>
        <name>RESERVED6</name>
        <qualifiedname>USART_TypeDef::RESERVED6</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x1A <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1911" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1911" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>WWDG_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>WWDG Control register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1920" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1920" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gac011ddcfe531f8e16787ea851c1f3667" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CFR</definition>
        <argsstring></argsstring>
        <name>CFR</name>
        <qualifiedname>WWDG_TypeDef::CFR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>WWDG Configuration register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1921" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1921" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>WWDG_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>WWDG Status register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1922" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1922" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>CRYP_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP control register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1931" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1931" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>CRYP_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP status register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1932" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1932" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>CRYP_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP data input register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1933" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1933" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab8ba768d1dac54a845084bd07f4ef2b9" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DOUT</definition>
        <argsstring></argsstring>
        <name>DOUT</name>
        <qualifiedname>CRYP_TypeDef::DOUT</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP data output register, Address offset: 0x0C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1934" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1934" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga082219a924d748e9c6092582aec06226" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DMACR</definition>
        <argsstring></argsstring>
        <name>DMACR</name>
        <qualifiedname>CRYP_TypeDef::DMACR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP DMA control register, Address offset: 0x10 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1935" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1935" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gadcdd7c23a99f81c21dae2e9f989632e1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IMSCR</definition>
        <argsstring></argsstring>
        <name>IMSCR</name>
        <qualifiedname>CRYP_TypeDef::IMSCR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP interrupt mask set/clear register, Address offset: 0x14 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1936" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1936" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaa196fddf0ba7d6e3ce29bdb04eb38b94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t RISR</definition>
        <argsstring></argsstring>
        <name>RISR</name>
        <qualifiedname>CRYP_TypeDef::RISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP raw interrupt status register, Address offset: 0x18 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1937" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1937" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga524e134cec519206cb41d0545e382978" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t MISR</definition>
        <argsstring></argsstring>
        <name>MISR</name>
        <qualifiedname>CRYP_TypeDef::MISR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP masked interrupt status register, Address offset: 0x1C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1938" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1938" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3ca109e86323625e5f56f92f999c3b05" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t K0LR</definition>
        <argsstring></argsstring>
        <name>K0LR</name>
        <qualifiedname>CRYP_TypeDef::K0LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP key left register 0, Address offset: 0x20 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1939" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1939" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae6d97d339f0091d4a105001ea59086ae" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t K0RR</definition>
        <argsstring></argsstring>
        <name>K0RR</name>
        <qualifiedname>CRYP_TypeDef::K0RR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP key right register 0, Address offset: 0x24 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1940" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1940" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga948ff2e2e97978287411fe725dd70a7f" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t K1LR</definition>
        <argsstring></argsstring>
        <name>K1LR</name>
        <qualifiedname>CRYP_TypeDef::K1LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP key left register 1, Address offset: 0x28 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1941" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1941" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7554383cff84540eb260a3fdf55cb934" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t K1RR</definition>
        <argsstring></argsstring>
        <name>K1RR</name>
        <qualifiedname>CRYP_TypeDef::K1RR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP key right register 1, Address offset: 0x2C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1942" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1942" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga32210fb9ecbb0b4bd127e688f3f79802" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t K2LR</definition>
        <argsstring></argsstring>
        <name>K2LR</name>
        <qualifiedname>CRYP_TypeDef::K2LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP key left register 2, Address offset: 0x30 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1943" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1943" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga41a0448734e8ccbdd6fba98284815c6f" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t K2RR</definition>
        <argsstring></argsstring>
        <name>K2RR</name>
        <qualifiedname>CRYP_TypeDef::K2RR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP key right register 2, Address offset: 0x34 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1944" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1944" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga516c328fcb53ec754384e584caf890f5" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t K3LR</definition>
        <argsstring></argsstring>
        <name>K3LR</name>
        <qualifiedname>CRYP_TypeDef::K3LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP key left register 3, Address offset: 0x38 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1945" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1945" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8fe249258f1733ec155c3893375c7a21" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t K3RR</definition>
        <argsstring></argsstring>
        <name>K3RR</name>
        <qualifiedname>CRYP_TypeDef::K3RR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP key right register 3, Address offset: 0x3C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1946" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1946" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab1efba4cdf22c525fce804375961d567" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IV0LR</definition>
        <argsstring></argsstring>
        <name>IV0LR</name>
        <qualifiedname>CRYP_TypeDef::IV0LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP initialization vector left-word register 0, Address offset: 0x40 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1947" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1947" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaeb1990f7c28e815a4962db3a861937bb" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IV0RR</definition>
        <argsstring></argsstring>
        <name>IV0RR</name>
        <qualifiedname>CRYP_TypeDef::IV0RR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP initialization vector right-word register 0, Address offset: 0x44 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1948" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1948" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaad2f43335b25a0065f3d327364610cbd" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IV1LR</definition>
        <argsstring></argsstring>
        <name>IV1LR</name>
        <qualifiedname>CRYP_TypeDef::IV1LR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP initialization vector left-word register 1, Address offset: 0x48 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1949" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1949" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga38a9f05c03174023fc6ac951c04eaeff" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IV1RR</definition>
        <argsstring></argsstring>
        <name>IV1RR</name>
        <qualifiedname>CRYP_TypeDef::IV1RR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP initialization vector right-word register 1, Address offset: 0x4C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1950" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1950" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga39e00067c0a87ebe4b0820ec414011b0" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCMCCM0R</definition>
        <argsstring></argsstring>
        <name>CSGCMCCM0R</name>
        <qualifiedname>CRYP_TypeDef::CSGCMCCM0R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 0, Address offset: 0x50 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1951" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1951" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga9e5051604453703d76973463cdba6ef7" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCMCCM1R</definition>
        <argsstring></argsstring>
        <name>CSGCMCCM1R</name>
        <qualifiedname>CRYP_TypeDef::CSGCMCCM1R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 1, Address offset: 0x54 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1952" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1952" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gad839981b06af83bb1d08dd3313922783" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCMCCM2R</definition>
        <argsstring></argsstring>
        <name>CSGCMCCM2R</name>
        <qualifiedname>CRYP_TypeDef::CSGCMCCM2R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 2, Address offset: 0x58 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1953" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1953" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga146a0ff395793669bb88fbad8697fdff" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCMCCM3R</definition>
        <argsstring></argsstring>
        <name>CSGCMCCM3R</name>
        <qualifiedname>CRYP_TypeDef::CSGCMCCM3R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 3, Address offset: 0x5C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1954" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1954" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga0701e3347dd3d6de80063b802bcf011f" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCMCCM4R</definition>
        <argsstring></argsstring>
        <name>CSGCMCCM4R</name>
        <qualifiedname>CRYP_TypeDef::CSGCMCCM4R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 4, Address offset: 0x60 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1955" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1955" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga18e2b049f39ed894fc37ba092145a115" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCMCCM5R</definition>
        <argsstring></argsstring>
        <name>CSGCMCCM5R</name>
        <qualifiedname>CRYP_TypeDef::CSGCMCCM5R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 5, Address offset: 0x64 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1956" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1956" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga1062d56f4ea86ece15011e9ffc0e53c3" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCMCCM6R</definition>
        <argsstring></argsstring>
        <name>CSGCMCCM6R</name>
        <qualifiedname>CRYP_TypeDef::CSGCMCCM6R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 6, Address offset: 0x68 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1957" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1957" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7cf7761ae30d9fa41c295c5add31b316" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCMCCM7R</definition>
        <argsstring></argsstring>
        <name>CSGCMCCM7R</name>
        <qualifiedname>CRYP_TypeDef::CSGCMCCM7R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC or CCM/CMAC context swap register 7, Address offset: 0x6C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1958" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1958" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga86cedb899090e8aef940416daf0a46f3" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCM0R</definition>
        <argsstring></argsstring>
        <name>CSGCM0R</name>
        <qualifiedname>CRYP_TypeDef::CSGCM0R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC context swap register 0, Address offset: 0x70 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1959" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1959" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga4d92778e6e002275a9b91b834c2d2c46" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCM1R</definition>
        <argsstring></argsstring>
        <name>CSGCM1R</name>
        <qualifiedname>CRYP_TypeDef::CSGCM1R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC context swap register 1, Address offset: 0x74 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1960" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1960" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae3b1773a8fb146591fcbb48e32c1834a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCM2R</definition>
        <argsstring></argsstring>
        <name>CSGCM2R</name>
        <qualifiedname>CRYP_TypeDef::CSGCM2R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC context swap register 2, Address offset: 0x78 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1961" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1961" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga13e161a9d71fc723979c06fe4e6e5bf5" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCM3R</definition>
        <argsstring></argsstring>
        <name>CSGCM3R</name>
        <qualifiedname>CRYP_TypeDef::CSGCM3R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC context swap register 3, Address offset: 0x7C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1962" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1962" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga63fc99181cf78d1f43270e79bcf787b5" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCM4R</definition>
        <argsstring></argsstring>
        <name>CSGCM4R</name>
        <qualifiedname>CRYP_TypeDef::CSGCM4R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC context swap register 4, Address offset: 0x80 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1963" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1963" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga470c323c7caa5d4362656cb0c8aa4528" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCM5R</definition>
        <argsstring></argsstring>
        <name>CSGCM5R</name>
        <qualifiedname>CRYP_TypeDef::CSGCM5R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC context swap register 5, Address offset: 0x84 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1964" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1964" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga8c2f4a1d321b61dc3b7833d209eb0ede" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCM6R</definition>
        <argsstring></argsstring>
        <name>CSGCM6R</name>
        <qualifiedname>CRYP_TypeDef::CSGCM6R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC context swap register 6, Address offset: 0x88 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1965" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1965" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga64151eda4e4e3370f4e264a2d9f61776" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSGCM7R</definition>
        <argsstring></argsstring>
        <name>CSGCM7R</name>
        <qualifiedname>CRYP_TypeDef::CSGCM7R</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>CRYP GCM/GMAC context swap register 7, Address offset: 0x8C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1966" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1966" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>HASH_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HASH control register, Address offset: 0x00 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1975" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1975" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga445dd5529e7dc6a4fa2fec4f78da2692" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DIN</definition>
        <argsstring></argsstring>
        <name>DIN</name>
        <qualifiedname>HASH_TypeDef::DIN</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HASH data input register, Address offset: 0x04 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1976" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1976" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga7060ac1ed928ee931d7664650f2dcf75" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t STR</definition>
        <argsstring></argsstring>
        <name>STR</name>
        <qualifiedname>HASH_TypeDef::STR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HASH start register, Address offset: 0x08 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1977" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1977" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga02cdb629fbb2bfa63db818ac846847a1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t HR[5]</definition>
        <argsstring>[5]</argsstring>
        <name>HR</name>
        <qualifiedname>HASH_TypeDef::HR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HASH digest registers, Address offset: 0x0C-0x1C <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1978" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1978" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gae845b86e973b4bf8a33c447c261633f6" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t IMR</definition>
        <argsstring></argsstring>
        <name>IMR</name>
        <qualifiedname>HASH_TypeDef::IMR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HASH interrupt enable register, Address offset: 0x20 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1979" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1979" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>HASH_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HASH status register, Address offset: 0x24 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1980" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1980" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga31675cbea6dc1b5f7de162884a4bb6eb" prot="public" static="no" mutable="no">
        <type>uint32_t</type>
        <definition>uint32_t RESERVED[52]</definition>
        <argsstring>[52]</argsstring>
        <name>RESERVED</name>
        <qualifiedname>HASH_TypeDef::RESERVED</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>Reserved, 0x28-0xF4 <linebreak/>
 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1981" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1981" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaab1e7a35aa0ff9b6fa6ef2853ff995b1" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CSR[54]</definition>
        <argsstring>[54]</argsstring>
        <name>CSR</name>
        <qualifiedname>HASH_TypeDef::CSR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HASH context swap registers, Address offset: 0x0F8-0x1CC </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1982" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1982" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab041708966b192f819ac50b3cb369577" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t HR[8]</definition>
        <argsstring>[8]</argsstring>
        <name>HR</name>
        <qualifiedname>HASH_DIGEST_TypeDef::HR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>HASH digest registers, Address offset: 0x310-0x32C </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="1991" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="1991" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gab40c89c59391aaa9d9a8ec011dd0907a" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t CR</definition>
        <argsstring></argsstring>
        <name>CR</name>
        <qualifiedname>RNG_TypeDef::CR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RNG control register, Address offset: 0x00 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="2000" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="2000" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1gaf6aca2bbd40c0fb6df7c3aebe224a360" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t SR</definition>
        <argsstring></argsstring>
        <name>SR</name>
        <qualifiedname>RNG_TypeDef::SR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RNG status register, Address offset: 0x04 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="2001" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="2001" bodyend="-1"/>
      </memberdef>
      <memberdef kind="variable" id="group___c_m_s_i_s_1ga3df0d8dfcd1ec958659ffe21eb64fa94" prot="public" static="no" mutable="no">
        <type>__IO uint32_t</type>
        <definition>__IO uint32_t DR</definition>
        <argsstring></argsstring>
        <name>DR</name>
        <qualifiedname>RNG_TypeDef::DR</qualifiedname>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
<para>RNG data register, Address offset: 0x08 </para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Core_BlackPill/stm32f4xx.h" line="2002" column="17" bodyfile="Core_BlackPill/stm32f4xx.h" bodystart="2002" bodyend="-1"/>
      </memberdef>
    </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
