OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/fa16/runs/auto_pnr/tmp/routing/22-fill.odb'…
Reading design constraints file at '/openlane/designs/fa16/src/fa16.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   fa16
Die area:                 ( 0 0 ) ( 71815 82535 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     517
Number of terminals:      53
Number of snets:          2
Number of nets:           227

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 74.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 7477.
[INFO DRT-0033] mcon shape region query size = 1152.
[INFO DRT-0033] met1 shape region query size = 1549.
[INFO DRT-0033] via shape region query size = 460.
[INFO DRT-0033] met2 shape region query size = 308.
[INFO DRT-0033] via2 shape region query size = 368.
[INFO DRT-0033] met3 shape region query size = 295.
[INFO DRT-0033] via3 shape region query size = 368.
[INFO DRT-0033] met4 shape region query size = 140.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 187 pins.
[INFO DRT-0081]   Complete 56 unique inst patterns.
[INFO DRT-0084]   Complete 124 groups.
#scanned instances     = 517
#unique  instances     = 74
#stdCellGenAp          = 1586
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1171
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 570
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:01, memory = 115.02 (MB), peak = 115.02 (MB)

Number of guides:     1230

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 10 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 11 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 446.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 333.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 176.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 26.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 3.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 625 vertical wires in 1 frboxes and 359 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 58 vertical wires in 1 frboxes and 76 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.21 (MB), peak = 118.21 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 118.21 (MB), peak = 118.21 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 127.04 (MB).
    Completing 20% with 25 violations.
    elapsed time = 00:00:00, memory = 132.10 (MB).
    Completing 30% with 30 violations.
    elapsed time = 00:00:00, memory = 132.10 (MB).
    Completing 40% with 36 violations.
    elapsed time = 00:00:00, memory = 138.48 (MB).
[INFO DRT-0199]   Number of violations = 40.
Viol/Layer        met1   met2   met3
Metal Spacing        6      1     10
Recheck              1      1      0
Short               20      1      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 486.66 (MB), peak = 486.66 (MB)
Total wire length = 3582 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1557 um.
Total wire length on LAYER met2 = 1847 um.
Total wire length on LAYER met3 = 142 um.
Total wire length on LAYER met4 = 35 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1108.
Up-via summary (total 1108):

-----------------------
 FR_MASTERSLICE       0
            li1     571
           met1     505
           met2      28
           met3       4
           met4       0
-----------------------
                   1108


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 40 violations.
    elapsed time = 00:00:00, memory = 486.66 (MB).
    Completing 20% with 38 violations.
    elapsed time = 00:00:00, memory = 486.66 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 486.66 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
[INFO DRT-0199]   Number of violations = 18.
Viol/Layer        met1   met3
Metal Spacing        1      9
Short                8      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 499.98 (MB), peak = 499.98 (MB)
Total wire length = 3563 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1535 um.
Total wire length on LAYER met2 = 1859 um.
Total wire length on LAYER met3 = 135 um.
Total wire length on LAYER met4 = 33 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1105.
Up-via summary (total 1105):

-----------------------
 FR_MASTERSLICE       0
            li1     570
           met1     505
           met2      26
           met3       4
           met4       0
-----------------------
                   1105


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 18 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
    Completing 30% with 18 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
    Completing 40% with 18 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
    Completing 60% with 16 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:00, memory = 499.98 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1
Metal Spacing        1
Short               22
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 500.16 (MB), peak = 500.16 (MB)
Total wire length = 3547 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1519 um.
Total wire length on LAYER met2 = 1841 um.
Total wire length on LAYER met3 = 143 um.
Total wire length on LAYER met4 = 42 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1103.
Up-via summary (total 1103):

-----------------------
 FR_MASTERSLICE       0
            li1     570
           met1     502
           met2      26
           met3       5
           met4       0
-----------------------
                   1103


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 506.52 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 506.52 (MB).
    Completing 30% with 4 violations.
    elapsed time = 00:00:00, memory = 506.52 (MB).
    Completing 40% with 4 violations.
    elapsed time = 00:00:00, memory = 506.52 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 506.52 (MB), peak = 519.66 (MB)
Total wire length = 3548 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1496 um.
Total wire length on LAYER met2 = 1842 um.
Total wire length on LAYER met3 = 166 um.
Total wire length on LAYER met4 = 42 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1115.
Up-via summary (total 1115):

-----------------------
 FR_MASTERSLICE       0
            li1     570
           met1     508
           met2      32
           met3       5
           met4       0
-----------------------
                   1115


[INFO DRT-0198] Complete detail routing.
Total wire length = 3548 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1496 um.
Total wire length on LAYER met2 = 1842 um.
Total wire length on LAYER met3 = 166 um.
Total wire length on LAYER met4 = 42 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 1115.
Up-via summary (total 1115):

-----------------------
 FR_MASTERSLICE       0
            li1     570
           met1     508
           met2      32
           met3       5
           met4       0
-----------------------
                   1115


[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:03, memory = 506.52 (MB), peak = 519.66 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/fa16/runs/auto_pnr/results/routing/fa16.odb'…
Writing netlist to '/openlane/designs/fa16/runs/auto_pnr/results/routing/fa16.nl.v'…
Writing powered netlist to '/openlane/designs/fa16/runs/auto_pnr/results/routing/fa16.pnl.v'…
Writing layout to '/openlane/designs/fa16/runs/auto_pnr/results/routing/fa16.def'…
