
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: E:\Programs\Iscc\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FLOS-DESKTOP

Implementation : impl1

# Written on Mon Jun  3 20:48:36 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                     Requested     Requested     Clock                                            Clock          Clock
Level     Clock                                     Frequency     Period        Type                                             Group          Load 
-----------------------------------------------------------------------------------------------------------------------------------------------------
0 -       ex03_top_lfsr|i_clk                       100.0 MHz     10.000        inferred                                         (multiple)     20   
1 .         ex03_clkdiv|clk_derived_clock           100.0 MHz     10.000        derived (from ex03_top_lfsr|i_clk)               (multiple)     33   
2 ..          ex03_clkdiv_sel|clk_derived_clock     100.0 MHz     10.000        derived (from ex03_clkdiv|clk_derived_clock)     (multiple)     8    
=====================================================================================================================================================


Clock Load Summary
******************

                                      Clock     Source                           Clock Pin                        Non-clock Pin     Non-clock Pin
Clock                                 Load      Pin                              Seq Example                      Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------------------------
ex03_top_lfsr|i_clk                   20        i_clk(port)                      e_clkdiv.cnt[18:0].C             -                 -            
ex03_clkdiv|clk_derived_clock         33        e_clkdiv.clk.Q[0](dffre)         e_clkdiv_sel.counter[31:0].C     -                 -            
ex03_clkdiv_sel|clk_derived_clock     8         e_clkdiv_sel.clk.Q[0](dffre)     e_lfsr8.lfsr[7:0].C              -                 -            
=================================================================================================================================================
