Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jan  1 21:19:10 2024
| Host         : DESKTOP-NTKOJC8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (335)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (335)
--------------------------------
 There are 335 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.426        0.000                      0                  715        0.066        0.000                      0                  715        3.000        0.000                       0                   341  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
CLK100MHZ             {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen    {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen     {0.000 5.000}        10.000          100.000         
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk108mhz_ClkGen_1  {0.000 4.630}        9.259           108.000         
  clkfbout_ClkGen_1   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk108mhz_ClkGen          2.426        0.000                      0                  715        0.139        0.000                      0                  715        3.650        0.000                       0                   337  
  clkfbout_ClkGen                                                                                                                                                       7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk108mhz_ClkGen_1        2.427        0.000                      0                  715        0.139        0.000                      0                  715        3.650        0.000                       0                   337  
  clkfbout_ClkGen_1                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk108mhz_ClkGen_1  clk108mhz_ClkGen          2.426        0.000                      0                  715        0.066        0.000                      0                  715  
clk108mhz_ClkGen    clk108mhz_ClkGen_1        2.426        0.000                      0                  715        0.066        0.000                      0                  715  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk108mhz_ClkGen                        
(none)              clk108mhz_ClkGen_1                      
(none)              clkfbout_ClkGen                         
(none)              clkfbout_ClkGen_1                       
(none)                                  clk108mhz_ClkGen    
(none)                                  clk108mhz_ClkGen_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        2.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg[3]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[1]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[2]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[0]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[0]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 1.710ns (26.260%)  route 4.802ns (73.740%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          0.984     5.655    drawer/display_spaceship
    SLICE_X87Y136        FDRE                                         r  drawer/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X87Y136        FDRE                                         r  drawer/address_reg[1]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X87Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg[1]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  2.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.058    -0.367    accelerometer/adxl/Cmd_Reg_reg[2]_0[2]
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.047    -0.506    accelerometer/adxl/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.452%)  route 0.113ns (44.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.569    accelerometer/adxl/clk108mhz
    SLICE_X83Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/Q
                         net (fo=2, routed)           0.113    -0.315    accelerometer/adxl/ACCEL_X_SUM_reg[4]
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_reg[0]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.075    -0.480    accelerometer/adxl/ACCEL_X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X82Y111        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.112    -0.313    accelerometer/adxl/Cmd_Reg_reg[1]_6[6]
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.071    -0.479    accelerometer/adxl/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[2][4]/Q
                         net (fo=1, routed)           0.118    -0.307    accelerometer/adxl/Cmd_Reg_reg[2]_0[4]
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[4]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.075    -0.478    accelerometer/adxl/D_Send_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X82Y111        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[1][4]/Q
                         net (fo=1, routed)           0.120    -0.305    accelerometer/adxl/Cmd_Reg_reg[1]_6[4]
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.072    -0.478    accelerometer/adxl/Cmd_Reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/SPI_Interface/Dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.500%)  route 0.123ns (46.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.590    -0.574    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.311    accelerometer/adxl/SPI_Interface/MISO_REG[1]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.861    -0.811    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.052    -0.484    accelerometer/adxl/SPI_Interface/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    accelerometer/adxl/clk108mhz
    SLICE_X86Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  accelerometer/adxl/Data_Reg_reg[6][5]/Q
                         net (fo=3, routed)           0.075    -0.365    accelerometer/adxl/Data_Reg_reg[6]_7[5]
    SLICE_X87Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.866    -0.807    accelerometer/adxl/clk108mhz
    SLICE_X87Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][5]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.016    -0.539    accelerometer/adxl/Data_Reg_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.460%)  route 0.191ns (57.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    accelerometer/adxl/clk108mhz
    SLICE_X86Y115        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  accelerometer/adxl/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.191    -0.235    accelerometer/adxl/Adxl_Data_Ready
    SLICE_X84Y114        SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.866    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X84Y114        SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.531    
    SLICE_X84Y114        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.414    accelerometer/adxl/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.592    -0.572    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X81Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.319    accelerometer/adxl/SPI_Interface/MISO_REG[7]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.861    -0.811    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.060    -0.499    accelerometer/adxl/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.277%)  route 0.135ns (41.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X79Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.135    -0.296    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X78Y110        LUT5 (Prop_lut5_I1_O)        0.048    -0.248 r  accelerometer/adxl/Cnt_SS_Inactive[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    accelerometer/adxl/Cnt_SS_Inactive_0[9]
    SLICE_X78Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.864    -0.809    accelerometer/adxl/clk108mhz
    SLICE_X78Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[9]/C
                         clock pessimism              0.250    -0.559    
    SLICE_X78Y110        FDRE (Hold_fdre_C_D)         0.131    -0.428    accelerometer/adxl/Cnt_SS_Inactive_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X77Y126    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X80Y126    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y124    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y124    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y125    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y126    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y124    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X77Y126    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y114    accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y114    accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y114    accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y114    accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen
  To Clock:  clkfbout_ClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        2.427ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.072     8.317    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.112    drawer/address_reg[3]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[1]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.072     8.317    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.112    drawer/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[2]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.072     8.317    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.112    drawer/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.072     8.317    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.112    drawer/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[0]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.072     8.315    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.110    drawer/address_reg[0]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.072     8.315    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.110    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.072     8.315    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.110    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.072     8.315    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.110    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.072     8.315    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.110    drawer/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 1.710ns (26.260%)  route 4.802ns (73.740%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          0.984     5.655    drawer/display_spaceship
    SLICE_X87Y136        FDRE                                         r  drawer/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X87Y136        FDRE                                         r  drawer/address_reg[1]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.072     8.317    
    SLICE_X87Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.112    drawer/address_reg[1]
  -------------------------------------------------------------------
                         required time                          8.112    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  2.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.058    -0.367    accelerometer/adxl/Cmd_Reg_reg[2]_0[2]
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[2]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.047    -0.506    accelerometer/adxl/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.452%)  route 0.113ns (44.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.569    accelerometer/adxl/clk108mhz
    SLICE_X83Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/Q
                         net (fo=2, routed)           0.113    -0.315    accelerometer/adxl/ACCEL_X_SUM_reg[4]
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_reg[0]/C
                         clock pessimism              0.253    -0.555    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.075    -0.480    accelerometer/adxl/ACCEL_X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X82Y111        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.112    -0.313    accelerometer/adxl/Cmd_Reg_reg[1]_6[6]
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.071    -0.479    accelerometer/adxl/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[2][4]/Q
                         net (fo=1, routed)           0.118    -0.307    accelerometer/adxl/Cmd_Reg_reg[2]_0[4]
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[4]/C
                         clock pessimism              0.250    -0.553    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.075    -0.478    accelerometer/adxl/D_Send_reg[4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X82Y111        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[1][4]/Q
                         net (fo=1, routed)           0.120    -0.305    accelerometer/adxl/Cmd_Reg_reg[1]_6[4]
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/C
                         clock pessimism              0.253    -0.550    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.072    -0.478    accelerometer/adxl/Cmd_Reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/SPI_Interface/Dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.500%)  route 0.123ns (46.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.590    -0.574    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.311    accelerometer/adxl/SPI_Interface/MISO_REG[1]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.861    -0.811    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
                         clock pessimism              0.275    -0.536    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.052    -0.484    accelerometer/adxl/SPI_Interface/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    accelerometer/adxl/clk108mhz
    SLICE_X86Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  accelerometer/adxl/Data_Reg_reg[6][5]/Q
                         net (fo=3, routed)           0.075    -0.365    accelerometer/adxl/Data_Reg_reg[6]_7[5]
    SLICE_X87Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.866    -0.807    accelerometer/adxl/clk108mhz
    SLICE_X87Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][5]/C
                         clock pessimism              0.252    -0.555    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.016    -0.539    accelerometer/adxl/Data_Reg_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.460%)  route 0.191ns (57.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    accelerometer/adxl/clk108mhz
    SLICE_X86Y115        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  accelerometer/adxl/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.191    -0.235    accelerometer/adxl/Adxl_Data_Ready
    SLICE_X84Y114        SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.866    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X84Y114        SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.531    
    SLICE_X84Y114        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.414    accelerometer/adxl/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.592    -0.572    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X81Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.319    accelerometer/adxl/SPI_Interface/MISO_REG[7]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.861    -0.811    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.252    -0.559    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.060    -0.499    accelerometer/adxl/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.277%)  route 0.135ns (41.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X79Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.135    -0.296    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X78Y110        LUT5 (Prop_lut5_I1_O)        0.048    -0.248 r  accelerometer/adxl/Cnt_SS_Inactive[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    accelerometer/adxl/Cnt_SS_Inactive_0[9]
    SLICE_X78Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.864    -0.809    accelerometer/adxl/clk108mhz
    SLICE_X78Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[9]/C
                         clock pessimism              0.250    -0.559    
    SLICE_X78Y110        FDRE (Hold_fdre_C_D)         0.131    -0.428    accelerometer/adxl/Cnt_SS_Inactive_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk108mhz_ClkGen_1
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { clk108/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16   clk108/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X77Y126    VGA/hsync/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X80Y126    VGA/hsync/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y124    VGA/hsync/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y124    VGA/hsync/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y125    VGA/hsync/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X76Y126    VGA/hsync/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X79Y124    VGA/hsync/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X77Y126    VGA/hsync/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y114    accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y114    accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y114    accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y114    accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.630       3.650      SLICE_X84Y115    accelerometer/adxl/Data_Reg_reg[3][4]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClkGen_1
  To Clock:  clkfbout_ClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClkGen_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk108/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk108/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk108/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen_1
  To Clock:  clk108mhz_ClkGen

Setup :            0  Failing Endpoints,  Worst Slack        2.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg[3]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[1]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[2]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[0]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[0]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen rise@9.259ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 1.710ns (26.260%)  route 4.802ns (73.740%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          0.984     5.655    drawer/display_spaceship
    SLICE_X87Y136        FDRE                                         r  drawer/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X87Y136        FDRE                                         r  drawer/address_reg[1]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X87Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg[1]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  2.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.058    -0.367    accelerometer/adxl/Cmd_Reg_reg[2]_0[2]
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.073    -0.480    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.047    -0.433    accelerometer/adxl/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.452%)  route 0.113ns (44.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.569    accelerometer/adxl/clk108mhz
    SLICE_X83Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/Q
                         net (fo=2, routed)           0.113    -0.315    accelerometer/adxl/ACCEL_X_SUM_reg[4]
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_reg[0]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.073    -0.482    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.075    -0.407    accelerometer/adxl/ACCEL_X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X82Y111        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.112    -0.313    accelerometer/adxl/Cmd_Reg_reg[1]_6[6]
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.073    -0.477    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.071    -0.406    accelerometer/adxl/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[2][4]/Q
                         net (fo=1, routed)           0.118    -0.307    accelerometer/adxl/Cmd_Reg_reg[2]_0[4]
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[4]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.073    -0.480    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.075    -0.405    accelerometer/adxl/D_Send_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X82Y111        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[1][4]/Q
                         net (fo=1, routed)           0.120    -0.305    accelerometer/adxl/Cmd_Reg_reg[1]_6[4]
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.073    -0.477    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.072    -0.405    accelerometer/adxl/Cmd_Reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/SPI_Interface/Dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.500%)  route 0.123ns (46.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.590    -0.574    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.311    accelerometer/adxl/SPI_Interface/MISO_REG[1]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.861    -0.811    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.073    -0.463    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.052    -0.411    accelerometer/adxl/SPI_Interface/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    accelerometer/adxl/clk108mhz
    SLICE_X86Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  accelerometer/adxl/Data_Reg_reg[6][5]/Q
                         net (fo=3, routed)           0.075    -0.365    accelerometer/adxl/Data_Reg_reg[6]_7[5]
    SLICE_X87Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.866    -0.807    accelerometer/adxl/clk108mhz
    SLICE_X87Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][5]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.073    -0.482    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.016    -0.466    accelerometer/adxl/Data_Reg_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.460%)  route 0.191ns (57.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    accelerometer/adxl/clk108mhz
    SLICE_X86Y115        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  accelerometer/adxl/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.191    -0.235    accelerometer/adxl/Adxl_Data_Ready
    SLICE_X84Y114        SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.866    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X84Y114        SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.073    -0.458    
    SLICE_X84Y114        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.341    accelerometer/adxl/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.592    -0.572    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X81Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.319    accelerometer/adxl/SPI_Interface/MISO_REG[7]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.861    -0.811    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.060    -0.426    accelerometer/adxl/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen rise@0.000ns - clk108mhz_ClkGen_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.277%)  route 0.135ns (41.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X79Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.135    -0.296    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X78Y110        LUT5 (Prop_lut5_I1_O)        0.048    -0.248 r  accelerometer/adxl/Cnt_SS_Inactive[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    accelerometer/adxl/Cnt_SS_Inactive_0[9]
    SLICE_X78Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.864    -0.809    accelerometer/adxl/clk108mhz
    SLICE_X78Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[9]/C
                         clock pessimism              0.250    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X78Y110        FDRE (Hold_fdre_C_D)         0.131    -0.355    accelerometer/adxl/Cnt_SS_Inactive_reg[9]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.107    





---------------------------------------------------------------------------------------------------
From Clock:  clk108mhz_ClkGen
  To Clock:  clk108mhz_ClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack        2.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg[3]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[1]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[2]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 1.710ns (26.137%)  route 4.832ns (73.863%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.014     5.685    drawer/display_spaceship
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X86Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg_rep[3]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.685    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[0]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[0]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[10]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[10]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[4]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[4]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg[5]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg[5]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg_rep[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.532ns  (logic 1.710ns (26.178%)  route 4.822ns (73.822%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 7.827 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.004     5.675    drawer/display_spaceship
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.589     7.827    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
                         clock pessimism              0.560     8.387    
                         clock uncertainty           -0.073     8.314    
    SLICE_X85Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.109    drawer/address_reg_rep[5]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.457ns  (required time - arrival time)
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            drawer/address_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk108mhz_ClkGen_1 rise@9.259ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        6.512ns  (logic 1.710ns (26.260%)  route 4.802ns (73.740%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 7.829 - 9.259 ) 
    Source Clock Delay      (SCD):    -0.857ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          0.984     5.655    drawer/display_spaceship
    SLICE_X87Y136        FDRE                                         r  drawer/address_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      9.259     9.259 r  
    E3                                                0.000     9.259 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     9.259    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.670 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.832    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     4.509 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.148    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.239 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.591     7.829    drawer/clk108mhz
    SLICE_X87Y136        FDRE                                         r  drawer/address_reg[1]/C
                         clock pessimism              0.560     8.389    
                         clock uncertainty           -0.073     8.316    
    SLICE_X87Y136        FDRE (Setup_fdre_C_CE)      -0.205     8.111    drawer/address_reg[1]
  -------------------------------------------------------------------
                         required time                          8.111    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                  2.457    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[2][2]/Q
                         net (fo=1, routed)           0.058    -0.367    accelerometer/adxl/Cmd_Reg_reg[2]_0[2]
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[2]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.073    -0.480    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.047    -0.433    accelerometer/adxl/D_Send_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/ACCEL_X_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.452%)  route 0.113ns (44.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.595    -0.569    accelerometer/adxl/clk108mhz
    SLICE_X83Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y116        FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  accelerometer/adxl/ACCEL_X_SUM_reg[4]/Q
                         net (fo=2, routed)           0.113    -0.315    accelerometer/adxl/ACCEL_X_SUM_reg[4]
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.865    -0.808    accelerometer/adxl/clk108mhz
    SLICE_X84Y116        FDRE                                         r  accelerometer/adxl/ACCEL_X_reg[0]/C
                         clock pessimism              0.253    -0.555    
                         clock uncertainty            0.073    -0.482    
    SLICE_X84Y116        FDRE (Hold_fdre_C_D)         0.075    -0.407    accelerometer/adxl/ACCEL_X_reg[0]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][6]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X82Y111        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[1][6]/Q
                         net (fo=1, routed)           0.112    -0.313    accelerometer/adxl/Cmd_Reg_reg[1]_6[6]
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][6]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.073    -0.477    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.071    -0.406    accelerometer/adxl/Cmd_Reg_reg[2][6]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/D_Send_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[2][4]/Q
                         net (fo=1, routed)           0.118    -0.307    accelerometer/adxl/Cmd_Reg_reg[2]_0[4]
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X82Y110        FDRE                                         r  accelerometer/adxl/D_Send_reg[4]/C
                         clock pessimism              0.250    -0.553    
                         clock uncertainty            0.073    -0.480    
    SLICE_X82Y110        FDRE (Hold_fdre_C_D)         0.075    -0.405    accelerometer/adxl/D_Send_reg[4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cmd_Reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cmd_Reg_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.598    -0.566    accelerometer/adxl/clk108mhz
    SLICE_X82Y111        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  accelerometer/adxl/Cmd_Reg_reg[1][4]/Q
                         net (fo=1, routed)           0.120    -0.305    accelerometer/adxl/Cmd_Reg_reg[1]_6[4]
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.870    -0.803    accelerometer/adxl/clk108mhz
    SLICE_X83Y110        FDRE                                         r  accelerometer/adxl/Cmd_Reg_reg[2][4]/C
                         clock pessimism              0.253    -0.550    
                         clock uncertainty            0.073    -0.477    
    SLICE_X83Y110        FDRE (Hold_fdre_C_D)         0.072    -0.405    accelerometer/adxl/Cmd_Reg_reg[2][4]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/SPI_Interface/Dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.500%)  route 0.123ns (46.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.590    -0.574    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[1]/Q
                         net (fo=2, routed)           0.123    -0.311    accelerometer/adxl/SPI_Interface/MISO_REG[1]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.861    -0.811    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[1]/C
                         clock pessimism              0.275    -0.536    
                         clock uncertainty            0.073    -0.463    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.052    -0.411    accelerometer/adxl/SPI_Interface/Dout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[7][5]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.089%)  route 0.075ns (36.911%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    accelerometer/adxl/clk108mhz
    SLICE_X86Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  accelerometer/adxl/Data_Reg_reg[6][5]/Q
                         net (fo=3, routed)           0.075    -0.365    accelerometer/adxl/Data_Reg_reg[6]_7[5]
    SLICE_X87Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.866    -0.807    accelerometer/adxl/clk108mhz
    SLICE_X87Y116        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[7][5]/C
                         clock pessimism              0.252    -0.555    
                         clock uncertainty            0.073    -0.482    
    SLICE_X87Y116        FDRE (Hold_fdre_C_D)         0.016    -0.466    accelerometer/adxl/Data_Reg_reg[7][5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Data_Reg_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.460%)  route 0.191ns (57.540%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    accelerometer/adxl/clk108mhz
    SLICE_X86Y115        FDRE                                         r  accelerometer/adxl/Data_Reg_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  accelerometer/adxl/Data_Reg_reg[0][0]/Q
                         net (fo=2, routed)           0.191    -0.235    accelerometer/adxl/Adxl_Data_Ready
    SLICE_X84Y114        SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.866    -0.806    accelerometer/adxl/clk108mhz
    SLICE_X84Y114        SRL16E                                       r  accelerometer/adxl/Data_Reg_reg[3][0]_srl3/CLK
                         clock pessimism              0.275    -0.531    
                         clock uncertainty            0.073    -0.458    
    SLICE_X84Y114        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.341    accelerometer/adxl/Data_Reg_reg[3][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/SPI_Interface/Dout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.592    -0.572    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X81Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.319    accelerometer/adxl/SPI_Interface/MISO_REG[7]
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.861    -0.811    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X80Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/Dout_reg[7]/C
                         clock pessimism              0.252    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X80Y115        FDRE (Hold_fdre_C_D)         0.060    -0.426    accelerometer/adxl/SPI_Interface/Dout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            accelerometer/adxl/Cnt_SS_Inactive_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk108mhz_ClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk108mhz_ClkGen_1 rise@0.000ns - clk108mhz_ClkGen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.189ns (58.277%)  route 0.135ns (41.723%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.592    -0.572    accelerometer/adxl/clk108mhz
    SLICE_X79Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  accelerometer/adxl/Cnt_SS_Inactive_reg[6]/Q
                         net (fo=7, routed)           0.135    -0.296    accelerometer/adxl/Cnt_SS_Inactive[6]
    SLICE_X78Y110        LUT5 (Prop_lut5_I1_O)        0.048    -0.248 r  accelerometer/adxl/Cnt_SS_Inactive[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.248    accelerometer/adxl/Cnt_SS_Inactive_0[9]
    SLICE_X78Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.864    -0.809    accelerometer/adxl/clk108mhz
    SLICE_X78Y110        FDRE                                         r  accelerometer/adxl/Cnt_SS_Inactive_reg[9]/C
                         clock pessimism              0.250    -0.559    
                         clock uncertainty            0.073    -0.486    
    SLICE_X78Y110        FDRE (Hold_fdre_C_D)         0.131    -0.355    accelerometer/adxl/Cnt_SS_Inactive_reg[9]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.107    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.162ns  (logic 5.169ns (36.500%)  route 8.993ns (63.500%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.392     5.899    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X82Y112        LUT6 (Prop_lut6_I5_O)        0.124     6.023 r  accelerometer/adxl/SPI_Interface/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.601    10.624    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         3.538    14.162 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000    14.162    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            ACL_SS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.365ns  (logic 1.559ns (29.053%)  route 3.806ns (70.947%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          2.036     2.310    accelerometer/adxl/SPI_Interface/CPU_RESETN_IBUF
    SLICE_X82Y112        LUT6 (Prop_lut6_I5_O)        0.045     2.355 r  accelerometer/adxl/SPI_Interface/ACL_SS_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.770     4.126    ACL_SS_OBUF
    D15                  OBUF (Prop_obuf_I_O)         1.239     5.365 r  ACL_SS_OBUF_inst/O
                         net (fo=0)                   0.000     5.365    ACL_SS
    D15                                                               r  ACL_SS (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.796ns  (logic 5.610ns (43.847%)  route 7.185ns (56.153%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.450     6.121    spaceship/display_spaceship
    SLICE_X87Y136        LUT3 (Prop_lut3_I0_O)        0.152     6.273 r  spaceship/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.190    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.748    11.939 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.939    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.647ns  (logic 5.372ns (42.477%)  route 7.275ns (57.523%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.356     6.027    drawer/display_spaceship
    SLICE_X85Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.101     8.252    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    11.790 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.790    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 5.381ns (42.837%)  route 7.180ns (57.163%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.449     6.120    drawer/display_spaceship
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.244 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.914     8.157    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.704 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.704    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.508ns  (logic 5.386ns (43.058%)  route 7.122ns (56.942%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.450     6.121    spaceship/display_spaceship
    SLICE_X87Y136        LUT3 (Prop_lut3_I0_O)        0.124     6.245 r  spaceship/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.854     8.099    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    11.651 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.651    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.424ns  (logic 4.903ns (39.466%)  route 7.520ns (60.534%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          0.841     0.502    VGA/hsync/count_reg[4]
    SLICE_X80Y126        LUT2 (Prop_lut2_I1_O)        0.150     0.652 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           1.065     1.718    VGA/hsync/VGA_B_OBUF[2]_inst_i_24_n_0
    SLICE_X80Y125        LUT6 (Prop_lut6_I5_O)        0.328     2.046 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_11/O
                         net (fo=2, routed)           1.031     3.077    VGA/hsync/VGA_B_OBUF[2]_inst_i_11_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.063     4.264    VGA/vsync/VGA_B[1]_1
    SLICE_X84Y128        LUT6 (Prop_lut6_I4_O)        0.124     4.388 r  VGA/vsync/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.260     5.648    drawer/VGA_B_OBUF[0]
    SLICE_X85Y134        LUT5 (Prop_lut5_I4_O)        0.124     5.772 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.259     8.031    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.567 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.567    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.319ns  (logic 5.380ns (43.674%)  route 6.939ns (56.326%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.043     5.714    drawer/display_spaceship
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.124     5.838 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.078     7.916    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.462 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.462    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.229ns  (logic 5.388ns (44.056%)  route 6.842ns (55.944%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.220     5.891    drawer/display_spaceship
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.124     6.015 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.803     7.818    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    11.372 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.372    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 4.913ns (40.610%)  route 7.185ns (59.390%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          0.841     0.502    VGA/hsync/count_reg[4]
    SLICE_X80Y126        LUT2 (Prop_lut2_I1_O)        0.150     0.652 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           1.065     1.718    VGA/hsync/VGA_B_OBUF[2]_inst_i_24_n_0
    SLICE_X80Y125        LUT6 (Prop_lut6_I5_O)        0.328     2.046 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_11/O
                         net (fo=2, routed)           1.031     3.077    VGA/hsync/VGA_B_OBUF[2]_inst_i_11_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.063     4.264    VGA/vsync/VGA_B[1]_1
    SLICE_X84Y128        LUT6 (Prop_lut6_I4_O)        0.124     4.388 r  VGA/vsync/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.109     5.497    drawer/VGA_B_OBUF[0]
    SLICE_X85Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.074     7.695    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    11.240 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.240    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.059ns  (logic 5.386ns (44.659%)  route 6.674ns (55.341%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.051     5.722    spaceship/display_spaceship
    SLICE_X88Y132        LUT3 (Prop_lut3_I0_O)        0.124     5.846 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.805     7.650    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    11.202 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.202    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.009ns  (logic 4.916ns (40.938%)  route 7.093ns (59.062%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          0.841     0.502    VGA/hsync/count_reg[4]
    SLICE_X80Y126        LUT2 (Prop_lut2_I1_O)        0.150     0.652 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           1.065     1.718    VGA/hsync/VGA_B_OBUF[2]_inst_i_24_n_0
    SLICE_X80Y125        LUT6 (Prop_lut6_I5_O)        0.328     2.046 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_11/O
                         net (fo=2, routed)           1.031     3.077    VGA/hsync/VGA_B_OBUF[2]_inst_i_11_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.063     4.264    VGA/vsync/VGA_B[1]_1
    SLICE_X84Y128        LUT6 (Prop_lut6_I4_O)        0.124     4.388 r  VGA/vsync/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.265     5.653    drawer/VGA_B_OBUF[0]
    SLICE_X85Y134        LUT5 (Prop_lut5_I4_O)        0.124     5.777 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.826     7.604    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    11.152 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.152    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drawer/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.474ns (71.586%)  route 0.585ns (28.414%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.128    -0.440 f  drawer/address_reg_rep[5]/Q
                         net (fo=15, routed)          0.137    -0.303    drawer/address_reg_rep_n_0_[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I2_O)        0.098    -0.205 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.448     0.243    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.490 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.490    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.425ns (65.909%)  route 0.737ns (34.091%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.219    -0.207    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y135        LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.518     0.356    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     1.595 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.595    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.435ns (65.388%)  route 0.760ns (34.612%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.371    -0.055    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y134        LUT5 (Prop_lut5_I2_O)        0.045    -0.010 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.388     0.378    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.627 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.627    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.440ns (65.131%)  route 0.771ns (34.869%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.385    -0.041    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y133        LUT5 (Prop_lut5_I2_O)        0.045     0.004 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.390    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.644 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.644    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.483ns (63.710%)  route 0.845ns (36.290%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.241    -0.185    drawer/address_reg_rep_n_0_[3]
    SLICE_X87Y134        LUT6 (Prop_lut6_I2_O)        0.045    -0.140 r  drawer/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.195     0.055    spaceship/VGA_B[3]
    SLICE_X87Y136        LUT3 (Prop_lut3_I1_O)        0.045     0.100 r  spaceship/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.408     0.509    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.761 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.761    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.431ns (60.611%)  route 0.930ns (39.389%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.434     0.008    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.045     0.053 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.496     0.549    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.794 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.794    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.433ns (60.365%)  route 0.941ns (39.635%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.435     0.009    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.045     0.054 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.506     0.560    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.807 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.807    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.422ns (59.870%)  route 0.953ns (40.131%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.371    -0.055    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y134        LUT5 (Prop_lut5_I2_O)        0.045    -0.010 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.582     0.572    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.808 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.808    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.523ns (62.349%)  route 0.920ns (37.651%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  drawer/address_reg_rep[5]/Q
                         net (fo=15, routed)          0.350    -0.090    drawer/address_reg_rep_n_0_[5]
    SLICE_X87Y132        LUT6 (Prop_lut6_I4_O)        0.098     0.008 r  drawer/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.183     0.191    spaceship/p_0_in[0]
    SLICE_X88Y132        LUT3 (Prop_lut3_I1_O)        0.045     0.236 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.387     0.623    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.875 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.875    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.577ns (60.479%)  route 1.031ns (39.521%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  drawer/address_reg_rep[5]/Q
                         net (fo=15, routed)          0.314    -0.126    drawer/address_reg_rep_n_0_[5]
    SLICE_X87Y133        LUT6 (Prop_lut6_I4_O)        0.098    -0.028 r  drawer/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.270     0.242    spaceship/VGA_G[3]
    SLICE_X87Y136        LUT3 (Prop_lut3_I1_O)        0.042     0.284 r  spaceship/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.446     0.730    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.309     2.040 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.040    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk108mhz_ClkGen_1
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.796ns  (logic 5.610ns (43.847%)  route 7.185ns (56.153%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.450     6.121    spaceship/display_spaceship
    SLICE_X87Y136        LUT3 (Prop_lut3_I0_O)        0.152     6.273 r  spaceship/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.190    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.748    11.939 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.939    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.647ns  (logic 5.372ns (42.477%)  route 7.275ns (57.523%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.356     6.027    drawer/display_spaceship
    SLICE_X85Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.151 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.101     8.252    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    11.790 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.790    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.561ns  (logic 5.381ns (42.837%)  route 7.180ns (57.163%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.449     6.120    drawer/display_spaceship
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124     6.244 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.914     8.157    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    11.704 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.704    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.508ns  (logic 5.386ns (43.058%)  route 7.122ns (56.942%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.450     6.121    spaceship/display_spaceship
    SLICE_X87Y136        LUT3 (Prop_lut3_I0_O)        0.124     6.245 r  spaceship/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.854     8.099    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    11.651 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.651    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.424ns  (logic 4.903ns (39.466%)  route 7.520ns (60.534%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          0.841     0.502    VGA/hsync/count_reg[4]
    SLICE_X80Y126        LUT2 (Prop_lut2_I1_O)        0.150     0.652 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           1.065     1.718    VGA/hsync/VGA_B_OBUF[2]_inst_i_24_n_0
    SLICE_X80Y125        LUT6 (Prop_lut6_I5_O)        0.328     2.046 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_11/O
                         net (fo=2, routed)           1.031     3.077    VGA/hsync/VGA_B_OBUF[2]_inst_i_11_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.063     4.264    VGA/vsync/VGA_B[1]_1
    SLICE_X84Y128        LUT6 (Prop_lut6_I4_O)        0.124     4.388 r  VGA/vsync/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.260     5.648    drawer/VGA_B_OBUF[0]
    SLICE_X85Y134        LUT5 (Prop_lut5_I4_O)        0.124     5.772 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.259     8.031    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.567 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.567    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.319ns  (logic 5.380ns (43.674%)  route 6.939ns (56.326%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.043     5.714    drawer/display_spaceship
    SLICE_X85Y131        LUT5 (Prop_lut5_I0_O)        0.124     5.838 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.078     7.916    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         3.546    11.462 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.462    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.229ns  (logic 5.388ns (44.056%)  route 6.842ns (55.944%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.220     5.891    drawer/display_spaceship
    SLICE_X85Y133        LUT5 (Prop_lut5_I0_O)        0.124     6.015 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.803     7.818    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    11.372 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.372    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.097ns  (logic 4.913ns (40.610%)  route 7.185ns (59.390%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          0.841     0.502    VGA/hsync/count_reg[4]
    SLICE_X80Y126        LUT2 (Prop_lut2_I1_O)        0.150     0.652 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           1.065     1.718    VGA/hsync/VGA_B_OBUF[2]_inst_i_24_n_0
    SLICE_X80Y125        LUT6 (Prop_lut6_I5_O)        0.328     2.046 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_11/O
                         net (fo=2, routed)           1.031     3.077    VGA/hsync/VGA_B_OBUF[2]_inst_i_11_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.063     4.264    VGA/vsync/VGA_B[1]_1
    SLICE_X84Y128        LUT6 (Prop_lut6_I4_O)        0.124     4.388 r  VGA/vsync/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.109     5.497    drawer/VGA_B_OBUF[0]
    SLICE_X85Y131        LUT5 (Prop_lut5_I4_O)        0.124     5.621 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.074     7.695    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    11.240 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.240    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.059ns  (logic 5.386ns (44.659%)  route 6.674ns (55.341%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          1.186     0.847    VGA/hsync/count_reg[4]
    SLICE_X79Y127        LUT5 (Prop_lut5_I0_O)        0.124     0.971 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_9/O
                         net (fo=12, routed)          0.642     1.613    VGA/hsync/VGA_B_OBUF[2]_inst_i_9_n_0
    SLICE_X79Y123        LUT4 (Prop_lut4_I0_O)        0.124     1.737 f  VGA/hsync/address2_carry__0_i_9/O
                         net (fo=4, routed)           0.502     2.240    spaceship/address2_carry__0_0
    SLICE_X79Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.364 r  spaceship/address1_carry__0_i_2/O
                         net (fo=1, routed)           0.471     2.835    drawer/address_reg[10]_6[0]
    SLICE_X78Y127        CARRY4 (Prop_carry4_DI[0]_CO[1])
                                                      0.488     3.323 r  drawer/address1_carry__0/CO[1]
                         net (fo=1, routed)           1.016     4.339    spaceship/address_reg[10]_0[0]
    SLICE_X82Y127        LUT6 (Prop_lut6_I1_O)        0.332     4.671 r  spaceship/address[10]_i_1/O
                         net (fo=32, routed)          1.051     5.722    spaceship/display_spaceship
    SLICE_X88Y132        LUT3 (Prop_lut3_I0_O)        0.124     5.846 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.805     7.650    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552    11.202 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.202    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/hsync/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.009ns  (logic 4.916ns (40.938%)  route 7.093ns (59.062%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.683    -0.857    VGA/hsync/clk108mhz
    SLICE_X76Y126        FDRE                                         r  VGA/hsync/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y126        FDRE (Prop_fdre_C_Q)         0.518    -0.339 r  VGA/hsync/count_reg[4]/Q
                         net (fo=18, routed)          0.841     0.502    VGA/hsync/count_reg[4]
    SLICE_X80Y126        LUT2 (Prop_lut2_I1_O)        0.150     0.652 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_24/O
                         net (fo=1, routed)           1.065     1.718    VGA/hsync/VGA_B_OBUF[2]_inst_i_24_n_0
    SLICE_X80Y125        LUT6 (Prop_lut6_I5_O)        0.328     2.046 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_11/O
                         net (fo=2, routed)           1.031     3.077    VGA/hsync/VGA_B_OBUF[2]_inst_i_11_n_0
    SLICE_X79Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.201 r  VGA/hsync/VGA_B_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.063     4.264    VGA/vsync/VGA_B[1]_1
    SLICE_X84Y128        LUT6 (Prop_lut6_I4_O)        0.124     4.388 r  VGA/vsync/VGA_B_OBUF[2]_inst_i_1/O
                         net (fo=12, routed)          1.265     5.653    drawer/VGA_B_OBUF[0]
    SLICE_X85Y134        LUT5 (Prop_lut5_I4_O)        0.124     5.777 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.826     7.604    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    11.152 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.152    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 drawer/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.474ns (71.586%)  route 0.585ns (28.414%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.128    -0.440 f  drawer/address_reg_rep[5]/Q
                         net (fo=15, routed)          0.137    -0.303    drawer/address_reg_rep_n_0_[5]
    SLICE_X87Y136        LUT6 (Prop_lut6_I2_O)        0.098    -0.205 r  drawer/VGA_B_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.448     0.243    VGA_B_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         1.248     1.490 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.490    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 1.425ns (65.909%)  route 0.737ns (34.091%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.219    -0.207    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y135        LUT6 (Prop_lut6_I3_O)        0.045    -0.162 r  drawer/VGA_G_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.518     0.356    VGA_G_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         1.239     1.595 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.595    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.195ns  (logic 1.435ns (65.388%)  route 0.760ns (34.612%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.371    -0.055    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y134        LUT5 (Prop_lut5_I2_O)        0.045    -0.010 r  drawer/VGA_R_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.388     0.378    VGA_R_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     1.627 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.627    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.440ns (65.131%)  route 0.771ns (34.869%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.385    -0.041    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y133        LUT5 (Prop_lut5_I2_O)        0.045     0.004 r  drawer/VGA_R_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.386     0.390    VGA_R_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     1.644 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.644    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.328ns  (logic 1.483ns (63.710%)  route 0.845ns (36.290%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.241    -0.185    drawer/address_reg_rep_n_0_[3]
    SLICE_X87Y134        LUT6 (Prop_lut6_I2_O)        0.045    -0.140 r  drawer/VGA_B_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.195     0.055    spaceship/VGA_B[3]
    SLICE_X87Y136        LUT3 (Prop_lut3_I1_O)        0.045     0.100 r  spaceship/VGA_B_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.408     0.509    VGA_B_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         1.252     1.761 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.761    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.431ns (60.611%)  route 0.930ns (39.389%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.434     0.008    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.045     0.053 r  drawer/VGA_G_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.496     0.549    VGA_G_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     1.794 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.794    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.374ns  (logic 1.433ns (60.365%)  route 0.941ns (39.635%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.435     0.009    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y131        LUT5 (Prop_lut5_I2_O)        0.045     0.054 r  drawer/VGA_G_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.506     0.560    VGA_G_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     1.807 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.807    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.375ns  (logic 1.422ns (59.870%)  route 0.953ns (40.131%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.597    -0.567    drawer/clk108mhz
    SLICE_X86Y136        FDRE                                         r  drawer/address_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  drawer/address_reg_rep[3]/Q
                         net (fo=10, routed)          0.371    -0.055    drawer/address_reg_rep_n_0_[3]
    SLICE_X85Y134        LUT5 (Prop_lut5_I2_O)        0.045    -0.010 r  drawer/VGA_R_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.582     0.572    VGA_R_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     1.808 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.808    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.443ns  (logic 1.523ns (62.349%)  route 0.920ns (37.651%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  drawer/address_reg_rep[5]/Q
                         net (fo=15, routed)          0.350    -0.090    drawer/address_reg_rep_n_0_[5]
    SLICE_X87Y132        LUT6 (Prop_lut6_I4_O)        0.098     0.008 r  drawer/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.183     0.191    spaceship/p_0_in[0]
    SLICE_X88Y132        LUT3 (Prop_lut3_I1_O)        0.045     0.236 r  spaceship/VGA_R_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.387     0.623    VGA_R_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     1.875 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.875    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 drawer/address_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.608ns  (logic 1.577ns (60.479%)  route 1.031ns (39.521%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.596    -0.568    drawer/clk108mhz
    SLICE_X85Y136        FDRE                                         r  drawer/address_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y136        FDRE (Prop_fdre_C_Q)         0.128    -0.440 r  drawer/address_reg_rep[5]/Q
                         net (fo=15, routed)          0.314    -0.126    drawer/address_reg_rep_n_0_[5]
    SLICE_X87Y133        LUT6 (Prop_lut6_I4_O)        0.098    -0.028 r  drawer/VGA_G_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.270     0.242    spaceship/VGA_G[3]
    SLICE_X87Y136        LUT3 (Prop_lut3_I1_O)        0.042     0.284 r  spaceship/VGA_G_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.446     0.730    VGA_G_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         1.309     2.040 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.040    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.085ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_ClkGen_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk108/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_ClkGen_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk108/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.082ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clkfbout_ClkGen
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk108/inst/clkfbout_buf_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk108/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/hsync/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.273ns  (logic 1.631ns (19.715%)  route 6.642ns (80.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.277     8.273    VGA/hsync/SR[0]
    SLICE_X77Y127        FDRE                                         r  VGA/hsync/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.567    -1.454    VGA/hsync/clk108mhz
    SLICE_X77Y127        FDRE                                         r  VGA/hsync/q_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.925ns  (logic 1.631ns (20.580%)  route 6.294ns (79.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          1.929     7.925    accelerometer/SR[0]
    SLICE_X79Y119        FDRE                                         r  accelerometer/accel_x_shifted_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.573    -1.448    accelerometer/clk108mhz
    SLICE_X79Y119        FDRE                                         r  accelerometer/accel_x_shifted_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.247ns (13.182%)  route 1.630ns (86.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.630     1.877    accelerometer/adxl/SPI_Interface/D[0]
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.860    -0.813    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.318ns (14.735%)  route 1.838ns (85.265%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.838     2.112    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y128        LUT4 (Prop_lut4_I2_O)        0.043     2.155 r  spaceship/pos_x[7]_i_1/O
                         net (fo=1, routed)           0.000     2.155    spaceship/pos_x[7]_i_1_n_0
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.855    -0.817    spaceship/clk108mhz
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.318ns (14.735%)  route 1.838ns (85.265%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.838     2.112    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y128        LUT4 (Prop_lut4_I3_O)        0.043     2.155 r  spaceship/pos_x[9]_i_2/O
                         net (fo=1, routed)           0.000     2.155    spaceship/pos_x[9]_i_2_n_0
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.855    -0.817    spaceship/clk108mhz
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.320ns (14.814%)  route 1.838ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.838     2.112    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y128        LUT4 (Prop_lut4_I2_O)        0.045     2.157 r  spaceship/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000     2.157    spaceship/pos_x[4]_i_1_n_0
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.855    -0.817    spaceship/clk108mhz
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.320ns (14.814%)  route 1.838ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.838     2.112    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y128        LUT4 (Prop_lut4_I3_O)        0.045     2.157 r  spaceship/pos_x[8]_i_1/O
                         net (fo=1, routed)           0.000     2.157    spaceship/pos_x[8]_i_1_n_0
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.855    -0.817    spaceship/clk108mhz
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.320ns (14.684%)  route 1.857ns (85.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.857     2.131    spaceship/CPU_RESETN_IBUF
    SLICE_X82Y126        LUT2 (Prop_lut2_I1_O)        0.045     2.176 r  spaceship/clock_enable_i_1/O
                         net (fo=1, routed)           0.000     2.176    spaceship/clock_enable_i_1_n_0
    SLICE_X82Y126        FDRE                                         r  spaceship/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.856    -0.816    spaceship/clk108mhz
    SLICE_X82Y126        FDRE                                         r  spaceship/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.318ns (13.898%)  route 1.968ns (86.102%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.968     2.242    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y125        LUT4 (Prop_lut4_I2_O)        0.043     2.285 r  spaceship/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     2.285    spaceship/pos_x[2]_i_1_n_0
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.851    -0.821    spaceship/clk108mhz
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.320ns (13.973%)  route 1.968ns (86.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.968     2.242    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y125        LUT5 (Prop_lut5_I3_O)        0.045     2.287 r  spaceship/pos_x[0]_i_1/O
                         net (fo=1, routed)           0.000     2.287    spaceship/pos_x[0]_i_1_n_0
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.851    -0.821    spaceship/clk108mhz
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.320ns (13.973%)  route 1.968ns (86.027%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.968     2.242    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y125        LUT4 (Prop_lut4_I2_O)        0.045     2.287 r  spaceship/pos_x[1]_i_1/O
                         net (fo=1, routed)           0.000     2.287    spaceship/pos_x[1]_i_1_n_0
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.851    -0.821    spaceship/clk108mhz
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.290ns  (logic 0.320ns (13.955%)  route 1.971ns (86.045%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.971     2.245    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y127        LUT3 (Prop_lut3_I1_O)        0.045     2.290 r  spaceship/pos_x[3]_i_1/O
                         net (fo=1, routed)           0.000     2.290    spaceship/pos_x[3]_i_1_n_0
    SLICE_X80Y127        FDSE                                         r  spaceship/pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.854    -0.818    spaceship/clk108mhz
    SLICE_X80Y127        FDSE                                         r  spaceship/pos_x_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk108mhz_ClkGen_1

Max Delay           209 Endpoints
Min Delay           209 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[3]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[5]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[6]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.360ns  (logic 1.631ns (19.510%)  route 6.729ns (80.490%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.364     8.360    accelerometer/SR[0]
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.574    -1.447    accelerometer/clk108mhz
    SLICE_X79Y118        FDRE                                         r  accelerometer/accel_x_shifted_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            VGA/hsync/q_reg/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.273ns  (logic 1.631ns (19.715%)  route 6.642ns (80.285%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          2.277     8.273    VGA/hsync/SR[0]
    SLICE_X77Y127        FDRE                                         r  VGA/hsync/q_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.567    -1.454    VGA/hsync/clk108mhz
    SLICE_X77Y127        FDRE                                         r  VGA/hsync/q_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            accelerometer/accel_x_shifted_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.925ns  (logic 1.631ns (20.580%)  route 6.294ns (79.420%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          4.365     5.872    accelerometer/adxl/CPU_RESETN_IBUF
    SLICE_X83Y114        LUT1 (Prop_lut1_I0_O)        0.124     5.996 r  accelerometer/adxl/q_i_1__0/O
                         net (fo=77, routed)          1.929     7.925    accelerometer/SR[0]
    SLICE_X79Y119        FDRE                                         r  accelerometer/accel_x_shifted_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         1.573    -1.448    accelerometer/clk108mhz
    SLICE_X79Y119        FDRE                                         r  accelerometer/accel_x_shifted_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ACL_MISO
                            (input port)
  Destination:            accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.247ns (13.182%)  route 1.630ns (86.818%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E15                                               0.000     0.000 r  ACL_MISO (IN)
                         net (fo=0)                   0.000     0.000    ACL_MISO
    E15                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ACL_MISO_IBUF_inst/O
                         net (fo=1, routed)           1.630     1.877    accelerometer/adxl/SPI_Interface/D[0]
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.860    -0.813    accelerometer/adxl/SPI_Interface/clk108mhz
    SLICE_X79Y115        FDRE                                         r  accelerometer/adxl/SPI_Interface/MISO_REG_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.318ns (14.735%)  route 1.838ns (85.265%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.838     2.112    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y128        LUT4 (Prop_lut4_I2_O)        0.043     2.155 r  spaceship/pos_x[7]_i_1/O
                         net (fo=1, routed)           0.000     2.155    spaceship/pos_x[7]_i_1_n_0
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.855    -0.817    spaceship/clk108mhz
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[7]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.155ns  (logic 0.318ns (14.735%)  route 1.838ns (85.265%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.838     2.112    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y128        LUT4 (Prop_lut4_I3_O)        0.043     2.155 r  spaceship/pos_x[9]_i_2/O
                         net (fo=1, routed)           0.000     2.155    spaceship/pos_x[9]_i_2_n_0
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.855    -0.817    spaceship/clk108mhz
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[9]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.320ns (14.814%)  route 1.838ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.838     2.112    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y128        LUT4 (Prop_lut4_I2_O)        0.045     2.157 r  spaceship/pos_x[4]_i_1/O
                         net (fo=1, routed)           0.000     2.157    spaceship/pos_x[4]_i_1_n_0
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.855    -0.817    spaceship/clk108mhz
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[4]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.157ns  (logic 0.320ns (14.814%)  route 1.838ns (85.186%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.838     2.112    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y128        LUT4 (Prop_lut4_I3_O)        0.045     2.157 r  spaceship/pos_x[8]_i_1/O
                         net (fo=1, routed)           0.000     2.157    spaceship/pos_x[8]_i_1_n_0
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.855    -0.817    spaceship/clk108mhz
    SLICE_X80Y128        FDRE                                         r  spaceship/pos_x_reg[8]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/clock_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.176ns  (logic 0.320ns (14.684%)  route 1.857ns (85.316%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.857     2.131    spaceship/CPU_RESETN_IBUF
    SLICE_X82Y126        LUT2 (Prop_lut2_I1_O)        0.045     2.176 r  spaceship/clock_enable_i_1/O
                         net (fo=1, routed)           0.000     2.176    spaceship/clock_enable_i_1_n_0
    SLICE_X82Y126        FDRE                                         r  spaceship/clock_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.856    -0.816    spaceship/clk108mhz
    SLICE_X82Y126        FDRE                                         r  spaceship/clock_enable_reg/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.285ns  (logic 0.318ns (13.898%)  route 1.968ns (86.102%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.968     2.242    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y125        LUT4 (Prop_lut4_I2_O)        0.043     2.285 r  spaceship/pos_x[2]_i_1/O
                         net (fo=1, routed)           0.000     2.285    spaceship/pos_x[2]_i_1_n_0
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.851    -0.821    spaceship/clk108mhz
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[2]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.320ns (13.973%)  route 1.968ns (86.027%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.968     2.242    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y125        LUT5 (Prop_lut5_I3_O)        0.045     2.287 r  spaceship/pos_x[0]_i_1/O
                         net (fo=1, routed)           0.000     2.287    spaceship/pos_x[0]_i_1_n_0
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.851    -0.821    spaceship/clk108mhz
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.287ns  (logic 0.320ns (13.973%)  route 1.968ns (86.027%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.968     2.242    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y125        LUT4 (Prop_lut4_I2_O)        0.045     2.287 r  spaceship/pos_x[1]_i_1/O
                         net (fo=1, routed)           0.000     2.287    spaceship/pos_x[1]_i_1_n_0
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.851    -0.821    spaceship/clk108mhz
    SLICE_X80Y125        FDRE                                         r  spaceship/pos_x_reg[1]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            spaceship/pos_x_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk108mhz_ClkGen_1  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.290ns  (logic 0.320ns (13.955%)  route 1.971ns (86.045%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=30, routed)          1.971     2.245    spaceship/CPU_RESETN_IBUF
    SLICE_X80Y127        LUT3 (Prop_lut3_I1_O)        0.045     2.290 r  spaceship/pos_x[3]_i_1/O
                         net (fo=1, routed)           0.000     2.290    spaceship/pos_x[3]_i_1_n_0
    SLICE_X80Y127        FDSE                                         r  spaceship/pos_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk108mhz_ClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk108/inst/clk100mhz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk108/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk108/inst/clk100mhz_ClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk108/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk108/inst/clk108mhz_ClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk108/inst/clkout1_buf/O
                         net (fo=335, routed)         0.854    -0.818    spaceship/clk108mhz
    SLICE_X80Y127        FDSE                                         r  spaceship/pos_x_reg[3]/C





