{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 25 16:37:33 2010 " "Info: Processing started: Tue May 25 16:37:33 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8259A -c 8259A --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8259A -c 8259A --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259A " "Warning: Ignored assignments for entity \"8259A\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259A -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr.v" { { "Info" "ISGN_ENTITY_NAME" "1 imr " "Info: Found entity 1: imr" {  } { { "imr.v" "" { Text "F:/interface/8259Acyq/imr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr.v" { { "Info" "ISGN_ENTITY_NAME" "1 irr " "Info: Found entity 1: irr" {  } { { "irr.v" "" { Text "F:/interface/8259Acyq/irr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr.v" { { "Info" "ISGN_ENTITY_NAME" "1 isr " "Info: Found entity 1: isr" {  } { { "isr.v" "" { Text "F:/interface/8259Acyq/isr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_irr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_irr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_irr_a " "Info: Found entity 1: 8259A_irr_a" {  } { { "8259A_irr_a.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_irr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_isr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_isr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_isr_a " "Info: Found entity 1: 8259A_isr_a" {  } { { "8259A_isr_a.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_isr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_imr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_imr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_imr_a " "Info: Found entity 1: 8259A_imr_a" {  } { { "8259A_imr_a.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_imr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr " "Info: Found entity 1: pr" {  } { { "pr.v" "" { Text "F:/interface/8259Acyq/pr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(85) " "Warning (10268): Verilog HDL information at core.v(85): Always Construct contains both blocking and non-blocking assignments" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(98) " "Warning (10268): Verilog HDL information at core.v(98): Always Construct contains both blocking and non-blocking assignments" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"?\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or unary operator core.v(166) " "Error (10170): Verilog HDL syntax error at core.v(166) near text \"?\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or unary operator" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 166 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "core core.v(1) " "Error (10112): Ignored design unit \"core\" at core.v(1) due to previous errors" {  } { { "core.v" "" { Text "F:/interface/8259Acyq/core.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file core.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_core.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_core " "Info: Found entity 1: 8259A_core" {  } { { "8259A_core.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_core.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259A_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259A_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259A_down " "Info: Found entity 1: 8259A_down" {  } { { "8259A_down.bdf" "" { Schematic "F:/interface/8259Acyq/8259A_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "F:/interface/8259Acyq/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select2.v" { { "Info" "ISGN_ENTITY_NAME" "1 select2 " "Info: Found entity 1: select2" {  } { { "select2.v" "" { Text "F:/interface/8259Acyq/select2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 2 s 3 s Quartus II " "Error: Quartus II Functional Simulation Netlist Generation was unsuccessful. 2 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Allocated 169 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 25 16:37:34 2010 " "Error: Processing ended: Tue May 25 16:37:34 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
