static int oaktrail_output_init(struct drm_device *dev)\r\n{\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\nif (dev_priv->iLVDS_enable)\r\noaktrail_lvds_init(dev, &dev_priv->mode_dev);\r\nelse\r\ndev_err(dev->dev, "DSI is not supported\n");\r\nif (dev_priv->hdmi_priv)\r\noaktrail_hdmi_init(dev, &dev_priv->mode_dev);\r\nreturn 0;\r\n}\r\nstatic int oaktrail_set_brightness(struct backlight_device *bd)\r\n{\r\nstruct drm_device *dev = bl_get_data(oaktrail_backlight_device);\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\nint level = bd->props.brightness;\r\nu32 blc_pwm_ctl;\r\nu32 max_pwm_blc;\r\nif (level < 1)\r\nlevel = 1;\r\nif (gma_power_begin(dev, 0)) {\r\nmax_pwm_blc = REG_READ(BLC_PWM_CTL) >> 16;\r\nblc_pwm_ctl = level * max_pwm_blc / 100;\r\nblc_pwm_ctl = blc_pwm_ctl * dev_priv->blc_adj1;\r\nblc_pwm_ctl = blc_pwm_ctl / 100;\r\nblc_pwm_ctl = blc_pwm_ctl * dev_priv->blc_adj2;\r\nblc_pwm_ctl = blc_pwm_ctl / 100;\r\nREG_WRITE(BLC_PWM_CTL2, (0x80000000 | REG_READ(BLC_PWM_CTL2)));\r\nREG_WRITE(BLC_PWM_CTL, (max_pwm_blc << 16) | blc_pwm_ctl);\r\ngma_power_end(dev);\r\n}\r\noaktrail_brightness = level;\r\nreturn 0;\r\n}\r\nstatic int oaktrail_get_brightness(struct backlight_device *bd)\r\n{\r\nreturn oaktrail_brightness;\r\n}\r\nstatic int device_backlight_init(struct drm_device *dev)\r\n{\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\nunsigned long core_clock;\r\nu16 bl_max_freq;\r\nuint32_t value;\r\nuint32_t blc_pwm_precision_factor;\r\ndev_priv->blc_adj1 = BLC_ADJUSTMENT_MAX;\r\ndev_priv->blc_adj2 = BLC_ADJUSTMENT_MAX;\r\nbl_max_freq = 256;\r\nblc_pwm_precision_factor = BLC_PWM_PRECISION_FACTOR;\r\ncore_clock = dev_priv->core_freq;\r\nvalue = (core_clock * MHz) / BLC_PWM_FREQ_CALC_CONSTANT;\r\nvalue *= blc_pwm_precision_factor;\r\nvalue /= bl_max_freq;\r\nvalue /= blc_pwm_precision_factor;\r\nif (value > (unsigned long long)MRST_BLC_MAX_PWM_REG_FREQ)\r\nreturn -ERANGE;\r\nif (gma_power_begin(dev, false)) {\r\nREG_WRITE(BLC_PWM_CTL2, (0x80000000 | REG_READ(BLC_PWM_CTL2)));\r\nREG_WRITE(BLC_PWM_CTL, value | (value << 16));\r\ngma_power_end(dev);\r\n}\r\nreturn 0;\r\n}\r\nstatic int oaktrail_backlight_init(struct drm_device *dev)\r\n{\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\nint ret;\r\nstruct backlight_properties props;\r\nmemset(&props, 0, sizeof(struct backlight_properties));\r\nprops.max_brightness = 100;\r\nprops.type = BACKLIGHT_PLATFORM;\r\noaktrail_backlight_device = backlight_device_register("oaktrail-bl",\r\nNULL, (void *)dev, &oaktrail_ops, &props);\r\nif (IS_ERR(oaktrail_backlight_device))\r\nreturn PTR_ERR(oaktrail_backlight_device);\r\nret = device_backlight_init(dev);\r\nif (ret < 0) {\r\nbacklight_device_unregister(oaktrail_backlight_device);\r\nreturn ret;\r\n}\r\noaktrail_backlight_device->props.brightness = 100;\r\noaktrail_backlight_device->props.max_brightness = 100;\r\nbacklight_update_status(oaktrail_backlight_device);\r\ndev_priv->backlight_device = oaktrail_backlight_device;\r\nreturn 0;\r\n}\r\nstatic int oaktrail_save_display_registers(struct drm_device *dev)\r\n{\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\nstruct psb_save_area *regs = &dev_priv->regs;\r\nstruct psb_pipe *p = &regs->pipe[0];\r\nint i;\r\nu32 pp_stat;\r\nregs->psb.saveDSPARB = PSB_RVDC32(DSPARB);\r\nregs->psb.saveDSPFW1 = PSB_RVDC32(DSPFW1);\r\nregs->psb.saveDSPFW2 = PSB_RVDC32(DSPFW2);\r\nregs->psb.saveDSPFW3 = PSB_RVDC32(DSPFW3);\r\nregs->psb.saveDSPFW4 = PSB_RVDC32(DSPFW4);\r\nregs->psb.saveDSPFW5 = PSB_RVDC32(DSPFW5);\r\nregs->psb.saveDSPFW6 = PSB_RVDC32(DSPFW6);\r\nregs->psb.saveCHICKENBIT = PSB_RVDC32(DSPCHICKENBIT);\r\np->conf = PSB_RVDC32(PIPEACONF);\r\np->src = PSB_RVDC32(PIPEASRC);\r\np->fp0 = PSB_RVDC32(MRST_FPA0);\r\np->fp1 = PSB_RVDC32(MRST_FPA1);\r\np->dpll = PSB_RVDC32(MRST_DPLL_A);\r\np->htotal = PSB_RVDC32(HTOTAL_A);\r\np->hblank = PSB_RVDC32(HBLANK_A);\r\np->hsync = PSB_RVDC32(HSYNC_A);\r\np->vtotal = PSB_RVDC32(VTOTAL_A);\r\np->vblank = PSB_RVDC32(VBLANK_A);\r\np->vsync = PSB_RVDC32(VSYNC_A);\r\nregs->psb.saveBCLRPAT_A = PSB_RVDC32(BCLRPAT_A);\r\np->cntr = PSB_RVDC32(DSPACNTR);\r\np->stride = PSB_RVDC32(DSPASTRIDE);\r\np->addr = PSB_RVDC32(DSPABASE);\r\np->surf = PSB_RVDC32(DSPASURF);\r\np->linoff = PSB_RVDC32(DSPALINOFF);\r\np->tileoff = PSB_RVDC32(DSPATILEOFF);\r\nregs->psb.saveDSPACURSOR_CTRL = PSB_RVDC32(CURACNTR);\r\nregs->psb.saveDSPACURSOR_BASE = PSB_RVDC32(CURABASE);\r\nregs->psb.saveDSPACURSOR_POS = PSB_RVDC32(CURAPOS);\r\nfor (i = 0; i < 256; i++)\r\np->palette[i] = PSB_RVDC32(PALETTE_A + (i << 2));\r\nif (dev_priv->hdmi_priv)\r\noaktrail_hdmi_save(dev);\r\nregs->psb.savePERF_MODE = PSB_RVDC32(MRST_PERF_MODE);\r\nregs->psb.savePP_CONTROL = PSB_RVDC32(PP_CONTROL);\r\nregs->psb.savePFIT_PGM_RATIOS = PSB_RVDC32(PFIT_PGM_RATIOS);\r\nregs->psb.savePFIT_AUTO_RATIOS = PSB_RVDC32(PFIT_AUTO_RATIOS);\r\nregs->saveBLC_PWM_CTL = PSB_RVDC32(BLC_PWM_CTL);\r\nregs->saveBLC_PWM_CTL2 = PSB_RVDC32(BLC_PWM_CTL2);\r\nregs->psb.saveLVDS = PSB_RVDC32(LVDS);\r\nregs->psb.savePFIT_CONTROL = PSB_RVDC32(PFIT_CONTROL);\r\nregs->psb.savePP_ON_DELAYS = PSB_RVDC32(LVDSPP_ON);\r\nregs->psb.savePP_OFF_DELAYS = PSB_RVDC32(LVDSPP_OFF);\r\nregs->psb.savePP_DIVISOR = PSB_RVDC32(PP_CYCLE);\r\nregs->psb.saveOV_OVADD = PSB_RVDC32(OV_OVADD);\r\nregs->psb.saveOV_OGAMC0 = PSB_RVDC32(OV_OGAMC0);\r\nregs->psb.saveOV_OGAMC1 = PSB_RVDC32(OV_OGAMC1);\r\nregs->psb.saveOV_OGAMC2 = PSB_RVDC32(OV_OGAMC2);\r\nregs->psb.saveOV_OGAMC3 = PSB_RVDC32(OV_OGAMC3);\r\nregs->psb.saveOV_OGAMC4 = PSB_RVDC32(OV_OGAMC4);\r\nregs->psb.saveOV_OGAMC5 = PSB_RVDC32(OV_OGAMC5);\r\nregs->psb.saveHISTOGRAM_INT_CONTROL_REG =\r\nPSB_RVDC32(HISTOGRAM_INT_CONTROL);\r\nregs->psb.saveHISTOGRAM_LOGIC_CONTROL_REG =\r\nPSB_RVDC32(HISTOGRAM_LOGIC_CONTROL);\r\nregs->psb.savePWM_CONTROL_LOGIC = PSB_RVDC32(PWM_CONTROL_LOGIC);\r\nif (dev_priv->iLVDS_enable) {\r\nPSB_WVDC32(0, PP_CONTROL);\r\ndo {\r\npp_stat = PSB_RVDC32(PP_STATUS);\r\n} while (pp_stat & 0x80000000);\r\nPSB_WVDC32(0x58000000, DSPACNTR);\r\nPSB_WVDC32(0, DSPASURF);\r\nmsleep(4);\r\nPSB_WVDC32(0x0, PIPEACONF);\r\nmsleep(8);\r\nPSB_WVDC32(0, MRST_DPLL_A);\r\n}\r\nreturn 0;\r\n}\r\nstatic int oaktrail_restore_display_registers(struct drm_device *dev)\r\n{\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\nstruct psb_save_area *regs = &dev_priv->regs;\r\nstruct psb_pipe *p = &regs->pipe[0];\r\nu32 pp_stat;\r\nint i;\r\nPSB_WVDC32(regs->psb.saveDSPARB, DSPARB);\r\nPSB_WVDC32(regs->psb.saveDSPFW1, DSPFW1);\r\nPSB_WVDC32(regs->psb.saveDSPFW2, DSPFW2);\r\nPSB_WVDC32(regs->psb.saveDSPFW3, DSPFW3);\r\nPSB_WVDC32(regs->psb.saveDSPFW4, DSPFW4);\r\nPSB_WVDC32(regs->psb.saveDSPFW5, DSPFW5);\r\nPSB_WVDC32(regs->psb.saveDSPFW6, DSPFW6);\r\nPSB_WVDC32(regs->psb.saveCHICKENBIT, DSPCHICKENBIT);\r\nPSB_WVDC32(0x80000000, VGACNTRL);\r\nPSB_WVDC32(p->fp0, MRST_FPA0);\r\nPSB_WVDC32(p->fp1, MRST_FPA1);\r\nPSB_WVDC32(p->dpll, MRST_DPLL_A);\r\nDRM_UDELAY(150);\r\nPSB_WVDC32(p->htotal, HTOTAL_A);\r\nPSB_WVDC32(p->hblank, HBLANK_A);\r\nPSB_WVDC32(p->hsync, HSYNC_A);\r\nPSB_WVDC32(p->vtotal, VTOTAL_A);\r\nPSB_WVDC32(p->vblank, VBLANK_A);\r\nPSB_WVDC32(p->vsync, VSYNC_A);\r\nPSB_WVDC32(p->src, PIPEASRC);\r\nPSB_WVDC32(regs->psb.saveBCLRPAT_A, BCLRPAT_A);\r\nPSB_WVDC32(regs->psb.savePERF_MODE, MRST_PERF_MODE);\r\nif (dev_priv->iLVDS_enable)\r\nPSB_WVDC32(p->conf, PIPEACONF);\r\nPSB_WVDC32(p->linoff, DSPALINOFF);\r\nPSB_WVDC32(p->stride, DSPASTRIDE);\r\nPSB_WVDC32(p->tileoff, DSPATILEOFF);\r\nPSB_WVDC32(p->cntr, DSPACNTR);\r\nPSB_WVDC32(p->surf, DSPASURF);\r\nPSB_WVDC32(regs->psb.saveDSPACURSOR_CTRL, CURACNTR);\r\nPSB_WVDC32(regs->psb.saveDSPACURSOR_POS, CURAPOS);\r\nPSB_WVDC32(regs->psb.saveDSPACURSOR_BASE, CURABASE);\r\nfor (i = 0; i < 256; i++)\r\nPSB_WVDC32(p->palette[i], PALETTE_A + (i << 2));\r\nif (dev_priv->hdmi_priv)\r\noaktrail_hdmi_restore(dev);\r\nif (dev_priv->iLVDS_enable) {\r\nPSB_WVDC32(regs->saveBLC_PWM_CTL2, BLC_PWM_CTL2);\r\nPSB_WVDC32(regs->psb.saveLVDS, LVDS);\r\nPSB_WVDC32(regs->psb.savePFIT_CONTROL, PFIT_CONTROL);\r\nPSB_WVDC32(regs->psb.savePFIT_PGM_RATIOS, PFIT_PGM_RATIOS);\r\nPSB_WVDC32(regs->psb.savePFIT_AUTO_RATIOS, PFIT_AUTO_RATIOS);\r\nPSB_WVDC32(regs->saveBLC_PWM_CTL, BLC_PWM_CTL);\r\nPSB_WVDC32(regs->psb.savePP_ON_DELAYS, LVDSPP_ON);\r\nPSB_WVDC32(regs->psb.savePP_OFF_DELAYS, LVDSPP_OFF);\r\nPSB_WVDC32(regs->psb.savePP_DIVISOR, PP_CYCLE);\r\nPSB_WVDC32(regs->psb.savePP_CONTROL, PP_CONTROL);\r\n}\r\ndo {\r\npp_stat = PSB_RVDC32(PP_STATUS);\r\n} while (pp_stat & 0x08000000);\r\ndo {\r\npp_stat = PSB_RVDC32(PP_STATUS);\r\n} while (pp_stat & 0x10000000);\r\nPSB_WVDC32(regs->psb.saveOV_OVADD, OV_OVADD);\r\nPSB_WVDC32(regs->psb.saveOV_OGAMC0, OV_OGAMC0);\r\nPSB_WVDC32(regs->psb.saveOV_OGAMC1, OV_OGAMC1);\r\nPSB_WVDC32(regs->psb.saveOV_OGAMC2, OV_OGAMC2);\r\nPSB_WVDC32(regs->psb.saveOV_OGAMC3, OV_OGAMC3);\r\nPSB_WVDC32(regs->psb.saveOV_OGAMC4, OV_OGAMC4);\r\nPSB_WVDC32(regs->psb.saveOV_OGAMC5, OV_OGAMC5);\r\nPSB_WVDC32(regs->psb.saveHISTOGRAM_INT_CONTROL_REG,\r\nHISTOGRAM_INT_CONTROL);\r\nPSB_WVDC32(regs->psb.saveHISTOGRAM_LOGIC_CONTROL_REG,\r\nHISTOGRAM_LOGIC_CONTROL);\r\nPSB_WVDC32(regs->psb.savePWM_CONTROL_LOGIC, PWM_CONTROL_LOGIC);\r\nreturn 0;\r\n}\r\nstatic int oaktrail_power_down(struct drm_device *dev)\r\n{\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\nu32 pwr_mask ;\r\nu32 pwr_sts;\r\npwr_mask = PSB_PWRGT_DISPLAY_MASK;\r\noutl(pwr_mask, dev_priv->ospm_base + PSB_PM_SSC);\r\nwhile (true) {\r\npwr_sts = inl(dev_priv->ospm_base + PSB_PM_SSS);\r\nif ((pwr_sts & pwr_mask) == pwr_mask)\r\nbreak;\r\nelse\r\nudelay(10);\r\n}\r\nreturn 0;\r\n}\r\nstatic int oaktrail_power_up(struct drm_device *dev)\r\n{\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\nu32 pwr_mask = PSB_PWRGT_DISPLAY_MASK;\r\nu32 pwr_sts, pwr_cnt;\r\npwr_cnt = inl(dev_priv->ospm_base + PSB_PM_SSC);\r\npwr_cnt &= ~pwr_mask;\r\noutl(pwr_cnt, (dev_priv->ospm_base + PSB_PM_SSC));\r\nwhile (true) {\r\npwr_sts = inl(dev_priv->ospm_base + PSB_PM_SSS);\r\nif ((pwr_sts & pwr_mask) == 0)\r\nbreak;\r\nelse\r\nudelay(10);\r\n}\r\nreturn 0;\r\n}\r\nstatic int oaktrail_chip_setup(struct drm_device *dev)\r\n{\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\nint ret;\r\nif (pci_enable_msi(dev->pdev))\r\ndev_warn(dev->dev, "Enabling MSI failed!\n");\r\ndev_priv->regmap = oaktrail_regmap;\r\nret = mid_chip_setup(dev);\r\nif (ret < 0)\r\nreturn ret;\r\nif (!dev_priv->has_gct) {\r\npsb_intel_opregion_init(dev);\r\npsb_intel_init_bios(dev);\r\n}\r\noaktrail_hdmi_setup(dev);\r\nreturn 0;\r\n}\r\nstatic void oaktrail_teardown(struct drm_device *dev)\r\n{\r\nstruct drm_psb_private *dev_priv = dev->dev_private;\r\noaktrail_hdmi_teardown(dev);\r\nif (!dev_priv->has_gct)\r\npsb_intel_destroy_bios(dev);\r\n}
