INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojin/EE214/project_8_1/project_8_1.srcs/sources_1/new/clk_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rojin/EE214/project_8_1/project_8_1.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
