#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26ddef0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26de080 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x26de960 .functor NOT 1, L_0x271acf0, C4<0>, C4<0>, C4<0>;
L_0x271aa00 .functor XOR 1, L_0x271a830, L_0x271a960, C4<0>, C4<0>;
L_0x271abe0 .functor XOR 1, L_0x271aa00, L_0x271ab10, C4<0>, C4<0>;
v0x2709450_0 .net *"_ivl_10", 0 0, L_0x271ab10;  1 drivers
v0x2709550_0 .net *"_ivl_12", 0 0, L_0x271abe0;  1 drivers
v0x2709630_0 .net *"_ivl_2", 0 0, L_0x271a790;  1 drivers
v0x27096f0_0 .net *"_ivl_4", 0 0, L_0x271a830;  1 drivers
v0x27097d0_0 .net *"_ivl_6", 0 0, L_0x271a960;  1 drivers
v0x2709900_0 .net *"_ivl_8", 0 0, L_0x271aa00;  1 drivers
v0x27099e0_0 .var "clk", 0 0;
v0x2709a80_0 .net "reset", 0 0, v0x27082c0_0;  1 drivers
v0x2709b20_0 .var/2u "stats1", 159 0;
v0x2709c90_0 .var/2u "strobe", 0 0;
v0x2709d50_0 .net "tb_match", 0 0, L_0x271acf0;  1 drivers
v0x2709e10_0 .net "tb_mismatch", 0 0, L_0x26de960;  1 drivers
v0x2709ed0_0 .net "w", 0 0, v0x2708390_0;  1 drivers
v0x2709f70_0 .net "z_dut", 0 0, v0x27090b0_0;  1 drivers
v0x270a010_0 .net "z_ref", 0 0, L_0x26cd260;  1 drivers
L_0x271a790 .concat [ 1 0 0 0], L_0x26cd260;
L_0x271a830 .concat [ 1 0 0 0], L_0x26cd260;
L_0x271a960 .concat [ 1 0 0 0], v0x27090b0_0;
L_0x271ab10 .concat [ 1 0 0 0], L_0x26cd260;
L_0x271acf0 .cmp/eeq 1, L_0x271a790, L_0x271abe0;
S_0x26de210 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x26de080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x26a6a40 .param/l "A" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x26a6a80 .param/l "B" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x26a6ac0 .param/l "C" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x26a6b00 .param/l "D" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x26a6b40 .param/l "E" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x26a6b80 .param/l "F" 0 3 10, +C4<00000000000000000000000000000101>;
L_0x26cd260 .functor OR 1, L_0x271a250, L_0x271a500, C4<0>, C4<0>;
v0x26cd460_0 .net *"_ivl_0", 31 0, L_0x270a0e0;  1 drivers
L_0x7f4c4466b0a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26cd500_0 .net *"_ivl_11", 28 0, L_0x7f4c4466b0a8;  1 drivers
L_0x7f4c4466b0f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x27074e0_0 .net/2u *"_ivl_12", 31 0, L_0x7f4c4466b0f0;  1 drivers
v0x27075d0_0 .net *"_ivl_14", 0 0, L_0x271a500;  1 drivers
L_0x7f4c4466b018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2707690_0 .net *"_ivl_3", 28 0, L_0x7f4c4466b018;  1 drivers
L_0x7f4c4466b060 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x27077c0_0 .net/2u *"_ivl_4", 31 0, L_0x7f4c4466b060;  1 drivers
v0x27078a0_0 .net *"_ivl_6", 0 0, L_0x271a250;  1 drivers
v0x2707960_0 .net *"_ivl_8", 31 0, L_0x271a3c0;  1 drivers
v0x2707a40_0 .net "clk", 0 0, v0x27099e0_0;  1 drivers
v0x2707b90_0 .var "next", 2 0;
v0x2707c70_0 .net "reset", 0 0, v0x27082c0_0;  alias, 1 drivers
v0x2707d30_0 .var "state", 2 0;
v0x2707e10_0 .net "w", 0 0, v0x2708390_0;  alias, 1 drivers
v0x2707ed0_0 .net "z", 0 0, L_0x26cd260;  alias, 1 drivers
E_0x26d9270 .event anyedge, v0x2707d30_0, v0x2707e10_0;
E_0x26d8390 .event posedge, v0x2707a40_0;
L_0x270a0e0 .concat [ 3 29 0 0], v0x2707d30_0, L_0x7f4c4466b018;
L_0x271a250 .cmp/eq 32, L_0x270a0e0, L_0x7f4c4466b060;
L_0x271a3c0 .concat [ 3 29 0 0], v0x2707d30_0, L_0x7f4c4466b0a8;
L_0x271a500 .cmp/eq 32, L_0x271a3c0, L_0x7f4c4466b0f0;
S_0x2708010 .scope module, "stim1" "stimulus_gen" 3 90, 3 37 0, S_0x26de080;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "w";
v0x2708200_0 .net "clk", 0 0, v0x27099e0_0;  alias, 1 drivers
v0x27082c0_0 .var "reset", 0 0;
v0x2708390_0 .var "w", 0 0;
E_0x26d85f0/0 .event negedge, v0x2707a40_0;
E_0x26d85f0/1 .event posedge, v0x2707a40_0;
E_0x26d85f0 .event/or E_0x26d85f0/0, E_0x26d85f0/1;
S_0x2708490 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x26de080;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "w";
    .port_info 3 /OUTPUT 1 "z";
P_0x27086a0 .param/l "STATE_A" 1 4 9, C4<00>;
P_0x27086e0 .param/l "STATE_B" 1 4 10, C4<01>;
P_0x2708720 .param/l "STATE_C" 1 4 11, C4<10>;
P_0x2708760 .param/l "STATE_D" 1 4 12, C4<11>;
P_0x27087a0 .param/l "STATE_E" 1 4 13, C4<100>;
P_0x27087e0 .param/l "STATE_F" 1 4 14, C4<101>;
v0x2708bd0_0 .net "clk", 0 0, v0x27099e0_0;  alias, 1 drivers
v0x2708ce0_0 .var "next_state", 2 0;
v0x2708dc0_0 .net "reset", 0 0, v0x27082c0_0;  alias, 1 drivers
v0x2708eb0_0 .var "state", 2 0;
v0x2708f70_0 .net "w", 0 0, v0x2708390_0;  alias, 1 drivers
v0x27090b0_0 .var "z", 0 0;
E_0x26bb9f0/0 .event negedge, v0x2707c70_0;
E_0x26bb9f0/1 .event posedge, v0x2707a40_0;
E_0x26bb9f0 .event/or E_0x26bb9f0/0, E_0x26bb9f0/1;
E_0x26e8d40 .event anyedge, v0x2708eb0_0;
E_0x26e9060 .event anyedge, v0x2708eb0_0, v0x2707e10_0;
S_0x27091f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x26de080;
 .timescale -12 -12;
E_0x27093d0 .event anyedge, v0x2709c90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2709c90_0;
    %nor/r;
    %assign/vec4 v0x2709c90_0, 0;
    %wait E_0x27093d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2708010;
T_1 ;
    %pushi/vec4 200, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26d85f0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x2708390_0, 0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pushi/vec4 15, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x27082c0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x26de210;
T_2 ;
    %wait E_0x26d8390;
    %load/vec4 v0x2707c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2707d30_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x2707b90_0;
    %assign/vec4 v0x2707d30_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x26de210;
T_3 ;
Ewait_0 .event/or E_0x26d9270, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2707d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x2707b90_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x2707e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 3;
    %store/vec4 v0x2707b90_0, 0, 3;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x2707e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 3;
    %store/vec4 v0x2707b90_0, 0, 3;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x2707e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 3;
    %store/vec4 v0x2707b90_0, 0, 3;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x2707e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 3;
    %store/vec4 v0x2707b90_0, 0, 3;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x2707e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 3;
    %store/vec4 v0x2707b90_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x2707e10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.18, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.19, 8;
T_3.18 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.19, 8;
 ; End of false expr.
    %blend;
T_3.19;
    %pad/s 3;
    %store/vec4 v0x2707b90_0, 0, 3;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x2708490;
T_4 ;
    %wait E_0x26e9060;
    %load/vec4 v0x2708eb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x2708f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
T_4.9 ;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x2708f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
T_4.11 ;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x2708f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
T_4.13 ;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x2708f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
T_4.15 ;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x2708f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
T_4.17 ;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x2708f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.18, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2708ce0_0, 0, 3;
T_4.19 ;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2708490;
T_5 ;
    %wait E_0x26e8d40;
    %load/vec4 v0x2708eb0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27090b0_0, 0, 1;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27090b0_0, 0, 1;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27090b0_0, 0, 1;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2708490;
T_6 ;
    %wait E_0x26bb9f0;
    %load/vec4 v0x2708dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2708eb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2708ce0_0;
    %assign/vec4 v0x2708eb0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x26de080;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27099e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2709c90_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x26de080;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x27099e0_0;
    %inv;
    %store/vec4 v0x27099e0_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x26de080;
T_9 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2708200_0, v0x2709e10_0, v0x27099e0_0, v0x2709a80_0, v0x2709ed0_0, v0x270a010_0, v0x2709f70_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x26de080;
T_10 ;
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x26de080;
T_11 ;
    %wait E_0x26d85f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2709b20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709b20_0, 4, 32;
    %load/vec4 v0x2709d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709b20_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2709b20_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709b20_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x270a010_0;
    %load/vec4 v0x270a010_0;
    %load/vec4 v0x2709f70_0;
    %xor;
    %load/vec4 v0x270a010_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709b20_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x2709b20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2709b20_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6/m2014_q6_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/m2014_q6/iter0/response23/top_module.sv";
