

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_loop_height_loop_col_loop_row'
================================================================
* Date:           Sat Apr  5 07:23:27 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.170 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50404|    50404|  0.252 ms|  0.252 ms|  50404|  50404|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_height_loop_col_loop_row  |    50402|    50402|         7|          4|          1|  12600|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 10 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten26 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten71 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%C_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load_1"   --->   Operation 17 'read' 'C_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%C_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %C_load"   --->   Operation 18 'read' 'C_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten71"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %i"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten26"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 1, i5 %j"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 1, i4 %k"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc167"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_1 = load i5 %j" [stencil.c:43]   --->   Operation 25 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i"   --->   Operation 26 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten71_load = load i14 %indvar_flatten71" [stencil.c:36]   --->   Operation 27 'load' 'indvar_flatten71_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.65ns)   --->   "%icmp_ln36 = icmp_eq  i14 %indvar_flatten71_load, i14 12600" [stencil.c:36]   --->   Operation 28 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.76ns)   --->   "%add_ln36 = add i14 %indvar_flatten71_load, i14 1" [stencil.c:36]   --->   Operation 29 'add' 'add_ln36' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc173, void %for.end175.exitStub" [stencil.c:36]   --->   Operation 30 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%k_load = load i4 %k" [stencil.c:38]   --->   Operation 31 'load' 'k_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten26_load = load i9 %indvar_flatten26" [stencil.c:37]   --->   Operation 32 'load' 'indvar_flatten26_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.59ns)   --->   "%icmp_ln37 = icmp_eq  i9 %indvar_flatten26_load, i9 420" [stencil.c:37]   --->   Operation 33 'icmp' 'icmp_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.27ns)   --->   "%select_ln36 = select i1 %icmp_ln37, i5 1, i5 %j_1" [stencil.c:36]   --->   Operation 34 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%indvars_iv_next3383 = add i5 %i_1, i5 1"   --->   Operation 35 'add' 'indvars_iv_next3383' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln43 = add i5 %j_1, i5 31" [stencil.c:43]   --->   Operation 36 'add' 'add_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_4)   --->   "%select_ln36_6 = select i1 %icmp_ln37, i5 0, i5 %add_ln43" [stencil.c:36]   --->   Operation 37 'select' 'select_ln36_6' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln36)   --->   "%xor_ln36 = xor i1 %icmp_ln37, i1 1" [stencil.c:36]   --->   Operation 38 'xor' 'xor_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.65ns)   --->   "%icmp_ln38 = icmp_eq  i4 %k_load, i4 15" [stencil.c:38]   --->   Operation 39 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln36 = and i1 %icmp_ln38, i1 %xor_ln36" [stencil.c:36]   --->   Operation 40 'and' 'and_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.27ns)   --->   "%select_ln36_7 = select i1 %icmp_ln37, i5 %indvars_iv_next3383, i5 %i_1" [stencil.c:36]   --->   Operation 41 'select' 'select_ln36_7' <Predicate = (!icmp_ln36)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.70ns)   --->   "%indvars_iv_next19_dup = add i5 %select_ln36, i5 1" [stencil.c:36]   --->   Operation 42 'add' 'indvars_iv_next19_dup' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln11)   --->   "%or_ln11 = or i1 %and_ln36, i1 %icmp_ln37" [stencil.c:11]   --->   Operation 43 'or' 'or_ln11' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln11 = select i1 %or_ln11, i4 1, i4 %k_load" [stencil.c:11]   --->   Operation 44 'select' 'select_ln11' <Predicate = (!icmp_ln36)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln11_4 = select i1 %and_ln36, i5 %select_ln36, i5 %select_ln36_6" [stencil.c:11]   --->   Operation 45 'select' 'select_ln11_4' <Predicate = (!icmp_ln36)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.27ns)   --->   "%select_ln37 = select i1 %and_ln36, i5 %indvars_iv_next19_dup, i5 %select_ln36" [stencil.c:37]   --->   Operation 46 'select' 'select_ln37' <Predicate = (!icmp_ln36)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%add_ln2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %select_ln36_7, i5 %select_ln37, i4 %select_ln11" [stencil.c:39]   --->   Operation 47 'bitconcatenate' 'add_ln2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i14 %add_ln2" [stencil.c:39]   --->   Operation 48 'zext' 'zext_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln39" [stencil.c:39]   --->   Operation 49 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.24ns)   --->   "%sum0 = load i14 %orig_addr" [stencil.c:39]   --->   Operation 50 'load' 'sum0' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%add_ln43_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %select_ln36_7, i5 %select_ln11_4, i4 %select_ln11" [stencil.c:43]   --->   Operation 51 'bitconcatenate' 'add_ln43_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i14 %add_ln43_2" [stencil.c:43]   --->   Operation 52 'zext' 'zext_ln43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln43" [stencil.c:43]   --->   Operation 53 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.24ns)   --->   "%orig_load_4 = load i14 %orig_addr_5" [stencil.c:43]   --->   Operation 54 'load' 'orig_load_4' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 55 [1/1] (0.70ns)   --->   "%add_ln44 = add i4 %select_ln11, i4 1" [stencil.c:44]   --->   Operation 55 'add' 'add_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.38ns)   --->   "%store_ln38 = store i14 %add_ln36, i14 %indvar_flatten71" [stencil.c:38]   --->   Operation 56 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_2 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln38 = store i5 %select_ln36_7, i5 %i" [stencil.c:38]   --->   Operation 57 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln38 = store i5 %select_ln37, i5 %j" [stencil.c:38]   --->   Operation 58 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%store_ln38 = store i4 %add_ln44, i4 %k" [stencil.c:38]   --->   Operation 59 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.01>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 %j_1" [stencil.c:43]   --->   Operation 60 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%tmp_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %indvars_iv_next3383, i5 1"   --->   Operation 61 'bitconcatenate' 'tmp_mid' <Predicate = (!icmp_ln36 & icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%tmp_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln36_7, i5 %indvars_iv_next19_dup" [stencil.c:36]   --->   Operation 62 'bitconcatenate' 'tmp_mid1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln36_8 = select i1 %icmp_ln37, i10 %tmp_mid, i10 %tmp" [stencil.c:36]   --->   Operation 63 'select' 'select_ln36_8' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%select_ln11_5 = select i1 %and_ln36, i10 %tmp_mid1, i10 %select_ln36_8" [stencil.c:11]   --->   Operation 64 'select' 'select_ln11_5' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%or_ln44_mid2_v = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln11_5, i4 0" [stencil.c:11]   --->   Operation 65 'bitconcatenate' 'or_ln44_mid2_v' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%or_ln11_1 = or i14 %or_ln44_mid2_v, i14 1" [stencil.c:11]   --->   Operation 66 'or' 'or_ln11_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 67 [1/2] (1.24ns)   --->   "%sum0 = load i14 %orig_addr" [stencil.c:39]   --->   Operation 67 'load' 'sum0' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln44_1)   --->   "%zext_ln40_4 = zext i4 %select_ln11" [stencil.c:40]   --->   Operation 68 'zext' 'zext_ln40_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (1.24ns)   --->   "%orig_load_4 = load i14 %orig_addr_5" [stencil.c:43]   --->   Operation 69 'load' 'orig_load_4' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 70 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln44_1 = add i14 %or_ln11_1, i14 %zext_ln40_4" [stencil.c:44]   --->   Operation 70 'add' 'add_ln44_1' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i14 %add_ln44_1" [stencil.c:44]   --->   Operation 71 'zext' 'zext_ln44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln44" [stencil.c:44]   --->   Operation 72 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (1.24ns)   --->   "%orig_load_5 = load i14 %orig_addr_6" [stencil.c:44]   --->   Operation 73 'load' 'orig_load_5' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_3 : Operation 74 [1/1] (0.70ns)   --->   "%add_ln45 = add i4 %select_ln11, i4 15" [stencil.c:45]   --->   Operation 74 'add' 'add_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%add_ln45_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i5.i5.i4, i5 %select_ln36_7, i5 %select_ln37, i4 %add_ln45" [stencil.c:45]   --->   Operation 75 'bitconcatenate' 'add_ln45_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i14 %add_ln45_1" [stencil.c:45]   --->   Operation 76 'zext' 'zext_ln45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln45" [stencil.c:45]   --->   Operation 77 'getelementptr' 'orig_addr_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (1.24ns)   --->   "%orig_load_6 = load i14 %orig_addr_7" [stencil.c:45]   --->   Operation 78 'load' 'orig_load_6' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 4 <SV = 3> <Delay = 3.17>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i_1, i5 0"   --->   Operation 79 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln42 = or i10 %tmp_2, i10 1" [stencil.c:42]   --->   Operation 80 'or' 'or_ln42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %j_1" [stencil.c:40]   --->   Operation 81 'zext' 'zext_ln40' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln40_2_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %j_1" [stencil.c:40]   --->   Operation 82 'bitconcatenate' 'zext_ln40_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i6 %zext_ln40_2_cast" [stencil.c:40]   --->   Operation 83 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.72ns)   --->   "%add_ln40 = add i10 %zext_ln40_2, i10 %tmp_2" [stencil.c:40]   --->   Operation 84 'add' 'add_ln40' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i6 %zext_ln40_2_cast" [stencil.c:41]   --->   Operation 85 'sext' 'sext_ln41' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.72ns)   --->   "%add_ln41 = add i10 %sext_ln41, i10 %tmp_2" [stencil.c:41]   --->   Operation 86 'add' 'add_ln41' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.72ns)   --->   "%add_ln42 = add i10 %or_ln42, i10 %zext_ln40" [stencil.c:42]   --->   Operation 87 'add' 'add_ln42' <Predicate = (!icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %indvars_iv_next3383, i5 0"   --->   Operation 89 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.30ns)   --->   "%select_ln36_1 = select i1 %icmp_ln37, i10 %p_mid, i10 %tmp_2" [stencil.c:36]   --->   Operation 90 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln42_1 = or i10 %p_mid, i10 1" [stencil.c:42]   --->   Operation 91 'or' 'or_ln42_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%select_ln36_2 = select i1 %icmp_ln37, i10 %or_ln42_1, i10 %or_ln42" [stencil.c:36]   --->   Operation 92 'select' 'select_ln36_2' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.72ns)   --->   "%add_ln40_1 = add i10 %p_mid, i10 33" [stencil.c:40]   --->   Operation 93 'add' 'add_ln40_1' <Predicate = (!icmp_ln36 & icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_1)   --->   "%select_ln36_3 = select i1 %icmp_ln37, i10 %add_ln40_1, i10 %add_ln40" [stencil.c:36]   --->   Operation 94 'select' 'select_ln36_3' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.72ns)   --->   "%add_ln41_1 = add i10 %p_mid, i10 993" [stencil.c:41]   --->   Operation 95 'add' 'add_ln41_1' <Predicate = (!icmp_ln36 & icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_2)   --->   "%select_ln36_4 = select i1 %icmp_ln37, i10 %add_ln41_1, i10 %add_ln41" [stencil.c:36]   --->   Operation 96 'select' 'select_ln36_4' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.72ns)   --->   "%add_ln42_1 = add i10 %or_ln42_1, i10 1" [stencil.c:42]   --->   Operation 97 'add' 'add_ln42_1' <Predicate = (!icmp_ln36 & icmp_ln37 & !and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln11_3)   --->   "%select_ln36_5 = select i1 %icmp_ln37, i10 %add_ln42_1, i10 %add_ln42" [stencil.c:36]   --->   Operation 98 'select' 'select_ln36_5' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_3)   --->   "%zext_ln40_3 = zext i5 %indvars_iv_next19_dup" [stencil.c:40]   --->   Operation 99 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln40_5_cast = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %indvars_iv_next19_dup" [stencil.c:40]   --->   Operation 100 'bitconcatenate' 'zext_ln40_5_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i6 %zext_ln40_5_cast" [stencil.c:40]   --->   Operation 101 'zext' 'zext_ln40_5' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.72ns)   --->   "%add_ln40_3 = add i10 %zext_ln40_5, i10 %select_ln36_1" [stencil.c:40]   --->   Operation 102 'add' 'add_ln40_3' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln11_1 = select i1 %and_ln36, i10 %add_ln40_3, i10 %select_ln36_3" [stencil.c:11]   --->   Operation 103 'select' 'select_ln11_1' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i6 %zext_ln40_5_cast" [stencil.c:41]   --->   Operation 104 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.72ns)   --->   "%add_ln41_3 = add i10 %sext_ln41_1, i10 %select_ln36_1" [stencil.c:41]   --->   Operation 105 'add' 'add_ln41_3' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln11_2 = select i1 %and_ln36, i10 %add_ln41_3, i10 %select_ln36_4" [stencil.c:11]   --->   Operation 106 'select' 'select_ln11_2' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.72ns) (out node of the LUT)   --->   "%add_ln42_3 = add i10 %select_ln36_2, i10 %zext_ln40_3" [stencil.c:42]   --->   Operation 107 'add' 'add_ln42_3' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.30ns) (out node of the LUT)   --->   "%select_ln11_3 = select i1 %and_ln36, i10 %add_ln42_3, i10 %select_ln36_5" [stencil.c:11]   --->   Operation 108 'select' 'select_ln11_3' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%add_ln40_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln11_1, i4 %select_ln11" [stencil.c:40]   --->   Operation 109 'bitconcatenate' 'add_ln40_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i14 %add_ln40_2" [stencil.c:40]   --->   Operation 110 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln40_1" [stencil.c:40]   --->   Operation 111 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (1.24ns)   --->   "%orig_load = load i14 %orig_addr_2" [stencil.c:40]   --->   Operation 112 'load' 'orig_load' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%add_ln41_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln11_2, i4 %select_ln11" [stencil.c:41]   --->   Operation 113 'bitconcatenate' 'add_ln41_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i14 %add_ln41_2" [stencil.c:41]   --->   Operation 114 'zext' 'zext_ln41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln41" [stencil.c:41]   --->   Operation 115 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 116 [2/2] (1.24ns)   --->   "%orig_load_2 = load i14 %orig_addr_3" [stencil.c:41]   --->   Operation 116 'load' 'orig_load_2' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 117 [1/2] (1.24ns)   --->   "%orig_load_5 = load i14 %orig_addr_6" [stencil.c:44]   --->   Operation 117 'load' 'orig_load_5' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 118 [1/2] (1.24ns)   --->   "%orig_load_6 = load i14 %orig_addr_7" [stencil.c:45]   --->   Operation 118 'load' 'orig_load_6' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_4 = add i32 %orig_load_5, i32 %orig_load_6" [stencil.c:44]   --->   Operation 119 'add' 'add_ln44_4' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_5 = add i32 %add_ln44_4, i32 %orig_load_4" [stencil.c:44]   --->   Operation 120 'add' 'add_ln44_5' <Predicate = (!icmp_ln36)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 121 [1/1] (3.17ns)   --->   "%mul0 = mul i32 %sum0, i32 %C_load_read" [stencil.c:46]   --->   Operation 121 'mul' 'mul0' <Predicate = (!icmp_ln36)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 146 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.40>
ST_5 : Operation 122 [1/2] (1.24ns)   --->   "%orig_load = load i14 %orig_addr_2" [stencil.c:40]   --->   Operation 122 'load' 'orig_load' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 123 [1/2] (1.24ns)   --->   "%orig_load_2 = load i14 %orig_addr_3" [stencil.c:41]   --->   Operation 123 'load' 'orig_load_2' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%add_ln42_2 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i10.i4, i10 %select_ln11_3, i4 %select_ln11" [stencil.c:42]   --->   Operation 124 'bitconcatenate' 'add_ln42_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i14 %add_ln42_2" [stencil.c:42]   --->   Operation 125 'zext' 'zext_ln42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln42" [stencil.c:42]   --->   Operation 126 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (1.24ns)   --->   "%orig_load_3 = load i14 %orig_addr_4" [stencil.c:42]   --->   Operation 127 'load' 'orig_load_3' <Predicate = (!icmp_ln36)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_5 : Operation 128 [1/1] (0.71ns)   --->   "%add_ln37 = add i9 %indvar_flatten26_load, i9 1" [stencil.c:37]   --->   Operation 128 'add' 'add_ln37' <Predicate = (!icmp_ln36 & !icmp_ln37)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.30ns)   --->   "%select_ln37_1 = select i1 %icmp_ln37, i9 1, i9 %add_ln37" [stencil.c:37]   --->   Operation 129 'select' 'select_ln37_1' <Predicate = (!icmp_ln36)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.38ns)   --->   "%store_ln38 = store i9 %select_ln37_1, i9 %indvar_flatten26" [stencil.c:38]   --->   Operation 130 'store' 'store_ln38' <Predicate = (!icmp_ln36)> <Delay = 0.38>

State 6 <SV = 5> <Delay = 2.85>
ST_6 : Operation 131 [1/2] (1.24ns)   --->   "%orig_load_3 = load i14 %orig_addr_4" [stencil.c:42]   --->   Operation 131 'load' 'orig_load_3' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_6 : Operation 132 [1/1] (0.88ns)   --->   "%add_ln44_2 = add i32 %orig_load, i32 %orig_load_3" [stencil.c:44]   --->   Operation 132 'add' 'add_ln44_2' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i32 %add_ln44_2, i32 %orig_load_2" [stencil.c:44]   --->   Operation 133 'add' 'add_ln44_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sum1 = add i32 %add_ln44_5, i32 %add_ln44_3" [stencil.c:44]   --->   Operation 134 'add' 'sum1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 135 [1/1] (3.17ns)   --->   "%mul1 = mul i32 %C_load_1_read, i32 %sum1" [stencil.c:47]   --->   Operation 135 'mul' 'mul1' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.12>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_height_loop_col_loop_row_str"   --->   Operation 136 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12600, i64 12600, i64 12600"   --->   Operation 137 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_col_loop_row_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 140 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [stencil.c:11]   --->   Operation 141 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/1] (0.88ns)   --->   "%add_ln48 = add i32 %mul1, i32 %mul0" [stencil.c:48]   --->   Operation 142 'add' 'add_ln48' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln39" [stencil.c:48]   --->   Operation 143 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [1/1] (1.24ns)   --->   "%store_ln48 = store i32 %add_ln48, i14 %sol_addr" [stencil.c:48]   --->   Operation 144 'store' 'store_ln48' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc167" [stencil.c:38]   --->   Operation 145 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten71') [9]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten71' [14]  (0.387 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'load' operation ('indvar_flatten26_load', stencil.c:37) on local variable 'indvar_flatten26' [40]  (0 ns)
	'icmp' operation ('icmp_ln37', stencil.c:37) [43]  (0.593 ns)
	'select' operation ('select_ln36', stencil.c:36) [44]  (0.278 ns)
	'add' operation ('indvars_iv_next19_dup', stencil.c:36) [64]  (0.707 ns)
	'select' operation ('select_ln37', stencil.c:37) [85]  (0.278 ns)
	'getelementptr' operation ('orig_addr', stencil.c:39) [89]  (0 ns)
	'load' operation ('sum0', stencil.c:39) on array 'orig' [90]  (1.25 ns)

 <State 3>: 2.01ns
The critical path consists of the following:
	'select' operation ('select_ln36_8', stencil.c:36) [80]  (0 ns)
	'select' operation ('select_ln11_5', stencil.c:11) [81]  (0 ns)
	'or' operation ('or_ln11_1', stencil.c:11) [83]  (0 ns)
	'add' operation ('add_ln44_1', stencil.c:44) [109]  (0.765 ns)
	'getelementptr' operation ('orig_addr_6', stencil.c:44) [111]  (0 ns)
	'load' operation ('orig_load_5', stencil.c:44) on array 'orig' [112]  (1.25 ns)

 <State 4>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul0', stencil.c:46) [123]  (3.17 ns)

 <State 5>: 1.41ns
The critical path consists of the following:
	'add' operation ('add_ln37', stencil.c:37) [128]  (0.715 ns)
	'select' operation ('select_ln37_1', stencil.c:37) [129]  (0.303 ns)
	'store' operation ('store_ln38', stencil.c:38) of variable 'select_ln37_1', stencil.c:37 on local variable 'indvar_flatten26' [132]  (0.387 ns)

 <State 6>: 2.86ns
The critical path consists of the following:
	'load' operation ('orig_load_3', stencil.c:42) on array 'orig' [103]  (1.25 ns)
	'add' operation ('add_ln44_2', stencil.c:44) [118]  (0.88 ns)
	'add' operation ('add_ln44_3', stencil.c:44) [119]  (0 ns)
	'add' operation ('sum1', stencil.c:44) [122]  (0.731 ns)

 <State 7>: 3.17ns
The critical path consists of the following:
	'mul' operation ('mul1', stencil.c:47) [124]  (3.17 ns)

 <State 8>: 2.13ns
The critical path consists of the following:
	'add' operation ('add_ln48', stencil.c:48) [125]  (0.88 ns)
	'store' operation ('store_ln48', stencil.c:48) of variable 'add_ln48', stencil.c:48 on array 'sol' [127]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
