|3156lab3
Branch <= datapathPipeline:inst.o_BranchOut
clk => datapathPipeline:inst.clk
resetBar => datapathPipeline:inst.reset
Zero <= datapathPipeline:inst.o_ZeroOut
MemWrite <= datapathPipeline:inst.o_MemWriteOut
RegWrite <= datapathPipeline:inst.o_RegWriteOut
ALUResult[0] <= datapathPipeline:inst.o_ALUResult[0]
ALUResult[1] <= datapathPipeline:inst.o_ALUResult[1]
ALUResult[2] <= datapathPipeline:inst.o_ALUResult[2]
ALUResult[3] <= datapathPipeline:inst.o_ALUResult[3]
ALUResult[4] <= datapathPipeline:inst.o_ALUResult[4]
ALUResult[5] <= datapathPipeline:inst.o_ALUResult[5]
ALUResult[6] <= datapathPipeline:inst.o_ALUResult[6]
ALUResult[7] <= datapathPipeline:inst.o_ALUResult[7]
ControlSignals[0] <= datapathPipeline:inst.o_ControlSignals[0]
ControlSignals[1] <= datapathPipeline:inst.o_ControlSignals[1]
ControlSignals[2] <= datapathPipeline:inst.o_ControlSignals[2]
ControlSignals[3] <= datapathPipeline:inst.o_ControlSignals[3]
ControlSignals[4] <= datapathPipeline:inst.o_ControlSignals[4]
ControlSignals[5] <= datapathPipeline:inst.o_ControlSignals[5]
ControlSignals[6] <= datapathPipeline:inst.o_ControlSignals[6]
ControlSignals[7] <= datapathPipeline:inst.o_ControlSignals[7]
FA[0] <= datapathPipeline:inst.o_FowardA[0]
FA[1] <= datapathPipeline:inst.o_FowardA[1]
FB[0] <= datapathPipeline:inst.o_FowardB[0]
FB[1] <= datapathPipeline:inst.o_FowardB[1]
Instruction[0] <= datapathPipeline:inst.o_Instruction[0]
Instruction[1] <= datapathPipeline:inst.o_Instruction[1]
Instruction[2] <= datapathPipeline:inst.o_Instruction[2]
Instruction[3] <= datapathPipeline:inst.o_Instruction[3]
Instruction[4] <= datapathPipeline:inst.o_Instruction[4]
Instruction[5] <= datapathPipeline:inst.o_Instruction[5]
Instruction[6] <= datapathPipeline:inst.o_Instruction[6]
Instruction[7] <= datapathPipeline:inst.o_Instruction[7]
Instruction[8] <= datapathPipeline:inst.o_Instruction[8]
Instruction[9] <= datapathPipeline:inst.o_Instruction[9]
Instruction[10] <= datapathPipeline:inst.o_Instruction[10]
Instruction[11] <= datapathPipeline:inst.o_Instruction[11]
Instruction[12] <= datapathPipeline:inst.o_Instruction[12]
Instruction[13] <= datapathPipeline:inst.o_Instruction[13]
Instruction[14] <= datapathPipeline:inst.o_Instruction[14]
Instruction[15] <= datapathPipeline:inst.o_Instruction[15]
Instruction[16] <= datapathPipeline:inst.o_Instruction[16]
Instruction[17] <= datapathPipeline:inst.o_Instruction[17]
Instruction[18] <= datapathPipeline:inst.o_Instruction[18]
Instruction[19] <= datapathPipeline:inst.o_Instruction[19]
Instruction[20] <= datapathPipeline:inst.o_Instruction[20]
Instruction[21] <= datapathPipeline:inst.o_Instruction[21]
Instruction[22] <= datapathPipeline:inst.o_Instruction[22]
Instruction[23] <= datapathPipeline:inst.o_Instruction[23]
Instruction[24] <= datapathPipeline:inst.o_Instruction[24]
Instruction[25] <= datapathPipeline:inst.o_Instruction[25]
Instruction[26] <= datapathPipeline:inst.o_Instruction[26]
Instruction[27] <= datapathPipeline:inst.o_Instruction[27]
Instruction[28] <= datapathPipeline:inst.o_Instruction[28]
Instruction[29] <= datapathPipeline:inst.o_Instruction[29]
Instruction[30] <= datapathPipeline:inst.o_Instruction[30]
Instruction[31] <= datapathPipeline:inst.o_Instruction[31]
PC[0] <= datapathPipeline:inst.o_PC[0]
PC[1] <= datapathPipeline:inst.o_PC[1]
PC[2] <= datapathPipeline:inst.o_PC[2]
PC[3] <= datapathPipeline:inst.o_PC[3]
PC[4] <= datapathPipeline:inst.o_PC[4]
PC[5] <= datapathPipeline:inst.o_PC[5]
PC[6] <= datapathPipeline:inst.o_PC[6]
PC[7] <= datapathPipeline:inst.o_PC[7]
ReadData1[0] <= datapathPipeline:inst.o_ReadData1[0]
ReadData1[1] <= datapathPipeline:inst.o_ReadData1[1]
ReadData1[2] <= datapathPipeline:inst.o_ReadData1[2]
ReadData1[3] <= datapathPipeline:inst.o_ReadData1[3]
ReadData1[4] <= datapathPipeline:inst.o_ReadData1[4]
ReadData1[5] <= datapathPipeline:inst.o_ReadData1[5]
ReadData1[6] <= datapathPipeline:inst.o_ReadData1[6]
ReadData1[7] <= datapathPipeline:inst.o_ReadData1[7]
ReadData2[0] <= datapathPipeline:inst.o_ReadData2[0]
ReadData2[1] <= datapathPipeline:inst.o_ReadData2[1]
ReadData2[2] <= datapathPipeline:inst.o_ReadData2[2]
ReadData2[3] <= datapathPipeline:inst.o_ReadData2[3]
ReadData2[4] <= datapathPipeline:inst.o_ReadData2[4]
ReadData2[5] <= datapathPipeline:inst.o_ReadData2[5]
ReadData2[6] <= datapathPipeline:inst.o_ReadData2[6]
ReadData2[7] <= datapathPipeline:inst.o_ReadData2[7]
WriteData[0] <= datapathPipeline:inst.o_WriteData[0]
WriteData[1] <= datapathPipeline:inst.o_WriteData[1]
WriteData[2] <= datapathPipeline:inst.o_WriteData[2]
WriteData[3] <= datapathPipeline:inst.o_WriteData[3]
WriteData[4] <= datapathPipeline:inst.o_WriteData[4]
WriteData[5] <= datapathPipeline:inst.o_WriteData[5]
WriteData[6] <= datapathPipeline:inst.o_WriteData[6]
WriteData[7] <= datapathPipeline:inst.o_WriteData[7]


|3156lab3|datapathPipeline:inst
clk => AnyBitsRegister:PC.i_clock
clk => InstructionMem:InstructionMem0.clock
clk => AnyBitsRegister:IfIdPipeReg.i_clock
clk => RegisterFile:RegisterFile0.i_clock
clk => AnyBitsRegister:IdExPipeReg.i_clock
clk => AnyBitsRegister:ExMemPipeReg.i_clock
clk => DataRam:DataRam0.clock
clk => AnyBitsRegister:MemWbPipeReg.i_clock
reset => AnyBitsRegister:PC.i_resetBar
reset => AnyBitsRegister:IfIdPipeReg.i_resetBar
reset => RegisterFile:RegisterFile0.i_resetBar
reset => AnyBitsRegister:IdExPipeReg.i_resetBar
reset => AnyBitsRegister:ExMemPipeReg.i_resetBar
reset => AnyBitsRegister:MemWbPipeReg.i_resetBar
o_PC[0] <= AnyBitsRegister:PC.o_Value[0]
o_PC[1] <= AnyBitsRegister:PC.o_Value[1]
o_PC[2] <= AnyBitsRegister:PC.o_Value[2]
o_PC[3] <= AnyBitsRegister:PC.o_Value[3]
o_PC[4] <= AnyBitsRegister:PC.o_Value[4]
o_PC[5] <= AnyBitsRegister:PC.o_Value[5]
o_PC[6] <= AnyBitsRegister:PC.o_Value[6]
o_PC[7] <= AnyBitsRegister:PC.o_Value[7]
o_ALUResult[0] <= ALUc:ALUc0.o_O[0]
o_ALUResult[1] <= ALUc:ALUc0.o_O[1]
o_ALUResult[2] <= ALUc:ALUc0.o_O[2]
o_ALUResult[3] <= ALUc:ALUc0.o_O[3]
o_ALUResult[4] <= ALUc:ALUc0.o_O[4]
o_ALUResult[5] <= ALUc:ALUc0.o_O[5]
o_ALUResult[6] <= ALUc:ALUc0.o_O[6]
o_ALUResult[7] <= ALUc:ALUc0.o_O[7]
o_ReadData1[0] <= RegisterFile:RegisterFile0.ReadData1[0]
o_ReadData1[1] <= RegisterFile:RegisterFile0.ReadData1[1]
o_ReadData1[2] <= RegisterFile:RegisterFile0.ReadData1[2]
o_ReadData1[3] <= RegisterFile:RegisterFile0.ReadData1[3]
o_ReadData1[4] <= RegisterFile:RegisterFile0.ReadData1[4]
o_ReadData1[5] <= RegisterFile:RegisterFile0.ReadData1[5]
o_ReadData1[6] <= RegisterFile:RegisterFile0.ReadData1[6]
o_ReadData1[7] <= RegisterFile:RegisterFile0.ReadData1[7]
o_ReadData2[0] <= RegisterFile:RegisterFile0.ReadData2[0]
o_ReadData2[1] <= RegisterFile:RegisterFile0.ReadData2[1]
o_ReadData2[2] <= RegisterFile:RegisterFile0.ReadData2[2]
o_ReadData2[3] <= RegisterFile:RegisterFile0.ReadData2[3]
o_ReadData2[4] <= RegisterFile:RegisterFile0.ReadData2[4]
o_ReadData2[5] <= RegisterFile:RegisterFile0.ReadData2[5]
o_ReadData2[6] <= RegisterFile:RegisterFile0.ReadData2[6]
o_ReadData2[7] <= RegisterFile:RegisterFile0.ReadData2[7]
o_WriteData[0] <= mux2to1:WBMux.o_O[0]
o_WriteData[1] <= mux2to1:WBMux.o_O[1]
o_WriteData[2] <= mux2to1:WBMux.o_O[2]
o_WriteData[3] <= mux2to1:WBMux.o_O[3]
o_WriteData[4] <= mux2to1:WBMux.o_O[4]
o_WriteData[5] <= mux2to1:WBMux.o_O[5]
o_WriteData[6] <= mux2to1:WBMux.o_O[6]
o_WriteData[7] <= mux2to1:WBMux.o_O[7]
o_ControlSignals[0] <= <GND>
o_ControlSignals[1] <= controlpath:control.ALUOp[0]
o_ControlSignals[2] <= controlpath:control.ALUOp[1]
o_ControlSignals[3] <= controlpath:control.MemToReg
o_ControlSignals[4] <= controlpath:control.MemRead
o_ControlSignals[5] <= controlpath:control.Jump
o_ControlSignals[6] <= controlpath:control.RegDst
o_ControlSignals[7] <= <GND>
o_Instruction[0] <= InstructionMem:InstructionMem0.q[0]
o_Instruction[1] <= InstructionMem:InstructionMem0.q[1]
o_Instruction[2] <= InstructionMem:InstructionMem0.q[2]
o_Instruction[3] <= InstructionMem:InstructionMem0.q[3]
o_Instruction[4] <= InstructionMem:InstructionMem0.q[4]
o_Instruction[5] <= InstructionMem:InstructionMem0.q[5]
o_Instruction[6] <= InstructionMem:InstructionMem0.q[6]
o_Instruction[7] <= InstructionMem:InstructionMem0.q[7]
o_Instruction[8] <= InstructionMem:InstructionMem0.q[8]
o_Instruction[9] <= InstructionMem:InstructionMem0.q[9]
o_Instruction[10] <= InstructionMem:InstructionMem0.q[10]
o_Instruction[11] <= InstructionMem:InstructionMem0.q[11]
o_Instruction[12] <= InstructionMem:InstructionMem0.q[12]
o_Instruction[13] <= InstructionMem:InstructionMem0.q[13]
o_Instruction[14] <= InstructionMem:InstructionMem0.q[14]
o_Instruction[15] <= InstructionMem:InstructionMem0.q[15]
o_Instruction[16] <= InstructionMem:InstructionMem0.q[16]
o_Instruction[17] <= InstructionMem:InstructionMem0.q[17]
o_Instruction[18] <= InstructionMem:InstructionMem0.q[18]
o_Instruction[19] <= InstructionMem:InstructionMem0.q[19]
o_Instruction[20] <= InstructionMem:InstructionMem0.q[20]
o_Instruction[21] <= InstructionMem:InstructionMem0.q[21]
o_Instruction[22] <= InstructionMem:InstructionMem0.q[22]
o_Instruction[23] <= InstructionMem:InstructionMem0.q[23]
o_Instruction[24] <= InstructionMem:InstructionMem0.q[24]
o_Instruction[25] <= InstructionMem:InstructionMem0.q[25]
o_Instruction[26] <= InstructionMem:InstructionMem0.q[26]
o_Instruction[27] <= InstructionMem:InstructionMem0.q[27]
o_Instruction[28] <= InstructionMem:InstructionMem0.q[28]
o_Instruction[29] <= InstructionMem:InstructionMem0.q[29]
o_Instruction[30] <= InstructionMem:InstructionMem0.q[30]
o_Instruction[31] <= InstructionMem:InstructionMem0.q[31]
o_BranchOut <= controlpath:control.Branch
o_ZeroOut <= ALUc:ALUc0.o_Zero
o_MemWriteOut <= controlpath:control.MemWrite
o_RegWriteOut <= controlpath:control.RegWrite
o_FowardA[0] <= ForwardingUnit:ForwardingUnit0.o_FowardA[0]
o_FowardA[1] <= ForwardingUnit:ForwardingUnit0.o_FowardA[1]
o_FowardB[0] <= ForwardingUnit:ForwardingUnit0.o_FowardB[0]
o_FowardB[1] <= ForwardingUnit:ForwardingUnit0.o_FowardB[1]


|3156lab3|datapathPipeline:inst|AnyBitsRegister:PC
i_resetBar => enARdFF_2:loop1:7:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:6:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:5:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:4:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:3:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:2:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:1:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:0:ff.i_resetBar
i_load => enARdFF_2:loop1:7:ff.i_enable
i_load => enARdFF_2:loop1:6:ff.i_enable
i_load => enARdFF_2:loop1:5:ff.i_enable
i_load => enARdFF_2:loop1:4:ff.i_enable
i_load => enARdFF_2:loop1:3:ff.i_enable
i_load => enARdFF_2:loop1:2:ff.i_enable
i_load => enARdFF_2:loop1:1:ff.i_enable
i_load => enARdFF_2:loop1:0:ff.i_enable
i_clock => enARdFF_2:loop1:7:ff.i_clock
i_clock => enARdFF_2:loop1:6:ff.i_clock
i_clock => enARdFF_2:loop1:5:ff.i_clock
i_clock => enARdFF_2:loop1:4:ff.i_clock
i_clock => enARdFF_2:loop1:3:ff.i_clock
i_clock => enARdFF_2:loop1:2:ff.i_clock
i_clock => enARdFF_2:loop1:1:ff.i_clock
i_clock => enARdFF_2:loop1:0:ff.i_clock
i_Value[0] => enARdFF_2:loop1:0:ff.i_d
i_Value[1] => enARdFF_2:loop1:1:ff.i_d
i_Value[2] => enARdFF_2:loop1:2:ff.i_d
i_Value[3] => enARdFF_2:loop1:3:ff.i_d
i_Value[4] => enARdFF_2:loop1:4:ff.i_d
i_Value[5] => enARdFF_2:loop1:5:ff.i_d
i_Value[6] => enARdFF_2:loop1:6:ff.i_d
i_Value[7] => enARdFF_2:loop1:7:ff.i_d
o_Value[0] <= enARdFF_2:loop1:0:ff.o_q
o_Value[1] <= enARdFF_2:loop1:1:ff.o_q
o_Value[2] <= enARdFF_2:loop1:2:ff.o_q
o_Value[3] <= enARdFF_2:loop1:3:ff.o_q
o_Value[4] <= enARdFF_2:loop1:4:ff.o_q
o_Value[5] <= enARdFF_2:loop1:5:ff.o_q
o_Value[6] <= enARdFF_2:loop1:6:ff.o_q
o_Value[7] <= enARdFF_2:loop1:7:ff.o_q


|3156lab3|datapathPipeline:inst|AnyBitsRegister:PC|enARdFF_2:\loop1:7:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:PC|enARdFF_2:\loop1:6:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:PC|enARdFF_2:\loop1:5:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:PC|enARdFF_2:\loop1:4:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:PC|enARdFF_2:\loop1:3:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:PC|enARdFF_2:\loop1:2:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:PC|enARdFF_2:\loop1:1:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:PC|enARdFF_2:\loop1:0:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|InstructionMem:InstructionMem0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|3156lab3|datapathPipeline:inst|InstructionMem:InstructionMem0|altsyncram:altsyncram_component
wren_a => altsyncram_jlh1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_jlh1:auto_generated.data_a[0]
data_a[1] => altsyncram_jlh1:auto_generated.data_a[1]
data_a[2] => altsyncram_jlh1:auto_generated.data_a[2]
data_a[3] => altsyncram_jlh1:auto_generated.data_a[3]
data_a[4] => altsyncram_jlh1:auto_generated.data_a[4]
data_a[5] => altsyncram_jlh1:auto_generated.data_a[5]
data_a[6] => altsyncram_jlh1:auto_generated.data_a[6]
data_a[7] => altsyncram_jlh1:auto_generated.data_a[7]
data_a[8] => altsyncram_jlh1:auto_generated.data_a[8]
data_a[9] => altsyncram_jlh1:auto_generated.data_a[9]
data_a[10] => altsyncram_jlh1:auto_generated.data_a[10]
data_a[11] => altsyncram_jlh1:auto_generated.data_a[11]
data_a[12] => altsyncram_jlh1:auto_generated.data_a[12]
data_a[13] => altsyncram_jlh1:auto_generated.data_a[13]
data_a[14] => altsyncram_jlh1:auto_generated.data_a[14]
data_a[15] => altsyncram_jlh1:auto_generated.data_a[15]
data_a[16] => altsyncram_jlh1:auto_generated.data_a[16]
data_a[17] => altsyncram_jlh1:auto_generated.data_a[17]
data_a[18] => altsyncram_jlh1:auto_generated.data_a[18]
data_a[19] => altsyncram_jlh1:auto_generated.data_a[19]
data_a[20] => altsyncram_jlh1:auto_generated.data_a[20]
data_a[21] => altsyncram_jlh1:auto_generated.data_a[21]
data_a[22] => altsyncram_jlh1:auto_generated.data_a[22]
data_a[23] => altsyncram_jlh1:auto_generated.data_a[23]
data_a[24] => altsyncram_jlh1:auto_generated.data_a[24]
data_a[25] => altsyncram_jlh1:auto_generated.data_a[25]
data_a[26] => altsyncram_jlh1:auto_generated.data_a[26]
data_a[27] => altsyncram_jlh1:auto_generated.data_a[27]
data_a[28] => altsyncram_jlh1:auto_generated.data_a[28]
data_a[29] => altsyncram_jlh1:auto_generated.data_a[29]
data_a[30] => altsyncram_jlh1:auto_generated.data_a[30]
data_a[31] => altsyncram_jlh1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_jlh1:auto_generated.address_a[0]
address_a[1] => altsyncram_jlh1:auto_generated.address_a[1]
address_a[2] => altsyncram_jlh1:auto_generated.address_a[2]
address_a[3] => altsyncram_jlh1:auto_generated.address_a[3]
address_a[4] => altsyncram_jlh1:auto_generated.address_a[4]
address_a[5] => altsyncram_jlh1:auto_generated.address_a[5]
address_a[6] => altsyncram_jlh1:auto_generated.address_a[6]
address_a[7] => altsyncram_jlh1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_jlh1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_jlh1:auto_generated.q_a[0]
q_a[1] <= altsyncram_jlh1:auto_generated.q_a[1]
q_a[2] <= altsyncram_jlh1:auto_generated.q_a[2]
q_a[3] <= altsyncram_jlh1:auto_generated.q_a[3]
q_a[4] <= altsyncram_jlh1:auto_generated.q_a[4]
q_a[5] <= altsyncram_jlh1:auto_generated.q_a[5]
q_a[6] <= altsyncram_jlh1:auto_generated.q_a[6]
q_a[7] <= altsyncram_jlh1:auto_generated.q_a[7]
q_a[8] <= altsyncram_jlh1:auto_generated.q_a[8]
q_a[9] <= altsyncram_jlh1:auto_generated.q_a[9]
q_a[10] <= altsyncram_jlh1:auto_generated.q_a[10]
q_a[11] <= altsyncram_jlh1:auto_generated.q_a[11]
q_a[12] <= altsyncram_jlh1:auto_generated.q_a[12]
q_a[13] <= altsyncram_jlh1:auto_generated.q_a[13]
q_a[14] <= altsyncram_jlh1:auto_generated.q_a[14]
q_a[15] <= altsyncram_jlh1:auto_generated.q_a[15]
q_a[16] <= altsyncram_jlh1:auto_generated.q_a[16]
q_a[17] <= altsyncram_jlh1:auto_generated.q_a[17]
q_a[18] <= altsyncram_jlh1:auto_generated.q_a[18]
q_a[19] <= altsyncram_jlh1:auto_generated.q_a[19]
q_a[20] <= altsyncram_jlh1:auto_generated.q_a[20]
q_a[21] <= altsyncram_jlh1:auto_generated.q_a[21]
q_a[22] <= altsyncram_jlh1:auto_generated.q_a[22]
q_a[23] <= altsyncram_jlh1:auto_generated.q_a[23]
q_a[24] <= altsyncram_jlh1:auto_generated.q_a[24]
q_a[25] <= altsyncram_jlh1:auto_generated.q_a[25]
q_a[26] <= altsyncram_jlh1:auto_generated.q_a[26]
q_a[27] <= altsyncram_jlh1:auto_generated.q_a[27]
q_a[28] <= altsyncram_jlh1:auto_generated.q_a[28]
q_a[29] <= altsyncram_jlh1:auto_generated.q_a[29]
q_a[30] <= altsyncram_jlh1:auto_generated.q_a[30]
q_a[31] <= altsyncram_jlh1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|3156lab3|datapathPipeline:inst|InstructionMem:InstructionMem0|altsyncram:altsyncram_component|altsyncram_jlh1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:AddrAdder4
i_A[0] => oneBitAdder:loop1:0:FA.i_Ai
i_A[1] => oneBitAdder:loop1:1:FA.i_Ai
i_A[2] => oneBitAdder:loop1:2:FA.i_Ai
i_A[3] => oneBitAdder:loop1:3:FA.i_Ai
i_A[4] => oneBitAdder:loop1:4:FA.i_Ai
i_A[5] => oneBitAdder:loop1:5:FA.i_Ai
i_A[6] => oneBitAdder:loop1:6:FA.i_Ai
i_A[7] => oneBitAdder:loop1:7:FA.i_Ai
i_B[0] => loop1.IN0
i_B[1] => loop1.IN0
i_B[2] => loop1.IN0
i_B[3] => loop1.IN0
i_B[4] => loop1.IN0
i_B[5] => loop1.IN0
i_B[6] => loop1.IN0
i_B[7] => loop1.IN0
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => oneBitAdder:loop1:0:FA.i_CarryIn
o_Out[0] <= oneBitAdder:loop1:0:FA.o_Sum
o_Out[1] <= oneBitAdder:loop1:1:FA.o_Sum
o_Out[2] <= oneBitAdder:loop1:2:FA.o_Sum
o_Out[3] <= oneBitAdder:loop1:3:FA.o_Sum
o_Out[4] <= oneBitAdder:loop1:4:FA.o_Sum
o_Out[5] <= oneBitAdder:loop1:5:FA.o_Sum
o_Out[6] <= oneBitAdder:loop1:6:FA.o_Sum
o_Out[7] <= oneBitAdder:loop1:7:FA.o_Sum
o_Carry <= oneBitAdder:loop1:7:FA.o_CarryOut


|3156lab3|datapathPipeline:inst|AnyBitsAdder:AddrAdder4|oneBitAdder:\loop1:7:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:AddrAdder4|oneBitAdder:\loop1:6:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:AddrAdder4|oneBitAdder:\loop1:5:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:AddrAdder4|oneBitAdder:\loop1:4:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:AddrAdder4|oneBitAdder:\loop1:3:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:AddrAdder4|oneBitAdder:\loop1:2:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:AddrAdder4|oneBitAdder:\loop1:1:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:AddrAdder4|oneBitAdder:\loop1:0:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|mux2to1:PCInputMux
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_a[0] => o_O.IN1
i_a[1] => o_O.IN1
i_a[2] => o_O.IN1
i_a[3] => o_O.IN1
i_a[4] => o_O.IN1
i_a[5] => o_O.IN1
i_a[6] => o_O.IN1
i_a[7] => o_O.IN1
i_b[0] => o_O.IN1
i_b[1] => o_O.IN1
i_b[2] => o_O.IN1
i_b[3] => o_O.IN1
i_b[4] => o_O.IN1
i_b[5] => o_O.IN1
i_b[6] => o_O.IN1
i_b[7] => o_O.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg
i_resetBar => enARdFF_2:loop1:39:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:38:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:37:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:36:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:35:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:34:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:33:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:32:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:31:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:30:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:29:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:28:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:27:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:26:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:25:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:24:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:23:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:22:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:21:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:20:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:19:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:18:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:17:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:16:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:15:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:14:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:13:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:12:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:11:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:10:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:9:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:8:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:7:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:6:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:5:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:4:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:3:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:2:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:1:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:0:ff.i_resetBar
i_load => enARdFF_2:loop1:39:ff.i_enable
i_load => enARdFF_2:loop1:38:ff.i_enable
i_load => enARdFF_2:loop1:37:ff.i_enable
i_load => enARdFF_2:loop1:36:ff.i_enable
i_load => enARdFF_2:loop1:35:ff.i_enable
i_load => enARdFF_2:loop1:34:ff.i_enable
i_load => enARdFF_2:loop1:33:ff.i_enable
i_load => enARdFF_2:loop1:32:ff.i_enable
i_load => enARdFF_2:loop1:31:ff.i_enable
i_load => enARdFF_2:loop1:30:ff.i_enable
i_load => enARdFF_2:loop1:29:ff.i_enable
i_load => enARdFF_2:loop1:28:ff.i_enable
i_load => enARdFF_2:loop1:27:ff.i_enable
i_load => enARdFF_2:loop1:26:ff.i_enable
i_load => enARdFF_2:loop1:25:ff.i_enable
i_load => enARdFF_2:loop1:24:ff.i_enable
i_load => enARdFF_2:loop1:23:ff.i_enable
i_load => enARdFF_2:loop1:22:ff.i_enable
i_load => enARdFF_2:loop1:21:ff.i_enable
i_load => enARdFF_2:loop1:20:ff.i_enable
i_load => enARdFF_2:loop1:19:ff.i_enable
i_load => enARdFF_2:loop1:18:ff.i_enable
i_load => enARdFF_2:loop1:17:ff.i_enable
i_load => enARdFF_2:loop1:16:ff.i_enable
i_load => enARdFF_2:loop1:15:ff.i_enable
i_load => enARdFF_2:loop1:14:ff.i_enable
i_load => enARdFF_2:loop1:13:ff.i_enable
i_load => enARdFF_2:loop1:12:ff.i_enable
i_load => enARdFF_2:loop1:11:ff.i_enable
i_load => enARdFF_2:loop1:10:ff.i_enable
i_load => enARdFF_2:loop1:9:ff.i_enable
i_load => enARdFF_2:loop1:8:ff.i_enable
i_load => enARdFF_2:loop1:7:ff.i_enable
i_load => enARdFF_2:loop1:6:ff.i_enable
i_load => enARdFF_2:loop1:5:ff.i_enable
i_load => enARdFF_2:loop1:4:ff.i_enable
i_load => enARdFF_2:loop1:3:ff.i_enable
i_load => enARdFF_2:loop1:2:ff.i_enable
i_load => enARdFF_2:loop1:1:ff.i_enable
i_load => enARdFF_2:loop1:0:ff.i_enable
i_clock => enARdFF_2:loop1:39:ff.i_clock
i_clock => enARdFF_2:loop1:38:ff.i_clock
i_clock => enARdFF_2:loop1:37:ff.i_clock
i_clock => enARdFF_2:loop1:36:ff.i_clock
i_clock => enARdFF_2:loop1:35:ff.i_clock
i_clock => enARdFF_2:loop1:34:ff.i_clock
i_clock => enARdFF_2:loop1:33:ff.i_clock
i_clock => enARdFF_2:loop1:32:ff.i_clock
i_clock => enARdFF_2:loop1:31:ff.i_clock
i_clock => enARdFF_2:loop1:30:ff.i_clock
i_clock => enARdFF_2:loop1:29:ff.i_clock
i_clock => enARdFF_2:loop1:28:ff.i_clock
i_clock => enARdFF_2:loop1:27:ff.i_clock
i_clock => enARdFF_2:loop1:26:ff.i_clock
i_clock => enARdFF_2:loop1:25:ff.i_clock
i_clock => enARdFF_2:loop1:24:ff.i_clock
i_clock => enARdFF_2:loop1:23:ff.i_clock
i_clock => enARdFF_2:loop1:22:ff.i_clock
i_clock => enARdFF_2:loop1:21:ff.i_clock
i_clock => enARdFF_2:loop1:20:ff.i_clock
i_clock => enARdFF_2:loop1:19:ff.i_clock
i_clock => enARdFF_2:loop1:18:ff.i_clock
i_clock => enARdFF_2:loop1:17:ff.i_clock
i_clock => enARdFF_2:loop1:16:ff.i_clock
i_clock => enARdFF_2:loop1:15:ff.i_clock
i_clock => enARdFF_2:loop1:14:ff.i_clock
i_clock => enARdFF_2:loop1:13:ff.i_clock
i_clock => enARdFF_2:loop1:12:ff.i_clock
i_clock => enARdFF_2:loop1:11:ff.i_clock
i_clock => enARdFF_2:loop1:10:ff.i_clock
i_clock => enARdFF_2:loop1:9:ff.i_clock
i_clock => enARdFF_2:loop1:8:ff.i_clock
i_clock => enARdFF_2:loop1:7:ff.i_clock
i_clock => enARdFF_2:loop1:6:ff.i_clock
i_clock => enARdFF_2:loop1:5:ff.i_clock
i_clock => enARdFF_2:loop1:4:ff.i_clock
i_clock => enARdFF_2:loop1:3:ff.i_clock
i_clock => enARdFF_2:loop1:2:ff.i_clock
i_clock => enARdFF_2:loop1:1:ff.i_clock
i_clock => enARdFF_2:loop1:0:ff.i_clock
i_Value[0] => enARdFF_2:loop1:0:ff.i_d
i_Value[1] => enARdFF_2:loop1:1:ff.i_d
i_Value[2] => enARdFF_2:loop1:2:ff.i_d
i_Value[3] => enARdFF_2:loop1:3:ff.i_d
i_Value[4] => enARdFF_2:loop1:4:ff.i_d
i_Value[5] => enARdFF_2:loop1:5:ff.i_d
i_Value[6] => enARdFF_2:loop1:6:ff.i_d
i_Value[7] => enARdFF_2:loop1:7:ff.i_d
i_Value[8] => enARdFF_2:loop1:8:ff.i_d
i_Value[9] => enARdFF_2:loop1:9:ff.i_d
i_Value[10] => enARdFF_2:loop1:10:ff.i_d
i_Value[11] => enARdFF_2:loop1:11:ff.i_d
i_Value[12] => enARdFF_2:loop1:12:ff.i_d
i_Value[13] => enARdFF_2:loop1:13:ff.i_d
i_Value[14] => enARdFF_2:loop1:14:ff.i_d
i_Value[15] => enARdFF_2:loop1:15:ff.i_d
i_Value[16] => enARdFF_2:loop1:16:ff.i_d
i_Value[17] => enARdFF_2:loop1:17:ff.i_d
i_Value[18] => enARdFF_2:loop1:18:ff.i_d
i_Value[19] => enARdFF_2:loop1:19:ff.i_d
i_Value[20] => enARdFF_2:loop1:20:ff.i_d
i_Value[21] => enARdFF_2:loop1:21:ff.i_d
i_Value[22] => enARdFF_2:loop1:22:ff.i_d
i_Value[23] => enARdFF_2:loop1:23:ff.i_d
i_Value[24] => enARdFF_2:loop1:24:ff.i_d
i_Value[25] => enARdFF_2:loop1:25:ff.i_d
i_Value[26] => enARdFF_2:loop1:26:ff.i_d
i_Value[27] => enARdFF_2:loop1:27:ff.i_d
i_Value[28] => enARdFF_2:loop1:28:ff.i_d
i_Value[29] => enARdFF_2:loop1:29:ff.i_d
i_Value[30] => enARdFF_2:loop1:30:ff.i_d
i_Value[31] => enARdFF_2:loop1:31:ff.i_d
i_Value[32] => enARdFF_2:loop1:32:ff.i_d
i_Value[33] => enARdFF_2:loop1:33:ff.i_d
i_Value[34] => enARdFF_2:loop1:34:ff.i_d
i_Value[35] => enARdFF_2:loop1:35:ff.i_d
i_Value[36] => enARdFF_2:loop1:36:ff.i_d
i_Value[37] => enARdFF_2:loop1:37:ff.i_d
i_Value[38] => enARdFF_2:loop1:38:ff.i_d
i_Value[39] => enARdFF_2:loop1:39:ff.i_d
o_Value[0] <= enARdFF_2:loop1:0:ff.o_q
o_Value[1] <= enARdFF_2:loop1:1:ff.o_q
o_Value[2] <= enARdFF_2:loop1:2:ff.o_q
o_Value[3] <= enARdFF_2:loop1:3:ff.o_q
o_Value[4] <= enARdFF_2:loop1:4:ff.o_q
o_Value[5] <= enARdFF_2:loop1:5:ff.o_q
o_Value[6] <= enARdFF_2:loop1:6:ff.o_q
o_Value[7] <= enARdFF_2:loop1:7:ff.o_q
o_Value[8] <= enARdFF_2:loop1:8:ff.o_q
o_Value[9] <= enARdFF_2:loop1:9:ff.o_q
o_Value[10] <= enARdFF_2:loop1:10:ff.o_q
o_Value[11] <= enARdFF_2:loop1:11:ff.o_q
o_Value[12] <= enARdFF_2:loop1:12:ff.o_q
o_Value[13] <= enARdFF_2:loop1:13:ff.o_q
o_Value[14] <= enARdFF_2:loop1:14:ff.o_q
o_Value[15] <= enARdFF_2:loop1:15:ff.o_q
o_Value[16] <= enARdFF_2:loop1:16:ff.o_q
o_Value[17] <= enARdFF_2:loop1:17:ff.o_q
o_Value[18] <= enARdFF_2:loop1:18:ff.o_q
o_Value[19] <= enARdFF_2:loop1:19:ff.o_q
o_Value[20] <= enARdFF_2:loop1:20:ff.o_q
o_Value[21] <= enARdFF_2:loop1:21:ff.o_q
o_Value[22] <= enARdFF_2:loop1:22:ff.o_q
o_Value[23] <= enARdFF_2:loop1:23:ff.o_q
o_Value[24] <= enARdFF_2:loop1:24:ff.o_q
o_Value[25] <= enARdFF_2:loop1:25:ff.o_q
o_Value[26] <= enARdFF_2:loop1:26:ff.o_q
o_Value[27] <= enARdFF_2:loop1:27:ff.o_q
o_Value[28] <= enARdFF_2:loop1:28:ff.o_q
o_Value[29] <= enARdFF_2:loop1:29:ff.o_q
o_Value[30] <= enARdFF_2:loop1:30:ff.o_q
o_Value[31] <= enARdFF_2:loop1:31:ff.o_q
o_Value[32] <= enARdFF_2:loop1:32:ff.o_q
o_Value[33] <= enARdFF_2:loop1:33:ff.o_q
o_Value[34] <= enARdFF_2:loop1:34:ff.o_q
o_Value[35] <= enARdFF_2:loop1:35:ff.o_q
o_Value[36] <= enARdFF_2:loop1:36:ff.o_q
o_Value[37] <= enARdFF_2:loop1:37:ff.o_q
o_Value[38] <= enARdFF_2:loop1:38:ff.o_q
o_Value[39] <= enARdFF_2:loop1:39:ff.o_q


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:39:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:38:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:37:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:36:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:35:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:34:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:33:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:32:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:31:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:30:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:29:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:28:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:27:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:26:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:25:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:24:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:23:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:22:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:21:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:20:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:19:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:18:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:17:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:16:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:15:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:14:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:13:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:12:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:11:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:10:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:9:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:8:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:7:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:6:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:5:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:4:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:3:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:2:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:1:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IfIdPipeReg|enARdFF_2:\loop1:0:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0
i_resetBar => ByteRegister:loop1:7:Reg.i_resetBar
i_resetBar => ByteRegister:loop1:6:Reg.i_resetBar
i_resetBar => ByteRegister:loop1:5:Reg.i_resetBar
i_resetBar => ByteRegister:loop1:4:Reg.i_resetBar
i_resetBar => ByteRegister:loop1:3:Reg.i_resetBar
i_resetBar => ByteRegister:loop1:2:Reg.i_resetBar
i_resetBar => ByteRegister:loop1:1:Reg.i_resetBar
i_resetBar => ByteRegister:loop1:0:Reg.i_resetBar
i_clock => ByteRegister:loop1:7:Reg.i_clock
i_clock => ByteRegister:loop1:6:Reg.i_clock
i_clock => ByteRegister:loop1:5:Reg.i_clock
i_clock => ByteRegister:loop1:4:Reg.i_clock
i_clock => ByteRegister:loop1:3:Reg.i_clock
i_clock => ByteRegister:loop1:2:Reg.i_clock
i_clock => ByteRegister:loop1:1:Reg.i_clock
i_clock => ByteRegister:loop1:0:Reg.i_clock
RegWrite => loop1.IN1
RegWrite => loop1.IN1
RegWrite => loop1.IN1
RegWrite => loop1.IN1
RegWrite => loop1.IN1
RegWrite => loop1.IN1
RegWrite => loop1.IN1
RegWrite => loop1.IN1
i_Value[0] => ByteRegister:loop1:7:Reg.i_Value[0]
i_Value[0] => ByteRegister:loop1:6:Reg.i_Value[0]
i_Value[0] => ByteRegister:loop1:5:Reg.i_Value[0]
i_Value[0] => ByteRegister:loop1:4:Reg.i_Value[0]
i_Value[0] => ByteRegister:loop1:3:Reg.i_Value[0]
i_Value[0] => ByteRegister:loop1:2:Reg.i_Value[0]
i_Value[0] => ByteRegister:loop1:1:Reg.i_Value[0]
i_Value[0] => ByteRegister:loop1:0:Reg.i_Value[0]
i_Value[1] => ByteRegister:loop1:7:Reg.i_Value[1]
i_Value[1] => ByteRegister:loop1:6:Reg.i_Value[1]
i_Value[1] => ByteRegister:loop1:5:Reg.i_Value[1]
i_Value[1] => ByteRegister:loop1:4:Reg.i_Value[1]
i_Value[1] => ByteRegister:loop1:3:Reg.i_Value[1]
i_Value[1] => ByteRegister:loop1:2:Reg.i_Value[1]
i_Value[1] => ByteRegister:loop1:1:Reg.i_Value[1]
i_Value[1] => ByteRegister:loop1:0:Reg.i_Value[1]
i_Value[2] => ByteRegister:loop1:7:Reg.i_Value[2]
i_Value[2] => ByteRegister:loop1:6:Reg.i_Value[2]
i_Value[2] => ByteRegister:loop1:5:Reg.i_Value[2]
i_Value[2] => ByteRegister:loop1:4:Reg.i_Value[2]
i_Value[2] => ByteRegister:loop1:3:Reg.i_Value[2]
i_Value[2] => ByteRegister:loop1:2:Reg.i_Value[2]
i_Value[2] => ByteRegister:loop1:1:Reg.i_Value[2]
i_Value[2] => ByteRegister:loop1:0:Reg.i_Value[2]
i_Value[3] => ByteRegister:loop1:7:Reg.i_Value[3]
i_Value[3] => ByteRegister:loop1:6:Reg.i_Value[3]
i_Value[3] => ByteRegister:loop1:5:Reg.i_Value[3]
i_Value[3] => ByteRegister:loop1:4:Reg.i_Value[3]
i_Value[3] => ByteRegister:loop1:3:Reg.i_Value[3]
i_Value[3] => ByteRegister:loop1:2:Reg.i_Value[3]
i_Value[3] => ByteRegister:loop1:1:Reg.i_Value[3]
i_Value[3] => ByteRegister:loop1:0:Reg.i_Value[3]
i_Value[4] => ByteRegister:loop1:7:Reg.i_Value[4]
i_Value[4] => ByteRegister:loop1:6:Reg.i_Value[4]
i_Value[4] => ByteRegister:loop1:5:Reg.i_Value[4]
i_Value[4] => ByteRegister:loop1:4:Reg.i_Value[4]
i_Value[4] => ByteRegister:loop1:3:Reg.i_Value[4]
i_Value[4] => ByteRegister:loop1:2:Reg.i_Value[4]
i_Value[4] => ByteRegister:loop1:1:Reg.i_Value[4]
i_Value[4] => ByteRegister:loop1:0:Reg.i_Value[4]
i_Value[5] => ByteRegister:loop1:7:Reg.i_Value[5]
i_Value[5] => ByteRegister:loop1:6:Reg.i_Value[5]
i_Value[5] => ByteRegister:loop1:5:Reg.i_Value[5]
i_Value[5] => ByteRegister:loop1:4:Reg.i_Value[5]
i_Value[5] => ByteRegister:loop1:3:Reg.i_Value[5]
i_Value[5] => ByteRegister:loop1:2:Reg.i_Value[5]
i_Value[5] => ByteRegister:loop1:1:Reg.i_Value[5]
i_Value[5] => ByteRegister:loop1:0:Reg.i_Value[5]
i_Value[6] => ByteRegister:loop1:7:Reg.i_Value[6]
i_Value[6] => ByteRegister:loop1:6:Reg.i_Value[6]
i_Value[6] => ByteRegister:loop1:5:Reg.i_Value[6]
i_Value[6] => ByteRegister:loop1:4:Reg.i_Value[6]
i_Value[6] => ByteRegister:loop1:3:Reg.i_Value[6]
i_Value[6] => ByteRegister:loop1:2:Reg.i_Value[6]
i_Value[6] => ByteRegister:loop1:1:Reg.i_Value[6]
i_Value[6] => ByteRegister:loop1:0:Reg.i_Value[6]
i_Value[7] => ByteRegister:loop1:7:Reg.i_Value[7]
i_Value[7] => ByteRegister:loop1:6:Reg.i_Value[7]
i_Value[7] => ByteRegister:loop1:5:Reg.i_Value[7]
i_Value[7] => ByteRegister:loop1:4:Reg.i_Value[7]
i_Value[7] => ByteRegister:loop1:3:Reg.i_Value[7]
i_Value[7] => ByteRegister:loop1:2:Reg.i_Value[7]
i_Value[7] => ByteRegister:loop1:1:Reg.i_Value[7]
i_Value[7] => ByteRegister:loop1:0:Reg.i_Value[7]
ReadReg1[0] => mux8to1:mux1.i_S[0]
ReadReg1[1] => mux8to1:mux1.i_S[1]
ReadReg1[2] => mux8to1:mux1.i_S[2]
ReadReg1[3] => ~NO_FANOUT~
ReadReg1[4] => ~NO_FANOUT~
ReadReg2[0] => mux8to1:mux2.i_S[0]
ReadReg2[1] => mux8to1:mux2.i_S[1]
ReadReg2[2] => mux8to1:mux2.i_S[2]
ReadReg2[3] => ~NO_FANOUT~
ReadReg2[4] => ~NO_FANOUT~
WriteReg[0] => Decode3to8:decoder.i_I[0]
WriteReg[1] => Decode3to8:decoder.i_I[1]
WriteReg[2] => Decode3to8:decoder.i_I[2]
WriteReg[3] => ~NO_FANOUT~
WriteReg[4] => ~NO_FANOUT~
ReadData1[0] <= mux8to1:mux1.o_O[0]
ReadData1[1] <= mux8to1:mux1.o_O[1]
ReadData1[2] <= mux8to1:mux1.o_O[2]
ReadData1[3] <= mux8to1:mux1.o_O[3]
ReadData1[4] <= mux8to1:mux1.o_O[4]
ReadData1[5] <= mux8to1:mux1.o_O[5]
ReadData1[6] <= mux8to1:mux1.o_O[6]
ReadData1[7] <= mux8to1:mux1.o_O[7]
ReadData2[0] <= mux8to1:mux2.o_O[0]
ReadData2[1] <= mux8to1:mux2.o_O[1]
ReadData2[2] <= mux8to1:mux2.o_O[2]
ReadData2[3] <= mux8to1:mux2.o_O[3]
ReadData2[4] <= mux8to1:mux2.o_O[4]
ReadData2[5] <= mux8to1:mux2.o_O[5]
ReadData2[6] <= mux8to1:mux2.o_O[6]
ReadData2[7] <= mux8to1:mux2.o_O[7]
debug_reg7[0] <= ByteRegister:loop1:7:Reg.o_Value[0]
debug_reg7[1] <= ByteRegister:loop1:7:Reg.o_Value[1]
debug_reg7[2] <= ByteRegister:loop1:7:Reg.o_Value[2]
debug_reg7[3] <= ByteRegister:loop1:7:Reg.o_Value[3]
debug_reg7[4] <= ByteRegister:loop1:7:Reg.o_Value[4]
debug_reg7[5] <= ByteRegister:loop1:7:Reg.o_Value[5]
debug_reg7[6] <= ByteRegister:loop1:7:Reg.o_Value[6]
debug_reg7[7] <= ByteRegister:loop1:7:Reg.o_Value[7]
debug_reg6[0] <= ByteRegister:loop1:6:Reg.o_Value[0]
debug_reg6[1] <= ByteRegister:loop1:6:Reg.o_Value[1]
debug_reg6[2] <= ByteRegister:loop1:6:Reg.o_Value[2]
debug_reg6[3] <= ByteRegister:loop1:6:Reg.o_Value[3]
debug_reg6[4] <= ByteRegister:loop1:6:Reg.o_Value[4]
debug_reg6[5] <= ByteRegister:loop1:6:Reg.o_Value[5]
debug_reg6[6] <= ByteRegister:loop1:6:Reg.o_Value[6]
debug_reg6[7] <= ByteRegister:loop1:6:Reg.o_Value[7]
debug_reg5[0] <= ByteRegister:loop1:5:Reg.o_Value[0]
debug_reg5[1] <= ByteRegister:loop1:5:Reg.o_Value[1]
debug_reg5[2] <= ByteRegister:loop1:5:Reg.o_Value[2]
debug_reg5[3] <= ByteRegister:loop1:5:Reg.o_Value[3]
debug_reg5[4] <= ByteRegister:loop1:5:Reg.o_Value[4]
debug_reg5[5] <= ByteRegister:loop1:5:Reg.o_Value[5]
debug_reg5[6] <= ByteRegister:loop1:5:Reg.o_Value[6]
debug_reg5[7] <= ByteRegister:loop1:5:Reg.o_Value[7]
debug_reg4[0] <= ByteRegister:loop1:4:Reg.o_Value[0]
debug_reg4[1] <= ByteRegister:loop1:4:Reg.o_Value[1]
debug_reg4[2] <= ByteRegister:loop1:4:Reg.o_Value[2]
debug_reg4[3] <= ByteRegister:loop1:4:Reg.o_Value[3]
debug_reg4[4] <= ByteRegister:loop1:4:Reg.o_Value[4]
debug_reg4[5] <= ByteRegister:loop1:4:Reg.o_Value[5]
debug_reg4[6] <= ByteRegister:loop1:4:Reg.o_Value[6]
debug_reg4[7] <= ByteRegister:loop1:4:Reg.o_Value[7]
debug_reg3[0] <= ByteRegister:loop1:3:Reg.o_Value[0]
debug_reg3[1] <= ByteRegister:loop1:3:Reg.o_Value[1]
debug_reg3[2] <= ByteRegister:loop1:3:Reg.o_Value[2]
debug_reg3[3] <= ByteRegister:loop1:3:Reg.o_Value[3]
debug_reg3[4] <= ByteRegister:loop1:3:Reg.o_Value[4]
debug_reg3[5] <= ByteRegister:loop1:3:Reg.o_Value[5]
debug_reg3[6] <= ByteRegister:loop1:3:Reg.o_Value[6]
debug_reg3[7] <= ByteRegister:loop1:3:Reg.o_Value[7]
debug_reg2[0] <= ByteRegister:loop1:2:Reg.o_Value[0]
debug_reg2[1] <= ByteRegister:loop1:2:Reg.o_Value[1]
debug_reg2[2] <= ByteRegister:loop1:2:Reg.o_Value[2]
debug_reg2[3] <= ByteRegister:loop1:2:Reg.o_Value[3]
debug_reg2[4] <= ByteRegister:loop1:2:Reg.o_Value[4]
debug_reg2[5] <= ByteRegister:loop1:2:Reg.o_Value[5]
debug_reg2[6] <= ByteRegister:loop1:2:Reg.o_Value[6]
debug_reg2[7] <= ByteRegister:loop1:2:Reg.o_Value[7]
debug_reg1[0] <= ByteRegister:loop1:1:Reg.o_Value[0]
debug_reg1[1] <= ByteRegister:loop1:1:Reg.o_Value[1]
debug_reg1[2] <= ByteRegister:loop1:1:Reg.o_Value[2]
debug_reg1[3] <= ByteRegister:loop1:1:Reg.o_Value[3]
debug_reg1[4] <= ByteRegister:loop1:1:Reg.o_Value[4]
debug_reg1[5] <= ByteRegister:loop1:1:Reg.o_Value[5]
debug_reg1[6] <= ByteRegister:loop1:1:Reg.o_Value[6]
debug_reg1[7] <= ByteRegister:loop1:1:Reg.o_Value[7]
debug_reg0[0] <= ByteRegister:loop1:0:Reg.o_Value[0]
debug_reg0[1] <= ByteRegister:loop1:0:Reg.o_Value[1]
debug_reg0[2] <= ByteRegister:loop1:0:Reg.o_Value[2]
debug_reg0[3] <= ByteRegister:loop1:0:Reg.o_Value[3]
debug_reg0[4] <= ByteRegister:loop1:0:Reg.o_Value[4]
debug_reg0[5] <= ByteRegister:loop1:0:Reg.o_Value[5]
debug_reg0[6] <= ByteRegister:loop1:0:Reg.o_Value[6]
debug_reg0[7] <= ByteRegister:loop1:0:Reg.o_Value[7]


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|mux8to1:mux1
i_S[0] => mux4to1:mux1.i_S[0]
i_S[0] => mux4to1:mux0.i_S[0]
i_S[1] => mux4to1:mux1.i_S[1]
i_S[1] => mux4to1:mux0.i_S[1]
i_S[2] => mux2to1:mux.i_S
i_I0[0] => mux4to1:mux0.i_I0[0]
i_I0[1] => mux4to1:mux0.i_I0[1]
i_I0[2] => mux4to1:mux0.i_I0[2]
i_I0[3] => mux4to1:mux0.i_I0[3]
i_I0[4] => mux4to1:mux0.i_I0[4]
i_I0[5] => mux4to1:mux0.i_I0[5]
i_I0[6] => mux4to1:mux0.i_I0[6]
i_I0[7] => mux4to1:mux0.i_I0[7]
i_I1[0] => mux4to1:mux0.i_I1[0]
i_I1[1] => mux4to1:mux0.i_I1[1]
i_I1[2] => mux4to1:mux0.i_I1[2]
i_I1[3] => mux4to1:mux0.i_I1[3]
i_I1[4] => mux4to1:mux0.i_I1[4]
i_I1[5] => mux4to1:mux0.i_I1[5]
i_I1[6] => mux4to1:mux0.i_I1[6]
i_I1[7] => mux4to1:mux0.i_I1[7]
i_I2[0] => mux4to1:mux0.i_I2[0]
i_I2[1] => mux4to1:mux0.i_I2[1]
i_I2[2] => mux4to1:mux0.i_I2[2]
i_I2[3] => mux4to1:mux0.i_I2[3]
i_I2[4] => mux4to1:mux0.i_I2[4]
i_I2[5] => mux4to1:mux0.i_I2[5]
i_I2[6] => mux4to1:mux0.i_I2[6]
i_I2[7] => mux4to1:mux0.i_I2[7]
i_I3[0] => mux4to1:mux0.i_I3[0]
i_I3[1] => mux4to1:mux0.i_I3[1]
i_I3[2] => mux4to1:mux0.i_I3[2]
i_I3[3] => mux4to1:mux0.i_I3[3]
i_I3[4] => mux4to1:mux0.i_I3[4]
i_I3[5] => mux4to1:mux0.i_I3[5]
i_I3[6] => mux4to1:mux0.i_I3[6]
i_I3[7] => mux4to1:mux0.i_I3[7]
i_I4[0] => mux4to1:mux1.i_I0[0]
i_I4[1] => mux4to1:mux1.i_I0[1]
i_I4[2] => mux4to1:mux1.i_I0[2]
i_I4[3] => mux4to1:mux1.i_I0[3]
i_I4[4] => mux4to1:mux1.i_I0[4]
i_I4[5] => mux4to1:mux1.i_I0[5]
i_I4[6] => mux4to1:mux1.i_I0[6]
i_I4[7] => mux4to1:mux1.i_I0[7]
i_I5[0] => mux4to1:mux1.i_I1[0]
i_I5[1] => mux4to1:mux1.i_I1[1]
i_I5[2] => mux4to1:mux1.i_I1[2]
i_I5[3] => mux4to1:mux1.i_I1[3]
i_I5[4] => mux4to1:mux1.i_I1[4]
i_I5[5] => mux4to1:mux1.i_I1[5]
i_I5[6] => mux4to1:mux1.i_I1[6]
i_I5[7] => mux4to1:mux1.i_I1[7]
i_I6[0] => mux4to1:mux1.i_I2[0]
i_I6[1] => mux4to1:mux1.i_I2[1]
i_I6[2] => mux4to1:mux1.i_I2[2]
i_I6[3] => mux4to1:mux1.i_I2[3]
i_I6[4] => mux4to1:mux1.i_I2[4]
i_I6[5] => mux4to1:mux1.i_I2[5]
i_I6[6] => mux4to1:mux1.i_I2[6]
i_I6[7] => mux4to1:mux1.i_I2[7]
i_I7[0] => mux4to1:mux1.i_I3[0]
i_I7[1] => mux4to1:mux1.i_I3[1]
i_I7[2] => mux4to1:mux1.i_I3[2]
i_I7[3] => mux4to1:mux1.i_I3[3]
i_I7[4] => mux4to1:mux1.i_I3[4]
i_I7[5] => mux4to1:mux1.i_I3[5]
i_I7[6] => mux4to1:mux1.i_I3[6]
i_I7[7] => mux4to1:mux1.i_I3[7]
o_O[0] <= mux2to1:mux.o_O[0]
o_O[1] <= mux2to1:mux.o_O[1]
o_O[2] <= mux2to1:mux.o_O[2]
o_O[3] <= mux2to1:mux.o_O[3]
o_O[4] <= mux2to1:mux.o_O[4]
o_O[5] <= mux2to1:mux.o_O[5]
o_O[6] <= mux2to1:mux.o_O[6]
o_O[7] <= mux2to1:mux.o_O[7]


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|mux8to1:mux1|mux4to1:mux1
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[1] => A3[7].IN1
i_S[1] => A2[7].IN1
i_S[1] => A3[6].IN1
i_S[1] => A2[6].IN1
i_S[1] => A3[5].IN1
i_S[1] => A2[5].IN1
i_S[1] => A3[4].IN1
i_S[1] => A2[4].IN1
i_S[1] => A3[3].IN1
i_S[1] => A2[3].IN1
i_S[1] => A3[2].IN1
i_S[1] => A2[2].IN1
i_S[1] => A3[1].IN1
i_S[1] => A2[1].IN1
i_S[1] => A3[0].IN1
i_S[1] => A2[0].IN1
i_S[1] => A1[7].IN1
i_S[1] => A0[7].IN1
i_S[1] => A1[6].IN1
i_S[1] => A0[6].IN1
i_S[1] => A1[5].IN1
i_S[1] => A0[5].IN1
i_S[1] => A1[4].IN1
i_S[1] => A0[4].IN1
i_S[1] => A1[3].IN1
i_S[1] => A0[3].IN1
i_S[1] => A1[2].IN1
i_S[1] => A0[2].IN1
i_S[1] => A1[1].IN1
i_S[1] => A0[1].IN1
i_S[1] => A1[0].IN1
i_S[1] => A0[0].IN1
i_I0[0] => A0.IN1
i_I0[1] => A0.IN1
i_I0[2] => A0.IN1
i_I0[3] => A0.IN1
i_I0[4] => A0.IN1
i_I0[5] => A0.IN1
i_I0[6] => A0.IN1
i_I0[7] => A0.IN1
i_I1[0] => A1.IN1
i_I1[1] => A1.IN1
i_I1[2] => A1.IN1
i_I1[3] => A1.IN1
i_I1[4] => A1.IN1
i_I1[5] => A1.IN1
i_I1[6] => A1.IN1
i_I1[7] => A1.IN1
i_I2[0] => A2.IN1
i_I2[1] => A2.IN1
i_I2[2] => A2.IN1
i_I2[3] => A2.IN1
i_I2[4] => A2.IN1
i_I2[5] => A2.IN1
i_I2[6] => A2.IN1
i_I2[7] => A2.IN1
i_I3[0] => A3.IN1
i_I3[1] => A3.IN1
i_I3[2] => A3.IN1
i_I3[3] => A3.IN1
i_I3[4] => A3.IN1
i_I3[5] => A3.IN1
i_I3[6] => A3.IN1
i_I3[7] => A3.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|mux8to1:mux1|mux4to1:mux0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[1] => A3[7].IN1
i_S[1] => A2[7].IN1
i_S[1] => A3[6].IN1
i_S[1] => A2[6].IN1
i_S[1] => A3[5].IN1
i_S[1] => A2[5].IN1
i_S[1] => A3[4].IN1
i_S[1] => A2[4].IN1
i_S[1] => A3[3].IN1
i_S[1] => A2[3].IN1
i_S[1] => A3[2].IN1
i_S[1] => A2[2].IN1
i_S[1] => A3[1].IN1
i_S[1] => A2[1].IN1
i_S[1] => A3[0].IN1
i_S[1] => A2[0].IN1
i_S[1] => A1[7].IN1
i_S[1] => A0[7].IN1
i_S[1] => A1[6].IN1
i_S[1] => A0[6].IN1
i_S[1] => A1[5].IN1
i_S[1] => A0[5].IN1
i_S[1] => A1[4].IN1
i_S[1] => A0[4].IN1
i_S[1] => A1[3].IN1
i_S[1] => A0[3].IN1
i_S[1] => A1[2].IN1
i_S[1] => A0[2].IN1
i_S[1] => A1[1].IN1
i_S[1] => A0[1].IN1
i_S[1] => A1[0].IN1
i_S[1] => A0[0].IN1
i_I0[0] => A0.IN1
i_I0[1] => A0.IN1
i_I0[2] => A0.IN1
i_I0[3] => A0.IN1
i_I0[4] => A0.IN1
i_I0[5] => A0.IN1
i_I0[6] => A0.IN1
i_I0[7] => A0.IN1
i_I1[0] => A1.IN1
i_I1[1] => A1.IN1
i_I1[2] => A1.IN1
i_I1[3] => A1.IN1
i_I1[4] => A1.IN1
i_I1[5] => A1.IN1
i_I1[6] => A1.IN1
i_I1[7] => A1.IN1
i_I2[0] => A2.IN1
i_I2[1] => A2.IN1
i_I2[2] => A2.IN1
i_I2[3] => A2.IN1
i_I2[4] => A2.IN1
i_I2[5] => A2.IN1
i_I2[6] => A2.IN1
i_I2[7] => A2.IN1
i_I3[0] => A3.IN1
i_I3[1] => A3.IN1
i_I3[2] => A3.IN1
i_I3[3] => A3.IN1
i_I3[4] => A3.IN1
i_I3[5] => A3.IN1
i_I3[6] => A3.IN1
i_I3[7] => A3.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|mux8to1:mux1|mux2to1:mux
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_a[0] => o_O.IN1
i_a[1] => o_O.IN1
i_a[2] => o_O.IN1
i_a[3] => o_O.IN1
i_a[4] => o_O.IN1
i_a[5] => o_O.IN1
i_a[6] => o_O.IN1
i_a[7] => o_O.IN1
i_b[0] => o_O.IN1
i_b[1] => o_O.IN1
i_b[2] => o_O.IN1
i_b[3] => o_O.IN1
i_b[4] => o_O.IN1
i_b[5] => o_O.IN1
i_b[6] => o_O.IN1
i_b[7] => o_O.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|mux8to1:mux2
i_S[0] => mux4to1:mux1.i_S[0]
i_S[0] => mux4to1:mux0.i_S[0]
i_S[1] => mux4to1:mux1.i_S[1]
i_S[1] => mux4to1:mux0.i_S[1]
i_S[2] => mux2to1:mux.i_S
i_I0[0] => mux4to1:mux0.i_I0[0]
i_I0[1] => mux4to1:mux0.i_I0[1]
i_I0[2] => mux4to1:mux0.i_I0[2]
i_I0[3] => mux4to1:mux0.i_I0[3]
i_I0[4] => mux4to1:mux0.i_I0[4]
i_I0[5] => mux4to1:mux0.i_I0[5]
i_I0[6] => mux4to1:mux0.i_I0[6]
i_I0[7] => mux4to1:mux0.i_I0[7]
i_I1[0] => mux4to1:mux0.i_I1[0]
i_I1[1] => mux4to1:mux0.i_I1[1]
i_I1[2] => mux4to1:mux0.i_I1[2]
i_I1[3] => mux4to1:mux0.i_I1[3]
i_I1[4] => mux4to1:mux0.i_I1[4]
i_I1[5] => mux4to1:mux0.i_I1[5]
i_I1[6] => mux4to1:mux0.i_I1[6]
i_I1[7] => mux4to1:mux0.i_I1[7]
i_I2[0] => mux4to1:mux0.i_I2[0]
i_I2[1] => mux4to1:mux0.i_I2[1]
i_I2[2] => mux4to1:mux0.i_I2[2]
i_I2[3] => mux4to1:mux0.i_I2[3]
i_I2[4] => mux4to1:mux0.i_I2[4]
i_I2[5] => mux4to1:mux0.i_I2[5]
i_I2[6] => mux4to1:mux0.i_I2[6]
i_I2[7] => mux4to1:mux0.i_I2[7]
i_I3[0] => mux4to1:mux0.i_I3[0]
i_I3[1] => mux4to1:mux0.i_I3[1]
i_I3[2] => mux4to1:mux0.i_I3[2]
i_I3[3] => mux4to1:mux0.i_I3[3]
i_I3[4] => mux4to1:mux0.i_I3[4]
i_I3[5] => mux4to1:mux0.i_I3[5]
i_I3[6] => mux4to1:mux0.i_I3[6]
i_I3[7] => mux4to1:mux0.i_I3[7]
i_I4[0] => mux4to1:mux1.i_I0[0]
i_I4[1] => mux4to1:mux1.i_I0[1]
i_I4[2] => mux4to1:mux1.i_I0[2]
i_I4[3] => mux4to1:mux1.i_I0[3]
i_I4[4] => mux4to1:mux1.i_I0[4]
i_I4[5] => mux4to1:mux1.i_I0[5]
i_I4[6] => mux4to1:mux1.i_I0[6]
i_I4[7] => mux4to1:mux1.i_I0[7]
i_I5[0] => mux4to1:mux1.i_I1[0]
i_I5[1] => mux4to1:mux1.i_I1[1]
i_I5[2] => mux4to1:mux1.i_I1[2]
i_I5[3] => mux4to1:mux1.i_I1[3]
i_I5[4] => mux4to1:mux1.i_I1[4]
i_I5[5] => mux4to1:mux1.i_I1[5]
i_I5[6] => mux4to1:mux1.i_I1[6]
i_I5[7] => mux4to1:mux1.i_I1[7]
i_I6[0] => mux4to1:mux1.i_I2[0]
i_I6[1] => mux4to1:mux1.i_I2[1]
i_I6[2] => mux4to1:mux1.i_I2[2]
i_I6[3] => mux4to1:mux1.i_I2[3]
i_I6[4] => mux4to1:mux1.i_I2[4]
i_I6[5] => mux4to1:mux1.i_I2[5]
i_I6[6] => mux4to1:mux1.i_I2[6]
i_I6[7] => mux4to1:mux1.i_I2[7]
i_I7[0] => mux4to1:mux1.i_I3[0]
i_I7[1] => mux4to1:mux1.i_I3[1]
i_I7[2] => mux4to1:mux1.i_I3[2]
i_I7[3] => mux4to1:mux1.i_I3[3]
i_I7[4] => mux4to1:mux1.i_I3[4]
i_I7[5] => mux4to1:mux1.i_I3[5]
i_I7[6] => mux4to1:mux1.i_I3[6]
i_I7[7] => mux4to1:mux1.i_I3[7]
o_O[0] <= mux2to1:mux.o_O[0]
o_O[1] <= mux2to1:mux.o_O[1]
o_O[2] <= mux2to1:mux.o_O[2]
o_O[3] <= mux2to1:mux.o_O[3]
o_O[4] <= mux2to1:mux.o_O[4]
o_O[5] <= mux2to1:mux.o_O[5]
o_O[6] <= mux2to1:mux.o_O[6]
o_O[7] <= mux2to1:mux.o_O[7]


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|mux8to1:mux2|mux4to1:mux1
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[1] => A3[7].IN1
i_S[1] => A2[7].IN1
i_S[1] => A3[6].IN1
i_S[1] => A2[6].IN1
i_S[1] => A3[5].IN1
i_S[1] => A2[5].IN1
i_S[1] => A3[4].IN1
i_S[1] => A2[4].IN1
i_S[1] => A3[3].IN1
i_S[1] => A2[3].IN1
i_S[1] => A3[2].IN1
i_S[1] => A2[2].IN1
i_S[1] => A3[1].IN1
i_S[1] => A2[1].IN1
i_S[1] => A3[0].IN1
i_S[1] => A2[0].IN1
i_S[1] => A1[7].IN1
i_S[1] => A0[7].IN1
i_S[1] => A1[6].IN1
i_S[1] => A0[6].IN1
i_S[1] => A1[5].IN1
i_S[1] => A0[5].IN1
i_S[1] => A1[4].IN1
i_S[1] => A0[4].IN1
i_S[1] => A1[3].IN1
i_S[1] => A0[3].IN1
i_S[1] => A1[2].IN1
i_S[1] => A0[2].IN1
i_S[1] => A1[1].IN1
i_S[1] => A0[1].IN1
i_S[1] => A1[0].IN1
i_S[1] => A0[0].IN1
i_I0[0] => A0.IN1
i_I0[1] => A0.IN1
i_I0[2] => A0.IN1
i_I0[3] => A0.IN1
i_I0[4] => A0.IN1
i_I0[5] => A0.IN1
i_I0[6] => A0.IN1
i_I0[7] => A0.IN1
i_I1[0] => A1.IN1
i_I1[1] => A1.IN1
i_I1[2] => A1.IN1
i_I1[3] => A1.IN1
i_I1[4] => A1.IN1
i_I1[5] => A1.IN1
i_I1[6] => A1.IN1
i_I1[7] => A1.IN1
i_I2[0] => A2.IN1
i_I2[1] => A2.IN1
i_I2[2] => A2.IN1
i_I2[3] => A2.IN1
i_I2[4] => A2.IN1
i_I2[5] => A2.IN1
i_I2[6] => A2.IN1
i_I2[7] => A2.IN1
i_I3[0] => A3.IN1
i_I3[1] => A3.IN1
i_I3[2] => A3.IN1
i_I3[3] => A3.IN1
i_I3[4] => A3.IN1
i_I3[5] => A3.IN1
i_I3[6] => A3.IN1
i_I3[7] => A3.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|mux8to1:mux2|mux4to1:mux0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[1] => A3[7].IN1
i_S[1] => A2[7].IN1
i_S[1] => A3[6].IN1
i_S[1] => A2[6].IN1
i_S[1] => A3[5].IN1
i_S[1] => A2[5].IN1
i_S[1] => A3[4].IN1
i_S[1] => A2[4].IN1
i_S[1] => A3[3].IN1
i_S[1] => A2[3].IN1
i_S[1] => A3[2].IN1
i_S[1] => A2[2].IN1
i_S[1] => A3[1].IN1
i_S[1] => A2[1].IN1
i_S[1] => A3[0].IN1
i_S[1] => A2[0].IN1
i_S[1] => A1[7].IN1
i_S[1] => A0[7].IN1
i_S[1] => A1[6].IN1
i_S[1] => A0[6].IN1
i_S[1] => A1[5].IN1
i_S[1] => A0[5].IN1
i_S[1] => A1[4].IN1
i_S[1] => A0[4].IN1
i_S[1] => A1[3].IN1
i_S[1] => A0[3].IN1
i_S[1] => A1[2].IN1
i_S[1] => A0[2].IN1
i_S[1] => A1[1].IN1
i_S[1] => A0[1].IN1
i_S[1] => A1[0].IN1
i_S[1] => A0[0].IN1
i_I0[0] => A0.IN1
i_I0[1] => A0.IN1
i_I0[2] => A0.IN1
i_I0[3] => A0.IN1
i_I0[4] => A0.IN1
i_I0[5] => A0.IN1
i_I0[6] => A0.IN1
i_I0[7] => A0.IN1
i_I1[0] => A1.IN1
i_I1[1] => A1.IN1
i_I1[2] => A1.IN1
i_I1[3] => A1.IN1
i_I1[4] => A1.IN1
i_I1[5] => A1.IN1
i_I1[6] => A1.IN1
i_I1[7] => A1.IN1
i_I2[0] => A2.IN1
i_I2[1] => A2.IN1
i_I2[2] => A2.IN1
i_I2[3] => A2.IN1
i_I2[4] => A2.IN1
i_I2[5] => A2.IN1
i_I2[6] => A2.IN1
i_I2[7] => A2.IN1
i_I3[0] => A3.IN1
i_I3[1] => A3.IN1
i_I3[2] => A3.IN1
i_I3[3] => A3.IN1
i_I3[4] => A3.IN1
i_I3[5] => A3.IN1
i_I3[6] => A3.IN1
i_I3[7] => A3.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|mux8to1:mux2|mux2to1:mux
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_a[0] => o_O.IN1
i_a[1] => o_O.IN1
i_a[2] => o_O.IN1
i_a[3] => o_O.IN1
i_a[4] => o_O.IN1
i_a[5] => o_O.IN1
i_a[6] => o_O.IN1
i_a[7] => o_O.IN1
i_b[0] => o_O.IN1
i_b[1] => o_O.IN1
i_b[2] => o_O.IN1
i_b[3] => o_O.IN1
i_b[4] => o_O.IN1
i_b[5] => o_O.IN1
i_b[6] => o_O.IN1
i_b[7] => o_O.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|Decode3to8:decoder
i_en => int_en0.IN0
i_en => int_en1.IN0
i_I[0] => Decode2to4:d1.i_I[0]
i_I[0] => Decode2to4:d0.i_I[0]
i_I[1] => Decode2to4:d1.i_I[1]
i_I[1] => Decode2to4:d0.i_I[1]
i_I[2] => int_en1.IN1
i_I[2] => int_en0.IN1
o_O[0] <= Decode2to4:d0.o_O[0]
o_O[1] <= Decode2to4:d0.o_O[1]
o_O[2] <= Decode2to4:d0.o_O[2]
o_O[3] <= Decode2to4:d0.o_O[3]
o_O[4] <= Decode2to4:d1.o_O[0]
o_O[5] <= Decode2to4:d1.o_O[1]
o_O[6] <= Decode2to4:d1.o_O[2]
o_O[7] <= Decode2to4:d1.o_O[3]


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|Decode3to8:decoder|Decode2to4:d1
i_en => o_O.IN1
i_en => o_O.IN1
i_en => o_O.IN1
i_en => o_O.IN1
i_I[0] => o_O.IN0
i_I[0] => o_O.IN0
i_I[0] => o_O.IN0
i_I[0] => o_O.IN0
i_I[1] => o_O.IN1
i_I[1] => o_O.IN1
i_I[1] => o_O.IN1
i_I[1] => o_O.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|Decode3to8:decoder|Decode2to4:d0
i_en => o_O.IN1
i_en => o_O.IN1
i_en => o_O.IN1
i_en => o_O.IN1
i_I[0] => o_O.IN0
i_I[0] => o_O.IN0
i_I[0] => o_O.IN0
i_I[0] => o_O.IN0
i_I[1] => o_O.IN1
i_I[1] => o_O.IN1
i_I[1] => o_O.IN1
i_I[1] => o_O.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:7:Reg
i_resetBar => enARdFF_2:ff7.i_resetBar
i_resetBar => enARdFF_2:ff6.i_resetBar
i_resetBar => enARdFF_2:ff5.i_resetBar
i_resetBar => enARdFF_2:ff4.i_resetBar
i_resetBar => enARdFF_2:ff3.i_resetBar
i_resetBar => enARdFF_2:ff2.i_resetBar
i_resetBar => enARdFF_2:ff1.i_resetBar
i_resetBar => enARdFF_2:ff0.i_resetBar
i_load => enARdFF_2:ff7.i_enable
i_load => enARdFF_2:ff6.i_enable
i_load => enARdFF_2:ff5.i_enable
i_load => enARdFF_2:ff4.i_enable
i_load => enARdFF_2:ff3.i_enable
i_load => enARdFF_2:ff2.i_enable
i_load => enARdFF_2:ff1.i_enable
i_load => enARdFF_2:ff0.i_enable
i_clock => enARdFF_2:ff7.i_clock
i_clock => enARdFF_2:ff6.i_clock
i_clock => enARdFF_2:ff5.i_clock
i_clock => enARdFF_2:ff4.i_clock
i_clock => enARdFF_2:ff3.i_clock
i_clock => enARdFF_2:ff2.i_clock
i_clock => enARdFF_2:ff1.i_clock
i_clock => enARdFF_2:ff0.i_clock
i_Value[0] => enARdFF_2:ff0.i_d
i_Value[1] => enARdFF_2:ff1.i_d
i_Value[2] => enARdFF_2:ff2.i_d
i_Value[3] => enARdFF_2:ff3.i_d
i_Value[4] => enARdFF_2:ff4.i_d
i_Value[5] => enARdFF_2:ff5.i_d
i_Value[6] => enARdFF_2:ff6.i_d
i_Value[7] => enARdFF_2:ff7.i_d
o_Value[0] <= enARdFF_2:ff0.o_q
o_Value[1] <= enARdFF_2:ff1.o_q
o_Value[2] <= enARdFF_2:ff2.o_q
o_Value[3] <= enARdFF_2:ff3.o_q
o_Value[4] <= enARdFF_2:ff4.o_q
o_Value[5] <= enARdFF_2:ff5.o_q
o_Value[6] <= enARdFF_2:ff6.o_q
o_Value[7] <= enARdFF_2:ff7.o_q


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:7:Reg|enARdFF_2:ff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:7:Reg|enARdFF_2:ff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:7:Reg|enARdFF_2:ff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:7:Reg|enARdFF_2:ff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:7:Reg|enARdFF_2:ff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:7:Reg|enARdFF_2:ff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:7:Reg|enARdFF_2:ff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:7:Reg|enARdFF_2:ff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:6:Reg
i_resetBar => enARdFF_2:ff7.i_resetBar
i_resetBar => enARdFF_2:ff6.i_resetBar
i_resetBar => enARdFF_2:ff5.i_resetBar
i_resetBar => enARdFF_2:ff4.i_resetBar
i_resetBar => enARdFF_2:ff3.i_resetBar
i_resetBar => enARdFF_2:ff2.i_resetBar
i_resetBar => enARdFF_2:ff1.i_resetBar
i_resetBar => enARdFF_2:ff0.i_resetBar
i_load => enARdFF_2:ff7.i_enable
i_load => enARdFF_2:ff6.i_enable
i_load => enARdFF_2:ff5.i_enable
i_load => enARdFF_2:ff4.i_enable
i_load => enARdFF_2:ff3.i_enable
i_load => enARdFF_2:ff2.i_enable
i_load => enARdFF_2:ff1.i_enable
i_load => enARdFF_2:ff0.i_enable
i_clock => enARdFF_2:ff7.i_clock
i_clock => enARdFF_2:ff6.i_clock
i_clock => enARdFF_2:ff5.i_clock
i_clock => enARdFF_2:ff4.i_clock
i_clock => enARdFF_2:ff3.i_clock
i_clock => enARdFF_2:ff2.i_clock
i_clock => enARdFF_2:ff1.i_clock
i_clock => enARdFF_2:ff0.i_clock
i_Value[0] => enARdFF_2:ff0.i_d
i_Value[1] => enARdFF_2:ff1.i_d
i_Value[2] => enARdFF_2:ff2.i_d
i_Value[3] => enARdFF_2:ff3.i_d
i_Value[4] => enARdFF_2:ff4.i_d
i_Value[5] => enARdFF_2:ff5.i_d
i_Value[6] => enARdFF_2:ff6.i_d
i_Value[7] => enARdFF_2:ff7.i_d
o_Value[0] <= enARdFF_2:ff0.o_q
o_Value[1] <= enARdFF_2:ff1.o_q
o_Value[2] <= enARdFF_2:ff2.o_q
o_Value[3] <= enARdFF_2:ff3.o_q
o_Value[4] <= enARdFF_2:ff4.o_q
o_Value[5] <= enARdFF_2:ff5.o_q
o_Value[6] <= enARdFF_2:ff6.o_q
o_Value[7] <= enARdFF_2:ff7.o_q


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:6:Reg|enARdFF_2:ff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:6:Reg|enARdFF_2:ff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:6:Reg|enARdFF_2:ff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:6:Reg|enARdFF_2:ff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:6:Reg|enARdFF_2:ff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:6:Reg|enARdFF_2:ff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:6:Reg|enARdFF_2:ff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:6:Reg|enARdFF_2:ff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:5:Reg
i_resetBar => enARdFF_2:ff7.i_resetBar
i_resetBar => enARdFF_2:ff6.i_resetBar
i_resetBar => enARdFF_2:ff5.i_resetBar
i_resetBar => enARdFF_2:ff4.i_resetBar
i_resetBar => enARdFF_2:ff3.i_resetBar
i_resetBar => enARdFF_2:ff2.i_resetBar
i_resetBar => enARdFF_2:ff1.i_resetBar
i_resetBar => enARdFF_2:ff0.i_resetBar
i_load => enARdFF_2:ff7.i_enable
i_load => enARdFF_2:ff6.i_enable
i_load => enARdFF_2:ff5.i_enable
i_load => enARdFF_2:ff4.i_enable
i_load => enARdFF_2:ff3.i_enable
i_load => enARdFF_2:ff2.i_enable
i_load => enARdFF_2:ff1.i_enable
i_load => enARdFF_2:ff0.i_enable
i_clock => enARdFF_2:ff7.i_clock
i_clock => enARdFF_2:ff6.i_clock
i_clock => enARdFF_2:ff5.i_clock
i_clock => enARdFF_2:ff4.i_clock
i_clock => enARdFF_2:ff3.i_clock
i_clock => enARdFF_2:ff2.i_clock
i_clock => enARdFF_2:ff1.i_clock
i_clock => enARdFF_2:ff0.i_clock
i_Value[0] => enARdFF_2:ff0.i_d
i_Value[1] => enARdFF_2:ff1.i_d
i_Value[2] => enARdFF_2:ff2.i_d
i_Value[3] => enARdFF_2:ff3.i_d
i_Value[4] => enARdFF_2:ff4.i_d
i_Value[5] => enARdFF_2:ff5.i_d
i_Value[6] => enARdFF_2:ff6.i_d
i_Value[7] => enARdFF_2:ff7.i_d
o_Value[0] <= enARdFF_2:ff0.o_q
o_Value[1] <= enARdFF_2:ff1.o_q
o_Value[2] <= enARdFF_2:ff2.o_q
o_Value[3] <= enARdFF_2:ff3.o_q
o_Value[4] <= enARdFF_2:ff4.o_q
o_Value[5] <= enARdFF_2:ff5.o_q
o_Value[6] <= enARdFF_2:ff6.o_q
o_Value[7] <= enARdFF_2:ff7.o_q


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:5:Reg|enARdFF_2:ff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:5:Reg|enARdFF_2:ff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:5:Reg|enARdFF_2:ff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:5:Reg|enARdFF_2:ff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:5:Reg|enARdFF_2:ff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:5:Reg|enARdFF_2:ff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:5:Reg|enARdFF_2:ff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:5:Reg|enARdFF_2:ff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:4:Reg
i_resetBar => enARdFF_2:ff7.i_resetBar
i_resetBar => enARdFF_2:ff6.i_resetBar
i_resetBar => enARdFF_2:ff5.i_resetBar
i_resetBar => enARdFF_2:ff4.i_resetBar
i_resetBar => enARdFF_2:ff3.i_resetBar
i_resetBar => enARdFF_2:ff2.i_resetBar
i_resetBar => enARdFF_2:ff1.i_resetBar
i_resetBar => enARdFF_2:ff0.i_resetBar
i_load => enARdFF_2:ff7.i_enable
i_load => enARdFF_2:ff6.i_enable
i_load => enARdFF_2:ff5.i_enable
i_load => enARdFF_2:ff4.i_enable
i_load => enARdFF_2:ff3.i_enable
i_load => enARdFF_2:ff2.i_enable
i_load => enARdFF_2:ff1.i_enable
i_load => enARdFF_2:ff0.i_enable
i_clock => enARdFF_2:ff7.i_clock
i_clock => enARdFF_2:ff6.i_clock
i_clock => enARdFF_2:ff5.i_clock
i_clock => enARdFF_2:ff4.i_clock
i_clock => enARdFF_2:ff3.i_clock
i_clock => enARdFF_2:ff2.i_clock
i_clock => enARdFF_2:ff1.i_clock
i_clock => enARdFF_2:ff0.i_clock
i_Value[0] => enARdFF_2:ff0.i_d
i_Value[1] => enARdFF_2:ff1.i_d
i_Value[2] => enARdFF_2:ff2.i_d
i_Value[3] => enARdFF_2:ff3.i_d
i_Value[4] => enARdFF_2:ff4.i_d
i_Value[5] => enARdFF_2:ff5.i_d
i_Value[6] => enARdFF_2:ff6.i_d
i_Value[7] => enARdFF_2:ff7.i_d
o_Value[0] <= enARdFF_2:ff0.o_q
o_Value[1] <= enARdFF_2:ff1.o_q
o_Value[2] <= enARdFF_2:ff2.o_q
o_Value[3] <= enARdFF_2:ff3.o_q
o_Value[4] <= enARdFF_2:ff4.o_q
o_Value[5] <= enARdFF_2:ff5.o_q
o_Value[6] <= enARdFF_2:ff6.o_q
o_Value[7] <= enARdFF_2:ff7.o_q


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:4:Reg|enARdFF_2:ff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:4:Reg|enARdFF_2:ff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:4:Reg|enARdFF_2:ff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:4:Reg|enARdFF_2:ff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:4:Reg|enARdFF_2:ff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:4:Reg|enARdFF_2:ff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:4:Reg|enARdFF_2:ff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:4:Reg|enARdFF_2:ff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:3:Reg
i_resetBar => enARdFF_2:ff7.i_resetBar
i_resetBar => enARdFF_2:ff6.i_resetBar
i_resetBar => enARdFF_2:ff5.i_resetBar
i_resetBar => enARdFF_2:ff4.i_resetBar
i_resetBar => enARdFF_2:ff3.i_resetBar
i_resetBar => enARdFF_2:ff2.i_resetBar
i_resetBar => enARdFF_2:ff1.i_resetBar
i_resetBar => enARdFF_2:ff0.i_resetBar
i_load => enARdFF_2:ff7.i_enable
i_load => enARdFF_2:ff6.i_enable
i_load => enARdFF_2:ff5.i_enable
i_load => enARdFF_2:ff4.i_enable
i_load => enARdFF_2:ff3.i_enable
i_load => enARdFF_2:ff2.i_enable
i_load => enARdFF_2:ff1.i_enable
i_load => enARdFF_2:ff0.i_enable
i_clock => enARdFF_2:ff7.i_clock
i_clock => enARdFF_2:ff6.i_clock
i_clock => enARdFF_2:ff5.i_clock
i_clock => enARdFF_2:ff4.i_clock
i_clock => enARdFF_2:ff3.i_clock
i_clock => enARdFF_2:ff2.i_clock
i_clock => enARdFF_2:ff1.i_clock
i_clock => enARdFF_2:ff0.i_clock
i_Value[0] => enARdFF_2:ff0.i_d
i_Value[1] => enARdFF_2:ff1.i_d
i_Value[2] => enARdFF_2:ff2.i_d
i_Value[3] => enARdFF_2:ff3.i_d
i_Value[4] => enARdFF_2:ff4.i_d
i_Value[5] => enARdFF_2:ff5.i_d
i_Value[6] => enARdFF_2:ff6.i_d
i_Value[7] => enARdFF_2:ff7.i_d
o_Value[0] <= enARdFF_2:ff0.o_q
o_Value[1] <= enARdFF_2:ff1.o_q
o_Value[2] <= enARdFF_2:ff2.o_q
o_Value[3] <= enARdFF_2:ff3.o_q
o_Value[4] <= enARdFF_2:ff4.o_q
o_Value[5] <= enARdFF_2:ff5.o_q
o_Value[6] <= enARdFF_2:ff6.o_q
o_Value[7] <= enARdFF_2:ff7.o_q


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:3:Reg|enARdFF_2:ff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:3:Reg|enARdFF_2:ff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:3:Reg|enARdFF_2:ff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:3:Reg|enARdFF_2:ff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:3:Reg|enARdFF_2:ff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:3:Reg|enARdFF_2:ff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:3:Reg|enARdFF_2:ff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:3:Reg|enARdFF_2:ff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:2:Reg
i_resetBar => enARdFF_2:ff7.i_resetBar
i_resetBar => enARdFF_2:ff6.i_resetBar
i_resetBar => enARdFF_2:ff5.i_resetBar
i_resetBar => enARdFF_2:ff4.i_resetBar
i_resetBar => enARdFF_2:ff3.i_resetBar
i_resetBar => enARdFF_2:ff2.i_resetBar
i_resetBar => enARdFF_2:ff1.i_resetBar
i_resetBar => enARdFF_2:ff0.i_resetBar
i_load => enARdFF_2:ff7.i_enable
i_load => enARdFF_2:ff6.i_enable
i_load => enARdFF_2:ff5.i_enable
i_load => enARdFF_2:ff4.i_enable
i_load => enARdFF_2:ff3.i_enable
i_load => enARdFF_2:ff2.i_enable
i_load => enARdFF_2:ff1.i_enable
i_load => enARdFF_2:ff0.i_enable
i_clock => enARdFF_2:ff7.i_clock
i_clock => enARdFF_2:ff6.i_clock
i_clock => enARdFF_2:ff5.i_clock
i_clock => enARdFF_2:ff4.i_clock
i_clock => enARdFF_2:ff3.i_clock
i_clock => enARdFF_2:ff2.i_clock
i_clock => enARdFF_2:ff1.i_clock
i_clock => enARdFF_2:ff0.i_clock
i_Value[0] => enARdFF_2:ff0.i_d
i_Value[1] => enARdFF_2:ff1.i_d
i_Value[2] => enARdFF_2:ff2.i_d
i_Value[3] => enARdFF_2:ff3.i_d
i_Value[4] => enARdFF_2:ff4.i_d
i_Value[5] => enARdFF_2:ff5.i_d
i_Value[6] => enARdFF_2:ff6.i_d
i_Value[7] => enARdFF_2:ff7.i_d
o_Value[0] <= enARdFF_2:ff0.o_q
o_Value[1] <= enARdFF_2:ff1.o_q
o_Value[2] <= enARdFF_2:ff2.o_q
o_Value[3] <= enARdFF_2:ff3.o_q
o_Value[4] <= enARdFF_2:ff4.o_q
o_Value[5] <= enARdFF_2:ff5.o_q
o_Value[6] <= enARdFF_2:ff6.o_q
o_Value[7] <= enARdFF_2:ff7.o_q


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:2:Reg|enARdFF_2:ff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:2:Reg|enARdFF_2:ff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:2:Reg|enARdFF_2:ff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:2:Reg|enARdFF_2:ff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:2:Reg|enARdFF_2:ff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:2:Reg|enARdFF_2:ff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:2:Reg|enARdFF_2:ff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:2:Reg|enARdFF_2:ff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:1:Reg
i_resetBar => enARdFF_2:ff7.i_resetBar
i_resetBar => enARdFF_2:ff6.i_resetBar
i_resetBar => enARdFF_2:ff5.i_resetBar
i_resetBar => enARdFF_2:ff4.i_resetBar
i_resetBar => enARdFF_2:ff3.i_resetBar
i_resetBar => enARdFF_2:ff2.i_resetBar
i_resetBar => enARdFF_2:ff1.i_resetBar
i_resetBar => enARdFF_2:ff0.i_resetBar
i_load => enARdFF_2:ff7.i_enable
i_load => enARdFF_2:ff6.i_enable
i_load => enARdFF_2:ff5.i_enable
i_load => enARdFF_2:ff4.i_enable
i_load => enARdFF_2:ff3.i_enable
i_load => enARdFF_2:ff2.i_enable
i_load => enARdFF_2:ff1.i_enable
i_load => enARdFF_2:ff0.i_enable
i_clock => enARdFF_2:ff7.i_clock
i_clock => enARdFF_2:ff6.i_clock
i_clock => enARdFF_2:ff5.i_clock
i_clock => enARdFF_2:ff4.i_clock
i_clock => enARdFF_2:ff3.i_clock
i_clock => enARdFF_2:ff2.i_clock
i_clock => enARdFF_2:ff1.i_clock
i_clock => enARdFF_2:ff0.i_clock
i_Value[0] => enARdFF_2:ff0.i_d
i_Value[1] => enARdFF_2:ff1.i_d
i_Value[2] => enARdFF_2:ff2.i_d
i_Value[3] => enARdFF_2:ff3.i_d
i_Value[4] => enARdFF_2:ff4.i_d
i_Value[5] => enARdFF_2:ff5.i_d
i_Value[6] => enARdFF_2:ff6.i_d
i_Value[7] => enARdFF_2:ff7.i_d
o_Value[0] <= enARdFF_2:ff0.o_q
o_Value[1] <= enARdFF_2:ff1.o_q
o_Value[2] <= enARdFF_2:ff2.o_q
o_Value[3] <= enARdFF_2:ff3.o_q
o_Value[4] <= enARdFF_2:ff4.o_q
o_Value[5] <= enARdFF_2:ff5.o_q
o_Value[6] <= enARdFF_2:ff6.o_q
o_Value[7] <= enARdFF_2:ff7.o_q


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:1:Reg|enARdFF_2:ff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:1:Reg|enARdFF_2:ff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:1:Reg|enARdFF_2:ff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:1:Reg|enARdFF_2:ff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:1:Reg|enARdFF_2:ff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:1:Reg|enARdFF_2:ff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:1:Reg|enARdFF_2:ff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:1:Reg|enARdFF_2:ff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:0:Reg
i_resetBar => enARdFF_2:ff7.i_resetBar
i_resetBar => enARdFF_2:ff6.i_resetBar
i_resetBar => enARdFF_2:ff5.i_resetBar
i_resetBar => enARdFF_2:ff4.i_resetBar
i_resetBar => enARdFF_2:ff3.i_resetBar
i_resetBar => enARdFF_2:ff2.i_resetBar
i_resetBar => enARdFF_2:ff1.i_resetBar
i_resetBar => enARdFF_2:ff0.i_resetBar
i_load => enARdFF_2:ff7.i_enable
i_load => enARdFF_2:ff6.i_enable
i_load => enARdFF_2:ff5.i_enable
i_load => enARdFF_2:ff4.i_enable
i_load => enARdFF_2:ff3.i_enable
i_load => enARdFF_2:ff2.i_enable
i_load => enARdFF_2:ff1.i_enable
i_load => enARdFF_2:ff0.i_enable
i_clock => enARdFF_2:ff7.i_clock
i_clock => enARdFF_2:ff6.i_clock
i_clock => enARdFF_2:ff5.i_clock
i_clock => enARdFF_2:ff4.i_clock
i_clock => enARdFF_2:ff3.i_clock
i_clock => enARdFF_2:ff2.i_clock
i_clock => enARdFF_2:ff1.i_clock
i_clock => enARdFF_2:ff0.i_clock
i_Value[0] => enARdFF_2:ff0.i_d
i_Value[1] => enARdFF_2:ff1.i_d
i_Value[2] => enARdFF_2:ff2.i_d
i_Value[3] => enARdFF_2:ff3.i_d
i_Value[4] => enARdFF_2:ff4.i_d
i_Value[5] => enARdFF_2:ff5.i_d
i_Value[6] => enARdFF_2:ff6.i_d
i_Value[7] => enARdFF_2:ff7.i_d
o_Value[0] <= enARdFF_2:ff0.o_q
o_Value[1] <= enARdFF_2:ff1.o_q
o_Value[2] <= enARdFF_2:ff2.o_q
o_Value[3] <= enARdFF_2:ff3.o_q
o_Value[4] <= enARdFF_2:ff4.o_q
o_Value[5] <= enARdFF_2:ff5.o_q
o_Value[6] <= enARdFF_2:ff6.o_q
o_Value[7] <= enARdFF_2:ff7.o_q


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:0:Reg|enARdFF_2:ff7
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:0:Reg|enARdFF_2:ff6
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:0:Reg|enARdFF_2:ff5
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:0:Reg|enARdFF_2:ff4
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:0:Reg|enARdFF_2:ff3
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:0:Reg|enARdFF_2:ff2
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:0:Reg|enARdFF_2:ff1
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|RegisterFile:RegisterFile0|ByteRegister:\loop1:0:Reg|enARdFF_2:ff0
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ByteComparator:ByteComparator0
i_a[0] => o_equal.IN0
i_a[1] => o_equal.IN0
i_a[2] => o_equal.IN0
i_a[3] => o_equal.IN0
i_a[4] => o_equal.IN0
i_a[5] => o_equal.IN0
i_a[6] => o_equal.IN0
i_a[7] => o_equal.IN0
i_b[0] => o_equal.IN1
i_b[1] => o_equal.IN1
i_b[2] => o_equal.IN1
i_b[3] => o_equal.IN1
i_b[4] => o_equal.IN1
i_b[5] => o_equal.IN1
i_b[6] => o_equal.IN1
i_b[7] => o_equal.IN1
o_equal <= o_equal.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:BranchAddrAdder
i_A[0] => oneBitAdder:loop1:0:FA.i_Ai
i_A[1] => oneBitAdder:loop1:1:FA.i_Ai
i_A[2] => oneBitAdder:loop1:2:FA.i_Ai
i_A[3] => oneBitAdder:loop1:3:FA.i_Ai
i_A[4] => oneBitAdder:loop1:4:FA.i_Ai
i_A[5] => oneBitAdder:loop1:5:FA.i_Ai
i_A[6] => oneBitAdder:loop1:6:FA.i_Ai
i_A[7] => oneBitAdder:loop1:7:FA.i_Ai
i_B[0] => loop1.IN0
i_B[1] => loop1.IN0
i_B[2] => loop1.IN0
i_B[3] => loop1.IN0
i_B[4] => loop1.IN0
i_B[5] => loop1.IN0
i_B[6] => loop1.IN0
i_B[7] => loop1.IN0
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => oneBitAdder:loop1:0:FA.i_CarryIn
o_Out[0] <= oneBitAdder:loop1:0:FA.o_Sum
o_Out[1] <= oneBitAdder:loop1:1:FA.o_Sum
o_Out[2] <= oneBitAdder:loop1:2:FA.o_Sum
o_Out[3] <= oneBitAdder:loop1:3:FA.o_Sum
o_Out[4] <= oneBitAdder:loop1:4:FA.o_Sum
o_Out[5] <= oneBitAdder:loop1:5:FA.o_Sum
o_Out[6] <= oneBitAdder:loop1:6:FA.o_Sum
o_Out[7] <= oneBitAdder:loop1:7:FA.o_Sum
o_Carry <= oneBitAdder:loop1:7:FA.o_CarryOut


|3156lab3|datapathPipeline:inst|AnyBitsAdder:BranchAddrAdder|oneBitAdder:\loop1:7:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:BranchAddrAdder|oneBitAdder:\loop1:6:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:BranchAddrAdder|oneBitAdder:\loop1:5:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:BranchAddrAdder|oneBitAdder:\loop1:4:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:BranchAddrAdder|oneBitAdder:\loop1:3:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:BranchAddrAdder|oneBitAdder:\loop1:2:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:BranchAddrAdder|oneBitAdder:\loop1:1:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsAdder:BranchAddrAdder|oneBitAdder:\loop1:0:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|controlpath:control
OpCode[0] => lw.IN1
OpCode[0] => sw.IN1
OpCode[0] => RType.IN1
OpCode[0] => j.IN1
OpCode[0] => beq.IN1
OpCode[1] => lw.IN1
OpCode[1] => sw.IN1
OpCode[1] => j.IN1
OpCode[1] => RType.IN1
OpCode[1] => beq.IN1
OpCode[2] => beq.IN1
OpCode[2] => RType.IN1
OpCode[2] => lw.IN1
OpCode[2] => sw.IN1
OpCode[3] => sw.IN1
OpCode[3] => RType.IN1
OpCode[3] => lw.IN1
OpCode[4] => RType.IN0
OpCode[4] => lw.IN0
OpCode[5] => lw.IN1
OpCode[5] => RType.IN1
equal => IFFlush.IN1
RegDst <= RType.DB_MAX_OUTPUT_PORT_TYPE
Jump <= j.DB_MAX_OUTPUT_PORT_TYPE
Branch <= beq.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= lw.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= lw.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= sw.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
IFFlush <= IFFlush.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= beq.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= RType.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|HazardDetectionUnit:HazardDetectionUnit0
i_IdExMemRead => int_stall.IN1
i_IfIdRegisterRt[0] => int_condSecond.IN0
i_IfIdRegisterRt[1] => int_condSecond.IN0
i_IfIdRegisterRt[2] => int_condSecond.IN0
i_IfIdRegisterRt[3] => int_condSecond.IN0
i_IfIdRegisterRt[4] => int_condSecond.IN0
i_IfIdRegisterRs[0] => int_condFirst.IN0
i_IfIdRegisterRs[1] => int_condFirst.IN0
i_IfIdRegisterRs[2] => int_condFirst.IN0
i_IfIdRegisterRs[3] => int_condFirst.IN0
i_IfIdRegisterRs[4] => int_condFirst.IN0
i_IdExRegisterRt[0] => int_condFirst.IN1
i_IdExRegisterRt[0] => int_condSecond.IN1
i_IdExRegisterRt[1] => int_condFirst.IN1
i_IdExRegisterRt[1] => int_condSecond.IN1
i_IdExRegisterRt[2] => int_condFirst.IN1
i_IdExRegisterRt[2] => int_condSecond.IN1
i_IdExRegisterRt[3] => int_condFirst.IN1
i_IdExRegisterRt[3] => int_condSecond.IN1
i_IdExRegisterRt[4] => int_condFirst.IN1
i_IdExRegisterRt[4] => int_condSecond.IN1
o_IfIdWrite <= int_stall.DB_MAX_OUTPUT_PORT_TYPE
o_PCWrite <= int_stall.DB_MAX_OUTPUT_PORT_TYPE
o_muxControlSignal <= int_stall.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|mux2to1:ControlSigMux
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_a[0] => o_O.IN1
i_a[1] => o_O.IN1
i_a[2] => o_O.IN1
i_a[3] => o_O.IN1
i_a[4] => o_O.IN1
i_a[5] => o_O.IN1
i_a[6] => o_O.IN1
i_a[7] => o_O.IN1
i_a[8] => o_O.IN1
i_a[9] => o_O.IN1
i_b[0] => o_O.IN1
i_b[1] => o_O.IN1
i_b[2] => o_O.IN1
i_b[3] => o_O.IN1
i_b[4] => o_O.IN1
i_b[5] => o_O.IN1
i_b[6] => o_O.IN1
i_b[7] => o_O.IN1
i_b[8] => o_O.IN1
i_b[9] => o_O.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[8] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[9] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg
i_resetBar => enARdFF_2:loop1:50:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:49:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:48:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:47:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:46:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:45:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:44:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:43:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:42:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:41:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:40:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:39:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:38:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:37:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:36:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:35:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:34:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:33:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:32:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:31:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:30:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:29:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:28:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:27:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:26:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:25:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:24:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:23:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:22:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:21:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:20:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:19:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:18:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:17:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:16:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:15:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:14:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:13:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:12:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:11:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:10:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:9:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:8:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:7:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:6:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:5:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:4:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:3:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:2:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:1:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:0:ff.i_resetBar
i_load => enARdFF_2:loop1:50:ff.i_enable
i_load => enARdFF_2:loop1:49:ff.i_enable
i_load => enARdFF_2:loop1:48:ff.i_enable
i_load => enARdFF_2:loop1:47:ff.i_enable
i_load => enARdFF_2:loop1:46:ff.i_enable
i_load => enARdFF_2:loop1:45:ff.i_enable
i_load => enARdFF_2:loop1:44:ff.i_enable
i_load => enARdFF_2:loop1:43:ff.i_enable
i_load => enARdFF_2:loop1:42:ff.i_enable
i_load => enARdFF_2:loop1:41:ff.i_enable
i_load => enARdFF_2:loop1:40:ff.i_enable
i_load => enARdFF_2:loop1:39:ff.i_enable
i_load => enARdFF_2:loop1:38:ff.i_enable
i_load => enARdFF_2:loop1:37:ff.i_enable
i_load => enARdFF_2:loop1:36:ff.i_enable
i_load => enARdFF_2:loop1:35:ff.i_enable
i_load => enARdFF_2:loop1:34:ff.i_enable
i_load => enARdFF_2:loop1:33:ff.i_enable
i_load => enARdFF_2:loop1:32:ff.i_enable
i_load => enARdFF_2:loop1:31:ff.i_enable
i_load => enARdFF_2:loop1:30:ff.i_enable
i_load => enARdFF_2:loop1:29:ff.i_enable
i_load => enARdFF_2:loop1:28:ff.i_enable
i_load => enARdFF_2:loop1:27:ff.i_enable
i_load => enARdFF_2:loop1:26:ff.i_enable
i_load => enARdFF_2:loop1:25:ff.i_enable
i_load => enARdFF_2:loop1:24:ff.i_enable
i_load => enARdFF_2:loop1:23:ff.i_enable
i_load => enARdFF_2:loop1:22:ff.i_enable
i_load => enARdFF_2:loop1:21:ff.i_enable
i_load => enARdFF_2:loop1:20:ff.i_enable
i_load => enARdFF_2:loop1:19:ff.i_enable
i_load => enARdFF_2:loop1:18:ff.i_enable
i_load => enARdFF_2:loop1:17:ff.i_enable
i_load => enARdFF_2:loop1:16:ff.i_enable
i_load => enARdFF_2:loop1:15:ff.i_enable
i_load => enARdFF_2:loop1:14:ff.i_enable
i_load => enARdFF_2:loop1:13:ff.i_enable
i_load => enARdFF_2:loop1:12:ff.i_enable
i_load => enARdFF_2:loop1:11:ff.i_enable
i_load => enARdFF_2:loop1:10:ff.i_enable
i_load => enARdFF_2:loop1:9:ff.i_enable
i_load => enARdFF_2:loop1:8:ff.i_enable
i_load => enARdFF_2:loop1:7:ff.i_enable
i_load => enARdFF_2:loop1:6:ff.i_enable
i_load => enARdFF_2:loop1:5:ff.i_enable
i_load => enARdFF_2:loop1:4:ff.i_enable
i_load => enARdFF_2:loop1:3:ff.i_enable
i_load => enARdFF_2:loop1:2:ff.i_enable
i_load => enARdFF_2:loop1:1:ff.i_enable
i_load => enARdFF_2:loop1:0:ff.i_enable
i_clock => enARdFF_2:loop1:50:ff.i_clock
i_clock => enARdFF_2:loop1:49:ff.i_clock
i_clock => enARdFF_2:loop1:48:ff.i_clock
i_clock => enARdFF_2:loop1:47:ff.i_clock
i_clock => enARdFF_2:loop1:46:ff.i_clock
i_clock => enARdFF_2:loop1:45:ff.i_clock
i_clock => enARdFF_2:loop1:44:ff.i_clock
i_clock => enARdFF_2:loop1:43:ff.i_clock
i_clock => enARdFF_2:loop1:42:ff.i_clock
i_clock => enARdFF_2:loop1:41:ff.i_clock
i_clock => enARdFF_2:loop1:40:ff.i_clock
i_clock => enARdFF_2:loop1:39:ff.i_clock
i_clock => enARdFF_2:loop1:38:ff.i_clock
i_clock => enARdFF_2:loop1:37:ff.i_clock
i_clock => enARdFF_2:loop1:36:ff.i_clock
i_clock => enARdFF_2:loop1:35:ff.i_clock
i_clock => enARdFF_2:loop1:34:ff.i_clock
i_clock => enARdFF_2:loop1:33:ff.i_clock
i_clock => enARdFF_2:loop1:32:ff.i_clock
i_clock => enARdFF_2:loop1:31:ff.i_clock
i_clock => enARdFF_2:loop1:30:ff.i_clock
i_clock => enARdFF_2:loop1:29:ff.i_clock
i_clock => enARdFF_2:loop1:28:ff.i_clock
i_clock => enARdFF_2:loop1:27:ff.i_clock
i_clock => enARdFF_2:loop1:26:ff.i_clock
i_clock => enARdFF_2:loop1:25:ff.i_clock
i_clock => enARdFF_2:loop1:24:ff.i_clock
i_clock => enARdFF_2:loop1:23:ff.i_clock
i_clock => enARdFF_2:loop1:22:ff.i_clock
i_clock => enARdFF_2:loop1:21:ff.i_clock
i_clock => enARdFF_2:loop1:20:ff.i_clock
i_clock => enARdFF_2:loop1:19:ff.i_clock
i_clock => enARdFF_2:loop1:18:ff.i_clock
i_clock => enARdFF_2:loop1:17:ff.i_clock
i_clock => enARdFF_2:loop1:16:ff.i_clock
i_clock => enARdFF_2:loop1:15:ff.i_clock
i_clock => enARdFF_2:loop1:14:ff.i_clock
i_clock => enARdFF_2:loop1:13:ff.i_clock
i_clock => enARdFF_2:loop1:12:ff.i_clock
i_clock => enARdFF_2:loop1:11:ff.i_clock
i_clock => enARdFF_2:loop1:10:ff.i_clock
i_clock => enARdFF_2:loop1:9:ff.i_clock
i_clock => enARdFF_2:loop1:8:ff.i_clock
i_clock => enARdFF_2:loop1:7:ff.i_clock
i_clock => enARdFF_2:loop1:6:ff.i_clock
i_clock => enARdFF_2:loop1:5:ff.i_clock
i_clock => enARdFF_2:loop1:4:ff.i_clock
i_clock => enARdFF_2:loop1:3:ff.i_clock
i_clock => enARdFF_2:loop1:2:ff.i_clock
i_clock => enARdFF_2:loop1:1:ff.i_clock
i_clock => enARdFF_2:loop1:0:ff.i_clock
i_Value[0] => enARdFF_2:loop1:0:ff.i_d
i_Value[1] => enARdFF_2:loop1:1:ff.i_d
i_Value[2] => enARdFF_2:loop1:2:ff.i_d
i_Value[3] => enARdFF_2:loop1:3:ff.i_d
i_Value[4] => enARdFF_2:loop1:4:ff.i_d
i_Value[5] => enARdFF_2:loop1:5:ff.i_d
i_Value[6] => enARdFF_2:loop1:6:ff.i_d
i_Value[7] => enARdFF_2:loop1:7:ff.i_d
i_Value[8] => enARdFF_2:loop1:8:ff.i_d
i_Value[9] => enARdFF_2:loop1:9:ff.i_d
i_Value[10] => enARdFF_2:loop1:10:ff.i_d
i_Value[11] => enARdFF_2:loop1:11:ff.i_d
i_Value[12] => enARdFF_2:loop1:12:ff.i_d
i_Value[13] => enARdFF_2:loop1:13:ff.i_d
i_Value[14] => enARdFF_2:loop1:14:ff.i_d
i_Value[15] => enARdFF_2:loop1:15:ff.i_d
i_Value[16] => enARdFF_2:loop1:16:ff.i_d
i_Value[17] => enARdFF_2:loop1:17:ff.i_d
i_Value[18] => enARdFF_2:loop1:18:ff.i_d
i_Value[19] => enARdFF_2:loop1:19:ff.i_d
i_Value[20] => enARdFF_2:loop1:20:ff.i_d
i_Value[21] => enARdFF_2:loop1:21:ff.i_d
i_Value[22] => enARdFF_2:loop1:22:ff.i_d
i_Value[23] => enARdFF_2:loop1:23:ff.i_d
i_Value[24] => enARdFF_2:loop1:24:ff.i_d
i_Value[25] => enARdFF_2:loop1:25:ff.i_d
i_Value[26] => enARdFF_2:loop1:26:ff.i_d
i_Value[27] => enARdFF_2:loop1:27:ff.i_d
i_Value[28] => enARdFF_2:loop1:28:ff.i_d
i_Value[29] => enARdFF_2:loop1:29:ff.i_d
i_Value[30] => enARdFF_2:loop1:30:ff.i_d
i_Value[31] => enARdFF_2:loop1:31:ff.i_d
i_Value[32] => enARdFF_2:loop1:32:ff.i_d
i_Value[33] => enARdFF_2:loop1:33:ff.i_d
i_Value[34] => enARdFF_2:loop1:34:ff.i_d
i_Value[35] => enARdFF_2:loop1:35:ff.i_d
i_Value[36] => enARdFF_2:loop1:36:ff.i_d
i_Value[37] => enARdFF_2:loop1:37:ff.i_d
i_Value[38] => enARdFF_2:loop1:38:ff.i_d
i_Value[39] => enARdFF_2:loop1:39:ff.i_d
i_Value[40] => enARdFF_2:loop1:40:ff.i_d
i_Value[41] => enARdFF_2:loop1:41:ff.i_d
i_Value[42] => enARdFF_2:loop1:42:ff.i_d
i_Value[43] => enARdFF_2:loop1:43:ff.i_d
i_Value[44] => enARdFF_2:loop1:44:ff.i_d
i_Value[45] => enARdFF_2:loop1:45:ff.i_d
i_Value[46] => enARdFF_2:loop1:46:ff.i_d
i_Value[47] => enARdFF_2:loop1:47:ff.i_d
i_Value[48] => enARdFF_2:loop1:48:ff.i_d
i_Value[49] => enARdFF_2:loop1:49:ff.i_d
i_Value[50] => enARdFF_2:loop1:50:ff.i_d
o_Value[0] <= enARdFF_2:loop1:0:ff.o_q
o_Value[1] <= enARdFF_2:loop1:1:ff.o_q
o_Value[2] <= enARdFF_2:loop1:2:ff.o_q
o_Value[3] <= enARdFF_2:loop1:3:ff.o_q
o_Value[4] <= enARdFF_2:loop1:4:ff.o_q
o_Value[5] <= enARdFF_2:loop1:5:ff.o_q
o_Value[6] <= enARdFF_2:loop1:6:ff.o_q
o_Value[7] <= enARdFF_2:loop1:7:ff.o_q
o_Value[8] <= enARdFF_2:loop1:8:ff.o_q
o_Value[9] <= enARdFF_2:loop1:9:ff.o_q
o_Value[10] <= enARdFF_2:loop1:10:ff.o_q
o_Value[11] <= enARdFF_2:loop1:11:ff.o_q
o_Value[12] <= enARdFF_2:loop1:12:ff.o_q
o_Value[13] <= enARdFF_2:loop1:13:ff.o_q
o_Value[14] <= enARdFF_2:loop1:14:ff.o_q
o_Value[15] <= enARdFF_2:loop1:15:ff.o_q
o_Value[16] <= enARdFF_2:loop1:16:ff.o_q
o_Value[17] <= enARdFF_2:loop1:17:ff.o_q
o_Value[18] <= enARdFF_2:loop1:18:ff.o_q
o_Value[19] <= enARdFF_2:loop1:19:ff.o_q
o_Value[20] <= enARdFF_2:loop1:20:ff.o_q
o_Value[21] <= enARdFF_2:loop1:21:ff.o_q
o_Value[22] <= enARdFF_2:loop1:22:ff.o_q
o_Value[23] <= enARdFF_2:loop1:23:ff.o_q
o_Value[24] <= enARdFF_2:loop1:24:ff.o_q
o_Value[25] <= enARdFF_2:loop1:25:ff.o_q
o_Value[26] <= enARdFF_2:loop1:26:ff.o_q
o_Value[27] <= enARdFF_2:loop1:27:ff.o_q
o_Value[28] <= enARdFF_2:loop1:28:ff.o_q
o_Value[29] <= enARdFF_2:loop1:29:ff.o_q
o_Value[30] <= enARdFF_2:loop1:30:ff.o_q
o_Value[31] <= enARdFF_2:loop1:31:ff.o_q
o_Value[32] <= enARdFF_2:loop1:32:ff.o_q
o_Value[33] <= enARdFF_2:loop1:33:ff.o_q
o_Value[34] <= enARdFF_2:loop1:34:ff.o_q
o_Value[35] <= enARdFF_2:loop1:35:ff.o_q
o_Value[36] <= enARdFF_2:loop1:36:ff.o_q
o_Value[37] <= enARdFF_2:loop1:37:ff.o_q
o_Value[38] <= enARdFF_2:loop1:38:ff.o_q
o_Value[39] <= enARdFF_2:loop1:39:ff.o_q
o_Value[40] <= enARdFF_2:loop1:40:ff.o_q
o_Value[41] <= enARdFF_2:loop1:41:ff.o_q
o_Value[42] <= enARdFF_2:loop1:42:ff.o_q
o_Value[43] <= enARdFF_2:loop1:43:ff.o_q
o_Value[44] <= enARdFF_2:loop1:44:ff.o_q
o_Value[45] <= enARdFF_2:loop1:45:ff.o_q
o_Value[46] <= enARdFF_2:loop1:46:ff.o_q
o_Value[47] <= enARdFF_2:loop1:47:ff.o_q
o_Value[48] <= enARdFF_2:loop1:48:ff.o_q
o_Value[49] <= enARdFF_2:loop1:49:ff.o_q
o_Value[50] <= enARdFF_2:loop1:50:ff.o_q


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:50:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:49:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:48:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:47:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:46:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:45:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:44:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:43:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:42:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:41:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:40:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:39:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:38:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:37:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:36:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:35:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:34:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:33:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:32:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:31:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:30:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:29:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:28:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:27:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:26:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:25:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:24:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:23:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:22:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:21:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:20:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:19:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:18:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:17:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:16:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:15:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:14:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:13:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:12:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:11:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:10:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:9:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:8:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:7:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:6:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:5:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:4:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:3:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:2:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:1:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:IdExPipeReg|enARdFF_2:\loop1:0:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|mux4to1:MuxA
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[1] => A3[7].IN1
i_S[1] => A2[7].IN1
i_S[1] => A3[6].IN1
i_S[1] => A2[6].IN1
i_S[1] => A3[5].IN1
i_S[1] => A2[5].IN1
i_S[1] => A3[4].IN1
i_S[1] => A2[4].IN1
i_S[1] => A3[3].IN1
i_S[1] => A2[3].IN1
i_S[1] => A3[2].IN1
i_S[1] => A2[2].IN1
i_S[1] => A3[1].IN1
i_S[1] => A2[1].IN1
i_S[1] => A3[0].IN1
i_S[1] => A2[0].IN1
i_S[1] => A1[7].IN1
i_S[1] => A0[7].IN1
i_S[1] => A1[6].IN1
i_S[1] => A0[6].IN1
i_S[1] => A1[5].IN1
i_S[1] => A0[5].IN1
i_S[1] => A1[4].IN1
i_S[1] => A0[4].IN1
i_S[1] => A1[3].IN1
i_S[1] => A0[3].IN1
i_S[1] => A1[2].IN1
i_S[1] => A0[2].IN1
i_S[1] => A1[1].IN1
i_S[1] => A0[1].IN1
i_S[1] => A1[0].IN1
i_S[1] => A0[0].IN1
i_I0[0] => A0.IN1
i_I0[1] => A0.IN1
i_I0[2] => A0.IN1
i_I0[3] => A0.IN1
i_I0[4] => A0.IN1
i_I0[5] => A0.IN1
i_I0[6] => A0.IN1
i_I0[7] => A0.IN1
i_I1[0] => A1.IN1
i_I1[1] => A1.IN1
i_I1[2] => A1.IN1
i_I1[3] => A1.IN1
i_I1[4] => A1.IN1
i_I1[5] => A1.IN1
i_I1[6] => A1.IN1
i_I1[7] => A1.IN1
i_I2[0] => A2.IN1
i_I2[1] => A2.IN1
i_I2[2] => A2.IN1
i_I2[3] => A2.IN1
i_I2[4] => A2.IN1
i_I2[5] => A2.IN1
i_I2[6] => A2.IN1
i_I2[7] => A2.IN1
i_I3[0] => A3.IN1
i_I3[1] => A3.IN1
i_I3[2] => A3.IN1
i_I3[3] => A3.IN1
i_I3[4] => A3.IN1
i_I3[5] => A3.IN1
i_I3[6] => A3.IN1
i_I3[7] => A3.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|mux4to1:MuxB
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[1] => A3[7].IN1
i_S[1] => A2[7].IN1
i_S[1] => A3[6].IN1
i_S[1] => A2[6].IN1
i_S[1] => A3[5].IN1
i_S[1] => A2[5].IN1
i_S[1] => A3[4].IN1
i_S[1] => A2[4].IN1
i_S[1] => A3[3].IN1
i_S[1] => A2[3].IN1
i_S[1] => A3[2].IN1
i_S[1] => A2[2].IN1
i_S[1] => A3[1].IN1
i_S[1] => A2[1].IN1
i_S[1] => A3[0].IN1
i_S[1] => A2[0].IN1
i_S[1] => A1[7].IN1
i_S[1] => A0[7].IN1
i_S[1] => A1[6].IN1
i_S[1] => A0[6].IN1
i_S[1] => A1[5].IN1
i_S[1] => A0[5].IN1
i_S[1] => A1[4].IN1
i_S[1] => A0[4].IN1
i_S[1] => A1[3].IN1
i_S[1] => A0[3].IN1
i_S[1] => A1[2].IN1
i_S[1] => A0[2].IN1
i_S[1] => A1[1].IN1
i_S[1] => A0[1].IN1
i_S[1] => A1[0].IN1
i_S[1] => A0[0].IN1
i_I0[0] => A0.IN1
i_I0[1] => A0.IN1
i_I0[2] => A0.IN1
i_I0[3] => A0.IN1
i_I0[4] => A0.IN1
i_I0[5] => A0.IN1
i_I0[6] => A0.IN1
i_I0[7] => A0.IN1
i_I1[0] => A1.IN1
i_I1[1] => A1.IN1
i_I1[2] => A1.IN1
i_I1[3] => A1.IN1
i_I1[4] => A1.IN1
i_I1[5] => A1.IN1
i_I1[6] => A1.IN1
i_I1[7] => A1.IN1
i_I2[0] => A2.IN1
i_I2[1] => A2.IN1
i_I2[2] => A2.IN1
i_I2[3] => A2.IN1
i_I2[4] => A2.IN1
i_I2[5] => A2.IN1
i_I2[6] => A2.IN1
i_I2[7] => A2.IN1
i_I3[0] => A3.IN1
i_I3[1] => A3.IN1
i_I3[2] => A3.IN1
i_I3[3] => A3.IN1
i_I3[4] => A3.IN1
i_I3[5] => A3.IN1
i_I3[6] => A3.IN1
i_I3[7] => A3.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0
i_S[0] => mux8to1:mux.i_S[0]
i_S[1] => mux8to1:mux.i_S[1]
i_S[2] => mux8to1:mux.i_S[2]
i_S[2] => ByteAdder:adder.i_Mode
i_I0[0] => comb.IN0
i_I0[0] => comb.IN0
i_I0[0] => ByteAdder:adder.i_A[0]
i_I0[1] => comb.IN0
i_I0[1] => comb.IN0
i_I0[1] => ByteAdder:adder.i_A[1]
i_I0[2] => comb.IN0
i_I0[2] => comb.IN0
i_I0[2] => ByteAdder:adder.i_A[2]
i_I0[3] => comb.IN0
i_I0[3] => comb.IN0
i_I0[3] => ByteAdder:adder.i_A[3]
i_I0[4] => comb.IN0
i_I0[4] => comb.IN0
i_I0[4] => ByteAdder:adder.i_A[4]
i_I0[5] => comb.IN0
i_I0[5] => comb.IN0
i_I0[5] => ByteAdder:adder.i_A[5]
i_I0[6] => comb.IN0
i_I0[6] => comb.IN0
i_I0[6] => ByteAdder:adder.i_A[6]
i_I0[7] => comb.IN0
i_I0[7] => comb.IN0
i_I0[7] => ByteAdder:adder.i_A[7]
i_I1[0] => comb.IN1
i_I1[0] => comb.IN1
i_I1[0] => ByteAdder:adder.i_B[0]
i_I1[1] => comb.IN1
i_I1[1] => comb.IN1
i_I1[1] => ByteAdder:adder.i_B[1]
i_I1[2] => comb.IN1
i_I1[2] => comb.IN1
i_I1[2] => ByteAdder:adder.i_B[2]
i_I1[3] => comb.IN1
i_I1[3] => comb.IN1
i_I1[3] => ByteAdder:adder.i_B[3]
i_I1[4] => comb.IN1
i_I1[4] => comb.IN1
i_I1[4] => ByteAdder:adder.i_B[4]
i_I1[5] => comb.IN1
i_I1[5] => comb.IN1
i_I1[5] => ByteAdder:adder.i_B[5]
i_I1[6] => comb.IN1
i_I1[6] => comb.IN1
i_I1[6] => ByteAdder:adder.i_B[6]
i_I1[7] => comb.IN1
i_I1[7] => comb.IN1
i_I1[7] => ByteAdder:adder.i_B[7]
o_Zero <= o_Zero.DB_MAX_OUTPUT_PORT_TYPE
o_Overflow <= ByteAdder:adder.o_Carry
o_O[0] <= mux8to1:mux.o_O[0]
o_O[1] <= mux8to1:mux.o_O[1]
o_O[2] <= mux8to1:mux.o_O[2]
o_O[3] <= mux8to1:mux.o_O[3]
o_O[4] <= mux8to1:mux.o_O[4]
o_O[5] <= mux8to1:mux.o_O[5]
o_O[6] <= mux8to1:mux.o_O[6]
o_O[7] <= mux8to1:mux.o_O[7]


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|mux8to1:mux
i_S[0] => mux4to1:mux1.i_S[0]
i_S[0] => mux4to1:mux0.i_S[0]
i_S[1] => mux4to1:mux1.i_S[1]
i_S[1] => mux4to1:mux0.i_S[1]
i_S[2] => mux2to1:mux.i_S
i_I0[0] => mux4to1:mux0.i_I0[0]
i_I0[1] => mux4to1:mux0.i_I0[1]
i_I0[2] => mux4to1:mux0.i_I0[2]
i_I0[3] => mux4to1:mux0.i_I0[3]
i_I0[4] => mux4to1:mux0.i_I0[4]
i_I0[5] => mux4to1:mux0.i_I0[5]
i_I0[6] => mux4to1:mux0.i_I0[6]
i_I0[7] => mux4to1:mux0.i_I0[7]
i_I1[0] => mux4to1:mux0.i_I1[0]
i_I1[1] => mux4to1:mux0.i_I1[1]
i_I1[2] => mux4to1:mux0.i_I1[2]
i_I1[3] => mux4to1:mux0.i_I1[3]
i_I1[4] => mux4to1:mux0.i_I1[4]
i_I1[5] => mux4to1:mux0.i_I1[5]
i_I1[6] => mux4to1:mux0.i_I1[6]
i_I1[7] => mux4to1:mux0.i_I1[7]
i_I2[0] => mux4to1:mux0.i_I2[0]
i_I2[1] => mux4to1:mux0.i_I2[1]
i_I2[2] => mux4to1:mux0.i_I2[2]
i_I2[3] => mux4to1:mux0.i_I2[3]
i_I2[4] => mux4to1:mux0.i_I2[4]
i_I2[5] => mux4to1:mux0.i_I2[5]
i_I2[6] => mux4to1:mux0.i_I2[6]
i_I2[7] => mux4to1:mux0.i_I2[7]
i_I3[0] => mux4to1:mux0.i_I3[0]
i_I3[1] => mux4to1:mux0.i_I3[1]
i_I3[2] => mux4to1:mux0.i_I3[2]
i_I3[3] => mux4to1:mux0.i_I3[3]
i_I3[4] => mux4to1:mux0.i_I3[4]
i_I3[5] => mux4to1:mux0.i_I3[5]
i_I3[6] => mux4to1:mux0.i_I3[6]
i_I3[7] => mux4to1:mux0.i_I3[7]
i_I4[0] => mux4to1:mux1.i_I0[0]
i_I4[1] => mux4to1:mux1.i_I0[1]
i_I4[2] => mux4to1:mux1.i_I0[2]
i_I4[3] => mux4to1:mux1.i_I0[3]
i_I4[4] => mux4to1:mux1.i_I0[4]
i_I4[5] => mux4to1:mux1.i_I0[5]
i_I4[6] => mux4to1:mux1.i_I0[6]
i_I4[7] => mux4to1:mux1.i_I0[7]
i_I5[0] => mux4to1:mux1.i_I1[0]
i_I5[1] => mux4to1:mux1.i_I1[1]
i_I5[2] => mux4to1:mux1.i_I1[2]
i_I5[3] => mux4to1:mux1.i_I1[3]
i_I5[4] => mux4to1:mux1.i_I1[4]
i_I5[5] => mux4to1:mux1.i_I1[5]
i_I5[6] => mux4to1:mux1.i_I1[6]
i_I5[7] => mux4to1:mux1.i_I1[7]
i_I6[0] => mux4to1:mux1.i_I2[0]
i_I6[1] => mux4to1:mux1.i_I2[1]
i_I6[2] => mux4to1:mux1.i_I2[2]
i_I6[3] => mux4to1:mux1.i_I2[3]
i_I6[4] => mux4to1:mux1.i_I2[4]
i_I6[5] => mux4to1:mux1.i_I2[5]
i_I6[6] => mux4to1:mux1.i_I2[6]
i_I6[7] => mux4to1:mux1.i_I2[7]
i_I7[0] => mux4to1:mux1.i_I3[0]
i_I7[1] => mux4to1:mux1.i_I3[1]
i_I7[2] => mux4to1:mux1.i_I3[2]
i_I7[3] => mux4to1:mux1.i_I3[3]
i_I7[4] => mux4to1:mux1.i_I3[4]
i_I7[5] => mux4to1:mux1.i_I3[5]
i_I7[6] => mux4to1:mux1.i_I3[6]
i_I7[7] => mux4to1:mux1.i_I3[7]
o_O[0] <= mux2to1:mux.o_O[0]
o_O[1] <= mux2to1:mux.o_O[1]
o_O[2] <= mux2to1:mux.o_O[2]
o_O[3] <= mux2to1:mux.o_O[3]
o_O[4] <= mux2to1:mux.o_O[4]
o_O[5] <= mux2to1:mux.o_O[5]
o_O[6] <= mux2to1:mux.o_O[6]
o_O[7] <= mux2to1:mux.o_O[7]


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|mux8to1:mux|mux4to1:mux1
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[1] => A3[7].IN1
i_S[1] => A2[7].IN1
i_S[1] => A3[6].IN1
i_S[1] => A2[6].IN1
i_S[1] => A3[5].IN1
i_S[1] => A2[5].IN1
i_S[1] => A3[4].IN1
i_S[1] => A2[4].IN1
i_S[1] => A3[3].IN1
i_S[1] => A2[3].IN1
i_S[1] => A3[2].IN1
i_S[1] => A2[2].IN1
i_S[1] => A3[1].IN1
i_S[1] => A2[1].IN1
i_S[1] => A3[0].IN1
i_S[1] => A2[0].IN1
i_S[1] => A1[7].IN1
i_S[1] => A0[7].IN1
i_S[1] => A1[6].IN1
i_S[1] => A0[6].IN1
i_S[1] => A1[5].IN1
i_S[1] => A0[5].IN1
i_S[1] => A1[4].IN1
i_S[1] => A0[4].IN1
i_S[1] => A1[3].IN1
i_S[1] => A0[3].IN1
i_S[1] => A1[2].IN1
i_S[1] => A0[2].IN1
i_S[1] => A1[1].IN1
i_S[1] => A0[1].IN1
i_S[1] => A1[0].IN1
i_S[1] => A0[0].IN1
i_I0[0] => A0.IN1
i_I0[1] => A0.IN1
i_I0[2] => A0.IN1
i_I0[3] => A0.IN1
i_I0[4] => A0.IN1
i_I0[5] => A0.IN1
i_I0[6] => A0.IN1
i_I0[7] => A0.IN1
i_I1[0] => A1.IN1
i_I1[1] => A1.IN1
i_I1[2] => A1.IN1
i_I1[3] => A1.IN1
i_I1[4] => A1.IN1
i_I1[5] => A1.IN1
i_I1[6] => A1.IN1
i_I1[7] => A1.IN1
i_I2[0] => A2.IN1
i_I2[1] => A2.IN1
i_I2[2] => A2.IN1
i_I2[3] => A2.IN1
i_I2[4] => A2.IN1
i_I2[5] => A2.IN1
i_I2[6] => A2.IN1
i_I2[7] => A2.IN1
i_I3[0] => A3.IN1
i_I3[1] => A3.IN1
i_I3[2] => A3.IN1
i_I3[3] => A3.IN1
i_I3[4] => A3.IN1
i_I3[5] => A3.IN1
i_I3[6] => A3.IN1
i_I3[7] => A3.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|mux8to1:mux|mux4to1:mux0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A3.IN0
i_S[0] => A1.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[0] => A2.IN0
i_S[0] => A0.IN0
i_S[1] => A3[7].IN1
i_S[1] => A2[7].IN1
i_S[1] => A3[6].IN1
i_S[1] => A2[6].IN1
i_S[1] => A3[5].IN1
i_S[1] => A2[5].IN1
i_S[1] => A3[4].IN1
i_S[1] => A2[4].IN1
i_S[1] => A3[3].IN1
i_S[1] => A2[3].IN1
i_S[1] => A3[2].IN1
i_S[1] => A2[2].IN1
i_S[1] => A3[1].IN1
i_S[1] => A2[1].IN1
i_S[1] => A3[0].IN1
i_S[1] => A2[0].IN1
i_S[1] => A1[7].IN1
i_S[1] => A0[7].IN1
i_S[1] => A1[6].IN1
i_S[1] => A0[6].IN1
i_S[1] => A1[5].IN1
i_S[1] => A0[5].IN1
i_S[1] => A1[4].IN1
i_S[1] => A0[4].IN1
i_S[1] => A1[3].IN1
i_S[1] => A0[3].IN1
i_S[1] => A1[2].IN1
i_S[1] => A0[2].IN1
i_S[1] => A1[1].IN1
i_S[1] => A0[1].IN1
i_S[1] => A1[0].IN1
i_S[1] => A0[0].IN1
i_I0[0] => A0.IN1
i_I0[1] => A0.IN1
i_I0[2] => A0.IN1
i_I0[3] => A0.IN1
i_I0[4] => A0.IN1
i_I0[5] => A0.IN1
i_I0[6] => A0.IN1
i_I0[7] => A0.IN1
i_I1[0] => A1.IN1
i_I1[1] => A1.IN1
i_I1[2] => A1.IN1
i_I1[3] => A1.IN1
i_I1[4] => A1.IN1
i_I1[5] => A1.IN1
i_I1[6] => A1.IN1
i_I1[7] => A1.IN1
i_I2[0] => A2.IN1
i_I2[1] => A2.IN1
i_I2[2] => A2.IN1
i_I2[3] => A2.IN1
i_I2[4] => A2.IN1
i_I2[5] => A2.IN1
i_I2[6] => A2.IN1
i_I2[7] => A2.IN1
i_I3[0] => A3.IN1
i_I3[1] => A3.IN1
i_I3[2] => A3.IN1
i_I3[3] => A3.IN1
i_I3[4] => A3.IN1
i_I3[5] => A3.IN1
i_I3[6] => A3.IN1
i_I3[7] => A3.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|mux8to1:mux|mux2to1:mux
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_a[0] => o_O.IN1
i_a[1] => o_O.IN1
i_a[2] => o_O.IN1
i_a[3] => o_O.IN1
i_a[4] => o_O.IN1
i_a[5] => o_O.IN1
i_a[6] => o_O.IN1
i_a[7] => o_O.IN1
i_b[0] => o_O.IN1
i_b[1] => o_O.IN1
i_b[2] => o_O.IN1
i_b[3] => o_O.IN1
i_b[4] => o_O.IN1
i_b[5] => o_O.IN1
i_b[6] => o_O.IN1
i_b[7] => o_O.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|ByteAdder:adder
i_A[0] => oneBitAdder:loop1:0:FA.i_Ai
i_A[1] => oneBitAdder:loop1:1:FA.i_Ai
i_A[2] => oneBitAdder:loop1:2:FA.i_Ai
i_A[3] => oneBitAdder:loop1:3:FA.i_Ai
i_A[4] => oneBitAdder:loop1:4:FA.i_Ai
i_A[5] => oneBitAdder:loop1:5:FA.i_Ai
i_A[6] => oneBitAdder:loop1:6:FA.i_Ai
i_A[7] => oneBitAdder:loop1:7:FA.i_Ai
i_B[0] => loop1.IN0
i_B[1] => loop1.IN0
i_B[2] => loop1.IN0
i_B[3] => loop1.IN0
i_B[4] => loop1.IN0
i_B[5] => loop1.IN0
i_B[6] => loop1.IN0
i_B[7] => loop1.IN0
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => loop1.IN1
i_Mode => oneBitAdder:loop1:0:FA.i_CarryIn
o_Out[0] <= oneBitAdder:loop1:0:FA.o_Sum
o_Out[1] <= oneBitAdder:loop1:1:FA.o_Sum
o_Out[2] <= oneBitAdder:loop1:2:FA.o_Sum
o_Out[3] <= oneBitAdder:loop1:3:FA.o_Sum
o_Out[4] <= oneBitAdder:loop1:4:FA.o_Sum
o_Out[5] <= oneBitAdder:loop1:5:FA.o_Sum
o_Out[6] <= oneBitAdder:loop1:6:FA.o_Sum
o_Out[7] <= oneBitAdder:loop1:7:FA.o_Sum
o_Carry <= oneBitAdder:loop1:7:FA.o_CarryOut


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|ByteAdder:adder|oneBitAdder:\loop1:7:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|ByteAdder:adder|oneBitAdder:\loop1:6:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|ByteAdder:adder|oneBitAdder:\loop1:5:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|ByteAdder:adder|oneBitAdder:\loop1:4:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|ByteAdder:adder|oneBitAdder:\loop1:3:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|ByteAdder:adder|oneBitAdder:\loop1:2:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|ByteAdder:adder|oneBitAdder:\loop1:1:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUc:ALUc0|ByteAdder:adder|oneBitAdder:\loop1:0:FA
i_CarryIn => int_CarryOut3.IN0
i_CarryIn => int_CarryOut1.IN0
i_Ai => int_CarryOut3.IN1
i_Ai => int_CarryOut1.IN1
i_Bi => int_CarryOut2.IN1
i_Bi => o_Sum.IN1
o_Sum <= o_Sum.DB_MAX_OUTPUT_PORT_TYPE
o_CarryOut <= o_CarryOut.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ALUControl:ALUControl0
ALUOp[0] => Control.IN1
ALUOp[1] => Control.IN0
ALUOp[1] => Control.IN0
ALUOp[1] => Control.IN0
ALUOp[1] => Control.IN0
FuncCode[0] => Control.IN1
FuncCode[1] => Control.IN1
FuncCode[2] => Control.IN1
FuncCode[2] => Control.IN1
FuncCode[3] => Control.IN1
FuncCode[4] => ~NO_FANOUT~
FuncCode[5] => ~NO_FANOUT~
Control[0] <= Control.DB_MAX_OUTPUT_PORT_TYPE
Control[1] <= Control.DB_MAX_OUTPUT_PORT_TYPE
Control[2] <= Control.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|mux2to1:DstRegMux
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_a[0] => o_O.IN1
i_a[1] => o_O.IN1
i_a[2] => o_O.IN1
i_a[3] => o_O.IN1
i_a[4] => o_O.IN1
i_b[0] => o_O.IN1
i_b[1] => o_O.IN1
i_b[2] => o_O.IN1
i_b[3] => o_O.IN1
i_b[4] => o_O.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|ForwardingUnit:ForwardingUnit0
i_ExMemRegWrite => int_caseA.IN1
i_MemWbRegWrite => int_caseC.IN1
i_ExMemRegisterRd[0] => int_condFirst.IN0
i_ExMemRegisterRd[0] => int_caseA.IN1
i_ExMemRegisterRd[0] => int_condSecond.IN0
i_ExMemRegisterRd[1] => int_condFirst.IN0
i_ExMemRegisterRd[1] => int_caseA.IN1
i_ExMemRegisterRd[1] => int_condSecond.IN0
i_ExMemRegisterRd[2] => int_condFirst.IN0
i_ExMemRegisterRd[2] => int_caseA.IN1
i_ExMemRegisterRd[2] => int_condSecond.IN0
i_ExMemRegisterRd[3] => int_condFirst.IN0
i_ExMemRegisterRd[3] => int_caseA.IN0
i_ExMemRegisterRd[3] => int_condSecond.IN0
i_ExMemRegisterRd[4] => int_condFirst.IN0
i_ExMemRegisterRd[4] => int_caseA.IN1
i_ExMemRegisterRd[4] => int_condSecond.IN0
i_MemWbRegisterRd[0] => int_condThird.IN0
i_MemWbRegisterRd[0] => int_caseC.IN1
i_MemWbRegisterRd[0] => int_condForth.IN0
i_MemWbRegisterRd[1] => int_condThird.IN0
i_MemWbRegisterRd[1] => int_caseC.IN1
i_MemWbRegisterRd[1] => int_condForth.IN0
i_MemWbRegisterRd[2] => int_condThird.IN0
i_MemWbRegisterRd[2] => int_caseC.IN1
i_MemWbRegisterRd[2] => int_condForth.IN0
i_MemWbRegisterRd[3] => int_condThird.IN0
i_MemWbRegisterRd[3] => int_caseC.IN0
i_MemWbRegisterRd[3] => int_condForth.IN0
i_MemWbRegisterRd[4] => int_condThird.IN0
i_MemWbRegisterRd[4] => int_caseC.IN1
i_MemWbRegisterRd[4] => int_condForth.IN0
i_IdExRegisterRs[0] => int_condFirst.IN1
i_IdExRegisterRs[0] => int_condThird.IN1
i_IdExRegisterRs[1] => int_condFirst.IN1
i_IdExRegisterRs[1] => int_condThird.IN1
i_IdExRegisterRs[2] => int_condFirst.IN1
i_IdExRegisterRs[2] => int_condThird.IN1
i_IdExRegisterRs[3] => int_condFirst.IN1
i_IdExRegisterRs[3] => int_condThird.IN1
i_IdExRegisterRs[4] => int_condFirst.IN1
i_IdExRegisterRs[4] => int_condThird.IN1
i_IdExRegisterRt[0] => int_condSecond.IN1
i_IdExRegisterRt[0] => int_condForth.IN1
i_IdExRegisterRt[1] => int_condSecond.IN1
i_IdExRegisterRt[1] => int_condForth.IN1
i_IdExRegisterRt[2] => int_condSecond.IN1
i_IdExRegisterRt[2] => int_condForth.IN1
i_IdExRegisterRt[3] => int_condSecond.IN1
i_IdExRegisterRt[3] => int_condForth.IN1
i_IdExRegisterRt[4] => int_condSecond.IN1
i_IdExRegisterRt[4] => int_condForth.IN1
o_FowardA[0] <= o_FowardA.DB_MAX_OUTPUT_PORT_TYPE
o_FowardA[1] <= o_FowardA.DB_MAX_OUTPUT_PORT_TYPE
o_FowardB[0] <= o_FowardB.DB_MAX_OUTPUT_PORT_TYPE
o_FowardB[1] <= o_FowardB.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg
i_resetBar => enARdFF_2:loop1:16:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:15:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:14:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:13:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:12:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:11:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:10:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:9:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:8:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:7:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:6:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:5:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:4:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:3:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:2:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:1:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:0:ff.i_resetBar
i_load => enARdFF_2:loop1:16:ff.i_enable
i_load => enARdFF_2:loop1:15:ff.i_enable
i_load => enARdFF_2:loop1:14:ff.i_enable
i_load => enARdFF_2:loop1:13:ff.i_enable
i_load => enARdFF_2:loop1:12:ff.i_enable
i_load => enARdFF_2:loop1:11:ff.i_enable
i_load => enARdFF_2:loop1:10:ff.i_enable
i_load => enARdFF_2:loop1:9:ff.i_enable
i_load => enARdFF_2:loop1:8:ff.i_enable
i_load => enARdFF_2:loop1:7:ff.i_enable
i_load => enARdFF_2:loop1:6:ff.i_enable
i_load => enARdFF_2:loop1:5:ff.i_enable
i_load => enARdFF_2:loop1:4:ff.i_enable
i_load => enARdFF_2:loop1:3:ff.i_enable
i_load => enARdFF_2:loop1:2:ff.i_enable
i_load => enARdFF_2:loop1:1:ff.i_enable
i_load => enARdFF_2:loop1:0:ff.i_enable
i_clock => enARdFF_2:loop1:16:ff.i_clock
i_clock => enARdFF_2:loop1:15:ff.i_clock
i_clock => enARdFF_2:loop1:14:ff.i_clock
i_clock => enARdFF_2:loop1:13:ff.i_clock
i_clock => enARdFF_2:loop1:12:ff.i_clock
i_clock => enARdFF_2:loop1:11:ff.i_clock
i_clock => enARdFF_2:loop1:10:ff.i_clock
i_clock => enARdFF_2:loop1:9:ff.i_clock
i_clock => enARdFF_2:loop1:8:ff.i_clock
i_clock => enARdFF_2:loop1:7:ff.i_clock
i_clock => enARdFF_2:loop1:6:ff.i_clock
i_clock => enARdFF_2:loop1:5:ff.i_clock
i_clock => enARdFF_2:loop1:4:ff.i_clock
i_clock => enARdFF_2:loop1:3:ff.i_clock
i_clock => enARdFF_2:loop1:2:ff.i_clock
i_clock => enARdFF_2:loop1:1:ff.i_clock
i_clock => enARdFF_2:loop1:0:ff.i_clock
i_Value[0] => enARdFF_2:loop1:0:ff.i_d
i_Value[1] => enARdFF_2:loop1:1:ff.i_d
i_Value[2] => enARdFF_2:loop1:2:ff.i_d
i_Value[3] => enARdFF_2:loop1:3:ff.i_d
i_Value[4] => enARdFF_2:loop1:4:ff.i_d
i_Value[5] => enARdFF_2:loop1:5:ff.i_d
i_Value[6] => enARdFF_2:loop1:6:ff.i_d
i_Value[7] => enARdFF_2:loop1:7:ff.i_d
i_Value[8] => enARdFF_2:loop1:8:ff.i_d
i_Value[9] => enARdFF_2:loop1:9:ff.i_d
i_Value[10] => enARdFF_2:loop1:10:ff.i_d
i_Value[11] => enARdFF_2:loop1:11:ff.i_d
i_Value[12] => enARdFF_2:loop1:12:ff.i_d
i_Value[13] => enARdFF_2:loop1:13:ff.i_d
i_Value[14] => enARdFF_2:loop1:14:ff.i_d
i_Value[15] => enARdFF_2:loop1:15:ff.i_d
i_Value[16] => enARdFF_2:loop1:16:ff.i_d
o_Value[0] <= enARdFF_2:loop1:0:ff.o_q
o_Value[1] <= enARdFF_2:loop1:1:ff.o_q
o_Value[2] <= enARdFF_2:loop1:2:ff.o_q
o_Value[3] <= enARdFF_2:loop1:3:ff.o_q
o_Value[4] <= enARdFF_2:loop1:4:ff.o_q
o_Value[5] <= enARdFF_2:loop1:5:ff.o_q
o_Value[6] <= enARdFF_2:loop1:6:ff.o_q
o_Value[7] <= enARdFF_2:loop1:7:ff.o_q
o_Value[8] <= enARdFF_2:loop1:8:ff.o_q
o_Value[9] <= enARdFF_2:loop1:9:ff.o_q
o_Value[10] <= enARdFF_2:loop1:10:ff.o_q
o_Value[11] <= enARdFF_2:loop1:11:ff.o_q
o_Value[12] <= enARdFF_2:loop1:12:ff.o_q
o_Value[13] <= enARdFF_2:loop1:13:ff.o_q
o_Value[14] <= enARdFF_2:loop1:14:ff.o_q
o_Value[15] <= enARdFF_2:loop1:15:ff.o_q
o_Value[16] <= enARdFF_2:loop1:16:ff.o_q


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:16:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:15:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:14:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:13:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:12:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:11:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:10:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:9:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:8:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:7:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:6:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:5:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:4:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:3:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:2:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:1:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:ExMemPipeReg|enARdFF_2:\loop1:0:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|DataRam:DataRam0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|3156lab3|datapathPipeline:inst|DataRam:DataRam0|altsyncram:altsyncram_component
wren_a => altsyncram_cth1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cth1:auto_generated.data_a[0]
data_a[1] => altsyncram_cth1:auto_generated.data_a[1]
data_a[2] => altsyncram_cth1:auto_generated.data_a[2]
data_a[3] => altsyncram_cth1:auto_generated.data_a[3]
data_a[4] => altsyncram_cth1:auto_generated.data_a[4]
data_a[5] => altsyncram_cth1:auto_generated.data_a[5]
data_a[6] => altsyncram_cth1:auto_generated.data_a[6]
data_a[7] => altsyncram_cth1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_cth1:auto_generated.address_a[0]
address_a[1] => altsyncram_cth1:auto_generated.address_a[1]
address_a[2] => altsyncram_cth1:auto_generated.address_a[2]
address_a[3] => altsyncram_cth1:auto_generated.address_a[3]
address_a[4] => altsyncram_cth1:auto_generated.address_a[4]
address_a[5] => altsyncram_cth1:auto_generated.address_a[5]
address_a[6] => altsyncram_cth1:auto_generated.address_a[6]
address_a[7] => altsyncram_cth1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cth1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_cth1:auto_generated.q_a[0]
q_a[1] <= altsyncram_cth1:auto_generated.q_a[1]
q_a[2] <= altsyncram_cth1:auto_generated.q_a[2]
q_a[3] <= altsyncram_cth1:auto_generated.q_a[3]
q_a[4] <= altsyncram_cth1:auto_generated.q_a[4]
q_a[5] <= altsyncram_cth1:auto_generated.q_a[5]
q_a[6] <= altsyncram_cth1:auto_generated.q_a[6]
q_a[7] <= altsyncram_cth1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|3156lab3|datapathPipeline:inst|DataRam:DataRam0|altsyncram:altsyncram_component|altsyncram_cth1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg
i_resetBar => enARdFF_2:loop1:22:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:21:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:20:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:19:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:18:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:17:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:16:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:15:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:14:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:13:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:12:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:11:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:10:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:9:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:8:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:7:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:6:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:5:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:4:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:3:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:2:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:1:ff.i_resetBar
i_resetBar => enARdFF_2:loop1:0:ff.i_resetBar
i_load => enARdFF_2:loop1:22:ff.i_enable
i_load => enARdFF_2:loop1:21:ff.i_enable
i_load => enARdFF_2:loop1:20:ff.i_enable
i_load => enARdFF_2:loop1:19:ff.i_enable
i_load => enARdFF_2:loop1:18:ff.i_enable
i_load => enARdFF_2:loop1:17:ff.i_enable
i_load => enARdFF_2:loop1:16:ff.i_enable
i_load => enARdFF_2:loop1:15:ff.i_enable
i_load => enARdFF_2:loop1:14:ff.i_enable
i_load => enARdFF_2:loop1:13:ff.i_enable
i_load => enARdFF_2:loop1:12:ff.i_enable
i_load => enARdFF_2:loop1:11:ff.i_enable
i_load => enARdFF_2:loop1:10:ff.i_enable
i_load => enARdFF_2:loop1:9:ff.i_enable
i_load => enARdFF_2:loop1:8:ff.i_enable
i_load => enARdFF_2:loop1:7:ff.i_enable
i_load => enARdFF_2:loop1:6:ff.i_enable
i_load => enARdFF_2:loop1:5:ff.i_enable
i_load => enARdFF_2:loop1:4:ff.i_enable
i_load => enARdFF_2:loop1:3:ff.i_enable
i_load => enARdFF_2:loop1:2:ff.i_enable
i_load => enARdFF_2:loop1:1:ff.i_enable
i_load => enARdFF_2:loop1:0:ff.i_enable
i_clock => enARdFF_2:loop1:22:ff.i_clock
i_clock => enARdFF_2:loop1:21:ff.i_clock
i_clock => enARdFF_2:loop1:20:ff.i_clock
i_clock => enARdFF_2:loop1:19:ff.i_clock
i_clock => enARdFF_2:loop1:18:ff.i_clock
i_clock => enARdFF_2:loop1:17:ff.i_clock
i_clock => enARdFF_2:loop1:16:ff.i_clock
i_clock => enARdFF_2:loop1:15:ff.i_clock
i_clock => enARdFF_2:loop1:14:ff.i_clock
i_clock => enARdFF_2:loop1:13:ff.i_clock
i_clock => enARdFF_2:loop1:12:ff.i_clock
i_clock => enARdFF_2:loop1:11:ff.i_clock
i_clock => enARdFF_2:loop1:10:ff.i_clock
i_clock => enARdFF_2:loop1:9:ff.i_clock
i_clock => enARdFF_2:loop1:8:ff.i_clock
i_clock => enARdFF_2:loop1:7:ff.i_clock
i_clock => enARdFF_2:loop1:6:ff.i_clock
i_clock => enARdFF_2:loop1:5:ff.i_clock
i_clock => enARdFF_2:loop1:4:ff.i_clock
i_clock => enARdFF_2:loop1:3:ff.i_clock
i_clock => enARdFF_2:loop1:2:ff.i_clock
i_clock => enARdFF_2:loop1:1:ff.i_clock
i_clock => enARdFF_2:loop1:0:ff.i_clock
i_Value[0] => enARdFF_2:loop1:0:ff.i_d
i_Value[1] => enARdFF_2:loop1:1:ff.i_d
i_Value[2] => enARdFF_2:loop1:2:ff.i_d
i_Value[3] => enARdFF_2:loop1:3:ff.i_d
i_Value[4] => enARdFF_2:loop1:4:ff.i_d
i_Value[5] => enARdFF_2:loop1:5:ff.i_d
i_Value[6] => enARdFF_2:loop1:6:ff.i_d
i_Value[7] => enARdFF_2:loop1:7:ff.i_d
i_Value[8] => enARdFF_2:loop1:8:ff.i_d
i_Value[9] => enARdFF_2:loop1:9:ff.i_d
i_Value[10] => enARdFF_2:loop1:10:ff.i_d
i_Value[11] => enARdFF_2:loop1:11:ff.i_d
i_Value[12] => enARdFF_2:loop1:12:ff.i_d
i_Value[13] => enARdFF_2:loop1:13:ff.i_d
i_Value[14] => enARdFF_2:loop1:14:ff.i_d
i_Value[15] => enARdFF_2:loop1:15:ff.i_d
i_Value[16] => enARdFF_2:loop1:16:ff.i_d
i_Value[17] => enARdFF_2:loop1:17:ff.i_d
i_Value[18] => enARdFF_2:loop1:18:ff.i_d
i_Value[19] => enARdFF_2:loop1:19:ff.i_d
i_Value[20] => enARdFF_2:loop1:20:ff.i_d
i_Value[21] => enARdFF_2:loop1:21:ff.i_d
i_Value[22] => enARdFF_2:loop1:22:ff.i_d
o_Value[0] <= enARdFF_2:loop1:0:ff.o_q
o_Value[1] <= enARdFF_2:loop1:1:ff.o_q
o_Value[2] <= enARdFF_2:loop1:2:ff.o_q
o_Value[3] <= enARdFF_2:loop1:3:ff.o_q
o_Value[4] <= enARdFF_2:loop1:4:ff.o_q
o_Value[5] <= enARdFF_2:loop1:5:ff.o_q
o_Value[6] <= enARdFF_2:loop1:6:ff.o_q
o_Value[7] <= enARdFF_2:loop1:7:ff.o_q
o_Value[8] <= enARdFF_2:loop1:8:ff.o_q
o_Value[9] <= enARdFF_2:loop1:9:ff.o_q
o_Value[10] <= enARdFF_2:loop1:10:ff.o_q
o_Value[11] <= enARdFF_2:loop1:11:ff.o_q
o_Value[12] <= enARdFF_2:loop1:12:ff.o_q
o_Value[13] <= enARdFF_2:loop1:13:ff.o_q
o_Value[14] <= enARdFF_2:loop1:14:ff.o_q
o_Value[15] <= enARdFF_2:loop1:15:ff.o_q
o_Value[16] <= enARdFF_2:loop1:16:ff.o_q
o_Value[17] <= enARdFF_2:loop1:17:ff.o_q
o_Value[18] <= enARdFF_2:loop1:18:ff.o_q
o_Value[19] <= enARdFF_2:loop1:19:ff.o_q
o_Value[20] <= enARdFF_2:loop1:20:ff.o_q
o_Value[21] <= enARdFF_2:loop1:21:ff.o_q
o_Value[22] <= enARdFF_2:loop1:22:ff.o_q


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:22:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:21:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:20:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:19:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:18:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:17:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:16:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:15:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:14:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:13:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:12:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:11:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:10:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:9:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:8:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:7:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:6:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:5:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:4:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:3:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:2:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:1:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|AnyBitsRegister:MemWbPipeReg|enARdFF_2:\loop1:0:ff
i_resetBar => int_q.ACLR
i_d => int_q.DATAIN
i_enable => int_q.ENA
i_clock => int_q.CLK
o_q <= int_q.DB_MAX_OUTPUT_PORT_TYPE
o_qBar <= int_q.DB_MAX_OUTPUT_PORT_TYPE


|3156lab3|datapathPipeline:inst|mux2to1:WBMux
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_S => o_O.IN0
i_a[0] => o_O.IN1
i_a[1] => o_O.IN1
i_a[2] => o_O.IN1
i_a[3] => o_O.IN1
i_a[4] => o_O.IN1
i_a[5] => o_O.IN1
i_a[6] => o_O.IN1
i_a[7] => o_O.IN1
i_b[0] => o_O.IN1
i_b[1] => o_O.IN1
i_b[2] => o_O.IN1
i_b[3] => o_O.IN1
i_b[4] => o_O.IN1
i_b[5] => o_O.IN1
i_b[6] => o_O.IN1
i_b[7] => o_O.IN1
o_O[0] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[1] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[2] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[3] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[4] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[5] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[6] <= o_O.DB_MAX_OUTPUT_PORT_TYPE
o_O[7] <= o_O.DB_MAX_OUTPUT_PORT_TYPE


