{
  "general": {
    "spd_revision": "1.1",
    "memory_type": "DDR3 SDRAM",
    "module_type": "UDIMM",
    "byte0_info": "CRC Coverage: 0..116; Total Size: 256 bytes; Bytes Used: 176",
    "voltages_supported": [
      "1.5V"
    ]
  },
  "module_size_GiB": 4.0,
  "module_size_str": "4.0 GiB",
  "chip_size_str": "4Gb",
  "ranks": 1,
  "sdram_device_width": 8,
  "total_chips": 8,
  "total_chips_str": "8",
  "data_width_bits": 64,
  "ecc_bits": 0,
  "bank_address_bits": 8,
  "row_address_bits": 16,
  "col_address_bits": 10,
  "addressing_module_size_GiB": 4.0,
  "sdram_features": {
    "dll_off_support": true,
    "rzq_7_support": true,
    "rzq_6_support": true,
    "pasr_support": false,
    "odts_readout_support": false,
    "asr_support": false,
    "ext_temp_refresh_1x": false,
    "ext_temp_range_support": true,
    "thermal_sensor_present": false
  },
  "timings_ns": {
    "tCKmin": 1.25,
    "tAAmin": 13.125,
    "tRCDmin": 13.125,
    "tRPmin": 13.125,
    "tRASmin": 35.0,
    "tRCmin": 48.125,
    "tRFCmin": 260.0
  },
  "timings_clocks": {
    "CL": 11,
    "tRCD": 11,
    "tRP": 11,
    "tRAS": 28
  },
  "cas_latencies_supported": [
    6,
    7,
    8,
    9,
    10,
    11
  ],
  "max_data_rate_MTps": 1600,
  "jedec_downbins": [
    {
      "speed": "DDR3-800",
      "timings": "6-6-6-14"
    },
    {
      "speed": "DDR3-1066",
      "timings": "7-7-7-19"
    },
    {
      "speed": "DDR3-1333",
      "timings": "9-9-9-24"
    }
  ],
  "jedec_standard_name": "PC3-12800",
  "manufacturing": {
    "module_part_number": "F3-2400C11-4GAB",
    "module_die_revision": 0,
    "module_pcb_revision": 1,
    "manufacturing_location": 0,
    "module_mfg_id": "Unknown (Bank 4, Code 0xCD)",
    "dram_mfg_id": "Unknown (Bank 4, Code 0xCD)",
    "serial_number": "00000000",
    "manufacture_date": "2000-W00"
  },
  "hpt_info": {
    "present": false,
    "code": null
  },
  "mechanical_info": {
    "nominal_height": "29 < height <= 30 mm",
    "max_thickness_front": "1 < thickness <= 2 mm",
    "max_thickness_back": "thickness <= 1 mm",
    "ref_raw_card": "A",
    "ref_raw_card_rev": 1,
    "rank_1_mapping_mirrored": false
  },
  "unbuffered_info": {
    "nominal_height": "29 < height <= 30 mm",
    "max_thickness_front": "1 < thickness <= 2 mm",
    "max_thickness_back": "thickness <= 1 mm",
    "ref_raw_card": "A",
    "ref_raw_card_rev": 1,
    "rank_1_mapping_mirrored": false
  },
  "xmp_header": {
    "xmp_version": "1.3",
    "profile_1_enabled": true,
    "profile_2_enabled": false,
    "profile_1_dimms_per_channel": 2,
    "profile_2_dimms_per_channel": 1,
    "profile_1_mtb_ns": 0.125,
    "profile_2_mtb_ns": 0.125
  },
  "xmp_profiles": [
    {
      "profile": 1,
      "data_rate_MTps": 2286,
      "timings": "10-12-12-29",
      "command_rate_T": 2,
      "voltage_V": 1.65,
      "enabled": true,
      "dimms_per_channel": 2
    }
  ],
  "xmp_profiles_detailed": [
    {
      "profile": 1,
      "enabled": true,
      "dimms_per_channel": 2,
      "xmp_version": "1.3",
      "mtb_ns": 0.125,
      "data_rate_MTps": 2286,
      "voltage_V": 1.65,
      "timings": "10-12-12-29",
      "command_rate_T": 2,
      "cas_latencies_supported": [
        11
      ],
      "timings_ns": {
        "tCKmin": 0.875,
        "tAAmin": 8.75,
        "tCWLmin": 5.75,
        "tRPmin": 10.375,
        "tRCDmin": 10.375,
        "tWRmin": 13.25,
        "tRASmin": 25.375,
        "tRCmin": 36.25,
        "tREFI": 7.875,
        "tRFCmin": 260.0,
        "tRTPmin": 7.5,
        "tRRDmin": 5.0,
        "tFAWmin": 23.0,
        "tWTRmin": 7.5
      },
      "raw": {
        "turnaround_W2R": 0,
        "back_to_back": 0,
        "cmd_rate_mode_raw": 16,
        "asr_perf_raw": 0,
        "vendor_personality": 0
      }
    }
  ],
  "crc_info": {
    "status": "VALID",
    "stored": 46168,
    "computed": 46168,
    "coverage": "0..116",
    "variant": "XMODEM",
    "coverage_match": true
  },
  "undecoded_gaps": [
    [
      33,
      33
    ],
    [
      39,
      59
    ],
    [
      64,
      116
    ],
    [
      150,
      175
    ]
  ]
}