#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: bxy_noinit_ln_32_opt_compute_units.h
#include "bxy_noinit_ln_32_opt_compute_units.h"

struct blurx_blurx_update_0_write0_merged_banks_3_cache {
	// RAM Box: {[0, 1920], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write1_merged_banks_3_cache {
	// RAM Box: {[1, 1921], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write10_merged_banks_3_cache {
	// RAM Box: {[10, 1898], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write11_merged_banks_3_cache {
	// RAM Box: {[11, 1899], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write12_merged_banks_3_cache {
	// RAM Box: {[12, 1900], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write13_merged_banks_3_cache {
	// RAM Box: {[13, 1901], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write14_merged_banks_3_cache {
	// RAM Box: {[14, 1902], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write15_merged_banks_3_cache {
	// RAM Box: {[15, 1903], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write16_merged_banks_3_cache {
	// RAM Box: {[16, 1904], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write17_merged_banks_3_cache {
	// RAM Box: {[17, 1905], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write18_merged_banks_3_cache {
	// RAM Box: {[18, 1906], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write19_merged_banks_3_cache {
	// RAM Box: {[19, 1907], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write2_merged_banks_3_cache {
	// RAM Box: {[2, 1890], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write20_merged_banks_3_cache {
	// RAM Box: {[20, 1908], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write21_merged_banks_3_cache {
	// RAM Box: {[21, 1909], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write22_merged_banks_3_cache {
	// RAM Box: {[22, 1910], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write23_merged_banks_3_cache {
	// RAM Box: {[23, 1911], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write24_merged_banks_3_cache {
	// RAM Box: {[24, 1912], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write25_merged_banks_3_cache {
	// RAM Box: {[25, 1913], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write26_merged_banks_3_cache {
	// RAM Box: {[26, 1914], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write27_merged_banks_3_cache {
	// RAM Box: {[27, 1915], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write28_merged_banks_3_cache {
	// RAM Box: {[28, 1916], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write29_merged_banks_3_cache {
	// RAM Box: {[29, 1917], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write3_merged_banks_3_cache {
	// RAM Box: {[3, 1891], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write30_merged_banks_3_cache {
	// RAM Box: {[30, 1918], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write31_merged_banks_3_cache {
	// RAM Box: {[31, 1919], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write4_merged_banks_3_cache {
	// RAM Box: {[4, 1892], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write5_merged_banks_3_cache {
	// RAM Box: {[5, 1893], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write6_merged_banks_3_cache {
	// RAM Box: {[6, 1894], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write7_merged_banks_3_cache {
	// RAM Box: {[7, 1895], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write8_merged_banks_3_cache {
	// RAM Box: {[8, 1896], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_blurx_update_0_write9_merged_banks_3_cache {
	// RAM Box: {[9, 1897], [0, 1079]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	hw_uint<16> f0;
	hw_uint<16> f2;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct blurx_cache {
  // # of banks: 32
  blurx_blurx_update_0_write0_merged_banks_3_cache blurx_blurx_update_0_write0_merged_banks_3;
  blurx_blurx_update_0_write1_merged_banks_3_cache blurx_blurx_update_0_write1_merged_banks_3;
  blurx_blurx_update_0_write10_merged_banks_3_cache blurx_blurx_update_0_write10_merged_banks_3;
  blurx_blurx_update_0_write11_merged_banks_3_cache blurx_blurx_update_0_write11_merged_banks_3;
  blurx_blurx_update_0_write12_merged_banks_3_cache blurx_blurx_update_0_write12_merged_banks_3;
  blurx_blurx_update_0_write13_merged_banks_3_cache blurx_blurx_update_0_write13_merged_banks_3;
  blurx_blurx_update_0_write14_merged_banks_3_cache blurx_blurx_update_0_write14_merged_banks_3;
  blurx_blurx_update_0_write15_merged_banks_3_cache blurx_blurx_update_0_write15_merged_banks_3;
  blurx_blurx_update_0_write16_merged_banks_3_cache blurx_blurx_update_0_write16_merged_banks_3;
  blurx_blurx_update_0_write17_merged_banks_3_cache blurx_blurx_update_0_write17_merged_banks_3;
  blurx_blurx_update_0_write18_merged_banks_3_cache blurx_blurx_update_0_write18_merged_banks_3;
  blurx_blurx_update_0_write19_merged_banks_3_cache blurx_blurx_update_0_write19_merged_banks_3;
  blurx_blurx_update_0_write2_merged_banks_3_cache blurx_blurx_update_0_write2_merged_banks_3;
  blurx_blurx_update_0_write20_merged_banks_3_cache blurx_blurx_update_0_write20_merged_banks_3;
  blurx_blurx_update_0_write21_merged_banks_3_cache blurx_blurx_update_0_write21_merged_banks_3;
  blurx_blurx_update_0_write22_merged_banks_3_cache blurx_blurx_update_0_write22_merged_banks_3;
  blurx_blurx_update_0_write23_merged_banks_3_cache blurx_blurx_update_0_write23_merged_banks_3;
  blurx_blurx_update_0_write24_merged_banks_3_cache blurx_blurx_update_0_write24_merged_banks_3;
  blurx_blurx_update_0_write25_merged_banks_3_cache blurx_blurx_update_0_write25_merged_banks_3;
  blurx_blurx_update_0_write26_merged_banks_3_cache blurx_blurx_update_0_write26_merged_banks_3;
  blurx_blurx_update_0_write27_merged_banks_3_cache blurx_blurx_update_0_write27_merged_banks_3;
  blurx_blurx_update_0_write28_merged_banks_3_cache blurx_blurx_update_0_write28_merged_banks_3;
  blurx_blurx_update_0_write29_merged_banks_3_cache blurx_blurx_update_0_write29_merged_banks_3;
  blurx_blurx_update_0_write3_merged_banks_3_cache blurx_blurx_update_0_write3_merged_banks_3;
  blurx_blurx_update_0_write30_merged_banks_3_cache blurx_blurx_update_0_write30_merged_banks_3;
  blurx_blurx_update_0_write31_merged_banks_3_cache blurx_blurx_update_0_write31_merged_banks_3;
  blurx_blurx_update_0_write4_merged_banks_3_cache blurx_blurx_update_0_write4_merged_banks_3;
  blurx_blurx_update_0_write5_merged_banks_3_cache blurx_blurx_update_0_write5_merged_banks_3;
  blurx_blurx_update_0_write6_merged_banks_3_cache blurx_blurx_update_0_write6_merged_banks_3;
  blurx_blurx_update_0_write7_merged_banks_3_cache blurx_blurx_update_0_write7_merged_banks_3;
  blurx_blurx_update_0_write8_merged_banks_3_cache blurx_blurx_update_0_write8_merged_banks_3;
  blurx_blurx_update_0_write9_merged_banks_3_cache blurx_blurx_update_0_write9_merged_banks_3;
};



inline void blurx_blurx_update_0_write0_write(hw_uint<16>& blurx_blurx_update_0_write0, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write0_merged_banks_3.push(blurx_blurx_update_0_write0);
}

inline void blurx_blurx_update_0_write1_write(hw_uint<16>& blurx_blurx_update_0_write1, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write1_merged_banks_3.push(blurx_blurx_update_0_write1);
}

inline void blurx_blurx_update_0_write10_write(hw_uint<16>& blurx_blurx_update_0_write10, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write10_merged_banks_3.push(blurx_blurx_update_0_write10);
}

inline void blurx_blurx_update_0_write11_write(hw_uint<16>& blurx_blurx_update_0_write11, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write11_merged_banks_3.push(blurx_blurx_update_0_write11);
}

inline void blurx_blurx_update_0_write12_write(hw_uint<16>& blurx_blurx_update_0_write12, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write12_merged_banks_3.push(blurx_blurx_update_0_write12);
}

inline void blurx_blurx_update_0_write13_write(hw_uint<16>& blurx_blurx_update_0_write13, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write13_merged_banks_3.push(blurx_blurx_update_0_write13);
}

inline void blurx_blurx_update_0_write14_write(hw_uint<16>& blurx_blurx_update_0_write14, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write14_merged_banks_3.push(blurx_blurx_update_0_write14);
}

inline void blurx_blurx_update_0_write15_write(hw_uint<16>& blurx_blurx_update_0_write15, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write15_merged_banks_3.push(blurx_blurx_update_0_write15);
}

inline void blurx_blurx_update_0_write16_write(hw_uint<16>& blurx_blurx_update_0_write16, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write16_merged_banks_3.push(blurx_blurx_update_0_write16);
}

inline void blurx_blurx_update_0_write17_write(hw_uint<16>& blurx_blurx_update_0_write17, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write17_merged_banks_3.push(blurx_blurx_update_0_write17);
}

inline void blurx_blurx_update_0_write18_write(hw_uint<16>& blurx_blurx_update_0_write18, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write18_merged_banks_3.push(blurx_blurx_update_0_write18);
}

inline void blurx_blurx_update_0_write19_write(hw_uint<16>& blurx_blurx_update_0_write19, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write19_merged_banks_3.push(blurx_blurx_update_0_write19);
}

inline void blurx_blurx_update_0_write2_write(hw_uint<16>& blurx_blurx_update_0_write2, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write2_merged_banks_3.push(blurx_blurx_update_0_write2);
}

inline void blurx_blurx_update_0_write20_write(hw_uint<16>& blurx_blurx_update_0_write20, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write20_merged_banks_3.push(blurx_blurx_update_0_write20);
}

inline void blurx_blurx_update_0_write21_write(hw_uint<16>& blurx_blurx_update_0_write21, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write21_merged_banks_3.push(blurx_blurx_update_0_write21);
}

inline void blurx_blurx_update_0_write22_write(hw_uint<16>& blurx_blurx_update_0_write22, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write22_merged_banks_3.push(blurx_blurx_update_0_write22);
}

inline void blurx_blurx_update_0_write23_write(hw_uint<16>& blurx_blurx_update_0_write23, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write23_merged_banks_3.push(blurx_blurx_update_0_write23);
}

inline void blurx_blurx_update_0_write24_write(hw_uint<16>& blurx_blurx_update_0_write24, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write24_merged_banks_3.push(blurx_blurx_update_0_write24);
}

inline void blurx_blurx_update_0_write25_write(hw_uint<16>& blurx_blurx_update_0_write25, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write25_merged_banks_3.push(blurx_blurx_update_0_write25);
}

inline void blurx_blurx_update_0_write26_write(hw_uint<16>& blurx_blurx_update_0_write26, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write26_merged_banks_3.push(blurx_blurx_update_0_write26);
}

inline void blurx_blurx_update_0_write27_write(hw_uint<16>& blurx_blurx_update_0_write27, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write27_merged_banks_3.push(blurx_blurx_update_0_write27);
}

inline void blurx_blurx_update_0_write28_write(hw_uint<16>& blurx_blurx_update_0_write28, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write28_merged_banks_3.push(blurx_blurx_update_0_write28);
}

inline void blurx_blurx_update_0_write29_write(hw_uint<16>& blurx_blurx_update_0_write29, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write29_merged_banks_3.push(blurx_blurx_update_0_write29);
}

inline void blurx_blurx_update_0_write3_write(hw_uint<16>& blurx_blurx_update_0_write3, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write3_merged_banks_3.push(blurx_blurx_update_0_write3);
}

inline void blurx_blurx_update_0_write30_write(hw_uint<16>& blurx_blurx_update_0_write30, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write30_merged_banks_3.push(blurx_blurx_update_0_write30);
}

inline void blurx_blurx_update_0_write31_write(hw_uint<16>& blurx_blurx_update_0_write31, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write31_merged_banks_3.push(blurx_blurx_update_0_write31);
}

inline void blurx_blurx_update_0_write4_write(hw_uint<16>& blurx_blurx_update_0_write4, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write4_merged_banks_3.push(blurx_blurx_update_0_write4);
}

inline void blurx_blurx_update_0_write5_write(hw_uint<16>& blurx_blurx_update_0_write5, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write5_merged_banks_3.push(blurx_blurx_update_0_write5);
}

inline void blurx_blurx_update_0_write6_write(hw_uint<16>& blurx_blurx_update_0_write6, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write6_merged_banks_3.push(blurx_blurx_update_0_write6);
}

inline void blurx_blurx_update_0_write7_write(hw_uint<16>& blurx_blurx_update_0_write7, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write7_merged_banks_3.push(blurx_blurx_update_0_write7);
}

inline void blurx_blurx_update_0_write8_write(hw_uint<16>& blurx_blurx_update_0_write8, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write8_merged_banks_3.push(blurx_blurx_update_0_write8);
}

inline void blurx_blurx_update_0_write9_write(hw_uint<16>& blurx_blurx_update_0_write9, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  blurx.blurx_blurx_update_0_write9_merged_banks_3.push(blurx_blurx_update_0_write9);
}

inline hw_uint<16> bxy_noinit_ln_32_rd0_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd0 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write0 = blurx.blurx_blurx_update_0_write0_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write0;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd1_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd1 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write1 = blurx.blurx_blurx_update_0_write1_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write1;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd10_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd10 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write4 = blurx.blurx_blurx_update_0_write4_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write4;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd11_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd11 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write5 = blurx.blurx_blurx_update_0_write5_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write5;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd12_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd12 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write4 = blurx.blurx_blurx_update_0_write4_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write4;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd13_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd13 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write5 = blurx.blurx_blurx_update_0_write5_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write5;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd14_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd14 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write6 = blurx.blurx_blurx_update_0_write6_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write6;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd15_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd15 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[5 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write5 = blurx.blurx_blurx_update_0_write5_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write5;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd16_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd16 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write6 = blurx.blurx_blurx_update_0_write6_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write6;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd17_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd17 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write7 = blurx.blurx_blurx_update_0_write7_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write7;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd18_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd18 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[6 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write6 = blurx.blurx_blurx_update_0_write6_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write6;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd19_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd19 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write7 = blurx.blurx_blurx_update_0_write7_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write7;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd2_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd2 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write2 = blurx.blurx_blurx_update_0_write2_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write2;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd20_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd20 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write8 = blurx.blurx_blurx_update_0_write8_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write8;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd21_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd21 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[7 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write7 = blurx.blurx_blurx_update_0_write7_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write7;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd22_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd22 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write8 = blurx.blurx_blurx_update_0_write8_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write8;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd23_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd23 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write9 = blurx.blurx_blurx_update_0_write9_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write9;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd24_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd24 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[8 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write8 = blurx.blurx_blurx_update_0_write8_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write8;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd25_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd25 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write9 = blurx.blurx_blurx_update_0_write9_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write9;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd26_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd26 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write10 = blurx.blurx_blurx_update_0_write10_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write10;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd27_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd27 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[9 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write9 = blurx.blurx_blurx_update_0_write9_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write9;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd28_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd28 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write10 = blurx.blurx_blurx_update_0_write10_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write10;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd29_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd29 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write11 = blurx.blurx_blurx_update_0_write11_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write11;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd3_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd3 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[1 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write1 = blurx.blurx_blurx_update_0_write1_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write1;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd30_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd30 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[10 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write10 = blurx.blurx_blurx_update_0_write10_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write10;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd31_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd31 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write11 = blurx.blurx_blurx_update_0_write11_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write11;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd32_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd32 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write12 = blurx.blurx_blurx_update_0_write12_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write12;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd33_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd33 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[11 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write11 = blurx.blurx_blurx_update_0_write11_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write11;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd34_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd34 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write12 = blurx.blurx_blurx_update_0_write12_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write12;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd35_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd35 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write13 = blurx.blurx_blurx_update_0_write13_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write13;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd36_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd36 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[12 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write12 = blurx.blurx_blurx_update_0_write12_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write12;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd37_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd37 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write13 = blurx.blurx_blurx_update_0_write13_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write13;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd38_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd38 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write14 = blurx.blurx_blurx_update_0_write14_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write14;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd39_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd39 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[13 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write13 = blurx.blurx_blurx_update_0_write13_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write13;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd4_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd4 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write2 = blurx.blurx_blurx_update_0_write2_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write2;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd40_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd40 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write14 = blurx.blurx_blurx_update_0_write14_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write14;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd41_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd41 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write15 = blurx.blurx_blurx_update_0_write15_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write15;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd42_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd42 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[14 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write14 = blurx.blurx_blurx_update_0_write14_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write14;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd43_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd43 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write15 = blurx.blurx_blurx_update_0_write15_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write15;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd44_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd44 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write16 = blurx.blurx_blurx_update_0_write16_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write16;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd45_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd45 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[15 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write15 = blurx.blurx_blurx_update_0_write15_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write15;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd46_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd46 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write16 = blurx.blurx_blurx_update_0_write16_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write16;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd47_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd47 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write17 = blurx.blurx_blurx_update_0_write17_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write17;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd48_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd48 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[16 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write16 = blurx.blurx_blurx_update_0_write16_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write16;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd49_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd49 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write17 = blurx.blurx_blurx_update_0_write17_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write17;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd5_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd5 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write3 = blurx.blurx_blurx_update_0_write3_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write3;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd50_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd50 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write18 = blurx.blurx_blurx_update_0_write18_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write18;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd51_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd51 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[17 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write17 = blurx.blurx_blurx_update_0_write17_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write17;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd52_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd52 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write18 = blurx.blurx_blurx_update_0_write18_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write18;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd53_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd53 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write19 = blurx.blurx_blurx_update_0_write19_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write19;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd54_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd54 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[18 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write18 = blurx.blurx_blurx_update_0_write18_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write18;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd55_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd55 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write19 = blurx.blurx_blurx_update_0_write19_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write19;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd56_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd56 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write20 = blurx.blurx_blurx_update_0_write20_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write20;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd57_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd57 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[19 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write19 = blurx.blurx_blurx_update_0_write19_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write19;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd58_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd58 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write20 = blurx.blurx_blurx_update_0_write20_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write20;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd59_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd59 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write21 = blurx.blurx_blurx_update_0_write21_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write21;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd6_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd6 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[2 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write2 = blurx.blurx_blurx_update_0_write2_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write2;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd60_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd60 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[20 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write20 = blurx.blurx_blurx_update_0_write20_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write20;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd61_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd61 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write21 = blurx.blurx_blurx_update_0_write21_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write21;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd62_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd62 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write22 = blurx.blurx_blurx_update_0_write22_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write22;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd63_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd63 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[21 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write21 = blurx.blurx_blurx_update_0_write21_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write21;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd64_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd64 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write22 = blurx.blurx_blurx_update_0_write22_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write22;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd65_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd65 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write23 = blurx.blurx_blurx_update_0_write23_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write23;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd66_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd66 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[22 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write22 = blurx.blurx_blurx_update_0_write22_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write22;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd67_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd67 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write23 = blurx.blurx_blurx_update_0_write23_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write23;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd68_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd68 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write24 = blurx.blurx_blurx_update_0_write24_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write24;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd69_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd69 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[23 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write23 = blurx.blurx_blurx_update_0_write23_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write23;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd7_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd7 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write3 = blurx.blurx_blurx_update_0_write3_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write3;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd70_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd70 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write24 = blurx.blurx_blurx_update_0_write24_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write24;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd71_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd71 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write25 = blurx.blurx_blurx_update_0_write25_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write25;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd72_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd72 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[24 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write24 = blurx.blurx_blurx_update_0_write24_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write24;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd73_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd73 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write25 = blurx.blurx_blurx_update_0_write25_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write25;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd74_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd74 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write26 = blurx.blurx_blurx_update_0_write26_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write26;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd75_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd75 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[25 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write25 = blurx.blurx_blurx_update_0_write25_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write25;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd76_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd76 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write26 = blurx.blurx_blurx_update_0_write26_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write26;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd77_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd77 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write27 = blurx.blurx_blurx_update_0_write27_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write27;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd78_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd78 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[26 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write26 = blurx.blurx_blurx_update_0_write26_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write26;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd79_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd79 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write27 = blurx.blurx_blurx_update_0_write27_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write27;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd8_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd8 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[4 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write4 = blurx.blurx_blurx_update_0_write4_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write4;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd80_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd80 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write28 = blurx.blurx_blurx_update_0_write28_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write28;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd81_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd81 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[27 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write27 = blurx.blurx_blurx_update_0_write27_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write27;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd82_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd82 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write28 = blurx.blurx_blurx_update_0_write28_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write28;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd83_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd83 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write29 = blurx.blurx_blurx_update_0_write29_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write29;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd84_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd84 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[28 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write28 = blurx.blurx_blurx_update_0_write28_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write28;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd85_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd85 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write29 = blurx.blurx_blurx_update_0_write29_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write29;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd86_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd86 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write30 = blurx.blurx_blurx_update_0_write30_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write30;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd87_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd87 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[29 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write29 = blurx.blurx_blurx_update_0_write29_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write29;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd88_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd88 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write30 = blurx.blurx_blurx_update_0_write30_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write30;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd89_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd89 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write31 = blurx.blurx_blurx_update_0_write31_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write31;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd9_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd9 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[3 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write3 = blurx.blurx_blurx_update_0_write3_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write3;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd90_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd90 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[30 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write30 = blurx.blurx_blurx_update_0_write30_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write30;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd91_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd91 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write31 = blurx.blurx_blurx_update_0_write31_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write31;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd92_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd92 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write0 = blurx.blurx_blurx_update_0_write0_merged_banks_3.peek_0();
  return value_blurx_blurx_update_0_write0;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd93_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd93 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[31 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write31 = blurx.blurx_blurx_update_0_write31_merged_banks_3.peek_1();
  return value_blurx_blurx_update_0_write31;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd94_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd94 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[32 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write0 = blurx.blurx_blurx_update_0_write0_merged_banks_3.peek_0();
  return value_blurx_blurx_update_0_write0;
  return 0;
}

inline hw_uint<16> bxy_noinit_ln_32_rd95_select(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // bxy_noinit_ln_32_rd95 read pattern: { bxy_noinit_ln_32_update_0[d0, d1] -> blurx[33 + 32d0, d1] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Read schedule : { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
  // Write schedule: { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  auto value_blurx_blurx_update_0_write1 = blurx.blurx_blurx_update_0_write1_merged_banks_3.peek_0();
  return value_blurx_blurx_update_0_write1;
  return 0;
}

// # of bundles = 2
// blurx_update_0_write
//	blurx_blurx_update_0_write0
//	blurx_blurx_update_0_write1
//	blurx_blurx_update_0_write2
//	blurx_blurx_update_0_write3
//	blurx_blurx_update_0_write4
//	blurx_blurx_update_0_write5
//	blurx_blurx_update_0_write6
//	blurx_blurx_update_0_write7
//	blurx_blurx_update_0_write8
//	blurx_blurx_update_0_write9
//	blurx_blurx_update_0_write10
//	blurx_blurx_update_0_write11
//	blurx_blurx_update_0_write12
//	blurx_blurx_update_0_write13
//	blurx_blurx_update_0_write14
//	blurx_blurx_update_0_write15
//	blurx_blurx_update_0_write16
//	blurx_blurx_update_0_write17
//	blurx_blurx_update_0_write18
//	blurx_blurx_update_0_write19
//	blurx_blurx_update_0_write20
//	blurx_blurx_update_0_write21
//	blurx_blurx_update_0_write22
//	blurx_blurx_update_0_write23
//	blurx_blurx_update_0_write24
//	blurx_blurx_update_0_write25
//	blurx_blurx_update_0_write26
//	blurx_blurx_update_0_write27
//	blurx_blurx_update_0_write28
//	blurx_blurx_update_0_write29
//	blurx_blurx_update_0_write30
//	blurx_blurx_update_0_write31
inline void blurx_blurx_update_0_write_bundle_write(hw_uint<512>& blurx_update_0_write, blurx_cache& blurx, int d0, int d1, int dynamic_address) {
	hw_uint<16> blurx_blurx_update_0_write0_res = blurx_update_0_write.extract<0, 15>();
	blurx_blurx_update_0_write0_write(blurx_blurx_update_0_write0_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write1_res = blurx_update_0_write.extract<16, 31>();
	blurx_blurx_update_0_write1_write(blurx_blurx_update_0_write1_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write2_res = blurx_update_0_write.extract<32, 47>();
	blurx_blurx_update_0_write2_write(blurx_blurx_update_0_write2_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write3_res = blurx_update_0_write.extract<48, 63>();
	blurx_blurx_update_0_write3_write(blurx_blurx_update_0_write3_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write4_res = blurx_update_0_write.extract<64, 79>();
	blurx_blurx_update_0_write4_write(blurx_blurx_update_0_write4_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write5_res = blurx_update_0_write.extract<80, 95>();
	blurx_blurx_update_0_write5_write(blurx_blurx_update_0_write5_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write6_res = blurx_update_0_write.extract<96, 111>();
	blurx_blurx_update_0_write6_write(blurx_blurx_update_0_write6_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write7_res = blurx_update_0_write.extract<112, 127>();
	blurx_blurx_update_0_write7_write(blurx_blurx_update_0_write7_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write8_res = blurx_update_0_write.extract<128, 143>();
	blurx_blurx_update_0_write8_write(blurx_blurx_update_0_write8_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write9_res = blurx_update_0_write.extract<144, 159>();
	blurx_blurx_update_0_write9_write(blurx_blurx_update_0_write9_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write10_res = blurx_update_0_write.extract<160, 175>();
	blurx_blurx_update_0_write10_write(blurx_blurx_update_0_write10_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write11_res = blurx_update_0_write.extract<176, 191>();
	blurx_blurx_update_0_write11_write(blurx_blurx_update_0_write11_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write12_res = blurx_update_0_write.extract<192, 207>();
	blurx_blurx_update_0_write12_write(blurx_blurx_update_0_write12_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write13_res = blurx_update_0_write.extract<208, 223>();
	blurx_blurx_update_0_write13_write(blurx_blurx_update_0_write13_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write14_res = blurx_update_0_write.extract<224, 239>();
	blurx_blurx_update_0_write14_write(blurx_blurx_update_0_write14_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write15_res = blurx_update_0_write.extract<240, 255>();
	blurx_blurx_update_0_write15_write(blurx_blurx_update_0_write15_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write16_res = blurx_update_0_write.extract<256, 271>();
	blurx_blurx_update_0_write16_write(blurx_blurx_update_0_write16_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write17_res = blurx_update_0_write.extract<272, 287>();
	blurx_blurx_update_0_write17_write(blurx_blurx_update_0_write17_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write18_res = blurx_update_0_write.extract<288, 303>();
	blurx_blurx_update_0_write18_write(blurx_blurx_update_0_write18_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write19_res = blurx_update_0_write.extract<304, 319>();
	blurx_blurx_update_0_write19_write(blurx_blurx_update_0_write19_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write20_res = blurx_update_0_write.extract<320, 335>();
	blurx_blurx_update_0_write20_write(blurx_blurx_update_0_write20_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write21_res = blurx_update_0_write.extract<336, 351>();
	blurx_blurx_update_0_write21_write(blurx_blurx_update_0_write21_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write22_res = blurx_update_0_write.extract<352, 367>();
	blurx_blurx_update_0_write22_write(blurx_blurx_update_0_write22_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write23_res = blurx_update_0_write.extract<368, 383>();
	blurx_blurx_update_0_write23_write(blurx_blurx_update_0_write23_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write24_res = blurx_update_0_write.extract<384, 399>();
	blurx_blurx_update_0_write24_write(blurx_blurx_update_0_write24_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write25_res = blurx_update_0_write.extract<400, 415>();
	blurx_blurx_update_0_write25_write(blurx_blurx_update_0_write25_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write26_res = blurx_update_0_write.extract<416, 431>();
	blurx_blurx_update_0_write26_write(blurx_blurx_update_0_write26_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write27_res = blurx_update_0_write.extract<432, 447>();
	blurx_blurx_update_0_write27_write(blurx_blurx_update_0_write27_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write28_res = blurx_update_0_write.extract<448, 463>();
	blurx_blurx_update_0_write28_write(blurx_blurx_update_0_write28_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write29_res = blurx_update_0_write.extract<464, 479>();
	blurx_blurx_update_0_write29_write(blurx_blurx_update_0_write29_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write30_res = blurx_update_0_write.extract<480, 495>();
	blurx_blurx_update_0_write30_write(blurx_blurx_update_0_write30_res, blurx, d0, d1, dynamic_address);
	hw_uint<16> blurx_blurx_update_0_write31_res = blurx_update_0_write.extract<496, 511>();
	blurx_blurx_update_0_write31_write(blurx_blurx_update_0_write31_res, blurx, d0, d1, dynamic_address);
}

// bxy_noinit_ln_32_update_0_read
//	bxy_noinit_ln_32_rd0
//	bxy_noinit_ln_32_rd1
//	bxy_noinit_ln_32_rd2
//	bxy_noinit_ln_32_rd3
//	bxy_noinit_ln_32_rd4
//	bxy_noinit_ln_32_rd5
//	bxy_noinit_ln_32_rd6
//	bxy_noinit_ln_32_rd7
//	bxy_noinit_ln_32_rd8
//	bxy_noinit_ln_32_rd9
//	bxy_noinit_ln_32_rd10
//	bxy_noinit_ln_32_rd11
//	bxy_noinit_ln_32_rd12
//	bxy_noinit_ln_32_rd13
//	bxy_noinit_ln_32_rd14
//	bxy_noinit_ln_32_rd15
//	bxy_noinit_ln_32_rd16
//	bxy_noinit_ln_32_rd17
//	bxy_noinit_ln_32_rd18
//	bxy_noinit_ln_32_rd19
//	bxy_noinit_ln_32_rd20
//	bxy_noinit_ln_32_rd21
//	bxy_noinit_ln_32_rd22
//	bxy_noinit_ln_32_rd23
//	bxy_noinit_ln_32_rd24
//	bxy_noinit_ln_32_rd25
//	bxy_noinit_ln_32_rd26
//	bxy_noinit_ln_32_rd27
//	bxy_noinit_ln_32_rd28
//	bxy_noinit_ln_32_rd29
//	bxy_noinit_ln_32_rd30
//	bxy_noinit_ln_32_rd31
//	bxy_noinit_ln_32_rd32
//	bxy_noinit_ln_32_rd33
//	bxy_noinit_ln_32_rd34
//	bxy_noinit_ln_32_rd35
//	bxy_noinit_ln_32_rd36
//	bxy_noinit_ln_32_rd37
//	bxy_noinit_ln_32_rd38
//	bxy_noinit_ln_32_rd39
//	bxy_noinit_ln_32_rd40
//	bxy_noinit_ln_32_rd41
//	bxy_noinit_ln_32_rd42
//	bxy_noinit_ln_32_rd43
//	bxy_noinit_ln_32_rd44
//	bxy_noinit_ln_32_rd45
//	bxy_noinit_ln_32_rd46
//	bxy_noinit_ln_32_rd47
//	bxy_noinit_ln_32_rd48
//	bxy_noinit_ln_32_rd49
//	bxy_noinit_ln_32_rd50
//	bxy_noinit_ln_32_rd51
//	bxy_noinit_ln_32_rd52
//	bxy_noinit_ln_32_rd53
//	bxy_noinit_ln_32_rd54
//	bxy_noinit_ln_32_rd55
//	bxy_noinit_ln_32_rd56
//	bxy_noinit_ln_32_rd57
//	bxy_noinit_ln_32_rd58
//	bxy_noinit_ln_32_rd59
//	bxy_noinit_ln_32_rd60
//	bxy_noinit_ln_32_rd61
//	bxy_noinit_ln_32_rd62
//	bxy_noinit_ln_32_rd63
//	bxy_noinit_ln_32_rd64
//	bxy_noinit_ln_32_rd65
//	bxy_noinit_ln_32_rd66
//	bxy_noinit_ln_32_rd67
//	bxy_noinit_ln_32_rd68
//	bxy_noinit_ln_32_rd69
//	bxy_noinit_ln_32_rd70
//	bxy_noinit_ln_32_rd71
//	bxy_noinit_ln_32_rd72
//	bxy_noinit_ln_32_rd73
//	bxy_noinit_ln_32_rd74
//	bxy_noinit_ln_32_rd75
//	bxy_noinit_ln_32_rd76
//	bxy_noinit_ln_32_rd77
//	bxy_noinit_ln_32_rd78
//	bxy_noinit_ln_32_rd79
//	bxy_noinit_ln_32_rd80
//	bxy_noinit_ln_32_rd81
//	bxy_noinit_ln_32_rd82
//	bxy_noinit_ln_32_rd83
//	bxy_noinit_ln_32_rd84
//	bxy_noinit_ln_32_rd85
//	bxy_noinit_ln_32_rd86
//	bxy_noinit_ln_32_rd87
//	bxy_noinit_ln_32_rd88
//	bxy_noinit_ln_32_rd89
//	bxy_noinit_ln_32_rd90
//	bxy_noinit_ln_32_rd91
//	bxy_noinit_ln_32_rd92
//	bxy_noinit_ln_32_rd93
//	bxy_noinit_ln_32_rd94
//	bxy_noinit_ln_32_rd95
inline hw_uint<1536> blurx_bxy_noinit_ln_32_update_0_read_bundle_read(blurx_cache& blurx, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 96
    // bxy_noinit_ln_32_rd0
    // bxy_noinit_ln_32_rd1
    // bxy_noinit_ln_32_rd2
    // bxy_noinit_ln_32_rd3
    // bxy_noinit_ln_32_rd4
    // bxy_noinit_ln_32_rd5
    // bxy_noinit_ln_32_rd6
    // bxy_noinit_ln_32_rd7
    // bxy_noinit_ln_32_rd8
    // bxy_noinit_ln_32_rd9
    // bxy_noinit_ln_32_rd10
    // bxy_noinit_ln_32_rd11
    // bxy_noinit_ln_32_rd12
    // bxy_noinit_ln_32_rd13
    // bxy_noinit_ln_32_rd14
    // bxy_noinit_ln_32_rd15
    // bxy_noinit_ln_32_rd16
    // bxy_noinit_ln_32_rd17
    // bxy_noinit_ln_32_rd18
    // bxy_noinit_ln_32_rd19
    // bxy_noinit_ln_32_rd20
    // bxy_noinit_ln_32_rd21
    // bxy_noinit_ln_32_rd22
    // bxy_noinit_ln_32_rd23
    // bxy_noinit_ln_32_rd24
    // bxy_noinit_ln_32_rd25
    // bxy_noinit_ln_32_rd26
    // bxy_noinit_ln_32_rd27
    // bxy_noinit_ln_32_rd28
    // bxy_noinit_ln_32_rd29
    // bxy_noinit_ln_32_rd30
    // bxy_noinit_ln_32_rd31
    // bxy_noinit_ln_32_rd32
    // bxy_noinit_ln_32_rd33
    // bxy_noinit_ln_32_rd34
    // bxy_noinit_ln_32_rd35
    // bxy_noinit_ln_32_rd36
    // bxy_noinit_ln_32_rd37
    // bxy_noinit_ln_32_rd38
    // bxy_noinit_ln_32_rd39
    // bxy_noinit_ln_32_rd40
    // bxy_noinit_ln_32_rd41
    // bxy_noinit_ln_32_rd42
    // bxy_noinit_ln_32_rd43
    // bxy_noinit_ln_32_rd44
    // bxy_noinit_ln_32_rd45
    // bxy_noinit_ln_32_rd46
    // bxy_noinit_ln_32_rd47
    // bxy_noinit_ln_32_rd48
    // bxy_noinit_ln_32_rd49
    // bxy_noinit_ln_32_rd50
    // bxy_noinit_ln_32_rd51
    // bxy_noinit_ln_32_rd52
    // bxy_noinit_ln_32_rd53
    // bxy_noinit_ln_32_rd54
    // bxy_noinit_ln_32_rd55
    // bxy_noinit_ln_32_rd56
    // bxy_noinit_ln_32_rd57
    // bxy_noinit_ln_32_rd58
    // bxy_noinit_ln_32_rd59
    // bxy_noinit_ln_32_rd60
    // bxy_noinit_ln_32_rd61
    // bxy_noinit_ln_32_rd62
    // bxy_noinit_ln_32_rd63
    // bxy_noinit_ln_32_rd64
    // bxy_noinit_ln_32_rd65
    // bxy_noinit_ln_32_rd66
    // bxy_noinit_ln_32_rd67
    // bxy_noinit_ln_32_rd68
    // bxy_noinit_ln_32_rd69
    // bxy_noinit_ln_32_rd70
    // bxy_noinit_ln_32_rd71
    // bxy_noinit_ln_32_rd72
    // bxy_noinit_ln_32_rd73
    // bxy_noinit_ln_32_rd74
    // bxy_noinit_ln_32_rd75
    // bxy_noinit_ln_32_rd76
    // bxy_noinit_ln_32_rd77
    // bxy_noinit_ln_32_rd78
    // bxy_noinit_ln_32_rd79
    // bxy_noinit_ln_32_rd80
    // bxy_noinit_ln_32_rd81
    // bxy_noinit_ln_32_rd82
    // bxy_noinit_ln_32_rd83
    // bxy_noinit_ln_32_rd84
    // bxy_noinit_ln_32_rd85
    // bxy_noinit_ln_32_rd86
    // bxy_noinit_ln_32_rd87
    // bxy_noinit_ln_32_rd88
    // bxy_noinit_ln_32_rd89
    // bxy_noinit_ln_32_rd90
    // bxy_noinit_ln_32_rd91
    // bxy_noinit_ln_32_rd92
    // bxy_noinit_ln_32_rd93
    // bxy_noinit_ln_32_rd94
    // bxy_noinit_ln_32_rd95

	hw_uint<1536> result;
	hw_uint<16> bxy_noinit_ln_32_rd0_res = bxy_noinit_ln_32_rd0_select(blurx, d0, d1, dynamic_address);
	set_at<0, 1536>(result, bxy_noinit_ln_32_rd0_res);
	hw_uint<16> bxy_noinit_ln_32_rd1_res = bxy_noinit_ln_32_rd1_select(blurx, d0, d1, dynamic_address);
	set_at<16, 1536>(result, bxy_noinit_ln_32_rd1_res);
	hw_uint<16> bxy_noinit_ln_32_rd2_res = bxy_noinit_ln_32_rd2_select(blurx, d0, d1, dynamic_address);
	set_at<32, 1536>(result, bxy_noinit_ln_32_rd2_res);
	hw_uint<16> bxy_noinit_ln_32_rd3_res = bxy_noinit_ln_32_rd3_select(blurx, d0, d1, dynamic_address);
	set_at<48, 1536>(result, bxy_noinit_ln_32_rd3_res);
	hw_uint<16> bxy_noinit_ln_32_rd4_res = bxy_noinit_ln_32_rd4_select(blurx, d0, d1, dynamic_address);
	set_at<64, 1536>(result, bxy_noinit_ln_32_rd4_res);
	hw_uint<16> bxy_noinit_ln_32_rd5_res = bxy_noinit_ln_32_rd5_select(blurx, d0, d1, dynamic_address);
	set_at<80, 1536>(result, bxy_noinit_ln_32_rd5_res);
	hw_uint<16> bxy_noinit_ln_32_rd6_res = bxy_noinit_ln_32_rd6_select(blurx, d0, d1, dynamic_address);
	set_at<96, 1536>(result, bxy_noinit_ln_32_rd6_res);
	hw_uint<16> bxy_noinit_ln_32_rd7_res = bxy_noinit_ln_32_rd7_select(blurx, d0, d1, dynamic_address);
	set_at<112, 1536>(result, bxy_noinit_ln_32_rd7_res);
	hw_uint<16> bxy_noinit_ln_32_rd8_res = bxy_noinit_ln_32_rd8_select(blurx, d0, d1, dynamic_address);
	set_at<128, 1536>(result, bxy_noinit_ln_32_rd8_res);
	hw_uint<16> bxy_noinit_ln_32_rd9_res = bxy_noinit_ln_32_rd9_select(blurx, d0, d1, dynamic_address);
	set_at<144, 1536>(result, bxy_noinit_ln_32_rd9_res);
	hw_uint<16> bxy_noinit_ln_32_rd10_res = bxy_noinit_ln_32_rd10_select(blurx, d0, d1, dynamic_address);
	set_at<160, 1536>(result, bxy_noinit_ln_32_rd10_res);
	hw_uint<16> bxy_noinit_ln_32_rd11_res = bxy_noinit_ln_32_rd11_select(blurx, d0, d1, dynamic_address);
	set_at<176, 1536>(result, bxy_noinit_ln_32_rd11_res);
	hw_uint<16> bxy_noinit_ln_32_rd12_res = bxy_noinit_ln_32_rd12_select(blurx, d0, d1, dynamic_address);
	set_at<192, 1536>(result, bxy_noinit_ln_32_rd12_res);
	hw_uint<16> bxy_noinit_ln_32_rd13_res = bxy_noinit_ln_32_rd13_select(blurx, d0, d1, dynamic_address);
	set_at<208, 1536>(result, bxy_noinit_ln_32_rd13_res);
	hw_uint<16> bxy_noinit_ln_32_rd14_res = bxy_noinit_ln_32_rd14_select(blurx, d0, d1, dynamic_address);
	set_at<224, 1536>(result, bxy_noinit_ln_32_rd14_res);
	hw_uint<16> bxy_noinit_ln_32_rd15_res = bxy_noinit_ln_32_rd15_select(blurx, d0, d1, dynamic_address);
	set_at<240, 1536>(result, bxy_noinit_ln_32_rd15_res);
	hw_uint<16> bxy_noinit_ln_32_rd16_res = bxy_noinit_ln_32_rd16_select(blurx, d0, d1, dynamic_address);
	set_at<256, 1536>(result, bxy_noinit_ln_32_rd16_res);
	hw_uint<16> bxy_noinit_ln_32_rd17_res = bxy_noinit_ln_32_rd17_select(blurx, d0, d1, dynamic_address);
	set_at<272, 1536>(result, bxy_noinit_ln_32_rd17_res);
	hw_uint<16> bxy_noinit_ln_32_rd18_res = bxy_noinit_ln_32_rd18_select(blurx, d0, d1, dynamic_address);
	set_at<288, 1536>(result, bxy_noinit_ln_32_rd18_res);
	hw_uint<16> bxy_noinit_ln_32_rd19_res = bxy_noinit_ln_32_rd19_select(blurx, d0, d1, dynamic_address);
	set_at<304, 1536>(result, bxy_noinit_ln_32_rd19_res);
	hw_uint<16> bxy_noinit_ln_32_rd20_res = bxy_noinit_ln_32_rd20_select(blurx, d0, d1, dynamic_address);
	set_at<320, 1536>(result, bxy_noinit_ln_32_rd20_res);
	hw_uint<16> bxy_noinit_ln_32_rd21_res = bxy_noinit_ln_32_rd21_select(blurx, d0, d1, dynamic_address);
	set_at<336, 1536>(result, bxy_noinit_ln_32_rd21_res);
	hw_uint<16> bxy_noinit_ln_32_rd22_res = bxy_noinit_ln_32_rd22_select(blurx, d0, d1, dynamic_address);
	set_at<352, 1536>(result, bxy_noinit_ln_32_rd22_res);
	hw_uint<16> bxy_noinit_ln_32_rd23_res = bxy_noinit_ln_32_rd23_select(blurx, d0, d1, dynamic_address);
	set_at<368, 1536>(result, bxy_noinit_ln_32_rd23_res);
	hw_uint<16> bxy_noinit_ln_32_rd24_res = bxy_noinit_ln_32_rd24_select(blurx, d0, d1, dynamic_address);
	set_at<384, 1536>(result, bxy_noinit_ln_32_rd24_res);
	hw_uint<16> bxy_noinit_ln_32_rd25_res = bxy_noinit_ln_32_rd25_select(blurx, d0, d1, dynamic_address);
	set_at<400, 1536>(result, bxy_noinit_ln_32_rd25_res);
	hw_uint<16> bxy_noinit_ln_32_rd26_res = bxy_noinit_ln_32_rd26_select(blurx, d0, d1, dynamic_address);
	set_at<416, 1536>(result, bxy_noinit_ln_32_rd26_res);
	hw_uint<16> bxy_noinit_ln_32_rd27_res = bxy_noinit_ln_32_rd27_select(blurx, d0, d1, dynamic_address);
	set_at<432, 1536>(result, bxy_noinit_ln_32_rd27_res);
	hw_uint<16> bxy_noinit_ln_32_rd28_res = bxy_noinit_ln_32_rd28_select(blurx, d0, d1, dynamic_address);
	set_at<448, 1536>(result, bxy_noinit_ln_32_rd28_res);
	hw_uint<16> bxy_noinit_ln_32_rd29_res = bxy_noinit_ln_32_rd29_select(blurx, d0, d1, dynamic_address);
	set_at<464, 1536>(result, bxy_noinit_ln_32_rd29_res);
	hw_uint<16> bxy_noinit_ln_32_rd30_res = bxy_noinit_ln_32_rd30_select(blurx, d0, d1, dynamic_address);
	set_at<480, 1536>(result, bxy_noinit_ln_32_rd30_res);
	hw_uint<16> bxy_noinit_ln_32_rd31_res = bxy_noinit_ln_32_rd31_select(blurx, d0, d1, dynamic_address);
	set_at<496, 1536>(result, bxy_noinit_ln_32_rd31_res);
	hw_uint<16> bxy_noinit_ln_32_rd32_res = bxy_noinit_ln_32_rd32_select(blurx, d0, d1, dynamic_address);
	set_at<512, 1536>(result, bxy_noinit_ln_32_rd32_res);
	hw_uint<16> bxy_noinit_ln_32_rd33_res = bxy_noinit_ln_32_rd33_select(blurx, d0, d1, dynamic_address);
	set_at<528, 1536>(result, bxy_noinit_ln_32_rd33_res);
	hw_uint<16> bxy_noinit_ln_32_rd34_res = bxy_noinit_ln_32_rd34_select(blurx, d0, d1, dynamic_address);
	set_at<544, 1536>(result, bxy_noinit_ln_32_rd34_res);
	hw_uint<16> bxy_noinit_ln_32_rd35_res = bxy_noinit_ln_32_rd35_select(blurx, d0, d1, dynamic_address);
	set_at<560, 1536>(result, bxy_noinit_ln_32_rd35_res);
	hw_uint<16> bxy_noinit_ln_32_rd36_res = bxy_noinit_ln_32_rd36_select(blurx, d0, d1, dynamic_address);
	set_at<576, 1536>(result, bxy_noinit_ln_32_rd36_res);
	hw_uint<16> bxy_noinit_ln_32_rd37_res = bxy_noinit_ln_32_rd37_select(blurx, d0, d1, dynamic_address);
	set_at<592, 1536>(result, bxy_noinit_ln_32_rd37_res);
	hw_uint<16> bxy_noinit_ln_32_rd38_res = bxy_noinit_ln_32_rd38_select(blurx, d0, d1, dynamic_address);
	set_at<608, 1536>(result, bxy_noinit_ln_32_rd38_res);
	hw_uint<16> bxy_noinit_ln_32_rd39_res = bxy_noinit_ln_32_rd39_select(blurx, d0, d1, dynamic_address);
	set_at<624, 1536>(result, bxy_noinit_ln_32_rd39_res);
	hw_uint<16> bxy_noinit_ln_32_rd40_res = bxy_noinit_ln_32_rd40_select(blurx, d0, d1, dynamic_address);
	set_at<640, 1536>(result, bxy_noinit_ln_32_rd40_res);
	hw_uint<16> bxy_noinit_ln_32_rd41_res = bxy_noinit_ln_32_rd41_select(blurx, d0, d1, dynamic_address);
	set_at<656, 1536>(result, bxy_noinit_ln_32_rd41_res);
	hw_uint<16> bxy_noinit_ln_32_rd42_res = bxy_noinit_ln_32_rd42_select(blurx, d0, d1, dynamic_address);
	set_at<672, 1536>(result, bxy_noinit_ln_32_rd42_res);
	hw_uint<16> bxy_noinit_ln_32_rd43_res = bxy_noinit_ln_32_rd43_select(blurx, d0, d1, dynamic_address);
	set_at<688, 1536>(result, bxy_noinit_ln_32_rd43_res);
	hw_uint<16> bxy_noinit_ln_32_rd44_res = bxy_noinit_ln_32_rd44_select(blurx, d0, d1, dynamic_address);
	set_at<704, 1536>(result, bxy_noinit_ln_32_rd44_res);
	hw_uint<16> bxy_noinit_ln_32_rd45_res = bxy_noinit_ln_32_rd45_select(blurx, d0, d1, dynamic_address);
	set_at<720, 1536>(result, bxy_noinit_ln_32_rd45_res);
	hw_uint<16> bxy_noinit_ln_32_rd46_res = bxy_noinit_ln_32_rd46_select(blurx, d0, d1, dynamic_address);
	set_at<736, 1536>(result, bxy_noinit_ln_32_rd46_res);
	hw_uint<16> bxy_noinit_ln_32_rd47_res = bxy_noinit_ln_32_rd47_select(blurx, d0, d1, dynamic_address);
	set_at<752, 1536>(result, bxy_noinit_ln_32_rd47_res);
	hw_uint<16> bxy_noinit_ln_32_rd48_res = bxy_noinit_ln_32_rd48_select(blurx, d0, d1, dynamic_address);
	set_at<768, 1536>(result, bxy_noinit_ln_32_rd48_res);
	hw_uint<16> bxy_noinit_ln_32_rd49_res = bxy_noinit_ln_32_rd49_select(blurx, d0, d1, dynamic_address);
	set_at<784, 1536>(result, bxy_noinit_ln_32_rd49_res);
	hw_uint<16> bxy_noinit_ln_32_rd50_res = bxy_noinit_ln_32_rd50_select(blurx, d0, d1, dynamic_address);
	set_at<800, 1536>(result, bxy_noinit_ln_32_rd50_res);
	hw_uint<16> bxy_noinit_ln_32_rd51_res = bxy_noinit_ln_32_rd51_select(blurx, d0, d1, dynamic_address);
	set_at<816, 1536>(result, bxy_noinit_ln_32_rd51_res);
	hw_uint<16> bxy_noinit_ln_32_rd52_res = bxy_noinit_ln_32_rd52_select(blurx, d0, d1, dynamic_address);
	set_at<832, 1536>(result, bxy_noinit_ln_32_rd52_res);
	hw_uint<16> bxy_noinit_ln_32_rd53_res = bxy_noinit_ln_32_rd53_select(blurx, d0, d1, dynamic_address);
	set_at<848, 1536>(result, bxy_noinit_ln_32_rd53_res);
	hw_uint<16> bxy_noinit_ln_32_rd54_res = bxy_noinit_ln_32_rd54_select(blurx, d0, d1, dynamic_address);
	set_at<864, 1536>(result, bxy_noinit_ln_32_rd54_res);
	hw_uint<16> bxy_noinit_ln_32_rd55_res = bxy_noinit_ln_32_rd55_select(blurx, d0, d1, dynamic_address);
	set_at<880, 1536>(result, bxy_noinit_ln_32_rd55_res);
	hw_uint<16> bxy_noinit_ln_32_rd56_res = bxy_noinit_ln_32_rd56_select(blurx, d0, d1, dynamic_address);
	set_at<896, 1536>(result, bxy_noinit_ln_32_rd56_res);
	hw_uint<16> bxy_noinit_ln_32_rd57_res = bxy_noinit_ln_32_rd57_select(blurx, d0, d1, dynamic_address);
	set_at<912, 1536>(result, bxy_noinit_ln_32_rd57_res);
	hw_uint<16> bxy_noinit_ln_32_rd58_res = bxy_noinit_ln_32_rd58_select(blurx, d0, d1, dynamic_address);
	set_at<928, 1536>(result, bxy_noinit_ln_32_rd58_res);
	hw_uint<16> bxy_noinit_ln_32_rd59_res = bxy_noinit_ln_32_rd59_select(blurx, d0, d1, dynamic_address);
	set_at<944, 1536>(result, bxy_noinit_ln_32_rd59_res);
	hw_uint<16> bxy_noinit_ln_32_rd60_res = bxy_noinit_ln_32_rd60_select(blurx, d0, d1, dynamic_address);
	set_at<960, 1536>(result, bxy_noinit_ln_32_rd60_res);
	hw_uint<16> bxy_noinit_ln_32_rd61_res = bxy_noinit_ln_32_rd61_select(blurx, d0, d1, dynamic_address);
	set_at<976, 1536>(result, bxy_noinit_ln_32_rd61_res);
	hw_uint<16> bxy_noinit_ln_32_rd62_res = bxy_noinit_ln_32_rd62_select(blurx, d0, d1, dynamic_address);
	set_at<992, 1536>(result, bxy_noinit_ln_32_rd62_res);
	hw_uint<16> bxy_noinit_ln_32_rd63_res = bxy_noinit_ln_32_rd63_select(blurx, d0, d1, dynamic_address);
	set_at<1008, 1536>(result, bxy_noinit_ln_32_rd63_res);
	hw_uint<16> bxy_noinit_ln_32_rd64_res = bxy_noinit_ln_32_rd64_select(blurx, d0, d1, dynamic_address);
	set_at<1024, 1536>(result, bxy_noinit_ln_32_rd64_res);
	hw_uint<16> bxy_noinit_ln_32_rd65_res = bxy_noinit_ln_32_rd65_select(blurx, d0, d1, dynamic_address);
	set_at<1040, 1536>(result, bxy_noinit_ln_32_rd65_res);
	hw_uint<16> bxy_noinit_ln_32_rd66_res = bxy_noinit_ln_32_rd66_select(blurx, d0, d1, dynamic_address);
	set_at<1056, 1536>(result, bxy_noinit_ln_32_rd66_res);
	hw_uint<16> bxy_noinit_ln_32_rd67_res = bxy_noinit_ln_32_rd67_select(blurx, d0, d1, dynamic_address);
	set_at<1072, 1536>(result, bxy_noinit_ln_32_rd67_res);
	hw_uint<16> bxy_noinit_ln_32_rd68_res = bxy_noinit_ln_32_rd68_select(blurx, d0, d1, dynamic_address);
	set_at<1088, 1536>(result, bxy_noinit_ln_32_rd68_res);
	hw_uint<16> bxy_noinit_ln_32_rd69_res = bxy_noinit_ln_32_rd69_select(blurx, d0, d1, dynamic_address);
	set_at<1104, 1536>(result, bxy_noinit_ln_32_rd69_res);
	hw_uint<16> bxy_noinit_ln_32_rd70_res = bxy_noinit_ln_32_rd70_select(blurx, d0, d1, dynamic_address);
	set_at<1120, 1536>(result, bxy_noinit_ln_32_rd70_res);
	hw_uint<16> bxy_noinit_ln_32_rd71_res = bxy_noinit_ln_32_rd71_select(blurx, d0, d1, dynamic_address);
	set_at<1136, 1536>(result, bxy_noinit_ln_32_rd71_res);
	hw_uint<16> bxy_noinit_ln_32_rd72_res = bxy_noinit_ln_32_rd72_select(blurx, d0, d1, dynamic_address);
	set_at<1152, 1536>(result, bxy_noinit_ln_32_rd72_res);
	hw_uint<16> bxy_noinit_ln_32_rd73_res = bxy_noinit_ln_32_rd73_select(blurx, d0, d1, dynamic_address);
	set_at<1168, 1536>(result, bxy_noinit_ln_32_rd73_res);
	hw_uint<16> bxy_noinit_ln_32_rd74_res = bxy_noinit_ln_32_rd74_select(blurx, d0, d1, dynamic_address);
	set_at<1184, 1536>(result, bxy_noinit_ln_32_rd74_res);
	hw_uint<16> bxy_noinit_ln_32_rd75_res = bxy_noinit_ln_32_rd75_select(blurx, d0, d1, dynamic_address);
	set_at<1200, 1536>(result, bxy_noinit_ln_32_rd75_res);
	hw_uint<16> bxy_noinit_ln_32_rd76_res = bxy_noinit_ln_32_rd76_select(blurx, d0, d1, dynamic_address);
	set_at<1216, 1536>(result, bxy_noinit_ln_32_rd76_res);
	hw_uint<16> bxy_noinit_ln_32_rd77_res = bxy_noinit_ln_32_rd77_select(blurx, d0, d1, dynamic_address);
	set_at<1232, 1536>(result, bxy_noinit_ln_32_rd77_res);
	hw_uint<16> bxy_noinit_ln_32_rd78_res = bxy_noinit_ln_32_rd78_select(blurx, d0, d1, dynamic_address);
	set_at<1248, 1536>(result, bxy_noinit_ln_32_rd78_res);
	hw_uint<16> bxy_noinit_ln_32_rd79_res = bxy_noinit_ln_32_rd79_select(blurx, d0, d1, dynamic_address);
	set_at<1264, 1536>(result, bxy_noinit_ln_32_rd79_res);
	hw_uint<16> bxy_noinit_ln_32_rd80_res = bxy_noinit_ln_32_rd80_select(blurx, d0, d1, dynamic_address);
	set_at<1280, 1536>(result, bxy_noinit_ln_32_rd80_res);
	hw_uint<16> bxy_noinit_ln_32_rd81_res = bxy_noinit_ln_32_rd81_select(blurx, d0, d1, dynamic_address);
	set_at<1296, 1536>(result, bxy_noinit_ln_32_rd81_res);
	hw_uint<16> bxy_noinit_ln_32_rd82_res = bxy_noinit_ln_32_rd82_select(blurx, d0, d1, dynamic_address);
	set_at<1312, 1536>(result, bxy_noinit_ln_32_rd82_res);
	hw_uint<16> bxy_noinit_ln_32_rd83_res = bxy_noinit_ln_32_rd83_select(blurx, d0, d1, dynamic_address);
	set_at<1328, 1536>(result, bxy_noinit_ln_32_rd83_res);
	hw_uint<16> bxy_noinit_ln_32_rd84_res = bxy_noinit_ln_32_rd84_select(blurx, d0, d1, dynamic_address);
	set_at<1344, 1536>(result, bxy_noinit_ln_32_rd84_res);
	hw_uint<16> bxy_noinit_ln_32_rd85_res = bxy_noinit_ln_32_rd85_select(blurx, d0, d1, dynamic_address);
	set_at<1360, 1536>(result, bxy_noinit_ln_32_rd85_res);
	hw_uint<16> bxy_noinit_ln_32_rd86_res = bxy_noinit_ln_32_rd86_select(blurx, d0, d1, dynamic_address);
	set_at<1376, 1536>(result, bxy_noinit_ln_32_rd86_res);
	hw_uint<16> bxy_noinit_ln_32_rd87_res = bxy_noinit_ln_32_rd87_select(blurx, d0, d1, dynamic_address);
	set_at<1392, 1536>(result, bxy_noinit_ln_32_rd87_res);
	hw_uint<16> bxy_noinit_ln_32_rd88_res = bxy_noinit_ln_32_rd88_select(blurx, d0, d1, dynamic_address);
	set_at<1408, 1536>(result, bxy_noinit_ln_32_rd88_res);
	hw_uint<16> bxy_noinit_ln_32_rd89_res = bxy_noinit_ln_32_rd89_select(blurx, d0, d1, dynamic_address);
	set_at<1424, 1536>(result, bxy_noinit_ln_32_rd89_res);
	hw_uint<16> bxy_noinit_ln_32_rd90_res = bxy_noinit_ln_32_rd90_select(blurx, d0, d1, dynamic_address);
	set_at<1440, 1536>(result, bxy_noinit_ln_32_rd90_res);
	hw_uint<16> bxy_noinit_ln_32_rd91_res = bxy_noinit_ln_32_rd91_select(blurx, d0, d1, dynamic_address);
	set_at<1456, 1536>(result, bxy_noinit_ln_32_rd91_res);
	hw_uint<16> bxy_noinit_ln_32_rd92_res = bxy_noinit_ln_32_rd92_select(blurx, d0, d1, dynamic_address);
	set_at<1472, 1536>(result, bxy_noinit_ln_32_rd92_res);
	hw_uint<16> bxy_noinit_ln_32_rd93_res = bxy_noinit_ln_32_rd93_select(blurx, d0, d1, dynamic_address);
	set_at<1488, 1536>(result, bxy_noinit_ln_32_rd93_res);
	hw_uint<16> bxy_noinit_ln_32_rd94_res = bxy_noinit_ln_32_rd94_select(blurx, d0, d1, dynamic_address);
	set_at<1504, 1536>(result, bxy_noinit_ln_32_rd94_res);
	hw_uint<16> bxy_noinit_ln_32_rd95_res = bxy_noinit_ln_32_rd95_select(blurx, d0, d1, dynamic_address);
	set_at<1520, 1536>(result, bxy_noinit_ln_32_rd95_res);
	return result;
}

struct input_input_update_0_write0_merged_banks_3_cache {
	// RAM Box: {[0, 1920], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write1_merged_banks_3_cache {
	// RAM Box: {[1, 1921], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write10_merged_banks_3_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write11_merged_banks_3_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write12_merged_banks_3_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write13_merged_banks_3_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write14_merged_banks_3_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write15_merged_banks_3_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write16_merged_banks_3_cache {
	// RAM Box: {[16, 1936], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write17_merged_banks_3_cache {
	// RAM Box: {[17, 1937], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write18_merged_banks_3_cache {
	// RAM Box: {[18, 1938], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write19_merged_banks_3_cache {
	// RAM Box: {[19, 1939], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write2_merged_banks_3_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write20_merged_banks_3_cache {
	// RAM Box: {[20, 1940], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write21_merged_banks_3_cache {
	// RAM Box: {[21, 1941], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write22_merged_banks_3_cache {
	// RAM Box: {[22, 1942], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write23_merged_banks_3_cache {
	// RAM Box: {[23, 1943], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write24_merged_banks_3_cache {
	// RAM Box: {[24, 1944], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write25_merged_banks_3_cache {
	// RAM Box: {[25, 1945], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write26_merged_banks_3_cache {
	// RAM Box: {[26, 1946], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write27_merged_banks_3_cache {
	// RAM Box: {[27, 1947], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write28_merged_banks_3_cache {
	// RAM Box: {[28, 1948], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write29_merged_banks_3_cache {
	// RAM Box: {[29, 1949], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write3_merged_banks_3_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write30_merged_banks_3_cache {
	// RAM Box: {[30, 1950], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write31_merged_banks_3_cache {
	// RAM Box: {[31, 1951], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write4_merged_banks_3_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write5_merged_banks_3_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write6_merged_banks_3_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write7_merged_banks_3_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write8_merged_banks_3_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_input_update_0_write9_merged_banks_3_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 61, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 60> f1;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 60> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_60() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_61() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 60
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 60 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct input_cache {
  // # of banks: 32
  input_input_update_0_write0_merged_banks_3_cache input_input_update_0_write0_merged_banks_3;
  input_input_update_0_write1_merged_banks_3_cache input_input_update_0_write1_merged_banks_3;
  input_input_update_0_write10_merged_banks_3_cache input_input_update_0_write10_merged_banks_3;
  input_input_update_0_write11_merged_banks_3_cache input_input_update_0_write11_merged_banks_3;
  input_input_update_0_write12_merged_banks_3_cache input_input_update_0_write12_merged_banks_3;
  input_input_update_0_write13_merged_banks_3_cache input_input_update_0_write13_merged_banks_3;
  input_input_update_0_write14_merged_banks_3_cache input_input_update_0_write14_merged_banks_3;
  input_input_update_0_write15_merged_banks_3_cache input_input_update_0_write15_merged_banks_3;
  input_input_update_0_write16_merged_banks_3_cache input_input_update_0_write16_merged_banks_3;
  input_input_update_0_write17_merged_banks_3_cache input_input_update_0_write17_merged_banks_3;
  input_input_update_0_write18_merged_banks_3_cache input_input_update_0_write18_merged_banks_3;
  input_input_update_0_write19_merged_banks_3_cache input_input_update_0_write19_merged_banks_3;
  input_input_update_0_write2_merged_banks_3_cache input_input_update_0_write2_merged_banks_3;
  input_input_update_0_write20_merged_banks_3_cache input_input_update_0_write20_merged_banks_3;
  input_input_update_0_write21_merged_banks_3_cache input_input_update_0_write21_merged_banks_3;
  input_input_update_0_write22_merged_banks_3_cache input_input_update_0_write22_merged_banks_3;
  input_input_update_0_write23_merged_banks_3_cache input_input_update_0_write23_merged_banks_3;
  input_input_update_0_write24_merged_banks_3_cache input_input_update_0_write24_merged_banks_3;
  input_input_update_0_write25_merged_banks_3_cache input_input_update_0_write25_merged_banks_3;
  input_input_update_0_write26_merged_banks_3_cache input_input_update_0_write26_merged_banks_3;
  input_input_update_0_write27_merged_banks_3_cache input_input_update_0_write27_merged_banks_3;
  input_input_update_0_write28_merged_banks_3_cache input_input_update_0_write28_merged_banks_3;
  input_input_update_0_write29_merged_banks_3_cache input_input_update_0_write29_merged_banks_3;
  input_input_update_0_write3_merged_banks_3_cache input_input_update_0_write3_merged_banks_3;
  input_input_update_0_write30_merged_banks_3_cache input_input_update_0_write30_merged_banks_3;
  input_input_update_0_write31_merged_banks_3_cache input_input_update_0_write31_merged_banks_3;
  input_input_update_0_write4_merged_banks_3_cache input_input_update_0_write4_merged_banks_3;
  input_input_update_0_write5_merged_banks_3_cache input_input_update_0_write5_merged_banks_3;
  input_input_update_0_write6_merged_banks_3_cache input_input_update_0_write6_merged_banks_3;
  input_input_update_0_write7_merged_banks_3_cache input_input_update_0_write7_merged_banks_3;
  input_input_update_0_write8_merged_banks_3_cache input_input_update_0_write8_merged_banks_3;
  input_input_update_0_write9_merged_banks_3_cache input_input_update_0_write9_merged_banks_3;
};



inline void input_input_update_0_write0_write(hw_uint<16>& input_input_update_0_write0, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write0_merged_banks_3.push(input_input_update_0_write0);
}

inline void input_input_update_0_write1_write(hw_uint<16>& input_input_update_0_write1, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write1_merged_banks_3.push(input_input_update_0_write1);
}

inline void input_input_update_0_write10_write(hw_uint<16>& input_input_update_0_write10, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write10_merged_banks_3.push(input_input_update_0_write10);
}

inline void input_input_update_0_write11_write(hw_uint<16>& input_input_update_0_write11, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write11_merged_banks_3.push(input_input_update_0_write11);
}

inline void input_input_update_0_write12_write(hw_uint<16>& input_input_update_0_write12, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write12_merged_banks_3.push(input_input_update_0_write12);
}

inline void input_input_update_0_write13_write(hw_uint<16>& input_input_update_0_write13, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write13_merged_banks_3.push(input_input_update_0_write13);
}

inline void input_input_update_0_write14_write(hw_uint<16>& input_input_update_0_write14, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write14_merged_banks_3.push(input_input_update_0_write14);
}

inline void input_input_update_0_write15_write(hw_uint<16>& input_input_update_0_write15, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write15_merged_banks_3.push(input_input_update_0_write15);
}

inline void input_input_update_0_write16_write(hw_uint<16>& input_input_update_0_write16, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write16_merged_banks_3.push(input_input_update_0_write16);
}

inline void input_input_update_0_write17_write(hw_uint<16>& input_input_update_0_write17, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write17_merged_banks_3.push(input_input_update_0_write17);
}

inline void input_input_update_0_write18_write(hw_uint<16>& input_input_update_0_write18, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write18_merged_banks_3.push(input_input_update_0_write18);
}

inline void input_input_update_0_write19_write(hw_uint<16>& input_input_update_0_write19, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write19_merged_banks_3.push(input_input_update_0_write19);
}

inline void input_input_update_0_write2_write(hw_uint<16>& input_input_update_0_write2, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write2_merged_banks_3.push(input_input_update_0_write2);
}

inline void input_input_update_0_write20_write(hw_uint<16>& input_input_update_0_write20, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write20_merged_banks_3.push(input_input_update_0_write20);
}

inline void input_input_update_0_write21_write(hw_uint<16>& input_input_update_0_write21, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write21_merged_banks_3.push(input_input_update_0_write21);
}

inline void input_input_update_0_write22_write(hw_uint<16>& input_input_update_0_write22, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write22_merged_banks_3.push(input_input_update_0_write22);
}

inline void input_input_update_0_write23_write(hw_uint<16>& input_input_update_0_write23, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write23_merged_banks_3.push(input_input_update_0_write23);
}

inline void input_input_update_0_write24_write(hw_uint<16>& input_input_update_0_write24, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write24_merged_banks_3.push(input_input_update_0_write24);
}

inline void input_input_update_0_write25_write(hw_uint<16>& input_input_update_0_write25, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write25_merged_banks_3.push(input_input_update_0_write25);
}

inline void input_input_update_0_write26_write(hw_uint<16>& input_input_update_0_write26, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write26_merged_banks_3.push(input_input_update_0_write26);
}

inline void input_input_update_0_write27_write(hw_uint<16>& input_input_update_0_write27, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write27_merged_banks_3.push(input_input_update_0_write27);
}

inline void input_input_update_0_write28_write(hw_uint<16>& input_input_update_0_write28, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write28_merged_banks_3.push(input_input_update_0_write28);
}

inline void input_input_update_0_write29_write(hw_uint<16>& input_input_update_0_write29, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write29_merged_banks_3.push(input_input_update_0_write29);
}

inline void input_input_update_0_write3_write(hw_uint<16>& input_input_update_0_write3, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write3_merged_banks_3.push(input_input_update_0_write3);
}

inline void input_input_update_0_write30_write(hw_uint<16>& input_input_update_0_write30, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write30_merged_banks_3.push(input_input_update_0_write30);
}

inline void input_input_update_0_write31_write(hw_uint<16>& input_input_update_0_write31, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write31_merged_banks_3.push(input_input_update_0_write31);
}

inline void input_input_update_0_write4_write(hw_uint<16>& input_input_update_0_write4, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write4_merged_banks_3.push(input_input_update_0_write4);
}

inline void input_input_update_0_write5_write(hw_uint<16>& input_input_update_0_write5, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write5_merged_banks_3.push(input_input_update_0_write5);
}

inline void input_input_update_0_write6_write(hw_uint<16>& input_input_update_0_write6, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write6_merged_banks_3.push(input_input_update_0_write6);
}

inline void input_input_update_0_write7_write(hw_uint<16>& input_input_update_0_write7, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write7_merged_banks_3.push(input_input_update_0_write7);
}

inline void input_input_update_0_write8_write(hw_uint<16>& input_input_update_0_write8, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write8_merged_banks_3.push(input_input_update_0_write8);
}

inline void input_input_update_0_write9_write(hw_uint<16>& input_input_update_0_write9, input_cache& input, int d0, int d1, int dynamic_address) {
  input.input_input_update_0_write9_merged_banks_3.push(input_input_update_0_write9);
}

inline hw_uint<16> blurx_rd0_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd0 read pattern: { blurx_update_0[d0, d1] -> input[32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write0 = input.input_input_update_0_write0_merged_banks_3.peek_122();
  return value_input_input_update_0_write0;
  return 0;
}

inline hw_uint<16> blurx_rd1_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd1 read pattern: { blurx_update_0[d0, d1] -> input[32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write0 = input.input_input_update_0_write0_merged_banks_3.peek_61();
  return value_input_input_update_0_write0;
  return 0;
}

inline hw_uint<16> blurx_rd10_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd10 read pattern: { blurx_update_0[d0, d1] -> input[3 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write3 = input.input_input_update_0_write3_merged_banks_3.peek_61();
  return value_input_input_update_0_write3;
  return 0;
}

inline hw_uint<16> blurx_rd11_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd11 read pattern: { blurx_update_0[d0, d1] -> input[3 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write3 = input.input_input_update_0_write3_merged_banks_3.peek_0();
  return value_input_input_update_0_write3;
  return 0;
}

inline hw_uint<16> blurx_rd12_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd12 read pattern: { blurx_update_0[d0, d1] -> input[4 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write4 = input.input_input_update_0_write4_merged_banks_3.peek_122();
  return value_input_input_update_0_write4;
  return 0;
}

inline hw_uint<16> blurx_rd13_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd13 read pattern: { blurx_update_0[d0, d1] -> input[4 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write4 = input.input_input_update_0_write4_merged_banks_3.peek_61();
  return value_input_input_update_0_write4;
  return 0;
}

inline hw_uint<16> blurx_rd14_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd14 read pattern: { blurx_update_0[d0, d1] -> input[4 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write4 = input.input_input_update_0_write4_merged_banks_3.peek_0();
  return value_input_input_update_0_write4;
  return 0;
}

inline hw_uint<16> blurx_rd15_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd15 read pattern: { blurx_update_0[d0, d1] -> input[5 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write5 = input.input_input_update_0_write5_merged_banks_3.peek_122();
  return value_input_input_update_0_write5;
  return 0;
}

inline hw_uint<16> blurx_rd16_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd16 read pattern: { blurx_update_0[d0, d1] -> input[5 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write5 = input.input_input_update_0_write5_merged_banks_3.peek_61();
  return value_input_input_update_0_write5;
  return 0;
}

inline hw_uint<16> blurx_rd17_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd17 read pattern: { blurx_update_0[d0, d1] -> input[5 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write5 = input.input_input_update_0_write5_merged_banks_3.peek_0();
  return value_input_input_update_0_write5;
  return 0;
}

inline hw_uint<16> blurx_rd18_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd18 read pattern: { blurx_update_0[d0, d1] -> input[6 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write6 = input.input_input_update_0_write6_merged_banks_3.peek_122();
  return value_input_input_update_0_write6;
  return 0;
}

inline hw_uint<16> blurx_rd19_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd19 read pattern: { blurx_update_0[d0, d1] -> input[6 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write6 = input.input_input_update_0_write6_merged_banks_3.peek_61();
  return value_input_input_update_0_write6;
  return 0;
}

inline hw_uint<16> blurx_rd2_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd2 read pattern: { blurx_update_0[d0, d1] -> input[32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write0 = input.input_input_update_0_write0_merged_banks_3.peek_0();
  return value_input_input_update_0_write0;
  return 0;
}

inline hw_uint<16> blurx_rd20_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd20 read pattern: { blurx_update_0[d0, d1] -> input[6 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write6 = input.input_input_update_0_write6_merged_banks_3.peek_0();
  return value_input_input_update_0_write6;
  return 0;
}

inline hw_uint<16> blurx_rd21_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd21 read pattern: { blurx_update_0[d0, d1] -> input[7 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write7 = input.input_input_update_0_write7_merged_banks_3.peek_122();
  return value_input_input_update_0_write7;
  return 0;
}

inline hw_uint<16> blurx_rd22_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd22 read pattern: { blurx_update_0[d0, d1] -> input[7 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write7 = input.input_input_update_0_write7_merged_banks_3.peek_61();
  return value_input_input_update_0_write7;
  return 0;
}

inline hw_uint<16> blurx_rd23_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd23 read pattern: { blurx_update_0[d0, d1] -> input[7 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write7 = input.input_input_update_0_write7_merged_banks_3.peek_0();
  return value_input_input_update_0_write7;
  return 0;
}

inline hw_uint<16> blurx_rd24_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd24 read pattern: { blurx_update_0[d0, d1] -> input[8 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write8 = input.input_input_update_0_write8_merged_banks_3.peek_122();
  return value_input_input_update_0_write8;
  return 0;
}

inline hw_uint<16> blurx_rd25_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd25 read pattern: { blurx_update_0[d0, d1] -> input[8 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write8 = input.input_input_update_0_write8_merged_banks_3.peek_61();
  return value_input_input_update_0_write8;
  return 0;
}

inline hw_uint<16> blurx_rd26_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd26 read pattern: { blurx_update_0[d0, d1] -> input[8 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write8 = input.input_input_update_0_write8_merged_banks_3.peek_0();
  return value_input_input_update_0_write8;
  return 0;
}

inline hw_uint<16> blurx_rd27_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd27 read pattern: { blurx_update_0[d0, d1] -> input[9 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write9 = input.input_input_update_0_write9_merged_banks_3.peek_122();
  return value_input_input_update_0_write9;
  return 0;
}

inline hw_uint<16> blurx_rd28_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd28 read pattern: { blurx_update_0[d0, d1] -> input[9 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write9 = input.input_input_update_0_write9_merged_banks_3.peek_61();
  return value_input_input_update_0_write9;
  return 0;
}

inline hw_uint<16> blurx_rd29_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd29 read pattern: { blurx_update_0[d0, d1] -> input[9 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write9 = input.input_input_update_0_write9_merged_banks_3.peek_0();
  return value_input_input_update_0_write9;
  return 0;
}

inline hw_uint<16> blurx_rd3_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd3 read pattern: { blurx_update_0[d0, d1] -> input[1 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write1 = input.input_input_update_0_write1_merged_banks_3.peek_122();
  return value_input_input_update_0_write1;
  return 0;
}

inline hw_uint<16> blurx_rd30_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd30 read pattern: { blurx_update_0[d0, d1] -> input[10 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write10 = input.input_input_update_0_write10_merged_banks_3.peek_122();
  return value_input_input_update_0_write10;
  return 0;
}

inline hw_uint<16> blurx_rd31_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd31 read pattern: { blurx_update_0[d0, d1] -> input[10 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write10 = input.input_input_update_0_write10_merged_banks_3.peek_61();
  return value_input_input_update_0_write10;
  return 0;
}

inline hw_uint<16> blurx_rd32_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd32 read pattern: { blurx_update_0[d0, d1] -> input[10 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write10 = input.input_input_update_0_write10_merged_banks_3.peek_0();
  return value_input_input_update_0_write10;
  return 0;
}

inline hw_uint<16> blurx_rd33_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd33 read pattern: { blurx_update_0[d0, d1] -> input[11 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write11 = input.input_input_update_0_write11_merged_banks_3.peek_122();
  return value_input_input_update_0_write11;
  return 0;
}

inline hw_uint<16> blurx_rd34_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd34 read pattern: { blurx_update_0[d0, d1] -> input[11 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write11 = input.input_input_update_0_write11_merged_banks_3.peek_61();
  return value_input_input_update_0_write11;
  return 0;
}

inline hw_uint<16> blurx_rd35_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd35 read pattern: { blurx_update_0[d0, d1] -> input[11 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write11 = input.input_input_update_0_write11_merged_banks_3.peek_0();
  return value_input_input_update_0_write11;
  return 0;
}

inline hw_uint<16> blurx_rd36_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd36 read pattern: { blurx_update_0[d0, d1] -> input[12 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write12 = input.input_input_update_0_write12_merged_banks_3.peek_122();
  return value_input_input_update_0_write12;
  return 0;
}

inline hw_uint<16> blurx_rd37_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd37 read pattern: { blurx_update_0[d0, d1] -> input[12 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write12 = input.input_input_update_0_write12_merged_banks_3.peek_61();
  return value_input_input_update_0_write12;
  return 0;
}

inline hw_uint<16> blurx_rd38_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd38 read pattern: { blurx_update_0[d0, d1] -> input[12 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write12 = input.input_input_update_0_write12_merged_banks_3.peek_0();
  return value_input_input_update_0_write12;
  return 0;
}

inline hw_uint<16> blurx_rd39_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd39 read pattern: { blurx_update_0[d0, d1] -> input[13 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write13 = input.input_input_update_0_write13_merged_banks_3.peek_122();
  return value_input_input_update_0_write13;
  return 0;
}

inline hw_uint<16> blurx_rd4_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd4 read pattern: { blurx_update_0[d0, d1] -> input[1 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write1 = input.input_input_update_0_write1_merged_banks_3.peek_61();
  return value_input_input_update_0_write1;
  return 0;
}

inline hw_uint<16> blurx_rd40_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd40 read pattern: { blurx_update_0[d0, d1] -> input[13 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write13 = input.input_input_update_0_write13_merged_banks_3.peek_61();
  return value_input_input_update_0_write13;
  return 0;
}

inline hw_uint<16> blurx_rd41_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd41 read pattern: { blurx_update_0[d0, d1] -> input[13 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write13 = input.input_input_update_0_write13_merged_banks_3.peek_0();
  return value_input_input_update_0_write13;
  return 0;
}

inline hw_uint<16> blurx_rd42_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd42 read pattern: { blurx_update_0[d0, d1] -> input[14 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write14 = input.input_input_update_0_write14_merged_banks_3.peek_122();
  return value_input_input_update_0_write14;
  return 0;
}

inline hw_uint<16> blurx_rd43_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd43 read pattern: { blurx_update_0[d0, d1] -> input[14 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write14 = input.input_input_update_0_write14_merged_banks_3.peek_61();
  return value_input_input_update_0_write14;
  return 0;
}

inline hw_uint<16> blurx_rd44_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd44 read pattern: { blurx_update_0[d0, d1] -> input[14 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write14 = input.input_input_update_0_write14_merged_banks_3.peek_0();
  return value_input_input_update_0_write14;
  return 0;
}

inline hw_uint<16> blurx_rd45_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd45 read pattern: { blurx_update_0[d0, d1] -> input[15 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write15 = input.input_input_update_0_write15_merged_banks_3.peek_122();
  return value_input_input_update_0_write15;
  return 0;
}

inline hw_uint<16> blurx_rd46_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd46 read pattern: { blurx_update_0[d0, d1] -> input[15 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write15 = input.input_input_update_0_write15_merged_banks_3.peek_61();
  return value_input_input_update_0_write15;
  return 0;
}

inline hw_uint<16> blurx_rd47_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd47 read pattern: { blurx_update_0[d0, d1] -> input[15 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write15 = input.input_input_update_0_write15_merged_banks_3.peek_0();
  return value_input_input_update_0_write15;
  return 0;
}

inline hw_uint<16> blurx_rd48_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd48 read pattern: { blurx_update_0[d0, d1] -> input[16 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write16 = input.input_input_update_0_write16_merged_banks_3.peek_122();
  return value_input_input_update_0_write16;
  return 0;
}

inline hw_uint<16> blurx_rd49_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd49 read pattern: { blurx_update_0[d0, d1] -> input[16 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write16 = input.input_input_update_0_write16_merged_banks_3.peek_61();
  return value_input_input_update_0_write16;
  return 0;
}

inline hw_uint<16> blurx_rd5_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd5 read pattern: { blurx_update_0[d0, d1] -> input[1 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write1 = input.input_input_update_0_write1_merged_banks_3.peek_0();
  return value_input_input_update_0_write1;
  return 0;
}

inline hw_uint<16> blurx_rd50_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd50 read pattern: { blurx_update_0[d0, d1] -> input[16 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write16 = input.input_input_update_0_write16_merged_banks_3.peek_0();
  return value_input_input_update_0_write16;
  return 0;
}

inline hw_uint<16> blurx_rd51_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd51 read pattern: { blurx_update_0[d0, d1] -> input[17 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write17 = input.input_input_update_0_write17_merged_banks_3.peek_122();
  return value_input_input_update_0_write17;
  return 0;
}

inline hw_uint<16> blurx_rd52_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd52 read pattern: { blurx_update_0[d0, d1] -> input[17 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write17 = input.input_input_update_0_write17_merged_banks_3.peek_61();
  return value_input_input_update_0_write17;
  return 0;
}

inline hw_uint<16> blurx_rd53_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd53 read pattern: { blurx_update_0[d0, d1] -> input[17 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write17 = input.input_input_update_0_write17_merged_banks_3.peek_0();
  return value_input_input_update_0_write17;
  return 0;
}

inline hw_uint<16> blurx_rd54_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd54 read pattern: { blurx_update_0[d0, d1] -> input[18 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write18 = input.input_input_update_0_write18_merged_banks_3.peek_122();
  return value_input_input_update_0_write18;
  return 0;
}

inline hw_uint<16> blurx_rd55_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd55 read pattern: { blurx_update_0[d0, d1] -> input[18 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write18 = input.input_input_update_0_write18_merged_banks_3.peek_61();
  return value_input_input_update_0_write18;
  return 0;
}

inline hw_uint<16> blurx_rd56_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd56 read pattern: { blurx_update_0[d0, d1] -> input[18 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write18 = input.input_input_update_0_write18_merged_banks_3.peek_0();
  return value_input_input_update_0_write18;
  return 0;
}

inline hw_uint<16> blurx_rd57_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd57 read pattern: { blurx_update_0[d0, d1] -> input[19 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write19 = input.input_input_update_0_write19_merged_banks_3.peek_122();
  return value_input_input_update_0_write19;
  return 0;
}

inline hw_uint<16> blurx_rd58_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd58 read pattern: { blurx_update_0[d0, d1] -> input[19 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write19 = input.input_input_update_0_write19_merged_banks_3.peek_61();
  return value_input_input_update_0_write19;
  return 0;
}

inline hw_uint<16> blurx_rd59_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd59 read pattern: { blurx_update_0[d0, d1] -> input[19 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write19 = input.input_input_update_0_write19_merged_banks_3.peek_0();
  return value_input_input_update_0_write19;
  return 0;
}

inline hw_uint<16> blurx_rd6_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd6 read pattern: { blurx_update_0[d0, d1] -> input[2 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write2 = input.input_input_update_0_write2_merged_banks_3.peek_122();
  return value_input_input_update_0_write2;
  return 0;
}

inline hw_uint<16> blurx_rd60_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd60 read pattern: { blurx_update_0[d0, d1] -> input[20 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write20 = input.input_input_update_0_write20_merged_banks_3.peek_122();
  return value_input_input_update_0_write20;
  return 0;
}

inline hw_uint<16> blurx_rd61_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd61 read pattern: { blurx_update_0[d0, d1] -> input[20 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write20 = input.input_input_update_0_write20_merged_banks_3.peek_61();
  return value_input_input_update_0_write20;
  return 0;
}

inline hw_uint<16> blurx_rd62_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd62 read pattern: { blurx_update_0[d0, d1] -> input[20 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write20 = input.input_input_update_0_write20_merged_banks_3.peek_0();
  return value_input_input_update_0_write20;
  return 0;
}

inline hw_uint<16> blurx_rd63_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd63 read pattern: { blurx_update_0[d0, d1] -> input[21 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write21 = input.input_input_update_0_write21_merged_banks_3.peek_122();
  return value_input_input_update_0_write21;
  return 0;
}

inline hw_uint<16> blurx_rd64_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd64 read pattern: { blurx_update_0[d0, d1] -> input[21 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write21 = input.input_input_update_0_write21_merged_banks_3.peek_61();
  return value_input_input_update_0_write21;
  return 0;
}

inline hw_uint<16> blurx_rd65_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd65 read pattern: { blurx_update_0[d0, d1] -> input[21 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write21 = input.input_input_update_0_write21_merged_banks_3.peek_0();
  return value_input_input_update_0_write21;
  return 0;
}

inline hw_uint<16> blurx_rd66_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd66 read pattern: { blurx_update_0[d0, d1] -> input[22 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write22 = input.input_input_update_0_write22_merged_banks_3.peek_122();
  return value_input_input_update_0_write22;
  return 0;
}

inline hw_uint<16> blurx_rd67_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd67 read pattern: { blurx_update_0[d0, d1] -> input[22 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write22 = input.input_input_update_0_write22_merged_banks_3.peek_61();
  return value_input_input_update_0_write22;
  return 0;
}

inline hw_uint<16> blurx_rd68_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd68 read pattern: { blurx_update_0[d0, d1] -> input[22 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write22 = input.input_input_update_0_write22_merged_banks_3.peek_0();
  return value_input_input_update_0_write22;
  return 0;
}

inline hw_uint<16> blurx_rd69_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd69 read pattern: { blurx_update_0[d0, d1] -> input[23 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write23 = input.input_input_update_0_write23_merged_banks_3.peek_122();
  return value_input_input_update_0_write23;
  return 0;
}

inline hw_uint<16> blurx_rd7_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd7 read pattern: { blurx_update_0[d0, d1] -> input[2 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write2 = input.input_input_update_0_write2_merged_banks_3.peek_61();
  return value_input_input_update_0_write2;
  return 0;
}

inline hw_uint<16> blurx_rd70_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd70 read pattern: { blurx_update_0[d0, d1] -> input[23 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write23 = input.input_input_update_0_write23_merged_banks_3.peek_61();
  return value_input_input_update_0_write23;
  return 0;
}

inline hw_uint<16> blurx_rd71_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd71 read pattern: { blurx_update_0[d0, d1] -> input[23 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write23 = input.input_input_update_0_write23_merged_banks_3.peek_0();
  return value_input_input_update_0_write23;
  return 0;
}

inline hw_uint<16> blurx_rd72_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd72 read pattern: { blurx_update_0[d0, d1] -> input[24 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write24 = input.input_input_update_0_write24_merged_banks_3.peek_122();
  return value_input_input_update_0_write24;
  return 0;
}

inline hw_uint<16> blurx_rd73_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd73 read pattern: { blurx_update_0[d0, d1] -> input[24 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write24 = input.input_input_update_0_write24_merged_banks_3.peek_61();
  return value_input_input_update_0_write24;
  return 0;
}

inline hw_uint<16> blurx_rd74_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd74 read pattern: { blurx_update_0[d0, d1] -> input[24 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write24 = input.input_input_update_0_write24_merged_banks_3.peek_0();
  return value_input_input_update_0_write24;
  return 0;
}

inline hw_uint<16> blurx_rd75_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd75 read pattern: { blurx_update_0[d0, d1] -> input[25 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write25 = input.input_input_update_0_write25_merged_banks_3.peek_122();
  return value_input_input_update_0_write25;
  return 0;
}

inline hw_uint<16> blurx_rd76_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd76 read pattern: { blurx_update_0[d0, d1] -> input[25 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write25 = input.input_input_update_0_write25_merged_banks_3.peek_61();
  return value_input_input_update_0_write25;
  return 0;
}

inline hw_uint<16> blurx_rd77_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd77 read pattern: { blurx_update_0[d0, d1] -> input[25 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write25 = input.input_input_update_0_write25_merged_banks_3.peek_0();
  return value_input_input_update_0_write25;
  return 0;
}

inline hw_uint<16> blurx_rd78_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd78 read pattern: { blurx_update_0[d0, d1] -> input[26 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write26 = input.input_input_update_0_write26_merged_banks_3.peek_122();
  return value_input_input_update_0_write26;
  return 0;
}

inline hw_uint<16> blurx_rd79_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd79 read pattern: { blurx_update_0[d0, d1] -> input[26 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write26 = input.input_input_update_0_write26_merged_banks_3.peek_61();
  return value_input_input_update_0_write26;
  return 0;
}

inline hw_uint<16> blurx_rd8_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd8 read pattern: { blurx_update_0[d0, d1] -> input[2 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write2 = input.input_input_update_0_write2_merged_banks_3.peek_0();
  return value_input_input_update_0_write2;
  return 0;
}

inline hw_uint<16> blurx_rd80_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd80 read pattern: { blurx_update_0[d0, d1] -> input[26 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write26 = input.input_input_update_0_write26_merged_banks_3.peek_0();
  return value_input_input_update_0_write26;
  return 0;
}

inline hw_uint<16> blurx_rd81_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd81 read pattern: { blurx_update_0[d0, d1] -> input[27 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write27 = input.input_input_update_0_write27_merged_banks_3.peek_122();
  return value_input_input_update_0_write27;
  return 0;
}

inline hw_uint<16> blurx_rd82_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd82 read pattern: { blurx_update_0[d0, d1] -> input[27 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write27 = input.input_input_update_0_write27_merged_banks_3.peek_61();
  return value_input_input_update_0_write27;
  return 0;
}

inline hw_uint<16> blurx_rd83_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd83 read pattern: { blurx_update_0[d0, d1] -> input[27 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write27 = input.input_input_update_0_write27_merged_banks_3.peek_0();
  return value_input_input_update_0_write27;
  return 0;
}

inline hw_uint<16> blurx_rd84_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd84 read pattern: { blurx_update_0[d0, d1] -> input[28 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write28 = input.input_input_update_0_write28_merged_banks_3.peek_122();
  return value_input_input_update_0_write28;
  return 0;
}

inline hw_uint<16> blurx_rd85_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd85 read pattern: { blurx_update_0[d0, d1] -> input[28 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write28 = input.input_input_update_0_write28_merged_banks_3.peek_61();
  return value_input_input_update_0_write28;
  return 0;
}

inline hw_uint<16> blurx_rd86_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd86 read pattern: { blurx_update_0[d0, d1] -> input[28 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write28 = input.input_input_update_0_write28_merged_banks_3.peek_0();
  return value_input_input_update_0_write28;
  return 0;
}

inline hw_uint<16> blurx_rd87_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd87 read pattern: { blurx_update_0[d0, d1] -> input[29 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write29 = input.input_input_update_0_write29_merged_banks_3.peek_122();
  return value_input_input_update_0_write29;
  return 0;
}

inline hw_uint<16> blurx_rd88_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd88 read pattern: { blurx_update_0[d0, d1] -> input[29 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write29 = input.input_input_update_0_write29_merged_banks_3.peek_61();
  return value_input_input_update_0_write29;
  return 0;
}

inline hw_uint<16> blurx_rd89_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd89 read pattern: { blurx_update_0[d0, d1] -> input[29 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write29 = input.input_input_update_0_write29_merged_banks_3.peek_0();
  return value_input_input_update_0_write29;
  return 0;
}

inline hw_uint<16> blurx_rd9_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd9 read pattern: { blurx_update_0[d0, d1] -> input[3 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write3 = input.input_input_update_0_write3_merged_banks_3.peek_122();
  return value_input_input_update_0_write3;
  return 0;
}

inline hw_uint<16> blurx_rd90_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd90 read pattern: { blurx_update_0[d0, d1] -> input[30 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write30 = input.input_input_update_0_write30_merged_banks_3.peek_122();
  return value_input_input_update_0_write30;
  return 0;
}

inline hw_uint<16> blurx_rd91_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd91 read pattern: { blurx_update_0[d0, d1] -> input[30 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write30 = input.input_input_update_0_write30_merged_banks_3.peek_61();
  return value_input_input_update_0_write30;
  return 0;
}

inline hw_uint<16> blurx_rd92_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd92 read pattern: { blurx_update_0[d0, d1] -> input[30 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write30 = input.input_input_update_0_write30_merged_banks_3.peek_0();
  return value_input_input_update_0_write30;
  return 0;
}

inline hw_uint<16> blurx_rd93_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd93 read pattern: { blurx_update_0[d0, d1] -> input[31 + 32d0, d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write31 = input.input_input_update_0_write31_merged_banks_3.peek_122();
  return value_input_input_update_0_write31;
  return 0;
}

inline hw_uint<16> blurx_rd94_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd94 read pattern: { blurx_update_0[d0, d1] -> input[31 + 32d0, 1 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write31 = input.input_input_update_0_write31_merged_banks_3.peek_61();
  return value_input_input_update_0_write31;
  return 0;
}

inline hw_uint<16> blurx_rd95_select(input_cache& input, int d0, int d1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // blurx_rd95 read pattern: { blurx_update_0[d0, d1] -> input[31 + 32d0, 2 + d1] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Read schedule : { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
  // Write schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
  auto value_input_input_update_0_write31 = input.input_input_update_0_write31_merged_banks_3.peek_0();
  return value_input_input_update_0_write31;
  return 0;
}

// # of bundles = 2
// blurx_update_0_read
//	blurx_rd0
//	blurx_rd1
//	blurx_rd2
//	blurx_rd3
//	blurx_rd4
//	blurx_rd5
//	blurx_rd6
//	blurx_rd7
//	blurx_rd8
//	blurx_rd9
//	blurx_rd10
//	blurx_rd11
//	blurx_rd12
//	blurx_rd13
//	blurx_rd14
//	blurx_rd15
//	blurx_rd16
//	blurx_rd17
//	blurx_rd18
//	blurx_rd19
//	blurx_rd20
//	blurx_rd21
//	blurx_rd22
//	blurx_rd23
//	blurx_rd24
//	blurx_rd25
//	blurx_rd26
//	blurx_rd27
//	blurx_rd28
//	blurx_rd29
//	blurx_rd30
//	blurx_rd31
//	blurx_rd32
//	blurx_rd33
//	blurx_rd34
//	blurx_rd35
//	blurx_rd36
//	blurx_rd37
//	blurx_rd38
//	blurx_rd39
//	blurx_rd40
//	blurx_rd41
//	blurx_rd42
//	blurx_rd43
//	blurx_rd44
//	blurx_rd45
//	blurx_rd46
//	blurx_rd47
//	blurx_rd48
//	blurx_rd49
//	blurx_rd50
//	blurx_rd51
//	blurx_rd52
//	blurx_rd53
//	blurx_rd54
//	blurx_rd55
//	blurx_rd56
//	blurx_rd57
//	blurx_rd58
//	blurx_rd59
//	blurx_rd60
//	blurx_rd61
//	blurx_rd62
//	blurx_rd63
//	blurx_rd64
//	blurx_rd65
//	blurx_rd66
//	blurx_rd67
//	blurx_rd68
//	blurx_rd69
//	blurx_rd70
//	blurx_rd71
//	blurx_rd72
//	blurx_rd73
//	blurx_rd74
//	blurx_rd75
//	blurx_rd76
//	blurx_rd77
//	blurx_rd78
//	blurx_rd79
//	blurx_rd80
//	blurx_rd81
//	blurx_rd82
//	blurx_rd83
//	blurx_rd84
//	blurx_rd85
//	blurx_rd86
//	blurx_rd87
//	blurx_rd88
//	blurx_rd89
//	blurx_rd90
//	blurx_rd91
//	blurx_rd92
//	blurx_rd93
//	blurx_rd94
//	blurx_rd95
inline hw_uint<1536> input_blurx_update_0_read_bundle_read(input_cache& input, int d0, int d1, int dynamic_address) {
  // # of ports in bundle: 96
    // blurx_rd0
    // blurx_rd1
    // blurx_rd2
    // blurx_rd3
    // blurx_rd4
    // blurx_rd5
    // blurx_rd6
    // blurx_rd7
    // blurx_rd8
    // blurx_rd9
    // blurx_rd10
    // blurx_rd11
    // blurx_rd12
    // blurx_rd13
    // blurx_rd14
    // blurx_rd15
    // blurx_rd16
    // blurx_rd17
    // blurx_rd18
    // blurx_rd19
    // blurx_rd20
    // blurx_rd21
    // blurx_rd22
    // blurx_rd23
    // blurx_rd24
    // blurx_rd25
    // blurx_rd26
    // blurx_rd27
    // blurx_rd28
    // blurx_rd29
    // blurx_rd30
    // blurx_rd31
    // blurx_rd32
    // blurx_rd33
    // blurx_rd34
    // blurx_rd35
    // blurx_rd36
    // blurx_rd37
    // blurx_rd38
    // blurx_rd39
    // blurx_rd40
    // blurx_rd41
    // blurx_rd42
    // blurx_rd43
    // blurx_rd44
    // blurx_rd45
    // blurx_rd46
    // blurx_rd47
    // blurx_rd48
    // blurx_rd49
    // blurx_rd50
    // blurx_rd51
    // blurx_rd52
    // blurx_rd53
    // blurx_rd54
    // blurx_rd55
    // blurx_rd56
    // blurx_rd57
    // blurx_rd58
    // blurx_rd59
    // blurx_rd60
    // blurx_rd61
    // blurx_rd62
    // blurx_rd63
    // blurx_rd64
    // blurx_rd65
    // blurx_rd66
    // blurx_rd67
    // blurx_rd68
    // blurx_rd69
    // blurx_rd70
    // blurx_rd71
    // blurx_rd72
    // blurx_rd73
    // blurx_rd74
    // blurx_rd75
    // blurx_rd76
    // blurx_rd77
    // blurx_rd78
    // blurx_rd79
    // blurx_rd80
    // blurx_rd81
    // blurx_rd82
    // blurx_rd83
    // blurx_rd84
    // blurx_rd85
    // blurx_rd86
    // blurx_rd87
    // blurx_rd88
    // blurx_rd89
    // blurx_rd90
    // blurx_rd91
    // blurx_rd92
    // blurx_rd93
    // blurx_rd94
    // blurx_rd95

	hw_uint<1536> result;
	hw_uint<16> blurx_rd0_res = blurx_rd0_select(input, d0, d1, dynamic_address);
	set_at<0, 1536>(result, blurx_rd0_res);
	hw_uint<16> blurx_rd1_res = blurx_rd1_select(input, d0, d1, dynamic_address);
	set_at<16, 1536>(result, blurx_rd1_res);
	hw_uint<16> blurx_rd2_res = blurx_rd2_select(input, d0, d1, dynamic_address);
	set_at<32, 1536>(result, blurx_rd2_res);
	hw_uint<16> blurx_rd3_res = blurx_rd3_select(input, d0, d1, dynamic_address);
	set_at<48, 1536>(result, blurx_rd3_res);
	hw_uint<16> blurx_rd4_res = blurx_rd4_select(input, d0, d1, dynamic_address);
	set_at<64, 1536>(result, blurx_rd4_res);
	hw_uint<16> blurx_rd5_res = blurx_rd5_select(input, d0, d1, dynamic_address);
	set_at<80, 1536>(result, blurx_rd5_res);
	hw_uint<16> blurx_rd6_res = blurx_rd6_select(input, d0, d1, dynamic_address);
	set_at<96, 1536>(result, blurx_rd6_res);
	hw_uint<16> blurx_rd7_res = blurx_rd7_select(input, d0, d1, dynamic_address);
	set_at<112, 1536>(result, blurx_rd7_res);
	hw_uint<16> blurx_rd8_res = blurx_rd8_select(input, d0, d1, dynamic_address);
	set_at<128, 1536>(result, blurx_rd8_res);
	hw_uint<16> blurx_rd9_res = blurx_rd9_select(input, d0, d1, dynamic_address);
	set_at<144, 1536>(result, blurx_rd9_res);
	hw_uint<16> blurx_rd10_res = blurx_rd10_select(input, d0, d1, dynamic_address);
	set_at<160, 1536>(result, blurx_rd10_res);
	hw_uint<16> blurx_rd11_res = blurx_rd11_select(input, d0, d1, dynamic_address);
	set_at<176, 1536>(result, blurx_rd11_res);
	hw_uint<16> blurx_rd12_res = blurx_rd12_select(input, d0, d1, dynamic_address);
	set_at<192, 1536>(result, blurx_rd12_res);
	hw_uint<16> blurx_rd13_res = blurx_rd13_select(input, d0, d1, dynamic_address);
	set_at<208, 1536>(result, blurx_rd13_res);
	hw_uint<16> blurx_rd14_res = blurx_rd14_select(input, d0, d1, dynamic_address);
	set_at<224, 1536>(result, blurx_rd14_res);
	hw_uint<16> blurx_rd15_res = blurx_rd15_select(input, d0, d1, dynamic_address);
	set_at<240, 1536>(result, blurx_rd15_res);
	hw_uint<16> blurx_rd16_res = blurx_rd16_select(input, d0, d1, dynamic_address);
	set_at<256, 1536>(result, blurx_rd16_res);
	hw_uint<16> blurx_rd17_res = blurx_rd17_select(input, d0, d1, dynamic_address);
	set_at<272, 1536>(result, blurx_rd17_res);
	hw_uint<16> blurx_rd18_res = blurx_rd18_select(input, d0, d1, dynamic_address);
	set_at<288, 1536>(result, blurx_rd18_res);
	hw_uint<16> blurx_rd19_res = blurx_rd19_select(input, d0, d1, dynamic_address);
	set_at<304, 1536>(result, blurx_rd19_res);
	hw_uint<16> blurx_rd20_res = blurx_rd20_select(input, d0, d1, dynamic_address);
	set_at<320, 1536>(result, blurx_rd20_res);
	hw_uint<16> blurx_rd21_res = blurx_rd21_select(input, d0, d1, dynamic_address);
	set_at<336, 1536>(result, blurx_rd21_res);
	hw_uint<16> blurx_rd22_res = blurx_rd22_select(input, d0, d1, dynamic_address);
	set_at<352, 1536>(result, blurx_rd22_res);
	hw_uint<16> blurx_rd23_res = blurx_rd23_select(input, d0, d1, dynamic_address);
	set_at<368, 1536>(result, blurx_rd23_res);
	hw_uint<16> blurx_rd24_res = blurx_rd24_select(input, d0, d1, dynamic_address);
	set_at<384, 1536>(result, blurx_rd24_res);
	hw_uint<16> blurx_rd25_res = blurx_rd25_select(input, d0, d1, dynamic_address);
	set_at<400, 1536>(result, blurx_rd25_res);
	hw_uint<16> blurx_rd26_res = blurx_rd26_select(input, d0, d1, dynamic_address);
	set_at<416, 1536>(result, blurx_rd26_res);
	hw_uint<16> blurx_rd27_res = blurx_rd27_select(input, d0, d1, dynamic_address);
	set_at<432, 1536>(result, blurx_rd27_res);
	hw_uint<16> blurx_rd28_res = blurx_rd28_select(input, d0, d1, dynamic_address);
	set_at<448, 1536>(result, blurx_rd28_res);
	hw_uint<16> blurx_rd29_res = blurx_rd29_select(input, d0, d1, dynamic_address);
	set_at<464, 1536>(result, blurx_rd29_res);
	hw_uint<16> blurx_rd30_res = blurx_rd30_select(input, d0, d1, dynamic_address);
	set_at<480, 1536>(result, blurx_rd30_res);
	hw_uint<16> blurx_rd31_res = blurx_rd31_select(input, d0, d1, dynamic_address);
	set_at<496, 1536>(result, blurx_rd31_res);
	hw_uint<16> blurx_rd32_res = blurx_rd32_select(input, d0, d1, dynamic_address);
	set_at<512, 1536>(result, blurx_rd32_res);
	hw_uint<16> blurx_rd33_res = blurx_rd33_select(input, d0, d1, dynamic_address);
	set_at<528, 1536>(result, blurx_rd33_res);
	hw_uint<16> blurx_rd34_res = blurx_rd34_select(input, d0, d1, dynamic_address);
	set_at<544, 1536>(result, blurx_rd34_res);
	hw_uint<16> blurx_rd35_res = blurx_rd35_select(input, d0, d1, dynamic_address);
	set_at<560, 1536>(result, blurx_rd35_res);
	hw_uint<16> blurx_rd36_res = blurx_rd36_select(input, d0, d1, dynamic_address);
	set_at<576, 1536>(result, blurx_rd36_res);
	hw_uint<16> blurx_rd37_res = blurx_rd37_select(input, d0, d1, dynamic_address);
	set_at<592, 1536>(result, blurx_rd37_res);
	hw_uint<16> blurx_rd38_res = blurx_rd38_select(input, d0, d1, dynamic_address);
	set_at<608, 1536>(result, blurx_rd38_res);
	hw_uint<16> blurx_rd39_res = blurx_rd39_select(input, d0, d1, dynamic_address);
	set_at<624, 1536>(result, blurx_rd39_res);
	hw_uint<16> blurx_rd40_res = blurx_rd40_select(input, d0, d1, dynamic_address);
	set_at<640, 1536>(result, blurx_rd40_res);
	hw_uint<16> blurx_rd41_res = blurx_rd41_select(input, d0, d1, dynamic_address);
	set_at<656, 1536>(result, blurx_rd41_res);
	hw_uint<16> blurx_rd42_res = blurx_rd42_select(input, d0, d1, dynamic_address);
	set_at<672, 1536>(result, blurx_rd42_res);
	hw_uint<16> blurx_rd43_res = blurx_rd43_select(input, d0, d1, dynamic_address);
	set_at<688, 1536>(result, blurx_rd43_res);
	hw_uint<16> blurx_rd44_res = blurx_rd44_select(input, d0, d1, dynamic_address);
	set_at<704, 1536>(result, blurx_rd44_res);
	hw_uint<16> blurx_rd45_res = blurx_rd45_select(input, d0, d1, dynamic_address);
	set_at<720, 1536>(result, blurx_rd45_res);
	hw_uint<16> blurx_rd46_res = blurx_rd46_select(input, d0, d1, dynamic_address);
	set_at<736, 1536>(result, blurx_rd46_res);
	hw_uint<16> blurx_rd47_res = blurx_rd47_select(input, d0, d1, dynamic_address);
	set_at<752, 1536>(result, blurx_rd47_res);
	hw_uint<16> blurx_rd48_res = blurx_rd48_select(input, d0, d1, dynamic_address);
	set_at<768, 1536>(result, blurx_rd48_res);
	hw_uint<16> blurx_rd49_res = blurx_rd49_select(input, d0, d1, dynamic_address);
	set_at<784, 1536>(result, blurx_rd49_res);
	hw_uint<16> blurx_rd50_res = blurx_rd50_select(input, d0, d1, dynamic_address);
	set_at<800, 1536>(result, blurx_rd50_res);
	hw_uint<16> blurx_rd51_res = blurx_rd51_select(input, d0, d1, dynamic_address);
	set_at<816, 1536>(result, blurx_rd51_res);
	hw_uint<16> blurx_rd52_res = blurx_rd52_select(input, d0, d1, dynamic_address);
	set_at<832, 1536>(result, blurx_rd52_res);
	hw_uint<16> blurx_rd53_res = blurx_rd53_select(input, d0, d1, dynamic_address);
	set_at<848, 1536>(result, blurx_rd53_res);
	hw_uint<16> blurx_rd54_res = blurx_rd54_select(input, d0, d1, dynamic_address);
	set_at<864, 1536>(result, blurx_rd54_res);
	hw_uint<16> blurx_rd55_res = blurx_rd55_select(input, d0, d1, dynamic_address);
	set_at<880, 1536>(result, blurx_rd55_res);
	hw_uint<16> blurx_rd56_res = blurx_rd56_select(input, d0, d1, dynamic_address);
	set_at<896, 1536>(result, blurx_rd56_res);
	hw_uint<16> blurx_rd57_res = blurx_rd57_select(input, d0, d1, dynamic_address);
	set_at<912, 1536>(result, blurx_rd57_res);
	hw_uint<16> blurx_rd58_res = blurx_rd58_select(input, d0, d1, dynamic_address);
	set_at<928, 1536>(result, blurx_rd58_res);
	hw_uint<16> blurx_rd59_res = blurx_rd59_select(input, d0, d1, dynamic_address);
	set_at<944, 1536>(result, blurx_rd59_res);
	hw_uint<16> blurx_rd60_res = blurx_rd60_select(input, d0, d1, dynamic_address);
	set_at<960, 1536>(result, blurx_rd60_res);
	hw_uint<16> blurx_rd61_res = blurx_rd61_select(input, d0, d1, dynamic_address);
	set_at<976, 1536>(result, blurx_rd61_res);
	hw_uint<16> blurx_rd62_res = blurx_rd62_select(input, d0, d1, dynamic_address);
	set_at<992, 1536>(result, blurx_rd62_res);
	hw_uint<16> blurx_rd63_res = blurx_rd63_select(input, d0, d1, dynamic_address);
	set_at<1008, 1536>(result, blurx_rd63_res);
	hw_uint<16> blurx_rd64_res = blurx_rd64_select(input, d0, d1, dynamic_address);
	set_at<1024, 1536>(result, blurx_rd64_res);
	hw_uint<16> blurx_rd65_res = blurx_rd65_select(input, d0, d1, dynamic_address);
	set_at<1040, 1536>(result, blurx_rd65_res);
	hw_uint<16> blurx_rd66_res = blurx_rd66_select(input, d0, d1, dynamic_address);
	set_at<1056, 1536>(result, blurx_rd66_res);
	hw_uint<16> blurx_rd67_res = blurx_rd67_select(input, d0, d1, dynamic_address);
	set_at<1072, 1536>(result, blurx_rd67_res);
	hw_uint<16> blurx_rd68_res = blurx_rd68_select(input, d0, d1, dynamic_address);
	set_at<1088, 1536>(result, blurx_rd68_res);
	hw_uint<16> blurx_rd69_res = blurx_rd69_select(input, d0, d1, dynamic_address);
	set_at<1104, 1536>(result, blurx_rd69_res);
	hw_uint<16> blurx_rd70_res = blurx_rd70_select(input, d0, d1, dynamic_address);
	set_at<1120, 1536>(result, blurx_rd70_res);
	hw_uint<16> blurx_rd71_res = blurx_rd71_select(input, d0, d1, dynamic_address);
	set_at<1136, 1536>(result, blurx_rd71_res);
	hw_uint<16> blurx_rd72_res = blurx_rd72_select(input, d0, d1, dynamic_address);
	set_at<1152, 1536>(result, blurx_rd72_res);
	hw_uint<16> blurx_rd73_res = blurx_rd73_select(input, d0, d1, dynamic_address);
	set_at<1168, 1536>(result, blurx_rd73_res);
	hw_uint<16> blurx_rd74_res = blurx_rd74_select(input, d0, d1, dynamic_address);
	set_at<1184, 1536>(result, blurx_rd74_res);
	hw_uint<16> blurx_rd75_res = blurx_rd75_select(input, d0, d1, dynamic_address);
	set_at<1200, 1536>(result, blurx_rd75_res);
	hw_uint<16> blurx_rd76_res = blurx_rd76_select(input, d0, d1, dynamic_address);
	set_at<1216, 1536>(result, blurx_rd76_res);
	hw_uint<16> blurx_rd77_res = blurx_rd77_select(input, d0, d1, dynamic_address);
	set_at<1232, 1536>(result, blurx_rd77_res);
	hw_uint<16> blurx_rd78_res = blurx_rd78_select(input, d0, d1, dynamic_address);
	set_at<1248, 1536>(result, blurx_rd78_res);
	hw_uint<16> blurx_rd79_res = blurx_rd79_select(input, d0, d1, dynamic_address);
	set_at<1264, 1536>(result, blurx_rd79_res);
	hw_uint<16> blurx_rd80_res = blurx_rd80_select(input, d0, d1, dynamic_address);
	set_at<1280, 1536>(result, blurx_rd80_res);
	hw_uint<16> blurx_rd81_res = blurx_rd81_select(input, d0, d1, dynamic_address);
	set_at<1296, 1536>(result, blurx_rd81_res);
	hw_uint<16> blurx_rd82_res = blurx_rd82_select(input, d0, d1, dynamic_address);
	set_at<1312, 1536>(result, blurx_rd82_res);
	hw_uint<16> blurx_rd83_res = blurx_rd83_select(input, d0, d1, dynamic_address);
	set_at<1328, 1536>(result, blurx_rd83_res);
	hw_uint<16> blurx_rd84_res = blurx_rd84_select(input, d0, d1, dynamic_address);
	set_at<1344, 1536>(result, blurx_rd84_res);
	hw_uint<16> blurx_rd85_res = blurx_rd85_select(input, d0, d1, dynamic_address);
	set_at<1360, 1536>(result, blurx_rd85_res);
	hw_uint<16> blurx_rd86_res = blurx_rd86_select(input, d0, d1, dynamic_address);
	set_at<1376, 1536>(result, blurx_rd86_res);
	hw_uint<16> blurx_rd87_res = blurx_rd87_select(input, d0, d1, dynamic_address);
	set_at<1392, 1536>(result, blurx_rd87_res);
	hw_uint<16> blurx_rd88_res = blurx_rd88_select(input, d0, d1, dynamic_address);
	set_at<1408, 1536>(result, blurx_rd88_res);
	hw_uint<16> blurx_rd89_res = blurx_rd89_select(input, d0, d1, dynamic_address);
	set_at<1424, 1536>(result, blurx_rd89_res);
	hw_uint<16> blurx_rd90_res = blurx_rd90_select(input, d0, d1, dynamic_address);
	set_at<1440, 1536>(result, blurx_rd90_res);
	hw_uint<16> blurx_rd91_res = blurx_rd91_select(input, d0, d1, dynamic_address);
	set_at<1456, 1536>(result, blurx_rd91_res);
	hw_uint<16> blurx_rd92_res = blurx_rd92_select(input, d0, d1, dynamic_address);
	set_at<1472, 1536>(result, blurx_rd92_res);
	hw_uint<16> blurx_rd93_res = blurx_rd93_select(input, d0, d1, dynamic_address);
	set_at<1488, 1536>(result, blurx_rd93_res);
	hw_uint<16> blurx_rd94_res = blurx_rd94_select(input, d0, d1, dynamic_address);
	set_at<1504, 1536>(result, blurx_rd94_res);
	hw_uint<16> blurx_rd95_res = blurx_rd95_select(input, d0, d1, dynamic_address);
	set_at<1520, 1536>(result, blurx_rd95_res);
	return result;
}

// input_update_0_write
//	input_input_update_0_write0
//	input_input_update_0_write1
//	input_input_update_0_write2
//	input_input_update_0_write3
//	input_input_update_0_write4
//	input_input_update_0_write5
//	input_input_update_0_write6
//	input_input_update_0_write7
//	input_input_update_0_write8
//	input_input_update_0_write9
//	input_input_update_0_write10
//	input_input_update_0_write11
//	input_input_update_0_write12
//	input_input_update_0_write13
//	input_input_update_0_write14
//	input_input_update_0_write15
//	input_input_update_0_write16
//	input_input_update_0_write17
//	input_input_update_0_write18
//	input_input_update_0_write19
//	input_input_update_0_write20
//	input_input_update_0_write21
//	input_input_update_0_write22
//	input_input_update_0_write23
//	input_input_update_0_write24
//	input_input_update_0_write25
//	input_input_update_0_write26
//	input_input_update_0_write27
//	input_input_update_0_write28
//	input_input_update_0_write29
//	input_input_update_0_write30
//	input_input_update_0_write31
inline void input_input_update_0_write_bundle_write(hw_uint<512>& input_update_0_write, input_cache& input, int d0, int d1, int dynamic_address) {
	hw_uint<16> input_input_update_0_write0_res = input_update_0_write.extract<0, 15>();
	input_input_update_0_write0_write(input_input_update_0_write0_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write1_res = input_update_0_write.extract<16, 31>();
	input_input_update_0_write1_write(input_input_update_0_write1_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write2_res = input_update_0_write.extract<32, 47>();
	input_input_update_0_write2_write(input_input_update_0_write2_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write3_res = input_update_0_write.extract<48, 63>();
	input_input_update_0_write3_write(input_input_update_0_write3_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write4_res = input_update_0_write.extract<64, 79>();
	input_input_update_0_write4_write(input_input_update_0_write4_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write5_res = input_update_0_write.extract<80, 95>();
	input_input_update_0_write5_write(input_input_update_0_write5_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write6_res = input_update_0_write.extract<96, 111>();
	input_input_update_0_write6_write(input_input_update_0_write6_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write7_res = input_update_0_write.extract<112, 127>();
	input_input_update_0_write7_write(input_input_update_0_write7_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write8_res = input_update_0_write.extract<128, 143>();
	input_input_update_0_write8_write(input_input_update_0_write8_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write9_res = input_update_0_write.extract<144, 159>();
	input_input_update_0_write9_write(input_input_update_0_write9_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write10_res = input_update_0_write.extract<160, 175>();
	input_input_update_0_write10_write(input_input_update_0_write10_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write11_res = input_update_0_write.extract<176, 191>();
	input_input_update_0_write11_write(input_input_update_0_write11_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write12_res = input_update_0_write.extract<192, 207>();
	input_input_update_0_write12_write(input_input_update_0_write12_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write13_res = input_update_0_write.extract<208, 223>();
	input_input_update_0_write13_write(input_input_update_0_write13_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write14_res = input_update_0_write.extract<224, 239>();
	input_input_update_0_write14_write(input_input_update_0_write14_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write15_res = input_update_0_write.extract<240, 255>();
	input_input_update_0_write15_write(input_input_update_0_write15_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write16_res = input_update_0_write.extract<256, 271>();
	input_input_update_0_write16_write(input_input_update_0_write16_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write17_res = input_update_0_write.extract<272, 287>();
	input_input_update_0_write17_write(input_input_update_0_write17_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write18_res = input_update_0_write.extract<288, 303>();
	input_input_update_0_write18_write(input_input_update_0_write18_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write19_res = input_update_0_write.extract<304, 319>();
	input_input_update_0_write19_write(input_input_update_0_write19_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write20_res = input_update_0_write.extract<320, 335>();
	input_input_update_0_write20_write(input_input_update_0_write20_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write21_res = input_update_0_write.extract<336, 351>();
	input_input_update_0_write21_write(input_input_update_0_write21_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write22_res = input_update_0_write.extract<352, 367>();
	input_input_update_0_write22_write(input_input_update_0_write22_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write23_res = input_update_0_write.extract<368, 383>();
	input_input_update_0_write23_write(input_input_update_0_write23_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write24_res = input_update_0_write.extract<384, 399>();
	input_input_update_0_write24_write(input_input_update_0_write24_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write25_res = input_update_0_write.extract<400, 415>();
	input_input_update_0_write25_write(input_input_update_0_write25_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write26_res = input_update_0_write.extract<416, 431>();
	input_input_update_0_write26_write(input_input_update_0_write26_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write27_res = input_update_0_write.extract<432, 447>();
	input_input_update_0_write27_write(input_input_update_0_write27_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write28_res = input_update_0_write.extract<448, 463>();
	input_input_update_0_write28_write(input_input_update_0_write28_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write29_res = input_update_0_write.extract<464, 479>();
	input_input_update_0_write29_write(input_input_update_0_write29_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write30_res = input_update_0_write.extract<480, 495>();
	input_input_update_0_write30_write(input_input_update_0_write30_res, input, d0, d1, dynamic_address);
	hw_uint<16> input_input_update_0_write31_res = input_update_0_write.extract<496, 511>();
	input_input_update_0_write31_write(input_input_update_0_write31_res, input, d0, d1, dynamic_address);
}

// Total re-use buffer capacity: 62976 bits


// Operation logic
inline void bxy_noinit_ln_32_update_0(blurx_cache& blurx, HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */bxy_noinit_ln_32, int d0, int d1) {
  // Dynamic address computation

	// Consume: blurx
	auto blurx_0_c__0_value = blurx_bxy_noinit_ln_32_update_0_read_bundle_read(blurx/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = bxy_noinit_ln_32_generated_compute_unrolled_32(blurx_0_c__0_value);
	// Produce: bxy_noinit_ln_32
	bxy_noinit_ln_32.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void blurx_update_0(input_cache& input, blurx_cache& blurx, int d0, int d1) {
  // Dynamic address computation

	// Consume: input
	auto input_0_c__0_value = input_blurx_update_0_read_bundle_read(input/* source_delay */, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = blurx_generated_compute_unrolled_32(input_0_c__0_value);
	// Produce: blurx
	blurx_blurx_update_0_write_bundle_write(/* arg names */compute_result, blurx, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void input_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 32 */input_arg, input_cache& input, int d0, int d1) {
  // Dynamic address computation

	// Consume: input_arg
	auto input_arg_0_c__0_value = input_arg.read();
	auto compute_result = input_generated_compute_unrolled_32(input_arg_0_c__0_value);
	// Produce: input
	input_input_update_0_write_bundle_write(/* arg names */compute_result, input, d0, d1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void bxy_noinit_ln_32_opt(HWStream<hw_uint<512> >& /* get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */bxy_noinit_ln_32) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("bxy_noinit_ln_32_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  blurx_cache blurx;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  input_cache input;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081; bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079; blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
//   { input_update_0[d0, d1] -> [d1, d0, 1] : 0 <= d0 <= 60 and 0 <= d1 <= 1081 }
// Condition for input_update_0(((-1 + i2 == 0) && (i1 >= 0) && (60 - i1 >= 0) && (i0 >= 0) && (1081 - i0 >= 0)))
//   { bxy_noinit_ln_32_update_0[d0, d1] -> [2 + d1, 1 + d0, 3] : 0 <= d0 <= 59 and 0 <= d1 <= 1079 }
// Condition for bxy_noinit_ln_32_update_0(((-3 + i2 == 0) && (-1 + i1 >= 0) && (60 - i1 >= 0) && (-2 + i0 >= 0) && (1081 - i0 >= 0)))
//   { blurx_update_0[d0, d1] -> [2 + d1, d0, 2] : 0 <= d0 <= 60 and 0 <= d1 <= 1079 }
// Condition for blurx_update_0(((-2 + i2 == 0) && (i1 >= 0) && (60 - i1 >= 0) && (-2 + i0 >= 0) && (1081 - i0 >= 0)))

  /*
  // Schedules...
    // blurx_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*0,1*2]
    // bxy_noinit_ln_32_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*1,1*3]
    // input_arg_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
    // input_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
for (int c0 = 0; c0 <= 1081; c0++) {
  for (int c1 = 0; c1 <= 60; c1++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

    if ((0 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1081) && ((c0 - 0) % 1 == 0)) {
      input_update_0((c1 - 0) / 1, (c0 - 0) / 1);
    }

    if ((0 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (2 <= c0 && c0 <= 1081) && ((c0 - 2) % 1 == 0)) {
      blurx_update_0((c1 - 0) / 1, (c0 - 2) / 1);
    }

    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (2 <= c0 && c0 <= 1081) && ((c0 - 2) % 1 == 0)) {
      bxy_noinit_ln_32_update_0((c1 - 1) / 1, (c0 - 2) / 1);
    }

  }
}

  */
	  // Schedules...
	    // blurx_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*0,1*2]
	    // bxy_noinit_ln_32_update_0 -> [1*d1*1*1 + 1*2,1*d0*1*1 + 1*1,1*3]
	    // input_arg_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	    // input_update_0 -> [1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	for (int c0 = 0; c0 <= 1081; c0++) {
	  for (int c1 = 0; c1 <= 60; c1++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	    if ((0 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (0 <= c0 && c0 <= 1081) && ((c0 - 0) % 1 == 0)) {
	      input_update_0(input_arg /* buf name */, input, (c1 - 0) / 1, (c0 - 0) / 1);
	    }
	
	    if ((0 <= c1 && c1 <= 60) && ((c1 - 0) % 1 == 0) && (2 <= c0 && c0 <= 1081) && ((c0 - 2) % 1 == 0)) {
	      blurx_update_0(input /* buf name */, blurx, (c1 - 0) / 1, (c0 - 2) / 1);
	    }
	
	    if ((1 <= c1 && c1 <= 60) && ((c1 - 1) % 1 == 0) && (2 <= c0 && c0 <= 1081) && ((c0 - 2) % 1 == 0)) {
	      bxy_noinit_ln_32_update_0(blurx /* buf name */, bxy_noinit_ln_32, (c1 - 1) / 1, (c0 - 2) / 1);
	    }
	
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void bxy_noinit_ln_32_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 32 */input_arg, HWStream<hw_uint<512> >& /* get_args num ports = 32 */bxy_noinit_ln_32, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    bxy_noinit_ln_32_opt(input_arg, bxy_noinit_ln_32);
  }
}
#ifdef __VIVADO_SYNTH__
  // { bxy_noinit_ln_32_update_0[root = 0, bxy_noinit_ln_32_0, bxy_noinit_ln_32_1] -> bxy_noinit_ln_32[0, 0] : 0 <= bxy_noinit_ln_32_0 <= 59 and 0 <= bxy_noinit_ln_32_1 <= 1079 }
const int bxy_noinit_ln_32_update_0_write_pipe0_num_transfers = 64800;
  // { input_update_0[root = 0, input_0, input_1] -> input_arg[0, 0] : 0 <= input_0 <= 60 and 0 <= input_1 <= 1081 }
const int input_update_0_read_pipe0_num_transfers = 66002;


extern "C" {

void bxy_noinit_ln_32_opt_accel(hw_uint<512>* input_update_0_read_pipe0, hw_uint<512>* bxy_noinit_ln_32_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = input_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = bxy_noinit_ln_32_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = input_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = bxy_noinit_ln_32_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > input_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > bxy_noinit_ln_32_update_0_write_pipe0_channel;

  burst_read<512>(input_update_0_read_pipe0, input_update_0_read_pipe0_channel, input_update_0_read_pipe0_num_transfers*size);

  bxy_noinit_ln_32_opt_wrapper(input_update_0_read_pipe0_channel, bxy_noinit_ln_32_update_0_write_pipe0_channel, size);

  burst_write<512>(bxy_noinit_ln_32_update_0_write_pipe0, bxy_noinit_ln_32_update_0_write_pipe0_channel, bxy_noinit_ln_32_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void bxy_noinit_ln_32_opt_rdai(HWStream<hw_uint<512> >& input_update_0_read_pipe0, HWStream<hw_uint<512> >&  bxy_noinit_ln_32_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = input_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = bxy_noinit_ln_32_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  bxy_noinit_ln_32_opt(input_update_0_read_pipe0, bxy_noinit_ln_32_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

