

================================================================
== Vitis HLS Report for 'compute_corr_Pipeline_compute'
================================================================
* Date:           Wed May  1 11:51:56 2024

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        sparse_blossom_vitis_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.602 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- compute  |       10|       10|         2|          1|          1|    10|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.26>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %syndrome, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [kernel.cpp:210]   --->   Operation 9 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.72ns)   --->   "%icmp_ln210 = icmp_eq  i4 %i_2, i4 10" [kernel.cpp:210]   --->   Operation 10 'icmp' 'icmp_ln210' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.80ns)   --->   "%add_ln210 = add i4 %i_2, i4 1" [kernel.cpp:210]   --->   Operation 12 'add' 'add_ln210' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln210, void %for.inc.split, void %for.inc12.preheader.exitStub" [kernel.cpp:210]   --->   Operation 13 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i4 %i_2" [kernel.cpp:210]   --->   Operation 14 'zext' 'zext_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%syndrome_addr = getelementptr i32 %syndrome, i64 0, i64 %zext_ln210" [kernel.cpp:212]   --->   Operation 15 'getelementptr' 'syndrome_addr' <Predicate = (!icmp_ln210)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.73ns)   --->   "%syndrome_load = load i4 %syndrome_addr" [kernel.cpp:212]   --->   Operation 16 'load' 'syndrome_load' <Predicate = (!icmp_ln210)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln210 = store i4 %add_ln210, i4 %i" [kernel.cpp:210]   --->   Operation 17 'store' 'store_ln210' <Predicate = (!icmp_ln210)> <Delay = 0.46>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln210)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.60>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln211 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [kernel.cpp:211]   --->   Operation 18 'specpipeline' 'specpipeline_ln211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln210 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [kernel.cpp:210]   --->   Operation 19 'specloopname' 'specloopname_ln210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.73ns)   --->   "%syndrome_load = load i4 %syndrome_addr" [kernel.cpp:212]   --->   Operation 20 'load' 'syndrome_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 21 [1/1] (1.14ns)   --->   "%add_ln212 = add i32 %syndrome_load, i32 1" [kernel.cpp:212]   --->   Operation 21 'add' 'add_ln212' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%corr_internal_addr = getelementptr i32 %corr_internal, i64 0, i64 %zext_ln210" [kernel.cpp:212]   --->   Operation 22 'getelementptr' 'corr_internal_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.73ns)   --->   "%store_ln212 = store i32 %add_ln212, i4 %corr_internal_addr" [kernel.cpp:212]   --->   Operation 23 'store' 'store_ln212' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln210 = br void %for.inc" [kernel.cpp:210]   --->   Operation 24 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ syndrome]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ corr_internal]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010]
specinterface_ln0  (specinterface    ) [ 000]
store_ln0          (store            ) [ 000]
br_ln0             (br               ) [ 000]
i_2                (load             ) [ 000]
icmp_ln210         (icmp             ) [ 010]
empty              (speclooptripcount) [ 000]
add_ln210          (add              ) [ 000]
br_ln210           (br               ) [ 000]
zext_ln210         (zext             ) [ 011]
syndrome_addr      (getelementptr    ) [ 011]
store_ln210        (store            ) [ 000]
specpipeline_ln211 (specpipeline     ) [ 000]
specloopname_ln210 (specloopname     ) [ 000]
syndrome_load      (load             ) [ 000]
add_ln212          (add              ) [ 000]
corr_internal_addr (getelementptr    ) [ 000]
store_ln212        (store            ) [ 000]
br_ln210           (br               ) [ 000]
ret_ln0            (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="syndrome">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="syndrome"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="corr_internal">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corr_internal"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="syndrome_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="4" slack="0"/>
<pin id="42" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="syndrome_addr/1 "/>
</bind>
</comp>

<comp id="45" class="1004" name="grp_access_fu_45">
<pin_list>
<pin id="46" dir="0" index="0" bw="4" slack="0"/>
<pin id="47" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="48" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="49" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="syndrome_load/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="corr_internal_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="4" slack="1"/>
<pin id="55" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="corr_internal_addr/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln212_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="4" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln212/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln0_store_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="0" index="1" bw="4" slack="0"/>
<pin id="67" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="i_2_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="icmp_ln210_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="4" slack="0"/>
<pin id="75" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln210/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_ln210_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="4" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="zext_ln210_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln210_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln212_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln212/2 "/>
</bind>
</comp>

<comp id="101" class="1005" name="i_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="111" class="1005" name="zext_ln210_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="1"/>
<pin id="113" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln210 "/>
</bind>
</comp>

<comp id="116" class="1005" name="syndrome_addr_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="1"/>
<pin id="118" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="syndrome_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="4" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="26" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="50"><net_src comp="38" pin="3"/><net_sink comp="45" pin=0"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="26" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="76"><net_src comp="69" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="69" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="87"><net_src comp="69" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="38" pin=2"/></net>

<net id="93"><net_src comp="78" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="45" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="100"><net_src comp="94" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="104"><net_src comp="34" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="105"><net_src comp="101" pin="1"/><net_sink comp="64" pin=1"/></net>

<net id="106"><net_src comp="101" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="107"><net_src comp="101" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="114"><net_src comp="84" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="119"><net_src comp="38" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="45" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: corr_internal | {2 }
 - Input state : 
	Port: compute_corr_Pipeline_compute : syndrome | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln210 : 2
		add_ln210 : 2
		br_ln210 : 3
		zext_ln210 : 2
		syndrome_addr : 3
		syndrome_load : 4
		store_ln210 : 3
	State 2
		add_ln212 : 1
		store_ln212 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln210_fu_78 |    0    |    12   |
|          |  add_ln212_fu_94 |    0    |    39   |
|----------|------------------|---------|---------|
|   icmp   | icmp_ln210_fu_72 |    0    |    9    |
|----------|------------------|---------|---------|
|   zext   | zext_ln210_fu_84 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    60   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|      i_reg_101      |    4   |
|syndrome_addr_reg_116|    4   |
|  zext_ln210_reg_111 |   64   |
+---------------------+--------+
|        Total        |   72   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_45 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   72   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   72   |   69   |
+-----------+--------+--------+--------+
