 
****************************************
Report : area
Design : System_TOP
Version: K-2015.06
Date   : Fri Aug 16 02:39:32 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          820
Number of nets:                          2860
Number of cells:                         2003
Number of combinational cells:           1586
Number of sequential cells:               377
Number of macros/black boxes:               0
Number of buf/inv:                        383
Number of references:                      15

Combinational area:              16456.149673
Buf/Inv area:                     2229.846515
Noncombinational area:            9696.007912
Macro/Black Box area:                0.000000
Net Interconnect area:          743543.683502

Total cell area:                 26152.157584
Total area:                     769695.841087

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------
System_TOP                        26152.1576    100.0     20.0039     0.0000  0.0000  System_TOP
DUT_ALU                            6961.3572     26.6   1262.5991   441.2625  0.0000  ALU
DUT_ALU/add_41                      231.8099      0.9    231.8099     0.0000  0.0000  ALU_DW01_add_0
DUT_ALU/div_50                     2646.3983     10.1   2646.3983     0.0000  0.0000  ALU_DW_div_uns_0
DUT_ALU/mult_47                    2115.7066      8.1   1908.6074     0.0000  0.0000  ALU_DW02_mult_0
DUT_ALU/mult_47/FS_1                207.0992      0.8    207.0992     0.0000  0.0000  ALU_DW01_add_1
DUT_ALU/sub_44                      263.5808      1.0    263.5808     0.0000  0.0000  ALU_DW01_sub_0
DUT_CLKDIV_MUX                      136.4972      0.5    136.4972     0.0000  0.0000  CLKDIV_MUX
DUT_CLKDIV_RX                       795.4492      3.0    469.5033   234.1633  0.0000  CLKDiv_1
DUT_CLKDIV_RX/add_44                 91.7826      0.4     91.7826     0.0000  0.0000  CLKDiv_1_DW01_inc_0
DUT_CLKDIV_TX                       795.4492      3.0    469.5033   234.1633  0.0000  CLKDiv_0
DUT_CLKDIV_TX/add_44                 91.7826      0.4     91.7826     0.0000  0.0000  CLKDiv_0_DW01_inc_0
DUT_CLK_GATE                         40.0078      0.2      0.0000    40.0078  0.0000  CLK_GATE
DUT_DATA_SYNC                       414.1984      1.6    101.1962   313.0022  0.0000  DATA_SYNC
DUT_FIFO                           4478.5202     17.1      7.0602     0.0000  0.0000  ASYNC_FIFO
DUT_FIFO/DUT_R2W                    215.3361      0.8      8.2369   207.0992  0.0000  DF_SYNC_1
DUT_FIFO/DUT_W2R                    215.3361      0.8      8.2369   207.0992  0.0000  DF_SYNC_0
DUT_FIFO/DUT_fifo_mem              3015.8821     11.5   1359.0885  1656.7936  0.0000  FIFO_MEM_CNTRL
DUT_FIFO/DUT_fifo_rd                502.4509      1.9    278.8779   223.5730  0.0000  FIFO_RD
DUT_FIFO/DUT_fifo_wr                522.4548      2.0    313.0022   209.4526  0.0000  FIFO_WR
DUT_PULSE_GEN                        57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN
DUT_REGFILE                        6749.5512     25.8   3071.1871  3678.3642  0.0000  RegFile
DUT_RST_SYNC_1                       51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_0
DUT_RST_SYNC_2                       51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_1
DUT_SYS_CTRL                       1029.6125      3.9    815.4531   214.1594  0.0000  SYS_CTRL
DUT_UART                           4570.3028     17.5      0.0000     0.0000  0.0000  UART
DUT_UART/U0_UART_RX                2993.5248     11.4      8.2369     0.0000  0.0000  UART_RX
DUT_UART/U0_UART_RX/DUT_data_samp   727.2006      2.8    570.6995   156.5011  0.0000  data_sampling
DUT_UART/U0_UART_RX/DUT_deser       634.2413      2.4    297.7051   336.5362  0.0000  deserializer
DUT_UART/U0_UART_RX/DUT_edge_bit_cnt
                                    944.8901      3.6    447.1460   390.6644  0.0000  edge_bit_counter
DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/add_26
                                    107.0797      0.4    107.0797     0.0000  0.0000  edge_bit_counter_DW01_inc_0
DUT_UART/U0_UART_RX/DUT_fsm         462.4431      1.8    380.0741    82.3690  0.0000  RX_FSM
DUT_UART/U0_UART_RX/DUT_par_chk     145.9108      0.6    120.0234    25.8874  0.0000  parity_check
DUT_UART/U0_UART_RX/DUT_stp_chk      37.6544      0.1     10.5903    27.0641  0.0000  stp_check
DUT_UART/U0_UART_RX/DUT_strt_chk     32.9476      0.1      7.0602    25.8874  0.0000  strt_check
DUT_UART/U0_UART_TX                1576.7780      6.0      7.0602     0.0000  0.0000  UART_TX
DUT_UART/U0_UART_TX/DUT_fsm         185.9186      0.7    105.9030    80.0156  0.0000  TX_FSM
DUT_UART/U0_UART_TX/DUT_mux          47.0680      0.2     21.1806    25.8874  0.0000  MUX
DUT_UART/U0_UART_TX/DUT_par         448.3227      1.7    215.3361   232.9866  0.0000  Parity_Calc
DUT_UART/U0_UART_TX/DUT_ser         888.4085      3.4    283.5847   497.7441  0.0000  Serializer
DUT_UART/U0_UART_TX/DUT_ser/add_35
                                    107.0797      0.4    107.0797     0.0000  0.0000  Serializer_DW01_inc_0
--------------------------------  ----------  -------  ----------  ---------  ------  ---------------------------
Total                                                  16456.1497  9696.0079  0.0000

1
