Timing Analyzer report for running_light
Thu Sep 22 19:26:47 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 31. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; running_light                                       ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processors 3-4         ;   0.4%      ;
+----------------------------+-------------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; running_light.sdc ; OK     ; Thu Sep 22 19:26:46 2022 ;
+-------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+--------------------------------------------------------+----------------------------------------------------------+
; i_board_clk                                          ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                        ; { i_board_clk }                                          ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 29.803 ; 33.55 MHz ; 0.000 ; 14.901 ; 50.00      ; 76        ; 51          ;       ;        ;           ;            ; false    ; i_board_clk ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 185.08 MHz ; 185.08 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.400 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.357 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; i_board_clk                                          ; 9.747  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.648 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                             ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.400 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 5.322      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.437 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.299      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.641 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 5.095      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.741 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.060     ; 4.997      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.764 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.972      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.808 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.076     ; 4.914      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.840 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.896      ;
; 24.845 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.891      ;
; 24.845 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.891      ;
; 24.845 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.891      ;
; 24.845 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.891      ;
; 24.845 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.891      ;
; 24.845 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.891      ;
; 24.845 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.891      ;
; 24.845 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.891      ;
; 24.845 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.062     ; 4.891      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+-------+-----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.357 ; led_driver:led_driver|o_led[0]          ; led_driver:led_driver|o_led[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|r_dir            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.390 ; freq_divider:fre_divider|r_counter[25]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.398 ; led_driver:led_driver|o_led[5]          ; led_driver:led_driver|o_led[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.618      ;
; 0.399 ; led_driver:led_driver|o_led[4]          ; led_driver:led_driver|o_led[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.619      ;
; 0.400 ; led_driver:led_driver|o_led[3]          ; led_driver:led_driver|o_led[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.620      ;
; 0.401 ; led_driver:led_driver|o_led[5]          ; led_driver:led_driver|o_led[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.621      ;
; 0.401 ; led_driver:led_driver|o_led[4]          ; led_driver:led_driver|o_led[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.621      ;
; 0.504 ; led_driver:led_driver|o_led[2]          ; led_driver:led_driver|o_led[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.724      ;
; 0.518 ; led_driver:led_driver|o_led[0]          ; led_driver:led_driver|o_led[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.738      ;
; 0.520 ; led_driver:led_driver|o_led[0]          ; led_driver:led_driver|o_led[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.740      ;
; 0.521 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.741      ;
; 0.521 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.741      ;
; 0.525 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.745      ;
; 0.525 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.745      ;
; 0.526 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.746      ;
; 0.528 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.748      ;
; 0.551 ; edge_detector:edge_detector|r_state_reg ; led_driver:led_driver|r_dir            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.771      ;
; 0.558 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.561 ; freq_divider:fre_divider|r_counter[23]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.569 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; freq_divider:fre_divider|r_counter[12]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; freq_divider:fre_divider|r_counter[10]  ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569 ; freq_divider:fre_divider|r_counter[3]   ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.570 ; freq_divider:fre_divider|r_counter[19]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; freq_divider:fre_divider|r_counter[16]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; freq_divider:fre_divider|r_counter[11]  ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; freq_divider:fre_divider|r_counter[8]   ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; freq_divider:fre_divider|r_counter[2]   ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.571 ; freq_divider:fre_divider|r_counter[24]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; freq_divider:fre_divider|r_counter[18]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; freq_divider:fre_divider|r_counter[9]   ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; freq_divider:fre_divider|r_counter[1]   ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; freq_divider:fre_divider|r_counter[17]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; freq_divider:fre_divider|r_counter[7]   ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; freq_divider:fre_divider|r_counter[5]   ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; freq_divider:fre_divider|r_counter[21]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573 ; freq_divider:fre_divider|r_counter[6]   ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.574 ; freq_divider:fre_divider|r_counter[22]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; freq_divider:fre_divider|r_counter[4]   ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.575 ; freq_divider:fre_divider|r_counter[20]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.794      ;
; 0.579 ; led_driver:led_driver|o_led[7]          ; led_driver:led_driver|o_led[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.799      ;
; 0.580 ; led_driver:led_driver|o_led[2]          ; led_driver:led_driver|o_led[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.800      ;
; 0.582 ; led_driver:led_driver|o_led[3]          ; led_driver:led_driver|o_led[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.802      ;
; 0.582 ; led_driver:led_driver|o_led[1]          ; led_driver:led_driver|o_led[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.802      ;
; 0.583 ; led_driver:led_driver|o_led[6]          ; led_driver:led_driver|o_led[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.803      ;
; 0.584 ; led_driver:led_driver|o_led[6]          ; led_driver:led_driver|o_led[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.804      ;
; 0.587 ; freq_divider:fre_divider|r_counter[0]   ; freq_divider:fre_divider|r_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.623 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.843      ;
; 0.832 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.835 ; freq_divider:fre_divider|r_counter[23]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.843 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.062      ;
; 0.844 ; freq_divider:fre_divider|r_counter[11]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.844 ; freq_divider:fre_divider|r_counter[3]   ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.063      ;
; 0.845 ; freq_divider:fre_divider|r_counter[9]   ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; freq_divider:fre_divider|r_counter[1]   ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.845 ; freq_divider:fre_divider|r_counter[19]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.846 ; freq_divider:fre_divider|r_counter[7]   ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; freq_divider:fre_divider|r_counter[17]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; freq_divider:fre_divider|r_counter[5]   ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.846 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.065      ;
; 0.847 ; freq_divider:fre_divider|r_counter[21]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.848 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.067      ;
; 0.857 ; freq_divider:fre_divider|r_counter[12]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.857 ; freq_divider:fre_divider|r_counter[10]  ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.857 ; freq_divider:fre_divider|r_counter[0]   ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.076      ;
; 0.858 ; freq_divider:fre_divider|r_counter[2]   ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; freq_divider:fre_divider|r_counter[8]   ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.858 ; freq_divider:fre_divider|r_counter[16]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.077      ;
; 0.859 ; freq_divider:fre_divider|r_counter[24]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; freq_divider:fre_divider|r_counter[18]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; freq_divider:fre_divider|r_counter[12]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; freq_divider:fre_divider|r_counter[10]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.859 ; freq_divider:fre_divider|r_counter[0]   ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.078      ;
; 0.860 ; freq_divider:fre_divider|r_counter[6]   ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; freq_divider:fre_divider|r_counter[2]   ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; freq_divider:fre_divider|r_counter[8]   ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; freq_divider:fre_divider|r_counter[16]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.079      ;
; 0.861 ; freq_divider:fre_divider|r_counter[22]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; freq_divider:fre_divider|r_counter[4]   ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.861 ; freq_divider:fre_divider|r_counter[18]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.080      ;
; 0.862 ; freq_divider:fre_divider|r_counter[20]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.862 ; freq_divider:fre_divider|r_counter[6]   ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.081      ;
; 0.863 ; freq_divider:fre_divider|r_counter[22]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.863 ; freq_divider:fre_divider|r_counter[4]   ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.082      ;
; 0.864 ; freq_divider:fre_divider|r_counter[20]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.083      ;
; 0.909 ; led_driver:led_driver|o_led[7]          ; led_driver:led_driver|o_led[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.129      ;
; 0.942 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.161      ;
; 0.944 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; freq_divider:fre_divider|r_counter[23]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.953 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; freq_divider:fre_divider|r_counter[11]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.173      ;
; 0.954 ; freq_divider:fre_divider|r_counter[3]   ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; freq_divider:fre_divider|r_counter[9]   ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; freq_divider:fre_divider|r_counter[1]   ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; freq_divider:fre_divider|r_counter[19]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.174      ;
; 0.956 ; freq_divider:fre_divider|r_counter[7]   ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
; 0.956 ; freq_divider:fre_divider|r_counter[17]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.175      ;
+-------+-----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 204.25 MHz ; 204.25 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.907 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.311 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; i_board_clk                                          ; 9.709  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.644 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.907 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.836      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 24.940 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.791      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.157 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.586      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.264 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.053     ; 4.481      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.291 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.452      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.302 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.067     ; 4.429      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.304 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.439      ;
; 25.344 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.399      ;
; 25.344 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.399      ;
; 25.344 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.399      ;
; 25.344 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.399      ;
; 25.344 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.399      ;
; 25.344 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.399      ;
; 25.344 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.399      ;
; 25.344 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.399      ;
; 25.344 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.055     ; 4.399      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+-----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.311 ; led_driver:led_driver|o_led[0]          ; led_driver:led_driver|o_led[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|r_dir            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.347 ; freq_divider:fre_divider|r_counter[25]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.361 ; led_driver:led_driver|o_led[3]          ; led_driver:led_driver|o_led[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.361 ; led_driver:led_driver|o_led[4]          ; led_driver:led_driver|o_led[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.361 ; led_driver:led_driver|o_led[5]          ; led_driver:led_driver|o_led[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.561      ;
; 0.364 ; led_driver:led_driver|o_led[5]          ; led_driver:led_driver|o_led[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.564      ;
; 0.364 ; led_driver:led_driver|o_led[4]          ; led_driver:led_driver|o_led[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.564      ;
; 0.455 ; led_driver:led_driver|o_led[2]          ; led_driver:led_driver|o_led[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.655      ;
; 0.459 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.659      ;
; 0.460 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.660      ;
; 0.463 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.663      ;
; 0.463 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.663      ;
; 0.464 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.664      ;
; 0.466 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.666      ;
; 0.475 ; led_driver:led_driver|o_led[0]          ; led_driver:led_driver|o_led[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.675      ;
; 0.477 ; led_driver:led_driver|o_led[0]          ; led_driver:led_driver|o_led[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.677      ;
; 0.495 ; edge_detector:edge_detector|r_state_reg ; led_driver:led_driver|r_dir            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.695      ;
; 0.501 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; freq_divider:fre_divider|r_counter[23]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.511 ; freq_divider:fre_divider|r_counter[12]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; freq_divider:fre_divider|r_counter[10]  ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; freq_divider:fre_divider|r_counter[3]   ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; freq_divider:fre_divider|r_counter[19]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; freq_divider:fre_divider|r_counter[16]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; freq_divider:fre_divider|r_counter[8]   ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; freq_divider:fre_divider|r_counter[2]   ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; freq_divider:fre_divider|r_counter[24]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; freq_divider:fre_divider|r_counter[18]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; freq_divider:fre_divider|r_counter[11]  ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; freq_divider:fre_divider|r_counter[9]   ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; freq_divider:fre_divider|r_counter[17]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; freq_divider:fre_divider|r_counter[7]   ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; freq_divider:fre_divider|r_counter[5]   ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; freq_divider:fre_divider|r_counter[1]   ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; freq_divider:fre_divider|r_counter[21]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; freq_divider:fre_divider|r_counter[6]   ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; freq_divider:fre_divider|r_counter[4]   ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; freq_divider:fre_divider|r_counter[22]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; freq_divider:fre_divider|r_counter[20]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.520 ; led_driver:led_driver|o_led[7]          ; led_driver:led_driver|o_led[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.720      ;
; 0.520 ; led_driver:led_driver|o_led[2]          ; led_driver:led_driver|o_led[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.720      ;
; 0.522 ; led_driver:led_driver|o_led[1]          ; led_driver:led_driver|o_led[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.722      ;
; 0.522 ; led_driver:led_driver|o_led[6]          ; led_driver:led_driver|o_led[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.722      ;
; 0.524 ; led_driver:led_driver|o_led[3]          ; led_driver:led_driver|o_led[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.724      ;
; 0.524 ; led_driver:led_driver|o_led[6]          ; led_driver:led_driver|o_led[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.724      ;
; 0.526 ; freq_divider:fre_divider|r_counter[0]   ; freq_divider:fre_divider|r_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.725      ;
; 0.553 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.753      ;
; 0.746 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; freq_divider:fre_divider|r_counter[23]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.947      ;
; 0.751 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.950      ;
; 0.755 ; freq_divider:fre_divider|r_counter[3]   ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; freq_divider:fre_divider|r_counter[19]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.955      ;
; 0.757 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.956      ;
; 0.758 ; freq_divider:fre_divider|r_counter[11]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; freq_divider:fre_divider|r_counter[9]   ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.758 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.957      ;
; 0.759 ; freq_divider:fre_divider|r_counter[7]   ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; freq_divider:fre_divider|r_counter[1]   ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; freq_divider:fre_divider|r_counter[17]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.759 ; freq_divider:fre_divider|r_counter[5]   ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.958      ;
; 0.760 ; freq_divider:fre_divider|r_counter[21]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; freq_divider:fre_divider|r_counter[12]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; freq_divider:fre_divider|r_counter[10]  ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; freq_divider:fre_divider|r_counter[0]   ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; freq_divider:fre_divider|r_counter[2]   ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; freq_divider:fre_divider|r_counter[8]   ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; freq_divider:fre_divider|r_counter[16]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.960      ;
; 0.762 ; freq_divider:fre_divider|r_counter[24]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.762 ; freq_divider:fre_divider|r_counter[18]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.961      ;
; 0.765 ; freq_divider:fre_divider|r_counter[6]   ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.765 ; freq_divider:fre_divider|r_counter[4]   ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; freq_divider:fre_divider|r_counter[22]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; freq_divider:fre_divider|r_counter[20]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; freq_divider:fre_divider|r_counter[12]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; freq_divider:fre_divider|r_counter[10]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.767 ; freq_divider:fre_divider|r_counter[0]   ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.966      ;
; 0.768 ; freq_divider:fre_divider|r_counter[2]   ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.768 ; freq_divider:fre_divider|r_counter[8]   ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.768 ; freq_divider:fre_divider|r_counter[16]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.967      ;
; 0.769 ; freq_divider:fre_divider|r_counter[18]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.968      ;
; 0.772 ; freq_divider:fre_divider|r_counter[6]   ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.772 ; freq_divider:fre_divider|r_counter[4]   ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.971      ;
; 0.773 ; freq_divider:fre_divider|r_counter[22]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; freq_divider:fre_divider|r_counter[20]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.972      ;
; 0.815 ; led_driver:led_driver|o_led[7]          ; led_driver:led_driver|o_led[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 1.015      ;
; 0.835 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.034      ;
; 0.837 ; freq_divider:fre_divider|r_counter[23]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.036      ;
; 0.842 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.041      ;
; 0.844 ; freq_divider:fre_divider|r_counter[3]   ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; freq_divider:fre_divider|r_counter[19]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.044      ;
; 0.846 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.045      ;
; 0.847 ; freq_divider:fre_divider|r_counter[11]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.847 ; freq_divider:fre_divider|r_counter[9]   ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.847 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; freq_divider:fre_divider|r_counter[1]   ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; freq_divider:fre_divider|r_counter[7]   ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; freq_divider:fre_divider|r_counter[17]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.047      ;
+-------+-----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 26.629 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; i_board_clk                                          ; 9.416  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.683 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                              ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.629 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 3.114      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.636 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 3.118      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.782 ; freq_divider:fre_divider|r_counter[9]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.972      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.838 ; freq_divider:fre_divider|r_comp[15]    ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.035     ; 2.917      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.879 ; freq_divider:fre_divider|r_counter[10] ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.875      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.886 ; freq_divider:fre_divider|r_comp[14]    ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.047     ; 2.857      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.893 ; freq_divider:fre_divider|r_counter[8]  ; freq_divider:fre_divider|r_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.861      ;
; 26.917 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.837      ;
; 26.917 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.837      ;
; 26.917 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.837      ;
; 26.917 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.837      ;
; 26.917 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.837      ;
; 26.917 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.837      ;
; 26.917 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.837      ;
; 26.917 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.837      ;
; 26.917 ; freq_divider:fre_divider|r_counter[14] ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 29.803       ; -0.036     ; 2.837      ;
+--------+----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+-----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; led_driver:led_driver|o_led[0]          ; led_driver:led_driver|o_led[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|r_dir            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.205 ; freq_divider:fre_divider|r_counter[25]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.207 ; led_driver:led_driver|o_led[4]          ; led_driver:led_driver|o_led[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.207 ; led_driver:led_driver|o_led[5]          ; led_driver:led_driver|o_led[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.328      ;
; 0.208 ; led_driver:led_driver|o_led[3]          ; led_driver:led_driver|o_led[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; led_driver:led_driver|o_led[4]          ; led_driver:led_driver|o_led[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; led_driver:led_driver|o_led[5]          ; led_driver:led_driver|o_led[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.268 ; led_driver:led_driver|o_led[2]          ; led_driver:led_driver|o_led[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.272 ; led_driver:led_driver|o_led[0]          ; led_driver:led_driver|o_led[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.274 ; led_driver:led_driver|o_led[0]          ; led_driver:led_driver|o_led[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.281 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.282 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.284 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.286 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.287 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.408      ;
; 0.294 ; edge_detector:edge_detector|r_state_reg ; led_driver:led_driver|r_dir            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.298 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; freq_divider:fre_divider|r_counter[23]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; freq_divider:fre_divider|r_counter[3]   ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; freq_divider:fre_divider|r_counter[19]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; freq_divider:fre_divider|r_counter[12]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; freq_divider:fre_divider|r_counter[11]  ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; freq_divider:fre_divider|r_counter[10]  ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; freq_divider:fre_divider|r_counter[2]   ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; freq_divider:fre_divider|r_counter[24]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[21]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[18]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[17]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[16]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[9]   ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[8]   ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[7]   ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[5]   ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[4]   ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; freq_divider:fre_divider|r_counter[1]   ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; freq_divider:fre_divider|r_counter[20]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; freq_divider:fre_divider|r_counter[6]   ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; freq_divider:fre_divider|r_counter[22]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; led_driver:led_driver|o_led[7]          ; led_driver:led_driver|o_led[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; led_driver:led_driver|o_led[1]          ; led_driver:led_driver|o_led[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; led_driver:led_driver|o_led[2]          ; led_driver:led_driver|o_led[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.312 ; led_driver:led_driver|o_led[6]          ; led_driver:led_driver|o_led[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; led_driver:led_driver|o_led[3]          ; led_driver:led_driver|o_led[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; led_driver:led_driver|o_led[6]          ; led_driver:led_driver|o_led[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.433      ;
; 0.314 ; freq_divider:fre_divider|r_counter[0]   ; freq_divider:fre_divider|r_counter[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.434      ;
; 0.336 ; led_driver:led_driver|r_dir             ; led_driver:led_driver|o_led[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.457      ;
; 0.447 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.449 ; freq_divider:fre_divider|r_counter[23]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.569      ;
; 0.453 ; freq_divider:fre_divider|r_counter[3]   ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; freq_divider:fre_divider|r_counter[11]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; freq_divider:fre_divider|r_counter[19]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; freq_divider:fre_divider|r_counter[9]   ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; freq_divider:fre_divider|r_counter[1]   ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; freq_divider:fre_divider|r_counter[17]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; freq_divider:fre_divider|r_counter[7]   ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; freq_divider:fre_divider|r_counter[5]   ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; freq_divider:fre_divider|r_counter[21]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.457 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.460 ; freq_divider:fre_divider|r_counter[14]  ; freq_divider:fre_divider|r_counter[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.463 ; freq_divider:fre_divider|r_counter[2]   ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; freq_divider:fre_divider|r_counter[12]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; freq_divider:fre_divider|r_counter[10]  ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; freq_divider:fre_divider|r_counter[0]   ; freq_divider:fre_divider|r_counter[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; freq_divider:fre_divider|r_counter[24]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; freq_divider:fre_divider|r_counter[18]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; freq_divider:fre_divider|r_counter[16]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; freq_divider:fre_divider|r_counter[8]   ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.464 ; freq_divider:fre_divider|r_counter[4]   ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.584      ;
; 0.465 ; freq_divider:fre_divider|r_counter[20]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; freq_divider:fre_divider|r_counter[6]   ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; freq_divider:fre_divider|r_counter[22]  ; freq_divider:fre_divider|r_counter[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; freq_divider:fre_divider|r_counter[2]   ; freq_divider:fre_divider|r_counter[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; freq_divider:fre_divider|r_counter[12]  ; freq_divider:fre_divider|r_counter[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; freq_divider:fre_divider|r_counter[10]  ; freq_divider:fre_divider|r_counter[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; freq_divider:fre_divider|r_counter[0]   ; freq_divider:fre_divider|r_counter[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.467 ; freq_divider:fre_divider|r_counter[18]  ; freq_divider:fre_divider|r_counter[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; freq_divider:fre_divider|r_counter[8]   ; freq_divider:fre_divider|r_counter[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; freq_divider:fre_divider|r_counter[16]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; freq_divider:fre_divider|r_counter[4]   ; freq_divider:fre_divider|r_counter[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; freq_divider:fre_divider|r_counter[6]   ; freq_divider:fre_divider|r_counter[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; freq_divider:fre_divider|r_counter[20]  ; freq_divider:fre_divider|r_counter[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; freq_divider:fre_divider|r_counter[22]  ; freq_divider:fre_divider|r_counter[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.483 ; led_driver:led_driver|o_led[7]          ; led_driver:led_driver|o_led[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.604      ;
; 0.510 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.512 ; freq_divider:fre_divider|r_counter[23]  ; freq_divider:fre_divider|r_counter[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; freq_divider:fre_divider|r_counter[15]  ; freq_divider:fre_divider|r_counter[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.516 ; freq_divider:fre_divider|r_counter[3]   ; freq_divider:fre_divider|r_counter[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.636      ;
; 0.517 ; freq_divider:fre_divider|r_counter[13]  ; freq_divider:fre_divider|r_counter[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; freq_divider:fre_divider|r_counter[11]  ; freq_divider:fre_divider|r_counter[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.517 ; freq_divider:fre_divider|r_counter[19]  ; freq_divider:fre_divider|r_counter[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.518 ; freq_divider:fre_divider|r_counter[1]   ; freq_divider:fre_divider|r_counter[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; freq_divider:fre_divider|r_counter[9]   ; freq_divider:fre_divider|r_counter[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; freq_divider:fre_divider|r_counter[17]  ; freq_divider:fre_divider|r_counter[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; freq_divider:fre_divider|r_counter[7]   ; freq_divider:fre_divider|r_counter[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
; 0.518 ; freq_divider:fre_divider|r_counter[5]   ; freq_divider:fre_divider|r_counter[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.638      ;
+-------+-----------------------------------------+----------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 24.400 ; 0.186 ; N/A      ; N/A     ; 9.416               ;
;  i_board_clk                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 24.400 ; 0.186 ; N/A      ; N/A     ; 14.644              ;
; Design-wide TNS                                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  i_board_clk                                          ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_led[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_led[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_rst_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_dir                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_board_clk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sw[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sw[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sw[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_sw[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; o_led[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; o_led[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; o_led[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; o_led[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; o_led[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; o_led[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; o_led[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; o_led[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_led[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_led[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_led[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_led[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_led[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; o_led[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; o_led[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; o_led[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1791     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1791     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; i_board_clk                                          ; i_board_clk                                          ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Sep 22 19:26:45 2022
Info: Command: quartus_sta running_light -c running_light
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'running_light.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 76 -multiply_by 51 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 24.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.400               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.747
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.747               0.000 i_board_clk 
    Info (332119):    14.648               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 24.907
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    24.907               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.709
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.709               0.000 i_board_clk 
    Info (332119):    14.644               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 26.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    26.629               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.416
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.416               0.000 i_board_clk 
    Info (332119):    14.683               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4774 megabytes
    Info: Processing ended: Thu Sep 22 19:26:47 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


