Analysis & Synthesis report for TEST_DRS4
Fri Apr 01 11:26:27 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |TEST_DRS4|receiver_eth:rec_eth|eth_rx:Receiver|smr
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Physical Synthesis Netlist Optimizations
 13. Multiplexer Restructuring Statistics (No Restructuring Performed)
 14. Source assignments for test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt
 15. Source assignments for receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr
 16. Source assignments for receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component|altsyncram_5mj1:auto_generated
 17. Source assignments for trans_eth:tr_eth|eth_tx:Transmitter|lpm_counter:couTransmit_cnt
 18. Source assignments for pll_test:pll_t|altpll:altpll_component|pll_test_altpll:auto_generated
 19. Parameter Settings for User Entity Instance: test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt
 20. Parameter Settings for User Entity Instance: test_tr_eth:test_tr|eth_tx:Tr_t|crc32nibble:crct|lpm_compare:$00000
 21. Parameter Settings for User Entity Instance: receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr
 22. Parameter Settings for User Entity Instance: receiver_eth:rec_eth|eth_rx:Receiver|crc32nibble:crcr|lpm_compare:$00000
 23. Parameter Settings for User Entity Instance: receiver_eth:rec_eth|dp_ram_in:dp_ram
 24. Parameter Settings for User Entity Instance: receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: trans_eth:tr_eth|eth_tx:Transmitter|lpm_counter:couTransmit_cnt
 26. Parameter Settings for User Entity Instance: trans_eth:tr_eth|eth_tx:Transmitter|crc32nibble:crct|lpm_compare:$00000
 27. Parameter Settings for User Entity Instance: pll_test:pll_t|altpll:altpll_component
 28. altsyncram Parameter Settings by Entity Instance
 29. altpll Parameter Settings by Entity Instance
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 01 11:26:27 2016         ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                      ; TEST_DRS4                                     ;
; Top-level Entity Name              ; TEST_DRS4                                     ;
; Family                             ; Cyclone III                                   ;
; Total logic elements               ; 2,283                                         ;
;     Total combinational functions  ; 1,813                                         ;
;     Dedicated logic registers      ; 788                                           ;
; Total registers                    ; 788                                           ;
; Total pins                         ; 75                                            ;
; Total virtual pins                 ; 739                                           ;
; Total memory bits                  ; 32,768                                        ;
; Embedded Multiplier 9-bit elements ; 0                                             ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C10E144C7       ;                    ;
; Top-level entity name                                                      ; TEST_DRS4          ; TEST_DRS4          ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                                      ; On                 ; Off                ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                            ;
+----------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------+
; lmk04906.v                       ; yes             ; User Verilog HDL File             ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/lmk04906.v                ;
; TEST_DRS4.tdf                    ; yes             ; User AHDL File                    ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/TEST_DRS4.tdf             ;
; CRC32NIBBLE.tdf                  ; yes             ; User AHDL File                    ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/CRC32NIBBLE.tdf           ;
; trans_eth.tdf                    ; yes             ; User AHDL File                    ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/trans_eth.tdf             ;
; eth_tx.tdf                       ; yes             ; User AHDL File                    ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/eth_tx.tdf                ;
; eth_rx.tdf                       ; yes             ; User AHDL File                    ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/eth_rx.tdf                ;
; receiver_eth.tdf                 ; yes             ; User AHDL File                    ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/receiver_eth.tdf          ;
; test_tr_eth.tdf                  ; yes             ; User AHDL File                    ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/test_tr_eth.tdf           ;
; pll_test.v                       ; yes             ; User Wizard-Generated File        ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/pll_test.v                ;
; test_tr_eth.inc                  ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/test_tr_eth.inc           ;
; receiver_eth.inc                 ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/receiver_eth.inc          ;
; trans_eth.inc                    ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/trans_eth.inc             ;
; iobuf.inc                        ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/iobuf.inc                 ;
; lmk04906.inc                     ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/lmk04906.inc              ;
; pll_test.inc                     ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/pll_test.inc              ;
; lpm_compare.inc                  ; yes             ; Megafunction                      ; c:/altera/91/quartus/libraries/megafunctions/lpm_compare.inc            ;
; eth_tx.inc                       ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/eth_tx.inc                ;
; crc32nibble.inc                  ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/crc32nibble.inc           ;
; lpm_counter.inc                  ; yes             ; Megafunction                      ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.inc            ;
; eth_rx.inc                       ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/eth_rx.inc                ;
; dp_ram_in.inc                    ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/dp_ram_in.inc             ;
; lpm_counter.tdf                  ; yes             ; Megafunction                      ; c:/altera/91/quartus/libraries/megafunctions/lpm_counter.tdf            ;
; db/cntr_37j.tdf                  ; yes             ; Auto-Generated Megafunction       ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/db/cntr_37j.tdf           ;
; lpm_compare.tdf                  ; yes             ; Megafunction                      ; c:/altera/91/quartus/libraries/megafunctions/lpm_compare.tdf            ;
; db/cmpr_hfg.tdf                  ; yes             ; Auto-Generated Megafunction       ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/db/cmpr_hfg.tdf           ;
; db/cntr_pgg.tdf                  ; yes             ; Auto-Generated Megafunction       ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/db/cntr_pgg.tdf           ;
; dp_ram_in.tdf                    ; yes             ; Auto-Found Wizard-Generated File  ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/dp_ram_in.tdf             ;
; altsyncram.inc                   ; yes             ; Auto-Found AHDL File              ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.inc             ;
; altsyncram.tdf                   ; yes             ; Megafunction                      ; c:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf             ;
; db/altsyncram_5mj1.tdf           ; yes             ; Auto-Generated Megafunction       ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/db/altsyncram_5mj1.tdf    ;
; iobuf.tdf                        ; yes             ; Auto-Found Wizard-Generated File  ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/iobuf.tdf                 ;
; iobuf_iobuf_bidir_1vo.tdf        ; yes             ; Auto-Found AHDL File              ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/iobuf_iobuf_bidir_1vo.tdf ;
; altpll.tdf                       ; yes             ; Megafunction                      ; c:/altera/91/quartus/libraries/megafunctions/altpll.tdf                 ;
; db/pll_test_altpll.v             ; yes             ; Auto-Generated Megafunction       ; D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/db/pll_test_altpll.v      ;
+----------------------------------+-----------------+-----------------------------------+-------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 2,283       ;
;                                             ;             ;
; Total combinational functions               ; 1813        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 1296        ;
;     -- 3 input functions                    ; 237         ;
;     -- <=2 input functions                  ; 280         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 1695        ;
;     -- arithmetic mode                      ; 118         ;
;                                             ;             ;
; Total registers                             ; 788         ;
;     -- Dedicated logic registers            ; 788         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; Virtual pins                                ; 739         ;
; I/O pins                                    ; 75          ;
; Total memory bits                           ; 32768       ;
; Total PLLs                                  ; 1           ;
; Maximum fan-out node                        ; RXCLK~input ;
; Maximum fan-out                             ; 561         ;
; Total fan-out                               ; 10186       ;
; Average fan-out                             ; 2.88        ;
+---------------------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Library Name ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |TEST_DRS4                                                    ; 1813 (352)        ; 788 (78)     ; 32768       ; 0            ; 0       ; 0         ; 75   ; 739          ; |TEST_DRS4                                                                                                      ; work         ;
;    |iobuf:iob|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|iobuf:iob                                                                                            ;              ;
;       |iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component                                      ;              ;
;    |lmk04906:sync_load|                                       ; 135 (135)         ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|lmk04906:sync_load                                                                                   ;              ;
;    |pll_test:pll_t|                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|pll_test:pll_t                                                                                       ;              ;
;       |altpll:altpll_component|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|pll_test:pll_t|altpll:altpll_component                                                               ;              ;
;          |pll_test_altpll:auto_generated|                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|pll_test:pll_t|altpll:altpll_component|pll_test_altpll:auto_generated                                ;              ;
;    |receiver_eth:rec_eth|                                     ; 267 (150)         ; 513 (437)    ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth                                                                                 ;              ;
;       |dp_ram_in:dp_ram|                                      ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth|dp_ram_in:dp_ram                                                                ;              ;
;          |altsyncram:altsyncram_component|                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component                                ;              ;
;             |altsyncram_5mj1:auto_generated|                  ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component|altsyncram_5mj1:auto_generated ;              ;
;       |eth_rx:Receiver|                                       ; 117 (55)          ; 76 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth|eth_rx:Receiver                                                                 ;              ;
;          |crc32nibble:crcr|                                   ; 46 (35)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth|eth_rx:Receiver|crc32nibble:crcr                                                ;              ;
;             |lpm_compare:$00000|                              ; 11 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth|eth_rx:Receiver|crc32nibble:crcr|lpm_compare:$00000                             ;              ;
;                |cmpr_hfg:auto_generated|                      ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth|eth_rx:Receiver|crc32nibble:crcr|lpm_compare:$00000|cmpr_hfg:auto_generated     ;              ;
;          |lpm_counter:addrCntr|                               ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr                                            ;              ;
;             |cntr_pgg:auto_generated|                         ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr|cntr_pgg:auto_generated                    ;              ;
;    |test_tr_eth:test_tr|                                      ; 487 (358)         ; 63 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|test_tr_eth:test_tr                                                                                  ;              ;
;       |eth_tx:Tr_t|                                           ; 129 (74)          ; 63 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|test_tr_eth:test_tr|eth_tx:Tr_t                                                                      ;              ;
;          |crc32nibble:crct|                                   ; 39 (39)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|test_tr_eth:test_tr|eth_tx:Tr_t|crc32nibble:crct                                                     ;              ;
;          |lpm_counter:couTransmit_cnt|                        ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt                                          ;              ;
;             |cntr_37j:auto_generated|                         ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt|cntr_37j:auto_generated                  ;              ;
;    |trans_eth:tr_eth|                                         ; 572 (447)         ; 64 (2)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|trans_eth:tr_eth                                                                                     ;              ;
;       |eth_tx:Transmitter|                                    ; 125 (68)          ; 62 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|trans_eth:tr_eth|eth_tx:Transmitter                                                                  ;              ;
;          |crc32nibble:crct|                                   ; 41 (41)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|trans_eth:tr_eth|eth_tx:Transmitter|crc32nibble:crct                                                 ;              ;
;          |lpm_counter:couTransmit_cnt|                        ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|trans_eth:tr_eth|eth_tx:Transmitter|lpm_counter:couTransmit_cnt                                      ;              ;
;             |cntr_37j:auto_generated|                         ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TEST_DRS4|trans_eth:tr_eth|eth_tx:Transmitter|lpm_counter:couTransmit_cnt|cntr_37j:auto_generated              ;              ;
+---------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component|altsyncram_5mj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |TEST_DRS4|receiver_eth:rec_eth|eth_rx:Receiver|smr                                                                              ;
+----------------------+---------+---------------+-----------------+-----------------+----------------------+-----------+-----------------+--------+
; Name                 ; StCheck ; stReceiveData ; stReceiveLength ; stReceiveSource ; stReceiveDestination ; stWaitSFD ; stCheckPreamble ; stIdle ;
+----------------------+---------+---------------+-----------------+-----------------+----------------------+-----------+-----------------+--------+
; stIdle               ; 0       ; 0             ; 0               ; 0               ; 0                    ; 0         ; 0               ; 0      ;
; stCheckPreamble      ; 0       ; 0             ; 0               ; 0               ; 0                    ; 0         ; 1               ; 1      ;
; stWaitSFD            ; 0       ; 0             ; 0               ; 0               ; 0                    ; 1         ; 0               ; 1      ;
; stReceiveDestination ; 0       ; 0             ; 0               ; 0               ; 1                    ; 0         ; 0               ; 1      ;
; stReceiveSource      ; 0       ; 0             ; 0               ; 1               ; 0                    ; 0         ; 0               ; 1      ;
; stReceiveLength      ; 0       ; 0             ; 1               ; 0               ; 0                    ; 0         ; 0               ; 1      ;
; stReceiveData        ; 0       ; 1             ; 0               ; 0               ; 0                    ; 0         ; 0               ; 1      ;
; StCheck              ; 1       ; 0             ; 0               ; 0               ; 0                    ; 0         ; 0               ; 1      ;
+----------------------+---------+---------------+-----------------+-----------------+----------------------+-----------+-----------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                               ;
+-------------------------------------------------------------------------------------+--------------------------------------------+
; Register name                                                                       ; Reason for Removal                         ;
+-------------------------------------------------------------------------------------+--------------------------------------------+
; pll_test:pll_t|altpll:altpll_component|pll_test_altpll:auto_generated|pll_lock_sync ; Stuck at VCC due to stuck port data_in     ;
; trans_eth:tr_eth|Lenght_t[0..5,7..9,11..14]                                         ; Stuck at GND due to stuck port data_in     ;
; trans_eth:tr_eth|Lenght_tr[0,2..3,5,7..9,11..15]                                    ; Stuck at GND due to stuck port data_in     ;
; receiver_eth:rec_eth|eth_rx:Receiver|RX_DV_FF                                       ; Merged with receiver_eth:rec_eth|rx_dvd    ;
; trans_eth:tr_eth|Lenght_tr[1,4,6]                                                   ; Stuck at VCC due to stuck port data_in     ;
; trans_eth:tr_eth|Lenght_t[6]                                                        ; Stuck at VCC due to stuck port data_in     ;
; trans_eth:tr_eth|Lenght_t[10]                                                       ; Merged with trans_eth:tr_eth|Lenght_tr[10] ;
; Total Number of Removed Registers = 32                                              ;                                            ;
+-------------------------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 788   ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 57    ;
; Number of registers using Asynchronous Clear ; 117   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 599   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                 ;
+---------------------------------------------------------+----------+---------------------+
; Node                                                    ; Action   ; Reason              ;
+---------------------------------------------------------+----------+---------------------+
; lmk04906:sync_load|Mux1~3                               ; Deleted  ; Timing optimization ;
; lmk04906:sync_load|adr_reg[1]~0                         ; Modified ; Timing optimization ;
; receiver_eth:rec_eth|eth_rx:Receiver|_~15               ; Deleted  ; Timing optimization ;
; receiver_eth:rec_eth|eth_rx:Receiver|_~16               ; Modified ; Timing optimization ;
; receiver_eth:rec_eth|eth_rx:Receiver|_~16_RESYN86_BDD87 ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|_~10                                ; Modified ; Timing optimization ;
; test_tr_eth:test_tr|_~10_RESYN150_BDD151                ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|_~45                                ; Modified ; Timing optimization ;
; test_tr_eth:test_tr|_~45_RESYN124_BDD125                ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|_~48                                ; Modified ; Timing optimization ;
; test_tr_eth:test_tr|_~48_RESYN126_BDD127                ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|_~50                                ; Modified ; Timing optimization ;
; test_tr_eth:test_tr|_~50_RESYN152_BDD153                ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|_~59                                ; Modified ; Timing optimization ;
; test_tr_eth:test_tr|_~59_RESYN154_BDD155                ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|_~71                                ; Modified ; Timing optimization ;
; test_tr_eth:test_tr|_~71_RESYN128_BDD129                ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|eth_tx:Tr_t|_~11                    ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~150                   ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~153                   ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~160                   ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~161                   ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~162                   ; Modified ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~162_RESYN130_BDD131   ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~162_RESYN132_BDD133   ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~162_RESYN134_BDD135   ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~174                   ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~179                   ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~180                   ; Modified ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~180_RESYN72_BDD73     ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~180_RESYN74_BDD75     ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~180_RESYN76_BDD77     ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[2]~180_RESYN78_BDD79     ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[3]~207                   ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[3]~208                   ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[3]~209                   ; Deleted  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[3]~213                   ; Modified ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[3]~213_RESYN80_BDD81     ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[3]~213_RESYN82_BDD83     ; Created  ; Timing optimization ;
; test_tr_eth:test_tr|t_SendData[3]~213_RESYN84_BDD85     ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~21                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~22                         ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~26                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~27                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~29                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~30                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~31                         ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~31_RESYN100_BDD101         ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~31_RESYN102_BDD103         ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~36                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~45                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~47                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~48                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~49                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~49_RESYN22_BDD23           ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~49_RESYN24_BDD25           ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~50                         ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~50_RESYN138_BDD139         ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~50_RESYN140_BDD141         ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~52                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~53                         ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~53_RESYN106_BDD107         ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~53_RESYN108_BDD109         ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~53_RESYN110_BDD111         ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~58                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~59                         ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~59_RESYN28_BDD29           ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~59_RESYN30_BDD31           ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~59_RESYN32_BDD33           ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[0]~59_RESYN34_BDD35           ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~20                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~75                         ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~79                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~89                         ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~100                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~103                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~104                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~105                        ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~105_RESYN36_BDD37          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~105_RESYN38_BDD39          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~105_RESYN40_BDD41          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~106                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~111                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~112                        ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~112_RESYN42_BDD43          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~112_RESYN44_BDD45          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~112_RESYN46_BDD47          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~112_RESYN48_BDD49          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~123                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~124                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~126                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~127                        ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~127_RESYN50_BDD51          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~127_RESYN52_BDD53          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[1]~127_RESYN54_BDD55          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~129                        ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~133                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~149                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~151                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~152                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~153                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~154                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~155                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~156                        ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~156_RESYN142_BDD143        ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~156_RESYN144_BDD145        ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~156_RESYN146_BDD147        ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~156_RESYN148_BDD149        ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~166                        ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~166_RESYN56_BDD57          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~166_RESYN58_BDD59          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~166_RESYN60_BDD61          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[2]~166_RESYN62_BDD63          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~182                        ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~186                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~187                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~190                        ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~190_RESYN120_BDD121        ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~190_RESYN122_BDD123        ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~203                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~216                        ; Deleted  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~217                        ; Modified ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~217_RESYN64_BDD65          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~217_RESYN66_BDD67          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~217_RESYN68_BDD69          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|SendData[3]~217_RESYN70_BDD71          ; Created  ; Timing optimization ;
; trans_eth:tr_eth|_~12                                   ; Modified ; Timing optimization ;
; trans_eth:tr_eth|_~12_RESYN88_BDD89                     ; Created  ; Timing optimization ;
; trans_eth:tr_eth|_~25                                   ; Modified ; Timing optimization ;
; trans_eth:tr_eth|_~25_RESYN90_BDD91                     ; Created  ; Timing optimization ;
; trans_eth:tr_eth|_~25_RESYN92_BDD93                     ; Created  ; Timing optimization ;
; trans_eth:tr_eth|_~26                                   ; Modified ; Timing optimization ;
; trans_eth:tr_eth|_~26_RESYN94_BDD95                     ; Created  ; Timing optimization ;
; trans_eth:tr_eth|_~39                                   ; Modified ; Timing optimization ;
; trans_eth:tr_eth|_~39_RESYN96_BDD97                     ; Created  ; Timing optimization ;
; trans_eth:tr_eth|_~39_RESYN98_BDD99                     ; Created  ; Timing optimization ;
; trans_eth:tr_eth|_~52                                   ; Modified ; Timing optimization ;
; trans_eth:tr_eth|_~52_RESYN136_BDD137                   ; Created  ; Timing optimization ;
+---------------------------------------------------------+----------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 64:1               ; 32 bits   ; 1344 LEs      ; 544 LEs              ; 800 LEs                ; Yes        ; |TEST_DRS4|lmk04906:sync_load|data_reg[19] ;
; 8:1                ; 16 bits   ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; No         ; |TEST_DRS4|test_tr_eth:test_tr|_           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt ;
+---------------------------+-------+------+-----------------------------------------+
; Assignment                ; Value ; From ; To                                      ;
+---------------------------+-------+------+-----------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                       ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                       ;
+---------------------------+-------+------+-----------------------------------------+


+----------------------------------------------------------------------------------+
; Source assignments for receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr ;
+---------------------------+-------+------+---------------------------------------+
; Assignment                ; Value ; From ; To                                    ;
+---------------------------+-------+------+---------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                     ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                     ;
+---------------------------+-------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component|altsyncram_5mj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Source assignments for trans_eth:tr_eth|eth_tx:Transmitter|lpm_counter:couTransmit_cnt ;
+---------------------------+-------+------+---------------------------------------------+
; Assignment                ; Value ; From ; To                                          ;
+---------------------------+-------+------+---------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -                                           ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -                                           ;
+---------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for pll_test:pll_t|altpll:altpll_component|pll_test_altpll:auto_generated ;
+---------------------------+-------+------+---------------------------------------------------+
; Assignment                ; Value ; From ; To                                                ;
+---------------------------+-------+------+---------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104  ; -    ; -                                                 ;
+---------------------------+-------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt ;
+------------------------+-------------------+-------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                        ;
+------------------------+-------------------+-------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                              ;
; LPM_WIDTH              ; 16                ; Untyped                                                     ;
; LPM_DIRECTION          ; up                ; Untyped                                                     ;
; LPM_MODULUS            ; 0                 ; Untyped                                                     ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                     ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                     ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                     ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                                     ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                     ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                          ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                          ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                     ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                     ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                     ;
; CBXI_PARAMETER         ; cntr_37j          ; Untyped                                                     ;
+------------------------+-------------------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: test_tr_eth:test_tr|eth_tx:Tr_t|crc32nibble:crct|lpm_compare:$00000 ;
+------------------------+-------------+---------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                      ;
+------------------------+-------------+---------------------------------------------------------------------------+
; lpm_width              ; 32          ; Untyped                                                                   ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                   ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                   ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                   ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                   ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                   ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                   ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                        ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                      ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                   ;
; CBXI_PARAMETER         ; cmpr_hfg    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                            ;
+------------------------+-------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr ;
+------------------------+-------------------+-----------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                      ;
+------------------------+-------------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                            ;
; LPM_WIDTH              ; 16                ; Untyped                                                   ;
; LPM_DIRECTION          ; DEFAULT           ; Untyped                                                   ;
; LPM_MODULUS            ; 0                 ; Untyped                                                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                   ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                   ;
; CBXI_PARAMETER         ; cntr_pgg          ; Untyped                                                   ;
+------------------------+-------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver_eth:rec_eth|eth_rx:Receiver|crc32nibble:crcr|lpm_compare:$00000 ;
+------------------------+-------------+--------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                           ;
+------------------------+-------------+--------------------------------------------------------------------------------+
; lpm_width              ; 32          ; Untyped                                                                        ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                        ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                        ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                        ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                             ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                           ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                        ;
; CBXI_PARAMETER         ; cmpr_hfg    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                 ;
+------------------------+-------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver_eth:rec_eth|dp_ram_in:dp_ram ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; WIDTH_BYTEENA_A ; 1     ; Untyped                                                  ;
; WIDTH_BYTEENA_B ; 1     ; Untyped                                                  ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 32                   ; Untyped                                                ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 32                   ; Untyped                                                ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_5mj1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trans_eth:tr_eth|eth_tx:Transmitter|lpm_counter:couTransmit_cnt ;
+------------------------+-------------------+-----------------------------------------------------------------+
; Parameter Name         ; Value             ; Type                                                            ;
+------------------------+-------------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE                                                  ;
; LPM_WIDTH              ; 16                ; Untyped                                                         ;
; LPM_DIRECTION          ; up                ; Untyped                                                         ;
; LPM_MODULUS            ; 0                 ; Untyped                                                         ;
; LPM_AVALUE             ; UNUSED            ; Untyped                                                         ;
; LPM_SVALUE             ; UNUSED            ; Untyped                                                         ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                                                         ;
; DEVICE_FAMILY          ; Cyclone III       ; Untyped                                                         ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                                                         ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH                                              ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK                                              ;
; CARRY_CNT_EN           ; SMART             ; Untyped                                                         ;
; LABWIDE_SCLR           ; ON                ; Untyped                                                         ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                                                         ;
; CBXI_PARAMETER         ; cntr_37j          ; Untyped                                                         ;
+------------------------+-------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: trans_eth:tr_eth|eth_tx:Transmitter|crc32nibble:crct|lpm_compare:$00000 ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                          ;
+------------------------+-------------+-------------------------------------------------------------------------------+
; lpm_width              ; 32          ; Untyped                                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                       ;
; CHAIN_SIZE             ; 8           ; Untyped                                                                       ;
; ONE_INPUT_IS_CONSTANT  ; YES         ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                       ;
; CASCADE_CHAIN          ; MANUAL      ; Untyped                                                                       ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                            ;
; CASCADE_CHAIN_LENGTH   ; 2           ; CASCADE_CHAIN_LENGTH                                                          ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                       ;
; CBXI_PARAMETER         ; cmpr_hfg    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                ;
+------------------------+-------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_test:pll_t|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 40000             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; pll_test_altpll   ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                     ;
; Entity Instance                           ; receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 1024                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 1024                                                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; pll_test:pll_t|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Apr 01 11:26:11 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TEST_DRS4 -c TEST_DRS4
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 1 design units, including 1 entities, in source file lmk04906.v
    Info: Found entity 1: lmk04906
Warning: Group name "en_cou_rd" is missing brackets ([ ])
Warning: Group name "en_cou_rd" is missing brackets ([ ])
Warning: Variable or input pin "end_l_sd" is defined but never used
Warning: Variable or input pin "adr_ini_a" is defined but never used
Warning: Variable or input pin "enTransmit" is defined but never used
Warning: Variable or input pin "StStream" is defined but never used
Warning: Variable or input pin "StFrame" is defined but never used
Warning: Variable or input pin "sm_t" is defined but never used
Warning: Variable or input pin "CRC_ok" is defined but never used
Info: Found 1 design units, including 1 entities, in source file test_drs4.tdf
    Info: Found entity 1: TEST_DRS4
Info: Found 1 design units, including 1 entities, in source file crc32nibble.tdf
    Info: Found entity 1: crc32nibble
Info: Found 1 design units, including 1 entities, in source file trans_eth.tdf
    Info: Found entity 1: trans_eth
Info: Found 1 design units, including 1 entities, in source file eth_tx.tdf
    Info: Found entity 1: eth_tx
Info: Found 1 design units, including 1 entities, in source file eth_rx.tdf
    Info: Found entity 1: eth_rx
Info: Found 1 design units, including 1 entities, in source file receiver_eth.tdf
    Info: Found entity 1: receiver_eth
Info: Found 1 design units, including 1 entities, in source file test_tr_eth.tdf
    Info: Found entity 1: test_tr_eth
Info: Found 1 design units, including 1 entities, in source file trans_eth_new.tdf
    Info: Found entity 1: trans_eth_new
Info: Found 1 design units, including 1 entities, in source file pll_test.v
    Info: Found entity 1: pll_test
Info: Elaborating entity "TEST_DRS4" for the top level hierarchy
Warning: Variable or input pin "I_CLK" is defined but never used
Warning: Variable or input pin "RXER" is defined but never used
Warning: Variable or input pin "CLK25" is defined but never used
Warning: Variable or input pin "STAT" is defined but never used
Warning: Variable or input pin "COR_DATB" is defined but never used
Info: Elaborating entity "test_tr_eth" for hierarchy "test_tr_eth:test_tr"
Info: Elaborating entity "eth_tx" for hierarchy "test_tr_eth:test_tr|eth_tx:Tr_t"
Info: Elaborating entity "lpm_counter" for hierarchy "test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt"
Info: Elaborated megafunction instantiation "test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt"
Info: Instantiated megafunction "test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
    Info: Parameter "LPM_DIRECTION" = "up"
Info: Found 1 design units, including 1 entities, in source file db/cntr_37j.tdf
    Info: Found entity 1: cntr_37j
Info: Elaborating entity "cntr_37j" for hierarchy "test_tr_eth:test_tr|eth_tx:Tr_t|lpm_counter:couTransmit_cnt|cntr_37j:auto_generated"
Info: Elaborating entity "crc32nibble" for hierarchy "test_tr_eth:test_tr|eth_tx:Tr_t|crc32nibble:crct"
Info: Elaborating entity "lpm_compare" for hierarchy "test_tr_eth:test_tr|eth_tx:Tr_t|crc32nibble:crct|lpm_compare:$00000"
Info: Elaborated megafunction instantiation "test_tr_eth:test_tr|eth_tx:Tr_t|crc32nibble:crct|lpm_compare:$00000"
Info: Instantiated megafunction "test_tr_eth:test_tr|eth_tx:Tr_t|crc32nibble:crct|lpm_compare:$00000" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "32"
    Info: Parameter "ONE_INPUT_IS_CONSTANT" = "YES"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_hfg.tdf
    Info: Found entity 1: cmpr_hfg
Info: Elaborating entity "cmpr_hfg" for hierarchy "test_tr_eth:test_tr|eth_tx:Tr_t|crc32nibble:crct|lpm_compare:$00000|cmpr_hfg:auto_generated"
Info: Elaborating entity "receiver_eth" for hierarchy "receiver_eth:rec_eth"
Info: Elaborating entity "eth_rx" for hierarchy "receiver_eth:rec_eth|eth_rx:Receiver"
Info: Elaborating entity "lpm_counter" for hierarchy "receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr"
Info: Elaborated megafunction instantiation "receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr"
Info: Instantiated megafunction "receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "16"
Info: Found 1 design units, including 1 entities, in source file db/cntr_pgg.tdf
    Info: Found entity 1: cntr_pgg
Info: Elaborating entity "cntr_pgg" for hierarchy "receiver_eth:rec_eth|eth_rx:Receiver|lpm_counter:addrCntr|cntr_pgg:auto_generated"
Info: Elaborating entity "crc32nibble" for hierarchy "receiver_eth:rec_eth|eth_rx:Receiver|crc32nibble:crcr"
Warning: Using design file dp_ram_in.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: dp_ram_in
Info: Elaborating entity "dp_ram_in" for hierarchy "receiver_eth:rec_eth|dp_ram_in:dp_ram"
Info: Elaborating entity "altsyncram" for hierarchy "receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component"
Info: Instantiated megafunction "receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info: Parameter "LPM_TYPE" = "altsyncram"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone III"
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "32"
    Info: Parameter "WIDTHAD_A" = "10"
    Info: Parameter "NUMWORDS_A" = "1024"
    Info: Parameter "WIDTH_B" = "32"
    Info: Parameter "WIDTHAD_B" = "10"
    Info: Parameter "NUMWORDS_B" = "1024"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info: Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "WIDTH_BYTEENA_A" = "1"
    Info: Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info: Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5mj1.tdf
    Info: Found entity 1: altsyncram_5mj1
Info: Elaborating entity "altsyncram_5mj1" for hierarchy "receiver_eth:rec_eth|dp_ram_in:dp_ram|altsyncram:altsyncram_component|altsyncram_5mj1:auto_generated"
Info: Elaborating entity "trans_eth" for hierarchy "trans_eth:tr_eth"
Warning: Using design file iobuf.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: iobuf
Info: Elaborating entity "iobuf" for hierarchy "iobuf:iob"
Warning: Using design file iobuf_iobuf_bidir_1vo.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info: Found entity 1: iobuf_iobuf_bidir_1vo
Info: Elaborating entity "iobuf_iobuf_bidir_1vo" for hierarchy "iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component"
Info: Elaborating entity "lmk04906" for hierarchy "lmk04906:sync_load"
Warning (10036): Verilog HDL or VHDL warning at lmk04906.v(42): object "test1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lmk04906.v(42): object "test2" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at lmk04906.v(80): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at lmk04906.v(146): truncated value with size 32 to match size of target (4)
Warning (10240): Verilog HDL Always Construct warning at lmk04906.v(152): inferring latch(es) for variable "ena_syn_sh", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at lmk04906.v(176): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at lmk04906.v(242): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "pll_test" for hierarchy "pll_test:pll_t"
Info: Elaborating entity "altpll" for hierarchy "pll_test:pll_t|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll_test:pll_t|altpll:altpll_component"
Info: Instantiated megafunction "pll_test:pll_t|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "40000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_test"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_test_altpll.v
    Info: Found entity 1: pll_test_altpll
Info: Elaborating entity "pll_test_altpll" for hierarchy "pll_test:pll_t|altpll:altpll_component|pll_test_altpll:auto_generated"
Info: Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 48 WYSIWYG logic cells and I/Os untouched
Info: WYSIWYG I/O primitives converted to equivalent logic
    Info: WYSIWYG I/O primitive "iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component|dataout[7]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component|dataout[6]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component|dataout[5]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component|dataout[4]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component|dataout[3]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component|dataout[2]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component|dataout[1]" converted to equivalent logic
    Info: WYSIWYG I/O primitive "iobuf:iob|iobuf_iobuf_bidir_1vo:iobuf_iobuf_bidir_1vo_component|dataout[0]" converted to equivalent logic
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "TXER" is stuck at GND
    Warning (13410): Pin "ETH_R" is stuck at VCC
    Warning (13410): Pin "sync_s" is stuck at GND
    Warning (13410): Pin "t_Lenght[0]" is stuck at GND
    Warning (13410): Pin "t_Lenght[1]" is stuck at GND
    Warning (13410): Pin "t_Lenght[2]" is stuck at GND
    Warning (13410): Pin "t_Lenght[3]" is stuck at GND
    Warning (13410): Pin "t_Lenght[4]" is stuck at GND
    Warning (13410): Pin "t_Lenght[7]" is stuck at GND
    Warning (13410): Pin "t_Lenght[8]" is stuck at GND
    Warning (13410): Pin "t_Lenght[9]" is stuck at GND
    Warning (13410): Pin "t_Lenght[11]" is stuck at GND
    Warning (13410): Pin "t_Lenght[12]" is stuck at GND
    Warning (13410): Pin "t_Lenght[13]" is stuck at GND
    Warning (13410): Pin "t_Lenght[14]" is stuck at GND
    Warning (13410): Pin "t_Lenght[15]" is stuck at GND
Info: Timing-Driven Synthesis is running
Warning: PLL "pll_test:pll_t|altpll:altpll_component|pll_test_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning: PLL "pll_test:pll_t|altpll:altpll_component|pll_test_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Info: Starting physical synthesis optimizations for speed
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'TEST_DRS4.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {TXclk}] -rise_to [get_clocks {RXCLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {TXclk}] -fall_to [get_clocks {RXCLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {TXclk}] -rise_to [get_clocks {RXCLK}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {TXclk}] -fall_to [get_clocks {RXCLK}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {TXclk}] -rise_to [get_clocks {RXCLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {TXclk}] -fall_to [get_clocks {RXCLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {TXclk}] -rise_to [get_clocks {RXCLK}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {TXclk}] -fall_to [get_clocks {RXCLK}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RXCLK}] -rise_to [get_clocks {TXclk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RXCLK}] -fall_to [get_clocks {TXclk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {RXCLK}] -rise_to [get_clocks {TXclk}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {RXCLK}] -fall_to [get_clocks {TXclk}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RXCLK}] -rise_to [get_clocks {TXclk}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {RXCLK}] -fall_to [get_clocks {TXclk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {RXCLK}] -rise_to [get_clocks {TXclk}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {RXCLK}] -fall_to [get_clocks {TXclk}] -hold 0.030
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1035 ps
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:02
Info: Generated suppressed messages file D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/TEST_DRS4.map.smsg
Warning: PLL "pll_test:pll_t|altpll:altpll_component|pll_test_altpll:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning: PLL "pll_test:pll_t|altpll:altpll_component|pll_test_altpll:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Info: Design contains 739 virtual pins; timing numbers associated with paths containing virtual pins are estimates
    Info: Pin "I_CLK[0]" is virtual input pin
    Info: Pin "I_CLK[1]" is virtual input pin
    Info: Pin "I_CLK[2]" is virtual input pin
    Info: Pin "I_CLK[3]" is virtual input pin
    Info: Pin "COR_DATB[0]" is virtual input pin
    Info: Pin "COR_DATB[1]" is virtual input pin
    Info: Pin "COR_DATB[2]" is virtual input pin
    Info: Pin "COR_DATB[3]" is virtual input pin
    Info: Pin "COR_DATB[4]" is virtual input pin
    Info: Pin "COR_DATB[5]" is virtual input pin
    Info: Pin "COR_DATB[6]" is virtual input pin
    Info: Pin "COR_DATB[7]" is virtual input pin
    Info: Pin "COR_DATB[8]" is virtual input pin
    Info: Pin "COR_DATB[9]" is virtual input pin
    Info: Pin "COR_DATB[10]" is virtual input pin
    Info: Pin "COR_DATB[11]" is virtual input pin
    Info: Pin "COR_DATB[12]" is virtual input pin
    Info: Pin "COR_DATB[13]" is virtual input pin
    Info: Pin "COR_DATB[14]" is virtual input pin
    Info: Pin "COR_DATB[15]" is virtual input pin
    Info: Pin "t_TXDout[0]" is virtual output pin
    Info: Pin "t_TXDout[1]" is virtual output pin
    Info: Pin "t_TXDout[2]" is virtual output pin
    Info: Pin "t_TXDout[3]" is virtual output pin
    Info: Pin "t_TXena" is virtual output pin
    Info: Pin "t_DataField" is virtual output pin
    Info: Pin "t_Lenght[0]" is virtual output pin
    Info: Pin "t_Lenght[1]" is virtual output pin
    Info: Pin "t_Lenght[2]" is virtual output pin
    Info: Pin "t_Lenght[3]" is virtual output pin
    Info: Pin "t_Lenght[4]" is virtual output pin
    Info: Pin "t_Lenght[5]" is virtual output pin
    Info: Pin "t_Lenght[6]" is virtual output pin
    Info: Pin "t_Lenght[7]" is virtual output pin
    Info: Pin "t_Lenght[8]" is virtual output pin
    Info: Pin "t_Lenght[9]" is virtual output pin
    Info: Pin "t_Lenght[10]" is virtual output pin
    Info: Pin "t_Lenght[11]" is virtual output pin
    Info: Pin "t_Lenght[12]" is virtual output pin
    Info: Pin "t_Lenght[13]" is virtual output pin
    Info: Pin "t_Lenght[14]" is virtual output pin
    Info: Pin "t_Lenght[15]" is virtual output pin
    Info: Pin "t_couTransmit[0]" is virtual output pin
    Info: Pin "t_couTransmit[1]" is virtual output pin
    Info: Pin "t_couTransmit[2]" is virtual output pin
    Info: Pin "t_couTransmit[3]" is virtual output pin
    Info: Pin "t_couTransmit[4]" is virtual output pin
    Info: Pin "t_couTransmit[5]" is virtual output pin
    Info: Pin "t_couTransmit[6]" is virtual output pin
    Info: Pin "t_couTransmit[7]" is virtual output pin
    Info: Pin "t_couTransmit[8]" is virtual output pin
    Info: Pin "t_couTransmit[9]" is virtual output pin
    Info: Pin "t_couTransmit[10]" is virtual output pin
    Info: Pin "t_couTransmit[11]" is virtual output pin
    Info: Pin "t_couTransmit[12]" is virtual output pin
    Info: Pin "t_couTransmit[13]" is virtual output pin
    Info: Pin "t_couTransmit[14]" is virtual output pin
    Info: Pin "t_couTransmit[15]" is virtual output pin
    Info: Pin "t_FrameCheck" is virtual output pin
    Info: Pin "t_EndTrans" is virtual output pin
    Info: Pin "Rkop[0]" is virtual output pin
    Info: Pin "Rkop[1]" is virtual output pin
    Info: Pin "Rkop[2]" is virtual output pin
    Info: Pin "Rkop[3]" is virtual output pin
    Info: Pin "Rdev_number[0]" is virtual output pin
    Info: Pin "Rdev_number[1]" is virtual output pin
    Info: Pin "Rdev_number[2]" is virtual output pin
    Info: Pin "Rdev_number[3]" is virtual output pin
    Info: Pin "Rstat_cor" is virtual output pin
    Info: Pin "Rpachka" is virtual output pin
    Info: Pin "Rcalibr" is virtual output pin
    Info: Pin "Rnumber_n[0]" is virtual output pin
    Info: Pin "Rnumber_n[1]" is virtual output pin
    Info: Pin "Rnumber_n[2]" is virtual output pin
    Info: Pin "Rnumber_n[3]" is virtual output pin
    Info: Pin "Rnumber_n[4]" is virtual output pin
    Info: Pin "Rnumber_n[5]" is virtual output pin
    Info: Pin "Rnumber_n[6]" is virtual output pin
    Info: Pin "Rnumber_n[7]" is virtual output pin
    Info: Pin "Rnumber_n[8]" is virtual output pin
    Info: Pin "Rnumber_n[9]" is virtual output pin
    Info: Pin "Rnumber_n[10]" is virtual output pin
    Info: Pin "Rnumber_n[11]" is virtual output pin
    Info: Pin "Rnumber_n[12]" is virtual output pin
    Info: Pin "Rnumber_n[13]" is virtual output pin
    Info: Pin "Rnumber_n[14]" is virtual output pin
    Info: Pin "Rnumber_n[15]" is virtual output pin
    Info: Pin "Rnumber_p[0]" is virtual output pin
    Info: Pin "Rnumber_p[1]" is virtual output pin
    Info: Pin "Rnumber_p[2]" is virtual output pin
    Info: Pin "Rnumber_p[3]" is virtual output pin
    Info: Pin "Rnumber_p[4]" is virtual output pin
    Info: Pin "Rnumber_p[5]" is virtual output pin
    Info: Pin "Rnumber_p[6]" is virtual output pin
    Info: Pin "Rnumber_p[7]" is virtual output pin
    Info: Pin "Rnumber_p[8]" is virtual output pin
    Info: Pin "Rnumber_p[9]" is virtual output pin
    Info: Pin "Rnumber_p[10]" is virtual output pin
    Info: Pin "Rnumber_p[11]" is virtual output pin
    Info: Pin "Rnumber_p[12]" is virtual output pin
    Info: Pin "Rnumber_p[13]" is virtual output pin
    Info: Pin "Rnumber_p[14]" is virtual output pin
    Info: Pin "Rnumber_p[15]" is virtual output pin
    Info: Pin "Rzap_delay[0]" is virtual output pin
    Info: Pin "Rzap_delay[1]" is virtual output pin
    Info: Pin "Rzap_delay[2]" is virtual output pin
    Info: Pin "Rzap_delay[3]" is virtual output pin
    Info: Pin "Rzap_delay[4]" is virtual output pin
    Info: Pin "Rzap_delay[5]" is virtual output pin
    Info: Pin "Rzap_delay[6]" is virtual output pin
    Info: Pin "Rzap_delay[7]" is virtual output pin
    Info: Pin "Rzap_delay[8]" is virtual output pin
    Info: Pin "Rzap_delay[9]" is virtual output pin
    Info: Pin "Rzap_delay[10]" is virtual output pin
    Info: Pin "Rzap_delay[11]" is virtual output pin
    Info: Pin "Rzap_delay[12]" is virtual output pin
    Info: Pin "Rzap_delay[13]" is virtual output pin
    Info: Pin "Rzap_delay[14]" is virtual output pin
    Info: Pin "Rzap_delay[15]" is virtual output pin
    Info: Pin "Daddr[0]" is virtual output pin
    Info: Pin "Daddr[1]" is virtual output pin
    Info: Pin "Daddr[2]" is virtual output pin
    Info: Pin "Daddr[3]" is virtual output pin
    Info: Pin "Daddr[4]" is virtual output pin
    Info: Pin "Daddr[5]" is virtual output pin
    Info: Pin "Daddr[6]" is virtual output pin
    Info: Pin "Daddr[7]" is virtual output pin
    Info: Pin "Daddr[8]" is virtual output pin
    Info: Pin "Daddr[9]" is virtual output pin
    Info: Pin "Daddr[10]" is virtual output pin
    Info: Pin "Daddr[11]" is virtual output pin
    Info: Pin "Daddr[12]" is virtual output pin
    Info: Pin "Daddr[13]" is virtual output pin
    Info: Pin "Daddr[14]" is virtual output pin
    Info: Pin "Daddr[15]" is virtual output pin
    Info: Pin "Daddr[16]" is virtual output pin
    Info: Pin "Daddr[17]" is virtual output pin
    Info: Pin "Daddr[18]" is virtual output pin
    Info: Pin "Daddr[19]" is virtual output pin
    Info: Pin "Daddr[20]" is virtual output pin
    Info: Pin "Daddr[21]" is virtual output pin
    Info: Pin "Daddr[22]" is virtual output pin
    Info: Pin "Daddr[23]" is virtual output pin
    Info: Pin "Daddr[24]" is virtual output pin
    Info: Pin "Daddr[25]" is virtual output pin
    Info: Pin "Daddr[26]" is virtual output pin
    Info: Pin "Daddr[27]" is virtual output pin
    Info: Pin "Daddr[28]" is virtual output pin
    Info: Pin "Daddr[29]" is virtual output pin
    Info: Pin "Daddr[30]" is virtual output pin
    Info: Pin "Daddr[31]" is virtual output pin
    Info: Pin "Daddr[32]" is virtual output pin
    Info: Pin "Daddr[33]" is virtual output pin
    Info: Pin "Daddr[34]" is virtual output pin
    Info: Pin "Daddr[35]" is virtual output pin
    Info: Pin "Daddr[36]" is virtual output pin
    Info: Pin "Daddr[37]" is virtual output pin
    Info: Pin "Daddr[38]" is virtual output pin
    Info: Pin "Daddr[39]" is virtual output pin
    Info: Pin "Daddr[40]" is virtual output pin
    Info: Pin "Daddr[41]" is virtual output pin
    Info: Pin "Daddr[42]" is virtual output pin
    Info: Pin "Daddr[43]" is virtual output pin
    Info: Pin "Daddr[44]" is virtual output pin
    Info: Pin "Daddr[45]" is virtual output pin
    Info: Pin "Daddr[46]" is virtual output pin
    Info: Pin "Daddr[47]" is virtual output pin
    Info: Pin "CheckDes" is virtual output pin
    Info: Pin "Rcheck" is virtual output pin
    Info: Pin "Rok" is virtual output pin
    Info: Pin "Rdestination" is virtual output pin
    Info: Pin "Raddr[0]" is virtual output pin
    Info: Pin "Raddr[1]" is virtual output pin
    Info: Pin "Raddr[2]" is virtual output pin
    Info: Pin "Raddr[3]" is virtual output pin
    Info: Pin "Raddr[4]" is virtual output pin
    Info: Pin "Raddr[5]" is virtual output pin
    Info: Pin "Raddr[6]" is virtual output pin
    Info: Pin "Raddr[7]" is virtual output pin
    Info: Pin "Raddr[8]" is virtual output pin
    Info: Pin "Raddr[9]" is virtual output pin
    Info: Pin "Raddr[10]" is virtual output pin
    Info: Pin "Raddr[11]" is virtual output pin
    Info: Pin "Raddr[12]" is virtual output pin
    Info: Pin "Raddr[13]" is virtual output pin
    Info: Pin "Raddr[14]" is virtual output pin
    Info: Pin "Raddr[15]" is virtual output pin
    Info: Pin "Rdata[0]" is virtual output pin
    Info: Pin "Rdata[1]" is virtual output pin
    Info: Pin "Rdata[2]" is virtual output pin
    Info: Pin "Rdata[3]" is virtual output pin
    Info: Pin "rg_DACA[0]" is virtual output pin
    Info: Pin "rg_DACA[1]" is virtual output pin
    Info: Pin "rg_DACA[2]" is virtual output pin
    Info: Pin "rg_DACA[3]" is virtual output pin
    Info: Pin "rg_DACA[4]" is virtual output pin
    Info: Pin "rg_DACA[5]" is virtual output pin
    Info: Pin "rg_DACA[6]" is virtual output pin
    Info: Pin "rg_DACA[7]" is virtual output pin
    Info: Pin "rg_DACA[8]" is virtual output pin
    Info: Pin "rg_DACA[9]" is virtual output pin
    Info: Pin "rg_DACA[10]" is virtual output pin
    Info: Pin "rg_DACA[11]" is virtual output pin
    Info: Pin "rg_DACA[12]" is virtual output pin
    Info: Pin "rg_DACA[13]" is virtual output pin
    Info: Pin "rg_DACA[14]" is virtual output pin
    Info: Pin "rg_DACA[15]" is virtual output pin
    Info: Pin "rg_DACB[0]" is virtual output pin
    Info: Pin "rg_DACB[1]" is virtual output pin
    Info: Pin "rg_DACB[2]" is virtual output pin
    Info: Pin "rg_DACB[3]" is virtual output pin
    Info: Pin "rg_DACB[4]" is virtual output pin
    Info: Pin "rg_DACB[5]" is virtual output pin
    Info: Pin "rg_DACB[6]" is virtual output pin
    Info: Pin "rg_DACB[7]" is virtual output pin
    Info: Pin "rg_DACB[8]" is virtual output pin
    Info: Pin "rg_DACB[9]" is virtual output pin
    Info: Pin "rg_DACB[10]" is virtual output pin
    Info: Pin "rg_DACB[11]" is virtual output pin
    Info: Pin "rg_DACB[12]" is virtual output pin
    Info: Pin "rg_DACB[13]" is virtual output pin
    Info: Pin "rg_DACB[14]" is virtual output pin
    Info: Pin "rg_DACB[15]" is virtual output pin
    Info: Pin "rg_DACC[0]" is virtual output pin
    Info: Pin "rg_DACC[1]" is virtual output pin
    Info: Pin "rg_DACC[2]" is virtual output pin
    Info: Pin "rg_DACC[3]" is virtual output pin
    Info: Pin "rg_DACC[4]" is virtual output pin
    Info: Pin "rg_DACC[5]" is virtual output pin
    Info: Pin "rg_DACC[6]" is virtual output pin
    Info: Pin "rg_DACC[7]" is virtual output pin
    Info: Pin "rg_DACC[8]" is virtual output pin
    Info: Pin "rg_DACC[9]" is virtual output pin
    Info: Pin "rg_DACC[10]" is virtual output pin
    Info: Pin "rg_DACC[11]" is virtual output pin
    Info: Pin "rg_DACC[12]" is virtual output pin
    Info: Pin "rg_DACC[13]" is virtual output pin
    Info: Pin "rg_DACC[14]" is virtual output pin
    Info: Pin "rg_DACC[15]" is virtual output pin
    Info: Pin "rg_DACD[0]" is virtual output pin
    Info: Pin "rg_DACD[1]" is virtual output pin
    Info: Pin "rg_DACD[2]" is virtual output pin
    Info: Pin "rg_DACD[3]" is virtual output pin
    Info: Pin "rg_DACD[4]" is virtual output pin
    Info: Pin "rg_DACD[5]" is virtual output pin
    Info: Pin "rg_DACD[6]" is virtual output pin
    Info: Pin "rg_DACD[7]" is virtual output pin
    Info: Pin "rg_DACD[8]" is virtual output pin
    Info: Pin "rg_DACD[9]" is virtual output pin
    Info: Pin "rg_DACD[10]" is virtual output pin
    Info: Pin "rg_DACD[11]" is virtual output pin
    Info: Pin "rg_DACD[12]" is virtual output pin
    Info: Pin "rg_DACD[13]" is virtual output pin
    Info: Pin "rg_DACD[14]" is virtual output pin
    Info: Pin "rg_DACD[15]" is virtual output pin
    Info: Pin "rg_DACE[0]" is virtual output pin
    Info: Pin "rg_DACE[1]" is virtual output pin
    Info: Pin "rg_DACE[2]" is virtual output pin
    Info: Pin "rg_DACE[3]" is virtual output pin
    Info: Pin "rg_DACE[4]" is virtual output pin
    Info: Pin "rg_DACE[5]" is virtual output pin
    Info: Pin "rg_DACE[6]" is virtual output pin
    Info: Pin "rg_DACE[7]" is virtual output pin
    Info: Pin "rg_DACE[8]" is virtual output pin
    Info: Pin "rg_DACE[9]" is virtual output pin
    Info: Pin "rg_DACE[10]" is virtual output pin
    Info: Pin "rg_DACE[11]" is virtual output pin
    Info: Pin "rg_DACE[12]" is virtual output pin
    Info: Pin "rg_DACE[13]" is virtual output pin
    Info: Pin "rg_DACE[14]" is virtual output pin
    Info: Pin "rg_DACE[15]" is virtual output pin
    Info: Pin "rg_DACF[0]" is virtual output pin
    Info: Pin "rg_DACF[1]" is virtual output pin
    Info: Pin "rg_DACF[2]" is virtual output pin
    Info: Pin "rg_DACF[3]" is virtual output pin
    Info: Pin "rg_DACF[4]" is virtual output pin
    Info: Pin "rg_DACF[5]" is virtual output pin
    Info: Pin "rg_DACF[6]" is virtual output pin
    Info: Pin "rg_DACF[7]" is virtual output pin
    Info: Pin "rg_DACF[8]" is virtual output pin
    Info: Pin "rg_DACF[9]" is virtual output pin
    Info: Pin "rg_DACF[10]" is virtual output pin
    Info: Pin "rg_DACF[11]" is virtual output pin
    Info: Pin "rg_DACF[12]" is virtual output pin
    Info: Pin "rg_DACF[13]" is virtual output pin
    Info: Pin "rg_DACF[14]" is virtual output pin
    Info: Pin "rg_DACF[15]" is virtual output pin
    Info: Pin "rg_DACG[0]" is virtual output pin
    Info: Pin "rg_DACG[1]" is virtual output pin
    Info: Pin "rg_DACG[2]" is virtual output pin
    Info: Pin "rg_DACG[3]" is virtual output pin
    Info: Pin "rg_DACG[4]" is virtual output pin
    Info: Pin "rg_DACG[5]" is virtual output pin
    Info: Pin "rg_DACG[6]" is virtual output pin
    Info: Pin "rg_DACG[7]" is virtual output pin
    Info: Pin "rg_DACG[8]" is virtual output pin
    Info: Pin "rg_DACG[9]" is virtual output pin
    Info: Pin "rg_DACG[10]" is virtual output pin
    Info: Pin "rg_DACG[11]" is virtual output pin
    Info: Pin "rg_DACG[12]" is virtual output pin
    Info: Pin "rg_DACG[13]" is virtual output pin
    Info: Pin "rg_DACG[14]" is virtual output pin
    Info: Pin "rg_DACG[15]" is virtual output pin
    Info: Pin "rg_DACH[0]" is virtual output pin
    Info: Pin "rg_DACH[1]" is virtual output pin
    Info: Pin "rg_DACH[2]" is virtual output pin
    Info: Pin "rg_DACH[3]" is virtual output pin
    Info: Pin "rg_DACH[4]" is virtual output pin
    Info: Pin "rg_DACH[5]" is virtual output pin
    Info: Pin "rg_DACH[6]" is virtual output pin
    Info: Pin "rg_DACH[7]" is virtual output pin
    Info: Pin "rg_DACH[8]" is virtual output pin
    Info: Pin "rg_DACH[9]" is virtual output pin
    Info: Pin "rg_DACH[10]" is virtual output pin
    Info: Pin "rg_DACH[11]" is virtual output pin
    Info: Pin "rg_DACH[12]" is virtual output pin
    Info: Pin "rg_DACH[13]" is virtual output pin
    Info: Pin "rg_DACH[14]" is virtual output pin
    Info: Pin "rg_DACH[15]" is virtual output pin
    Info: Pin "start_reply" is virtual output pin
    Info: Pin "EndTrans" is virtual output pin
    Info: Pin "DestinationAddr" is virtual output pin
    Info: Pin "SourceAddr" is virtual output pin
    Info: Pin "PacketLenth" is virtual output pin
    Info: Pin "DataField" is virtual output pin
    Info: Pin "couTransmit[0]" is virtual output pin
    Info: Pin "couTransmit[1]" is virtual output pin
    Info: Pin "couTransmit[2]" is virtual output pin
    Info: Pin "couTransmit[3]" is virtual output pin
    Info: Pin "couTransmit[4]" is virtual output pin
    Info: Pin "couTransmit[5]" is virtual output pin
    Info: Pin "couTransmit[6]" is virtual output pin
    Info: Pin "couTransmit[7]" is virtual output pin
    Info: Pin "couTransmit[8]" is virtual output pin
    Info: Pin "couTransmit[9]" is virtual output pin
    Info: Pin "couTransmit[10]" is virtual output pin
    Info: Pin "couTransmit[11]" is virtual output pin
    Info: Pin "couTransmit[12]" is virtual output pin
    Info: Pin "couTransmit[13]" is virtual output pin
    Info: Pin "couTransmit[14]" is virtual output pin
    Info: Pin "couTransmit[15]" is virtual output pin
    Info: Pin "load_c_d" is virtual output pin
    Info: Pin "cou_load[0]" is virtual output pin
    Info: Pin "cou_load[1]" is virtual output pin
    Info: Pin "cou_load[2]" is virtual output pin
    Info: Pin "cou_load[3]" is virtual output pin
    Info: Pin "cou_load[4]" is virtual output pin
    Info: Pin "end_load_c_d" is virtual output pin
    Info: Pin "data_ou_eth[0]" is virtual output pin
    Info: Pin "data_ou_eth[1]" is virtual output pin
    Info: Pin "data_ou_eth[2]" is virtual output pin
    Info: Pin "data_ou_eth[3]" is virtual output pin
    Info: Pin "data_ou_eth[4]" is virtual output pin
    Info: Pin "data_ou_eth[5]" is virtual output pin
    Info: Pin "data_ou_eth[6]" is virtual output pin
    Info: Pin "data_ou_eth[7]" is virtual output pin
    Info: Pin "data_ou_eth[8]" is virtual output pin
    Info: Pin "data_ou_eth[9]" is virtual output pin
    Info: Pin "data_ou_eth[10]" is virtual output pin
    Info: Pin "data_ou_eth[11]" is virtual output pin
    Info: Pin "data_ou_eth[12]" is virtual output pin
    Info: Pin "data_ou_eth[13]" is virtual output pin
    Info: Pin "data_ou_eth[14]" is virtual output pin
    Info: Pin "data_ou_eth[15]" is virtual output pin
    Info: Pin "data_ou_eth[16]" is virtual output pin
    Info: Pin "data_ou_eth[17]" is virtual output pin
    Info: Pin "data_ou_eth[18]" is virtual output pin
    Info: Pin "data_ou_eth[19]" is virtual output pin
    Info: Pin "data_ou_eth[20]" is virtual output pin
    Info: Pin "data_ou_eth[21]" is virtual output pin
    Info: Pin "data_ou_eth[22]" is virtual output pin
    Info: Pin "data_ou_eth[23]" is virtual output pin
    Info: Pin "data_ou_eth[24]" is virtual output pin
    Info: Pin "data_ou_eth[25]" is virtual output pin
    Info: Pin "data_ou_eth[26]" is virtual output pin
    Info: Pin "data_ou_eth[27]" is virtual output pin
    Info: Pin "data_ou_eth[28]" is virtual output pin
    Info: Pin "data_ou_eth[29]" is virtual output pin
    Info: Pin "data_ou_eth[30]" is virtual output pin
    Info: Pin "data_ou_eth[31]" is virtual output pin
    Info: Pin "data_in_eth[0]" is virtual output pin
    Info: Pin "data_in_eth[1]" is virtual output pin
    Info: Pin "data_in_eth[2]" is virtual output pin
    Info: Pin "data_in_eth[3]" is virtual output pin
    Info: Pin "data_in_eth[4]" is virtual output pin
    Info: Pin "data_in_eth[5]" is virtual output pin
    Info: Pin "data_in_eth[6]" is virtual output pin
    Info: Pin "data_in_eth[7]" is virtual output pin
    Info: Pin "data_in_eth[8]" is virtual output pin
    Info: Pin "data_in_eth[9]" is virtual output pin
    Info: Pin "data_in_eth[10]" is virtual output pin
    Info: Pin "data_in_eth[11]" is virtual output pin
    Info: Pin "data_in_eth[12]" is virtual output pin
    Info: Pin "data_in_eth[13]" is virtual output pin
    Info: Pin "data_in_eth[14]" is virtual output pin
    Info: Pin "data_in_eth[15]" is virtual output pin
    Info: Pin "data_in_eth[16]" is virtual output pin
    Info: Pin "data_in_eth[17]" is virtual output pin
    Info: Pin "data_in_eth[18]" is virtual output pin
    Info: Pin "data_in_eth[19]" is virtual output pin
    Info: Pin "data_in_eth[20]" is virtual output pin
    Info: Pin "data_in_eth[21]" is virtual output pin
    Info: Pin "data_in_eth[22]" is virtual output pin
    Info: Pin "data_in_eth[23]" is virtual output pin
    Info: Pin "data_in_eth[24]" is virtual output pin
    Info: Pin "data_in_eth[25]" is virtual output pin
    Info: Pin "data_in_eth[26]" is virtual output pin
    Info: Pin "data_in_eth[27]" is virtual output pin
    Info: Pin "waddr_eth[0]" is virtual output pin
    Info: Pin "waddr_eth[1]" is virtual output pin
    Info: Pin "waddr_eth[2]" is virtual output pin
    Info: Pin "waddr_eth[3]" is virtual output pin
    Info: Pin "waddr_eth[4]" is virtual output pin
    Info: Pin "waddr_eth[5]" is virtual output pin
    Info: Pin "waddr_eth[6]" is virtual output pin
    Info: Pin "waddr_eth[7]" is virtual output pin
    Info: Pin "wren" is virtual output pin
    Info: Pin "load_data" is virtual output pin
    Info: Pin "cou_rd_data[0]" is virtual output pin
    Info: Pin "cou_rd_data[1]" is virtual output pin
    Info: Pin "cou_rd_data[2]" is virtual output pin
    Info: Pin "cou_rd_data[3]" is virtual output pin
    Info: Pin "cou_rd_data[4]" is virtual output pin
    Info: Pin "cou_rd_data[5]" is virtual output pin
    Info: Pin "cou_rd_data[6]" is virtual output pin
    Info: Pin "cou_rd_data[7]" is virtual output pin
    Info: Pin "cou_rd_data[8]" is virtual output pin
    Info: Pin "cou_rd_data[9]" is virtual output pin
    Info: Pin "en_cou_rd[0]" is virtual output pin
    Info: Pin "en_cou_rd[1]" is virtual output pin
    Info: Pin "load_md" is virtual output pin
    Info: Pin "load_cd" is virtual output pin
    Info: Pin "read_md" is virtual output pin
    Info: Pin "read_m[0]" is virtual output pin
    Info: Pin "read_m[1]" is virtual output pin
    Info: Pin "start_rmd" is virtual output pin
    Info: Pin "p_n[0]" is virtual output pin
    Info: Pin "p_n[1]" is virtual output pin
    Info: Pin "en_read_dm" is virtual output pin
    Info: Pin "kop[0]" is virtual input pin
    Info: Pin "kop[3]" is virtual input pin
    Info: Pin "kop[1]" is virtual input pin
    Info: Pin "kop[2]" is virtual input pin
    Info: Pin "number_n[0]" is virtual input pin
    Info: Pin "number_n[4]" is virtual input pin
    Info: Pin "zap_delay[0]" is virtual input pin
    Info: Pin "zap_delay[4]" is virtual input pin
    Info: Pin "data_DACB[0]" is virtual input pin
    Info: Pin "data_DACB[4]" is virtual input pin
    Info: Pin "data_DACD[0]" is virtual input pin
    Info: Pin "data_DACD[4]" is virtual input pin
    Info: Pin "data_DACC[12]" is virtual input pin
    Info: Pin "number_p[12]" is virtual input pin
    Info: Pin "number_p[8]" is virtual input pin
    Info: Pin "data_DACA[8]" is virtual input pin
    Info: Pin "data_DACA[12]" is virtual input pin
    Info: Pin "data_DACC[8]" is virtual input pin
    Info: Pin "data_DACE[8]" is virtual input pin
    Info: Pin "data_DACF[0]" is virtual input pin
    Info: Pin "data_DACF[4]" is virtual input pin
    Info: Pin "data_DACF[8]" is virtual input pin
    Info: Pin "data_DACF[12]" is virtual input pin
    Info: Pin "data_DACG[8]" is virtual input pin
    Info: Pin "data_DACH[0]" is virtual input pin
    Info: Pin "data_DACH[4]" is virtual input pin
    Info: Pin "stat_cor" is virtual input pin
    Info: Pin "data_DACG[4]" is virtual input pin
    Info: Pin "dev_number[0]" is virtual input pin
    Info: Pin "number_n[8]" is virtual input pin
    Info: Pin "dev_number[2]" is virtual input pin
    Info: Pin "COR_DATG[0]" is virtual input pin
    Info: Pin "COR_DATC[0]" is virtual input pin
    Info: Pin "COR_DATD[0]" is virtual input pin
    Info: Pin "COR_DATH[0]" is virtual input pin
    Info: Pin "dev_number[1]" is virtual input pin
    Info: Pin "COR_DATD[4]" is virtual input pin
    Info: Pin "COR_DATC[4]" is virtual input pin
    Info: Pin "COR_DATG[4]" is virtual input pin
    Info: Pin "COR_DATH[4]" is virtual input pin
    Info: Pin "number_n[12]" is virtual input pin
    Info: Pin "number_p[0]" is virtual input pin
    Info: Pin "COR_DATG[8]" is virtual input pin
    Info: Pin "COR_DATC[8]" is virtual input pin
    Info: Pin "COR_DATD[8]" is virtual input pin
    Info: Pin "COR_DATH[8]" is virtual input pin
    Info: Pin "number_p[4]" is virtual input pin
    Info: Pin "COR_DATD[12]" is virtual input pin
    Info: Pin "COR_DATC[12]" is virtual input pin
    Info: Pin "COR_DATG[12]" is virtual input pin
    Info: Pin "COR_DATH[12]" is virtual input pin
    Info: Pin "zap_delay[8]" is virtual input pin
    Info: Pin "COR_DATF[0]" is virtual input pin
    Info: Pin "COR_DATE[0]" is virtual input pin
    Info: Pin "COR_DATA[0]" is virtual input pin
    Info: Pin "zap_delay[12]" is virtual input pin
    Info: Pin "COR_DATF[4]" is virtual input pin
    Info: Pin "COR_DATE[4]" is virtual input pin
    Info: Pin "COR_DATA[4]" is virtual input pin
    Info: Pin "data_DACA[0]" is virtual input pin
    Info: Pin "data_DACA[4]" is virtual input pin
    Info: Pin "data_DACB[8]" is virtual input pin
    Info: Pin "data_DACB[12]" is virtual input pin
    Info: Pin "data_DACC[0]" is virtual input pin
    Info: Pin "data_DACC[4]" is virtual input pin
    Info: Pin "data_DACD[8]" is virtual input pin
    Info: Pin "data_DACD[12]" is virtual input pin
    Info: Pin "data_DACE[0]" is virtual input pin
    Info: Pin "data_DACE[4]" is virtual input pin
    Info: Pin "data_DACE[12]" is virtual input pin
    Info: Pin "data_DACG[0]" is virtual input pin
    Info: Pin "data_DACG[12]" is virtual input pin
    Info: Pin "COR_DATF[8]" is virtual input pin
    Info: Pin "COR_DATE[8]" is virtual input pin
    Info: Pin "COR_DATF[12]" is virtual input pin
    Info: Pin "COR_DATE[12]" is virtual input pin
    Info: Pin "COR_DATA[8]" is virtual input pin
    Info: Pin "COR_DATA[12]" is virtual input pin
    Info: Pin "data_DACH[8]" is virtual input pin
    Info: Pin "data_DACH[12]" is virtual input pin
    Info: Pin "number_n[5]" is virtual input pin
    Info: Pin "number_n[1]" is virtual input pin
    Info: Pin "zap_delay[5]" is virtual input pin
    Info: Pin "zap_delay[1]" is virtual input pin
    Info: Pin "data_DACB[5]" is virtual input pin
    Info: Pin "data_DACB[1]" is virtual input pin
    Info: Pin "data_DACD[5]" is virtual input pin
    Info: Pin "data_DACD[1]" is virtual input pin
    Info: Pin "data_DACC[13]" is virtual input pin
    Info: Pin "number_p[13]" is virtual input pin
    Info: Pin "data_DACA[9]" is virtual input pin
    Info: Pin "number_p[9]" is virtual input pin
    Info: Pin "data_DACC[9]" is virtual input pin
    Info: Pin "data_DACA[13]" is virtual input pin
    Info: Pin "data_DACF[1]" is virtual input pin
    Info: Pin "data_DACE[9]" is virtual input pin
    Info: Pin "data_DACF[9]" is virtual input pin
    Info: Pin "data_DACF[5]" is virtual input pin
    Info: Pin "data_DACG[9]" is virtual input pin
    Info: Pin "data_DACF[13]" is virtual input pin
    Info: Pin "data_DACH[5]" is virtual input pin
    Info: Pin "data_DACH[1]" is virtual input pin
    Info: Pin "pachka" is virtual input pin
    Info: Pin "data_DACG[5]" is virtual input pin
    Info: Pin "COR_DATG[1]" is virtual input pin
    Info: Pin "COR_DATC[1]" is virtual input pin
    Info: Pin "COR_DATD[1]" is virtual input pin
    Info: Pin "COR_DATH[1]" is virtual input pin
    Info: Pin "number_n[9]" is virtual input pin
    Info: Pin "COR_DATD[5]" is virtual input pin
    Info: Pin "COR_DATC[5]" is virtual input pin
    Info: Pin "COR_DATG[5]" is virtual input pin
    Info: Pin "COR_DATH[5]" is virtual input pin
    Info: Pin "number_n[13]" is virtual input pin
    Info: Pin "COR_DATG[9]" is virtual input pin
    Info: Pin "COR_DATC[9]" is virtual input pin
    Info: Pin "COR_DATD[9]" is virtual input pin
    Info: Pin "COR_DATH[9]" is virtual input pin
    Info: Pin "number_p[1]" is virtual input pin
    Info: Pin "COR_DATD[13]" is virtual input pin
    Info: Pin "COR_DATC[13]" is virtual input pin
    Info: Pin "COR_DATG[13]" is virtual input pin
    Info: Pin "COR_DATH[13]" is virtual input pin
    Info: Pin "number_p[5]" is virtual input pin
    Info: Pin "zap_delay[9]" is virtual input pin
    Info: Pin "COR_DATF[1]" is virtual input pin
    Info: Pin "COR_DATE[1]" is virtual input pin
    Info: Pin "COR_DATA[1]" is virtual input pin
    Info: Pin "zap_delay[13]" is virtual input pin
    Info: Pin "COR_DATF[5]" is virtual input pin
    Info: Pin "COR_DATE[5]" is virtual input pin
    Info: Pin "COR_DATA[5]" is virtual input pin
    Info: Pin "data_DACA[1]" is virtual input pin
    Info: Pin "data_DACB[9]" is virtual input pin
    Info: Pin "data_DACA[5]" is virtual input pin
    Info: Pin "data_DACC[1]" is virtual input pin
    Info: Pin "data_DACB[13]" is virtual input pin
    Info: Pin "data_DACD[9]" is virtual input pin
    Info: Pin "data_DACC[5]" is virtual input pin
    Info: Pin "data_DACE[1]" is virtual input pin
    Info: Pin "data_DACD[13]" is virtual input pin
    Info: Pin "data_DACE[13]" is virtual input pin
    Info: Pin "data_DACE[5]" is virtual input pin
    Info: Pin "data_DACG[13]" is virtual input pin
    Info: Pin "data_DACG[1]" is virtual input pin
    Info: Pin "COR_DATF[9]" is virtual input pin
    Info: Pin "COR_DATE[9]" is virtual input pin
    Info: Pin "COR_DATF[13]" is virtual input pin
    Info: Pin "COR_DATE[13]" is virtual input pin
    Info: Pin "COR_DATA[9]" is virtual input pin
    Info: Pin "COR_DATA[13]" is virtual input pin
    Info: Pin "data_DACH[9]" is virtual input pin
    Info: Pin "data_DACH[13]" is virtual input pin
    Info: Pin "number_n[6]" is virtual input pin
    Info: Pin "zap_delay[6]" is virtual input pin
    Info: Pin "number_n[2]" is virtual input pin
    Info: Pin "zap_delay[2]" is virtual input pin
    Info: Pin "data_DACB[6]" is virtual input pin
    Info: Pin "data_DACD[6]" is virtual input pin
    Info: Pin "data_DACB[2]" is virtual input pin
    Info: Pin "data_DACD[2]" is virtual input pin
    Info: Pin "COR_DATF[10]" is virtual input pin
    Info: Pin "COR_DATF[6]" is virtual input pin
    Info: Pin "COR_DATF[14]" is virtual input pin
    Info: Pin "data_DACC[14]" is virtual input pin
    Info: Pin "number_p[14]" is virtual input pin
    Info: Pin "data_DACA[10]" is virtual input pin
    Info: Pin "number_p[10]" is virtual input pin
    Info: Pin "data_DACC[10]" is virtual input pin
    Info: Pin "data_DACA[14]" is virtual input pin
    Info: Pin "data_DACF[2]" is virtual input pin
    Info: Pin "data_DACE[10]" is virtual input pin
    Info: Pin "data_DACF[10]" is virtual input pin
    Info: Pin "data_DACF[6]" is virtual input pin
    Info: Pin "data_DACG[10]" is virtual input pin
    Info: Pin "data_DACF[14]" is virtual input pin
    Info: Pin "data_DACH[6]" is virtual input pin
    Info: Pin "data_DACH[2]" is virtual input pin
    Info: Pin "data_DACG[6]" is virtual input pin
    Info: Pin "calibr" is virtual input pin
    Info: Pin "COR_DATG[2]" is virtual input pin
    Info: Pin "COR_DATC[2]" is virtual input pin
    Info: Pin "COR_DATD[2]" is virtual input pin
    Info: Pin "COR_DATH[2]" is virtual input pin
    Info: Pin "number_n[10]" is virtual input pin
    Info: Pin "COR_DATD[6]" is virtual input pin
    Info: Pin "COR_DATC[6]" is virtual input pin
    Info: Pin "COR_DATG[6]" is virtual input pin
    Info: Pin "COR_DATH[6]" is virtual input pin
    Info: Pin "number_n[14]" is virtual input pin
    Info: Pin "COR_DATG[10]" is virtual input pin
    Info: Pin "COR_DATC[10]" is virtual input pin
    Info: Pin "COR_DATD[10]" is virtual input pin
    Info: Pin "COR_DATH[10]" is virtual input pin
    Info: Pin "number_p[2]" is virtual input pin
    Info: Pin "COR_DATD[14]" is virtual input pin
    Info: Pin "COR_DATC[14]" is virtual input pin
    Info: Pin "COR_DATG[14]" is virtual input pin
    Info: Pin "COR_DATH[14]" is virtual input pin
    Info: Pin "number_p[6]" is virtual input pin
    Info: Pin "COR_DATF[2]" is virtual input pin
    Info: Pin "COR_DATE[2]" is virtual input pin
    Info: Pin "COR_DATA[2]" is virtual input pin
    Info: Pin "zap_delay[10]" is virtual input pin
    Info: Pin "COR_DATA[6]" is virtual input pin
    Info: Pin "COR_DATE[6]" is virtual input pin
    Info: Pin "zap_delay[14]" is virtual input pin
    Info: Pin "data_DACA[2]" is virtual input pin
    Info: Pin "COR_DATA[10]" is virtual input pin
    Info: Pin "COR_DATE[10]" is virtual input pin
    Info: Pin "data_DACA[6]" is virtual input pin
    Info: Pin "COR_DATA[14]" is virtual input pin
    Info: Pin "COR_DATE[14]" is virtual input pin
    Info: Pin "data_DACB[14]" is virtual input pin
    Info: Pin "data_DACB[10]" is virtual input pin
    Info: Pin "data_DACC[6]" is virtual input pin
    Info: Pin "data_DACC[2]" is virtual input pin
    Info: Pin "data_DACD[14]" is virtual input pin
    Info: Pin "data_DACD[10]" is virtual input pin
    Info: Pin "data_DACE[6]" is virtual input pin
    Info: Pin "data_DACE[2]" is virtual input pin
    Info: Pin "data_DACG[2]" is virtual input pin
    Info: Pin "data_DACE[14]" is virtual input pin
    Info: Pin "data_DACG[14]" is virtual input pin
    Info: Pin "data_DACH[10]" is virtual input pin
    Info: Pin "data_DACH[14]" is virtual input pin
    Info: Pin "number_n[7]" is virtual input pin
    Info: Pin "number_n[3]" is virtual input pin
    Info: Pin "zap_delay[7]" is virtual input pin
    Info: Pin "zap_delay[3]" is virtual input pin
    Info: Pin "data_DACB[7]" is virtual input pin
    Info: Pin "data_DACB[3]" is virtual input pin
    Info: Pin "data_DACD[7]" is virtual input pin
    Info: Pin "data_DACD[3]" is virtual input pin
    Info: Pin "data_DACC[15]" is virtual input pin
    Info: Pin "number_p[15]" is virtual input pin
    Info: Pin "data_DACA[11]" is virtual input pin
    Info: Pin "number_p[11]" is virtual input pin
    Info: Pin "data_DACC[11]" is virtual input pin
    Info: Pin "data_DACA[15]" is virtual input pin
    Info: Pin "data_DACF[3]" is virtual input pin
    Info: Pin "data_DACE[11]" is virtual input pin
    Info: Pin "data_DACF[11]" is virtual input pin
    Info: Pin "data_DACF[7]" is virtual input pin
    Info: Pin "data_DACG[11]" is virtual input pin
    Info: Pin "data_DACF[15]" is virtual input pin
    Info: Pin "data_DACH[7]" is virtual input pin
    Info: Pin "data_DACH[3]" is virtual input pin
    Info: Pin "data_DACG[7]" is virtual input pin
    Info: Pin "COR_DATG[3]" is virtual input pin
    Info: Pin "COR_DATC[3]" is virtual input pin
    Info: Pin "COR_DATD[3]" is virtual input pin
    Info: Pin "COR_DATH[3]" is virtual input pin
    Info: Pin "dev_number[3]" is virtual input pin
    Info: Pin "COR_DATD[7]" is virtual input pin
    Info: Pin "COR_DATC[7]" is virtual input pin
    Info: Pin "COR_DATG[7]" is virtual input pin
    Info: Pin "COR_DATH[7]" is virtual input pin
    Info: Pin "number_n[11]" is virtual input pin
    Info: Pin "COR_DATG[11]" is virtual input pin
    Info: Pin "COR_DATC[11]" is virtual input pin
    Info: Pin "COR_DATD[11]" is virtual input pin
    Info: Pin "COR_DATH[11]" is virtual input pin
    Info: Pin "number_n[15]" is virtual input pin
    Info: Pin "COR_DATD[15]" is virtual input pin
    Info: Pin "COR_DATC[15]" is virtual input pin
    Info: Pin "COR_DATG[15]" is virtual input pin
    Info: Pin "COR_DATH[15]" is virtual input pin
    Info: Pin "number_p[3]" is virtual input pin
    Info: Pin "COR_DATF[3]" is virtual input pin
    Info: Pin "COR_DATE[3]" is virtual input pin
    Info: Pin "COR_DATA[3]" is virtual input pin
    Info: Pin "COR_DATF[7]" is virtual input pin
    Info: Pin "COR_DATE[7]" is virtual input pin
    Info: Pin "COR_DATA[7]" is virtual input pin
    Info: Pin "zap_delay[11]" is virtual input pin
    Info: Pin "number_p[7]" is virtual input pin
    Info: Pin "data_DACA[3]" is virtual input pin
    Info: Pin "zap_delay[15]" is virtual input pin
    Info: Pin "data_DACB[11]" is virtual input pin
    Info: Pin "data_DACA[7]" is virtual input pin
    Info: Pin "data_DACC[3]" is virtual input pin
    Info: Pin "data_DACB[15]" is virtual input pin
    Info: Pin "data_DACD[11]" is virtual input pin
    Info: Pin "data_DACC[7]" is virtual input pin
    Info: Pin "data_DACE[3]" is virtual input pin
    Info: Pin "data_DACD[15]" is virtual input pin
    Info: Pin "data_DACE[15]" is virtual input pin
    Info: Pin "data_DACE[7]" is virtual input pin
    Info: Pin "data_DACG[15]" is virtual input pin
    Info: Pin "data_DACG[3]" is virtual input pin
    Info: Pin "COR_DATF[11]" is virtual input pin
    Info: Pin "COR_DATE[11]" is virtual input pin
    Info: Pin "COR_DATF[15]" is virtual input pin
    Info: Pin "COR_DATE[15]" is virtual input pin
    Info: Pin "COR_DATA[11]" is virtual input pin
    Info: Pin "COR_DATA[15]" is virtual input pin
    Info: Pin "data_DACH[11]" is virtual input pin
    Info: Pin "data_DACH[15]" is virtual input pin
    Info: Pin "St_tx_test" is virtual input pin
Warning: Ignored 6 Virtual Pin logic option assignments
    Warning: Ignored Virtual Pin assignment to "load_sd".
    Warning: Ignored Virtual Pin assignment to "outdata_adc_slow".
    Warning: Ignored Virtual Pin assignment to "Fp".
    Warning: Ignored Virtual Pin assignment to "Addr_bus".
    Warning: Ignored Virtual Pin assignment to "cou_l_sd".
    Warning: Ignored Virtual Pin assignment to "Data_bus".
Warning: Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "RXER"
    Warning (15610): No output dependent on input pin "COL"
    Warning (15610): No output dependent on input pin "CRS"
    Warning (15610): No output dependent on input pin "CLK25"
    Warning (15610): No output dependent on input pin "S/H"
    Warning (15610): No output dependent on input pin "STAT"
Info: Implemented 3134 device resources after synthesis - the final resource count might be different
    Info: Implemented 13 input pins
    Info: Implemented 54 output pins
    Info: Implemented 8 bidirectional pins
    Info: Implemented 3026 logic cells
    Info: Implemented 32 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 251 megabytes
    Info: Processing ended: Fri Apr 01 11:26:27 2016
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Share/ADC_6GSPS/add_board/TEST_DRS4_MODULE/TEST_DRS4.map.smsg.


