#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Softwares\Verilog\Files\iverilog\lib\ivl\va_math.vpi";
S_000001f387684270 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale 0 0;
v000001f3877213e0_0 .var "CLK", 0 0;
v000001f387720300_0 .var "INSTRUCTION", 31 0;
v000001f387721ca0_0 .net "PC", 31 0, v000001f387721980_0;  1 drivers
v000001f387721de0_0 .var "RESET", 0 0;
v000001f387721e80_0 .var/i "i", 31 0;
v000001f387721200 .array "instr_mem", 0 1023, 7 0;
S_000001f38768bc90 .scope module, "mycpu" "cpu" 2 62, 3 19 0, S_000001f387684270;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 32 "INSTRUCTION";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 1 "RESET";
L_000001f3876c0050 .functor AND 1, v000001f387720c60_0, v000001f38771ec50_0, C4<1>, C4<1>;
v000001f38771f790_0 .var "ALUOP", 2 0;
v000001f38771f8d0_0 .net "ALURESULT", 7 0, v000001f38771eb10_0;  1 drivers
v000001f387720c60_0 .var "BRANCH", 0 0;
v000001f387721ac0_0 .net "CLK", 0 0, v000001f3877213e0_0;  1 drivers
v000001f3877201c0_0 .var "IMMEDIATE1", 7 0;
v000001f387720e40_0 .var "IMMEDIATE2", 7 0;
v000001f3877208a0_0 .net "INSTRUCTION", 31 0, v000001f387720300_0;  1 drivers
v000001f387721b60_0 .var "JUMP", 0 0;
v000001f387720440_0 .var "OPCODE", 7 0;
v000001f387721980_0 .var "PC", 31 0;
v000001f3877209e0_0 .var "READREG1", 7 0;
v000001f3877217a0_0 .var "READREG2", 7 0;
v000001f387721d40_0 .net "REGOUT1", 7 0, v000001f38771f650_0;  1 drivers
v000001f3877218e0_0 .net "REGOUT2", 7 0, v000001f38771e890_0;  1 drivers
v000001f3877206c0_0 .net "RESET", 0 0, v000001f387721de0_0;  1 drivers
v000001f3877203a0_0 .var "WRITEENABLE", 0 0;
v000001f387721480_0 .var "WRITEREG", 7 0;
v000001f387720260_0 .net "ZERO", 0 0, v000001f38771ec50_0;  1 drivers
v000001f387720a80_0 .net *"_ivl_2", 5 0, L_000001f387720800;  1 drivers
L_000001f387740088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f3877212a0_0 .net *"_ivl_4", 1 0, L_000001f387740088;  1 drivers
v000001f387720d00_0 .net "branchMuxOut", 7 0, v000001f38771ee30_0;  1 drivers
v000001f387720760_0 .net "immMuxOut", 7 0, v000001f38771eed0_0;  1 drivers
v000001f3877204e0_0 .var "immMuxSelect", 0 0;
v000001f3877215c0_0 .net "jumpMuxOut", 7 0, v000001f38771f0b0_0;  1 drivers
v000001f387720580_0 .var "nextPC", 7 0;
v000001f387721a20_0 .net "pcAdderOut", 7 0, L_000001f387721f20;  1 drivers
v000001f387721840_0 .net "subMuxOut", 7 0, v000001f38771f510_0;  1 drivers
v000001f387721020_0 .var "subMuxSelect", 0 0;
v000001f387721c00_0 .net "twos_Complemet", 7 0, L_000001f387720940;  1 drivers
E_000001f3876c1740 .event anyedge, v000001f3877208a0_0;
E_000001f3876c1cc0 .event anyedge, v000001f387721980_0;
L_000001f387720800 .part v000001f3877201c0_0, 0, 6;
L_000001f387720080 .concat [ 2 6 0 0], L_000001f387740088, L_000001f387720800;
S_000001f38768be20 .scope module, "aluUnit" "alu" 3 87, 4 18 0, S_000001f38768bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
    .port_info 3 /OUTPUT 1 "ZERO";
    .port_info 4 /INPUT 3 "SELECT";
v000001f38771fa10_0 .net "DATA1", 7 0, v000001f38771f650_0;  alias, 1 drivers
v000001f38771e750_0 .net "DATA2", 7 0, v000001f38771eed0_0;  alias, 1 drivers
v000001f38771eb10_0 .var "RESULT", 7 0;
v000001f38771ebb0_0 .net "SELECT", 2 0, v000001f38771f790_0;  1 drivers
v000001f38771ec50_0 .var "ZERO", 0 0;
v000001f38771e070_0 .net "addOut", 7 0, L_000001f387721520;  1 drivers
v000001f38771f970_0 .net "andOut", 7 0, L_000001f3876c0910;  1 drivers
v000001f38771e6b0_0 .net "fwdOut", 7 0, L_000001f3876c08a0;  1 drivers
v000001f38771ecf0_0 .net "orOut", 7 0, L_000001f3876bffe0;  1 drivers
E_000001f3876c1ac0/0 .event anyedge, v000001f38771ff10_0, v000001f3876bbbd0_0, v000001f3876bc030_0, v000001f38771e930_0;
E_000001f3876c1ac0/1 .event anyedge, v000001f38771ebb0_0;
E_000001f3876c1ac0 .event/or E_000001f3876c1ac0/0, E_000001f3876c1ac0/1;
S_000001f38763d440 .scope module, "addUnit" "add" 4 29, 5 12 0, S_000001f38768be20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f3876bba90_0 .net "DATA1", 7 0, v000001f38771f650_0;  alias, 1 drivers
v000001f3876bbb30_0 .net "DATA2", 7 0, v000001f38771eed0_0;  alias, 1 drivers
v000001f3876bc030_0 .net "RESULT", 7 0, L_000001f387721520;  alias, 1 drivers
L_000001f387721520 .delay 8 (2,2,2) L_000001f387721520/d;
L_000001f387721520/d .arith/sum 8, v000001f38771f650_0, v000001f38771eed0_0;
S_000001f38763d5d0 .scope module, "andUnit" "myAND" 4 30, 6 12 0, S_000001f38768be20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001f3876c0910/d .functor AND 8, v000001f38771f650_0, v000001f38771eed0_0, C4<11111111>, C4<11111111>;
L_000001f3876c0910 .delay 8 (1,1,1) L_000001f3876c0910/d;
v000001f3876bc0d0_0 .net "DATA1", 7 0, v000001f38771f650_0;  alias, 1 drivers
v000001f3876bc350_0 .net "DATA2", 7 0, v000001f38771eed0_0;  alias, 1 drivers
v000001f3876bbbd0_0 .net "RESULT", 7 0, L_000001f3876c0910;  alias, 1 drivers
S_000001f387692a60 .scope module, "fwdUnit" "forward" 4 28, 7 12 0, S_000001f38768be20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001f3876c08a0/d .functor BUFZ 8, v000001f38771eed0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_000001f3876c08a0 .delay 8 (1,1,1) L_000001f3876c08a0/d;
v000001f3876bc170_0 .net "DATA2", 7 0, v000001f38771eed0_0;  alias, 1 drivers
v000001f38771e930_0 .net "RESULT", 7 0, L_000001f3876c08a0;  alias, 1 drivers
S_000001f387692bf0 .scope module, "orUnit" "myOR" 4 31, 8 12 0, S_000001f38768be20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
L_000001f3876bffe0/d .functor OR 8, v000001f38771f650_0, v000001f38771eed0_0, C4<00000000>, C4<00000000>;
L_000001f3876bffe0 .delay 8 (1,1,1) L_000001f3876bffe0/d;
v000001f38771fd30_0 .net "DATA1", 7 0, v000001f38771f650_0;  alias, 1 drivers
v000001f38771f6f0_0 .net "DATA2", 7 0, v000001f38771eed0_0;  alias, 1 drivers
v000001f38771ff10_0 .net "RESULT", 7 0, L_000001f3876bffe0;  alias, 1 drivers
S_000001f387698fc0 .scope module, "branchMux" "mux" 3 93, 9 10 0, S_000001f38768bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001f38771fbf0_0 .net "IN1", 7 0, v000001f387720580_0;  1 drivers
v000001f38771ed90_0 .net "IN2", 7 0, L_000001f387721f20;  alias, 1 drivers
v000001f38771ee30_0 .var "OUT", 7 0;
v000001f38771fe70_0 .net "SELECT", 0 0, L_000001f3876c0050;  1 drivers
E_000001f3876c1c40 .event anyedge, v000001f38771fe70_0, v000001f38771ed90_0, v000001f38771fbf0_0;
S_000001f387699150 .scope module, "complementUnit" "complement" 3 94, 10 12 0, S_000001f38768bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA2";
    .port_info 1 /OUTPUT 8 "RESULT";
L_000001f3876c0130 .functor NOT 8, v000001f38771e890_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001f38771fab0_0 .net "DATA2", 7 0, v000001f38771e890_0;  alias, 1 drivers
v000001f38771e1b0_0 .net "RESULT", 7 0, L_000001f387720940;  alias, 1 drivers
v000001f38771f470_0 .net *"_ivl_0", 7 0, L_000001f3876c0130;  1 drivers
L_000001f3877400d0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v000001f38771fb50_0 .net/2u *"_ivl_2", 7 0, L_000001f3877400d0;  1 drivers
L_000001f387720940 .delay 8 (1,1,1) L_000001f387720940/d;
L_000001f387720940/d .arith/sum 8, L_000001f3876c0130, L_000001f3877400d0;
S_000001f387697270 .scope module, "immediateMux" "mux" 3 91, 9 10 0, S_000001f38768bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001f38771f010_0 .net "IN1", 7 0, v000001f387720e40_0;  1 drivers
v000001f38771e7f0_0 .net "IN2", 7 0, v000001f38771f510_0;  alias, 1 drivers
v000001f38771eed0_0 .var "OUT", 7 0;
v000001f38771fdd0_0 .net "SELECT", 0 0, v000001f3877204e0_0;  1 drivers
E_000001f3876c1800 .event anyedge, v000001f38771fdd0_0, v000001f38771e7f0_0, v000001f38771f010_0;
S_000001f387697400 .scope module, "jumpMux" "mux" 3 92, 9 10 0, S_000001f38768bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001f38771e110_0 .net "IN1", 7 0, v000001f38771ee30_0;  alias, 1 drivers
v000001f38771ef70_0 .net "IN2", 7 0, L_000001f387721f20;  alias, 1 drivers
v000001f38771f0b0_0 .var "OUT", 7 0;
v000001f38771e250_0 .net "SELECT", 0 0, v000001f387721b60_0;  1 drivers
E_000001f3876c0ec0 .event anyedge, v000001f38771e250_0, v000001f38771ed90_0, v000001f38771ee30_0;
S_000001f38763e4f0 .scope module, "pcAdder" "add" 3 88, 5 12 0, S_000001f38768bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1";
    .port_info 1 /INPUT 8 "DATA2";
    .port_info 2 /OUTPUT 8 "RESULT";
v000001f38771ea70_0 .net "DATA1", 7 0, v000001f387720580_0;  alias, 1 drivers
v000001f38771f3d0_0 .net "DATA2", 7 0, L_000001f387720080;  1 drivers
v000001f38771e2f0_0 .net "RESULT", 7 0, L_000001f387721f20;  alias, 1 drivers
L_000001f387721f20 .delay 8 (2,2,2) L_000001f387721f20/d;
L_000001f387721f20/d .arith/sum 8, v000001f387720580_0, L_000001f387720080;
S_000001f38763e680 .scope module, "regUnit" "reg_file" 3 89, 11 10 0, S_000001f38768bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 8 "INADDRESS";
    .port_info 4 /INPUT 8 "OUT1ADDRESS";
    .port_info 5 /INPUT 8 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
v000001f38771f150_0 .net "CLK", 0 0, v000001f3877213e0_0;  alias, 1 drivers
v000001f38771e390_0 .net "IN", 7 0, v000001f38771eb10_0;  alias, 1 drivers
v000001f38771e430_0 .net "INADDRESS", 7 0, v000001f387721480_0;  1 drivers
v000001f38771f650_0 .var "OUT1", 7 0;
v000001f38771e4d0_0 .net "OUT1ADDRESS", 7 0, v000001f3877209e0_0;  1 drivers
v000001f38771e890_0 .var "OUT2", 7 0;
v000001f38771e570_0 .net "OUT2ADDRESS", 7 0, v000001f3877217a0_0;  1 drivers
v000001f38771e9d0 .array "REGISTER", 0 7, 7 0;
v000001f38771f1f0_0 .net "RESET", 0 0, v000001f387721de0_0;  alias, 1 drivers
v000001f38771f830_0 .net "WRITE", 0 0, v000001f3877203a0_0;  1 drivers
v000001f38771e610_0 .var/i "i", 31 0;
E_000001f3876c1680 .event anyedge, v000001f38771f1f0_0, v000001f38771e570_0, v000001f38771e4d0_0, v000001f38771e430_0;
E_000001f3876c13c0 .event posedge, v000001f38771f150_0;
E_000001f3876c1c80 .event anyedge, v000001f38771e570_0, v000001f38771e4d0_0;
S_000001f387685190 .scope module, "subMux" "mux" 3 90, 9 10 0, S_000001f38768bc90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1";
    .port_info 1 /INPUT 8 "IN2";
    .port_info 2 /INPUT 1 "SELECT";
    .port_info 3 /OUTPUT 8 "OUT";
v000001f38771f290_0 .net "IN1", 7 0, v000001f38771e890_0;  alias, 1 drivers
v000001f38771f330_0 .net "IN2", 7 0, L_000001f387720940;  alias, 1 drivers
v000001f38771f510_0 .var "OUT", 7 0;
v000001f38771f5b0_0 .net "SELECT", 0 0, v000001f387721020_0;  1 drivers
E_000001f3876c1b00 .event anyedge, v000001f38771f5b0_0, v000001f38771e1b0_0, v000001f38771fab0_0;
    .scope S_000001f38768be20;
T_0 ;
    %wait E_000001f3876c1ac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f38771ec50_0, 0, 1;
    %load/vec4 v000001f38771ebb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v000001f38771e6b0_0;
    %store/vec4 v000001f38771eb10_0, 0, 8;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v000001f38771e070_0;
    %store/vec4 v000001f38771eb10_0, 0, 8;
    %load/vec4 v000001f38771eb10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.5, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f38771ec50_0, 0, 1;
T_0.5 ;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v000001f38771f970_0;
    %store/vec4 v000001f38771eb10_0, 0, 8;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v000001f38771ecf0_0;
    %store/vec4 v000001f38771eb10_0, 0, 8;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001f38763e680;
T_1 ;
    %wait E_000001f3876c1c80;
    %delay 2, 0;
    %load/vec4 v000001f38771e4d0_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f38771e9d0, 4;
    %store/vec4 v000001f38771f650_0, 0, 8;
    %load/vec4 v000001f38771e570_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001f38771e9d0, 4;
    %store/vec4 v000001f38771e890_0, 0, 8;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f38763e680;
T_2 ;
    %wait E_000001f3876c13c0;
    %load/vec4 v000001f38771f1f0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %vpi_call 11 43 "$display", "RESET MEMORY" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f38771e610_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001f38771e610_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v000001f38771e610_0;
    %store/vec4a v000001f38771e9d0, 4, 0;
    %load/vec4 v000001f38771e610_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f38771e610_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f38771f830_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %vpi_call 11 52 "$display", "WRITE DATA\011 REG: %d \011DATA: 0x%h", v000001f38771e430_0, v000001f38771e390_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000001f38771e390_0;
    %load/vec4 v000001f38771e430_0;
    %parti/s 3, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v000001f38771e9d0, 4, 0;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f38763e680;
T_3 ;
    %wait E_000001f3876c1680;
    %vpi_call 11 58 "$display", "REG[0]: 0x%h\012REG[1]: 0x%h\012REG[2]: 0x%h\012REG[3]: 0x%h\012REG[4]: 0x%h\012REG[5]: 0x%h\012REG[6]: 0x%h\012REG[7]: 0x%h", &A<v000001f38771e9d0, 0>, &A<v000001f38771e9d0, 1>, &A<v000001f38771e9d0, 2>, &A<v000001f38771e9d0, 3>, &A<v000001f38771e9d0, 4>, &A<v000001f38771e9d0, 5>, &A<v000001f38771e9d0, 6>, &A<v000001f38771e9d0, 7> {0 0 0};
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f387685190;
T_4 ;
    %wait E_000001f3876c1b00;
    %load/vec4 v000001f38771f5b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001f38771f290_0;
    %store/vec4 v000001f38771f510_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001f38771f5b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v000001f38771f330_0;
    %store/vec4 v000001f38771f510_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001f387697270;
T_5 ;
    %wait E_000001f3876c1800;
    %load/vec4 v000001f38771fdd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v000001f38771f010_0;
    %store/vec4 v000001f38771eed0_0, 0, 8;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001f38771fdd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v000001f38771e7f0_0;
    %store/vec4 v000001f38771eed0_0, 0, 8;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f387697400;
T_6 ;
    %wait E_000001f3876c0ec0;
    %load/vec4 v000001f38771e250_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v000001f38771e110_0;
    %store/vec4 v000001f38771f0b0_0, 0, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f38771e250_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001f38771ef70_0;
    %store/vec4 v000001f38771f0b0_0, 0, 8;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f387698fc0;
T_7 ;
    %wait E_000001f3876c1c40;
    %load/vec4 v000001f38771fe70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001f38771fbf0_0;
    %store/vec4 v000001f38771ee30_0, 0, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f38771fe70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000001f38771ed90_0;
    %store/vec4 v000001f38771ee30_0, 0, 8;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f38768bc90;
T_8 ;
    %wait E_000001f3876c1cc0;
    %delay 1, 0;
    %load/vec4 v000001f387721980_0;
    %addi 4, 0, 32;
    %pad/u 8;
    %store/vec4 v000001f387720580_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f38768bc90;
T_9 ;
    %wait E_000001f3876c13c0;
    %load/vec4 v000001f3877206c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call 3 112 "$display", "RESET PC" {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f387721980_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f387720580_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %delay 1, 0;
    %load/vec4 v000001f3877215c0_0;
    %pad/u 32;
    %store/vec4 v000001f387721980_0, 0, 32;
T_9.1 ;
    %vpi_call 3 122 "$display", "\012nextPC: %b \011PCAdder: %b", v000001f387720580_0, v000001f387721a20_0 {0 0 0};
    %vpi_call 3 123 "$display", "Branch: %b \011ZERO: %b \011BranchOut: %b", v000001f387720c60_0, v000001f387720260_0, v000001f387720d00_0 {0 0 0};
    %vpi_call 3 124 "$display", "Jump: %b \012PC: %b", v000001f387721b60_0, v000001f387721980_0 {0 0 0};
    %jmp T_9;
    .thread T_9;
    .scope S_000001f38768bc90;
T_10 ;
    %wait E_000001f3876c1740;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f387721b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f387720c60_0, 0, 1;
    %vpi_call 3 162 "$display", "INSTRCTION: %b", v000001f3877208a0_0 {0 0 0};
    %load/vec4 v000001f3877208a0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v000001f387720440_0, 0;
    %load/vec4 v000001f3877208a0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v000001f387721480_0, 0;
    %load/vec4 v000001f3877208a0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v000001f3877209e0_0, 0;
    %load/vec4 v000001f3877208a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001f3877217a0_0, 0;
    %load/vec4 v000001f3877208a0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v000001f3877201c0_0, 0;
    %load/vec4 v000001f3877208a0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001f387720e40_0, 0;
    %vpi_call 3 171 "$display", "OPCODE: %b\011 RD: %d\011 RT: %d\011RS: %d \011IMM1: 0x%h \011IMM2: 0x%h", v000001f387720440_0, v000001f387721480_0, v000001f3877209e0_0, v000001f3877217a0_0, v000001f3877201c0_0, v000001f387720e40_0 {0 0 0};
    %delay 1, 0;
    %load/vec4 v000001f387720440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %vpi_call 3 179 "$display", "Loadi" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f3877204e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f38771f790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877203a0_0, 0;
    %jmp T_10.8;
T_10.1 ;
    %vpi_call 3 187 "$display", "Move" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f387721020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877204e0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f38771f790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877203a0_0, 0;
    %jmp T_10.8;
T_10.2 ;
    %vpi_call 3 196 "$display", "Add" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f387721020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877204e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f38771f790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877203a0_0, 0;
    %jmp T_10.8;
T_10.3 ;
    %vpi_call 3 205 "$display", "Sub" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f387721020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877204e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f38771f790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877203a0_0, 0;
    %jmp T_10.8;
T_10.4 ;
    %vpi_call 3 215 "$display", "AND" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f387721020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877204e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001f38771f790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877203a0_0, 0;
    %jmp T_10.8;
T_10.5 ;
    %vpi_call 3 224 "$display", "OR" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f387721020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877204e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001f38771f790_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877203a0_0, 0;
    %jmp T_10.8;
T_10.6 ;
    %vpi_call 3 233 "$display", "JUMP" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f387721b60_0, 0, 1;
    %jmp T_10.8;
T_10.7 ;
    %vpi_call 3 239 "$display", "BEQ" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f387720c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f387721020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f3877204e0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001f38771f790_0, 0;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3877203a0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001f387684270;
T_11 ;
    %wait E_000001f3876c1cc0;
    %delay 2, 0;
    %load/vec4 v000001f387721ca0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f387721200, 4;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f387720300_0, 4, 8;
    %load/vec4 v000001f387721ca0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f387721200, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f387720300_0, 4, 8;
    %load/vec4 v000001f387721ca0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000001f387721200, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f387720300_0, 4, 8;
    %ix/getv 4, v000001f387721ca0_0;
    %load/vec4a v000001f387721200, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001f387720300_0, 4, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001f387684270;
T_12 ;
    %vpi_call 2 54 "$readmemb", "instr_mem.mem", v000001f387721200 {0 0 0};
    %end;
    .thread T_12;
    .scope S_000001f387684270;
T_13 ;
    %vpi_call 2 68 "$dumpfile", "cpu_wavedata.vcd" {0 0 0};
    %vpi_call 2 69 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f38768bc90 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f387721e80_0, 0, 32;
T_13.0 ;
    %load/vec4 v000001f387721e80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_13.1, 5;
    %vpi_call 2 72 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v000001f38771e9d0, v000001f387721e80_0 > {0 0 0};
    %load/vec4 v000001f387721e80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f387721e80_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f387721de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f3877213e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f387721de0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f387721de0_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 83 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001f387684270;
T_14 ;
    %delay 4, 0;
    %load/vec4 v000001f3877213e0_0;
    %inv;
    %store/vec4 v000001f3877213e0_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./alu.v";
    "./add.v";
    "./and.v";
    "./forward.v";
    "./or.v";
    "./mux.v";
    "./complement.v";
    "./reg_file.v";
