Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Aug 15 23:10:57 2020
| Host         : dereck running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file ./report/test_pattern1_timing_routed.rpt
| Design       : test_pattern1
| Device       : 7z010-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.722        0.000                      0                  316        0.109        0.000                      0                  316        4.500        0.000                       0                   163  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.722        0.000                      0                  316        0.109        0.000                      0                  316        4.500        0.000                       0                   163  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.722ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.279ns  (logic 1.029ns (24.048%)  route 3.250ns (75.952%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 10.748 - 10.000 ) 
    Source Clock Delay      (SCD):    0.787ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.787     0.787    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y47         FDRE                                         r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.433     1.220 r  Loop_loop_height1_pr_U0/t_V_1_reg_114_reg[7]/Q
                         net (fo=17, routed)          0.722     1.942    Loop_loop_height1_pr_U0/t_V_1_reg_114_reg__0[7]
    SLICE_X25Y46         LUT5 (Prop_lut5_I2_O)        0.105     2.047 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7/O
                         net (fo=6, routed)           0.775     2.822    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_7_n_0
    SLICE_X27Y46         LUT5 (Prop_lut5_I3_O)        0.105     2.927 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_2/O
                         net (fo=31, routed)          1.088     4.015    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_6_reg_225_0
    SLICE_X23Y45         LUT4 (Prop_lut4_I2_O)        0.119     4.134 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_11/O
                         net (fo=1, routed)           0.665     4.799    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_11_n_0
    SLICE_X24Y45         LUT5 (Prop_lut5_I3_O)        0.267     5.066 r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_3/O
                         net (fo=1, routed)           0.000     5.066    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176[7]_i_3_n_0
    SLICE_X24Y45         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.748    10.748    Loop_loop_height1_pr_U0/ap_clk
    SLICE_X24Y45         FDRE                                         r  Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]/C
                         clock pessimism              0.000    10.748    
                         clock uncertainty           -0.035    10.712    
    SLICE_X24Y45         FDRE (Setup_fdre_C_D)        0.076    10.788    Loop_loop_height1_pr_U0/ap_phi_reg_pp0_iter1_tmp_5_reg_176_reg[7]
  -------------------------------------------------------------------
                         required time                         10.788    
                         arrival time                          -5.066    
  -------------------------------------------------------------------
                         slack                                  5.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 Mat2AXIvideo_U0/t_V_reg_141_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Mat2AXIvideo_U0/i_V_reg_229_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.095%)  route 0.065ns (25.905%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    0.390ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.390     0.390    Mat2AXIvideo_U0/ap_clk
    SLICE_X31Y44         FDRE                                         r  Mat2AXIvideo_U0/t_V_reg_141_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     0.531 r  Mat2AXIvideo_U0/t_V_reg_141_reg[7]/Q
                         net (fo=4, routed)           0.065     0.596    Mat2AXIvideo_U0/t_V_reg_141[7]
    SLICE_X30Y44         LUT6 (Prop_lut6_I4_O)        0.045     0.641 r  Mat2AXIvideo_U0/i_V_reg_229[9]_i_1/O
                         net (fo=1, routed)           0.000     0.641    Mat2AXIvideo_U0/i_V_fu_174_p2[9]
    SLICE_X30Y44         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=162, unset)          0.411     0.411    Mat2AXIvideo_U0/ap_clk
    SLICE_X30Y44         FDRE                                         r  Mat2AXIvideo_U0/i_V_reg_229_reg[9]/C
                         clock pessimism              0.000     0.411    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.121     0.532    Mat2AXIvideo_U0/i_V_reg_229_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.641    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47  Loop_loop_height1_pr_U0/ap_CS_fsm_reg[0]/C



