// Seed: 1293215124
module module_0 (
    id_1
);
  inout uwire id_1;
  assign module_1.id_0 = 0;
  assign id_1 = 1 - 1;
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3
);
  wor id_5;
  always_comb #1;
  logic id_6;
  ;
  always id_0 = id_3;
  module_0 modCall_1 (id_5);
  parameter id_7 = 1;
  assign id_5 = 1;
  logic [-1 : -1 'd0] id_8 = 1;
  assign id_0 = id_3;
  assign id_8 = !id_2;
endmodule
