EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:xilinx_zynq_clg485
LIBS:SFP_plus
LIBS:ael2005
LIBS:diff_osc
LIBS:si53340
LIBS:usb3320
LIBS:nx5p3090
LIBS:smp1255putg
LIBS:osc
LIBS:ddr
LIBS:misc
LIBS:zynq_board-cache
EELAYER 25 0
EELAYER END
$Descr A2 23386 16535
encoding utf-8
Sheet 1 17
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 8100 3600 2750 1250
U 596E752F
F0 "Power" 60
F1 "zynq_power.sch" 60
$EndSheet
$Sheet
S 8100 9000 2750 3850
U 596E753C
F0 "Memory" 60
F1 "zynq_memory.sch" 60
F2 "DDR_BA0" O L 8100 9450 60 
F3 "DDR_BA1" O L 8100 9350 60 
F4 "DDR_BA2" O L 8100 9250 60 
F5 "DDR_CKE" O L 8100 9850 60 
F6 "DDR_CLK_N" O L 8100 9700 60 
F7 "DDR_CLK_P" O L 8100 9600 60 
F8 "DDR_DM0" O L 8100 11900 60 
F9 "DDR_DM1" O L 8100 11800 60 
F10 "DDR_DM2" O L 8100 11700 60 
F11 "DDR_DM3" O L 8100 11600 60 
F12 "DDR_DQS0_N" B L 8100 11450 60 
F13 "DDR_DQS1_N" B L 8100 11200 60 
F14 "DDR_DQS2_N" B L 8100 10950 60 
F15 "DDR_DQS3_N" B L 8100 10700 60 
F16 "DDR_DQS0_P" B L 8100 11350 60 
F17 "DDR_DQS1_P" B L 8100 11100 60 
F18 "DDR_DQS2_P" B L 8100 10850 60 
F19 "DDR_DQS3_P" B L 8100 10600 60 
F20 "DDR_ODT" O L 8100 12150 60 
F21 "DDR_A[0..14]" O L 8100 9100 60 
F22 "DDR_DQ[0..31]" B L 8100 10450 60 
F23 "~DDR_CAS~" O L 8100 10200 60 
F24 "~DDR_CS~" O L 8100 10000 60 
F25 "~DDR_RESET~" O L 8100 12050 60 
F26 "~DDR_RAS~" O L 8100 10100 60 
F27 "~DDR_WE~" O L 8100 10300 60 
$EndSheet
$Sheet
S 8100 5150 2750 3550
U 596E7567
F0 "Processing System IO" 60
F1 "zynq_ps.sch" 60
F2 "SDIO0_CK" O L 8100 7300 60 
F3 "SDIO0_CMD" B L 8100 7400 60 
F4 "SDIO0_IO0" B L 8100 7500 60 
F5 "SDIO0_IO1" B L 8100 7600 60 
F6 "SDIO0_IO2" B L 8100 7700 60 
F7 "SDIO0_IO3" B L 8100 7800 60 
F8 "SDIO0_CD" I L 8100 7900 60 
F9 "USB0_ULPI_DATA0" B L 8100 5950 60 
F10 "USB0_ULPI_DATA1" B L 8100 5850 60 
F11 "USB0_ULPI_DATA2" B L 8100 5750 60 
F12 "USB0_ULPI_DATA3" B L 8100 5650 60 
F13 "USB0_ULPI_DATA5" B L 8100 5450 60 
F14 "USB0_ULPI_DATA6" B L 8100 5350 60 
F15 "USB0_ULPI_DATA7" B L 8100 5250 60 
F16 "USB0_ULPI_DATA4" B L 8100 5550 60 
F17 "USB0_ULPI_CLK" I L 8100 6450 60 
F18 "USB0_ULPI_DIR" I L 8100 6350 60 
F19 "USB0_ULPI_STP" O L 8100 6150 60 
F20 "USB0_ULPI_NXT" I L 8100 6250 60 
$EndSheet
$Sheet
S 11150 6950 2750 1750
U 596E7574
F0 "PL: Bank 13" 60
F1 "zynq_pl_13.sch" 60
$EndSheet
$Sheet
S 11150 3600 2750 1250
U 596E75FA
F0 "PL: Bank 34" 60
F1 "zynq_pl_34.sch" 60
$EndSheet
$Sheet
S 11150 5150 2750 1450
U 596E761C
F0 "PL: Bank 35" 60
F1 "zynq_pl_35.sch" 60
$EndSheet
Text Notes 8850 3200 0    197  ~ 39
ZYNQ 7012S / 7015 / 7030
$Sheet
S 15600 3700 2450 1500
U 596E8163
F0 "Camera Connector" 60
F1 "cam_conn.sch" 60
$EndSheet
$Sheet
S 18250 9250 2100 2300
U 596E816C
F0 "AEL2005" 60
F1 "AEL2005.sch" 60
F2 "AEL_RESET" I R 20350 11350 60 
F3 "HSRXDATA_P" I R 20350 9350 60 
F4 "HSRXDATA_N" I R 20350 9450 60 
F5 "HSTXDATA_P" O R 20350 9600 60 
F6 "HSTXDATA_N" O R 20350 9700 60 
F7 "TX_DISABLE" O R 20350 9900 60 
F8 "RX_LOS" I R 20350 10400 60 
F9 "TX_FAULT" I R 20350 10000 60 
F10 "SFP_GPIO" O R 20350 10500 60 
F11 "MODDET" I R 20350 10300 60 
F12 "SFP_SCL" B R 20350 10100 60 
F13 "SFP_SDA" B R 20350 10200 60 
F14 "AEL_CLK_P" I L 18250 9350 60 
F15 "AEL_CLK_N" I L 18250 9450 60 
F16 "RXDATA[3]_P" O L 18250 9650 60 
F17 "RXDATA[2]_P" O L 18250 9750 60 
F18 "RXDATA[1]_P" O L 18250 9850 60 
F19 "RXDATA[0]_P" O L 18250 9950 60 
F20 "RXDATA[3]_N" O L 18250 10100 60 
F21 "RXDATA[2]_N" O L 18250 10200 60 
F22 "RXDATA[1]_N" O L 18250 10300 60 
F23 "RXDATA[0]_N" O L 18250 10400 60 
F24 "TXDATA[3]_P" I L 18250 10600 60 
F25 "TXDATA[2]_P" I L 18250 10700 60 
F26 "TXDATA[1]_P" I L 18250 10800 60 
F27 "TXDATA[0]_P" I L 18250 10900 60 
F28 "TXDATA[3]_N" I L 18250 11050 60 
F29 "TXDATA[2]_N" I L 18250 11150 60 
F30 "TXDATA[1]_N" I L 18250 11250 60 
F31 "TXDATA[0]_N" I L 18250 11350 60 
F32 "MDIO" B R 20350 11150 60 
F33 "MDC" I R 20350 11050 60 
$EndSheet
$Sheet
S 21450 9250 1300 1650
U 596E8171
F0 "SFP+" 60
F1 "SFP_plus.sch" 60
F2 "HSRXDATA_P" O L 21450 9350 60 
F3 "HSRXDATA_N" O L 21450 9450 60 
F4 "HSTXDATA_P" I L 21450 9600 60 
F5 "HSTXDATA_N" I L 21450 9700 60 
F6 "TX_DISABLE" I L 21450 9900 60 
F7 "TX_FAULT" O L 21450 10000 60 
F8 "SFP_SDA" B L 21450 10200 60 
F9 "SFP_SCL" B L 21450 10100 60 
F10 "RX_LOS" O L 21450 10400 60 
F11 "SFP_GPIO" I L 21450 10500 60 
F12 "MODDET" O L 21450 10300 60 
$EndSheet
$Sheet
S 5650 3600 1500 1250
U 596E8178
F0 "PMIC" 60
F1 "pmic.sch" 60
$EndSheet
$Sheet
S 5650 9000 1450 3850
U 596E817B
F0 "DDR" 60
F1 "ddr.sch" 60
F2 "DDR_LDQS0_P" B R 7100 11350 60 
F3 "DDR_LDQS0_N" B R 7100 11450 60 
F4 "DDR_UDQS0_P" B R 7100 11100 60 
F5 "DDR_UDQS0_N" B R 7100 11200 60 
F6 "DDR_ODT" I R 7100 12150 60 
F7 "DDR_BA2" I R 7100 9250 60 
F8 "DDR_BA1" I R 7100 9350 60 
F9 "DDR_BA0" I R 7100 9450 60 
F10 "DDR_CKE" I R 7100 9850 60 
F11 "DDR_CLK_P" I R 7100 9600 60 
F12 "DDR_CLK_N" I R 7100 9700 60 
F13 "DDR_UDM0" I R 7100 11800 60 
F14 "DDR_LDM0" I R 7100 11900 60 
F15 "DQ[0..31]" B R 7100 10450 60 
F16 "DDR_LDQS1_P" B R 7100 10850 60 
F17 "DDR_LDQS1_N" B R 7100 10950 60 
F18 "DDR_UDQS1_P" B R 7100 10600 60 
F19 "DDR_UDQS1_N" B R 7100 10700 60 
F20 "DDR_UDM1" I R 7100 11600 60 
F21 "DDR_LDM1" I R 7100 11700 60 
F22 "A[0..14]" I R 7100 9100 60 
F23 "~DDR_RESET~" I R 7100 12050 60 
F24 "~DDR_CAS~" I R 7100 10200 60 
F25 "~DDR_RAS~" I R 7100 10100 60 
F26 "~DDR_CS~" I R 7100 10000 60 
F27 "~DDR_WE~" I R 7100 10300 60 
$EndSheet
$Sheet
S 21450 11350 1300 600 
U 5974B0D8
F0 "AEL2005 Power" 60
F1 "AEL2005_power.sch" 60
$EndSheet
$Sheet
S 18250 7650 2100 1100
U 597B38C9
F0 "10G Clock" 60
F1 "10G_clock.sch" 60
F2 "156_25_MHZ_0_P" O L 18250 7750 60 
F3 "156_25_MHZ_0_N" O L 18250 7850 60 
F4 "125_00_MHZ_P" O L 18250 8050 60 
F5 "125_00_MHZ_N" O L 18250 8150 60 
F6 "156_25_MHZ_1_P" O L 18250 8350 60 
F7 "156_25_MHZ_1_N" O L 18250 8450 60 
$EndSheet
Wire Notes Line
	7900 3350 7900 13050
Wire Notes Line
	7900 13050 14100 13050
Wire Notes Line
	14100 13050 14100 3350
Wire Notes Line
	14100 3350 7900 3350
Wire Wire Line
	13900 9150 17350 9150
Wire Wire Line
	17350 9150 17350 7750
Wire Wire Line
	17350 7750 18250 7750
Wire Wire Line
	18250 7850 17450 7850
Wire Wire Line
	17450 7850 17450 9250
Wire Wire Line
	17450 9250 13900 9250
Wire Wire Line
	13900 9400 17650 9400
Wire Wire Line
	17650 9400 17650 8050
Wire Wire Line
	17650 8050 18250 8050
Wire Wire Line
	13900 9500 17750 9500
Wire Wire Line
	17750 9500 17750 8150
Wire Wire Line
	17750 8150 18250 8150
Wire Wire Line
	18250 8350 18150 8350
Wire Wire Line
	18150 8350 18150 9350
Wire Wire Line
	18150 9350 18250 9350
Wire Wire Line
	18250 8450 18050 8450
Wire Wire Line
	18050 8450 18050 9450
Wire Wire Line
	18050 9450 18250 9450
Wire Wire Line
	13900 9650 18250 9650
Wire Wire Line
	13900 9750 18250 9750
Wire Wire Line
	13900 9850 18250 9850
Wire Wire Line
	13900 9950 18250 9950
Wire Wire Line
	13900 10100 18250 10100
Wire Wire Line
	13900 10200 18250 10200
Wire Wire Line
	13900 10300 18250 10300
Wire Wire Line
	13900 10400 18250 10400
Wire Wire Line
	13900 10600 18250 10600
Wire Wire Line
	13900 10700 18250 10700
Wire Wire Line
	13900 10800 18250 10800
Wire Wire Line
	13900 10900 18250 10900
Wire Wire Line
	13900 11050 18250 11050
Wire Wire Line
	13900 11150 18250 11150
Wire Wire Line
	13900 11250 18250 11250
Wire Wire Line
	13900 11350 18250 11350
Wire Wire Line
	20350 9350 21450 9350
Wire Wire Line
	21450 9450 20350 9450
Wire Wire Line
	20350 9600 21450 9600
Wire Wire Line
	21450 9700 20350 9700
Wire Wire Line
	20350 9900 21450 9900
Wire Wire Line
	21450 10000 20350 10000
Wire Wire Line
	20350 10100 21450 10100
Wire Wire Line
	21450 10200 20350 10200
Wire Wire Line
	20350 10300 21450 10300
Wire Wire Line
	21450 10400 20350 10400
$Sheet
S 5650 5150 1500 1800
U 5990E90D
F0 "USB" 60
F1 "usb.sch" 60
F2 "DATA7" B R 7150 5250 60 
F3 "DATA6" B R 7150 5350 60 
F4 "DATA5" B R 7150 5450 60 
F5 "DATA4" B R 7150 5550 60 
F6 "DATA3" B R 7150 5650 60 
F7 "DATA2" B R 7150 5750 60 
F8 "DATA1" B R 7150 5850 60 
F9 "DATA0" B R 7150 5950 60 
F10 "STP" I R 7150 6150 60 
F11 "NXT" O R 7150 6250 60 
F12 "DIR" O R 7150 6350 60 
F13 "CLK" O R 7150 6450 60 
F14 "VBUS_FAULT" O R 7150 6750 60 
F15 "RESETB" I R 7150 6650 60 
$EndSheet
Text Notes 6100 4150 0    60   ~ 0
TPS65911 ?
Wire Wire Line
	20350 10500 21450 10500
Wire Bus Line
	7100 9100 8100 9100
Wire Wire Line
	7100 9250 8100 9250
Wire Wire Line
	7100 9350 8100 9350
Wire Wire Line
	7100 9450 8100 9450
Wire Wire Line
	7100 9600 8100 9600
Wire Wire Line
	8100 9700 7100 9700
Wire Wire Line
	7100 9850 8100 9850
Wire Bus Line
	7100 10450 8100 10450
Wire Wire Line
	7100 10600 8100 10600
Wire Wire Line
	8100 10700 7100 10700
Wire Wire Line
	7100 10850 8100 10850
Wire Wire Line
	8100 10950 7100 10950
Wire Wire Line
	7100 11100 8100 11100
Wire Wire Line
	8100 11200 7100 11200
Wire Wire Line
	7100 11350 8100 11350
Wire Wire Line
	8100 11450 7100 11450
Wire Wire Line
	7100 11600 8100 11600
Wire Wire Line
	8100 11700 7100 11700
Wire Wire Line
	7100 11800 8100 11800
Wire Wire Line
	8100 11900 7100 11900
Wire Wire Line
	7100 12050 8100 12050
Wire Wire Line
	8100 12150 7100 12150
Wire Wire Line
	7100 10000 8100 10000
Wire Wire Line
	8100 10100 7100 10100
Wire Wire Line
	7100 10200 8100 10200
Wire Wire Line
	8100 10300 7100 10300
Wire Wire Line
	7150 5250 8100 5250
Wire Wire Line
	8100 5350 7150 5350
Wire Wire Line
	7150 5450 8100 5450
Wire Wire Line
	8100 5550 7150 5550
Wire Wire Line
	7150 5650 8100 5650
Wire Wire Line
	8100 5750 7150 5750
Wire Wire Line
	7150 5850 8100 5850
Wire Wire Line
	8100 5950 7150 5950
Wire Wire Line
	7150 6150 8100 6150
Wire Wire Line
	8100 6250 7150 6250
Wire Wire Line
	7150 6350 8100 6350
Wire Wire Line
	8100 6450 7150 6450
$Sheet
S 5650 7200 1450 800 
U 5A99EB39
F0 "SD card" 60
F1 "sdcard.sch" 60
$EndSheet
$Sheet
S 11150 9000 2750 2900
U 596E76EE
F0 "PL: MGT" 60
F1 "zynq_MGT.sch" 60
F2 "MGTX_RX_0_N" I R 13900 10400 60 
F3 "MGTX_RX_1_N" I R 13900 10300 60 
F4 "MGTX_RX_2_N" I R 13900 10200 60 
F5 "MGTX_RX_3_N" I R 13900 10100 60 
F6 "MGTX_RX_0_P" I R 13900 9950 60 
F7 "MGTX_RX_1_P" I R 13900 9850 60 
F8 "MGTX_RX_2_P" I R 13900 9750 60 
F9 "MGTREFCLK_0_N" I R 13900 9250 60 
F10 "MGTREFCLK_0_P" I R 13900 9150 60 
F11 "MGTREFCLK_1_N" I R 13900 9500 60 
F12 "MGTREFCLK_1_P" I R 13900 9400 60 
F13 "MGTX_RX_3_P" I R 13900 9650 60 
F14 "MGTX_TX_0_P" O R 13900 10900 60 
F15 "MGTX_TX_1_P" O R 13900 10800 60 
F16 "MGTX_TX_2_P" O R 13900 10700 60 
F17 "MGTX_TX_3_P" O R 13900 10600 60 
F18 "MGTX_TX_0_N" O R 13900 11350 60 
F19 "MGTX_TX_1_N" O R 13900 11250 60 
F20 "MGTX_TX_2_N" O R 13900 11150 60 
F21 "MGTX_TX_3_N" O R 13900 11050 60 
$EndSheet
$EndSCHEMATC
