azx_int_disable	,	F_37
ENOMEM	,	V_88
azx_dev	,	V_61
RIRBCTL	,	V_32
snd_hdac_stream_writeb	,	F_41
AZX_INT_CTRL_EN	,	V_58
upper_32_bits	,	F_9
msleep	,	F_26
SNDRV_DMA_TYPE_DEV	,	V_85
CORBRP	,	V_4
snd_hdac_bus_queue_event	,	F_21
CORBLBASE	,	V_14
RIRBUBASE	,	V_27
dev	,	V_6
time_before	,	F_30
AZX_GCTL_RESET	,	V_50
RIRBLBASE	,	V_26
last_cmd	,	V_40
CORBUBASE	,	V_16
snd_hdac_chip_writew	,	F_5
AZX_CORBCTL_RUN	,	V_21
snd_hdac_bus_enter_link_reset	,	F_28
val	,	V_39
AZX_INT_ALL_STREAM	,	V_68
hdac_stream	,	V_60
AZX_RBCTL_DMA_EN	,	V_33
"spurious response %#x:%#x, last cmd=%#08x\n"	,	L_4
snd_hdac_bus_get_response	,	F_23
sd_int_sta_mask	,	V_76
index	,	V_90
EIO	,	V_41
dma_alloc_pages	,	V_84
CORBSIZE	,	V_17
RINTCNT	,	V_31
rb	,	V_10
PAGE_SIZE	,	V_91
STATESTS	,	V_53
cmd	,	V_37
snd_hdac_bus_alloc_stream_pages	,	F_47
"CORB reset timeout#1, CORBRP = %d\n"	,	L_1
rp	,	V_24
status	,	V_74
loopcounter	,	V_48
snd_hdac_bus_exit_link_reset	,	F_32
snd_hdac_chip_updatel	,	F_13
"spurious response %#x:%#x, rp = %d, wp = %d"	,	L_3
snd_hdac_chip_readb	,	F_29
usleep_range	,	F_31
snd_hdac_chip_updateb	,	F_33
snd_hdac_bus_update_rirb	,	F_18
snd_hdac_bus_handle_stream_irq	,	F_44
AZX_GCTL_UNSOL	,	V_36
codec_mask	,	V_56
hdac_bus	,	V_1
sd_status	,	V_75
use_posbuf	,	V_70
snd_hdac_chip_readw	,	F_2
RIRBSIZE	,	V_28
EBUSY	,	V_55
cmds	,	V_25
time_after	,	F_25
snd_hdac_bus_stop_chip	,	F_43
cond_resched	,	F_27
spin_unlock_irq	,	F_11
substream	,	V_77
u8	,	T_1
err	,	V_82
num_streams	,	V_81
EAGAIN	,	V_43
snd_hdac_chip_writel	,	F_8
bdl	,	V_87
io_ops	,	V_83
CORBCTL	,	V_20
snd_hdac_bus_init_chip	,	F_42
EINVAL	,	V_89
AZX_INT_GLOBAL_EN	,	V_59
buf	,	V_11
s	,	V_80
GCTL	,	V_35
HDA_MAX_CODECS	,	V_38
jiffies	,	V_49
snd_hdac_chip_writeb	,	F_10
udelay	,	F_3
snd_BUG_ON	,	F_15
STATESTS_INT_MASK	,	V_54
bus	,	V_2
snd_hdac_bus_init_cmd_io	,	F_6
azx_int_enable	,	F_36
SD_CTL	,	V_62
ack	,	F_45
"CORB reset timeout#2, CORBRP = %d\n"	,	L_2
dev_dbg	,	F_35
snd_hdac_bus_stop_cmd_io	,	F_12
dev_err_ratelimited	,	F_22
BDL_SIZE	,	V_86
rirb	,	V_22
azx_clear_corbrp	,	F_1
SD_INT_MASK	,	V_63
u32	,	V_15
AZX_MAX_RIRB_ENTRIES	,	V_46
"codec_mask = 0x%lx\n"	,	L_6
spin_lock_irq	,	F_7
area	,	V_13
CORBWP	,	V_18
res	,	V_44
full_reset	,	V_51
SD_STS	,	V_64
AZX_RIRB_EX_UNSOL_EV	,	V_47
dma_free_pages	,	V_92
AZX_MAX_CORB_ENTRIES	,	V_42
snd_BUG	,	F_20
corb	,	V_8
snd_hdac_bus_send_cmd	,	F_16
snd_hdac_stream_updateb	,	F_39
RIRB_INT_MASK	,	V_66
azx_int_clear	,	F_40
azx_command_addr	,	F_14
reg_lock	,	V_7
snd_hdac_stream_readb	,	F_46
SD_INT_COMPLETE	,	V_79
list_for_each_entry	,	F_38
INTCTL	,	V_57
chip_init	,	V_69
snd_hdac_bus_free_stream_pages	,	F_49
timeout	,	V_3
dev_err	,	F_4
skip_reset	,	V_52
running	,	V_78
msecs_to_jiffies	,	F_24
azx_reset	,	F_34
cpu_to_le32	,	F_17
le32_to_cpu	,	F_19
RIRBWP	,	V_29
wp	,	V_23
addr	,	V_9
DPUBASE	,	V_73
INTSTS	,	V_67
DPLBASE	,	V_72
corbrp_self_clear	,	V_19
WARN_ON	,	F_48
AZX_RIRBWP_RST	,	V_30
AZX_RBCTL_IRQ_EN	,	V_34
AZX_CORBRP_RST	,	V_5
posbuf	,	V_71
__le32	,	V_12
RIRBSTS	,	V_65
"azx_reset: controller not ready!\n"	,	L_5
res_ex	,	V_45
