// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "08/24/2022 19:00:28"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module SDRAM_DEBUG (
	CLK_IN,
	reset,
	CLK_160_COMMON,
	ERROR,
	end_write,
	CLK_160_90_SDRAM,
	DRAM_ADDR,
	DRAM_BA,
	DRAM_CKE,
	DRAM_DQM,
	DRAM_CMD,
	DRAM_DQ,
	LED);
input 	CLK_IN;
input 	reset;
output 	CLK_160_COMMON;
output 	ERROR;
output 	end_write;
output 	CLK_160_90_SDRAM;
output 	[12:0] DRAM_ADDR;
output 	[1:0] DRAM_BA;
output 	DRAM_CKE;
output 	[1:0] DRAM_DQM;
output 	[3:0] DRAM_CMD;
output 	[15:0] DRAM_DQ;
output 	[7:0] LED;

// Design Ports Information
// CLK_160_COMMON	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ERROR	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// end_write	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_160_90_SDRAM	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[1]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[2]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[3]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[4]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[5]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[6]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[7]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[8]	=>  Location: PIN_R1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[9]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[10]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[11]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[12]	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_BA[1]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CKE	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQM[0]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQM[1]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CMD[0]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CMD[1]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CMD[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_CMD[3]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LED[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[0]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[1]	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[2]	=>  Location: PIN_L8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[3]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[4]	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[5]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[6]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[7]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[8]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[9]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[10]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[11]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[12]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[13]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[14]	=>  Location: PIN_N3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_DQ[15]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK_IN	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \CLK_IN~input_o ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_fbout ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ;
wire \SDRAM1|cnt_timer[0]~25_combout ;
wire \SDRAM1|cnt_timer[0]~26 ;
wire \SDRAM1|cnt_timer[1]~27_combout ;
wire \SDRAM1|cnt_timer[1]~28 ;
wire \SDRAM1|cnt_timer[2]~29_combout ;
wire \SDRAM1|cnt_timer[2]~30 ;
wire \SDRAM1|cnt_timer[3]~31_combout ;
wire \SDRAM1|cnt_timer[3]~32 ;
wire \SDRAM1|cnt_timer[4]~33_combout ;
wire \SDRAM1|cnt_timer[4]~34 ;
wire \SDRAM1|cnt_timer[5]~35_combout ;
wire \SDRAM1|cnt_timer[5]~36 ;
wire \SDRAM1|cnt_timer[6]~37_combout ;
wire \SDRAM1|cnt_timer[6]~38 ;
wire \SDRAM1|cnt_timer[7]~39_combout ;
wire \SDRAM1|cnt_timer[7]~40 ;
wire \SDRAM1|cnt_timer[8]~41_combout ;
wire \SDRAM1|cnt_timer[8]~42 ;
wire \SDRAM1|cnt_timer[9]~43_combout ;
wire \SDRAM1|cnt_timer[9]~44 ;
wire \SDRAM1|cnt_timer[10]~45_combout ;
wire \SDRAM1|cnt_timer[10]~46 ;
wire \SDRAM1|cnt_timer[11]~47_combout ;
wire \SDRAM1|cnt_timer[11]~48 ;
wire \SDRAM1|cnt_timer[12]~49_combout ;
wire \SDRAM1|cnt_timer[12]~50 ;
wire \SDRAM1|cnt_timer[13]~51_combout ;
wire \SDRAM1|cnt_timer[13]~52 ;
wire \SDRAM1|cnt_timer[14]~53_combout ;
wire \SDRAM1|Equal2~3_combout ;
wire \SDRAM1|LessThan5~0_combout ;
wire \SDRAM1|LessThan5~1_combout ;
wire \SDRAM1|LessThan5~2_combout ;
wire \SDRAM1|Equal2~8_combout ;
wire \SDRAM1|Equal2~6_combout ;
wire \SDRAM1|Equal2~7_combout ;
wire \SDRAM1|Equal2~9_combout ;
wire \SDRAM1|cnt_timer[14]~54 ;
wire \SDRAM1|cnt_timer[15]~55_combout ;
wire \SDRAM1|cnt_timer[15]~56 ;
wire \SDRAM1|cnt_timer[16]~57_combout ;
wire \SDRAM1|cnt_timer[16]~58 ;
wire \SDRAM1|cnt_timer[17]~59_combout ;
wire \SDRAM1|cnt_timer[17]~60 ;
wire \SDRAM1|cnt_timer[18]~61_combout ;
wire \SDRAM1|Equal2~0_combout ;
wire \SDRAM1|cnt_timer[18]~62 ;
wire \SDRAM1|cnt_timer[19]~63_combout ;
wire \SDRAM1|cnt_timer[19]~64 ;
wire \SDRAM1|cnt_timer[20]~65_combout ;
wire \SDRAM1|cnt_timer[20]~66 ;
wire \SDRAM1|cnt_timer[21]~67_combout ;
wire \SDRAM1|cnt_timer[21]~68 ;
wire \SDRAM1|cnt_timer[22]~69_combout ;
wire \SDRAM1|Equal2~1_combout ;
wire \SDRAM1|cnt_timer[22]~70 ;
wire \SDRAM1|cnt_timer[23]~71_combout ;
wire \SDRAM1|cnt_timer[23]~72 ;
wire \SDRAM1|cnt_timer[24]~73_combout ;
wire \SDRAM1|Equal2~2_combout ;
wire \SDRAM1|flg_init~0_combout ;
wire \SDRAM1|flg_init~q ;
wire \SDRAM1|always1~0_combout ;
wire \SDRAM1|Trc[0]~5_combout ;
wire \SDRAM1|cnt_autorefresh[0]~17_combout ;
wire \SDRAM1|LessThan0~2_combout ;
wire \SDRAM1|LessThan0~1_combout ;
wire \SDRAM1|LessThan0~0_combout ;
wire \SDRAM1|LessThan0~3_combout ;
wire \SDRAM1|Trc[1]~8 ;
wire \SDRAM1|Trc[2]~10_combout ;
wire \SDRAM1|Trc[2]~11 ;
wire \SDRAM1|Trc[3]~12_combout ;
wire \SDRAM1|Trc[3]~13 ;
wire \SDRAM1|Trc[4]~14_combout ;
wire \SDRAM1|LessThan3~0_combout ;
wire \SDRAM1|next_state.MRS~2_combout ;
wire \reset~input_o ;
wire \SDRAM1|state.MRS~q ;
wire \SDRAM1|DRAM_CMD~4_combout ;
wire \SDRAM1|cnt_autorefresh[0]~18 ;
wire \SDRAM1|cnt_autorefresh[1]~19_combout ;
wire \SDRAM1|cnt_autorefresh[1]~20 ;
wire \SDRAM1|cnt_autorefresh[2]~21_combout ;
wire \SDRAM1|cnt_autorefresh[2]~22 ;
wire \SDRAM1|cnt_autorefresh[3]~23_combout ;
wire \SDRAM1|cnt_autorefresh[3]~24 ;
wire \SDRAM1|cnt_autorefresh[4]~25_combout ;
wire \SDRAM1|cnt_autorefresh[4]~26 ;
wire \SDRAM1|cnt_autorefresh[5]~27_combout ;
wire \SDRAM1|cnt_autorefresh[5]~28 ;
wire \SDRAM1|cnt_autorefresh[6]~29_combout ;
wire \SDRAM1|cnt_autorefresh[6]~30 ;
wire \SDRAM1|cnt_autorefresh[7]~31_combout ;
wire \SDRAM1|cnt_autorefresh[7]~32 ;
wire \SDRAM1|cnt_autorefresh[8]~33_combout ;
wire \SDRAM1|cnt_autorefresh[8]~34 ;
wire \SDRAM1|cnt_autorefresh[9]~35_combout ;
wire \SDRAM1|cnt_autorefresh[9]~36 ;
wire \SDRAM1|cnt_autorefresh[10]~37_combout ;
wire \SDRAM1|cnt_autorefresh[10]~38 ;
wire \SDRAM1|cnt_autorefresh[11]~39_combout ;
wire \SDRAM1|cnt_autorefresh[11]~40 ;
wire \SDRAM1|cnt_autorefresh[12]~41_combout ;
wire \SDRAM1|cnt_autorefresh[12]~42 ;
wire \SDRAM1|cnt_autorefresh[13]~43_combout ;
wire \SDRAM1|cnt_autorefresh[13]~44 ;
wire \SDRAM1|cnt_autorefresh[14]~45_combout ;
wire \SDRAM1|cnt_autorefresh[14]~46 ;
wire \SDRAM1|cnt_autorefresh[15]~47_combout ;
wire \SDRAM1|cnt_autorefresh[15]~48 ;
wire \SDRAM1|cnt_autorefresh[16]~49_combout ;
wire \SDRAM1|next_state.REFRESH~0_combout ;
wire \SDRAM1|next_state.REFRESH~2_combout ;
wire \SDRAM1|next_state.REFRESH~1_combout ;
wire \SDRAM1|Selector0~0_combout ;
wire \SDRAM1|next_state.REFRESH~3_combout ;
wire \SDRAM1|state.REFRESH~q ;
wire \SDRAM1|time_init_flg~0_combout ;
wire \SDRAM1|time_init_flg~1_combout ;
wire \SDRAM1|Equal2~4_combout ;
wire \SDRAM1|time_init_flg~2_combout ;
wire \SDRAM1|Equal2~5_combout ;
wire \SDRAM1|time_init_flg~3_combout ;
wire \SDRAM1|time_init_flg~4_combout ;
wire \SDRAM1|time_init_flg~q ;
wire \SDRAM1|Add5~0_combout ;
wire \SDRAM1|Tcas[0]~5_combout ;
wire \SDRAM1|Add5~1 ;
wire \SDRAM1|Add5~2_combout ;
wire \SDRAM1|Tcas[1]~1_combout ;
wire \SDRAM1|Add5~3 ;
wire \SDRAM1|Add5~4_combout ;
wire \SDRAM1|Tcas[2]~4_combout ;
wire \SDRAM1|Add5~5 ;
wire \SDRAM1|Add5~6_combout ;
wire \SDRAM1|Tcas[3]~2_combout ;
wire \SDRAM1|Add5~7 ;
wire \SDRAM1|Add5~8_combout ;
wire \SDRAM1|Tcas[4]~3_combout ;
wire \SDRAM1|Equal1~0_combout ;
wire \SDRAM1|Equal1~1_combout ;
wire \SDRAM1|Trcd[0]~5_combout ;
wire \addr[0]~8_combout ;
wire \state.SETADDR~0_combout ;
wire \state.SETADDR~q ;
wire \addr~10_combout ;
wire \addr[0]~9 ;
wire \addr[1]~11_combout ;
wire \addr[1]~12 ;
wire \addr[2]~13_combout ;
wire \addr[2]~14 ;
wire \addr[3]~15_combout ;
wire \addr[3]~16 ;
wire \addr[4]~17_combout ;
wire \addr[4]~18 ;
wire \addr[5]~19_combout ;
wire \addr[5]~20 ;
wire \addr[6]~21_combout ;
wire \end_write~1_combout ;
wire \end_write~0_combout ;
wire \addr[6]~22 ;
wire \addr[7]~23_combout ;
wire \end_write~2_combout ;
wire \end_write~reg0feeder_combout ;
wire \end_write~reg0_q ;
wire \next_state.WRITE~0_combout ;
wire \state.WRITE~q ;
wire \always1~0_combout ;
wire \START_WRITE~0_combout ;
wire \START_WRITE~q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \state.IDLE~q ;
wire \next_state.READ~0_combout ;
wire \state.READ~q ;
wire \Selector1~0_combout ;
wire \state.WAIT_START_PROCESS~q ;
wire \Selector2~0_combout ;
wire \state.WAIT_END_PROCESS~q ;
wire \START_READ~0_combout ;
wire \START_READ~1_combout ;
wire \START_READ~q ;
wire \SDRAM1|read_flg~0_combout ;
wire \SDRAM1|read_flg~q ;
wire \SDRAM1|always0~0_combout ;
wire \SDRAM1|next_state.ACTIVATE_ROW~2_combout ;
wire \SDRAM1|state.ACTIVATE_ROW~q ;
wire \SDRAM1|always0~1_combout ;
wire \SDRAM1|Selector2~0_combout ;
wire \SDRAM1|Selector2~1_combout ;
wire \SDRAM1|state.NOP_BEFORE_RW~q ;
wire \SDRAM1|Trcd[4]~7_combout ;
wire \SDRAM1|Trcd[0]~6 ;
wire \SDRAM1|Trcd[1]~8_combout ;
wire \SDRAM1|Trcd[1]~9 ;
wire \SDRAM1|Trcd[2]~10_combout ;
wire \SDRAM1|Trcd[2]~11 ;
wire \SDRAM1|Trcd[3]~12_combout ;
wire \SDRAM1|Trcd[3]~13 ;
wire \SDRAM1|Trcd[4]~14_combout ;
wire \SDRAM1|LessThan4~0_combout ;
wire \SDRAM1|next_state.WRITE~0_combout ;
wire \SDRAM1|next_state.WRITE~1_combout ;
wire \SDRAM1|state.WRITE~q ;
wire \SDRAM1|Selector3~0_combout ;
wire \SDRAM1|state.NOP_AFTER_W~q ;
wire \SDRAM1|write_flg~0_combout ;
wire \SDRAM1|write_flg~q ;
wire \SDRAM1|next_state.READ~0_combout ;
wire \SDRAM1|state.READ~q ;
wire \SDRAM1|Selector4~0_combout ;
wire \SDRAM1|state.NOP_AFTER_R~q ;
wire \SDRAM1|Tcas[0]~0_combout ;
wire \SDRAM1|Selector0~1_combout ;
wire \SDRAM1|Selector0~2_combout ;
wire \SDRAM1|state.IDLE~q ;
wire \SDRAM1|next_state.PRECHARGE~0_combout ;
wire \SDRAM1|state.PRECHARGE~q ;
wire \SDRAM1|DRAM_CMD~0_combout ;
wire \SDRAM1|Selector1~0_combout ;
wire \SDRAM1|state.NOP_INIT_AREF~q ;
wire \SDRAM1|Trc[3]~9_combout ;
wire \SDRAM1|Trc[0]~6 ;
wire \SDRAM1|Trc[1]~7_combout ;
wire \SDRAM1|Equal3~0_combout ;
wire \SDRAM1|self_refresh~0_combout ;
wire \SDRAM1|self_refresh~1_combout ;
wire \SDRAM1|self_refresh~q ;
wire \SDRAM1|LessThan7~0_combout ;
wire \SDRAM1|LessThan7~1_combout ;
wire \SDRAM1|LessThan7~2_combout ;
wire \SDRAM1|always1~1_combout ;
wire \SDRAM1|process_flg~0_combout ;
wire \SDRAM1|process_flg~1_combout ;
wire \SDRAM1|process_flg~2_combout ;
wire \SDRAM1|process_flg~q ;
wire \DATA_FOR_WR[0]~15_combout ;
wire \SDRAM1|DRAM_CMD~1_combout ;
wire \SDRAM1|DRAM_CMD~3_combout ;
wire \SDRAM1|DRAM_CMD~2_combout ;
wire \Equal0~0_combout ;
wire \DATA_FOR_WR[1]~16_combout ;
wire \DATA_FOR_WR[1]~17 ;
wire \DATA_FOR_WR[2]~18_combout ;
wire \DATA_FOR_WR[2]~19 ;
wire \DATA_FOR_WR[3]~20_combout ;
wire \DATA_FOR_WR[3]~21 ;
wire \DATA_FOR_WR[4]~22_combout ;
wire \DATA_FOR_WR[4]~23 ;
wire \DATA_FOR_WR[5]~24_combout ;
wire \DATA_FOR_WR[5]~25 ;
wire \DATA_FOR_WR[6]~26_combout ;
wire \DATA_FOR_WR[6]~27 ;
wire \DATA_FOR_WR[7]~28_combout ;
wire \DATA_FOR_WR[7]~29 ;
wire \DATA_FOR_WR[8]~30_combout ;
wire \DATA_FOR_WR[8]~31 ;
wire \DATA_FOR_WR[9]~32_combout ;
wire \DATA_FOR_WR[9]~33 ;
wire \DATA_FOR_WR[10]~34_combout ;
wire \DATA_FOR_WR[10]~35 ;
wire \DATA_FOR_WR[11]~36_combout ;
wire \DATA_FOR_WR[11]~37 ;
wire \DATA_FOR_WR[12]~38_combout ;
wire \DATA_FOR_WR[12]~39 ;
wire \DATA_FOR_WR[13]~40_combout ;
wire \DATA_FOR_WR[13]~41 ;
wire \DATA_FOR_WR[14]~42_combout ;
wire \DATA_FOR_WR[14]~43 ;
wire \DATA_FOR_WR[15]~44_combout ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_160_COMMON_outclk ;
wire \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ;
wire \SDRAM1|ready_data~0_combout ;
wire \SDRAM1|ready_data~1_combout ;
wire \SDRAM1|ready_data~q ;
wire \SDRAM1|ready_data~clkctrl_outclk ;
wire \DATA_FOR_CHECK[0]~16_combout ;
wire \DATA_FOR_CHECK[2]~21 ;
wire \DATA_FOR_CHECK[3]~22_combout ;
wire \~GND~combout ;
wire \DATA_FOR_CHECK[3]~23 ;
wire \DATA_FOR_CHECK[4]~24_combout ;
wire \DATA_FOR_CHECK[4]~25 ;
wire \DATA_FOR_CHECK[5]~26_combout ;
wire \DATA_FOR_CHECK[5]~27 ;
wire \DATA_FOR_CHECK[6]~28_combout ;
wire \DATA_FOR_CHECK[6]~29 ;
wire \DATA_FOR_CHECK[7]~30_combout ;
wire \DATA_FOR_CHECK[7]~31 ;
wire \DATA_FOR_CHECK[8]~32_combout ;
wire \DATA_FOR_CHECK[8]~33 ;
wire \DATA_FOR_CHECK[9]~34_combout ;
wire \DATA_FOR_CHECK[9]~35 ;
wire \DATA_FOR_CHECK[10]~36_combout ;
wire \DATA_FOR_CHECK[10]~37 ;
wire \DATA_FOR_CHECK[11]~38_combout ;
wire \DATA_FOR_CHECK[11]~39 ;
wire \DATA_FOR_CHECK[12]~40_combout ;
wire \DATA_FOR_CHECK[12]~41 ;
wire \DATA_FOR_CHECK[13]~42_combout ;
wire \DATA_FOR_CHECK[13]~43 ;
wire \DATA_FOR_CHECK[14]~44_combout ;
wire \DATA_FOR_CHECK[14]~45 ;
wire \DATA_FOR_CHECK[15]~46_combout ;
wire \LessThan0~1_combout ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \DATA_FOR_CHECK[0]~17 ;
wire \DATA_FOR_CHECK[1]~18_combout ;
wire \DATA_FOR_CHECK[1]~19 ;
wire \DATA_FOR_CHECK[2]~20_combout ;
wire \DRAM_DQ[3]~input_o ;
wire \DATA_FROM_SDRAM[3]~feeder_combout ;
wire \DRAM_DQ[2]~input_o ;
wire \Equal2~1_combout ;
wire \DRAM_DQ[1]~input_o ;
wire \DRAM_DQ[0]~input_o ;
wire \Equal2~0_combout ;
wire \DRAM_DQ[5]~input_o ;
wire \DATA_FROM_SDRAM[5]~feeder_combout ;
wire \DRAM_DQ[4]~input_o ;
wire \Equal2~2_combout ;
wire \DRAM_DQ[7]~input_o ;
wire \DRAM_DQ[6]~input_o ;
wire \Equal2~3_combout ;
wire \Equal2~4_combout ;
wire \always4~0_combout ;
wire \DRAM_DQ[15]~input_o ;
wire \DATA_FROM_SDRAM[15]~feeder_combout ;
wire \DRAM_DQ[14]~input_o ;
wire \Equal2~8_combout ;
wire \DRAM_DQ[9]~input_o ;
wire \DATA_FROM_SDRAM[9]~feeder_combout ;
wire \DRAM_DQ[8]~input_o ;
wire \Equal2~5_combout ;
wire \DRAM_DQ[11]~input_o ;
wire \DATA_FROM_SDRAM[11]~feeder_combout ;
wire \DRAM_DQ[10]~input_o ;
wire \Equal2~6_combout ;
wire \DRAM_DQ[13]~input_o ;
wire \DATA_FROM_SDRAM[13]~feeder_combout ;
wire \DRAM_DQ[12]~input_o ;
wire \Equal2~7_combout ;
wire \Equal2~9_combout ;
wire \ERROR~0_combout ;
wire \ERROR~reg0_q ;
wire \SDRAM1|DRAM_ADDR~4_combout ;
wire \SDRAM1|DRAM_ADDR~5_combout ;
wire \SDRAM1|DRAM_ADDR[1]~9_combout ;
wire \SDRAM1|DRAM_ADDR~6_combout ;
wire \SDRAM1|DRAM_ADDR~7_combout ;
wire \SDRAM1|DRAM_ADDR[3]~feeder_combout ;
wire \SDRAM1|DRAM_ADDR~8_combout ;
wire \SDRAM1|DRAM_BA[0]~feeder_combout ;
wire \SDRAM1|DRAM_BA[1]~feeder_combout ;
wire [4:0] \SDRAM1|Trc ;
wire [7:0] addr;
wire [4:0] \PLL1|altpll_component|auto_generated|wire_pll1_clk ;
wire [15:0] DATA_FOR_CHECK;
wire [24:0] \SDRAM1|cnt_timer ;
wire [4:0] \SDRAM1|Trcd ;
wire [16:0] \SDRAM1|cnt_autorefresh ;
wire [15:0] DATA_FOR_WR;
wire [12:0] \SDRAM1|DRAM_ADDR ;
wire [1:0] \SDRAM1|DRAM_BA ;
wire [3:0] \SDRAM1|DRAM_CMD ;
wire [15:0] DATA_FROM_SDRAM;
wire [4:0] \SDRAM1|Tcas ;

wire [4:0] \PLL1|altpll_component|auto_generated|pll1_CLK_bus ;

assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [0] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [0];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [1] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [1];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [2] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [2];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [3] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [3];
assign \PLL1|altpll_component|auto_generated|wire_pll1_clk [4] = \PLL1|altpll_component|auto_generated|pll1_CLK_bus [4];

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \CLK_160_COMMON~output (
	.i(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_160_COMMON_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK_160_COMMON),
	.obar());
// synopsys translate_off
defparam \CLK_160_COMMON~output .bus_hold = "false";
defparam \CLK_160_COMMON~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cycloneive_io_obuf \ERROR~output (
	.i(\ERROR~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ERROR),
	.obar());
// synopsys translate_off
defparam \ERROR~output .bus_hold = "false";
defparam \ERROR~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
cycloneive_io_obuf \end_write~output (
	.i(\end_write~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(end_write),
	.obar());
// synopsys translate_off
defparam \end_write~output .bus_hold = "false";
defparam \end_write~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cycloneive_io_obuf \CLK_160_90_SDRAM~output (
	.i(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(CLK_160_90_SDRAM),
	.obar());
// synopsys translate_off
defparam \CLK_160_90_SDRAM~output .bus_hold = "false";
defparam \CLK_160_90_SDRAM~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cycloneive_io_obuf \DRAM_ADDR[0]~output (
	.i(\SDRAM1|DRAM_ADDR [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[0]~output .bus_hold = "false";
defparam \DRAM_ADDR[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[1]~output (
	.i(\SDRAM1|DRAM_ADDR [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[1]~output .bus_hold = "false";
defparam \DRAM_ADDR[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[2]~output (
	.i(\SDRAM1|DRAM_ADDR [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[2]~output .bus_hold = "false";
defparam \DRAM_ADDR[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cycloneive_io_obuf \DRAM_ADDR[3]~output (
	.i(\SDRAM1|DRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[3]~output .bus_hold = "false";
defparam \DRAM_ADDR[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cycloneive_io_obuf \DRAM_ADDR[4]~output (
	.i(\SDRAM1|DRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[4]~output .bus_hold = "false";
defparam \DRAM_ADDR[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \DRAM_ADDR[5]~output (
	.i(\SDRAM1|DRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[5]~output .bus_hold = "false";
defparam \DRAM_ADDR[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[6]~output .bus_hold = "false";
defparam \DRAM_ADDR[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cycloneive_io_obuf \DRAM_ADDR[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[7]~output .bus_hold = "false";
defparam \DRAM_ADDR[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N23
cycloneive_io_obuf \DRAM_ADDR[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[8]~output .bus_hold = "false";
defparam \DRAM_ADDR[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N23
cycloneive_io_obuf \DRAM_ADDR[9]~output (
	.i(\SDRAM1|DRAM_ADDR [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[9]~output .bus_hold = "false";
defparam \DRAM_ADDR[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N23
cycloneive_io_obuf \DRAM_ADDR[10]~output (
	.i(\SDRAM1|DRAM_ADDR [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[10]~output .bus_hold = "false";
defparam \DRAM_ADDR[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \DRAM_ADDR[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[11]~output .bus_hold = "false";
defparam \DRAM_ADDR[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \DRAM_ADDR[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_ADDR[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_ADDR[12]~output .bus_hold = "false";
defparam \DRAM_ADDR[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cycloneive_io_obuf \DRAM_BA[0]~output (
	.i(\SDRAM1|DRAM_BA [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[0]~output .bus_hold = "false";
defparam \DRAM_BA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \DRAM_BA[1]~output (
	.i(\SDRAM1|DRAM_BA [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_BA[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_BA[1]~output .bus_hold = "false";
defparam \DRAM_BA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \DRAM_CKE~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CKE),
	.obar());
// synopsys translate_off
defparam \DRAM_CKE~output .bus_hold = "false";
defparam \DRAM_CKE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \DRAM_DQM[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[0]~output .bus_hold = "false";
defparam \DRAM_DQM[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \DRAM_DQM[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQM[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQM[1]~output .bus_hold = "false";
defparam \DRAM_DQM[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N2
cycloneive_io_obuf \DRAM_CMD[0]~output (
	.i(!\SDRAM1|DRAM_CMD [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CMD[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_CMD[0]~output .bus_hold = "false";
defparam \DRAM_CMD[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N9
cycloneive_io_obuf \DRAM_CMD[1]~output (
	.i(!\SDRAM1|DRAM_CMD [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CMD[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_CMD[1]~output .bus_hold = "false";
defparam \DRAM_CMD[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y11_N2
cycloneive_io_obuf \DRAM_CMD[2]~output (
	.i(!\SDRAM1|DRAM_CMD [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CMD[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_CMD[2]~output .bus_hold = "false";
defparam \DRAM_CMD[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cycloneive_io_obuf \DRAM_CMD[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_CMD[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_CMD[3]~output .bus_hold = "false";
defparam \DRAM_CMD[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \LED[0]~output (
	.i(\ERROR~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[0]),
	.obar());
// synopsys translate_off
defparam \LED[0]~output .bus_hold = "false";
defparam \LED[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N2
cycloneive_io_obuf \LED[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[1]),
	.obar());
// synopsys translate_off
defparam \LED[1]~output .bus_hold = "false";
defparam \LED[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y34_N9
cycloneive_io_obuf \LED[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[2]),
	.obar());
// synopsys translate_off
defparam \LED[2]~output .bus_hold = "false";
defparam \LED[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y34_N2
cycloneive_io_obuf \LED[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[3]),
	.obar());
// synopsys translate_off
defparam \LED[3]~output .bus_hold = "false";
defparam \LED[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \LED[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[4]),
	.obar());
// synopsys translate_off
defparam \LED[4]~output .bus_hold = "false";
defparam \LED[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \LED[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[5]),
	.obar());
// synopsys translate_off
defparam \LED[5]~output .bus_hold = "false";
defparam \LED[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \LED[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[6]),
	.obar());
// synopsys translate_off
defparam \LED[6]~output .bus_hold = "false";
defparam \LED[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \LED[7]~output (
	.i(\end_write~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LED[7]),
	.obar());
// synopsys translate_off
defparam \LED[7]~output .bus_hold = "false";
defparam \LED[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N16
cycloneive_io_obuf \DRAM_DQ[0]~output (
	.i(DATA_FOR_WR[0]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[0]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[0]~output .bus_hold = "false";
defparam \DRAM_DQ[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cycloneive_io_obuf \DRAM_DQ[1]~output (
	.i(DATA_FOR_WR[1]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[1]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[1]~output .bus_hold = "false";
defparam \DRAM_DQ[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cycloneive_io_obuf \DRAM_DQ[2]~output (
	.i(DATA_FOR_WR[2]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[2]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[2]~output .bus_hold = "false";
defparam \DRAM_DQ[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N9
cycloneive_io_obuf \DRAM_DQ[3]~output (
	.i(DATA_FOR_WR[3]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[3]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[3]~output .bus_hold = "false";
defparam \DRAM_DQ[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N2
cycloneive_io_obuf \DRAM_DQ[4]~output (
	.i(DATA_FOR_WR[4]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[4]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[4]~output .bus_hold = "false";
defparam \DRAM_DQ[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
cycloneive_io_obuf \DRAM_DQ[5]~output (
	.i(DATA_FOR_WR[5]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[5]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[5]~output .bus_hold = "false";
defparam \DRAM_DQ[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
cycloneive_io_obuf \DRAM_DQ[6]~output (
	.i(DATA_FOR_WR[6]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[6]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[6]~output .bus_hold = "false";
defparam \DRAM_DQ[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \DRAM_DQ[7]~output (
	.i(DATA_FOR_WR[7]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[7]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[7]~output .bus_hold = "false";
defparam \DRAM_DQ[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \DRAM_DQ[8]~output (
	.i(DATA_FOR_WR[8]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[8]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[8]~output .bus_hold = "false";
defparam \DRAM_DQ[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \DRAM_DQ[9]~output (
	.i(DATA_FOR_WR[9]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[9]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[9]~output .bus_hold = "false";
defparam \DRAM_DQ[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cycloneive_io_obuf \DRAM_DQ[10]~output (
	.i(DATA_FOR_WR[10]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[10]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[10]~output .bus_hold = "false";
defparam \DRAM_DQ[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cycloneive_io_obuf \DRAM_DQ[11]~output (
	.i(DATA_FOR_WR[11]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[11]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[11]~output .bus_hold = "false";
defparam \DRAM_DQ[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \DRAM_DQ[12]~output (
	.i(DATA_FOR_WR[12]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[12]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[12]~output .bus_hold = "false";
defparam \DRAM_DQ[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \DRAM_DQ[13]~output (
	.i(DATA_FOR_WR[13]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[13]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[13]~output .bus_hold = "false";
defparam \DRAM_DQ[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \DRAM_DQ[14]~output (
	.i(DATA_FOR_WR[14]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[14]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[14]~output .bus_hold = "false";
defparam \DRAM_DQ[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
cycloneive_io_obuf \DRAM_DQ[15]~output (
	.i(DATA_FOR_WR[15]),
	.oe(\Equal0~0_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DRAM_DQ[15]),
	.obar());
// synopsys translate_off
defparam \DRAM_DQ[15]~output .bus_hold = "false";
defparam \DRAM_DQ[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \CLK_IN~input (
	.i(CLK_IN),
	.ibar(gnd),
	.o(\CLK_IN~input_o ));
// synopsys translate_off
defparam \CLK_IN~input .bus_hold = "false";
defparam \CLK_IN~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_4
cycloneive_pll \PLL1|altpll_component|auto_generated|pll1 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLK_IN~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\PLL1|altpll_component|auto_generated|wire_pll1_fbout ),
	.clk(\PLL1|altpll_component|auto_generated|pll1_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|pll1 .auto_settings = "false";
defparam \PLL1|altpll_component|auto_generated|pll1 .bandwidth_type = "medium";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_high = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_low = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_mode = "odd";
defparam \PLL1|altpll_component|auto_generated|pll1 .c0_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_high = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_initial = 2;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_low = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_mode = "odd";
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c1_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c2_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c3_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_high = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_initial = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_low = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_mode = "bypass";
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .c4_use_casc_in = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .charge_pump_current_bits = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_counter = "c0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_divide_by = 5;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_multiply_by = 14;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk0_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_counter = "c1";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_divide_by = 5;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_multiply_by = 14;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk1_phase_shift = "2381";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk2_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk3_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_counter = "unused";
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_duty_cycle = 50;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .clk4_phase_shift = "0";
defparam \PLL1|altpll_component|auto_generated|pll1 .compensate_clock = "clock0";
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk0_input_frequency = 20000;
defparam \PLL1|altpll_component|auto_generated|pll1 .inclk1_input_frequency = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_c_bits = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .loop_filter_r_bits = 20;
defparam \PLL1|altpll_component|auto_generated|pll1 .m = 42;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_initial = 1;
defparam \PLL1|altpll_component|auto_generated|pll1 .m_ph = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .n = 5;
defparam \PLL1|altpll_component|auto_generated|pll1 .operation_mode = "normal";
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_max = 200000;
defparam \PLL1|altpll_component|auto_generated|pll1 .pfd_min = 3076;
defparam \PLL1|altpll_component|auto_generated|pll1 .self_reset_on_loss_lock = "off";
defparam \PLL1|altpll_component|auto_generated|pll1 .simulation_type = "functional";
defparam \PLL1|altpll_component|auto_generated|pll1 .switch_over_type = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_center = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_divide_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_frequency_control = "auto";
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_max = 3333;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_min = 1538;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_multiply_by = 0;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_phase_shift_step = 297;
defparam \PLL1|altpll_component|auto_generated|pll1 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .clock_type = "global clock";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N8
cycloneive_lcell_comb \SDRAM1|cnt_timer[0]~25 (
// Equation(s):
// \SDRAM1|cnt_timer[0]~25_combout  = \SDRAM1|cnt_timer [0] $ (VCC)
// \SDRAM1|cnt_timer[0]~26  = CARRY(\SDRAM1|cnt_timer [0])

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM1|cnt_timer[0]~25_combout ),
	.cout(\SDRAM1|cnt_timer[0]~26 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[0]~25 .lut_mask = 16'h33CC;
defparam \SDRAM1|cnt_timer[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y11_N9
dffeas \SDRAM1|cnt_timer[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[0]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[0] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N10
cycloneive_lcell_comb \SDRAM1|cnt_timer[1]~27 (
// Equation(s):
// \SDRAM1|cnt_timer[1]~27_combout  = (\SDRAM1|cnt_timer [1] & (!\SDRAM1|cnt_timer[0]~26 )) # (!\SDRAM1|cnt_timer [1] & ((\SDRAM1|cnt_timer[0]~26 ) # (GND)))
// \SDRAM1|cnt_timer[1]~28  = CARRY((!\SDRAM1|cnt_timer[0]~26 ) # (!\SDRAM1|cnt_timer [1]))

	.dataa(\SDRAM1|cnt_timer [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[0]~26 ),
	.combout(\SDRAM1|cnt_timer[1]~27_combout ),
	.cout(\SDRAM1|cnt_timer[1]~28 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[1]~27 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_timer[1]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N11
dffeas \SDRAM1|cnt_timer[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[1]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[1] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N12
cycloneive_lcell_comb \SDRAM1|cnt_timer[2]~29 (
// Equation(s):
// \SDRAM1|cnt_timer[2]~29_combout  = (\SDRAM1|cnt_timer [2] & (\SDRAM1|cnt_timer[1]~28  $ (GND))) # (!\SDRAM1|cnt_timer [2] & (!\SDRAM1|cnt_timer[1]~28  & VCC))
// \SDRAM1|cnt_timer[2]~30  = CARRY((\SDRAM1|cnt_timer [2] & !\SDRAM1|cnt_timer[1]~28 ))

	.dataa(\SDRAM1|cnt_timer [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[1]~28 ),
	.combout(\SDRAM1|cnt_timer[2]~29_combout ),
	.cout(\SDRAM1|cnt_timer[2]~30 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[2]~29 .lut_mask = 16'hA50A;
defparam \SDRAM1|cnt_timer[2]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N13
dffeas \SDRAM1|cnt_timer[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[2]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[2] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N14
cycloneive_lcell_comb \SDRAM1|cnt_timer[3]~31 (
// Equation(s):
// \SDRAM1|cnt_timer[3]~31_combout  = (\SDRAM1|cnt_timer [3] & (!\SDRAM1|cnt_timer[2]~30 )) # (!\SDRAM1|cnt_timer [3] & ((\SDRAM1|cnt_timer[2]~30 ) # (GND)))
// \SDRAM1|cnt_timer[3]~32  = CARRY((!\SDRAM1|cnt_timer[2]~30 ) # (!\SDRAM1|cnt_timer [3]))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[2]~30 ),
	.combout(\SDRAM1|cnt_timer[3]~31_combout ),
	.cout(\SDRAM1|cnt_timer[3]~32 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[3]~31 .lut_mask = 16'h3C3F;
defparam \SDRAM1|cnt_timer[3]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N15
dffeas \SDRAM1|cnt_timer[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[3]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[3] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N16
cycloneive_lcell_comb \SDRAM1|cnt_timer[4]~33 (
// Equation(s):
// \SDRAM1|cnt_timer[4]~33_combout  = (\SDRAM1|cnt_timer [4] & (\SDRAM1|cnt_timer[3]~32  $ (GND))) # (!\SDRAM1|cnt_timer [4] & (!\SDRAM1|cnt_timer[3]~32  & VCC))
// \SDRAM1|cnt_timer[4]~34  = CARRY((\SDRAM1|cnt_timer [4] & !\SDRAM1|cnt_timer[3]~32 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[3]~32 ),
	.combout(\SDRAM1|cnt_timer[4]~33_combout ),
	.cout(\SDRAM1|cnt_timer[4]~34 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[4]~33 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_timer[4]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N17
dffeas \SDRAM1|cnt_timer[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[4]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[4] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N18
cycloneive_lcell_comb \SDRAM1|cnt_timer[5]~35 (
// Equation(s):
// \SDRAM1|cnt_timer[5]~35_combout  = (\SDRAM1|cnt_timer [5] & (!\SDRAM1|cnt_timer[4]~34 )) # (!\SDRAM1|cnt_timer [5] & ((\SDRAM1|cnt_timer[4]~34 ) # (GND)))
// \SDRAM1|cnt_timer[5]~36  = CARRY((!\SDRAM1|cnt_timer[4]~34 ) # (!\SDRAM1|cnt_timer [5]))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[4]~34 ),
	.combout(\SDRAM1|cnt_timer[5]~35_combout ),
	.cout(\SDRAM1|cnt_timer[5]~36 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[5]~35 .lut_mask = 16'h3C3F;
defparam \SDRAM1|cnt_timer[5]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N19
dffeas \SDRAM1|cnt_timer[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[5]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[5] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N20
cycloneive_lcell_comb \SDRAM1|cnt_timer[6]~37 (
// Equation(s):
// \SDRAM1|cnt_timer[6]~37_combout  = (\SDRAM1|cnt_timer [6] & (\SDRAM1|cnt_timer[5]~36  $ (GND))) # (!\SDRAM1|cnt_timer [6] & (!\SDRAM1|cnt_timer[5]~36  & VCC))
// \SDRAM1|cnt_timer[6]~38  = CARRY((\SDRAM1|cnt_timer [6] & !\SDRAM1|cnt_timer[5]~36 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[5]~36 ),
	.combout(\SDRAM1|cnt_timer[6]~37_combout ),
	.cout(\SDRAM1|cnt_timer[6]~38 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[6]~37 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_timer[6]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N21
dffeas \SDRAM1|cnt_timer[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[6]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[6] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N22
cycloneive_lcell_comb \SDRAM1|cnt_timer[7]~39 (
// Equation(s):
// \SDRAM1|cnt_timer[7]~39_combout  = (\SDRAM1|cnt_timer [7] & (!\SDRAM1|cnt_timer[6]~38 )) # (!\SDRAM1|cnt_timer [7] & ((\SDRAM1|cnt_timer[6]~38 ) # (GND)))
// \SDRAM1|cnt_timer[7]~40  = CARRY((!\SDRAM1|cnt_timer[6]~38 ) # (!\SDRAM1|cnt_timer [7]))

	.dataa(\SDRAM1|cnt_timer [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[6]~38 ),
	.combout(\SDRAM1|cnt_timer[7]~39_combout ),
	.cout(\SDRAM1|cnt_timer[7]~40 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[7]~39 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_timer[7]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N23
dffeas \SDRAM1|cnt_timer[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[7]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[7] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N24
cycloneive_lcell_comb \SDRAM1|cnt_timer[8]~41 (
// Equation(s):
// \SDRAM1|cnt_timer[8]~41_combout  = (\SDRAM1|cnt_timer [8] & (\SDRAM1|cnt_timer[7]~40  $ (GND))) # (!\SDRAM1|cnt_timer [8] & (!\SDRAM1|cnt_timer[7]~40  & VCC))
// \SDRAM1|cnt_timer[8]~42  = CARRY((\SDRAM1|cnt_timer [8] & !\SDRAM1|cnt_timer[7]~40 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[7]~40 ),
	.combout(\SDRAM1|cnt_timer[8]~41_combout ),
	.cout(\SDRAM1|cnt_timer[8]~42 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[8]~41 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_timer[8]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N25
dffeas \SDRAM1|cnt_timer[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[8]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[8] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N26
cycloneive_lcell_comb \SDRAM1|cnt_timer[9]~43 (
// Equation(s):
// \SDRAM1|cnt_timer[9]~43_combout  = (\SDRAM1|cnt_timer [9] & (!\SDRAM1|cnt_timer[8]~42 )) # (!\SDRAM1|cnt_timer [9] & ((\SDRAM1|cnt_timer[8]~42 ) # (GND)))
// \SDRAM1|cnt_timer[9]~44  = CARRY((!\SDRAM1|cnt_timer[8]~42 ) # (!\SDRAM1|cnt_timer [9]))

	.dataa(\SDRAM1|cnt_timer [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[8]~42 ),
	.combout(\SDRAM1|cnt_timer[9]~43_combout ),
	.cout(\SDRAM1|cnt_timer[9]~44 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[9]~43 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_timer[9]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N27
dffeas \SDRAM1|cnt_timer[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[9]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[9] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N28
cycloneive_lcell_comb \SDRAM1|cnt_timer[10]~45 (
// Equation(s):
// \SDRAM1|cnt_timer[10]~45_combout  = (\SDRAM1|cnt_timer [10] & (\SDRAM1|cnt_timer[9]~44  $ (GND))) # (!\SDRAM1|cnt_timer [10] & (!\SDRAM1|cnt_timer[9]~44  & VCC))
// \SDRAM1|cnt_timer[10]~46  = CARRY((\SDRAM1|cnt_timer [10] & !\SDRAM1|cnt_timer[9]~44 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[9]~44 ),
	.combout(\SDRAM1|cnt_timer[10]~45_combout ),
	.cout(\SDRAM1|cnt_timer[10]~46 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[10]~45 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_timer[10]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N29
dffeas \SDRAM1|cnt_timer[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[10]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[10] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N30
cycloneive_lcell_comb \SDRAM1|cnt_timer[11]~47 (
// Equation(s):
// \SDRAM1|cnt_timer[11]~47_combout  = (\SDRAM1|cnt_timer [11] & (!\SDRAM1|cnt_timer[10]~46 )) # (!\SDRAM1|cnt_timer [11] & ((\SDRAM1|cnt_timer[10]~46 ) # (GND)))
// \SDRAM1|cnt_timer[11]~48  = CARRY((!\SDRAM1|cnt_timer[10]~46 ) # (!\SDRAM1|cnt_timer [11]))

	.dataa(\SDRAM1|cnt_timer [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[10]~46 ),
	.combout(\SDRAM1|cnt_timer[11]~47_combout ),
	.cout(\SDRAM1|cnt_timer[11]~48 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[11]~47 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_timer[11]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y11_N31
dffeas \SDRAM1|cnt_timer[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[11]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[11] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N0
cycloneive_lcell_comb \SDRAM1|cnt_timer[12]~49 (
// Equation(s):
// \SDRAM1|cnt_timer[12]~49_combout  = (\SDRAM1|cnt_timer [12] & (\SDRAM1|cnt_timer[11]~48  $ (GND))) # (!\SDRAM1|cnt_timer [12] & (!\SDRAM1|cnt_timer[11]~48  & VCC))
// \SDRAM1|cnt_timer[12]~50  = CARRY((\SDRAM1|cnt_timer [12] & !\SDRAM1|cnt_timer[11]~48 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[11]~48 ),
	.combout(\SDRAM1|cnt_timer[12]~49_combout ),
	.cout(\SDRAM1|cnt_timer[12]~50 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[12]~49 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_timer[12]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \SDRAM1|cnt_timer[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[12]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[12] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N2
cycloneive_lcell_comb \SDRAM1|cnt_timer[13]~51 (
// Equation(s):
// \SDRAM1|cnt_timer[13]~51_combout  = (\SDRAM1|cnt_timer [13] & (!\SDRAM1|cnt_timer[12]~50 )) # (!\SDRAM1|cnt_timer [13] & ((\SDRAM1|cnt_timer[12]~50 ) # (GND)))
// \SDRAM1|cnt_timer[13]~52  = CARRY((!\SDRAM1|cnt_timer[12]~50 ) # (!\SDRAM1|cnt_timer [13]))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[12]~50 ),
	.combout(\SDRAM1|cnt_timer[13]~51_combout ),
	.cout(\SDRAM1|cnt_timer[13]~52 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[13]~51 .lut_mask = 16'h3C3F;
defparam \SDRAM1|cnt_timer[13]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N3
dffeas \SDRAM1|cnt_timer[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[13]~51_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[13] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N4
cycloneive_lcell_comb \SDRAM1|cnt_timer[14]~53 (
// Equation(s):
// \SDRAM1|cnt_timer[14]~53_combout  = (\SDRAM1|cnt_timer [14] & (\SDRAM1|cnt_timer[13]~52  $ (GND))) # (!\SDRAM1|cnt_timer [14] & (!\SDRAM1|cnt_timer[13]~52  & VCC))
// \SDRAM1|cnt_timer[14]~54  = CARRY((\SDRAM1|cnt_timer [14] & !\SDRAM1|cnt_timer[13]~52 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[13]~52 ),
	.combout(\SDRAM1|cnt_timer[14]~53_combout ),
	.cout(\SDRAM1|cnt_timer[14]~54 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[14]~53 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_timer[14]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N5
dffeas \SDRAM1|cnt_timer[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[14]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[14] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N0
cycloneive_lcell_comb \SDRAM1|Equal2~3 (
// Equation(s):
// \SDRAM1|Equal2~3_combout  = (!\SDRAM1|cnt_timer [9] & (!\SDRAM1|cnt_timer [7] & !\SDRAM1|cnt_timer [8]))

	.dataa(\SDRAM1|cnt_timer [9]),
	.datab(gnd),
	.datac(\SDRAM1|cnt_timer [7]),
	.datad(\SDRAM1|cnt_timer [8]),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~3 .lut_mask = 16'h0005;
defparam \SDRAM1|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N6
cycloneive_lcell_comb \SDRAM1|LessThan5~0 (
// Equation(s):
// \SDRAM1|LessThan5~0_combout  = (!\SDRAM1|cnt_timer [5] & (((!\SDRAM1|cnt_timer [3]) # (!\SDRAM1|cnt_timer [4])) # (!\SDRAM1|cnt_timer [2])))

	.dataa(\SDRAM1|cnt_timer [2]),
	.datab(\SDRAM1|cnt_timer [4]),
	.datac(\SDRAM1|cnt_timer [3]),
	.datad(\SDRAM1|cnt_timer [5]),
	.cin(gnd),
	.combout(\SDRAM1|LessThan5~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan5~0 .lut_mask = 16'h007F;
defparam \SDRAM1|LessThan5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N26
cycloneive_lcell_comb \SDRAM1|LessThan5~1 (
// Equation(s):
// \SDRAM1|LessThan5~1_combout  = ((\SDRAM1|Equal2~3_combout  & ((\SDRAM1|LessThan5~0_combout ) # (!\SDRAM1|cnt_timer [6])))) # (!\SDRAM1|cnt_timer [10])

	.dataa(\SDRAM1|cnt_timer [6]),
	.datab(\SDRAM1|cnt_timer [10]),
	.datac(\SDRAM1|Equal2~3_combout ),
	.datad(\SDRAM1|LessThan5~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|LessThan5~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan5~1 .lut_mask = 16'hF373;
defparam \SDRAM1|LessThan5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N12
cycloneive_lcell_comb \SDRAM1|LessThan5~2 (
// Equation(s):
// \SDRAM1|LessThan5~2_combout  = (!\SDRAM1|cnt_timer [13] & (!\SDRAM1|cnt_timer [14] & (\SDRAM1|LessThan5~1_combout  & !\SDRAM1|cnt_timer [12])))

	.dataa(\SDRAM1|cnt_timer [13]),
	.datab(\SDRAM1|cnt_timer [14]),
	.datac(\SDRAM1|LessThan5~1_combout ),
	.datad(\SDRAM1|cnt_timer [12]),
	.cin(gnd),
	.combout(\SDRAM1|LessThan5~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan5~2 .lut_mask = 16'h0010;
defparam \SDRAM1|LessThan5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N10
cycloneive_lcell_comb \SDRAM1|Equal2~8 (
// Equation(s):
// \SDRAM1|Equal2~8_combout  = (!\SDRAM1|cnt_timer [10] & (!\SDRAM1|cnt_timer [5] & (!\SDRAM1|cnt_timer [6] & !\SDRAM1|cnt_timer [4])))

	.dataa(\SDRAM1|cnt_timer [10]),
	.datab(\SDRAM1|cnt_timer [5]),
	.datac(\SDRAM1|cnt_timer [6]),
	.datad(\SDRAM1|cnt_timer [4]),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~8 .lut_mask = 16'h0001;
defparam \SDRAM1|Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N30
cycloneive_lcell_comb \SDRAM1|Equal2~6 (
// Equation(s):
// \SDRAM1|Equal2~6_combout  = (\SDRAM1|cnt_timer [13] & (\SDRAM1|cnt_timer [14] & \SDRAM1|cnt_timer [12]))

	.dataa(\SDRAM1|cnt_timer [13]),
	.datab(gnd),
	.datac(\SDRAM1|cnt_timer [14]),
	.datad(\SDRAM1|cnt_timer [12]),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~6 .lut_mask = 16'hA000;
defparam \SDRAM1|Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N20
cycloneive_lcell_comb \SDRAM1|Equal2~7 (
// Equation(s):
// \SDRAM1|Equal2~7_combout  = (\SDRAM1|Equal2~6_combout  & (\SDRAM1|cnt_timer [3] & (\SDRAM1|Equal2~3_combout  & !\SDRAM1|cnt_timer [2])))

	.dataa(\SDRAM1|Equal2~6_combout ),
	.datab(\SDRAM1|cnt_timer [3]),
	.datac(\SDRAM1|Equal2~3_combout ),
	.datad(\SDRAM1|cnt_timer [2]),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~7 .lut_mask = 16'h0080;
defparam \SDRAM1|Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N28
cycloneive_lcell_comb \SDRAM1|Equal2~9 (
// Equation(s):
// \SDRAM1|Equal2~9_combout  = (\SDRAM1|Equal2~8_combout  & (!\SDRAM1|cnt_timer [1] & (\SDRAM1|cnt_timer [0] & \SDRAM1|Equal2~7_combout )))

	.dataa(\SDRAM1|Equal2~8_combout ),
	.datab(\SDRAM1|cnt_timer [1]),
	.datac(\SDRAM1|cnt_timer [0]),
	.datad(\SDRAM1|Equal2~7_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~9 .lut_mask = 16'h2000;
defparam \SDRAM1|Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N6
cycloneive_lcell_comb \SDRAM1|cnt_timer[15]~55 (
// Equation(s):
// \SDRAM1|cnt_timer[15]~55_combout  = (\SDRAM1|cnt_timer [15] & (!\SDRAM1|cnt_timer[14]~54 )) # (!\SDRAM1|cnt_timer [15] & ((\SDRAM1|cnt_timer[14]~54 ) # (GND)))
// \SDRAM1|cnt_timer[15]~56  = CARRY((!\SDRAM1|cnt_timer[14]~54 ) # (!\SDRAM1|cnt_timer [15]))

	.dataa(\SDRAM1|cnt_timer [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[14]~54 ),
	.combout(\SDRAM1|cnt_timer[15]~55_combout ),
	.cout(\SDRAM1|cnt_timer[15]~56 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[15]~55 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_timer[15]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \SDRAM1|cnt_timer[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[15]~55_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[15] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N8
cycloneive_lcell_comb \SDRAM1|cnt_timer[16]~57 (
// Equation(s):
// \SDRAM1|cnt_timer[16]~57_combout  = (\SDRAM1|cnt_timer [16] & (\SDRAM1|cnt_timer[15]~56  $ (GND))) # (!\SDRAM1|cnt_timer [16] & (!\SDRAM1|cnt_timer[15]~56  & VCC))
// \SDRAM1|cnt_timer[16]~58  = CARRY((\SDRAM1|cnt_timer [16] & !\SDRAM1|cnt_timer[15]~56 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[15]~56 ),
	.combout(\SDRAM1|cnt_timer[16]~57_combout ),
	.cout(\SDRAM1|cnt_timer[16]~58 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[16]~57 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_timer[16]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N9
dffeas \SDRAM1|cnt_timer[16] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[16]~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[16] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N10
cycloneive_lcell_comb \SDRAM1|cnt_timer[17]~59 (
// Equation(s):
// \SDRAM1|cnt_timer[17]~59_combout  = (\SDRAM1|cnt_timer [17] & (!\SDRAM1|cnt_timer[16]~58 )) # (!\SDRAM1|cnt_timer [17] & ((\SDRAM1|cnt_timer[16]~58 ) # (GND)))
// \SDRAM1|cnt_timer[17]~60  = CARRY((!\SDRAM1|cnt_timer[16]~58 ) # (!\SDRAM1|cnt_timer [17]))

	.dataa(\SDRAM1|cnt_timer [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[16]~58 ),
	.combout(\SDRAM1|cnt_timer[17]~59_combout ),
	.cout(\SDRAM1|cnt_timer[17]~60 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[17]~59 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_timer[17]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N11
dffeas \SDRAM1|cnt_timer[17] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[17]~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [17]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[17] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N12
cycloneive_lcell_comb \SDRAM1|cnt_timer[18]~61 (
// Equation(s):
// \SDRAM1|cnt_timer[18]~61_combout  = (\SDRAM1|cnt_timer [18] & (\SDRAM1|cnt_timer[17]~60  $ (GND))) # (!\SDRAM1|cnt_timer [18] & (!\SDRAM1|cnt_timer[17]~60  & VCC))
// \SDRAM1|cnt_timer[18]~62  = CARRY((\SDRAM1|cnt_timer [18] & !\SDRAM1|cnt_timer[17]~60 ))

	.dataa(\SDRAM1|cnt_timer [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[17]~60 ),
	.combout(\SDRAM1|cnt_timer[18]~61_combout ),
	.cout(\SDRAM1|cnt_timer[18]~62 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[18]~61 .lut_mask = 16'hA50A;
defparam \SDRAM1|cnt_timer[18]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N13
dffeas \SDRAM1|cnt_timer[18] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[18]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [18]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[18] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N26
cycloneive_lcell_comb \SDRAM1|Equal2~0 (
// Equation(s):
// \SDRAM1|Equal2~0_combout  = (!\SDRAM1|cnt_timer [17] & (!\SDRAM1|cnt_timer [18] & (!\SDRAM1|cnt_timer [16] & !\SDRAM1|cnt_timer [15])))

	.dataa(\SDRAM1|cnt_timer [17]),
	.datab(\SDRAM1|cnt_timer [18]),
	.datac(\SDRAM1|cnt_timer [16]),
	.datad(\SDRAM1|cnt_timer [15]),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~0 .lut_mask = 16'h0001;
defparam \SDRAM1|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N14
cycloneive_lcell_comb \SDRAM1|cnt_timer[19]~63 (
// Equation(s):
// \SDRAM1|cnt_timer[19]~63_combout  = (\SDRAM1|cnt_timer [19] & (!\SDRAM1|cnt_timer[18]~62 )) # (!\SDRAM1|cnt_timer [19] & ((\SDRAM1|cnt_timer[18]~62 ) # (GND)))
// \SDRAM1|cnt_timer[19]~64  = CARRY((!\SDRAM1|cnt_timer[18]~62 ) # (!\SDRAM1|cnt_timer [19]))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[18]~62 ),
	.combout(\SDRAM1|cnt_timer[19]~63_combout ),
	.cout(\SDRAM1|cnt_timer[19]~64 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[19]~63 .lut_mask = 16'h3C3F;
defparam \SDRAM1|cnt_timer[19]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N15
dffeas \SDRAM1|cnt_timer[19] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[19]~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [19]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[19] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N16
cycloneive_lcell_comb \SDRAM1|cnt_timer[20]~65 (
// Equation(s):
// \SDRAM1|cnt_timer[20]~65_combout  = (\SDRAM1|cnt_timer [20] & (\SDRAM1|cnt_timer[19]~64  $ (GND))) # (!\SDRAM1|cnt_timer [20] & (!\SDRAM1|cnt_timer[19]~64  & VCC))
// \SDRAM1|cnt_timer[20]~66  = CARRY((\SDRAM1|cnt_timer [20] & !\SDRAM1|cnt_timer[19]~64 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[19]~64 ),
	.combout(\SDRAM1|cnt_timer[20]~65_combout ),
	.cout(\SDRAM1|cnt_timer[20]~66 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[20]~65 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_timer[20]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N17
dffeas \SDRAM1|cnt_timer[20] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[20]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [20]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[20] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N18
cycloneive_lcell_comb \SDRAM1|cnt_timer[21]~67 (
// Equation(s):
// \SDRAM1|cnt_timer[21]~67_combout  = (\SDRAM1|cnt_timer [21] & (!\SDRAM1|cnt_timer[20]~66 )) # (!\SDRAM1|cnt_timer [21] & ((\SDRAM1|cnt_timer[20]~66 ) # (GND)))
// \SDRAM1|cnt_timer[21]~68  = CARRY((!\SDRAM1|cnt_timer[20]~66 ) # (!\SDRAM1|cnt_timer [21]))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[20]~66 ),
	.combout(\SDRAM1|cnt_timer[21]~67_combout ),
	.cout(\SDRAM1|cnt_timer[21]~68 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[21]~67 .lut_mask = 16'h3C3F;
defparam \SDRAM1|cnt_timer[21]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N19
dffeas \SDRAM1|cnt_timer[21] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[21]~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [21]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[21] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N20
cycloneive_lcell_comb \SDRAM1|cnt_timer[22]~69 (
// Equation(s):
// \SDRAM1|cnt_timer[22]~69_combout  = (\SDRAM1|cnt_timer [22] & (\SDRAM1|cnt_timer[21]~68  $ (GND))) # (!\SDRAM1|cnt_timer [22] & (!\SDRAM1|cnt_timer[21]~68  & VCC))
// \SDRAM1|cnt_timer[22]~70  = CARRY((\SDRAM1|cnt_timer [22] & !\SDRAM1|cnt_timer[21]~68 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[21]~68 ),
	.combout(\SDRAM1|cnt_timer[22]~69_combout ),
	.cout(\SDRAM1|cnt_timer[22]~70 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[22]~69 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_timer[22]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N21
dffeas \SDRAM1|cnt_timer[22] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[22]~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [22]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[22] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N28
cycloneive_lcell_comb \SDRAM1|Equal2~1 (
// Equation(s):
// \SDRAM1|Equal2~1_combout  = (!\SDRAM1|cnt_timer [20] & (!\SDRAM1|cnt_timer [22] & (!\SDRAM1|cnt_timer [19] & !\SDRAM1|cnt_timer [21])))

	.dataa(\SDRAM1|cnt_timer [20]),
	.datab(\SDRAM1|cnt_timer [22]),
	.datac(\SDRAM1|cnt_timer [19]),
	.datad(\SDRAM1|cnt_timer [21]),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~1 .lut_mask = 16'h0001;
defparam \SDRAM1|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N22
cycloneive_lcell_comb \SDRAM1|cnt_timer[23]~71 (
// Equation(s):
// \SDRAM1|cnt_timer[23]~71_combout  = (\SDRAM1|cnt_timer [23] & (!\SDRAM1|cnt_timer[22]~70 )) # (!\SDRAM1|cnt_timer [23] & ((\SDRAM1|cnt_timer[22]~70 ) # (GND)))
// \SDRAM1|cnt_timer[23]~72  = CARRY((!\SDRAM1|cnt_timer[22]~70 ) # (!\SDRAM1|cnt_timer [23]))

	.dataa(\SDRAM1|cnt_timer [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_timer[22]~70 ),
	.combout(\SDRAM1|cnt_timer[23]~71_combout ),
	.cout(\SDRAM1|cnt_timer[23]~72 ));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[23]~71 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_timer[23]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N23
dffeas \SDRAM1|cnt_timer[23] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[23]~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [23]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[23] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N24
cycloneive_lcell_comb \SDRAM1|cnt_timer[24]~73 (
// Equation(s):
// \SDRAM1|cnt_timer[24]~73_combout  = \SDRAM1|cnt_timer[23]~72  $ (!\SDRAM1|cnt_timer [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM1|cnt_timer [24]),
	.cin(\SDRAM1|cnt_timer[23]~72 ),
	.combout(\SDRAM1|cnt_timer[24]~73_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|cnt_timer[24]~73 .lut_mask = 16'hF00F;
defparam \SDRAM1|cnt_timer[24]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y10_N25
dffeas \SDRAM1|cnt_timer[24] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_timer[24]~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_timer [24]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_timer[24] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_timer[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y10_N30
cycloneive_lcell_comb \SDRAM1|Equal2~2 (
// Equation(s):
// \SDRAM1|Equal2~2_combout  = (\SDRAM1|Equal2~0_combout  & (\SDRAM1|Equal2~1_combout  & (!\SDRAM1|cnt_timer [23] & !\SDRAM1|cnt_timer [24])))

	.dataa(\SDRAM1|Equal2~0_combout ),
	.datab(\SDRAM1|Equal2~1_combout ),
	.datac(\SDRAM1|cnt_timer [23]),
	.datad(\SDRAM1|cnt_timer [24]),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~2 .lut_mask = 16'h0008;
defparam \SDRAM1|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N24
cycloneive_lcell_comb \SDRAM1|flg_init~0 (
// Equation(s):
// \SDRAM1|flg_init~0_combout  = (\SDRAM1|flg_init~q ) # ((!\SDRAM1|cnt_timer [11] & (\SDRAM1|Equal2~9_combout  & \SDRAM1|Equal2~2_combout )))

	.dataa(\SDRAM1|cnt_timer [11]),
	.datab(\SDRAM1|Equal2~9_combout ),
	.datac(\SDRAM1|flg_init~q ),
	.datad(\SDRAM1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\SDRAM1|flg_init~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|flg_init~0 .lut_mask = 16'hF4F0;
defparam \SDRAM1|flg_init~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N25
dffeas \SDRAM1|flg_init (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|flg_init~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|flg_init~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|flg_init .is_wysiwyg = "true";
defparam \SDRAM1|flg_init .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N22
cycloneive_lcell_comb \SDRAM1|always1~0 (
// Equation(s):
// \SDRAM1|always1~0_combout  = (\SDRAM1|flg_init~q  & (((\SDRAM1|cnt_timer [11]) # (!\SDRAM1|Equal2~2_combout )) # (!\SDRAM1|LessThan5~2_combout )))

	.dataa(\SDRAM1|LessThan5~2_combout ),
	.datab(\SDRAM1|flg_init~q ),
	.datac(\SDRAM1|cnt_timer [11]),
	.datad(\SDRAM1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\SDRAM1|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|always1~0 .lut_mask = 16'hC4CC;
defparam \SDRAM1|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N4
cycloneive_lcell_comb \SDRAM1|Trc[0]~5 (
// Equation(s):
// \SDRAM1|Trc[0]~5_combout  = \SDRAM1|Trc [0] $ (VCC)
// \SDRAM1|Trc[0]~6  = CARRY(\SDRAM1|Trc [0])

	.dataa(gnd),
	.datab(\SDRAM1|Trc [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM1|Trc[0]~5_combout ),
	.cout(\SDRAM1|Trc[0]~6 ));
// synopsys translate_off
defparam \SDRAM1|Trc[0]~5 .lut_mask = 16'h33CC;
defparam \SDRAM1|Trc[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N16
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[0]~17 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[0]~17_combout  = \SDRAM1|cnt_autorefresh [0] $ (VCC)
// \SDRAM1|cnt_autorefresh[0]~18  = CARRY(\SDRAM1|cnt_autorefresh [0])

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM1|cnt_autorefresh[0]~17_combout ),
	.cout(\SDRAM1|cnt_autorefresh[0]~18 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[0]~17 .lut_mask = 16'h33CC;
defparam \SDRAM1|cnt_autorefresh[0]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N20
cycloneive_lcell_comb \SDRAM1|LessThan0~2 (
// Equation(s):
// \SDRAM1|LessThan0~2_combout  = (\SDRAM1|cnt_autorefresh [12]) # (\SDRAM1|cnt_autorefresh [11])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM1|cnt_autorefresh [12]),
	.datad(\SDRAM1|cnt_autorefresh [11]),
	.cin(gnd),
	.combout(\SDRAM1|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan0~2 .lut_mask = 16'hFFF0;
defparam \SDRAM1|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N26
cycloneive_lcell_comb \SDRAM1|LessThan0~1 (
// Equation(s):
// \SDRAM1|LessThan0~1_combout  = (\SDRAM1|cnt_autorefresh [7]) # ((\SDRAM1|cnt_autorefresh [9]) # ((\SDRAM1|cnt_autorefresh [10]) # (\SDRAM1|cnt_autorefresh [8])))

	.dataa(\SDRAM1|cnt_autorefresh [7]),
	.datab(\SDRAM1|cnt_autorefresh [9]),
	.datac(\SDRAM1|cnt_autorefresh [10]),
	.datad(\SDRAM1|cnt_autorefresh [8]),
	.cin(gnd),
	.combout(\SDRAM1|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \SDRAM1|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N0
cycloneive_lcell_comb \SDRAM1|LessThan0~0 (
// Equation(s):
// \SDRAM1|LessThan0~0_combout  = (\SDRAM1|cnt_autorefresh [3]) # ((\SDRAM1|cnt_autorefresh [4]) # ((\SDRAM1|cnt_autorefresh [5]) # (\SDRAM1|cnt_autorefresh [6])))

	.dataa(\SDRAM1|cnt_autorefresh [3]),
	.datab(\SDRAM1|cnt_autorefresh [4]),
	.datac(\SDRAM1|cnt_autorefresh [5]),
	.datad(\SDRAM1|cnt_autorefresh [6]),
	.cin(gnd),
	.combout(\SDRAM1|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \SDRAM1|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N24
cycloneive_lcell_comb \SDRAM1|LessThan0~3 (
// Equation(s):
// \SDRAM1|LessThan0~3_combout  = ((\SDRAM1|LessThan0~2_combout ) # ((\SDRAM1|LessThan0~1_combout ) # (\SDRAM1|LessThan0~0_combout ))) # (!\SDRAM1|next_state.REFRESH~0_combout )

	.dataa(\SDRAM1|next_state.REFRESH~0_combout ),
	.datab(\SDRAM1|LessThan0~2_combout ),
	.datac(\SDRAM1|LessThan0~1_combout ),
	.datad(\SDRAM1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan0~3 .lut_mask = 16'hFFFD;
defparam \SDRAM1|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N6
cycloneive_lcell_comb \SDRAM1|Trc[1]~7 (
// Equation(s):
// \SDRAM1|Trc[1]~7_combout  = (\SDRAM1|Trc [1] & (!\SDRAM1|Trc[0]~6 )) # (!\SDRAM1|Trc [1] & ((\SDRAM1|Trc[0]~6 ) # (GND)))
// \SDRAM1|Trc[1]~8  = CARRY((!\SDRAM1|Trc[0]~6 ) # (!\SDRAM1|Trc [1]))

	.dataa(\SDRAM1|Trc [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|Trc[0]~6 ),
	.combout(\SDRAM1|Trc[1]~7_combout ),
	.cout(\SDRAM1|Trc[1]~8 ));
// synopsys translate_off
defparam \SDRAM1|Trc[1]~7 .lut_mask = 16'h5A5F;
defparam \SDRAM1|Trc[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N8
cycloneive_lcell_comb \SDRAM1|Trc[2]~10 (
// Equation(s):
// \SDRAM1|Trc[2]~10_combout  = (\SDRAM1|Trc [2] & (\SDRAM1|Trc[1]~8  $ (GND))) # (!\SDRAM1|Trc [2] & (!\SDRAM1|Trc[1]~8  & VCC))
// \SDRAM1|Trc[2]~11  = CARRY((\SDRAM1|Trc [2] & !\SDRAM1|Trc[1]~8 ))

	.dataa(gnd),
	.datab(\SDRAM1|Trc [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|Trc[1]~8 ),
	.combout(\SDRAM1|Trc[2]~10_combout ),
	.cout(\SDRAM1|Trc[2]~11 ));
// synopsys translate_off
defparam \SDRAM1|Trc[2]~10 .lut_mask = 16'hC30C;
defparam \SDRAM1|Trc[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N9
dffeas \SDRAM1|Trc[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trc[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trc[3]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trc[2] .is_wysiwyg = "true";
defparam \SDRAM1|Trc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N10
cycloneive_lcell_comb \SDRAM1|Trc[3]~12 (
// Equation(s):
// \SDRAM1|Trc[3]~12_combout  = (\SDRAM1|Trc [3] & (!\SDRAM1|Trc[2]~11 )) # (!\SDRAM1|Trc [3] & ((\SDRAM1|Trc[2]~11 ) # (GND)))
// \SDRAM1|Trc[3]~13  = CARRY((!\SDRAM1|Trc[2]~11 ) # (!\SDRAM1|Trc [3]))

	.dataa(\SDRAM1|Trc [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|Trc[2]~11 ),
	.combout(\SDRAM1|Trc[3]~12_combout ),
	.cout(\SDRAM1|Trc[3]~13 ));
// synopsys translate_off
defparam \SDRAM1|Trc[3]~12 .lut_mask = 16'h5A5F;
defparam \SDRAM1|Trc[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N11
dffeas \SDRAM1|Trc[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trc[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trc[3]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trc[3] .is_wysiwyg = "true";
defparam \SDRAM1|Trc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N12
cycloneive_lcell_comb \SDRAM1|Trc[4]~14 (
// Equation(s):
// \SDRAM1|Trc[4]~14_combout  = \SDRAM1|Trc[3]~13  $ (!\SDRAM1|Trc [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM1|Trc [4]),
	.cin(\SDRAM1|Trc[3]~13 ),
	.combout(\SDRAM1|Trc[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Trc[4]~14 .lut_mask = 16'hF00F;
defparam \SDRAM1|Trc[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y9_N13
dffeas \SDRAM1|Trc[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trc[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trc[3]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trc[4] .is_wysiwyg = "true";
defparam \SDRAM1|Trc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N20
cycloneive_lcell_comb \SDRAM1|LessThan3~0 (
// Equation(s):
// \SDRAM1|LessThan3~0_combout  = (!\SDRAM1|Trc [4] & (((!\SDRAM1|Trc [1] & !\SDRAM1|Trc [2])) # (!\SDRAM1|Trc [3])))

	.dataa(\SDRAM1|Trc [1]),
	.datab(\SDRAM1|Trc [4]),
	.datac(\SDRAM1|Trc [2]),
	.datad(\SDRAM1|Trc [3]),
	.cin(gnd),
	.combout(\SDRAM1|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan3~0 .lut_mask = 16'h0133;
defparam \SDRAM1|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N0
cycloneive_lcell_comb \SDRAM1|next_state.MRS~2 (
// Equation(s):
// \SDRAM1|next_state.MRS~2_combout  = (!\SDRAM1|flg_init~q  & (\SDRAM1|state.NOP_INIT_AREF~q  & (\SDRAM1|LessThan0~3_combout  & !\SDRAM1|LessThan3~0_combout )))

	.dataa(\SDRAM1|flg_init~q ),
	.datab(\SDRAM1|state.NOP_INIT_AREF~q ),
	.datac(\SDRAM1|LessThan0~3_combout ),
	.datad(\SDRAM1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|next_state.MRS~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.MRS~2 .lut_mask = 16'h0040;
defparam \SDRAM1|next_state.MRS~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y14_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X11_Y9_N1
dffeas \SDRAM1|state.MRS (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|next_state.MRS~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.MRS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.MRS .is_wysiwyg = "true";
defparam \SDRAM1|state.MRS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N28
cycloneive_lcell_comb \SDRAM1|DRAM_CMD~4 (
// Equation(s):
// \SDRAM1|DRAM_CMD~4_combout  = (\SDRAM1|state.MRS~q ) # (\SDRAM1|state.REFRESH~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM1|state.MRS~q ),
	.datad(\SDRAM1|state.REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_CMD~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_CMD~4 .lut_mask = 16'hFFF0;
defparam \SDRAM1|DRAM_CMD~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \SDRAM1|cnt_autorefresh[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[0]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[0] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N18
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[1]~19 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[1]~19_combout  = (\SDRAM1|cnt_autorefresh [1] & (!\SDRAM1|cnt_autorefresh[0]~18 )) # (!\SDRAM1|cnt_autorefresh [1] & ((\SDRAM1|cnt_autorefresh[0]~18 ) # (GND)))
// \SDRAM1|cnt_autorefresh[1]~20  = CARRY((!\SDRAM1|cnt_autorefresh[0]~18 ) # (!\SDRAM1|cnt_autorefresh [1]))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[0]~18 ),
	.combout(\SDRAM1|cnt_autorefresh[1]~19_combout ),
	.cout(\SDRAM1|cnt_autorefresh[1]~20 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[1]~19 .lut_mask = 16'h3C3F;
defparam \SDRAM1|cnt_autorefresh[1]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \SDRAM1|cnt_autorefresh[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[1]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[1] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N20
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[2]~21 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[2]~21_combout  = (\SDRAM1|cnt_autorefresh [2] & (\SDRAM1|cnt_autorefresh[1]~20  $ (GND))) # (!\SDRAM1|cnt_autorefresh [2] & (!\SDRAM1|cnt_autorefresh[1]~20  & VCC))
// \SDRAM1|cnt_autorefresh[2]~22  = CARRY((\SDRAM1|cnt_autorefresh [2] & !\SDRAM1|cnt_autorefresh[1]~20 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[1]~20 ),
	.combout(\SDRAM1|cnt_autorefresh[2]~21_combout ),
	.cout(\SDRAM1|cnt_autorefresh[2]~22 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[2]~21 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_autorefresh[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N21
dffeas \SDRAM1|cnt_autorefresh[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[2]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[2] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N22
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[3]~23 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[3]~23_combout  = (\SDRAM1|cnt_autorefresh [3] & (!\SDRAM1|cnt_autorefresh[2]~22 )) # (!\SDRAM1|cnt_autorefresh [3] & ((\SDRAM1|cnt_autorefresh[2]~22 ) # (GND)))
// \SDRAM1|cnt_autorefresh[3]~24  = CARRY((!\SDRAM1|cnt_autorefresh[2]~22 ) # (!\SDRAM1|cnt_autorefresh [3]))

	.dataa(\SDRAM1|cnt_autorefresh [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[2]~22 ),
	.combout(\SDRAM1|cnt_autorefresh[3]~23_combout ),
	.cout(\SDRAM1|cnt_autorefresh[3]~24 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[3]~23 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_autorefresh[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \SDRAM1|cnt_autorefresh[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[3]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[3] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N24
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[4]~25 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[4]~25_combout  = (\SDRAM1|cnt_autorefresh [4] & (\SDRAM1|cnt_autorefresh[3]~24  $ (GND))) # (!\SDRAM1|cnt_autorefresh [4] & (!\SDRAM1|cnt_autorefresh[3]~24  & VCC))
// \SDRAM1|cnt_autorefresh[4]~26  = CARRY((\SDRAM1|cnt_autorefresh [4] & !\SDRAM1|cnt_autorefresh[3]~24 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[3]~24 ),
	.combout(\SDRAM1|cnt_autorefresh[4]~25_combout ),
	.cout(\SDRAM1|cnt_autorefresh[4]~26 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[4]~25 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_autorefresh[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N25
dffeas \SDRAM1|cnt_autorefresh[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[4]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[4] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N26
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[5]~27 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[5]~27_combout  = (\SDRAM1|cnt_autorefresh [5] & (!\SDRAM1|cnt_autorefresh[4]~26 )) # (!\SDRAM1|cnt_autorefresh [5] & ((\SDRAM1|cnt_autorefresh[4]~26 ) # (GND)))
// \SDRAM1|cnt_autorefresh[5]~28  = CARRY((!\SDRAM1|cnt_autorefresh[4]~26 ) # (!\SDRAM1|cnt_autorefresh [5]))

	.dataa(\SDRAM1|cnt_autorefresh [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[4]~26 ),
	.combout(\SDRAM1|cnt_autorefresh[5]~27_combout ),
	.cout(\SDRAM1|cnt_autorefresh[5]~28 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[5]~27 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_autorefresh[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N27
dffeas \SDRAM1|cnt_autorefresh[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[5]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [5]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[5] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N28
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[6]~29 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[6]~29_combout  = (\SDRAM1|cnt_autorefresh [6] & (\SDRAM1|cnt_autorefresh[5]~28  $ (GND))) # (!\SDRAM1|cnt_autorefresh [6] & (!\SDRAM1|cnt_autorefresh[5]~28  & VCC))
// \SDRAM1|cnt_autorefresh[6]~30  = CARRY((\SDRAM1|cnt_autorefresh [6] & !\SDRAM1|cnt_autorefresh[5]~28 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[5]~28 ),
	.combout(\SDRAM1|cnt_autorefresh[6]~29_combout ),
	.cout(\SDRAM1|cnt_autorefresh[6]~30 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[6]~29 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_autorefresh[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N29
dffeas \SDRAM1|cnt_autorefresh[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[6]~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [6]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[6] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y9_N30
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[7]~31 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[7]~31_combout  = (\SDRAM1|cnt_autorefresh [7] & (!\SDRAM1|cnt_autorefresh[6]~30 )) # (!\SDRAM1|cnt_autorefresh [7] & ((\SDRAM1|cnt_autorefresh[6]~30 ) # (GND)))
// \SDRAM1|cnt_autorefresh[7]~32  = CARRY((!\SDRAM1|cnt_autorefresh[6]~30 ) # (!\SDRAM1|cnt_autorefresh [7]))

	.dataa(\SDRAM1|cnt_autorefresh [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[6]~30 ),
	.combout(\SDRAM1|cnt_autorefresh[7]~31_combout ),
	.cout(\SDRAM1|cnt_autorefresh[7]~32 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[7]~31 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_autorefresh[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \SDRAM1|cnt_autorefresh[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[7]~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [7]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[7] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N0
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[8]~33 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[8]~33_combout  = (\SDRAM1|cnt_autorefresh [8] & (\SDRAM1|cnt_autorefresh[7]~32  $ (GND))) # (!\SDRAM1|cnt_autorefresh [8] & (!\SDRAM1|cnt_autorefresh[7]~32  & VCC))
// \SDRAM1|cnt_autorefresh[8]~34  = CARRY((\SDRAM1|cnt_autorefresh [8] & !\SDRAM1|cnt_autorefresh[7]~32 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[7]~32 ),
	.combout(\SDRAM1|cnt_autorefresh[8]~33_combout ),
	.cout(\SDRAM1|cnt_autorefresh[8]~34 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[8]~33 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_autorefresh[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \SDRAM1|cnt_autorefresh[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[8]~33_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [8]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[8] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N2
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[9]~35 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[9]~35_combout  = (\SDRAM1|cnt_autorefresh [9] & (!\SDRAM1|cnt_autorefresh[8]~34 )) # (!\SDRAM1|cnt_autorefresh [9] & ((\SDRAM1|cnt_autorefresh[8]~34 ) # (GND)))
// \SDRAM1|cnt_autorefresh[9]~36  = CARRY((!\SDRAM1|cnt_autorefresh[8]~34 ) # (!\SDRAM1|cnt_autorefresh [9]))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[8]~34 ),
	.combout(\SDRAM1|cnt_autorefresh[9]~35_combout ),
	.cout(\SDRAM1|cnt_autorefresh[9]~36 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[9]~35 .lut_mask = 16'h3C3F;
defparam \SDRAM1|cnt_autorefresh[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N3
dffeas \SDRAM1|cnt_autorefresh[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[9]~35_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [9]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[9] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N4
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[10]~37 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[10]~37_combout  = (\SDRAM1|cnt_autorefresh [10] & (\SDRAM1|cnt_autorefresh[9]~36  $ (GND))) # (!\SDRAM1|cnt_autorefresh [10] & (!\SDRAM1|cnt_autorefresh[9]~36  & VCC))
// \SDRAM1|cnt_autorefresh[10]~38  = CARRY((\SDRAM1|cnt_autorefresh [10] & !\SDRAM1|cnt_autorefresh[9]~36 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[9]~36 ),
	.combout(\SDRAM1|cnt_autorefresh[10]~37_combout ),
	.cout(\SDRAM1|cnt_autorefresh[10]~38 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[10]~37 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_autorefresh[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \SDRAM1|cnt_autorefresh[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[10]~37_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[10] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N6
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[11]~39 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[11]~39_combout  = (\SDRAM1|cnt_autorefresh [11] & (!\SDRAM1|cnt_autorefresh[10]~38 )) # (!\SDRAM1|cnt_autorefresh [11] & ((\SDRAM1|cnt_autorefresh[10]~38 ) # (GND)))
// \SDRAM1|cnt_autorefresh[11]~40  = CARRY((!\SDRAM1|cnt_autorefresh[10]~38 ) # (!\SDRAM1|cnt_autorefresh [11]))

	.dataa(\SDRAM1|cnt_autorefresh [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[10]~38 ),
	.combout(\SDRAM1|cnt_autorefresh[11]~39_combout ),
	.cout(\SDRAM1|cnt_autorefresh[11]~40 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[11]~39 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_autorefresh[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N7
dffeas \SDRAM1|cnt_autorefresh[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[11]~39_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [11]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[11] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N8
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[12]~41 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[12]~41_combout  = (\SDRAM1|cnt_autorefresh [12] & (\SDRAM1|cnt_autorefresh[11]~40  $ (GND))) # (!\SDRAM1|cnt_autorefresh [12] & (!\SDRAM1|cnt_autorefresh[11]~40  & VCC))
// \SDRAM1|cnt_autorefresh[12]~42  = CARRY((\SDRAM1|cnt_autorefresh [12] & !\SDRAM1|cnt_autorefresh[11]~40 ))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[11]~40 ),
	.combout(\SDRAM1|cnt_autorefresh[12]~41_combout ),
	.cout(\SDRAM1|cnt_autorefresh[12]~42 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[12]~41 .lut_mask = 16'hC30C;
defparam \SDRAM1|cnt_autorefresh[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N9
dffeas \SDRAM1|cnt_autorefresh[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[12]~41_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [12]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[12] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N10
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[13]~43 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[13]~43_combout  = (\SDRAM1|cnt_autorefresh [13] & (!\SDRAM1|cnt_autorefresh[12]~42 )) # (!\SDRAM1|cnt_autorefresh [13] & ((\SDRAM1|cnt_autorefresh[12]~42 ) # (GND)))
// \SDRAM1|cnt_autorefresh[13]~44  = CARRY((!\SDRAM1|cnt_autorefresh[12]~42 ) # (!\SDRAM1|cnt_autorefresh [13]))

	.dataa(\SDRAM1|cnt_autorefresh [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[12]~42 ),
	.combout(\SDRAM1|cnt_autorefresh[13]~43_combout ),
	.cout(\SDRAM1|cnt_autorefresh[13]~44 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[13]~43 .lut_mask = 16'h5A5F;
defparam \SDRAM1|cnt_autorefresh[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N11
dffeas \SDRAM1|cnt_autorefresh[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[13]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [13]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[13] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N12
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[14]~45 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[14]~45_combout  = (\SDRAM1|cnt_autorefresh [14] & (\SDRAM1|cnt_autorefresh[13]~44  $ (GND))) # (!\SDRAM1|cnt_autorefresh [14] & (!\SDRAM1|cnt_autorefresh[13]~44  & VCC))
// \SDRAM1|cnt_autorefresh[14]~46  = CARRY((\SDRAM1|cnt_autorefresh [14] & !\SDRAM1|cnt_autorefresh[13]~44 ))

	.dataa(\SDRAM1|cnt_autorefresh [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[13]~44 ),
	.combout(\SDRAM1|cnt_autorefresh[14]~45_combout ),
	.cout(\SDRAM1|cnt_autorefresh[14]~46 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[14]~45 .lut_mask = 16'hA50A;
defparam \SDRAM1|cnt_autorefresh[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N13
dffeas \SDRAM1|cnt_autorefresh[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[14]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [14]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[14] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N14
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[15]~47 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[15]~47_combout  = (\SDRAM1|cnt_autorefresh [15] & (!\SDRAM1|cnt_autorefresh[14]~46 )) # (!\SDRAM1|cnt_autorefresh [15] & ((\SDRAM1|cnt_autorefresh[14]~46 ) # (GND)))
// \SDRAM1|cnt_autorefresh[15]~48  = CARRY((!\SDRAM1|cnt_autorefresh[14]~46 ) # (!\SDRAM1|cnt_autorefresh [15]))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_autorefresh [15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|cnt_autorefresh[14]~46 ),
	.combout(\SDRAM1|cnt_autorefresh[15]~47_combout ),
	.cout(\SDRAM1|cnt_autorefresh[15]~48 ));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[15]~47 .lut_mask = 16'h3C3F;
defparam \SDRAM1|cnt_autorefresh[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N15
dffeas \SDRAM1|cnt_autorefresh[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[15]~47_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [15]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[15] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N16
cycloneive_lcell_comb \SDRAM1|cnt_autorefresh[16]~49 (
// Equation(s):
// \SDRAM1|cnt_autorefresh[16]~49_combout  = \SDRAM1|cnt_autorefresh[15]~48  $ (!\SDRAM1|cnt_autorefresh [16])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM1|cnt_autorefresh [16]),
	.cin(\SDRAM1|cnt_autorefresh[15]~48 ),
	.combout(\SDRAM1|cnt_autorefresh[16]~49_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[16]~49 .lut_mask = 16'hF00F;
defparam \SDRAM1|cnt_autorefresh[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X14_Y8_N17
dffeas \SDRAM1|cnt_autorefresh[16] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|cnt_autorefresh[16]~49_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|state.MRS~q ),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_CMD~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|cnt_autorefresh [16]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|cnt_autorefresh[16] .is_wysiwyg = "true";
defparam \SDRAM1|cnt_autorefresh[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N30
cycloneive_lcell_comb \SDRAM1|next_state.REFRESH~0 (
// Equation(s):
// \SDRAM1|next_state.REFRESH~0_combout  = (!\SDRAM1|cnt_autorefresh [14] & (!\SDRAM1|cnt_autorefresh [16] & (!\SDRAM1|cnt_autorefresh [15] & !\SDRAM1|cnt_autorefresh [13])))

	.dataa(\SDRAM1|cnt_autorefresh [14]),
	.datab(\SDRAM1|cnt_autorefresh [16]),
	.datac(\SDRAM1|cnt_autorefresh [15]),
	.datad(\SDRAM1|cnt_autorefresh [13]),
	.cin(gnd),
	.combout(\SDRAM1|next_state.REFRESH~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.REFRESH~0 .lut_mask = 16'h0001;
defparam \SDRAM1|next_state.REFRESH~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y8_N22
cycloneive_lcell_comb \SDRAM1|next_state.REFRESH~2 (
// Equation(s):
// \SDRAM1|next_state.REFRESH~2_combout  = (\SDRAM1|next_state.REFRESH~0_combout  & (!\SDRAM1|LessThan0~2_combout  & (!\SDRAM1|LessThan0~1_combout  & !\SDRAM1|LessThan0~0_combout )))

	.dataa(\SDRAM1|next_state.REFRESH~0_combout ),
	.datab(\SDRAM1|LessThan0~2_combout ),
	.datac(\SDRAM1|LessThan0~1_combout ),
	.datad(\SDRAM1|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|next_state.REFRESH~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.REFRESH~2 .lut_mask = 16'h0002;
defparam \SDRAM1|next_state.REFRESH~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N16
cycloneive_lcell_comb \SDRAM1|next_state.REFRESH~1 (
// Equation(s):
// \SDRAM1|next_state.REFRESH~1_combout  = (\SDRAM1|self_refresh~q  & \SDRAM1|next_state.REFRESH~0_combout )

	.dataa(gnd),
	.datab(\SDRAM1|self_refresh~q ),
	.datac(gnd),
	.datad(\SDRAM1|next_state.REFRESH~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|next_state.REFRESH~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.REFRESH~1 .lut_mask = 16'hCC00;
defparam \SDRAM1|next_state.REFRESH~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N26
cycloneive_lcell_comb \SDRAM1|Selector0~0 (
// Equation(s):
// \SDRAM1|Selector0~0_combout  = (!\SDRAM1|LessThan3~0_combout  & \SDRAM1|state.NOP_INIT_AREF~q )

	.dataa(gnd),
	.datab(\SDRAM1|LessThan3~0_combout ),
	.datac(gnd),
	.datad(\SDRAM1|state.NOP_INIT_AREF~q ),
	.cin(gnd),
	.combout(\SDRAM1|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Selector0~0 .lut_mask = 16'h3300;
defparam \SDRAM1|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N30
cycloneive_lcell_comb \SDRAM1|next_state.REFRESH~3 (
// Equation(s):
// \SDRAM1|next_state.REFRESH~3_combout  = (\SDRAM1|Selector0~0_combout  & ((\SDRAM1|flg_init~q  & ((\SDRAM1|next_state.REFRESH~1_combout ))) # (!\SDRAM1|flg_init~q  & (\SDRAM1|next_state.REFRESH~2_combout ))))

	.dataa(\SDRAM1|next_state.REFRESH~2_combout ),
	.datab(\SDRAM1|next_state.REFRESH~1_combout ),
	.datac(\SDRAM1|Selector0~0_combout ),
	.datad(\SDRAM1|flg_init~q ),
	.cin(gnd),
	.combout(\SDRAM1|next_state.REFRESH~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.REFRESH~3 .lut_mask = 16'hC0A0;
defparam \SDRAM1|next_state.REFRESH~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N31
dffeas \SDRAM1|state.REFRESH (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|next_state.REFRESH~3_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.REFRESH~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.REFRESH .is_wysiwyg = "true";
defparam \SDRAM1|state.REFRESH .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N2
cycloneive_lcell_comb \SDRAM1|time_init_flg~0 (
// Equation(s):
// \SDRAM1|time_init_flg~0_combout  = (\SDRAM1|cnt_timer [9] & (\SDRAM1|cnt_timer [8] & (\SDRAM1|cnt_timer [7] & \SDRAM1|cnt_timer [10])))

	.dataa(\SDRAM1|cnt_timer [9]),
	.datab(\SDRAM1|cnt_timer [8]),
	.datac(\SDRAM1|cnt_timer [7]),
	.datad(\SDRAM1|cnt_timer [10]),
	.cin(gnd),
	.combout(\SDRAM1|time_init_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|time_init_flg~0 .lut_mask = 16'h8000;
defparam \SDRAM1|time_init_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N6
cycloneive_lcell_comb \SDRAM1|time_init_flg~1 (
// Equation(s):
// \SDRAM1|time_init_flg~1_combout  = (\SDRAM1|cnt_timer [2]) # ((\SDRAM1|cnt_timer [0] & \SDRAM1|cnt_timer [1]))

	.dataa(\SDRAM1|cnt_timer [0]),
	.datab(\SDRAM1|cnt_timer [1]),
	.datac(\SDRAM1|cnt_timer [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM1|time_init_flg~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|time_init_flg~1 .lut_mask = 16'hF8F8;
defparam \SDRAM1|time_init_flg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N0
cycloneive_lcell_comb \SDRAM1|Equal2~4 (
// Equation(s):
// \SDRAM1|Equal2~4_combout  = (!\SDRAM1|cnt_timer [6] & !\SDRAM1|cnt_timer [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM1|cnt_timer [6]),
	.datad(\SDRAM1|cnt_timer [5]),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~4 .lut_mask = 16'h000F;
defparam \SDRAM1|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N16
cycloneive_lcell_comb \SDRAM1|time_init_flg~2 (
// Equation(s):
// \SDRAM1|time_init_flg~2_combout  = ((\SDRAM1|time_init_flg~1_combout  & (\SDRAM1|cnt_timer [3] & \SDRAM1|cnt_timer [4]))) # (!\SDRAM1|Equal2~4_combout )

	.dataa(\SDRAM1|time_init_flg~1_combout ),
	.datab(\SDRAM1|Equal2~4_combout ),
	.datac(\SDRAM1|cnt_timer [3]),
	.datad(\SDRAM1|cnt_timer [4]),
	.cin(gnd),
	.combout(\SDRAM1|time_init_flg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|time_init_flg~2 .lut_mask = 16'hB333;
defparam \SDRAM1|time_init_flg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y12_N8
cycloneive_lcell_comb \SDRAM1|Equal2~5 (
// Equation(s):
// \SDRAM1|Equal2~5_combout  = (\SDRAM1|cnt_timer [14] & \SDRAM1|cnt_timer [13])

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM1|cnt_timer [14]),
	.datad(\SDRAM1|cnt_timer [13]),
	.cin(gnd),
	.combout(\SDRAM1|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal2~5 .lut_mask = 16'hF000;
defparam \SDRAM1|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N14
cycloneive_lcell_comb \SDRAM1|time_init_flg~3 (
// Equation(s):
// \SDRAM1|time_init_flg~3_combout  = (\SDRAM1|time_init_flg~0_combout  & (\SDRAM1|time_init_flg~2_combout  & (\SDRAM1|cnt_timer [11] & \SDRAM1|Equal2~5_combout )))

	.dataa(\SDRAM1|time_init_flg~0_combout ),
	.datab(\SDRAM1|time_init_flg~2_combout ),
	.datac(\SDRAM1|cnt_timer [11]),
	.datad(\SDRAM1|Equal2~5_combout ),
	.cin(gnd),
	.combout(\SDRAM1|time_init_flg~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|time_init_flg~3 .lut_mask = 16'h8000;
defparam \SDRAM1|time_init_flg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N4
cycloneive_lcell_comb \SDRAM1|time_init_flg~4 (
// Equation(s):
// \SDRAM1|time_init_flg~4_combout  = (\SDRAM1|Equal2~6_combout ) # ((\SDRAM1|time_init_flg~3_combout ) # ((\SDRAM1|time_init_flg~q ) # (!\SDRAM1|Equal2~2_combout )))

	.dataa(\SDRAM1|Equal2~6_combout ),
	.datab(\SDRAM1|time_init_flg~3_combout ),
	.datac(\SDRAM1|time_init_flg~q ),
	.datad(\SDRAM1|Equal2~2_combout ),
	.cin(gnd),
	.combout(\SDRAM1|time_init_flg~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|time_init_flg~4 .lut_mask = 16'hFEFF;
defparam \SDRAM1|time_init_flg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y11_N5
dffeas \SDRAM1|time_init_flg (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|time_init_flg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|time_init_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|time_init_flg .is_wysiwyg = "true";
defparam \SDRAM1|time_init_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N12
cycloneive_lcell_comb \SDRAM1|Add5~0 (
// Equation(s):
// \SDRAM1|Add5~0_combout  = \SDRAM1|Tcas [0] $ (VCC)
// \SDRAM1|Add5~1  = CARRY(\SDRAM1|Tcas [0])

	.dataa(\SDRAM1|Tcas [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM1|Add5~0_combout ),
	.cout(\SDRAM1|Add5~1 ));
// synopsys translate_off
defparam \SDRAM1|Add5~0 .lut_mask = 16'h55AA;
defparam \SDRAM1|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N26
cycloneive_lcell_comb \SDRAM1|Tcas[0]~5 (
// Equation(s):
// \SDRAM1|Tcas[0]~5_combout  = (!\SDRAM1|Equal1~1_combout  & ((\SDRAM1|Tcas[0]~0_combout  & ((\SDRAM1|Tcas [0]))) # (!\SDRAM1|Tcas[0]~0_combout  & (\SDRAM1|Add5~0_combout ))))

	.dataa(\SDRAM1|Add5~0_combout ),
	.datab(\SDRAM1|Tcas[0]~0_combout ),
	.datac(\SDRAM1|Tcas [0]),
	.datad(\SDRAM1|Equal1~1_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Tcas[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Tcas[0]~5 .lut_mask = 16'h00E2;
defparam \SDRAM1|Tcas[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N27
dffeas \SDRAM1|Tcas[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Tcas[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Tcas [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Tcas[0] .is_wysiwyg = "true";
defparam \SDRAM1|Tcas[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N14
cycloneive_lcell_comb \SDRAM1|Add5~2 (
// Equation(s):
// \SDRAM1|Add5~2_combout  = (\SDRAM1|Tcas [1] & (!\SDRAM1|Add5~1 )) # (!\SDRAM1|Tcas [1] & ((\SDRAM1|Add5~1 ) # (GND)))
// \SDRAM1|Add5~3  = CARRY((!\SDRAM1|Add5~1 ) # (!\SDRAM1|Tcas [1]))

	.dataa(gnd),
	.datab(\SDRAM1|Tcas [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|Add5~1 ),
	.combout(\SDRAM1|Add5~2_combout ),
	.cout(\SDRAM1|Add5~3 ));
// synopsys translate_off
defparam \SDRAM1|Add5~2 .lut_mask = 16'h3C3F;
defparam \SDRAM1|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N4
cycloneive_lcell_comb \SDRAM1|Tcas[1]~1 (
// Equation(s):
// \SDRAM1|Tcas[1]~1_combout  = (!\SDRAM1|Equal1~1_combout  & ((\SDRAM1|Tcas[0]~0_combout  & ((\SDRAM1|Tcas [1]))) # (!\SDRAM1|Tcas[0]~0_combout  & (\SDRAM1|Add5~2_combout ))))

	.dataa(\SDRAM1|Equal1~1_combout ),
	.datab(\SDRAM1|Add5~2_combout ),
	.datac(\SDRAM1|Tcas [1]),
	.datad(\SDRAM1|Tcas[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Tcas[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Tcas[1]~1 .lut_mask = 16'h5044;
defparam \SDRAM1|Tcas[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N5
dffeas \SDRAM1|Tcas[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Tcas[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Tcas [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Tcas[1] .is_wysiwyg = "true";
defparam \SDRAM1|Tcas[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N16
cycloneive_lcell_comb \SDRAM1|Add5~4 (
// Equation(s):
// \SDRAM1|Add5~4_combout  = (\SDRAM1|Tcas [2] & (\SDRAM1|Add5~3  $ (GND))) # (!\SDRAM1|Tcas [2] & (!\SDRAM1|Add5~3  & VCC))
// \SDRAM1|Add5~5  = CARRY((\SDRAM1|Tcas [2] & !\SDRAM1|Add5~3 ))

	.dataa(gnd),
	.datab(\SDRAM1|Tcas [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|Add5~3 ),
	.combout(\SDRAM1|Add5~4_combout ),
	.cout(\SDRAM1|Add5~5 ));
// synopsys translate_off
defparam \SDRAM1|Add5~4 .lut_mask = 16'hC30C;
defparam \SDRAM1|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N28
cycloneive_lcell_comb \SDRAM1|Tcas[2]~4 (
// Equation(s):
// \SDRAM1|Tcas[2]~4_combout  = (!\SDRAM1|Equal1~1_combout  & ((\SDRAM1|Tcas[0]~0_combout  & ((\SDRAM1|Tcas [2]))) # (!\SDRAM1|Tcas[0]~0_combout  & (\SDRAM1|Add5~4_combout ))))

	.dataa(\SDRAM1|Equal1~1_combout ),
	.datab(\SDRAM1|Add5~4_combout ),
	.datac(\SDRAM1|Tcas [2]),
	.datad(\SDRAM1|Tcas[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Tcas[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Tcas[2]~4 .lut_mask = 16'h5044;
defparam \SDRAM1|Tcas[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N29
dffeas \SDRAM1|Tcas[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Tcas[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Tcas [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Tcas[2] .is_wysiwyg = "true";
defparam \SDRAM1|Tcas[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N18
cycloneive_lcell_comb \SDRAM1|Add5~6 (
// Equation(s):
// \SDRAM1|Add5~6_combout  = (\SDRAM1|Tcas [3] & (!\SDRAM1|Add5~5 )) # (!\SDRAM1|Tcas [3] & ((\SDRAM1|Add5~5 ) # (GND)))
// \SDRAM1|Add5~7  = CARRY((!\SDRAM1|Add5~5 ) # (!\SDRAM1|Tcas [3]))

	.dataa(\SDRAM1|Tcas [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|Add5~5 ),
	.combout(\SDRAM1|Add5~6_combout ),
	.cout(\SDRAM1|Add5~7 ));
// synopsys translate_off
defparam \SDRAM1|Add5~6 .lut_mask = 16'h5A5F;
defparam \SDRAM1|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N30
cycloneive_lcell_comb \SDRAM1|Tcas[3]~2 (
// Equation(s):
// \SDRAM1|Tcas[3]~2_combout  = (!\SDRAM1|Equal1~1_combout  & ((\SDRAM1|Tcas[0]~0_combout  & ((\SDRAM1|Tcas [3]))) # (!\SDRAM1|Tcas[0]~0_combout  & (\SDRAM1|Add5~6_combout ))))

	.dataa(\SDRAM1|Equal1~1_combout ),
	.datab(\SDRAM1|Add5~6_combout ),
	.datac(\SDRAM1|Tcas [3]),
	.datad(\SDRAM1|Tcas[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Tcas[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Tcas[3]~2 .lut_mask = 16'h5044;
defparam \SDRAM1|Tcas[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N31
dffeas \SDRAM1|Tcas[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Tcas[3]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Tcas [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Tcas[3] .is_wysiwyg = "true";
defparam \SDRAM1|Tcas[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N20
cycloneive_lcell_comb \SDRAM1|Add5~8 (
// Equation(s):
// \SDRAM1|Add5~8_combout  = \SDRAM1|Add5~7  $ (!\SDRAM1|Tcas [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM1|Tcas [4]),
	.cin(\SDRAM1|Add5~7 ),
	.combout(\SDRAM1|Add5~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Add5~8 .lut_mask = 16'hF00F;
defparam \SDRAM1|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N0
cycloneive_lcell_comb \SDRAM1|Tcas[4]~3 (
// Equation(s):
// \SDRAM1|Tcas[4]~3_combout  = (!\SDRAM1|Equal1~1_combout  & ((\SDRAM1|Tcas[0]~0_combout  & ((\SDRAM1|Tcas [4]))) # (!\SDRAM1|Tcas[0]~0_combout  & (\SDRAM1|Add5~8_combout ))))

	.dataa(\SDRAM1|Equal1~1_combout ),
	.datab(\SDRAM1|Add5~8_combout ),
	.datac(\SDRAM1|Tcas [4]),
	.datad(\SDRAM1|Tcas[0]~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Tcas[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Tcas[4]~3 .lut_mask = 16'h5044;
defparam \SDRAM1|Tcas[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X9_Y8_N1
dffeas \SDRAM1|Tcas[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Tcas[4]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Tcas [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Tcas[4] .is_wysiwyg = "true";
defparam \SDRAM1|Tcas[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N6
cycloneive_lcell_comb \SDRAM1|Equal1~0 (
// Equation(s):
// \SDRAM1|Equal1~0_combout  = (!\SDRAM1|Tcas [3] & (\SDRAM1|Tcas [1] & !\SDRAM1|Tcas [4]))

	.dataa(\SDRAM1|Tcas [3]),
	.datab(gnd),
	.datac(\SDRAM1|Tcas [1]),
	.datad(\SDRAM1|Tcas [4]),
	.cin(gnd),
	.combout(\SDRAM1|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal1~0 .lut_mask = 16'h0050;
defparam \SDRAM1|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N10
cycloneive_lcell_comb \SDRAM1|Equal1~1 (
// Equation(s):
// \SDRAM1|Equal1~1_combout  = (\SDRAM1|Tcas [2] & (!\SDRAM1|Tcas [0] & \SDRAM1|Equal1~0_combout ))

	.dataa(gnd),
	.datab(\SDRAM1|Tcas [2]),
	.datac(\SDRAM1|Tcas [0]),
	.datad(\SDRAM1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal1~1 .lut_mask = 16'h0C00;
defparam \SDRAM1|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N14
cycloneive_lcell_comb \SDRAM1|Trcd[0]~5 (
// Equation(s):
// \SDRAM1|Trcd[0]~5_combout  = \SDRAM1|Trcd [0] $ (VCC)
// \SDRAM1|Trcd[0]~6  = CARRY(\SDRAM1|Trcd [0])

	.dataa(gnd),
	.datab(\SDRAM1|Trcd [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\SDRAM1|Trcd[0]~5_combout ),
	.cout(\SDRAM1|Trcd[0]~6 ));
// synopsys translate_off
defparam \SDRAM1|Trcd[0]~5 .lut_mask = 16'h33CC;
defparam \SDRAM1|Trcd[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N4
cycloneive_lcell_comb \addr[0]~8 (
// Equation(s):
// \addr[0]~8_combout  = addr[0] $ (VCC)
// \addr[0]~9  = CARRY(addr[0])

	.dataa(gnd),
	.datab(addr[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\addr[0]~8_combout ),
	.cout(\addr[0]~9 ));
// synopsys translate_off
defparam \addr[0]~8 .lut_mask = 16'h33CC;
defparam \addr[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N18
cycloneive_lcell_comb \state.SETADDR~0 (
// Equation(s):
// \state.SETADDR~0_combout  = (\SDRAM1|process_flg~q  & ((\state.WAIT_END_PROCESS~q ))) # (!\SDRAM1|process_flg~q  & (\state.SETADDR~q ))

	.dataa(\SDRAM1|process_flg~q ),
	.datab(gnd),
	.datac(\state.SETADDR~q ),
	.datad(\state.WAIT_END_PROCESS~q ),
	.cin(gnd),
	.combout(\state.SETADDR~0_combout ),
	.cout());
// synopsys translate_off
defparam \state.SETADDR~0 .lut_mask = 16'hFA50;
defparam \state.SETADDR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \state.SETADDR (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\state.SETADDR~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.SETADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.SETADDR .is_wysiwyg = "true";
defparam \state.SETADDR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N22
cycloneive_lcell_comb \addr~10 (
// Equation(s):
// \addr~10_combout  = (\SDRAM1|process_flg~q  & ((\START_READ~q ) # ((!\end_write~reg0_q  & \state.SETADDR~q ))))

	.dataa(\end_write~reg0_q ),
	.datab(\state.SETADDR~q ),
	.datac(\SDRAM1|process_flg~q ),
	.datad(\START_READ~q ),
	.cin(gnd),
	.combout(\addr~10_combout ),
	.cout());
// synopsys translate_off
defparam \addr~10 .lut_mask = 16'hF040;
defparam \addr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N5
dffeas \addr[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[0] .is_wysiwyg = "true";
defparam \addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N6
cycloneive_lcell_comb \addr[1]~11 (
// Equation(s):
// \addr[1]~11_combout  = (addr[1] & (!\addr[0]~9 )) # (!addr[1] & ((\addr[0]~9 ) # (GND)))
// \addr[1]~12  = CARRY((!\addr[0]~9 ) # (!addr[1]))

	.dataa(addr[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[0]~9 ),
	.combout(\addr[1]~11_combout ),
	.cout(\addr[1]~12 ));
// synopsys translate_off
defparam \addr[1]~11 .lut_mask = 16'h5A5F;
defparam \addr[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N7
dffeas \addr[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[1] .is_wysiwyg = "true";
defparam \addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N8
cycloneive_lcell_comb \addr[2]~13 (
// Equation(s):
// \addr[2]~13_combout  = (addr[2] & (\addr[1]~12  $ (GND))) # (!addr[2] & (!\addr[1]~12  & VCC))
// \addr[2]~14  = CARRY((addr[2] & !\addr[1]~12 ))

	.dataa(gnd),
	.datab(addr[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[1]~12 ),
	.combout(\addr[2]~13_combout ),
	.cout(\addr[2]~14 ));
// synopsys translate_off
defparam \addr[2]~13 .lut_mask = 16'hC30C;
defparam \addr[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N9
dffeas \addr[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[2] .is_wysiwyg = "true";
defparam \addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N10
cycloneive_lcell_comb \addr[3]~15 (
// Equation(s):
// \addr[3]~15_combout  = (addr[3] & (!\addr[2]~14 )) # (!addr[3] & ((\addr[2]~14 ) # (GND)))
// \addr[3]~16  = CARRY((!\addr[2]~14 ) # (!addr[3]))

	.dataa(addr[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[2]~14 ),
	.combout(\addr[3]~15_combout ),
	.cout(\addr[3]~16 ));
// synopsys translate_off
defparam \addr[3]~15 .lut_mask = 16'h5A5F;
defparam \addr[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N11
dffeas \addr[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[3] .is_wysiwyg = "true";
defparam \addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N12
cycloneive_lcell_comb \addr[4]~17 (
// Equation(s):
// \addr[4]~17_combout  = (addr[4] & (\addr[3]~16  $ (GND))) # (!addr[4] & (!\addr[3]~16  & VCC))
// \addr[4]~18  = CARRY((addr[4] & !\addr[3]~16 ))

	.dataa(addr[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[3]~16 ),
	.combout(\addr[4]~17_combout ),
	.cout(\addr[4]~18 ));
// synopsys translate_off
defparam \addr[4]~17 .lut_mask = 16'hA50A;
defparam \addr[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N13
dffeas \addr[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[4] .is_wysiwyg = "true";
defparam \addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N14
cycloneive_lcell_comb \addr[5]~19 (
// Equation(s):
// \addr[5]~19_combout  = (addr[5] & (!\addr[4]~18 )) # (!addr[5] & ((\addr[4]~18 ) # (GND)))
// \addr[5]~20  = CARRY((!\addr[4]~18 ) # (!addr[5]))

	.dataa(gnd),
	.datab(addr[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[4]~18 ),
	.combout(\addr[5]~19_combout ),
	.cout(\addr[5]~20 ));
// synopsys translate_off
defparam \addr[5]~19 .lut_mask = 16'h3C3F;
defparam \addr[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N15
dffeas \addr[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[5] .is_wysiwyg = "true";
defparam \addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N16
cycloneive_lcell_comb \addr[6]~21 (
// Equation(s):
// \addr[6]~21_combout  = (addr[6] & (\addr[5]~20  $ (GND))) # (!addr[6] & (!\addr[5]~20  & VCC))
// \addr[6]~22  = CARRY((addr[6] & !\addr[5]~20 ))

	.dataa(gnd),
	.datab(addr[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\addr[5]~20 ),
	.combout(\addr[6]~21_combout ),
	.cout(\addr[6]~22 ));
// synopsys translate_off
defparam \addr[6]~21 .lut_mask = 16'hC30C;
defparam \addr[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N17
dffeas \addr[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[6] .is_wysiwyg = "true";
defparam \addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N30
cycloneive_lcell_comb \end_write~1 (
// Equation(s):
// \end_write~1_combout  = (addr[4] & (addr[6] & (addr[5] & addr[3])))

	.dataa(addr[4]),
	.datab(addr[6]),
	.datac(addr[5]),
	.datad(addr[3]),
	.cin(gnd),
	.combout(\end_write~1_combout ),
	.cout());
// synopsys translate_off
defparam \end_write~1 .lut_mask = 16'h8000;
defparam \end_write~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N26
cycloneive_lcell_comb \end_write~0 (
// Equation(s):
// \end_write~0_combout  = (\SDRAM1|process_flg~q  & (addr[0] & (addr[2] & addr[1])))

	.dataa(\SDRAM1|process_flg~q ),
	.datab(addr[0]),
	.datac(addr[2]),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\end_write~0_combout ),
	.cout());
// synopsys translate_off
defparam \end_write~0 .lut_mask = 16'h8000;
defparam \end_write~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N18
cycloneive_lcell_comb \addr[7]~23 (
// Equation(s):
// \addr[7]~23_combout  = \addr[6]~22  $ (addr[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[7]),
	.cin(\addr[6]~22 ),
	.combout(\addr[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \addr[7]~23 .lut_mask = 16'h0FF0;
defparam \addr[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X11_Y8_N19
dffeas \addr[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\addr[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr[7] .is_wysiwyg = "true";
defparam \addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N28
cycloneive_lcell_comb \end_write~2 (
// Equation(s):
// \end_write~2_combout  = (\end_write~reg0_q ) # ((\end_write~1_combout  & (\end_write~0_combout  & addr[7])))

	.dataa(\end_write~reg0_q ),
	.datab(\end_write~1_combout ),
	.datac(\end_write~0_combout ),
	.datad(addr[7]),
	.cin(gnd),
	.combout(\end_write~2_combout ),
	.cout());
// synopsys translate_off
defparam \end_write~2 .lut_mask = 16'hEAAA;
defparam \end_write~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N4
cycloneive_lcell_comb \end_write~reg0feeder (
// Equation(s):
// \end_write~reg0feeder_combout  = \end_write~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\end_write~2_combout ),
	.cin(gnd),
	.combout(\end_write~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \end_write~reg0feeder .lut_mask = 16'hFF00;
defparam \end_write~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N5
dffeas \end_write~reg0 (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\end_write~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\end_write~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \end_write~reg0 .is_wysiwyg = "true";
defparam \end_write~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N24
cycloneive_lcell_comb \next_state.WRITE~0 (
// Equation(s):
// \next_state.WRITE~0_combout  = (\SDRAM1|process_flg~q  & (!\START_WRITE~q  & (!\end_write~reg0_q  & !\state.IDLE~q )))

	.dataa(\SDRAM1|process_flg~q ),
	.datab(\START_WRITE~q ),
	.datac(\end_write~reg0_q ),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\next_state.WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.WRITE~0 .lut_mask = 16'h0002;
defparam \next_state.WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \state.WRITE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\next_state.WRITE~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WRITE .is_wysiwyg = "true";
defparam \state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N28
cycloneive_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\SDRAM1|process_flg~q  & \state.WRITE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM1|process_flg~q ),
	.datad(\state.WRITE~q ),
	.cin(gnd),
	.combout(\always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \always1~0 .lut_mask = 16'hF000;
defparam \always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N0
cycloneive_lcell_comb \START_WRITE~0 (
// Equation(s):
// \START_WRITE~0_combout  = (!\state.WAIT_END_PROCESS~q  & ((\always1~0_combout ) # ((\state.IDLE~q  & \START_WRITE~q ))))

	.dataa(\state.IDLE~q ),
	.datab(\state.WAIT_END_PROCESS~q ),
	.datac(\START_WRITE~q ),
	.datad(\always1~0_combout ),
	.cin(gnd),
	.combout(\START_WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \START_WRITE~0 .lut_mask = 16'h3320;
defparam \START_WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas START_WRITE(
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\START_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\START_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam START_WRITE.is_wysiwyg = "true";
defparam START_WRITE.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N16
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\end_write~reg0_q  & ((\START_READ~q ))) # (!\end_write~reg0_q  & (\START_WRITE~q ))) # (!\SDRAM1|process_flg~q )

	.dataa(\SDRAM1|process_flg~q ),
	.datab(\START_WRITE~q ),
	.datac(\end_write~reg0_q ),
	.datad(\START_READ~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hFD5D;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N10
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\SDRAM1|process_flg~q  & (!\state.SETADDR~q  & ((\state.IDLE~q ) # (!\Selector0~0_combout )))) # (!\SDRAM1|process_flg~q  & (((\state.IDLE~q )) # (!\Selector0~0_combout )))

	.dataa(\SDRAM1|process_flg~q ),
	.datab(\Selector0~0_combout ),
	.datac(\state.IDLE~q ),
	.datad(\state.SETADDR~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h51F3;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N11
dffeas \state.IDLE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.IDLE .is_wysiwyg = "true";
defparam \state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N14
cycloneive_lcell_comb \next_state.READ~0 (
// Equation(s):
// \next_state.READ~0_combout  = (\SDRAM1|process_flg~q  & (!\START_READ~q  & (\end_write~reg0_q  & !\state.IDLE~q )))

	.dataa(\SDRAM1|process_flg~q ),
	.datab(\START_READ~q ),
	.datac(\end_write~reg0_q ),
	.datad(\state.IDLE~q ),
	.cin(gnd),
	.combout(\next_state.READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \next_state.READ~0 .lut_mask = 16'h0020;
defparam \next_state.READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N15
dffeas \state.READ (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\next_state.READ~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.READ .is_wysiwyg = "true";
defparam \state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N12
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\state.READ~q ) # ((\state.WRITE~q ) # ((\SDRAM1|process_flg~q  & \state.WAIT_START_PROCESS~q )))

	.dataa(\SDRAM1|process_flg~q ),
	.datab(\state.READ~q ),
	.datac(\state.WAIT_START_PROCESS~q ),
	.datad(\state.WRITE~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hFFEC;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \state.WAIT_START_PROCESS (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WAIT_START_PROCESS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WAIT_START_PROCESS .is_wysiwyg = "true";
defparam \state.WAIT_START_PROCESS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N20
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!\SDRAM1|process_flg~q  & ((\state.WAIT_END_PROCESS~q ) # (\state.WAIT_START_PROCESS~q )))

	.dataa(\SDRAM1|process_flg~q ),
	.datab(gnd),
	.datac(\state.WAIT_END_PROCESS~q ),
	.datad(\state.WAIT_START_PROCESS~q ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h5550;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N21
dffeas \state.WAIT_END_PROCESS (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\state.WAIT_END_PROCESS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \state.WAIT_END_PROCESS .is_wysiwyg = "true";
defparam \state.WAIT_END_PROCESS .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N22
cycloneive_lcell_comb \START_READ~0 (
// Equation(s):
// \START_READ~0_combout  = (\state.IDLE~q  & (!\START_READ~q  & ((!\SDRAM1|process_flg~q ) # (!\state.READ~q )))) # (!\state.IDLE~q  & (((!\SDRAM1|process_flg~q )) # (!\state.READ~q )))

	.dataa(\state.IDLE~q ),
	.datab(\state.READ~q ),
	.datac(\SDRAM1|process_flg~q ),
	.datad(\START_READ~q ),
	.cin(gnd),
	.combout(\START_READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \START_READ~0 .lut_mask = 16'h153F;
defparam \START_READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y8_N24
cycloneive_lcell_comb \START_READ~1 (
// Equation(s):
// \START_READ~1_combout  = (!\state.WAIT_END_PROCESS~q  & !\START_READ~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\state.WAIT_END_PROCESS~q ),
	.datad(\START_READ~0_combout ),
	.cin(gnd),
	.combout(\START_READ~1_combout ),
	.cout());
// synopsys translate_off
defparam \START_READ~1 .lut_mask = 16'h000F;
defparam \START_READ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y8_N25
dffeas START_READ(
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\START_READ~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\START_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam START_READ.is_wysiwyg = "true";
defparam START_READ.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N22
cycloneive_lcell_comb \SDRAM1|read_flg~0 (
// Equation(s):
// \SDRAM1|read_flg~0_combout  = (\START_READ~q ) # ((\SDRAM1|read_flg~q  & !\SDRAM1|state.NOP_AFTER_R~q ))

	.dataa(\START_READ~q ),
	.datab(gnd),
	.datac(\SDRAM1|read_flg~q ),
	.datad(\SDRAM1|state.NOP_AFTER_R~q ),
	.cin(gnd),
	.combout(\SDRAM1|read_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|read_flg~0 .lut_mask = 16'hAAFA;
defparam \SDRAM1|read_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \SDRAM1|read_flg (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|read_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|read_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|read_flg .is_wysiwyg = "true";
defparam \SDRAM1|read_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N18
cycloneive_lcell_comb \SDRAM1|always0~0 (
// Equation(s):
// \SDRAM1|always0~0_combout  = (!\SDRAM1|state.IDLE~q  & ((\SDRAM1|flg_init~q  & ((!\SDRAM1|self_refresh~q ))) # (!\SDRAM1|flg_init~q  & (!\SDRAM1|time_init_flg~q ))))

	.dataa(\SDRAM1|time_init_flg~q ),
	.datab(\SDRAM1|self_refresh~q ),
	.datac(\SDRAM1|state.IDLE~q ),
	.datad(\SDRAM1|flg_init~q ),
	.cin(gnd),
	.combout(\SDRAM1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|always0~0 .lut_mask = 16'h0305;
defparam \SDRAM1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N30
cycloneive_lcell_comb \SDRAM1|next_state.ACTIVATE_ROW~2 (
// Equation(s):
// \SDRAM1|next_state.ACTIVATE_ROW~2_combout  = (\SDRAM1|always0~0_combout  & ((\SDRAM1|write_flg~q ) # (\SDRAM1|read_flg~q )))

	.dataa(gnd),
	.datab(\SDRAM1|write_flg~q ),
	.datac(\SDRAM1|read_flg~q ),
	.datad(\SDRAM1|always0~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|next_state.ACTIVATE_ROW~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.ACTIVATE_ROW~2 .lut_mask = 16'hFC00;
defparam \SDRAM1|next_state.ACTIVATE_ROW~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N31
dffeas \SDRAM1|state.ACTIVATE_ROW (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|next_state.ACTIVATE_ROW~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.ACTIVATE_ROW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.ACTIVATE_ROW .is_wysiwyg = "true";
defparam \SDRAM1|state.ACTIVATE_ROW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N6
cycloneive_lcell_comb \SDRAM1|always0~1 (
// Equation(s):
// \SDRAM1|always0~1_combout  = (!\SDRAM1|write_flg~q  & !\SDRAM1|read_flg~q )

	.dataa(gnd),
	.datab(\SDRAM1|write_flg~q ),
	.datac(\SDRAM1|read_flg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|always0~1 .lut_mask = 16'h0303;
defparam \SDRAM1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N10
cycloneive_lcell_comb \SDRAM1|Selector2~0 (
// Equation(s):
// \SDRAM1|Selector2~0_combout  = (\SDRAM1|always0~1_combout ) # ((\SDRAM1|LessThan4~0_combout  & ((!\SDRAM1|Trcd [0]) # (!\SDRAM1|Trcd [1]))))

	.dataa(\SDRAM1|always0~1_combout ),
	.datab(\SDRAM1|Trcd [1]),
	.datac(\SDRAM1|Trcd [0]),
	.datad(\SDRAM1|LessThan4~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Selector2~0 .lut_mask = 16'hBFAA;
defparam \SDRAM1|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N12
cycloneive_lcell_comb \SDRAM1|Selector2~1 (
// Equation(s):
// \SDRAM1|Selector2~1_combout  = (\SDRAM1|state.ACTIVATE_ROW~q ) # ((\SDRAM1|state.NOP_BEFORE_RW~q  & \SDRAM1|Selector2~0_combout ))

	.dataa(\SDRAM1|state.ACTIVATE_ROW~q ),
	.datab(gnd),
	.datac(\SDRAM1|state.NOP_BEFORE_RW~q ),
	.datad(\SDRAM1|Selector2~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Selector2~1 .lut_mask = 16'hFAAA;
defparam \SDRAM1|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N13
dffeas \SDRAM1|state.NOP_BEFORE_RW (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Selector2~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.NOP_BEFORE_RW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.NOP_BEFORE_RW .is_wysiwyg = "true";
defparam \SDRAM1|state.NOP_BEFORE_RW .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N4
cycloneive_lcell_comb \SDRAM1|Trcd[4]~7 (
// Equation(s):
// \SDRAM1|Trcd[4]~7_combout  = ((\SDRAM1|LessThan4~0_combout  & (\SDRAM1|Trcd [1] & \SDRAM1|Trcd [0]))) # (!\SDRAM1|state.NOP_BEFORE_RW~q )

	.dataa(\SDRAM1|LessThan4~0_combout ),
	.datab(\SDRAM1|Trcd [1]),
	.datac(\SDRAM1|Trcd [0]),
	.datad(\SDRAM1|state.NOP_BEFORE_RW~q ),
	.cin(gnd),
	.combout(\SDRAM1|Trcd[4]~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Trcd[4]~7 .lut_mask = 16'h80FF;
defparam \SDRAM1|Trcd[4]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y9_N15
dffeas \SDRAM1|Trcd[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trcd[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trcd[4]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trcd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trcd[0] .is_wysiwyg = "true";
defparam \SDRAM1|Trcd[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N16
cycloneive_lcell_comb \SDRAM1|Trcd[1]~8 (
// Equation(s):
// \SDRAM1|Trcd[1]~8_combout  = (\SDRAM1|Trcd [1] & (!\SDRAM1|Trcd[0]~6 )) # (!\SDRAM1|Trcd [1] & ((\SDRAM1|Trcd[0]~6 ) # (GND)))
// \SDRAM1|Trcd[1]~9  = CARRY((!\SDRAM1|Trcd[0]~6 ) # (!\SDRAM1|Trcd [1]))

	.dataa(gnd),
	.datab(\SDRAM1|Trcd [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|Trcd[0]~6 ),
	.combout(\SDRAM1|Trcd[1]~8_combout ),
	.cout(\SDRAM1|Trcd[1]~9 ));
// synopsys translate_off
defparam \SDRAM1|Trcd[1]~8 .lut_mask = 16'h3C3F;
defparam \SDRAM1|Trcd[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N17
dffeas \SDRAM1|Trcd[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trcd[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trcd[4]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trcd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trcd[1] .is_wysiwyg = "true";
defparam \SDRAM1|Trcd[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N18
cycloneive_lcell_comb \SDRAM1|Trcd[2]~10 (
// Equation(s):
// \SDRAM1|Trcd[2]~10_combout  = (\SDRAM1|Trcd [2] & (\SDRAM1|Trcd[1]~9  $ (GND))) # (!\SDRAM1|Trcd [2] & (!\SDRAM1|Trcd[1]~9  & VCC))
// \SDRAM1|Trcd[2]~11  = CARRY((\SDRAM1|Trcd [2] & !\SDRAM1|Trcd[1]~9 ))

	.dataa(gnd),
	.datab(\SDRAM1|Trcd [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|Trcd[1]~9 ),
	.combout(\SDRAM1|Trcd[2]~10_combout ),
	.cout(\SDRAM1|Trcd[2]~11 ));
// synopsys translate_off
defparam \SDRAM1|Trcd[2]~10 .lut_mask = 16'hC30C;
defparam \SDRAM1|Trcd[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N19
dffeas \SDRAM1|Trcd[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trcd[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trcd[4]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trcd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trcd[2] .is_wysiwyg = "true";
defparam \SDRAM1|Trcd[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N20
cycloneive_lcell_comb \SDRAM1|Trcd[3]~12 (
// Equation(s):
// \SDRAM1|Trcd[3]~12_combout  = (\SDRAM1|Trcd [3] & (!\SDRAM1|Trcd[2]~11 )) # (!\SDRAM1|Trcd [3] & ((\SDRAM1|Trcd[2]~11 ) # (GND)))
// \SDRAM1|Trcd[3]~13  = CARRY((!\SDRAM1|Trcd[2]~11 ) # (!\SDRAM1|Trcd [3]))

	.dataa(gnd),
	.datab(\SDRAM1|Trcd [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\SDRAM1|Trcd[2]~11 ),
	.combout(\SDRAM1|Trcd[3]~12_combout ),
	.cout(\SDRAM1|Trcd[3]~13 ));
// synopsys translate_off
defparam \SDRAM1|Trcd[3]~12 .lut_mask = 16'h3C3F;
defparam \SDRAM1|Trcd[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N21
dffeas \SDRAM1|Trcd[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trcd[3]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trcd[4]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trcd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trcd[3] .is_wysiwyg = "true";
defparam \SDRAM1|Trcd[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N22
cycloneive_lcell_comb \SDRAM1|Trcd[4]~14 (
// Equation(s):
// \SDRAM1|Trcd[4]~14_combout  = \SDRAM1|Trcd [4] $ (!\SDRAM1|Trcd[3]~13 )

	.dataa(\SDRAM1|Trcd [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\SDRAM1|Trcd[3]~13 ),
	.combout(\SDRAM1|Trcd[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Trcd[4]~14 .lut_mask = 16'hA5A5;
defparam \SDRAM1|Trcd[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X16_Y9_N23
dffeas \SDRAM1|Trcd[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trcd[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trcd[4]~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trcd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trcd[4] .is_wysiwyg = "true";
defparam \SDRAM1|Trcd[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N6
cycloneive_lcell_comb \SDRAM1|LessThan4~0 (
// Equation(s):
// \SDRAM1|LessThan4~0_combout  = (!\SDRAM1|Trcd [3] & (!\SDRAM1|Trcd [4] & !\SDRAM1|Trcd [2]))

	.dataa(gnd),
	.datab(\SDRAM1|Trcd [3]),
	.datac(\SDRAM1|Trcd [4]),
	.datad(\SDRAM1|Trcd [2]),
	.cin(gnd),
	.combout(\SDRAM1|LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan4~0 .lut_mask = 16'h0003;
defparam \SDRAM1|LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y9_N24
cycloneive_lcell_comb \SDRAM1|next_state.WRITE~0 (
// Equation(s):
// \SDRAM1|next_state.WRITE~0_combout  = (\SDRAM1|state.NOP_BEFORE_RW~q  & (((\SDRAM1|Trcd [1] & \SDRAM1|Trcd [0])) # (!\SDRAM1|LessThan4~0_combout )))

	.dataa(\SDRAM1|LessThan4~0_combout ),
	.datab(\SDRAM1|Trcd [1]),
	.datac(\SDRAM1|Trcd [0]),
	.datad(\SDRAM1|state.NOP_BEFORE_RW~q ),
	.cin(gnd),
	.combout(\SDRAM1|next_state.WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.WRITE~0 .lut_mask = 16'hD500;
defparam \SDRAM1|next_state.WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N22
cycloneive_lcell_comb \SDRAM1|next_state.WRITE~1 (
// Equation(s):
// \SDRAM1|next_state.WRITE~1_combout  = (\SDRAM1|write_flg~q  & \SDRAM1|next_state.WRITE~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM1|write_flg~q ),
	.datad(\SDRAM1|next_state.WRITE~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|next_state.WRITE~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.WRITE~1 .lut_mask = 16'hF000;
defparam \SDRAM1|next_state.WRITE~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N23
dffeas \SDRAM1|state.WRITE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|next_state.WRITE~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.WRITE .is_wysiwyg = "true";
defparam \SDRAM1|state.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N0
cycloneive_lcell_comb \SDRAM1|Selector3~0 (
// Equation(s):
// \SDRAM1|Selector3~0_combout  = (\SDRAM1|state.WRITE~q ) # ((!\SDRAM1|Equal1~1_combout  & \SDRAM1|state.NOP_AFTER_W~q ))

	.dataa(gnd),
	.datab(\SDRAM1|Equal1~1_combout ),
	.datac(\SDRAM1|state.NOP_AFTER_W~q ),
	.datad(\SDRAM1|state.WRITE~q ),
	.cin(gnd),
	.combout(\SDRAM1|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Selector3~0 .lut_mask = 16'hFF30;
defparam \SDRAM1|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N1
dffeas \SDRAM1|state.NOP_AFTER_W (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.NOP_AFTER_W~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.NOP_AFTER_W .is_wysiwyg = "true";
defparam \SDRAM1|state.NOP_AFTER_W .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N8
cycloneive_lcell_comb \SDRAM1|write_flg~0 (
// Equation(s):
// \SDRAM1|write_flg~0_combout  = (\START_WRITE~q ) # ((!\SDRAM1|state.NOP_AFTER_W~q  & \SDRAM1|write_flg~q ))

	.dataa(gnd),
	.datab(\SDRAM1|state.NOP_AFTER_W~q ),
	.datac(\SDRAM1|write_flg~q ),
	.datad(\START_WRITE~q ),
	.cin(gnd),
	.combout(\SDRAM1|write_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|write_flg~0 .lut_mask = 16'hFF30;
defparam \SDRAM1|write_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N9
dffeas \SDRAM1|write_flg (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|write_flg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|write_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|write_flg .is_wysiwyg = "true";
defparam \SDRAM1|write_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N28
cycloneive_lcell_comb \SDRAM1|next_state.READ~0 (
// Equation(s):
// \SDRAM1|next_state.READ~0_combout  = (!\SDRAM1|write_flg~q  & (\SDRAM1|read_flg~q  & \SDRAM1|next_state.WRITE~0_combout ))

	.dataa(gnd),
	.datab(\SDRAM1|write_flg~q ),
	.datac(\SDRAM1|read_flg~q ),
	.datad(\SDRAM1|next_state.WRITE~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|next_state.READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.READ~0 .lut_mask = 16'h3000;
defparam \SDRAM1|next_state.READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N29
dffeas \SDRAM1|state.READ (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|next_state.READ~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.READ .is_wysiwyg = "true";
defparam \SDRAM1|state.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N24
cycloneive_lcell_comb \SDRAM1|Selector4~0 (
// Equation(s):
// \SDRAM1|Selector4~0_combout  = (\SDRAM1|state.READ~q ) # ((!\SDRAM1|Equal1~1_combout  & \SDRAM1|state.NOP_AFTER_R~q ))

	.dataa(\SDRAM1|Equal1~1_combout ),
	.datab(gnd),
	.datac(\SDRAM1|state.NOP_AFTER_R~q ),
	.datad(\SDRAM1|state.READ~q ),
	.cin(gnd),
	.combout(\SDRAM1|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Selector4~0 .lut_mask = 16'hFF50;
defparam \SDRAM1|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \SDRAM1|state.NOP_AFTER_R (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.NOP_AFTER_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.NOP_AFTER_R .is_wysiwyg = "true";
defparam \SDRAM1|state.NOP_AFTER_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N24
cycloneive_lcell_comb \SDRAM1|Tcas[0]~0 (
// Equation(s):
// \SDRAM1|Tcas[0]~0_combout  = (!\SDRAM1|state.NOP_AFTER_R~q  & !\SDRAM1|state.NOP_AFTER_W~q )

	.dataa(gnd),
	.datab(\SDRAM1|state.NOP_AFTER_R~q ),
	.datac(gnd),
	.datad(\SDRAM1|state.NOP_AFTER_W~q ),
	.cin(gnd),
	.combout(\SDRAM1|Tcas[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Tcas[0]~0 .lut_mask = 16'h0033;
defparam \SDRAM1|Tcas[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N14
cycloneive_lcell_comb \SDRAM1|Selector0~1 (
// Equation(s):
// \SDRAM1|Selector0~1_combout  = (\SDRAM1|Tcas[0]~0_combout  & (\SDRAM1|always0~0_combout  & ((\SDRAM1|always0~1_combout )))) # (!\SDRAM1|Tcas[0]~0_combout  & ((\SDRAM1|Equal1~1_combout ) # ((\SDRAM1|always0~0_combout  & \SDRAM1|always0~1_combout ))))

	.dataa(\SDRAM1|Tcas[0]~0_combout ),
	.datab(\SDRAM1|always0~0_combout ),
	.datac(\SDRAM1|Equal1~1_combout ),
	.datad(\SDRAM1|always0~1_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Selector0~1 .lut_mask = 16'hDC50;
defparam \SDRAM1|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N14
cycloneive_lcell_comb \SDRAM1|Selector0~2 (
// Equation(s):
// \SDRAM1|Selector0~2_combout  = (!\SDRAM1|Selector0~1_combout  & ((\SDRAM1|next_state.REFRESH~1_combout ) # ((!\SDRAM1|flg_init~q ) # (!\SDRAM1|Selector0~0_combout ))))

	.dataa(\SDRAM1|Selector0~1_combout ),
	.datab(\SDRAM1|next_state.REFRESH~1_combout ),
	.datac(\SDRAM1|Selector0~0_combout ),
	.datad(\SDRAM1|flg_init~q ),
	.cin(gnd),
	.combout(\SDRAM1|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Selector0~2 .lut_mask = 16'h4555;
defparam \SDRAM1|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N15
dffeas \SDRAM1|state.IDLE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.IDLE .is_wysiwyg = "true";
defparam \SDRAM1|state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N4
cycloneive_lcell_comb \SDRAM1|next_state.PRECHARGE~0 (
// Equation(s):
// \SDRAM1|next_state.PRECHARGE~0_combout  = (!\SDRAM1|state.IDLE~q  & ((\SDRAM1|flg_init~q  & ((\SDRAM1|self_refresh~q ))) # (!\SDRAM1|flg_init~q  & (\SDRAM1|time_init_flg~q ))))

	.dataa(\SDRAM1|time_init_flg~q ),
	.datab(\SDRAM1|self_refresh~q ),
	.datac(\SDRAM1|state.IDLE~q ),
	.datad(\SDRAM1|flg_init~q ),
	.cin(gnd),
	.combout(\SDRAM1|next_state.PRECHARGE~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|next_state.PRECHARGE~0 .lut_mask = 16'h0C0A;
defparam \SDRAM1|next_state.PRECHARGE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N5
dffeas \SDRAM1|state.PRECHARGE (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|next_state.PRECHARGE~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.PRECHARGE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.PRECHARGE .is_wysiwyg = "true";
defparam \SDRAM1|state.PRECHARGE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N10
cycloneive_lcell_comb \SDRAM1|DRAM_CMD~0 (
// Equation(s):
// \SDRAM1|DRAM_CMD~0_combout  = (!\SDRAM1|state.PRECHARGE~q  & !\SDRAM1|state.MRS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM1|state.PRECHARGE~q ),
	.datad(\SDRAM1|state.MRS~q ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_CMD~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_CMD~0 .lut_mask = 16'h000F;
defparam \SDRAM1|DRAM_CMD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N18
cycloneive_lcell_comb \SDRAM1|Selector1~0 (
// Equation(s):
// \SDRAM1|Selector1~0_combout  = (\SDRAM1|state.REFRESH~q ) # (((\SDRAM1|state.NOP_INIT_AREF~q  & \SDRAM1|LessThan3~0_combout )) # (!\SDRAM1|DRAM_CMD~0_combout ))

	.dataa(\SDRAM1|state.REFRESH~q ),
	.datab(\SDRAM1|DRAM_CMD~0_combout ),
	.datac(\SDRAM1|state.NOP_INIT_AREF~q ),
	.datad(\SDRAM1|LessThan3~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Selector1~0 .lut_mask = 16'hFBBB;
defparam \SDRAM1|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N19
dffeas \SDRAM1|state.NOP_INIT_AREF (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|state.NOP_INIT_AREF~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|state.NOP_INIT_AREF .is_wysiwyg = "true";
defparam \SDRAM1|state.NOP_INIT_AREF .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N2
cycloneive_lcell_comb \SDRAM1|Trc[3]~9 (
// Equation(s):
// \SDRAM1|Trc[3]~9_combout  = ((\SDRAM1|Equal3~0_combout  & !\SDRAM1|Trc [0])) # (!\SDRAM1|state.NOP_INIT_AREF~q )

	.dataa(\SDRAM1|Equal3~0_combout ),
	.datab(gnd),
	.datac(\SDRAM1|Trc [0]),
	.datad(\SDRAM1|state.NOP_INIT_AREF~q ),
	.cin(gnd),
	.combout(\SDRAM1|Trc[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Trc[3]~9 .lut_mask = 16'h0AFF;
defparam \SDRAM1|Trc[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N5
dffeas \SDRAM1|Trc[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trc[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trc[3]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trc[0] .is_wysiwyg = "true";
defparam \SDRAM1|Trc[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X11_Y9_N7
dffeas \SDRAM1|Trc[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|Trc[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\SDRAM1|Trc[3]~9_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|Trc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|Trc[1] .is_wysiwyg = "true";
defparam \SDRAM1|Trc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N22
cycloneive_lcell_comb \SDRAM1|Equal3~0 (
// Equation(s):
// \SDRAM1|Equal3~0_combout  = (\SDRAM1|Trc [1] & (!\SDRAM1|Trc [4] & (!\SDRAM1|Trc [2] & \SDRAM1|Trc [3])))

	.dataa(\SDRAM1|Trc [1]),
	.datab(\SDRAM1|Trc [4]),
	.datac(\SDRAM1|Trc [2]),
	.datad(\SDRAM1|Trc [3]),
	.cin(gnd),
	.combout(\SDRAM1|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|Equal3~0 .lut_mask = 16'h0200;
defparam \SDRAM1|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N28
cycloneive_lcell_comb \SDRAM1|self_refresh~0 (
// Equation(s):
// \SDRAM1|self_refresh~0_combout  = ((\SDRAM1|Trc [0]) # (!\SDRAM1|flg_init~q )) # (!\SDRAM1|Equal3~0_combout )

	.dataa(\SDRAM1|Equal3~0_combout ),
	.datab(gnd),
	.datac(\SDRAM1|Trc [0]),
	.datad(\SDRAM1|flg_init~q ),
	.cin(gnd),
	.combout(\SDRAM1|self_refresh~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|self_refresh~0 .lut_mask = 16'hF5FF;
defparam \SDRAM1|self_refresh~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y9_N24
cycloneive_lcell_comb \SDRAM1|self_refresh~1 (
// Equation(s):
// \SDRAM1|self_refresh~1_combout  = (\SDRAM1|self_refresh~0_combout  & ((\SDRAM1|always1~0_combout ) # (\SDRAM1|self_refresh~q )))

	.dataa(\SDRAM1|always1~0_combout ),
	.datab(\SDRAM1|self_refresh~0_combout ),
	.datac(\SDRAM1|self_refresh~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SDRAM1|self_refresh~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|self_refresh~1 .lut_mask = 16'hC8C8;
defparam \SDRAM1|self_refresh~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y9_N25
dffeas \SDRAM1|self_refresh (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|self_refresh~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|self_refresh~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|self_refresh .is_wysiwyg = "true";
defparam \SDRAM1|self_refresh .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y11_N4
cycloneive_lcell_comb \SDRAM1|LessThan7~0 (
// Equation(s):
// \SDRAM1|LessThan7~0_combout  = (\SDRAM1|cnt_timer [4] & (\SDRAM1|cnt_timer [3] & \SDRAM1|cnt_timer [2]))

	.dataa(gnd),
	.datab(\SDRAM1|cnt_timer [4]),
	.datac(\SDRAM1|cnt_timer [3]),
	.datad(\SDRAM1|cnt_timer [2]),
	.cin(gnd),
	.combout(\SDRAM1|LessThan7~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan7~0 .lut_mask = 16'hC000;
defparam \SDRAM1|LessThan7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N18
cycloneive_lcell_comb \SDRAM1|LessThan7~1 (
// Equation(s):
// \SDRAM1|LessThan7~1_combout  = (\SDRAM1|Equal2~4_combout  & (((!\SDRAM1|cnt_timer [0] & !\SDRAM1|cnt_timer [1])) # (!\SDRAM1|LessThan7~0_combout )))

	.dataa(\SDRAM1|cnt_timer [0]),
	.datab(\SDRAM1|Equal2~4_combout ),
	.datac(\SDRAM1|cnt_timer [1]),
	.datad(\SDRAM1|LessThan7~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|LessThan7~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan7~1 .lut_mask = 16'h04CC;
defparam \SDRAM1|LessThan7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N8
cycloneive_lcell_comb \SDRAM1|LessThan7~2 (
// Equation(s):
// \SDRAM1|LessThan7~2_combout  = (!\SDRAM1|cnt_timer [12] & (((\SDRAM1|LessThan7~1_combout ) # (!\SDRAM1|cnt_timer [11])) # (!\SDRAM1|time_init_flg~0_combout )))

	.dataa(\SDRAM1|time_init_flg~0_combout ),
	.datab(\SDRAM1|cnt_timer [12]),
	.datac(\SDRAM1|cnt_timer [11]),
	.datad(\SDRAM1|LessThan7~1_combout ),
	.cin(gnd),
	.combout(\SDRAM1|LessThan7~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|LessThan7~2 .lut_mask = 16'h3313;
defparam \SDRAM1|LessThan7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y11_N2
cycloneive_lcell_comb \SDRAM1|always1~1 (
// Equation(s):
// \SDRAM1|always1~1_combout  = (\SDRAM1|Equal2~2_combout  & (!\SDRAM1|flg_init~q  & ((\SDRAM1|LessThan7~2_combout ) # (!\SDRAM1|Equal2~5_combout ))))

	.dataa(\SDRAM1|Equal2~2_combout ),
	.datab(\SDRAM1|Equal2~5_combout ),
	.datac(\SDRAM1|LessThan7~2_combout ),
	.datad(\SDRAM1|flg_init~q ),
	.cin(gnd),
	.combout(\SDRAM1|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|always1~1 .lut_mask = 16'h00A2;
defparam \SDRAM1|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N10
cycloneive_lcell_comb \SDRAM1|process_flg~0 (
// Equation(s):
// \SDRAM1|process_flg~0_combout  = (\START_WRITE~q ) # ((\START_READ~q ) # ((!\SDRAM1|process_flg~q  & \SDRAM1|state.IDLE~q )))

	.dataa(\SDRAM1|process_flg~q ),
	.datab(\START_WRITE~q ),
	.datac(\SDRAM1|state.IDLE~q ),
	.datad(\START_READ~q ),
	.cin(gnd),
	.combout(\SDRAM1|process_flg~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|process_flg~0 .lut_mask = 16'hFFDC;
defparam \SDRAM1|process_flg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N24
cycloneive_lcell_comb \SDRAM1|process_flg~1 (
// Equation(s):
// \SDRAM1|process_flg~1_combout  = (\SDRAM1|state.ACTIVATE_ROW~q ) # ((\SDRAM1|state.PRECHARGE~q ) # (\SDRAM1|process_flg~0_combout ))

	.dataa(\SDRAM1|state.ACTIVATE_ROW~q ),
	.datab(gnd),
	.datac(\SDRAM1|state.PRECHARGE~q ),
	.datad(\SDRAM1|process_flg~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|process_flg~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|process_flg~1 .lut_mask = 16'hFFFA;
defparam \SDRAM1|process_flg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y9_N12
cycloneive_lcell_comb \SDRAM1|process_flg~2 (
// Equation(s):
// \SDRAM1|process_flg~2_combout  = (!\SDRAM1|always1~0_combout  & (!\SDRAM1|self_refresh~q  & (!\SDRAM1|always1~1_combout  & !\SDRAM1|process_flg~1_combout )))

	.dataa(\SDRAM1|always1~0_combout ),
	.datab(\SDRAM1|self_refresh~q ),
	.datac(\SDRAM1|always1~1_combout ),
	.datad(\SDRAM1|process_flg~1_combout ),
	.cin(gnd),
	.combout(\SDRAM1|process_flg~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|process_flg~2 .lut_mask = 16'h0001;
defparam \SDRAM1|process_flg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y9_N13
dffeas \SDRAM1|process_flg (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|process_flg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|process_flg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|process_flg .is_wysiwyg = "true";
defparam \SDRAM1|process_flg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N30
cycloneive_lcell_comb \DATA_FOR_WR[0]~15 (
// Equation(s):
// \DATA_FOR_WR[0]~15_combout  = DATA_FOR_WR[0] $ (((\SDRAM1|process_flg~q  & \state.WRITE~q )))

	.dataa(\SDRAM1|process_flg~q ),
	.datab(gnd),
	.datac(DATA_FOR_WR[0]),
	.datad(\state.WRITE~q ),
	.cin(gnd),
	.combout(\DATA_FOR_WR[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_FOR_WR[0]~15 .lut_mask = 16'h5AF0;
defparam \DATA_FOR_WR[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N31
dffeas \DATA_FOR_WR[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[0]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[0] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N14
cycloneive_lcell_comb \SDRAM1|DRAM_CMD~1 (
// Equation(s):
// \SDRAM1|DRAM_CMD~1_combout  = (\SDRAM1|state.PRECHARGE~q ) # ((\SDRAM1|state.WRITE~q ) # (\SDRAM1|state.MRS~q ))

	.dataa(\SDRAM1|state.PRECHARGE~q ),
	.datab(\SDRAM1|state.WRITE~q ),
	.datac(gnd),
	.datad(\SDRAM1|state.MRS~q ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_CMD~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_CMD~1 .lut_mask = 16'hFFEE;
defparam \SDRAM1|DRAM_CMD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N15
dffeas \SDRAM1|DRAM_CMD[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_CMD~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_CMD [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_CMD[0] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_CMD[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N30
cycloneive_lcell_comb \SDRAM1|DRAM_CMD~3 (
// Equation(s):
// \SDRAM1|DRAM_CMD~3_combout  = (\SDRAM1|state.PRECHARGE~q ) # ((\SDRAM1|state.MRS~q ) # ((\SDRAM1|state.ACTIVATE_ROW~q ) # (\SDRAM1|state.REFRESH~q )))

	.dataa(\SDRAM1|state.PRECHARGE~q ),
	.datab(\SDRAM1|state.MRS~q ),
	.datac(\SDRAM1|state.ACTIVATE_ROW~q ),
	.datad(\SDRAM1|state.REFRESH~q ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_CMD~3_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_CMD~3 .lut_mask = 16'hFFFE;
defparam \SDRAM1|DRAM_CMD~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N31
dffeas \SDRAM1|DRAM_CMD[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_CMD~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_CMD [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_CMD[2] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_CMD[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N0
cycloneive_lcell_comb \SDRAM1|DRAM_CMD~2 (
// Equation(s):
// \SDRAM1|DRAM_CMD~2_combout  = (\SDRAM1|state.REFRESH~q ) # ((\SDRAM1|state.WRITE~q ) # ((\SDRAM1|state.READ~q ) # (\SDRAM1|state.MRS~q )))

	.dataa(\SDRAM1|state.REFRESH~q ),
	.datab(\SDRAM1|state.WRITE~q ),
	.datac(\SDRAM1|state.READ~q ),
	.datad(\SDRAM1|state.MRS~q ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_CMD~2_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_CMD~2 .lut_mask = 16'hFFFE;
defparam \SDRAM1|DRAM_CMD~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \SDRAM1|DRAM_CMD[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_CMD~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_CMD [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_CMD[1] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_CMD[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N8
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\SDRAM1|DRAM_CMD [0] & (!\SDRAM1|DRAM_CMD [2] & \SDRAM1|DRAM_CMD [1]))

	.dataa(gnd),
	.datab(\SDRAM1|DRAM_CMD [0]),
	.datac(\SDRAM1|DRAM_CMD [2]),
	.datad(\SDRAM1|DRAM_CMD [1]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0C00;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N2
cycloneive_lcell_comb \DATA_FOR_WR[1]~16 (
// Equation(s):
// \DATA_FOR_WR[1]~16_combout  = (DATA_FOR_WR[0] & (DATA_FOR_WR[1] $ (VCC))) # (!DATA_FOR_WR[0] & (DATA_FOR_WR[1] & VCC))
// \DATA_FOR_WR[1]~17  = CARRY((DATA_FOR_WR[0] & DATA_FOR_WR[1]))

	.dataa(DATA_FOR_WR[0]),
	.datab(DATA_FOR_WR[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DATA_FOR_WR[1]~16_combout ),
	.cout(\DATA_FOR_WR[1]~17 ));
// synopsys translate_off
defparam \DATA_FOR_WR[1]~16 .lut_mask = 16'h6688;
defparam \DATA_FOR_WR[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X6_Y4_N3
dffeas \DATA_FOR_WR[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[1]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[1] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N4
cycloneive_lcell_comb \DATA_FOR_WR[2]~18 (
// Equation(s):
// \DATA_FOR_WR[2]~18_combout  = (DATA_FOR_WR[2] & (!\DATA_FOR_WR[1]~17 )) # (!DATA_FOR_WR[2] & ((\DATA_FOR_WR[1]~17 ) # (GND)))
// \DATA_FOR_WR[2]~19  = CARRY((!\DATA_FOR_WR[1]~17 ) # (!DATA_FOR_WR[2]))

	.dataa(gnd),
	.datab(DATA_FOR_WR[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[1]~17 ),
	.combout(\DATA_FOR_WR[2]~18_combout ),
	.cout(\DATA_FOR_WR[2]~19 ));
// synopsys translate_off
defparam \DATA_FOR_WR[2]~18 .lut_mask = 16'h3C3F;
defparam \DATA_FOR_WR[2]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N5
dffeas \DATA_FOR_WR[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[2]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[2] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N6
cycloneive_lcell_comb \DATA_FOR_WR[3]~20 (
// Equation(s):
// \DATA_FOR_WR[3]~20_combout  = (DATA_FOR_WR[3] & (\DATA_FOR_WR[2]~19  $ (GND))) # (!DATA_FOR_WR[3] & (!\DATA_FOR_WR[2]~19  & VCC))
// \DATA_FOR_WR[3]~21  = CARRY((DATA_FOR_WR[3] & !\DATA_FOR_WR[2]~19 ))

	.dataa(DATA_FOR_WR[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[2]~19 ),
	.combout(\DATA_FOR_WR[3]~20_combout ),
	.cout(\DATA_FOR_WR[3]~21 ));
// synopsys translate_off
defparam \DATA_FOR_WR[3]~20 .lut_mask = 16'hA50A;
defparam \DATA_FOR_WR[3]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N7
dffeas \DATA_FOR_WR[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[3]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[3] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N8
cycloneive_lcell_comb \DATA_FOR_WR[4]~22 (
// Equation(s):
// \DATA_FOR_WR[4]~22_combout  = (DATA_FOR_WR[4] & (!\DATA_FOR_WR[3]~21 )) # (!DATA_FOR_WR[4] & ((\DATA_FOR_WR[3]~21 ) # (GND)))
// \DATA_FOR_WR[4]~23  = CARRY((!\DATA_FOR_WR[3]~21 ) # (!DATA_FOR_WR[4]))

	.dataa(gnd),
	.datab(DATA_FOR_WR[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[3]~21 ),
	.combout(\DATA_FOR_WR[4]~22_combout ),
	.cout(\DATA_FOR_WR[4]~23 ));
// synopsys translate_off
defparam \DATA_FOR_WR[4]~22 .lut_mask = 16'h3C3F;
defparam \DATA_FOR_WR[4]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N9
dffeas \DATA_FOR_WR[4] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[4]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[4] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N10
cycloneive_lcell_comb \DATA_FOR_WR[5]~24 (
// Equation(s):
// \DATA_FOR_WR[5]~24_combout  = (DATA_FOR_WR[5] & (\DATA_FOR_WR[4]~23  $ (GND))) # (!DATA_FOR_WR[5] & (!\DATA_FOR_WR[4]~23  & VCC))
// \DATA_FOR_WR[5]~25  = CARRY((DATA_FOR_WR[5] & !\DATA_FOR_WR[4]~23 ))

	.dataa(DATA_FOR_WR[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[4]~23 ),
	.combout(\DATA_FOR_WR[5]~24_combout ),
	.cout(\DATA_FOR_WR[5]~25 ));
// synopsys translate_off
defparam \DATA_FOR_WR[5]~24 .lut_mask = 16'hA50A;
defparam \DATA_FOR_WR[5]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N11
dffeas \DATA_FOR_WR[5] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[5]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[5] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N12
cycloneive_lcell_comb \DATA_FOR_WR[6]~26 (
// Equation(s):
// \DATA_FOR_WR[6]~26_combout  = (DATA_FOR_WR[6] & (!\DATA_FOR_WR[5]~25 )) # (!DATA_FOR_WR[6] & ((\DATA_FOR_WR[5]~25 ) # (GND)))
// \DATA_FOR_WR[6]~27  = CARRY((!\DATA_FOR_WR[5]~25 ) # (!DATA_FOR_WR[6]))

	.dataa(DATA_FOR_WR[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[5]~25 ),
	.combout(\DATA_FOR_WR[6]~26_combout ),
	.cout(\DATA_FOR_WR[6]~27 ));
// synopsys translate_off
defparam \DATA_FOR_WR[6]~26 .lut_mask = 16'h5A5F;
defparam \DATA_FOR_WR[6]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N13
dffeas \DATA_FOR_WR[6] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[6]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[6] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N14
cycloneive_lcell_comb \DATA_FOR_WR[7]~28 (
// Equation(s):
// \DATA_FOR_WR[7]~28_combout  = (DATA_FOR_WR[7] & (\DATA_FOR_WR[6]~27  $ (GND))) # (!DATA_FOR_WR[7] & (!\DATA_FOR_WR[6]~27  & VCC))
// \DATA_FOR_WR[7]~29  = CARRY((DATA_FOR_WR[7] & !\DATA_FOR_WR[6]~27 ))

	.dataa(gnd),
	.datab(DATA_FOR_WR[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[6]~27 ),
	.combout(\DATA_FOR_WR[7]~28_combout ),
	.cout(\DATA_FOR_WR[7]~29 ));
// synopsys translate_off
defparam \DATA_FOR_WR[7]~28 .lut_mask = 16'hC30C;
defparam \DATA_FOR_WR[7]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N15
dffeas \DATA_FOR_WR[7] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[7]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[7] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N16
cycloneive_lcell_comb \DATA_FOR_WR[8]~30 (
// Equation(s):
// \DATA_FOR_WR[8]~30_combout  = (DATA_FOR_WR[8] & (!\DATA_FOR_WR[7]~29 )) # (!DATA_FOR_WR[8] & ((\DATA_FOR_WR[7]~29 ) # (GND)))
// \DATA_FOR_WR[8]~31  = CARRY((!\DATA_FOR_WR[7]~29 ) # (!DATA_FOR_WR[8]))

	.dataa(gnd),
	.datab(DATA_FOR_WR[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[7]~29 ),
	.combout(\DATA_FOR_WR[8]~30_combout ),
	.cout(\DATA_FOR_WR[8]~31 ));
// synopsys translate_off
defparam \DATA_FOR_WR[8]~30 .lut_mask = 16'h3C3F;
defparam \DATA_FOR_WR[8]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N17
dffeas \DATA_FOR_WR[8] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[8]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[8]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[8] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N18
cycloneive_lcell_comb \DATA_FOR_WR[9]~32 (
// Equation(s):
// \DATA_FOR_WR[9]~32_combout  = (DATA_FOR_WR[9] & (\DATA_FOR_WR[8]~31  $ (GND))) # (!DATA_FOR_WR[9] & (!\DATA_FOR_WR[8]~31  & VCC))
// \DATA_FOR_WR[9]~33  = CARRY((DATA_FOR_WR[9] & !\DATA_FOR_WR[8]~31 ))

	.dataa(gnd),
	.datab(DATA_FOR_WR[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[8]~31 ),
	.combout(\DATA_FOR_WR[9]~32_combout ),
	.cout(\DATA_FOR_WR[9]~33 ));
// synopsys translate_off
defparam \DATA_FOR_WR[9]~32 .lut_mask = 16'hC30C;
defparam \DATA_FOR_WR[9]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N19
dffeas \DATA_FOR_WR[9] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[9]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[9]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[9] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N20
cycloneive_lcell_comb \DATA_FOR_WR[10]~34 (
// Equation(s):
// \DATA_FOR_WR[10]~34_combout  = (DATA_FOR_WR[10] & (!\DATA_FOR_WR[9]~33 )) # (!DATA_FOR_WR[10] & ((\DATA_FOR_WR[9]~33 ) # (GND)))
// \DATA_FOR_WR[10]~35  = CARRY((!\DATA_FOR_WR[9]~33 ) # (!DATA_FOR_WR[10]))

	.dataa(gnd),
	.datab(DATA_FOR_WR[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[9]~33 ),
	.combout(\DATA_FOR_WR[10]~34_combout ),
	.cout(\DATA_FOR_WR[10]~35 ));
// synopsys translate_off
defparam \DATA_FOR_WR[10]~34 .lut_mask = 16'h3C3F;
defparam \DATA_FOR_WR[10]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N21
dffeas \DATA_FOR_WR[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[10]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[10]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[10] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N22
cycloneive_lcell_comb \DATA_FOR_WR[11]~36 (
// Equation(s):
// \DATA_FOR_WR[11]~36_combout  = (DATA_FOR_WR[11] & (\DATA_FOR_WR[10]~35  $ (GND))) # (!DATA_FOR_WR[11] & (!\DATA_FOR_WR[10]~35  & VCC))
// \DATA_FOR_WR[11]~37  = CARRY((DATA_FOR_WR[11] & !\DATA_FOR_WR[10]~35 ))

	.dataa(DATA_FOR_WR[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[10]~35 ),
	.combout(\DATA_FOR_WR[11]~36_combout ),
	.cout(\DATA_FOR_WR[11]~37 ));
// synopsys translate_off
defparam \DATA_FOR_WR[11]~36 .lut_mask = 16'hA50A;
defparam \DATA_FOR_WR[11]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N23
dffeas \DATA_FOR_WR[11] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[11]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[11]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[11] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N24
cycloneive_lcell_comb \DATA_FOR_WR[12]~38 (
// Equation(s):
// \DATA_FOR_WR[12]~38_combout  = (DATA_FOR_WR[12] & (!\DATA_FOR_WR[11]~37 )) # (!DATA_FOR_WR[12] & ((\DATA_FOR_WR[11]~37 ) # (GND)))
// \DATA_FOR_WR[12]~39  = CARRY((!\DATA_FOR_WR[11]~37 ) # (!DATA_FOR_WR[12]))

	.dataa(gnd),
	.datab(DATA_FOR_WR[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[11]~37 ),
	.combout(\DATA_FOR_WR[12]~38_combout ),
	.cout(\DATA_FOR_WR[12]~39 ));
// synopsys translate_off
defparam \DATA_FOR_WR[12]~38 .lut_mask = 16'h3C3F;
defparam \DATA_FOR_WR[12]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N25
dffeas \DATA_FOR_WR[12] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[12]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[12]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[12] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N26
cycloneive_lcell_comb \DATA_FOR_WR[13]~40 (
// Equation(s):
// \DATA_FOR_WR[13]~40_combout  = (DATA_FOR_WR[13] & (\DATA_FOR_WR[12]~39  $ (GND))) # (!DATA_FOR_WR[13] & (!\DATA_FOR_WR[12]~39  & VCC))
// \DATA_FOR_WR[13]~41  = CARRY((DATA_FOR_WR[13] & !\DATA_FOR_WR[12]~39 ))

	.dataa(DATA_FOR_WR[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[12]~39 ),
	.combout(\DATA_FOR_WR[13]~40_combout ),
	.cout(\DATA_FOR_WR[13]~41 ));
// synopsys translate_off
defparam \DATA_FOR_WR[13]~40 .lut_mask = 16'hA50A;
defparam \DATA_FOR_WR[13]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N27
dffeas \DATA_FOR_WR[13] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[13]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[13]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[13] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N28
cycloneive_lcell_comb \DATA_FOR_WR[14]~42 (
// Equation(s):
// \DATA_FOR_WR[14]~42_combout  = (DATA_FOR_WR[14] & (!\DATA_FOR_WR[13]~41 )) # (!DATA_FOR_WR[14] & ((\DATA_FOR_WR[13]~41 ) # (GND)))
// \DATA_FOR_WR[14]~43  = CARRY((!\DATA_FOR_WR[13]~41 ) # (!DATA_FOR_WR[14]))

	.dataa(gnd),
	.datab(DATA_FOR_WR[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_WR[13]~41 ),
	.combout(\DATA_FOR_WR[14]~42_combout ),
	.cout(\DATA_FOR_WR[14]~43 ));
// synopsys translate_off
defparam \DATA_FOR_WR[14]~42 .lut_mask = 16'h3C3F;
defparam \DATA_FOR_WR[14]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N29
dffeas \DATA_FOR_WR[14] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[14]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[14] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X6_Y4_N30
cycloneive_lcell_comb \DATA_FOR_WR[15]~44 (
// Equation(s):
// \DATA_FOR_WR[15]~44_combout  = DATA_FOR_WR[15] $ (!\DATA_FOR_WR[14]~43 )

	.dataa(DATA_FOR_WR[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DATA_FOR_WR[14]~43 ),
	.combout(\DATA_FOR_WR[15]~44_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_FOR_WR[15]~44 .lut_mask = 16'hA5A5;
defparam \DATA_FOR_WR[15]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X6_Y4_N31
dffeas \DATA_FOR_WR[15] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\DATA_FOR_WR[15]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_WR[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_WR[15] .is_wysiwyg = "true";
defparam \DATA_FOR_WR[15] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_PLL4E0
cycloneive_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_160_COMMON (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_160_COMMON_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_160_COMMON .clock_type = "external clock output";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_CLK_160_COMMON .ena_register_mode = "double register";
// synopsys translate_on

// Location: CLKCTRL_G19
cycloneive_clkctrl \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PLL1|altpll_component|auto_generated|wire_pll1_clk [1]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ));
// synopsys translate_off
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .clock_type = "global clock";
defparam \PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X9_Y8_N2
cycloneive_lcell_comb \SDRAM1|ready_data~0 (
// Equation(s):
// \SDRAM1|ready_data~0_combout  = (!\SDRAM1|Tcas [2] & (\SDRAM1|Tcas [0] & \SDRAM1|state.NOP_AFTER_R~q ))

	.dataa(gnd),
	.datab(\SDRAM1|Tcas [2]),
	.datac(\SDRAM1|Tcas [0]),
	.datad(\SDRAM1|state.NOP_AFTER_R~q ),
	.cin(gnd),
	.combout(\SDRAM1|ready_data~0_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|ready_data~0 .lut_mask = 16'h3000;
defparam \SDRAM1|ready_data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N8
cycloneive_lcell_comb \SDRAM1|ready_data~1 (
// Equation(s):
// \SDRAM1|ready_data~1_combout  = (!\SDRAM1|state.READ~q  & ((\SDRAM1|ready_data~q ) # ((\SDRAM1|ready_data~0_combout  & \SDRAM1|Equal1~0_combout ))))

	.dataa(\SDRAM1|state.READ~q ),
	.datab(\SDRAM1|ready_data~0_combout ),
	.datac(\SDRAM1|ready_data~q ),
	.datad(\SDRAM1|Equal1~0_combout ),
	.cin(gnd),
	.combout(\SDRAM1|ready_data~1_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|ready_data~1 .lut_mask = 16'h5450;
defparam \SDRAM1|ready_data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X12_Y8_N9
dffeas \SDRAM1|ready_data (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk ),
	.d(\SDRAM1|ready_data~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|ready_data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|ready_data .is_wysiwyg = "true";
defparam \SDRAM1|ready_data .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \SDRAM1|ready_data~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\SDRAM1|ready_data~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\SDRAM1|ready_data~clkctrl_outclk ));
// synopsys translate_off
defparam \SDRAM1|ready_data~clkctrl .clock_type = "global clock";
defparam \SDRAM1|ready_data~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N0
cycloneive_lcell_comb \DATA_FOR_CHECK[0]~16 (
// Equation(s):
// \DATA_FOR_CHECK[0]~16_combout  = DATA_FOR_CHECK[0] $ (VCC)
// \DATA_FOR_CHECK[0]~17  = CARRY(DATA_FOR_CHECK[0])

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\DATA_FOR_CHECK[0]~16_combout ),
	.cout(\DATA_FOR_CHECK[0]~17 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[0]~16 .lut_mask = 16'h33CC;
defparam \DATA_FOR_CHECK[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N4
cycloneive_lcell_comb \DATA_FOR_CHECK[2]~20 (
// Equation(s):
// \DATA_FOR_CHECK[2]~20_combout  = (DATA_FOR_CHECK[2] & (\DATA_FOR_CHECK[1]~19  $ (GND))) # (!DATA_FOR_CHECK[2] & (!\DATA_FOR_CHECK[1]~19  & VCC))
// \DATA_FOR_CHECK[2]~21  = CARRY((DATA_FOR_CHECK[2] & !\DATA_FOR_CHECK[1]~19 ))

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[1]~19 ),
	.combout(\DATA_FOR_CHECK[2]~20_combout ),
	.cout(\DATA_FOR_CHECK[2]~21 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[2]~20 .lut_mask = 16'hC30C;
defparam \DATA_FOR_CHECK[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N6
cycloneive_lcell_comb \DATA_FOR_CHECK[3]~22 (
// Equation(s):
// \DATA_FOR_CHECK[3]~22_combout  = (DATA_FOR_CHECK[3] & (!\DATA_FOR_CHECK[2]~21 )) # (!DATA_FOR_CHECK[3] & ((\DATA_FOR_CHECK[2]~21 ) # (GND)))
// \DATA_FOR_CHECK[3]~23  = CARRY((!\DATA_FOR_CHECK[2]~21 ) # (!DATA_FOR_CHECK[3]))

	.dataa(DATA_FOR_CHECK[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[2]~21 ),
	.combout(\DATA_FOR_CHECK[3]~22_combout ),
	.cout(\DATA_FOR_CHECK[3]~23 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[3]~22 .lut_mask = 16'h5A5F;
defparam \DATA_FOR_CHECK[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N8
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N7
dffeas \DATA_FOR_CHECK[3] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[3]~22_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[3] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N8
cycloneive_lcell_comb \DATA_FOR_CHECK[4]~24 (
// Equation(s):
// \DATA_FOR_CHECK[4]~24_combout  = (DATA_FOR_CHECK[4] & (\DATA_FOR_CHECK[3]~23  $ (GND))) # (!DATA_FOR_CHECK[4] & (!\DATA_FOR_CHECK[3]~23  & VCC))
// \DATA_FOR_CHECK[4]~25  = CARRY((DATA_FOR_CHECK[4] & !\DATA_FOR_CHECK[3]~23 ))

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[3]~23 ),
	.combout(\DATA_FOR_CHECK[4]~24_combout ),
	.cout(\DATA_FOR_CHECK[4]~25 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[4]~24 .lut_mask = 16'hC30C;
defparam \DATA_FOR_CHECK[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N9
dffeas \DATA_FOR_CHECK[4] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[4]~24_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[4] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N10
cycloneive_lcell_comb \DATA_FOR_CHECK[5]~26 (
// Equation(s):
// \DATA_FOR_CHECK[5]~26_combout  = (DATA_FOR_CHECK[5] & (!\DATA_FOR_CHECK[4]~25 )) # (!DATA_FOR_CHECK[5] & ((\DATA_FOR_CHECK[4]~25 ) # (GND)))
// \DATA_FOR_CHECK[5]~27  = CARRY((!\DATA_FOR_CHECK[4]~25 ) # (!DATA_FOR_CHECK[5]))

	.dataa(DATA_FOR_CHECK[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[4]~25 ),
	.combout(\DATA_FOR_CHECK[5]~26_combout ),
	.cout(\DATA_FOR_CHECK[5]~27 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[5]~26 .lut_mask = 16'h5A5F;
defparam \DATA_FOR_CHECK[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N11
dffeas \DATA_FOR_CHECK[5] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[5]~26_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[5] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N12
cycloneive_lcell_comb \DATA_FOR_CHECK[6]~28 (
// Equation(s):
// \DATA_FOR_CHECK[6]~28_combout  = (DATA_FOR_CHECK[6] & (\DATA_FOR_CHECK[5]~27  $ (GND))) # (!DATA_FOR_CHECK[6] & (!\DATA_FOR_CHECK[5]~27  & VCC))
// \DATA_FOR_CHECK[6]~29  = CARRY((DATA_FOR_CHECK[6] & !\DATA_FOR_CHECK[5]~27 ))

	.dataa(DATA_FOR_CHECK[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[5]~27 ),
	.combout(\DATA_FOR_CHECK[6]~28_combout ),
	.cout(\DATA_FOR_CHECK[6]~29 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[6]~28 .lut_mask = 16'hA50A;
defparam \DATA_FOR_CHECK[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N13
dffeas \DATA_FOR_CHECK[6] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[6]~28_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[6] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N14
cycloneive_lcell_comb \DATA_FOR_CHECK[7]~30 (
// Equation(s):
// \DATA_FOR_CHECK[7]~30_combout  = (DATA_FOR_CHECK[7] & (!\DATA_FOR_CHECK[6]~29 )) # (!DATA_FOR_CHECK[7] & ((\DATA_FOR_CHECK[6]~29 ) # (GND)))
// \DATA_FOR_CHECK[7]~31  = CARRY((!\DATA_FOR_CHECK[6]~29 ) # (!DATA_FOR_CHECK[7]))

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[6]~29 ),
	.combout(\DATA_FOR_CHECK[7]~30_combout ),
	.cout(\DATA_FOR_CHECK[7]~31 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[7]~30 .lut_mask = 16'h3C3F;
defparam \DATA_FOR_CHECK[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N15
dffeas \DATA_FOR_CHECK[7] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[7]~30_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[7] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N16
cycloneive_lcell_comb \DATA_FOR_CHECK[8]~32 (
// Equation(s):
// \DATA_FOR_CHECK[8]~32_combout  = (DATA_FOR_CHECK[8] & (\DATA_FOR_CHECK[7]~31  $ (GND))) # (!DATA_FOR_CHECK[8] & (!\DATA_FOR_CHECK[7]~31  & VCC))
// \DATA_FOR_CHECK[8]~33  = CARRY((DATA_FOR_CHECK[8] & !\DATA_FOR_CHECK[7]~31 ))

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[7]~31 ),
	.combout(\DATA_FOR_CHECK[8]~32_combout ),
	.cout(\DATA_FOR_CHECK[8]~33 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[8]~32 .lut_mask = 16'hC30C;
defparam \DATA_FOR_CHECK[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N17
dffeas \DATA_FOR_CHECK[8] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[8]~32_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[8]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[8] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N18
cycloneive_lcell_comb \DATA_FOR_CHECK[9]~34 (
// Equation(s):
// \DATA_FOR_CHECK[9]~34_combout  = (DATA_FOR_CHECK[9] & (!\DATA_FOR_CHECK[8]~33 )) # (!DATA_FOR_CHECK[9] & ((\DATA_FOR_CHECK[8]~33 ) # (GND)))
// \DATA_FOR_CHECK[9]~35  = CARRY((!\DATA_FOR_CHECK[8]~33 ) # (!DATA_FOR_CHECK[9]))

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[8]~33 ),
	.combout(\DATA_FOR_CHECK[9]~34_combout ),
	.cout(\DATA_FOR_CHECK[9]~35 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[9]~34 .lut_mask = 16'h3C3F;
defparam \DATA_FOR_CHECK[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N19
dffeas \DATA_FOR_CHECK[9] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[9]~34_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[9]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[9] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N20
cycloneive_lcell_comb \DATA_FOR_CHECK[10]~36 (
// Equation(s):
// \DATA_FOR_CHECK[10]~36_combout  = (DATA_FOR_CHECK[10] & (\DATA_FOR_CHECK[9]~35  $ (GND))) # (!DATA_FOR_CHECK[10] & (!\DATA_FOR_CHECK[9]~35  & VCC))
// \DATA_FOR_CHECK[10]~37  = CARRY((DATA_FOR_CHECK[10] & !\DATA_FOR_CHECK[9]~35 ))

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[9]~35 ),
	.combout(\DATA_FOR_CHECK[10]~36_combout ),
	.cout(\DATA_FOR_CHECK[10]~37 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[10]~36 .lut_mask = 16'hC30C;
defparam \DATA_FOR_CHECK[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N21
dffeas \DATA_FOR_CHECK[10] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[10]~36_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[10]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[10] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N22
cycloneive_lcell_comb \DATA_FOR_CHECK[11]~38 (
// Equation(s):
// \DATA_FOR_CHECK[11]~38_combout  = (DATA_FOR_CHECK[11] & (!\DATA_FOR_CHECK[10]~37 )) # (!DATA_FOR_CHECK[11] & ((\DATA_FOR_CHECK[10]~37 ) # (GND)))
// \DATA_FOR_CHECK[11]~39  = CARRY((!\DATA_FOR_CHECK[10]~37 ) # (!DATA_FOR_CHECK[11]))

	.dataa(DATA_FOR_CHECK[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[10]~37 ),
	.combout(\DATA_FOR_CHECK[11]~38_combout ),
	.cout(\DATA_FOR_CHECK[11]~39 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[11]~38 .lut_mask = 16'h5A5F;
defparam \DATA_FOR_CHECK[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N23
dffeas \DATA_FOR_CHECK[11] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[11]~38_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[11]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[11] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N24
cycloneive_lcell_comb \DATA_FOR_CHECK[12]~40 (
// Equation(s):
// \DATA_FOR_CHECK[12]~40_combout  = (DATA_FOR_CHECK[12] & (\DATA_FOR_CHECK[11]~39  $ (GND))) # (!DATA_FOR_CHECK[12] & (!\DATA_FOR_CHECK[11]~39  & VCC))
// \DATA_FOR_CHECK[12]~41  = CARRY((DATA_FOR_CHECK[12] & !\DATA_FOR_CHECK[11]~39 ))

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[11]~39 ),
	.combout(\DATA_FOR_CHECK[12]~40_combout ),
	.cout(\DATA_FOR_CHECK[12]~41 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[12]~40 .lut_mask = 16'hC30C;
defparam \DATA_FOR_CHECK[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N25
dffeas \DATA_FOR_CHECK[12] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[12]~40_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[12]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[12] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N26
cycloneive_lcell_comb \DATA_FOR_CHECK[13]~42 (
// Equation(s):
// \DATA_FOR_CHECK[13]~42_combout  = (DATA_FOR_CHECK[13] & (!\DATA_FOR_CHECK[12]~41 )) # (!DATA_FOR_CHECK[13] & ((\DATA_FOR_CHECK[12]~41 ) # (GND)))
// \DATA_FOR_CHECK[13]~43  = CARRY((!\DATA_FOR_CHECK[12]~41 ) # (!DATA_FOR_CHECK[13]))

	.dataa(DATA_FOR_CHECK[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[12]~41 ),
	.combout(\DATA_FOR_CHECK[13]~42_combout ),
	.cout(\DATA_FOR_CHECK[13]~43 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[13]~42 .lut_mask = 16'h5A5F;
defparam \DATA_FOR_CHECK[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N27
dffeas \DATA_FOR_CHECK[13] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[13]~42_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[13]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[13] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N28
cycloneive_lcell_comb \DATA_FOR_CHECK[14]~44 (
// Equation(s):
// \DATA_FOR_CHECK[14]~44_combout  = (DATA_FOR_CHECK[14] & (\DATA_FOR_CHECK[13]~43  $ (GND))) # (!DATA_FOR_CHECK[14] & (!\DATA_FOR_CHECK[13]~43  & VCC))
// \DATA_FOR_CHECK[14]~45  = CARRY((DATA_FOR_CHECK[14] & !\DATA_FOR_CHECK[13]~43 ))

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[13]~43 ),
	.combout(\DATA_FOR_CHECK[14]~44_combout ),
	.cout(\DATA_FOR_CHECK[14]~45 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[14]~44 .lut_mask = 16'hC30C;
defparam \DATA_FOR_CHECK[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \DATA_FOR_CHECK[14] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[14]~44_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[14] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N30
cycloneive_lcell_comb \DATA_FOR_CHECK[15]~46 (
// Equation(s):
// \DATA_FOR_CHECK[15]~46_combout  = DATA_FOR_CHECK[15] $ (\DATA_FOR_CHECK[14]~45 )

	.dataa(DATA_FOR_CHECK[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\DATA_FOR_CHECK[14]~45 ),
	.combout(\DATA_FOR_CHECK[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_FOR_CHECK[15]~46 .lut_mask = 16'h5A5A;
defparam \DATA_FOR_CHECK[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N31
dffeas \DATA_FOR_CHECK[15] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[15]~46_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[15] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N30
cycloneive_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = (DATA_FOR_CHECK[14]) # ((DATA_FOR_CHECK[15]) # ((DATA_FOR_CHECK[13]) # (DATA_FOR_CHECK[12])))

	.dataa(DATA_FOR_CHECK[14]),
	.datab(DATA_FOR_CHECK[15]),
	.datac(DATA_FOR_CHECK[13]),
	.datad(DATA_FOR_CHECK[12]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'hFFFE;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N28
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (DATA_FOR_CHECK[8]) # ((DATA_FOR_CHECK[10]) # ((DATA_FOR_CHECK[9]) # (DATA_FOR_CHECK[11])))

	.dataa(DATA_FOR_CHECK[8]),
	.datab(DATA_FOR_CHECK[10]),
	.datac(DATA_FOR_CHECK[9]),
	.datad(DATA_FOR_CHECK[11]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'hFFFE;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y8_N24
cycloneive_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (\LessThan0~1_combout ) # (\LessThan0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'hFFF0;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X17_Y8_N1
dffeas \DATA_FOR_CHECK[0] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[0]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[0] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X17_Y8_N2
cycloneive_lcell_comb \DATA_FOR_CHECK[1]~18 (
// Equation(s):
// \DATA_FOR_CHECK[1]~18_combout  = (DATA_FOR_CHECK[1] & (!\DATA_FOR_CHECK[0]~17 )) # (!DATA_FOR_CHECK[1] & ((\DATA_FOR_CHECK[0]~17 ) # (GND)))
// \DATA_FOR_CHECK[1]~19  = CARRY((!\DATA_FOR_CHECK[0]~17 ) # (!DATA_FOR_CHECK[1]))

	.dataa(gnd),
	.datab(DATA_FOR_CHECK[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\DATA_FOR_CHECK[0]~17 ),
	.combout(\DATA_FOR_CHECK[1]~18_combout ),
	.cout(\DATA_FOR_CHECK[1]~19 ));
// synopsys translate_off
defparam \DATA_FOR_CHECK[1]~18 .lut_mask = 16'h3C3F;
defparam \DATA_FOR_CHECK[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X17_Y8_N3
dffeas \DATA_FOR_CHECK[1] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[1]~18_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[1] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N5
dffeas \DATA_FOR_CHECK[2] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FOR_CHECK[2]~20_combout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\LessThan0~2_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FOR_CHECK[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FOR_CHECK[2] .is_wysiwyg = "true";
defparam \DATA_FOR_CHECK[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N8
cycloneive_io_ibuf \DRAM_DQ[3]~input (
	.i(DRAM_DQ[3]),
	.ibar(gnd),
	.o(\DRAM_DQ[3]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[3]~input .bus_hold = "false";
defparam \DRAM_DQ[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N4
cycloneive_lcell_comb \DATA_FROM_SDRAM[3]~feeder (
// Equation(s):
// \DATA_FROM_SDRAM[3]~feeder_combout  = \DRAM_DQ[3]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[3]~input_o ),
	.cin(gnd),
	.combout(\DATA_FROM_SDRAM[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_FROM_SDRAM[3]~feeder .lut_mask = 16'hFF00;
defparam \DATA_FROM_SDRAM[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N5
dffeas \DATA_FROM_SDRAM[3] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FROM_SDRAM[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[3] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X18_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[2]~input (
	.i(DRAM_DQ[2]),
	.ibar(gnd),
	.o(\DRAM_DQ[2]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[2]~input .bus_hold = "false";
defparam \DRAM_DQ[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \DATA_FROM_SDRAM[2] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[2] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N30
cycloneive_lcell_comb \Equal2~1 (
// Equation(s):
// \Equal2~1_combout  = (DATA_FOR_CHECK[2] & (DATA_FROM_SDRAM[2] & (DATA_FROM_SDRAM[3] $ (!DATA_FOR_CHECK[3])))) # (!DATA_FOR_CHECK[2] & (!DATA_FROM_SDRAM[2] & (DATA_FROM_SDRAM[3] $ (!DATA_FOR_CHECK[3]))))

	.dataa(DATA_FOR_CHECK[2]),
	.datab(DATA_FROM_SDRAM[3]),
	.datac(DATA_FROM_SDRAM[2]),
	.datad(DATA_FOR_CHECK[3]),
	.cin(gnd),
	.combout(\Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~1 .lut_mask = 16'h8421;
defparam \Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N22
cycloneive_io_ibuf \DRAM_DQ[1]~input (
	.i(DRAM_DQ[1]),
	.ibar(gnd),
	.o(\DRAM_DQ[1]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[1]~input .bus_hold = "false";
defparam \DRAM_DQ[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N9
dffeas \DATA_FROM_SDRAM[1] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[1] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \DRAM_DQ[0]~input (
	.i(DRAM_DQ[0]),
	.ibar(gnd),
	.o(\DRAM_DQ[0]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[0]~input .bus_hold = "false";
defparam \DRAM_DQ[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N19
dffeas \DATA_FROM_SDRAM[0] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[0] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N18
cycloneive_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = (DATA_FROM_SDRAM[1] & (DATA_FOR_CHECK[1] & (DATA_FOR_CHECK[0] $ (!DATA_FROM_SDRAM[0])))) # (!DATA_FROM_SDRAM[1] & (!DATA_FOR_CHECK[1] & (DATA_FOR_CHECK[0] $ (!DATA_FROM_SDRAM[0]))))

	.dataa(DATA_FROM_SDRAM[1]),
	.datab(DATA_FOR_CHECK[0]),
	.datac(DATA_FROM_SDRAM[0]),
	.datad(DATA_FOR_CHECK[1]),
	.cin(gnd),
	.combout(\Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~0 .lut_mask = 16'h8241;
defparam \Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N1
cycloneive_io_ibuf \DRAM_DQ[5]~input (
	.i(DRAM_DQ[5]),
	.ibar(gnd),
	.o(\DRAM_DQ[5]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[5]~input .bus_hold = "false";
defparam \DRAM_DQ[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N16
cycloneive_lcell_comb \DATA_FROM_SDRAM[5]~feeder (
// Equation(s):
// \DATA_FROM_SDRAM[5]~feeder_combout  = \DRAM_DQ[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[5]~input_o ),
	.cin(gnd),
	.combout(\DATA_FROM_SDRAM[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_FROM_SDRAM[5]~feeder .lut_mask = 16'hFF00;
defparam \DATA_FROM_SDRAM[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N17
dffeas \DATA_FROM_SDRAM[5] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FROM_SDRAM[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[5] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N1
cycloneive_io_ibuf \DRAM_DQ[4]~input (
	.i(DRAM_DQ[4]),
	.ibar(gnd),
	.o(\DRAM_DQ[4]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[4]~input .bus_hold = "false";
defparam \DRAM_DQ[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N23
dffeas \DATA_FROM_SDRAM[4] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[4] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N22
cycloneive_lcell_comb \Equal2~2 (
// Equation(s):
// \Equal2~2_combout  = (DATA_FROM_SDRAM[5] & (DATA_FOR_CHECK[5] & (DATA_FROM_SDRAM[4] $ (!DATA_FOR_CHECK[4])))) # (!DATA_FROM_SDRAM[5] & (!DATA_FOR_CHECK[5] & (DATA_FROM_SDRAM[4] $ (!DATA_FOR_CHECK[4]))))

	.dataa(DATA_FROM_SDRAM[5]),
	.datab(DATA_FOR_CHECK[5]),
	.datac(DATA_FROM_SDRAM[4]),
	.datad(DATA_FOR_CHECK[4]),
	.cin(gnd),
	.combout(\Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~2 .lut_mask = 16'h9009;
defparam \Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[7]~input (
	.i(DRAM_DQ[7]),
	.ibar(gnd),
	.o(\DRAM_DQ[7]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[7]~input .bus_hold = "false";
defparam \DRAM_DQ[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X15_Y8_N15
dffeas \DATA_FROM_SDRAM[7] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[7] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y15_N8
cycloneive_io_ibuf \DRAM_DQ[6]~input (
	.i(DRAM_DQ[6]),
	.ibar(gnd),
	.o(\DRAM_DQ[6]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[6]~input .bus_hold = "false";
defparam \DRAM_DQ[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N1
dffeas \DATA_FROM_SDRAM[6] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[6] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N0
cycloneive_lcell_comb \Equal2~3 (
// Equation(s):
// \Equal2~3_combout  = (DATA_FROM_SDRAM[7] & (DATA_FOR_CHECK[7] & (DATA_FROM_SDRAM[6] $ (!DATA_FOR_CHECK[6])))) # (!DATA_FROM_SDRAM[7] & (!DATA_FOR_CHECK[7] & (DATA_FROM_SDRAM[6] $ (!DATA_FOR_CHECK[6]))))

	.dataa(DATA_FROM_SDRAM[7]),
	.datab(DATA_FOR_CHECK[7]),
	.datac(DATA_FROM_SDRAM[6]),
	.datad(DATA_FOR_CHECK[6]),
	.cin(gnd),
	.combout(\Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~3 .lut_mask = 16'h9009;
defparam \Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N10
cycloneive_lcell_comb \Equal2~4 (
// Equation(s):
// \Equal2~4_combout  = (\Equal2~1_combout  & (\Equal2~0_combout  & (\Equal2~2_combout  & \Equal2~3_combout )))

	.dataa(\Equal2~1_combout ),
	.datab(\Equal2~0_combout ),
	.datac(\Equal2~2_combout ),
	.datad(\Equal2~3_combout ),
	.cin(gnd),
	.combout(\Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~4 .lut_mask = 16'h8000;
defparam \Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y8_N26
cycloneive_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = (\end_write~reg0_q  & \SDRAM1|ready_data~q )

	.dataa(gnd),
	.datab(\end_write~reg0_q ),
	.datac(gnd),
	.datad(\SDRAM1|ready_data~q ),
	.cin(gnd),
	.combout(\always4~0_combout ),
	.cout());
// synopsys translate_off
defparam \always4~0 .lut_mask = 16'hCC00;
defparam \always4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y12_N8
cycloneive_io_ibuf \DRAM_DQ[15]~input (
	.i(DRAM_DQ[15]),
	.ibar(gnd),
	.o(\DRAM_DQ[15]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[15]~input .bus_hold = "false";
defparam \DRAM_DQ[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N12
cycloneive_lcell_comb \DATA_FROM_SDRAM[15]~feeder (
// Equation(s):
// \DATA_FROM_SDRAM[15]~feeder_combout  = \DRAM_DQ[15]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[15]~input_o ),
	.cin(gnd),
	.combout(\DATA_FROM_SDRAM[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_FROM_SDRAM[15]~feeder .lut_mask = 16'hFF00;
defparam \DATA_FROM_SDRAM[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N13
dffeas \DATA_FROM_SDRAM[15] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FROM_SDRAM[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[15] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[14]~input (
	.i(DRAM_DQ[14]),
	.ibar(gnd),
	.o(\DRAM_DQ[14]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[14]~input .bus_hold = "false";
defparam \DRAM_DQ[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N27
dffeas \DATA_FROM_SDRAM[14] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[14] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N26
cycloneive_lcell_comb \Equal2~8 (
// Equation(s):
// \Equal2~8_combout  = (DATA_FROM_SDRAM[15] & (DATA_FOR_CHECK[15] & (DATA_FOR_CHECK[14] $ (!DATA_FROM_SDRAM[14])))) # (!DATA_FROM_SDRAM[15] & (!DATA_FOR_CHECK[15] & (DATA_FOR_CHECK[14] $ (!DATA_FROM_SDRAM[14]))))

	.dataa(DATA_FROM_SDRAM[15]),
	.datab(DATA_FOR_CHECK[14]),
	.datac(DATA_FROM_SDRAM[14]),
	.datad(DATA_FOR_CHECK[15]),
	.cin(gnd),
	.combout(\Equal2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~8 .lut_mask = 16'h8241;
defparam \Equal2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X3_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[9]~input (
	.i(DRAM_DQ[9]),
	.ibar(gnd),
	.o(\DRAM_DQ[9]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[9]~input .bus_hold = "false";
defparam \DRAM_DQ[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X15_Y8_N12
cycloneive_lcell_comb \DATA_FROM_SDRAM[9]~feeder (
// Equation(s):
// \DATA_FROM_SDRAM[9]~feeder_combout  = \DRAM_DQ[9]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[9]~input_o ),
	.cin(gnd),
	.combout(\DATA_FROM_SDRAM[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_FROM_SDRAM[9]~feeder .lut_mask = 16'hFF00;
defparam \DATA_FROM_SDRAM[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y8_N13
dffeas \DATA_FROM_SDRAM[9] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FROM_SDRAM[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[9] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X5_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[8]~input (
	.i(DRAM_DQ[8]),
	.ibar(gnd),
	.o(\DRAM_DQ[8]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[8]~input .bus_hold = "false";
defparam \DRAM_DQ[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N17
dffeas \DATA_FROM_SDRAM[8] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[8] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N16
cycloneive_lcell_comb \Equal2~5 (
// Equation(s):
// \Equal2~5_combout  = (DATA_FROM_SDRAM[9] & (DATA_FOR_CHECK[9] & (DATA_FROM_SDRAM[8] $ (!DATA_FOR_CHECK[8])))) # (!DATA_FROM_SDRAM[9] & (!DATA_FOR_CHECK[9] & (DATA_FROM_SDRAM[8] $ (!DATA_FOR_CHECK[8]))))

	.dataa(DATA_FROM_SDRAM[9]),
	.datab(DATA_FOR_CHECK[9]),
	.datac(DATA_FROM_SDRAM[8]),
	.datad(DATA_FOR_CHECK[8]),
	.cin(gnd),
	.combout(\Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~5 .lut_mask = 16'h9009;
defparam \Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N8
cycloneive_io_ibuf \DRAM_DQ[11]~input (
	.i(DRAM_DQ[11]),
	.ibar(gnd),
	.o(\DRAM_DQ[11]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[11]~input .bus_hold = "false";
defparam \DRAM_DQ[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N20
cycloneive_lcell_comb \DATA_FROM_SDRAM[11]~feeder (
// Equation(s):
// \DATA_FROM_SDRAM[11]~feeder_combout  = \DRAM_DQ[11]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[11]~input_o ),
	.cin(gnd),
	.combout(\DATA_FROM_SDRAM[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_FROM_SDRAM[11]~feeder .lut_mask = 16'hFF00;
defparam \DATA_FROM_SDRAM[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N21
dffeas \DATA_FROM_SDRAM[11] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FROM_SDRAM[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[11] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cycloneive_io_ibuf \DRAM_DQ[10]~input (
	.i(DRAM_DQ[10]),
	.ibar(gnd),
	.o(\DRAM_DQ[10]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[10]~input .bus_hold = "false";
defparam \DRAM_DQ[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N15
dffeas \DATA_FROM_SDRAM[10] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[10] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N14
cycloneive_lcell_comb \Equal2~6 (
// Equation(s):
// \Equal2~6_combout  = (DATA_FOR_CHECK[10] & (DATA_FROM_SDRAM[10] & (DATA_FROM_SDRAM[11] $ (!DATA_FOR_CHECK[11])))) # (!DATA_FOR_CHECK[10] & (!DATA_FROM_SDRAM[10] & (DATA_FROM_SDRAM[11] $ (!DATA_FOR_CHECK[11]))))

	.dataa(DATA_FOR_CHECK[10]),
	.datab(DATA_FROM_SDRAM[11]),
	.datac(DATA_FROM_SDRAM[10]),
	.datad(DATA_FOR_CHECK[11]),
	.cin(gnd),
	.combout(\Equal2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~6 .lut_mask = 16'h8421;
defparam \Equal2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N15
cycloneive_io_ibuf \DRAM_DQ[13]~input (
	.i(DRAM_DQ[13]),
	.ibar(gnd),
	.o(\DRAM_DQ[13]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[13]~input .bus_hold = "false";
defparam \DRAM_DQ[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N24
cycloneive_lcell_comb \DATA_FROM_SDRAM[13]~feeder (
// Equation(s):
// \DATA_FROM_SDRAM[13]~feeder_combout  = \DRAM_DQ[13]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\DRAM_DQ[13]~input_o ),
	.cin(gnd),
	.combout(\DATA_FROM_SDRAM[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \DATA_FROM_SDRAM[13]~feeder .lut_mask = 16'hFF00;
defparam \DATA_FROM_SDRAM[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N25
dffeas \DATA_FROM_SDRAM[13] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(\DATA_FROM_SDRAM[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[13] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N22
cycloneive_io_ibuf \DRAM_DQ[12]~input (
	.i(DRAM_DQ[12]),
	.ibar(gnd),
	.o(\DRAM_DQ[12]~input_o ));
// synopsys translate_off
defparam \DRAM_DQ[12]~input .bus_hold = "false";
defparam \DRAM_DQ[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X16_Y8_N3
dffeas \DATA_FROM_SDRAM[12] (
	.clk(\SDRAM1|ready_data~clkctrl_outclk ),
	.d(gnd),
	.asdata(\DRAM_DQ[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(DATA_FROM_SDRAM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \DATA_FROM_SDRAM[12] .is_wysiwyg = "true";
defparam \DATA_FROM_SDRAM[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N2
cycloneive_lcell_comb \Equal2~7 (
// Equation(s):
// \Equal2~7_combout  = (DATA_FROM_SDRAM[13] & (DATA_FOR_CHECK[13] & (DATA_FOR_CHECK[12] $ (!DATA_FROM_SDRAM[12])))) # (!DATA_FROM_SDRAM[13] & (!DATA_FOR_CHECK[13] & (DATA_FOR_CHECK[12] $ (!DATA_FROM_SDRAM[12]))))

	.dataa(DATA_FROM_SDRAM[13]),
	.datab(DATA_FOR_CHECK[12]),
	.datac(DATA_FROM_SDRAM[12]),
	.datad(DATA_FOR_CHECK[13]),
	.cin(gnd),
	.combout(\Equal2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~7 .lut_mask = 16'h8241;
defparam \Equal2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N6
cycloneive_lcell_comb \Equal2~9 (
// Equation(s):
// \Equal2~9_combout  = (\Equal2~8_combout  & (\Equal2~5_combout  & (\Equal2~6_combout  & \Equal2~7_combout )))

	.dataa(\Equal2~8_combout ),
	.datab(\Equal2~5_combout ),
	.datac(\Equal2~6_combout ),
	.datad(\Equal2~7_combout ),
	.cin(gnd),
	.combout(\Equal2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal2~9 .lut_mask = 16'h8000;
defparam \Equal2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y8_N28
cycloneive_lcell_comb \ERROR~0 (
// Equation(s):
// \ERROR~0_combout  = (\ERROR~reg0_q ) # ((\always4~0_combout  & ((!\Equal2~9_combout ) # (!\Equal2~4_combout ))))

	.dataa(\Equal2~4_combout ),
	.datab(\always4~0_combout ),
	.datac(\ERROR~reg0_q ),
	.datad(\Equal2~9_combout ),
	.cin(gnd),
	.combout(\ERROR~0_combout ),
	.cout());
// synopsys translate_off
defparam \ERROR~0 .lut_mask = 16'hF4FC;
defparam \ERROR~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X16_Y8_N29
dffeas \ERROR~reg0 (
	.clk(\START_READ~q ),
	.d(\ERROR~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ERROR~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ERROR~reg0 .is_wysiwyg = "true";
defparam \ERROR~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N16
cycloneive_lcell_comb \SDRAM1|DRAM_ADDR~4 (
// Equation(s):
// \SDRAM1|DRAM_ADDR~4_combout  = (!\SDRAM1|state.WRITE~q  & !\SDRAM1|state.READ~q )

	.dataa(gnd),
	.datab(\SDRAM1|state.WRITE~q ),
	.datac(gnd),
	.datad(\SDRAM1|state.READ~q ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_ADDR~4_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR~4 .lut_mask = 16'h0033;
defparam \SDRAM1|DRAM_ADDR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N12
cycloneive_lcell_comb \SDRAM1|DRAM_ADDR~5 (
// Equation(s):
// \SDRAM1|DRAM_ADDR~5_combout  = (\SDRAM1|DRAM_ADDR~4_combout  & (\SDRAM1|state.ACTIVATE_ROW~q  & (addr[3]))) # (!\SDRAM1|DRAM_ADDR~4_combout  & (((addr[0]))))

	.dataa(\SDRAM1|state.ACTIVATE_ROW~q ),
	.datab(\SDRAM1|DRAM_ADDR~4_combout ),
	.datac(addr[3]),
	.datad(addr[0]),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_ADDR~5_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR~5 .lut_mask = 16'hB380;
defparam \SDRAM1|DRAM_ADDR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N26
cycloneive_lcell_comb \SDRAM1|DRAM_ADDR[1]~9 (
// Equation(s):
// \SDRAM1|DRAM_ADDR[1]~9_combout  = ((\SDRAM1|state.WRITE~q ) # ((\SDRAM1|state.ACTIVATE_ROW~q ) # (\SDRAM1|state.READ~q ))) # (!\SDRAM1|DRAM_CMD~0_combout )

	.dataa(\SDRAM1|DRAM_CMD~0_combout ),
	.datab(\SDRAM1|state.WRITE~q ),
	.datac(\SDRAM1|state.ACTIVATE_ROW~q ),
	.datad(\SDRAM1|state.READ~q ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_ADDR[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR[1]~9 .lut_mask = 16'hFFFD;
defparam \SDRAM1|DRAM_ADDR[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \SDRAM1|DRAM_ADDR[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_ADDR~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_ADDR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_ADDR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR[0] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_ADDR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N18
cycloneive_lcell_comb \SDRAM1|DRAM_ADDR~6 (
// Equation(s):
// \SDRAM1|DRAM_ADDR~6_combout  = (\SDRAM1|DRAM_ADDR~4_combout  & (\SDRAM1|state.ACTIVATE_ROW~q  & (addr[4]))) # (!\SDRAM1|DRAM_ADDR~4_combout  & (((addr[1]))))

	.dataa(\SDRAM1|state.ACTIVATE_ROW~q ),
	.datab(\SDRAM1|DRAM_ADDR~4_combout ),
	.datac(addr[4]),
	.datad(addr[1]),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_ADDR~6_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR~6 .lut_mask = 16'hB380;
defparam \SDRAM1|DRAM_ADDR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \SDRAM1|DRAM_ADDR[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_ADDR~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_ADDR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_ADDR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR[1] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_ADDR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N20
cycloneive_lcell_comb \SDRAM1|DRAM_ADDR~7 (
// Equation(s):
// \SDRAM1|DRAM_ADDR~7_combout  = (\SDRAM1|DRAM_ADDR~4_combout  & (\SDRAM1|state.ACTIVATE_ROW~q  & (addr[5]))) # (!\SDRAM1|DRAM_ADDR~4_combout  & (((addr[2]))))

	.dataa(\SDRAM1|state.ACTIVATE_ROW~q ),
	.datab(addr[5]),
	.datac(addr[2]),
	.datad(\SDRAM1|DRAM_ADDR~4_combout ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_ADDR~7_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR~7 .lut_mask = 16'h88F0;
defparam \SDRAM1|DRAM_ADDR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N21
dffeas \SDRAM1|DRAM_ADDR[2] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_ADDR~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_ADDR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_ADDR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR[2] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_ADDR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N2
cycloneive_lcell_comb \SDRAM1|DRAM_ADDR[3]~feeder (
// Equation(s):
// \SDRAM1|DRAM_ADDR[3]~feeder_combout  = \SDRAM1|state.MRS~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\SDRAM1|state.MRS~q ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_ADDR[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR[3]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM1|DRAM_ADDR[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N3
dffeas \SDRAM1|DRAM_ADDR[3] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_ADDR[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_ADDR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_ADDR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR[3] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_ADDR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N4
cycloneive_lcell_comb \SDRAM1|DRAM_ADDR~8 (
// Equation(s):
// \SDRAM1|DRAM_ADDR~8_combout  = (!\SDRAM1|state.ACTIVATE_ROW~q  & !\SDRAM1|state.MRS~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\SDRAM1|state.ACTIVATE_ROW~q ),
	.datad(\SDRAM1|state.MRS~q ),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_ADDR~8_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR~8 .lut_mask = 16'h000F;
defparam \SDRAM1|DRAM_ADDR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N5
dffeas \SDRAM1|DRAM_ADDR[10] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_ADDR~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_ADDR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_ADDR [10]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_ADDR[10] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_ADDR[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N6
cycloneive_lcell_comb \SDRAM1|DRAM_BA[0]~feeder (
// Equation(s):
// \SDRAM1|DRAM_BA[0]~feeder_combout  = addr[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[6]),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_BA[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_BA[0]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM1|DRAM_BA[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N7
dffeas \SDRAM1|DRAM_BA[0] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_BA[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_ADDR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_BA [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_BA[0] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_BA[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X10_Y8_N28
cycloneive_lcell_comb \SDRAM1|DRAM_BA[1]~feeder (
// Equation(s):
// \SDRAM1|DRAM_BA[1]~feeder_combout  = addr[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(addr[7]),
	.cin(gnd),
	.combout(\SDRAM1|DRAM_BA[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SDRAM1|DRAM_BA[1]~feeder .lut_mask = 16'hFF00;
defparam \SDRAM1|DRAM_BA[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \SDRAM1|DRAM_BA[1] (
	.clk(\PLL1|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk ),
	.d(\SDRAM1|DRAM_BA[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\SDRAM1|DRAM_ADDR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SDRAM1|DRAM_BA [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SDRAM1|DRAM_BA[1] .is_wysiwyg = "true";
defparam \SDRAM1|DRAM_BA[1] .power_up = "low";
// synopsys translate_on

endmodule
