vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sources_1/new/shift_register.vhd"
vhdl xil_defaultlib "C:/Users/Superminiala/Documents/VLSI/Lab_1/B_2/B_2.srcs/sim_1/new/shift_register_tb.vhd"
verilog xil_defaultlib "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v"
