[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Assertions/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 436
LIB: work
FILE: ${SURELOG_DIR}/tests/Assertions/dut.sv
n<> u<435> t<Top_level_rule> c<1> l<1:1> el<28:1>
  n<> u<1> t<Null_rule> p<435> s<434> l<1:1>
  n<> u<434> t<Source_text> p<435> c<232> l<1:1> el<27:14>
    n<> u<232> t<Description> p<434> c<231> s<433> l<1:1> el<13:14>
      n<> u<231> t<Module_declaration> p<232> c<12> l<1:1> el<13:14>
        n<> u<12> t<Module_ansi_header> p<231> c<2> s<36> l<1:1> el<1:23>
          n<module> u<2> t<Module_keyword> p<12> s<3> l<1:1> el<1:7>
          n<m> u<3> t<STRING_CONST> p<12> s<4> l<1:8> el<1:9>
          n<> u<4> t<Package_import_declaration_list> p<12> s<11> l<1:9> el<1:9>
          n<> u<11> t<Port_declaration_list> p<12> c<10> l<1:9> el<1:22>
            n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<1:10> el<1:21>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<1:10> el<1:15>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<1:10> el<1:15>
                n<> u<7> t<Net_port_type> p<8> c<6> l<1:16> el<1:16>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<1:16> el<1:16>
              n<clock> u<9> t<STRING_CONST> p<10> l<1:16> el<1:21>
        n<> u<36> t<Non_port_module_item> p<231> c<35> s<50> l<2:1> el<2:19>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<2:1> el<2:19>
            n<> u<34> t<Module_common_item> p<35> c<33> l<2:1> el<2:19>
              n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<2:1> el<2:19>
                n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<2:1> el<2:19>
                  n<> u<31> t<Data_declaration> p<32> c<30> l<2:1> el<2:19>
                    n<> u<30> t<Variable_declaration> p<31> c<24> l<2:1> el<2:19>
                      n<> u<24> t<Data_type> p<30> c<13> s<29> l<2:1> el<2:13>
                        n<> u<13> t<IntVec_TypeLogic> p<24> s<23> l<2:1> el<2:6>
                        n<> u<23> t<Packed_dimension> p<24> c<22> l<2:7> el<2:13>
                          n<> u<22> t<Constant_range> p<23> c<17> l<2:8> el<2:12>
                            n<> u<17> t<Constant_expression> p<22> c<16> s<21> l<2:8> el<2:10>
                              n<> u<16> t<Constant_primary> p<17> c<15> l<2:8> el<2:10>
                                n<> u<15> t<Primary_literal> p<16> c<14> l<2:8> el<2:10>
                                  n<15> u<14> t<INT_CONST> p<15> l<2:8> el<2:10>
                            n<> u<21> t<Constant_expression> p<22> c<20> l<2:11> el<2:12>
                              n<> u<20> t<Constant_primary> p<21> c<19> l<2:11> el<2:12>
                                n<> u<19> t<Primary_literal> p<20> c<18> l<2:11> el<2:12>
                                  n<0> u<18> t<INT_CONST> p<19> l<2:11> el<2:12>
                      n<> u<29> t<Variable_decl_assignment_list> p<30> c<26> l<2:14> el<2:18>
                        n<> u<26> t<Variable_decl_assignment> p<29> c<25> s<28> l<2:14> el<2:15>
                          n<a> u<25> t<STRING_CONST> p<26> l<2:14> el<2:15>
                        n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<2:17> el<2:18>
                          n<b> u<27> t<STRING_CONST> p<28> l<2:17> el<2:18>
        n<> u<50> t<Non_port_module_item> p<231> c<49> s<70> l<3:1> el<3:12>
          n<> u<49> t<Module_or_generate_item> p<50> c<48> l<3:1> el<3:12>
            n<> u<48> t<Module_common_item> p<49> c<47> l<3:1> el<3:12>
              n<> u<47> t<Module_or_generate_item_declaration> p<48> c<46> l<3:1> el<3:12>
                n<> u<46> t<Package_or_generate_item_declaration> p<47> c<45> l<3:1> el<3:12>
                  n<> u<45> t<Data_declaration> p<46> c<44> l<3:1> el<3:12>
                    n<> u<44> t<Variable_declaration> p<45> c<38> l<3:1> el<3:12>
                      n<> u<38> t<Data_type> p<44> c<37> s<43> l<3:1> el<3:6>
                        n<> u<37> t<IntVec_TypeLogic> p<38> l<3:1> el<3:6>
                      n<> u<43> t<Variable_decl_assignment_list> p<44> c<40> l<3:7> el<3:11>
                        n<> u<40> t<Variable_decl_assignment> p<43> c<39> s<42> l<3:7> el<3:8>
                          n<c> u<39> t<STRING_CONST> p<40> l<3:7> el<3:8>
                        n<> u<42> t<Variable_decl_assignment> p<43> c<41> l<3:10> el<3:11>
                          n<d> u<41> t<STRING_CONST> p<42> l<3:10> el<3:11>
        n<> u<70> t<Non_port_module_item> p<231> c<69> s<71> l<4:1> el<4:25>
          n<> u<69> t<Module_or_generate_item> p<70> c<68> l<4:1> el<4:25>
            n<> u<68> t<Module_common_item> p<69> c<67> l<4:1> el<4:25>
              n<> u<67> t<Module_or_generate_item_declaration> p<68> c<66> l<4:1> el<4:25>
                n<> u<66> t<Package_or_generate_item_declaration> p<67> c<65> l<4:1> el<4:25>
                  n<> u<65> t<Data_declaration> p<66> c<64> l<4:1> el<4:25>
                    n<> u<64> t<Type_declaration> p<65> c<62> l<4:1> el<4:25>
                      n<> u<62> t<Data_type> p<64> c<51> s<63> l<4:9> el<4:19>
                        n<> u<51> t<IntVec_TypeBit> p<62> s<61> l<4:9> el<4:12>
                        n<> u<61> t<Packed_dimension> p<62> c<60> l<4:13> el<4:19>
                          n<> u<60> t<Constant_range> p<61> c<55> l<4:14> el<4:18>
                            n<> u<55> t<Constant_expression> p<60> c<54> s<59> l<4:14> el<4:16>
                              n<> u<54> t<Constant_primary> p<55> c<53> l<4:14> el<4:16>
                                n<> u<53> t<Primary_literal> p<54> c<52> l<4:14> el<4:16>
                                  n<15> u<52> t<INT_CONST> p<53> l<4:14> el<4:16>
                            n<> u<59> t<Constant_expression> p<60> c<58> l<4:17> el<4:18>
                              n<> u<58> t<Constant_primary> p<59> c<57> l<4:17> el<4:18>
                                n<> u<57> t<Primary_literal> p<58> c<56> l<4:17> el<4:18>
                                  n<0> u<56> t<INT_CONST> p<57> l<4:17> el<4:18>
                      n<bits> u<63> t<STRING_CONST> p<64> l<4:20> el<4:24>
        n<// let ones_match(bits x, y) = x == y;> u<71> t<LINE_COMMENT> p<231> s<72> l<5:1> el<5:39>
        n<// let same(logic x, y) = x === y;> u<72> t<LINE_COMMENT> p<231> s<111> l<6:1> el<6:35>
        n<> u<111> t<Non_port_module_item> p<231> c<110> s<193> l<7:1> el<8:35>
          n<> u<110> t<Module_or_generate_item> p<111> c<109> l<7:1> el<8:35>
            n<> u<109> t<Module_common_item> p<110> c<108> l<7:1> el<8:35>
              n<> u<108> t<Always_construct> p<109> c<73> l<7:1> el<8:35>
                n<> u<73> t<ALWAYS_COMB> p<108> s<107> l<7:1> el<7:12>
                n<> u<107> t<Statement> p<108> c<74> l<8:1> el<8:35>
                  n<a1> u<74> t<STRING_CONST> p<107> s<106> l<8:1> el<8:3>
                  n<> u<106> t<Statement_item> p<107> c<105> l<8:4> el<8:35>
                    n<> u<105> t<Procedural_assertion_statement> p<106> c<104> l<8:4> el<8:35>
                      n<> u<104> t<Immediate_assertion_statement> p<105> c<103> l<8:4> el<8:35>
                        n<> u<103> t<Simple_immediate_assertion_statement> p<104> c<102> l<8:4> el<8:35>
                          n<> u<102> t<Simple_immediate_assert_statement> p<103> c<99> l<8:4> el<8:35>
                            n<> u<99> t<Expression> p<102> c<98> s<101> l<8:11> el<8:33>
                              n<> u<98> t<Expression> p<99> c<85> l<8:12> el<8:32>
                                n<> u<85> t<Expression> p<98> c<84> s<97> l<8:12> el<8:20>
                                  n<> u<84> t<Primary> p<85> c<83> l<8:12> el<8:20>
                                    n<> u<83> t<Cast> p<84> c<78> l<8:12> el<8:20>
                                      n<> u<78> t<Casting_type> p<83> c<77> s<82> l<8:12> el<8:16>
                                        n<bits> u<77> t<Simple_type> p<78> c<76> l<8:12> el<8:16>
                                          n<> u<76> t<Ps_type_identifier> p<77> c<75> l<8:12> el<8:16>
                                            n<bits> u<75> t<STRING_CONST> p<76> l<8:12> el<8:16>
                                      n<> u<82> t<Expression> p<83> c<81> l<8:18> el<8:19>
                                        n<> u<81> t<Primary> p<82> c<80> l<8:18> el<8:19>
                                          n<> u<80> t<Primary_literal> p<81> c<79> l<8:18> el<8:19>
                                            n<a> u<79> t<STRING_CONST> p<80> l<8:18> el<8:19>
                                n<> u<97> t<BinOp_Equiv> p<98> s<96> l<8:21> el<8:23>
                                n<> u<96> t<Expression> p<98> c<95> l<8:24> el<8:32>
                                  n<> u<95> t<Primary> p<96> c<94> l<8:24> el<8:32>
                                    n<> u<94> t<Cast> p<95> c<89> l<8:24> el<8:32>
                                      n<> u<89> t<Casting_type> p<94> c<88> s<93> l<8:24> el<8:28>
                                        n<bits> u<88> t<Simple_type> p<89> c<87> l<8:24> el<8:28>
                                          n<> u<87> t<Ps_type_identifier> p<88> c<86> l<8:24> el<8:28>
                                            n<bits> u<86> t<STRING_CONST> p<87> l<8:24> el<8:28>
                                      n<> u<93> t<Expression> p<94> c<92> l<8:30> el<8:31>
                                        n<> u<92> t<Primary> p<93> c<91> l<8:30> el<8:31>
                                          n<> u<91> t<Primary_literal> p<92> c<90> l<8:30> el<8:31>
                                            n<b> u<90> t<STRING_CONST> p<91> l<8:30> el<8:31>
                            n<> u<101> t<Action_block> p<102> c<100> l<8:34> el<8:35>
                              n<> u<100> t<Statement_or_null> p<101> l<8:34> el<8:35>
        n<> u<193> t<Non_port_module_item> p<231> c<192> s<228> l<9:1> el<11:12>
          n<> u<192> t<Module_or_generate_item> p<193> c<191> l<9:1> el<11:12>
            n<> u<191> t<Module_common_item> p<192> c<190> l<9:1> el<11:12>
              n<> u<190> t<Module_or_generate_item_declaration> p<191> c<189> l<9:1> el<11:12>
                n<> u<189> t<Package_or_generate_item_declaration> p<190> c<188> l<9:1> el<11:12>
                  n<> u<188> t<Assertion_item_declaration> p<189> c<187> l<9:1> el<11:12>
                    n<> u<187> t<Property_declaration> p<188> c<112> l<9:1> el<11:12>
                      n<toggles> u<112> t<STRING_CONST> p<187> s<125> l<9:10> el<9:17>
                      n<> u<125> t<Property_port_list> p<187> c<119> s<185> l<9:18> el<9:26>
                        n<> u<119> t<Property_port_item> p<125> c<117> s<124> l<9:18> el<9:23>
                          n<> u<117> t<Property_formal_type> p<119> c<116> s<118> l<9:18> el<9:21>
                            n<> u<116> t<SeqFormatType_Data> p<117> c<115> l<9:18> el<9:21>
                              n<> u<115> t<Data_type_or_implicit> p<116> c<114> l<9:18> el<9:21>
                                n<> u<114> t<Data_type> p<115> c<113> l<9:18> el<9:21>
                                  n<> u<113> t<IntVec_TypeBit> p<114> l<9:18> el<9:21>
                          n<x> u<118> t<STRING_CONST> p<119> l<9:22> el<9:23>
                        n<> u<124> t<Property_port_item> p<125> c<122> l<9:25> el<9:26>
                          n<> u<122> t<Property_formal_type> p<124> c<121> s<123> l<9:25> el<9:25>
                            n<> u<121> t<SeqFormatType_Data> p<122> c<120> l<9:25> el<9:25>
                              n<> u<120> t<Data_type_or_implicit> p<121> l<9:25> el<9:25>
                          n<y> u<123> t<STRING_CONST> p<124> l<9:25> el<9:26>
                      n<> u<185> t<Property_spec> p<187> c<184> s<186> l<10:1> el<10:58>
                        n<> u<184> t<Property_expr> p<185> c<152> l<10:1> el<10:58>
                          n<> u<152> t<Sequence_expr> p<184> c<151> s<183> l<10:1> el<10:26>
                            n<> u<151> t<Expression_or_dist> p<152> c<150> l<10:1> el<10:26>
                              n<> u<150> t<Expression> p<151> c<149> l<10:1> el<10:26>
                                n<> u<149> t<Expression> p<150> c<136> l<10:2> el<10:25>
                                  n<> u<136> t<Expression> p<149> c<135> s<148> l<10:2> el<10:11>
                                    n<> u<135> t<Primary> p<136> c<134> l<10:2> el<10:11>
                                      n<> u<134> t<Cast> p<135> c<129> l<10:2> el<10:11>
                                        n<> u<129> t<Casting_type> p<134> c<128> s<133> l<10:2> el<10:7>
                                          n<logic> u<128> t<Simple_type> p<129> c<127> l<10:2> el<10:7>
                                            n<> u<127> t<Integer_type> p<128> c<126> l<10:2> el<10:7>
                                              n<> u<126> t<IntVec_TypeLogic> p<127> l<10:2> el<10:7>
                                        n<> u<133> t<Expression> p<134> c<132> l<10:9> el<10:10>
                                          n<> u<132> t<Primary> p<133> c<131> l<10:9> el<10:10>
                                            n<> u<131> t<Primary_literal> p<132> c<130> l<10:9> el<10:10>
                                              n<x> u<130> t<STRING_CONST> p<131> l<10:9> el<10:10>
                                  n<> u<148> t<BinOp_FourStateLogicEqual> p<149> s<147> l<10:12> el<10:15>
                                  n<> u<147> t<Expression> p<149> c<146> l<10:16> el<10:25>
                                    n<> u<146> t<Primary> p<147> c<145> l<10:16> el<10:25>
                                      n<> u<145> t<Cast> p<146> c<140> l<10:16> el<10:25>
                                        n<> u<140> t<Casting_type> p<145> c<139> s<144> l<10:16> el<10:21>
                                          n<logic> u<139> t<Simple_type> p<140> c<138> l<10:16> el<10:21>
                                            n<> u<138> t<Integer_type> p<139> c<137> l<10:16> el<10:21>
                                              n<> u<137> t<IntVec_TypeLogic> p<138> l<10:16> el<10:21>
                                        n<> u<144> t<Expression> p<145> c<143> l<10:23> el<10:24>
                                          n<> u<143> t<Primary> p<144> c<142> l<10:23> el<10:24>
                                            n<> u<142> t<Primary_literal> p<143> c<141> l<10:23> el<10:24>
                                              n<y> u<141> t<STRING_CONST> p<142> l<10:23> el<10:24>
                          n<> u<183> t<NON_OVERLAP_IMPLY> p<184> s<182> l<10:27> el<10:30>
                          n<> u<182> t<Property_expr> p<184> c<181> l<10:31> el<10:58>
                            n<> u<181> t<Sequence_expr> p<182> c<180> l<10:31> el<10:58>
                              n<> u<180> t<Expression_or_dist> p<181> c<179> l<10:31> el<10:58>
                                n<> u<179> t<Expression> p<180> c<178> l<10:31> el<10:58>
                                  n<> u<178> t<Unary_Not> p<179> s<177> l<10:31> el<10:32>
                                  n<> u<177> t<Expression> p<179> c<176> l<10:33> el<10:58>
                                    n<> u<176> t<Expression> p<177> c<163> l<10:34> el<10:57>
                                      n<> u<163> t<Expression> p<176> c<162> s<175> l<10:34> el<10:43>
                                        n<> u<162> t<Primary> p<163> c<161> l<10:34> el<10:43>
                                          n<> u<161> t<Cast> p<162> c<156> l<10:34> el<10:43>
                                            n<> u<156> t<Casting_type> p<161> c<155> s<160> l<10:34> el<10:39>
                                              n<logic> u<155> t<Simple_type> p<156> c<154> l<10:34> el<10:39>
                                                n<> u<154> t<Integer_type> p<155> c<153> l<10:34> el<10:39>
                                                  n<> u<153> t<IntVec_TypeLogic> p<154> l<10:34> el<10:39>
                                            n<> u<160> t<Expression> p<161> c<159> l<10:41> el<10:42>
                                              n<> u<159> t<Primary> p<160> c<158> l<10:41> el<10:42>
                                                n<> u<158> t<Primary_literal> p<159> c<157> l<10:41> el<10:42>
                                                  n<x> u<157> t<STRING_CONST> p<158> l<10:41> el<10:42>
                                      n<> u<175> t<BinOp_FourStateLogicEqual> p<176> s<174> l<10:44> el<10:47>
                                      n<> u<174> t<Expression> p<176> c<173> l<10:48> el<10:57>
                                        n<> u<173> t<Primary> p<174> c<172> l<10:48> el<10:57>
                                          n<> u<172> t<Cast> p<173> c<167> l<10:48> el<10:57>
                                            n<> u<167> t<Casting_type> p<172> c<166> s<171> l<10:48> el<10:53>
                                              n<logic> u<166> t<Simple_type> p<167> c<165> l<10:48> el<10:53>
                                                n<> u<165> t<Integer_type> p<166> c<164> l<10:48> el<10:53>
                                                  n<> u<164> t<IntVec_TypeLogic> p<165> l<10:48> el<10:53>
                                            n<> u<171> t<Expression> p<172> c<170> l<10:55> el<10:56>
                                              n<> u<170> t<Primary> p<171> c<169> l<10:55> el<10:56>
                                                n<> u<169> t<Primary_literal> p<170> c<168> l<10:55> el<10:56>
                                                  n<y> u<168> t<STRING_CONST> p<169> l<10:55> el<10:56>
                      n<> u<186> t<ENDPROPERTY> p<187> l<11:1> el<11:12>
        n<> u<228> t<Non_port_module_item> p<231> c<227> s<230> l<12:1> el<12:54>
          n<> u<227> t<Module_or_generate_item> p<228> c<226> l<12:1> el<12:54>
            n<> u<226> t<Module_common_item> p<227> c<225> l<12:1> el<12:54>
              n<> u<225> t<Assertion_item> p<226> c<224> l<12:1> el<12:54>
                n<> u<224> t<Concurrent_assertion_item> p<225> c<194> l<12:1> el<12:54>
                  n<a2> u<194> t<STRING_CONST> p<224> s<223> l<12:1> el<12:3>
                  n<> u<223> t<Concurrent_assertion_statement> p<224> c<222> l<12:5> el<12:54>
                    n<> u<222> t<Assert_property_statement> p<223> c<219> l<12:5> el<12:54>
                      n<> u<219> t<Property_spec> p<222> c<201> s<221> l<12:22> el<12:52>
                        n<> u<201> t<Clocking_event> p<219> c<200> s<218> l<12:22> el<12:38>
                          n<> u<200> t<Event_expression> p<201> c<195> l<12:24> el<12:37>
                            n<> u<195> t<Edge_Posedge> p<200> s<199> l<12:24> el<12:31>
                            n<> u<199> t<Expression> p<200> c<198> l<12:32> el<12:37>
                              n<> u<198> t<Primary> p<199> c<197> l<12:32> el<12:37>
                                n<> u<197> t<Primary_literal> p<198> c<196> l<12:32> el<12:37>
                                  n<clock> u<196> t<STRING_CONST> p<197> l<12:32> el<12:37>
                        n<> u<218> t<Property_expr> p<219> c<217> l<12:39> el<12:52>
                          n<> u<217> t<Sequence_expr> p<218> c<216> l<12:39> el<12:52>
                            n<> u<216> t<Expression_or_dist> p<217> c<215> l<12:39> el<12:52>
                              n<> u<215> t<Expression> p<216> c<214> l<12:39> el<12:52>
                                n<> u<214> t<Primary> p<215> c<213> l<12:39> el<12:52>
                                  n<> u<213> t<Complex_func_call> p<214> c<202> l<12:39> el<12:52>
                                    n<toggles> u<202> t<STRING_CONST> p<213> s<212> l<12:39> el<12:46>
                                    n<> u<212> t<Argument_list> p<213> c<206> l<12:47> el<12:51>
                                      n<> u<206> t<Expression> p<212> c<205> s<211> l<12:47> el<12:48>
                                        n<> u<205> t<Primary> p<206> c<204> l<12:47> el<12:48>
                                          n<> u<204> t<Primary_literal> p<205> c<203> l<12:47> el<12:48>
                                            n<c> u<203> t<STRING_CONST> p<204> l<12:47> el<12:48>
                                      n<> u<211> t<Argument> p<212> c<210> l<12:50> el<12:51>
                                        n<> u<210> t<Expression> p<211> c<209> l<12:50> el<12:51>
                                          n<> u<209> t<Primary> p<210> c<208> l<12:50> el<12:51>
                                            n<> u<208> t<Primary_literal> p<209> c<207> l<12:50> el<12:51>
                                              n<d> u<207> t<STRING_CONST> p<208> l<12:50> el<12:51>
                      n<> u<221> t<Action_block> p<222> c<220> l<12:53> el<12:54>
                        n<> u<220> t<Statement_or_null> p<221> l<12:53> el<12:54>
        n<> u<230> t<ENDMODULE> p<231> s<229> l<13:1> el<13:10>
        n<m> u<229> t<STRING_CONST> p<231> l<13:13> el<13:14>
    n<> u<433> t<Description> p<434> c<432> l<16:1> el<27:14>
      n<> u<432> t<Module_declaration> p<433> c<243> l<16:1> el<27:14>
        n<> u<243> t<Module_ansi_header> p<432> c<233> s<255> l<16:1> el<16:23>
          n<module> u<233> t<Module_keyword> p<243> s<234> l<16:1> el<16:7>
          n<m> u<234> t<STRING_CONST> p<243> s<235> l<16:8> el<16:9>
          n<> u<235> t<Package_import_declaration_list> p<243> s<242> l<16:9> el<16:9>
          n<> u<242> t<Port_declaration_list> p<243> c<241> l<16:9> el<16:22>
            n<> u<241> t<Ansi_port_declaration> p<242> c<239> l<16:10> el<16:21>
              n<> u<239> t<Net_port_header> p<241> c<236> s<240> l<16:10> el<16:15>
                n<> u<236> t<PortDir_Inp> p<239> s<238> l<16:10> el<16:15>
                n<> u<238> t<Net_port_type> p<239> c<237> l<16:16> el<16:16>
                  n<> u<237> t<Data_type_or_implicit> p<238> l<16:16> el<16:16>
              n<clock> u<240> t<STRING_CONST> p<241> l<16:16> el<16:21>
        n<> u<255> t<Non_port_module_item> p<432> c<254> s<278> l<17:1> el<17:9>
          n<> u<254> t<Module_or_generate_item> p<255> c<253> l<17:1> el<17:9>
            n<> u<253> t<Module_common_item> p<254> c<252> l<17:1> el<17:9>
              n<> u<252> t<Module_or_generate_item_declaration> p<253> c<251> l<17:1> el<17:9>
                n<> u<251> t<Package_or_generate_item_declaration> p<252> c<250> l<17:1> el<17:9>
                  n<> u<250> t<Data_declaration> p<251> c<249> l<17:1> el<17:9>
                    n<> u<249> t<Variable_declaration> p<250> c<245> l<17:1> el<17:9>
                      n<> u<245> t<Data_type> p<249> c<244> s<248> l<17:1> el<17:6>
                        n<> u<244> t<IntVec_TypeLogic> p<245> l<17:1> el<17:6>
                      n<> u<248> t<Variable_decl_assignment_list> p<249> c<247> l<17:7> el<17:8>
                        n<> u<247> t<Variable_decl_assignment> p<248> c<246> l<17:7> el<17:8>
                          n<a> u<246> t<STRING_CONST> p<247> l<17:7> el<17:8>
        n<> u<278> t<Non_port_module_item> p<432> c<277> s<310> l<18:1> el<18:22>
          n<> u<277> t<Module_or_generate_item> p<278> c<276> l<18:1> el<18:22>
            n<> u<276> t<Module_common_item> p<277> c<275> l<18:1> el<18:22>
              n<> u<275> t<Module_or_generate_item_declaration> p<276> c<274> l<18:1> el<18:22>
                n<> u<274> t<Package_or_generate_item_declaration> p<275> c<273> l<18:1> el<18:22>
                  n<> u<273> t<Assertion_item_declaration> p<274> c<272> l<18:1> el<18:22>
                    n<> u<272> t<Let_declaration> p<273> c<256> l<18:1> el<18:22>
                      n<p1> u<256> t<STRING_CONST> p<272> s<261> l<18:5> el<18:7>
                      n<> u<261> t<Let_port_list> p<272> c<260> s<271> l<18:8> el<18:9>
                        n<> u<260> t<Let_port_item> p<261> c<258> l<18:8> el<18:9>
                          n<> u<258> t<Let_formal_type> p<260> c<257> s<259> l<18:8> el<18:8>
                            n<> u<257> t<Data_type_or_implicit> p<258> l<18:8> el<18:8>
                          n<x> u<259> t<STRING_CONST> p<260> l<18:8> el<18:9>
                      n<> u<271> t<Expression> p<272> c<270> l<18:13> el<18:21>
                        n<> u<270> t<Primary> p<271> c<269> l<18:13> el<18:21>
                          n<> u<269> t<Complex_func_call> p<270> c<262> l<18:13> el<18:21>
                            n<> u<262> t<Dollar_keyword> p<269> s<263> l<18:13> el<18:14>
                            n<past> u<263> t<STRING_CONST> p<269> s<268> l<18:14> el<18:18>
                            n<> u<268> t<Argument_list> p<269> c<267> l<18:19> el<18:20>
                              n<> u<267> t<Expression> p<268> c<266> l<18:19> el<18:20>
                                n<> u<266> t<Primary> p<267> c<265> l<18:19> el<18:20>
                                  n<> u<265> t<Primary_literal> p<266> c<264> l<18:19> el<18:20>
                                    n<x> u<264> t<STRING_CONST> p<265> l<18:19> el<18:20>
        n<> u<310> t<Non_port_module_item> p<432> c<309> s<333> l<19:1> el<19:41>
          n<> u<309> t<Module_or_generate_item> p<310> c<308> l<19:1> el<19:41>
            n<> u<308> t<Module_common_item> p<309> c<307> l<19:1> el<19:41>
              n<> u<307> t<Module_or_generate_item_declaration> p<308> c<306> l<19:1> el<19:41>
                n<> u<306> t<Package_or_generate_item_declaration> p<307> c<305> l<19:1> el<19:41>
                  n<> u<305> t<Assertion_item_declaration> p<306> c<304> l<19:1> el<19:41>
                    n<> u<304> t<Let_declaration> p<305> c<279> l<19:1> el<19:41>
                      n<p2> u<279> t<STRING_CONST> p<304> s<284> l<19:5> el<19:7>
                      n<> u<284> t<Let_port_list> p<304> c<283> s<303> l<19:8> el<19:9>
                        n<> u<283> t<Let_port_item> p<284> c<281> l<19:8> el<19:9>
                          n<> u<281> t<Let_formal_type> p<283> c<280> s<282> l<19:8> el<19:8>
                            n<> u<280> t<Data_type_or_implicit> p<281> l<19:8> el<19:8>
                          n<x> u<282> t<STRING_CONST> p<283> l<19:8> el<19:9>
                      n<> u<303> t<Expression> p<304> c<302> l<19:13> el<19:40>
                        n<> u<302> t<Primary> p<303> c<301> l<19:13> el<19:40>
                          n<> u<301> t<System_task> p<302> c<286> l<19:13> el<19:40>
                            n<> u<286> t<System_task_names> p<301> c<285> s<293> l<19:13> el<19:18>
                              n<$past> u<285> t<STRING_CONST> p<286> l<19:14> el<19:18>
                            n<> u<293> t<Argument_list> p<301> c<290> s<300> l<19:19> el<19:22>
                              n<> u<290> t<Expression> p<293> c<289> s<291> l<19:19> el<19:20>
                                n<> u<289> t<Primary> p<290> c<288> l<19:19> el<19:20>
                                  n<> u<288> t<Primary_literal> p<289> c<287> l<19:19> el<19:20>
                                    n<x> u<287> t<STRING_CONST> p<288> l<19:19> el<19:20>
                              n<> u<291> t<Argument> p<293> s<292> l<19:21> el<19:21>
                              n<> u<292> t<Argument> p<293> l<19:22> el<19:22>
                            n<> u<300> t<Clocking_event> p<301> c<299> l<19:23> el<19:39>
                              n<> u<299> t<Event_expression> p<300> c<294> l<19:25> el<19:38>
                                n<> u<294> t<Edge_Posedge> p<299> s<298> l<19:25> el<19:32>
                                n<> u<298> t<Expression> p<299> c<297> l<19:33> el<19:38>
                                  n<> u<297> t<Primary> p<298> c<296> l<19:33> el<19:38>
                                    n<> u<296> t<Primary_literal> p<297> c<295> l<19:33> el<19:38>
                                      n<clock> u<295> t<STRING_CONST> p<296> l<19:33> el<19:38>
        n<> u<333> t<Non_port_module_item> p<432> c<332> s<399> l<20:1> el<20:24>
          n<> u<332> t<Module_or_generate_item> p<333> c<331> l<20:1> el<20:24>
            n<> u<331> t<Module_common_item> p<332> c<330> l<20:1> el<20:24>
              n<> u<330> t<Module_or_generate_item_declaration> p<331> c<329> l<20:1> el<20:24>
                n<> u<329> t<Package_or_generate_item_declaration> p<330> c<328> l<20:1> el<20:24>
                  n<> u<328> t<Assertion_item_declaration> p<329> c<327> l<20:1> el<20:24>
                    n<> u<327> t<Let_declaration> p<328> c<311> l<20:1> el<20:24>
                      n<s> u<311> t<STRING_CONST> p<327> s<316> l<20:5> el<20:6>
                      n<> u<316> t<Let_port_list> p<327> c<315> s<326> l<20:7> el<20:8>
                        n<> u<315> t<Let_port_item> p<316> c<313> l<20:7> el<20:8>
                          n<> u<313> t<Let_formal_type> p<315> c<312> s<314> l<20:7> el<20:7>
                            n<> u<312> t<Data_type_or_implicit> p<313> l<20:7> el<20:7>
                          n<x> u<314> t<STRING_CONST> p<315> l<20:7> el<20:8>
                      n<> u<326> t<Expression> p<327> c<325> l<20:12> el<20:23>
                        n<> u<325> t<Primary> p<326> c<324> l<20:12> el<20:23>
                          n<> u<324> t<Complex_func_call> p<325> c<317> l<20:12> el<20:23>
                            n<> u<317> t<Dollar_keyword> p<324> s<318> l<20:12> el<20:13>
                            n<sampled> u<318> t<STRING_CONST> p<324> s<323> l<20:13> el<20:20>
                            n<> u<323> t<Argument_list> p<324> c<322> l<20:21> el<20:22>
                              n<> u<322> t<Expression> p<323> c<321> l<20:21> el<20:22>
                                n<> u<321> t<Primary> p<322> c<320> l<20:21> el<20:22>
                                  n<> u<320> t<Primary_literal> p<321> c<319> l<20:21> el<20:22>
                                    n<x> u<319> t<STRING_CONST> p<320> l<20:21> el<20:22>
        n<> u<399> t<Non_port_module_item> p<432> c<398> s<429> l<21:1> el<25:4>
          n<> u<398> t<Module_or_generate_item> p<399> c<397> l<21:1> el<25:4>
            n<> u<397> t<Module_common_item> p<398> c<396> l<21:1> el<25:4>
              n<> u<396> t<Always_construct> p<397> c<334> l<21:1> el<25:4>
                n<> u<334> t<ALWAYS_COMB> p<396> s<395> l<21:1> el<21:12>
                n<> u<395> t<Statement> p<396> c<394> l<21:13> el<25:4>
                  n<> u<394> t<Statement_item> p<395> c<393> l<21:13> el<25:4>
                    n<> u<393> t<Seq_block> p<394> c<353> l<21:13> el<25:4>
                      n<> u<353> t<Statement_or_null> p<393> c<352> s<372> l<22:1> el<22:19>
                        n<> u<352> t<Statement> p<353> c<335> l<22:1> el<22:19>
                          n<a1> u<335> t<STRING_CONST> p<352> s<351> l<22:1> el<22:3>
                          n<> u<351> t<Statement_item> p<352> c<350> l<22:5> el<22:19>
                            n<> u<350> t<Procedural_assertion_statement> p<351> c<349> l<22:5> el<22:19>
                              n<> u<349> t<Immediate_assertion_statement> p<350> c<348> l<22:5> el<22:19>
                                n<> u<348> t<Simple_immediate_assertion_statement> p<349> c<347> l<22:5> el<22:19>
                                  n<> u<347> t<Simple_immediate_assert_statement> p<348> c<344> l<22:5> el<22:19>
                                    n<> u<344> t<Expression> p<347> c<343> s<346> l<22:12> el<22:17>
                                      n<> u<343> t<Primary> p<344> c<342> l<22:12> el<22:17>
                                        n<> u<342> t<Complex_func_call> p<343> c<336> l<22:12> el<22:17>
                                          n<p1> u<336> t<STRING_CONST> p<342> s<341> l<22:12> el<22:14>
                                          n<> u<341> t<Argument_list> p<342> c<340> l<22:15> el<22:16>
                                            n<> u<340> t<Expression> p<341> c<339> l<22:15> el<22:16>
                                              n<> u<339> t<Primary> p<340> c<338> l<22:15> el<22:16>
                                                n<> u<338> t<Primary_literal> p<339> c<337> l<22:15> el<22:16>
                                                  n<a> u<337> t<STRING_CONST> p<338> l<22:15> el<22:16>
                                    n<> u<346> t<Action_block> p<347> c<345> l<22:18> el<22:19>
                                      n<> u<345> t<Statement_or_null> p<346> l<22:18> el<22:19>
                      n<> u<372> t<Statement_or_null> p<393> c<371> s<391> l<23:1> el<23:19>
                        n<> u<371> t<Statement> p<372> c<354> l<23:1> el<23:19>
                          n<a2> u<354> t<STRING_CONST> p<371> s<370> l<23:1> el<23:3>
                          n<> u<370> t<Statement_item> p<371> c<369> l<23:5> el<23:19>
                            n<> u<369> t<Procedural_assertion_statement> p<370> c<368> l<23:5> el<23:19>
                              n<> u<368> t<Immediate_assertion_statement> p<369> c<367> l<23:5> el<23:19>
                                n<> u<367> t<Simple_immediate_assertion_statement> p<368> c<366> l<23:5> el<23:19>
                                  n<> u<366> t<Simple_immediate_assert_statement> p<367> c<363> l<23:5> el<23:19>
                                    n<> u<363> t<Expression> p<366> c<362> s<365> l<23:12> el<23:17>
                                      n<> u<362> t<Primary> p<363> c<361> l<23:12> el<23:17>
                                        n<> u<361> t<Complex_func_call> p<362> c<355> l<23:12> el<23:17>
                                          n<p2> u<355> t<STRING_CONST> p<361> s<360> l<23:12> el<23:14>
                                          n<> u<360> t<Argument_list> p<361> c<359> l<23:15> el<23:16>
                                            n<> u<359> t<Expression> p<360> c<358> l<23:15> el<23:16>
                                              n<> u<358> t<Primary> p<359> c<357> l<23:15> el<23:16>
                                                n<> u<357> t<Primary_literal> p<358> c<356> l<23:15> el<23:16>
                                                  n<a> u<356> t<STRING_CONST> p<357> l<23:15> el<23:16>
                                    n<> u<365> t<Action_block> p<366> c<364> l<23:18> el<23:19>
                                      n<> u<364> t<Statement_or_null> p<365> l<23:18> el<23:19>
                      n<> u<391> t<Statement_or_null> p<393> c<390> s<392> l<24:1> el<24:18>
                        n<> u<390> t<Statement> p<391> c<373> l<24:1> el<24:18>
                          n<a3> u<373> t<STRING_CONST> p<390> s<389> l<24:1> el<24:3>
                          n<> u<389> t<Statement_item> p<390> c<388> l<24:5> el<24:18>
                            n<> u<388> t<Procedural_assertion_statement> p<389> c<387> l<24:5> el<24:18>
                              n<> u<387> t<Immediate_assertion_statement> p<388> c<386> l<24:5> el<24:18>
                                n<> u<386> t<Simple_immediate_assertion_statement> p<387> c<385> l<24:5> el<24:18>
                                  n<> u<385> t<Simple_immediate_assert_statement> p<386> c<382> l<24:5> el<24:18>
                                    n<> u<382> t<Expression> p<385> c<381> s<384> l<24:12> el<24:16>
                                      n<> u<381> t<Primary> p<382> c<380> l<24:12> el<24:16>
                                        n<> u<380> t<Complex_func_call> p<381> c<374> l<24:12> el<24:16>
                                          n<s> u<374> t<STRING_CONST> p<380> s<379> l<24:12> el<24:13>
                                          n<> u<379> t<Argument_list> p<380> c<378> l<24:14> el<24:15>
                                            n<> u<378> t<Expression> p<379> c<377> l<24:14> el<24:15>
                                              n<> u<377> t<Primary> p<378> c<376> l<24:14> el<24:15>
                                                n<> u<376> t<Primary_literal> p<377> c<375> l<24:14> el<24:15>
                                                  n<a> u<375> t<STRING_CONST> p<376> l<24:14> el<24:15>
                                    n<> u<384> t<Action_block> p<385> c<383> l<24:17> el<24:18>
                                      n<> u<383> t<Statement_or_null> p<384> l<24:17> el<24:18>
                      n<> u<392> t<END> p<393> l<25:1> el<25:4>
        n<> u<429> t<Non_port_module_item> p<432> c<428> s<431> l<26:1> el<26:45>
          n<> u<428> t<Module_or_generate_item> p<429> c<427> l<26:1> el<26:45>
            n<> u<427> t<Module_common_item> p<428> c<426> l<26:1> el<26:45>
              n<> u<426> t<Assertion_item> p<427> c<425> l<26:1> el<26:45>
                n<> u<425> t<Concurrent_assertion_item> p<426> c<400> l<26:1> el<26:45>
                  n<a4> u<400> t<STRING_CONST> p<425> s<424> l<26:1> el<26:3>
                  n<> u<424> t<Concurrent_assertion_statement> p<425> c<423> l<26:5> el<26:45>
                    n<> u<423> t<Assert_property_statement> p<424> c<420> l<26:5> el<26:45>
                      n<> u<420> t<Property_spec> p<423> c<407> s<422> l<26:21> el<26:43>
                        n<> u<407> t<Clocking_event> p<420> c<406> s<419> l<26:21> el<26:37>
                          n<> u<406> t<Event_expression> p<407> c<401> l<26:23> el<26:36>
                            n<> u<401> t<Edge_Posedge> p<406> s<405> l<26:23> el<26:30>
                            n<> u<405> t<Expression> p<406> c<404> l<26:31> el<26:36>
                              n<> u<404> t<Primary> p<405> c<403> l<26:31> el<26:36>
                                n<> u<403> t<Primary_literal> p<404> c<402> l<26:31> el<26:36>
                                  n<clock> u<402> t<STRING_CONST> p<403> l<26:31> el<26:36>
                        n<> u<419> t<Property_expr> p<420> c<418> l<26:38> el<26:43>
                          n<> u<418> t<Sequence_expr> p<419> c<417> l<26:38> el<26:43>
                            n<> u<417> t<Expression_or_dist> p<418> c<416> l<26:38> el<26:43>
                              n<> u<416> t<Expression> p<417> c<415> l<26:38> el<26:43>
                                n<> u<415> t<Primary> p<416> c<414> l<26:38> el<26:43>
                                  n<> u<414> t<Complex_func_call> p<415> c<408> l<26:38> el<26:43>
                                    n<p1> u<408> t<STRING_CONST> p<414> s<413> l<26:38> el<26:40>
                                    n<> u<413> t<Argument_list> p<414> c<412> l<26:41> el<26:42>
                                      n<> u<412> t<Expression> p<413> c<411> l<26:41> el<26:42>
                                        n<> u<411> t<Primary> p<412> c<410> l<26:41> el<26:42>
                                          n<> u<410> t<Primary_literal> p<411> c<409> l<26:41> el<26:42>
                                            n<a> u<409> t<STRING_CONST> p<410> l<26:41> el<26:42>
                      n<> u<422> t<Action_block> p<423> c<421> l<26:44> el<26:45>
                        n<> u<421> t<Statement_or_null> p<422> l<26:44> el<26:45>
        n<> u<431> t<ENDMODULE> p<432> s<430> l<27:1> el<27:10>
        n<m> u<430> t<STRING_CONST> p<432> l<27:13> el<27:14>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: No timescale set for "m".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: Compile module "work@m".
[WRN:CP0334] ${SURELOG_DIR}/tests/Assertions/dut.sv:16:1: Colliding compilation unit name: "m",
             ${SURELOG_DIR}/tests/Assertions/dut.sv:1:1: previous usage.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
ArrayTypespec                                          1
Assert                                                 1
BitTypespec                                            2
Constant                                               6
Design                                                 1
Identifier                                             3
ImmediateAssert                                        1
IntTypespec                                            6
LogicTypespec                                          4
Module                                                 2
ModuleTypespec                                         2
Net                                                    5
Operation                                             12
Port                                                   1
PropFormalDecl                                         2
PropertyDecl                                           1
PropertySpec                                           2
Range                                                  3
RefObj                                                 7
RefTypespec                                           14
SourceFile                                             1
TypedefTypespec                                        1
------------------------------------------------------------
Total:                                                79
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Assertions/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/Assertions/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@m), line:1:8, endln:1:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:work@m
  |vpiPropertyDecl:
  \_PropertyDecl: (work@m.toggles), line:9:1, endln:11:12
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:toggles
    |vpiFullName:work@m.toggles
    |vpiPropFormalDecl:
    \_PropFormalDecl: (x), line:9:22, endln:9:23
      |vpiParent:
      \_PropertyDecl: (work@m.toggles), line:9:1, endln:11:12
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (work@m.toggles.x), line:9:18, endln:9:21
        |vpiParent:
        \_PropFormalDecl: (x), line:9:22, endln:9:23
        |vpiFullName:work@m.toggles.x
        |vpiActual:
        \_BitTypespec: , line:4:9, endln:4:12
    |vpiPropFormalDecl:
    \_PropFormalDecl: (y), line:9:25, endln:9:26
      |vpiParent:
      \_PropertyDecl: (work@m.toggles), line:9:1, endln:11:12
      |vpiName:y
      |vpiTypespec:
      \_RefTypespec: (work@m.toggles.y), line:9:18, endln:9:21
        |vpiParent:
        \_PropFormalDecl: (y), line:9:25, endln:9:26
        |vpiFullName:work@m.toggles.y
        |vpiActual:
        \_BitTypespec: , line:4:9, endln:4:12
    |vpiPropertySpec:
    \_PropertySpec: , line:10:1, endln:10:58
      |vpiParent:
      \_PropertyDecl: (work@m.toggles), line:9:1, endln:11:12
      |vpiPropertyExpr:
      \_Operation: , line:10:1, endln:10:58
        |vpiParent:
        \_PropertySpec: , line:10:1, endln:10:58
        |vpiOpType:51
        |vpiOperand:
        \_Operation: , line:10:2, endln:10:25
          |vpiParent:
          \_Operation: , line:10:1, endln:10:58
          |vpiOpType:16
          |vpiOperand:
          \_Operation: , line:10:2, endln:10:11
            |vpiParent:
            \_Operation: , line:10:2, endln:10:25
            |vpiOpType:67
            |vpiOperand:
            \_RefObj: (work@m.toggles.x), line:10:9, endln:10:10
              |vpiParent:
              \_Operation: , line:10:2, endln:10:11
              |vpiName:x
              |vpiFullName:work@m.toggles.x
              |vpiActual:
              \_Net: (work@m.x), line:10:9, endln:10:10
          |vpiOperand:
          \_Operation: , line:10:16, endln:10:25
            |vpiParent:
            \_Operation: , line:10:2, endln:10:25
            |vpiOpType:67
            |vpiOperand:
            \_RefObj: (work@m.toggles.y), line:10:23, endln:10:24
              |vpiParent:
              \_Operation: , line:10:16, endln:10:25
              |vpiName:y
              |vpiFullName:work@m.toggles.y
              |vpiActual:
              \_Net: (work@m.y), line:10:23, endln:10:24
        |vpiOperand:
        \_Operation: , line:10:31, endln:10:58
          |vpiParent:
          \_Operation: , line:10:1, endln:10:58
          |vpiOpType:3
          |vpiOperand:
          \_Operation: , line:10:34, endln:10:57
            |vpiParent:
            \_Operation: , line:10:31, endln:10:58
            |vpiOpType:16
            |vpiOperand:
            \_Operation: , line:10:34, endln:10:43
              |vpiParent:
              \_Operation: , line:10:34, endln:10:57
              |vpiOpType:67
              |vpiOperand:
              \_RefObj: (work@m.toggles.x), line:10:41, endln:10:42
                |vpiParent:
                \_Operation: , line:10:34, endln:10:43
                |vpiName:x
                |vpiFullName:work@m.toggles.x
                |vpiActual:
                \_Net: (work@m.x), line:10:9, endln:10:10
            |vpiOperand:
            \_Operation: , line:10:48, endln:10:57
              |vpiParent:
              \_Operation: , line:10:34, endln:10:57
              |vpiOpType:67
              |vpiOperand:
              \_RefObj: (work@m.toggles.y), line:10:55, endln:10:56
                |vpiParent:
                \_Operation: , line:10:48, endln:10:57
                |vpiName:y
                |vpiFullName:work@m.toggles.y
                |vpiActual:
                \_Net: (work@m.y), line:10:23, endln:10:24
  |vpiConcurrentAssertions:
  \_Assert: (work@m.a2), line:12:5, endln:12:54
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:a2
    |vpiFullName:work@m.a2
    |vpiProperty:
    \_PropertySpec: , line:12:22, endln:12:52
      |vpiParent:
      \_Assert: (work@m.a2), line:12:5, endln:12:54
      |vpiPropertyExpr:
      \_Operation: , line:12:24, endln:12:37
        |vpiParent:
        \_PropertySpec: , line:12:22, endln:12:52
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@m.a2.clock), line:12:32, endln:12:37
          |vpiParent:
          \_Operation: , line:12:24, endln:12:37
          |vpiName:clock
          |vpiFullName:work@m.a2.clock
          |vpiActual:
          \_Net: (work@m.clock), line:1:16, endln:1:21
  |vpiTypespec:
  \_BitTypespec: , line:4:9, endln:4:12
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiTypespec:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiTypespec:
  \_ArrayTypespec: , line:4:9, endln:4:19
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiRange:
    \_Range: , line:4:13, endln:4:19
      |vpiParent:
      \_ArrayTypespec: , line:4:9, endln:4:19
      |vpiLeftRange:
      \_Constant: , line:4:14, endln:4:16
        |vpiParent:
        \_Range: , line:4:13, endln:4:19
        |vpiTypespec:
        \_RefTypespec: (work@m), line:4:14, endln:4:16
          |vpiParent:
          \_Constant: , line:4:14, endln:4:16
          |vpiFullName:work@m
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:15
        |UINT:15
      |vpiRightRange:
      \_Constant: , line:4:17, endln:4:18
        |vpiParent:
        \_Range: , line:4:13, endln:4:19
        |vpiTypespec:
        \_RefTypespec: (work@m), line:4:17, endln:4:18
          |vpiParent:
          \_Constant: , line:4:17, endln:4:18
          |vpiFullName:work@m
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |UINT:0
    |vpiElemTypespec:
    \_RefTypespec: (work@m), line:4:9, endln:4:12
      |vpiParent:
      \_ArrayTypespec: , line:4:9, endln:4:19
      |vpiFullName:work@m
      |vpiActual:
      \_BitTypespec: , line:4:9, endln:4:12
    |vpiPacked:1
  |vpiTypespec:
  \_TypedefTypespec: (bits), line:4:20, endln:4:24
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:
    \_Identifier: (bits), line:4:20, endln:4:24
      |vpiParent:
      \_TypedefTypespec: (bits), line:4:20, endln:4:24
      |vpiName:bits
    |vpiTypedefAlias:
    \_RefTypespec: (work@m.bits), line:4:9, endln:4:12
      |vpiParent:
      \_TypedefTypespec: (bits), line:4:20, endln:4:24
      |vpiFullName:work@m.bits
      |vpiActual:
      \_ArrayTypespec: , line:4:9, endln:4:19
  |vpiTypespec:
  \_LogicTypespec: , line:2:1, endln:2:6
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiRange:
    \_Range: , line:2:7, endln:2:13
      |vpiParent:
      \_LogicTypespec: , line:2:1, endln:2:6
      |vpiLeftRange:
      \_Constant: , line:2:8, endln:2:10
        |vpiParent:
        \_Range: , line:2:7, endln:2:13
        |vpiTypespec:
        \_RefTypespec: (work@m), line:2:8, endln:2:10
          |vpiParent:
          \_Constant: , line:2:8, endln:2:10
          |vpiFullName:work@m
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:15
        |UINT:15
      |vpiRightRange:
      \_Constant: , line:2:11, endln:2:12
        |vpiParent:
        \_Range: , line:2:7, endln:2:13
        |vpiTypespec:
        \_RefTypespec: (work@m), line:2:11, endln:2:12
          |vpiParent:
          \_Constant: , line:2:11, endln:2:12
          |vpiFullName:work@m
          |vpiActual:
          \_IntTypespec: 
        |vpiConstType:9
        |vpiSize:64
        |vpiDecompile:0
        |UINT:0
  |vpiTypespec:
  \_LogicTypespec: , line:3:1, endln:3:6
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
  |vpiImportTypespec:
  \_BitTypespec: , line:4:9, endln:4:12
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: , line:4:9, endln:4:19
  |vpiImportTypespec:
  \_TypedefTypespec: (bits), line:4:20, endln:4:24
  |vpiImportTypespec:
  \_ImmediateAssert: , line:8:4, endln:8:35
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiLabel:a1
    |vpiExpr:
    \_Operation: , line:8:12, endln:8:32
      |vpiParent:
      \_ImmediateAssert: , line:8:4, endln:8:35
      |vpiOpType:14
      |vpiOperand:
      \_Operation: , line:8:12, endln:8:20
        |vpiParent:
        \_Operation: , line:8:12, endln:8:32
        |vpiOpType:67
        |vpiOperand:
        \_RefObj: (work@m.a), line:8:18, endln:8:19
          |vpiParent:
          \_Operation: , line:8:12, endln:8:20
          |vpiName:a
          |vpiFullName:work@m.a
          |vpiActual:
          \_Net: (work@m.a), line:2:14, endln:2:15
      |vpiOperand:
      \_Operation: , line:8:24, endln:8:32
        |vpiParent:
        \_Operation: , line:8:12, endln:8:32
        |vpiOpType:67
        |vpiOperand:
        \_RefObj: (work@m.b), line:8:30, endln:8:31
          |vpiParent:
          \_Operation: , line:8:24, endln:8:32
          |vpiName:b
          |vpiFullName:work@m.b
          |vpiActual:
          \_Net: (work@m.b), line:2:17, endln:2:18
  |vpiImportTypespec:
  \_Net: (work@m.clock), line:1:16, endln:1:21
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:clock
    |vpiFullName:work@m.clock
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:1, endln:2:6
  |vpiImportTypespec:
  \_Net: (work@m.a), line:2:14, endln:2:15
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_RefTypespec: (work@m.a), line:2:1, endln:2:13
      |vpiParent:
      \_Net: (work@m.a), line:2:14, endln:2:15
      |vpiFullName:work@m.a
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:6
    |vpiName:a
    |vpiFullName:work@m.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@m.b), line:2:17, endln:2:18
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_RefTypespec: (work@m.b), line:2:1, endln:2:13
      |vpiParent:
      \_Net: (work@m.b), line:2:17, endln:2:18
      |vpiFullName:work@m.b
      |vpiActual:
      \_LogicTypespec: , line:2:1, endln:2:6
    |vpiName:b
    |vpiFullName:work@m.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: , line:3:1, endln:3:6
  |vpiImportTypespec:
  \_Net: (work@m.c), line:3:7, endln:3:8
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_RefTypespec: (work@m.c), line:3:1, endln:3:6
      |vpiParent:
      \_Net: (work@m.c), line:3:7, endln:3:8
      |vpiFullName:work@m.c
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:c
    |vpiFullName:work@m.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_Net: (work@m.d), line:3:10, endln:3:11
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiTypespec:
    \_RefTypespec: (work@m.d), line:3:1, endln:3:6
      |vpiParent:
      \_Net: (work@m.d), line:3:10, endln:3:11
      |vpiFullName:work@m.d
      |vpiActual:
      \_LogicTypespec: , line:3:1, endln:3:6
    |vpiName:d
    |vpiFullName:work@m.d
    |vpiNetType:36
  |vpiImportTypespec:
  \_Assert: (work@m.a2), line:12:5, endln:12:54
  |vpiImportTypespec:
  \_Net: (work@m.x), line:10:9, endln:10:10
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:x
    |vpiFullName:work@m.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_Net: (work@m.y), line:10:23, endln:10:24
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:y
    |vpiFullName:work@m.y
    |vpiNetType:1
  |vpiDefName:work@m
  |vpiNet:
  \_Net: (work@m.clock), line:1:16, endln:1:21
  |vpiNet:
  \_Net: (work@m.a), line:2:14, endln:2:15
  |vpiNet:
  \_Net: (work@m.b), line:2:17, endln:2:18
  |vpiNet:
  \_Net: (work@m.c), line:3:7, endln:3:8
  |vpiNet:
  \_Net: (work@m.d), line:3:10, endln:3:11
  |vpiNet:
  \_Net: (work@m.x), line:10:9, endln:10:10
  |vpiNet:
  \_Net: (work@m.y), line:10:23, endln:10:24
  |vpiPort:
  \_Port: (clock), line:1:16, endln:1:21
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiName:clock
    |vpiDirection:1
  |vpiProcess:
  \_Always: , line:7:1, endln:8:35
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
    |vpiStmt:
    \_ImmediateAssert: , line:8:4, endln:8:35
    |vpiAlwaysType:2
  |vpiEndLabel:m
|vpiTypespec:
\_ModuleTypespec: (work@m)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@m
  |vpiModule:
  \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/Assertions/dut.sv, line:1:1, endln:13:14
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
