module phase (input add,input sub,out[7:0]phase);
endmodule
