// Seed: 1456636081
module module_0 (
    input tri0 id_0,
    input supply0 id_1
    , id_5,
    input wor id_2,
    input tri1 id_3
);
  assign id_5 = id_5[""];
endmodule
module module_1 #(
    parameter id_0 = 32'd22
) (
    input  wand _id_0,
    input  tri0 id_1,
    output tri  id_2
);
  logic [7:0][id_0 : id_0] id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_4[1] = 1;
  parameter id_5 = 1;
  wire id_6;
  ;
  logic id_7;
  parameter id_8 = id_5 != -1;
  wire id_9;
endmodule
